
void error() {
  ERROR:
    goto ERROR;
}

typedef signed char __s8;
typedef unsigned char __u8;
typedef short __s16;
typedef unsigned short __u16;
typedef int __s32;
typedef unsigned int __u32;
typedef long long __s64;
typedef unsigned long long __u64;
typedef unsigned char u8;
typedef unsigned short u16;
typedef int s32;
typedef unsigned int u32;
typedef long long s64;
typedef unsigned long long u64;
typedef unsigned short umode_t;
typedef unsigned int __kernel_mode_t;
typedef unsigned long __kernel_nlink_t;
typedef long __kernel_off_t;
typedef int __kernel_pid_t;
typedef unsigned int __kernel_uid_t;
typedef unsigned int __kernel_gid_t;
typedef unsigned long __kernel_size_t;
typedef long __kernel_ssize_t;
typedef long __kernel_time_t;
typedef long __kernel_suseconds_t;
typedef long __kernel_clock_t;
typedef int __kernel_timer_t;
typedef int __kernel_clockid_t;
typedef long long __kernel_loff_t;
typedef __kernel_uid_t __kernel_uid32_t;
typedef __kernel_gid_t __kernel_gid32_t;
typedef __u32 __kernel_dev_t;
typedef __kernel_dev_t dev_t;
typedef __kernel_mode_t mode_t;
typedef __kernel_nlink_t nlink_t;
typedef __kernel_off_t off_t;
typedef __kernel_pid_t pid_t;
typedef __kernel_clockid_t clockid_t;
typedef _Bool bool;
typedef __kernel_uid32_t uid_t;
typedef __kernel_gid32_t gid_t;
typedef __kernel_loff_t loff_t;
typedef __kernel_size_t size_t;
typedef __kernel_ssize_t ssize_t;
typedef __kernel_time_t time_t;
typedef __s32 int32_t;
typedef __u8 uint8_t;
typedef __u16 uint16_t;
typedef __u32 uint32_t;
typedef __u64 uint64_t;
typedef unsigned long sector_t;
typedef unsigned long blkcnt_t;
typedef u64 dma_addr_t;
typedef unsigned int gfp_t;
typedef unsigned int fmode_t;
typedef u64 phys_addr_t;
typedef phys_addr_t resource_size_t;
struct __anonstruct_atomic_t_6 {
   int counter ;
};
typedef struct __anonstruct_atomic_t_6 atomic_t;
struct __anonstruct_atomic64_t_7 {
   long counter ;
};
typedef struct __anonstruct_atomic64_t_7 atomic64_t;
struct list_head {
   struct list_head *next ;
   struct list_head *prev ;
};
struct hlist_node;
struct hlist_node;
struct hlist_head {
   struct hlist_node *first ;
};
struct hlist_node {
   struct hlist_node *next ;
   struct hlist_node **pprev ;
};
struct module;
struct module;
typedef void (*ctor_fn_t)(void);
struct bug_entry {
   int bug_addr_disp ;
   int file_disp ;
   unsigned short line ;
   unsigned short flags ;
};
struct completion;
struct completion;
struct pt_regs;
struct pt_regs;
struct pid;
struct pid;
struct timespec;
struct timespec;
struct compat_timespec;
struct compat_timespec;
struct __anonstruct_futex_9 {
   u32 *uaddr ;
   u32 val ;
   u32 flags ;
   u32 bitset ;
   u64 time ;
   u32 *uaddr2 ;
};
struct __anonstruct_nanosleep_10 {
   clockid_t clockid ;
   struct timespec *rmtp ;
   struct compat_timespec *compat_rmtp ;
   u64 expires ;
};
struct pollfd;
struct pollfd;
struct __anonstruct_poll_11 {
   struct pollfd *ufds ;
   int nfds ;
   int has_timeout ;
   unsigned long tv_sec ;
   unsigned long tv_nsec ;
};
union __anonunion_ldv_2052_8 {
   struct __anonstruct_futex_9 futex ;
   struct __anonstruct_nanosleep_10 nanosleep ;
   struct __anonstruct_poll_11 poll ;
};
struct restart_block {
   long (*fn)(struct restart_block * ) ;
   union __anonunion_ldv_2052_8 ldv_2052 ;
};
struct page;
struct page;
struct task_struct;
struct task_struct;
struct exec_domain;
struct exec_domain;
struct mm_struct;
struct mm_struct;
struct pt_regs {
   unsigned long r15 ;
   unsigned long r14 ;
   unsigned long r13 ;
   unsigned long r12 ;
   unsigned long bp ;
   unsigned long bx ;
   unsigned long r11 ;
   unsigned long r10 ;
   unsigned long r9 ;
   unsigned long r8 ;
   unsigned long ax ;
   unsigned long cx ;
   unsigned long dx ;
   unsigned long si ;
   unsigned long di ;
   unsigned long orig_ax ;
   unsigned long ip ;
   unsigned long cs ;
   unsigned long flags ;
   unsigned long sp ;
   unsigned long ss ;
};
struct kernel_vm86_regs {
   struct pt_regs pt ;
   unsigned short es ;
   unsigned short __esh ;
   unsigned short ds ;
   unsigned short __dsh ;
   unsigned short fs ;
   unsigned short __fsh ;
   unsigned short gs ;
   unsigned short __gsh ;
};
union __anonunion_ldv_2292_12 {
   struct pt_regs *regs ;
   struct kernel_vm86_regs *vm86 ;
};
struct math_emu_info {
   long ___orig_eip ;
   union __anonunion_ldv_2292_12 ldv_2292 ;
};
typedef unsigned long pgdval_t;
typedef unsigned long pgprotval_t;
struct pgprot {
   pgprotval_t pgprot ;
};
typedef struct pgprot pgprot_t;
struct __anonstruct_pgd_t_15 {
   pgdval_t pgd ;
};
typedef struct __anonstruct_pgd_t_15 pgd_t;
typedef struct page *pgtable_t;
struct file;
struct file;
struct seq_file;
struct seq_file;
struct __anonstruct_ldv_2526_19 {
   unsigned int a ;
   unsigned int b ;
};
struct __anonstruct_ldv_2541_20 {
   u16 limit0 ;
   u16 base0 ;
   unsigned char base1 ;
   unsigned char type : 4 ;
   unsigned char s : 1 ;
   unsigned char dpl : 2 ;
   unsigned char p : 1 ;
   unsigned char limit : 4 ;
   unsigned char avl : 1 ;
   unsigned char l : 1 ;
   unsigned char d : 1 ;
   unsigned char g : 1 ;
   unsigned char base2 ;
};
union __anonunion_ldv_2542_18 {
   struct __anonstruct_ldv_2526_19 ldv_2526 ;
   struct __anonstruct_ldv_2541_20 ldv_2541 ;
};
struct desc_struct {
   union __anonunion_ldv_2542_18 ldv_2542 ;
};
struct thread_struct;
struct thread_struct;
struct cpumask;
struct cpumask;
struct arch_spinlock;
struct arch_spinlock;
struct cpumask {
   unsigned long bits[64U] ;
};
typedef struct cpumask cpumask_t;
typedef struct cpumask *cpumask_var_t;
struct map_segment;
struct map_segment;
struct exec_domain {
   char const *name ;
   void (*handler)(int , struct pt_regs * ) ;
   unsigned char pers_low ;
   unsigned char pers_high ;
   unsigned long *signal_map ;
   unsigned long *signal_invmap ;
   struct map_segment *err_map ;
   struct map_segment *socktype_map ;
   struct map_segment *sockopt_map ;
   struct map_segment *af_map ;
   struct module *module ;
   struct exec_domain *next ;
};
struct seq_operations;
struct seq_operations;
struct i387_fsave_struct {
   u32 cwd ;
   u32 swd ;
   u32 twd ;
   u32 fip ;
   u32 fcs ;
   u32 foo ;
   u32 fos ;
   u32 st_space[20U] ;
   u32 status ;
};
struct __anonstruct_ldv_5171_24 {
   u64 rip ;
   u64 rdp ;
};
struct __anonstruct_ldv_5177_25 {
   u32 fip ;
   u32 fcs ;
   u32 foo ;
   u32 fos ;
};
union __anonunion_ldv_5178_23 {
   struct __anonstruct_ldv_5171_24 ldv_5171 ;
   struct __anonstruct_ldv_5177_25 ldv_5177 ;
};
union __anonunion_ldv_5187_26 {
   u32 padding1[12U] ;
   u32 sw_reserved[12U] ;
};
struct i387_fxsave_struct {
   u16 cwd ;
   u16 swd ;
   u16 twd ;
   u16 fop ;
   union __anonunion_ldv_5178_23 ldv_5178 ;
   u32 mxcsr ;
   u32 mxcsr_mask ;
   u32 st_space[32U] ;
   u32 xmm_space[64U] ;
   u32 padding[12U] ;
   union __anonunion_ldv_5187_26 ldv_5187 ;
};
struct i387_soft_struct {
   u32 cwd ;
   u32 swd ;
   u32 twd ;
   u32 fip ;
   u32 fcs ;
   u32 foo ;
   u32 fos ;
   u32 st_space[20U] ;
   u8 ftop ;
   u8 changed ;
   u8 lookahead ;
   u8 no_update ;
   u8 rm ;
   u8 alimit ;
   struct math_emu_info *info ;
   u32 entry_eip ;
};
struct ymmh_struct {
   u32 ymmh_space[64U] ;
};
struct xsave_hdr_struct {
   u64 xstate_bv ;
   u64 reserved1[2U] ;
   u64 reserved2[5U] ;
};
struct xsave_struct {
   struct i387_fxsave_struct i387 ;
   struct xsave_hdr_struct xsave_hdr ;
   struct ymmh_struct ymmh ;
};
union thread_xstate {
   struct i387_fsave_struct fsave ;
   struct i387_fxsave_struct fxsave ;
   struct i387_soft_struct soft ;
   struct xsave_struct xsave ;
};
struct fpu {
   union thread_xstate *state ;
};
struct kmem_cache;
struct kmem_cache;
struct perf_event;
struct perf_event;
struct thread_struct {
   struct desc_struct tls_array[3U] ;
   unsigned long sp0 ;
   unsigned long sp ;
   unsigned long usersp ;
   unsigned short es ;
   unsigned short ds ;
   unsigned short fsindex ;
   unsigned short gsindex ;
   unsigned long fs ;
   unsigned long gs ;
   struct perf_event *ptrace_bps[4U] ;
   unsigned long debugreg6 ;
   unsigned long ptrace_dr7 ;
   unsigned long cr2 ;
   unsigned long trap_no ;
   unsigned long error_code ;
   struct fpu fpu ;
   unsigned long *io_bitmap_ptr ;
   unsigned long iopl ;
   unsigned int io_bitmap_max ;
};
struct __anonstruct_mm_segment_t_28 {
   unsigned long seg ;
};
typedef struct __anonstruct_mm_segment_t_28 mm_segment_t;
typedef atomic64_t atomic_long_t;
struct thread_info {
   struct task_struct *task ;
   struct exec_domain *exec_domain ;
   __u32 flags ;
   __u32 status ;
   __u32 cpu ;
   int preempt_count ;
   mm_segment_t addr_limit ;
   struct restart_block restart_block ;
   void *sysenter_return ;
   int uaccess_err ;
};
struct arch_spinlock {
   unsigned int slock ;
};
typedef struct arch_spinlock arch_spinlock_t;
struct __anonstruct_arch_rwlock_t_29 {
   unsigned int lock ;
};
typedef struct __anonstruct_arch_rwlock_t_29 arch_rwlock_t;
struct lockdep_map;
struct lockdep_map;
struct stack_trace {
   unsigned int nr_entries ;
   unsigned int max_entries ;
   unsigned long *entries ;
   int skip ;
};
struct lockdep_subclass_key {
   char __one_byte ;
};
struct lock_class_key {
   struct lockdep_subclass_key subkeys[8U] ;
};
struct lock_class {
   struct list_head hash_entry ;
   struct list_head lock_entry ;
   struct lockdep_subclass_key *key ;
   unsigned int subclass ;
   unsigned int dep_gen_id ;
   unsigned long usage_mask ;
   struct stack_trace usage_traces[13U] ;
   struct list_head locks_after ;
   struct list_head locks_before ;
   unsigned int version ;
   unsigned long ops ;
   char const *name ;
   int name_version ;
   unsigned long contention_point[4U] ;
   unsigned long contending_point[4U] ;
};
struct lockdep_map {
   struct lock_class_key *key ;
   struct lock_class *class_cache[2U] ;
   char const *name ;
   int cpu ;
   unsigned long ip ;
};
struct held_lock {
   u64 prev_chain_key ;
   unsigned long acquire_ip ;
   struct lockdep_map *instance ;
   struct lockdep_map *nest_lock ;
   u64 waittime_stamp ;
   u64 holdtime_stamp ;
   unsigned short class_idx : 13 ;
   unsigned char irq_context : 2 ;
   unsigned char trylock : 1 ;
   unsigned char read : 2 ;
   unsigned char check : 2 ;
   unsigned char hardirqs_off : 1 ;
   unsigned short references : 11 ;
};
struct raw_spinlock {
   arch_spinlock_t raw_lock ;
   unsigned int magic ;
   unsigned int owner_cpu ;
   void *owner ;
   struct lockdep_map dep_map ;
};
typedef struct raw_spinlock raw_spinlock_t;
struct __anonstruct_ldv_6059_31 {
   u8 __padding[24U] ;
   struct lockdep_map dep_map ;
};
union __anonunion_ldv_6060_30 {
   struct raw_spinlock rlock ;
   struct __anonstruct_ldv_6059_31 ldv_6059 ;
};
struct spinlock {
   union __anonunion_ldv_6060_30 ldv_6060 ;
};
typedef struct spinlock spinlock_t;
struct __anonstruct_rwlock_t_32 {
   arch_rwlock_t raw_lock ;
   unsigned int magic ;
   unsigned int owner_cpu ;
   void *owner ;
   struct lockdep_map dep_map ;
};
typedef struct __anonstruct_rwlock_t_32 rwlock_t;
struct seqcount {
   unsigned int sequence ;
};
typedef struct seqcount seqcount_t;
struct timespec {
   __kernel_time_t tv_sec ;
   long tv_nsec ;
};
struct timeval {
   __kernel_time_t tv_sec ;
   __kernel_suseconds_t tv_usec ;
};
struct kstat {
   u64 ino ;
   dev_t dev ;
   umode_t mode ;
   unsigned int nlink ;
   uid_t uid ;
   gid_t gid ;
   dev_t rdev ;
   loff_t size ;
   struct timespec atime ;
   struct timespec mtime ;
   struct timespec ctime ;
   unsigned long blksize ;
   unsigned long long blocks ;
};
struct __wait_queue_head {
   spinlock_t lock ;
   struct list_head task_list ;
};
typedef struct __wait_queue_head wait_queue_head_t;
struct __anonstruct_nodemask_t_34 {
   unsigned long bits[16U] ;
};
typedef struct __anonstruct_nodemask_t_34 nodemask_t;
struct mutex {
   atomic_t count ;
   spinlock_t wait_lock ;
   struct list_head wait_list ;
   struct task_struct *owner ;
   char const *name ;
   void *magic ;
   struct lockdep_map dep_map ;
};
struct mutex_waiter {
   struct list_head list ;
   struct task_struct *task ;
   void *magic ;
};
struct rw_semaphore;
struct rw_semaphore;
struct rw_semaphore {
   long count ;
   spinlock_t wait_lock ;
   struct list_head wait_list ;
   struct lockdep_map dep_map ;
};
struct notifier_block {
   int (*notifier_call)(struct notifier_block * , unsigned long , void * ) ;
   struct notifier_block *next ;
   int priority ;
};
struct resource {
   resource_size_t start ;
   resource_size_t end ;
   char const *name ;
   unsigned long flags ;
   struct resource *parent ;
   struct resource *sibling ;
   struct resource *child ;
};
struct pci_dev;
struct pci_dev;
struct device;
struct device;
typedef unsigned long long cycles_t;
union ktime {
   s64 tv64 ;
};
typedef union ktime ktime_t;
struct tvec_base;
struct tvec_base;
struct timer_list {
   struct list_head entry ;
   unsigned long expires ;
   struct tvec_base *base ;
   void (*function)(unsigned long ) ;
   unsigned long data ;
   int slack ;
   int start_pid ;
   void *start_site ;
   char start_comm[16U] ;
   struct lockdep_map lockdep_map ;
};
struct hrtimer;
struct hrtimer;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
struct workqueue_struct;
struct workqueue_struct;
struct work_struct;
struct work_struct;
struct work_struct {
   atomic_long_t data ;
   struct list_head entry ;
   void (*func)(struct work_struct * ) ;
   struct lockdep_map lockdep_map ;
};
struct delayed_work {
   struct work_struct work ;
   struct timer_list timer ;
};
struct completion {
   unsigned int done ;
   wait_queue_head_t wait ;
};
struct pm_message {
   int event ;
};
typedef struct pm_message pm_message_t;
struct dev_pm_ops {
   int (*prepare)(struct device * ) ;
   void (*complete)(struct device * ) ;
   int (*suspend)(struct device * ) ;
   int (*resume)(struct device * ) ;
   int (*freeze)(struct device * ) ;
   int (*thaw)(struct device * ) ;
   int (*poweroff)(struct device * ) ;
   int (*restore)(struct device * ) ;
   int (*suspend_noirq)(struct device * ) ;
   int (*resume_noirq)(struct device * ) ;
   int (*freeze_noirq)(struct device * ) ;
   int (*thaw_noirq)(struct device * ) ;
   int (*poweroff_noirq)(struct device * ) ;
   int (*restore_noirq)(struct device * ) ;
   int (*runtime_suspend)(struct device * ) ;
   int (*runtime_resume)(struct device * ) ;
   int (*runtime_idle)(struct device * ) ;
};
enum rpm_status {
    RPM_ACTIVE = 0,
    RPM_RESUMING = 1,
    RPM_SUSPENDED = 2,
    RPM_SUSPENDING = 3
} ;
enum rpm_request {
    RPM_REQ_NONE = 0,
    RPM_REQ_IDLE = 1,
    RPM_REQ_SUSPEND = 2,
    RPM_REQ_AUTOSUSPEND = 3,
    RPM_REQ_RESUME = 4
} ;
struct wakeup_source;
struct wakeup_source;
struct dev_pm_info {
   pm_message_t power_state ;
   unsigned char can_wakeup : 1 ;
   unsigned char async_suspend : 1 ;
   bool is_prepared ;
   bool is_suspended ;
   spinlock_t lock ;
   struct list_head entry ;
   struct completion completion ;
   struct wakeup_source *wakeup ;
   struct timer_list suspend_timer ;
   unsigned long timer_expires ;
   struct work_struct work ;
   wait_queue_head_t wait_queue ;
   atomic_t usage_count ;
   atomic_t child_count ;
   unsigned char disable_depth : 3 ;
   unsigned char ignore_children : 1 ;
   unsigned char idle_notification : 1 ;
   unsigned char request_pending : 1 ;
   unsigned char deferred_resume : 1 ;
   unsigned char run_wake : 1 ;
   unsigned char runtime_auto : 1 ;
   unsigned char no_callbacks : 1 ;
   unsigned char irq_safe : 1 ;
   unsigned char use_autosuspend : 1 ;
   unsigned char timer_autosuspends : 1 ;
   enum rpm_request request ;
   enum rpm_status runtime_status ;
   int runtime_error ;
   int autosuspend_delay ;
   unsigned long last_busy ;
   unsigned long active_jiffies ;
   unsigned long suspended_jiffies ;
   unsigned long accounting_timestamp ;
   void *subsys_data ;
};
struct dev_power_domain {
   struct dev_pm_ops ops ;
};
struct pci_bus;
struct pci_bus;
struct __anonstruct_mm_context_t_99 {
   void *ldt ;
   int size ;
   unsigned short ia32_compat ;
   struct mutex lock ;
   void *vdso ;
};
typedef struct __anonstruct_mm_context_t_99 mm_context_t;
struct vm_area_struct;
struct vm_area_struct;
struct rcu_head {
   struct rcu_head *next ;
   void (*func)(struct rcu_head * ) ;
};
struct nsproxy;
struct nsproxy;
struct cred;
struct cred;
typedef __u64 Elf64_Addr;
typedef __u16 Elf64_Half;
typedef __u32 Elf64_Word;
typedef __u64 Elf64_Xword;
struct elf64_sym {
   Elf64_Word st_name ;
   unsigned char st_info ;
   unsigned char st_other ;
   Elf64_Half st_shndx ;
   Elf64_Addr st_value ;
   Elf64_Xword st_size ;
};
typedef struct elf64_sym Elf64_Sym;
struct sock;
struct sock;
struct kobject;
struct kobject;
enum kobj_ns_type {
    KOBJ_NS_TYPE_NONE = 0,
    KOBJ_NS_TYPE_NET = 1,
    KOBJ_NS_TYPES = 2
} ;
struct kobj_ns_type_operations {
   enum kobj_ns_type type ;
   void *(*grab_current_ns)(void) ;
   void const *(*netlink_ns)(struct sock * ) ;
   void const *(*initial_ns)(void) ;
   void (*drop_ns)(void * ) ;
};
struct attribute {
   char const *name ;
   mode_t mode ;
   struct lock_class_key *key ;
   struct lock_class_key skey ;
};
struct attribute_group {
   char const *name ;
   mode_t (*is_visible)(struct kobject * , struct attribute * , int ) ;
   struct attribute **attrs ;
};
struct bin_attribute {
   struct attribute attr ;
   size_t size ;
   void *private ;
   ssize_t (*read)(struct file * , struct kobject * , struct bin_attribute * , char * ,
                   loff_t , size_t ) ;
   ssize_t (*write)(struct file * , struct kobject * , struct bin_attribute * , char * ,
                    loff_t , size_t ) ;
   int (*mmap)(struct file * , struct kobject * , struct bin_attribute * , struct vm_area_struct * ) ;
};
struct sysfs_ops {
   ssize_t (*show)(struct kobject * , struct attribute * , char * ) ;
   ssize_t (*store)(struct kobject * , struct attribute * , char const * , size_t ) ;
};
struct sysfs_dirent;
struct sysfs_dirent;
struct kref {
   atomic_t refcount ;
};
struct kset;
struct kset;
struct kobj_type;
struct kobj_type;
struct kobject {
   char const *name ;
   struct list_head entry ;
   struct kobject *parent ;
   struct kset *kset ;
   struct kobj_type *ktype ;
   struct sysfs_dirent *sd ;
   struct kref kref ;
   unsigned char state_initialized : 1 ;
   unsigned char state_in_sysfs : 1 ;
   unsigned char state_add_uevent_sent : 1 ;
   unsigned char state_remove_uevent_sent : 1 ;
   unsigned char uevent_suppress : 1 ;
};
struct kobj_type {
   void (*release)(struct kobject * ) ;
   struct sysfs_ops const *sysfs_ops ;
   struct attribute **default_attrs ;
   struct kobj_ns_type_operations const *(*child_ns_type)(struct kobject * ) ;
   void const *(*namespace)(struct kobject * ) ;
};
struct kobj_uevent_env {
   char *envp[32U] ;
   int envp_idx ;
   char buf[2048U] ;
   int buflen ;
};
struct kset_uevent_ops {
   int (* const filter)(struct kset * , struct kobject * ) ;
   char const *(* const name)(struct kset * , struct kobject * ) ;
   int (* const uevent)(struct kset * , struct kobject * , struct kobj_uevent_env * ) ;
};
struct kset {
   struct list_head list ;
   spinlock_t list_lock ;
   struct kobject kobj ;
   struct kset_uevent_ops const *uevent_ops ;
};
struct kernel_param;
struct kernel_param;
struct kernel_param_ops {
   int (*set)(char const * , struct kernel_param const * ) ;
   int (*get)(char * , struct kernel_param const * ) ;
   void (*free)(void * ) ;
};
struct kparam_string;
struct kparam_string;
struct kparam_array;
struct kparam_array;
union __anonunion_ldv_12924_129 {
   void *arg ;
   struct kparam_string const *str ;
   struct kparam_array const *arr ;
};
struct kernel_param {
   char const *name ;
   struct kernel_param_ops const *ops ;
   u16 perm ;
   u16 flags ;
   union __anonunion_ldv_12924_129 ldv_12924 ;
};
struct kparam_string {
   unsigned int maxlen ;
   char *string ;
};
struct kparam_array {
   unsigned int max ;
   unsigned int elemsize ;
   unsigned int *num ;
   struct kernel_param_ops const *ops ;
   void *elem ;
};
struct jump_label_key {
   atomic_t enabled ;
};
struct tracepoint;
struct tracepoint;
struct tracepoint_func {
   void *func ;
   void *data ;
};
struct tracepoint {
   char const *name ;
   struct jump_label_key key ;
   void (*regfunc)(void) ;
   void (*unregfunc)(void) ;
   struct tracepoint_func *funcs ;
};
struct mod_arch_specific {

};
struct kernel_symbol {
   unsigned long value ;
   char const *name ;
};
struct module_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct module_attribute * , struct module * , char * ) ;
   ssize_t (*store)(struct module_attribute * , struct module * , char const * ,
                    size_t ) ;
   void (*setup)(struct module * , char const * ) ;
   int (*test)(struct module * ) ;
   void (*free)(struct module * ) ;
};
struct module_param_attrs;
struct module_param_attrs;
struct module_kobject {
   struct kobject kobj ;
   struct module *mod ;
   struct kobject *drivers_dir ;
   struct module_param_attrs *mp ;
};
struct exception_table_entry;
struct exception_table_entry;
enum module_state {
    MODULE_STATE_LIVE = 0,
    MODULE_STATE_COMING = 1,
    MODULE_STATE_GOING = 2
} ;
struct module_ref {
   unsigned int incs ;
   unsigned int decs ;
};
struct module_sect_attrs;
struct module_sect_attrs;
struct module_notes_attrs;
struct module_notes_attrs;
struct ftrace_event_call;
struct ftrace_event_call;
struct module {
   enum module_state state ;
   struct list_head list ;
   char name[56U] ;
   struct module_kobject mkobj ;
   struct module_attribute *modinfo_attrs ;
   char const *version ;
   char const *srcversion ;
   struct kobject *holders_dir ;
   struct kernel_symbol const *syms ;
   unsigned long const *crcs ;
   unsigned int num_syms ;
   struct kernel_param *kp ;
   unsigned int num_kp ;
   unsigned int num_gpl_syms ;
   struct kernel_symbol const *gpl_syms ;
   unsigned long const *gpl_crcs ;
   struct kernel_symbol const *unused_syms ;
   unsigned long const *unused_crcs ;
   unsigned int num_unused_syms ;
   unsigned int num_unused_gpl_syms ;
   struct kernel_symbol const *unused_gpl_syms ;
   unsigned long const *unused_gpl_crcs ;
   struct kernel_symbol const *gpl_future_syms ;
   unsigned long const *gpl_future_crcs ;
   unsigned int num_gpl_future_syms ;
   unsigned int num_exentries ;
   struct exception_table_entry *extable ;
   int (*init)(void) ;
   void *module_init ;
   void *module_core ;
   unsigned int init_size ;
   unsigned int core_size ;
   unsigned int init_text_size ;
   unsigned int core_text_size ;
   unsigned int init_ro_size ;
   unsigned int core_ro_size ;
   struct mod_arch_specific arch ;
   unsigned int taints ;
   unsigned int num_bugs ;
   struct list_head bug_list ;
   struct bug_entry *bug_table ;
   Elf64_Sym *symtab ;
   Elf64_Sym *core_symtab ;
   unsigned int num_symtab ;
   unsigned int core_num_syms ;
   char *strtab ;
   char *core_strtab ;
   struct module_sect_attrs *sect_attrs ;
   struct module_notes_attrs *notes_attrs ;
   char *args ;
   void *percpu ;
   unsigned int percpu_size ;
   unsigned int num_tracepoints ;
   struct tracepoint * const *tracepoints_ptrs ;
   unsigned int num_trace_bprintk_fmt ;
   char const **trace_bprintk_fmt_start ;
   struct ftrace_event_call **trace_events ;
   unsigned int num_trace_events ;
   unsigned int num_ftrace_callsites ;
   unsigned long *ftrace_callsites ;
   struct list_head source_list ;
   struct list_head target_list ;
   struct task_struct *waiter ;
   void (*exit)(void) ;
   struct module_ref *refptr ;
   ctor_fn_t (**ctors)(void) ;
   unsigned int num_ctors ;
};
struct klist_node;
struct klist_node;
struct klist_node {
   void *n_klist ;
   struct list_head n_node ;
   struct kref n_ref ;
};
struct dma_map_ops;
struct dma_map_ops;
struct dev_archdata {
   void *acpi_handle ;
   struct dma_map_ops *dma_ops ;
   void *iommu ;
};
struct pdev_archdata {

};
struct device_private;
struct device_private;
struct device_driver;
struct device_driver;
struct driver_private;
struct driver_private;
struct class;
struct class;
struct subsys_private;
struct subsys_private;
struct bus_type;
struct bus_type;
struct device_node;
struct device_node;
struct bus_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct bus_type * , char * ) ;
   ssize_t (*store)(struct bus_type * , char const * , size_t ) ;
};
struct device_attribute;
struct device_attribute;
struct driver_attribute;
struct driver_attribute;
struct bus_type {
   char const *name ;
   struct bus_attribute *bus_attrs ;
   struct device_attribute *dev_attrs ;
   struct driver_attribute *drv_attrs ;
   int (*match)(struct device * , struct device_driver * ) ;
   int (*uevent)(struct device * , struct kobj_uevent_env * ) ;
   int (*probe)(struct device * ) ;
   int (*remove)(struct device * ) ;
   void (*shutdown)(struct device * ) ;
   int (*suspend)(struct device * , pm_message_t ) ;
   int (*resume)(struct device * ) ;
   struct dev_pm_ops const *pm ;
   struct subsys_private *p ;
};
struct of_device_id;
struct of_device_id;
struct device_driver {
   char const *name ;
   struct bus_type *bus ;
   struct module *owner ;
   char const *mod_name ;
   bool suppress_bind_attrs ;
   struct of_device_id const *of_match_table ;
   int (*probe)(struct device * ) ;
   int (*remove)(struct device * ) ;
   void (*shutdown)(struct device * ) ;
   int (*suspend)(struct device * , pm_message_t ) ;
   int (*resume)(struct device * ) ;
   struct attribute_group const **groups ;
   struct dev_pm_ops const *pm ;
   struct driver_private *p ;
};
struct driver_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct device_driver * , char * ) ;
   ssize_t (*store)(struct device_driver * , char const * , size_t ) ;
};
struct class_attribute;
struct class_attribute;
struct class {
   char const *name ;
   struct module *owner ;
   struct class_attribute *class_attrs ;
   struct device_attribute *dev_attrs ;
   struct bin_attribute *dev_bin_attrs ;
   struct kobject *dev_kobj ;
   int (*dev_uevent)(struct device * , struct kobj_uevent_env * ) ;
   char *(*devnode)(struct device * , mode_t * ) ;
   void (*class_release)(struct class * ) ;
   void (*dev_release)(struct device * ) ;
   int (*suspend)(struct device * , pm_message_t ) ;
   int (*resume)(struct device * ) ;
   struct kobj_ns_type_operations const *ns_type ;
   void const *(*namespace)(struct device * ) ;
   struct dev_pm_ops const *pm ;
   struct subsys_private *p ;
};
struct device_type;
struct device_type;
struct class_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct class * , struct class_attribute * , char * ) ;
   ssize_t (*store)(struct class * , struct class_attribute * , char const * , size_t ) ;
};
struct device_type {
   char const *name ;
   struct attribute_group const **groups ;
   int (*uevent)(struct device * , struct kobj_uevent_env * ) ;
   char *(*devnode)(struct device * , mode_t * ) ;
   void (*release)(struct device * ) ;
   struct dev_pm_ops const *pm ;
};
struct device_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct device * , struct device_attribute * , char * ) ;
   ssize_t (*store)(struct device * , struct device_attribute * , char const * ,
                    size_t ) ;
};
struct device_dma_parameters {
   unsigned int max_segment_size ;
   unsigned long segment_boundary_mask ;
};
struct dma_coherent_mem;
struct dma_coherent_mem;
struct device {
   struct device *parent ;
   struct device_private *p ;
   struct kobject kobj ;
   char const *init_name ;
   struct device_type const *type ;
   struct mutex mutex ;
   struct bus_type *bus ;
   struct device_driver *driver ;
   void *platform_data ;
   struct dev_pm_info power ;
   struct dev_power_domain *pwr_domain ;
   int numa_node ;
   u64 *dma_mask ;
   u64 coherent_dma_mask ;
   struct device_dma_parameters *dma_parms ;
   struct list_head dma_pools ;
   struct dma_coherent_mem *dma_mem ;
   struct dev_archdata archdata ;
   struct device_node *of_node ;
   dev_t devt ;
   spinlock_t devres_lock ;
   struct list_head devres_head ;
   struct klist_node knode_class ;
   struct class *class ;
   struct attribute_group const **groups ;
   void (*release)(struct device * ) ;
};
struct wakeup_source {
   char *name ;
   struct list_head entry ;
   spinlock_t lock ;
   struct timer_list timer ;
   unsigned long timer_expires ;
   ktime_t total_time ;
   ktime_t max_time ;
   ktime_t last_time ;
   unsigned long event_count ;
   unsigned long active_count ;
   unsigned long relax_count ;
   unsigned long hit_count ;
   unsigned char active : 1 ;
};
struct file_operations;
struct file_operations;
struct block_device;
struct block_device;
struct hlist_bl_node;
struct hlist_bl_node;
struct hlist_bl_head {
   struct hlist_bl_node *first ;
};
struct hlist_bl_node {
   struct hlist_bl_node *next ;
   struct hlist_bl_node **pprev ;
};
struct nameidata;
struct nameidata;
struct path;
struct path;
struct vfsmount;
struct vfsmount;
struct qstr {
   unsigned int hash ;
   unsigned int len ;
   unsigned char const *name ;
};
struct inode;
struct inode;
struct dentry_operations;
struct dentry_operations;
struct super_block;
struct super_block;
union __anonunion_d_u_130 {
   struct list_head d_child ;
   struct rcu_head d_rcu ;
};
struct dentry {
   unsigned int d_flags ;
   seqcount_t d_seq ;
   struct hlist_bl_node d_hash ;
   struct dentry *d_parent ;
   struct qstr d_name ;
   struct inode *d_inode ;
   unsigned char d_iname[32U] ;
   unsigned int d_count ;
   spinlock_t d_lock ;
   struct dentry_operations const *d_op ;
   struct super_block *d_sb ;
   unsigned long d_time ;
   void *d_fsdata ;
   struct list_head d_lru ;
   union __anonunion_d_u_130 d_u ;
   struct list_head d_subdirs ;
   struct list_head d_alias ;
};
struct dentry_operations {
   int (*d_revalidate)(struct dentry * , struct nameidata * ) ;
   int (*d_hash)(struct dentry const * , struct inode const * , struct qstr * ) ;
   int (*d_compare)(struct dentry const * , struct inode const * , struct dentry const * ,
                    struct inode const * , unsigned int , char const * , struct qstr const * ) ;
   int (*d_delete)(struct dentry const * ) ;
   void (*d_release)(struct dentry * ) ;
   void (*d_iput)(struct dentry * , struct inode * ) ;
   char *(*d_dname)(struct dentry * , char * , int ) ;
   struct vfsmount *(*d_automount)(struct path * ) ;
   int (*d_manage)(struct dentry * , bool ) ;
};
struct path {
   struct vfsmount *mnt ;
   struct dentry *dentry ;
};
struct radix_tree_node;
struct radix_tree_node;
struct radix_tree_root {
   unsigned int height ;
   gfp_t gfp_mask ;
   struct radix_tree_node *rnode ;
};
struct prio_tree_node;
struct prio_tree_node;
struct raw_prio_tree_node {
   struct prio_tree_node *left ;
   struct prio_tree_node *right ;
   struct prio_tree_node *parent ;
};
struct prio_tree_node {
   struct prio_tree_node *left ;
   struct prio_tree_node *right ;
   struct prio_tree_node *parent ;
   unsigned long start ;
   unsigned long last ;
};
struct prio_tree_root {
   struct prio_tree_node *prio_tree_node ;
   unsigned short index_bits ;
   unsigned short raw ;
};
enum pid_type {
    PIDTYPE_PID = 0,
    PIDTYPE_PGID = 1,
    PIDTYPE_SID = 2,
    PIDTYPE_MAX = 3
} ;
struct pid_namespace;
struct pid_namespace;
struct upid {
   int nr ;
   struct pid_namespace *ns ;
   struct hlist_node pid_chain ;
};
struct pid {
   atomic_t count ;
   unsigned int level ;
   struct hlist_head tasks[3U] ;
   struct rcu_head rcu ;
   struct upid numbers[1U] ;
};
struct pid_link {
   struct hlist_node node ;
   struct pid *pid ;
};
struct kernel_cap_struct {
   __u32 cap[2U] ;
};
typedef struct kernel_cap_struct kernel_cap_t;
struct user_namespace;
struct user_namespace;
struct fiemap_extent {
   __u64 fe_logical ;
   __u64 fe_physical ;
   __u64 fe_length ;
   __u64 fe_reserved64[2U] ;
   __u32 fe_flags ;
   __u32 fe_reserved[3U] ;
};
struct export_operations;
struct export_operations;
struct iovec;
struct iovec;
struct kiocb;
struct kiocb;
struct pipe_inode_info;
struct pipe_inode_info;
struct poll_table_struct;
struct poll_table_struct;
struct kstatfs;
struct kstatfs;
struct iattr {
   unsigned int ia_valid ;
   umode_t ia_mode ;
   uid_t ia_uid ;
   gid_t ia_gid ;
   loff_t ia_size ;
   struct timespec ia_atime ;
   struct timespec ia_mtime ;
   struct timespec ia_ctime ;
   struct file *ia_file ;
};
struct if_dqinfo {
   __u64 dqi_bgrace ;
   __u64 dqi_igrace ;
   __u32 dqi_flags ;
   __u32 dqi_valid ;
};
struct fs_disk_quota {
   __s8 d_version ;
   __s8 d_flags ;
   __u16 d_fieldmask ;
   __u32 d_id ;
   __u64 d_blk_hardlimit ;
   __u64 d_blk_softlimit ;
   __u64 d_ino_hardlimit ;
   __u64 d_ino_softlimit ;
   __u64 d_bcount ;
   __u64 d_icount ;
   __s32 d_itimer ;
   __s32 d_btimer ;
   __u16 d_iwarns ;
   __u16 d_bwarns ;
   __s32 d_padding2 ;
   __u64 d_rtb_hardlimit ;
   __u64 d_rtb_softlimit ;
   __u64 d_rtbcount ;
   __s32 d_rtbtimer ;
   __u16 d_rtbwarns ;
   __s16 d_padding3 ;
   char d_padding4[8U] ;
};
struct fs_qfilestat {
   __u64 qfs_ino ;
   __u64 qfs_nblks ;
   __u32 qfs_nextents ;
};
typedef struct fs_qfilestat fs_qfilestat_t;
struct fs_quota_stat {
   __s8 qs_version ;
   __u16 qs_flags ;
   __s8 qs_pad ;
   fs_qfilestat_t qs_uquota ;
   fs_qfilestat_t qs_gquota ;
   __u32 qs_incoredqs ;
   __s32 qs_btimelimit ;
   __s32 qs_itimelimit ;
   __s32 qs_rtbtimelimit ;
   __u16 qs_bwarnlimit ;
   __u16 qs_iwarnlimit ;
};
struct dquot;
struct dquot;
typedef __kernel_uid32_t qid_t;
typedef long long qsize_t;
struct mem_dqblk {
   qsize_t dqb_bhardlimit ;
   qsize_t dqb_bsoftlimit ;
   qsize_t dqb_curspace ;
   qsize_t dqb_rsvspace ;
   qsize_t dqb_ihardlimit ;
   qsize_t dqb_isoftlimit ;
   qsize_t dqb_curinodes ;
   time_t dqb_btime ;
   time_t dqb_itime ;
};
struct quota_format_type;
struct quota_format_type;
struct mem_dqinfo {
   struct quota_format_type *dqi_format ;
   int dqi_fmt_id ;
   struct list_head dqi_dirty_list ;
   unsigned long dqi_flags ;
   unsigned int dqi_bgrace ;
   unsigned int dqi_igrace ;
   qsize_t dqi_maxblimit ;
   qsize_t dqi_maxilimit ;
   void *dqi_priv ;
};
struct dquot {
   struct hlist_node dq_hash ;
   struct list_head dq_inuse ;
   struct list_head dq_free ;
   struct list_head dq_dirty ;
   struct mutex dq_lock ;
   atomic_t dq_count ;
   wait_queue_head_t dq_wait_unused ;
   struct super_block *dq_sb ;
   unsigned int dq_id ;
   loff_t dq_off ;
   unsigned long dq_flags ;
   short dq_type ;
   struct mem_dqblk dq_dqb ;
};
struct quota_format_ops {
   int (*check_quota_file)(struct super_block * , int ) ;
   int (*read_file_info)(struct super_block * , int ) ;
   int (*write_file_info)(struct super_block * , int ) ;
   int (*free_file_info)(struct super_block * , int ) ;
   int (*read_dqblk)(struct dquot * ) ;
   int (*commit_dqblk)(struct dquot * ) ;
   int (*release_dqblk)(struct dquot * ) ;
};
struct dquot_operations {
   int (*write_dquot)(struct dquot * ) ;
   struct dquot *(*alloc_dquot)(struct super_block * , int ) ;
   void (*destroy_dquot)(struct dquot * ) ;
   int (*acquire_dquot)(struct dquot * ) ;
   int (*release_dquot)(struct dquot * ) ;
   int (*mark_dirty)(struct dquot * ) ;
   int (*write_info)(struct super_block * , int ) ;
   qsize_t *(*get_reserved_space)(struct inode * ) ;
};
struct quotactl_ops {
   int (*quota_on)(struct super_block * , int , int , struct path * ) ;
   int (*quota_on_meta)(struct super_block * , int , int ) ;
   int (*quota_off)(struct super_block * , int ) ;
   int (*quota_sync)(struct super_block * , int , int ) ;
   int (*get_info)(struct super_block * , int , struct if_dqinfo * ) ;
   int (*set_info)(struct super_block * , int , struct if_dqinfo * ) ;
   int (*get_dqblk)(struct super_block * , int , qid_t , struct fs_disk_quota * ) ;
   int (*set_dqblk)(struct super_block * , int , qid_t , struct fs_disk_quota * ) ;
   int (*get_xstate)(struct super_block * , struct fs_quota_stat * ) ;
   int (*set_xstate)(struct super_block * , unsigned int , int ) ;
};
struct quota_format_type {
   int qf_fmt_id ;
   struct quota_format_ops const *qf_ops ;
   struct module *qf_owner ;
   struct quota_format_type *qf_next ;
};
struct quota_info {
   unsigned int flags ;
   struct mutex dqio_mutex ;
   struct mutex dqonoff_mutex ;
   struct rw_semaphore dqptr_sem ;
   struct inode *files[2U] ;
   struct mem_dqinfo info[2U] ;
   struct quota_format_ops const *ops[2U] ;
};
struct address_space;
struct address_space;
struct writeback_control;
struct writeback_control;
union __anonunion_arg_133 {
   char *buf ;
   void *data ;
};
struct __anonstruct_read_descriptor_t_132 {
   size_t written ;
   size_t count ;
   union __anonunion_arg_133 arg ;
   int error ;
};
typedef struct __anonstruct_read_descriptor_t_132 read_descriptor_t;
struct address_space_operations {
   int (*writepage)(struct page * , struct writeback_control * ) ;
   int (*readpage)(struct file * , struct page * ) ;
   int (*writepages)(struct address_space * , struct writeback_control * ) ;
   int (*set_page_dirty)(struct page * ) ;
   int (*readpages)(struct file * , struct address_space * , struct list_head * ,
                    unsigned int ) ;
   int (*write_begin)(struct file * , struct address_space * , loff_t , unsigned int ,
                      unsigned int , struct page ** , void ** ) ;
   int (*write_end)(struct file * , struct address_space * , loff_t , unsigned int ,
                    unsigned int , struct page * , void * ) ;
   sector_t (*bmap)(struct address_space * , sector_t ) ;
   void (*invalidatepage)(struct page * , unsigned long ) ;
   int (*releasepage)(struct page * , gfp_t ) ;
   void (*freepage)(struct page * ) ;
   ssize_t (*direct_IO)(int , struct kiocb * , struct iovec const * , loff_t ,
                        unsigned long ) ;
   int (*get_xip_mem)(struct address_space * , unsigned long , int , void ** , unsigned long * ) ;
   int (*migratepage)(struct address_space * , struct page * , struct page * ) ;
   int (*launder_page)(struct page * ) ;
   int (*is_partially_uptodate)(struct page * , read_descriptor_t * , unsigned long ) ;
   int (*error_remove_page)(struct address_space * , struct page * ) ;
};
struct backing_dev_info;
struct backing_dev_info;
struct address_space {
   struct inode *host ;
   struct radix_tree_root page_tree ;
   spinlock_t tree_lock ;
   unsigned int i_mmap_writable ;
   struct prio_tree_root i_mmap ;
   struct list_head i_mmap_nonlinear ;
   struct mutex i_mmap_mutex ;
   unsigned long nrpages ;
   unsigned long writeback_index ;
   struct address_space_operations const *a_ops ;
   unsigned long flags ;
   struct backing_dev_info *backing_dev_info ;
   spinlock_t private_lock ;
   struct list_head private_list ;
   struct address_space *assoc_mapping ;
};
struct hd_struct;
struct hd_struct;
struct gendisk;
struct gendisk;
struct block_device {
   dev_t bd_dev ;
   int bd_openers ;
   struct inode *bd_inode ;
   struct super_block *bd_super ;
   struct mutex bd_mutex ;
   struct list_head bd_inodes ;
   void *bd_claiming ;
   void *bd_holder ;
   int bd_holders ;
   bool bd_write_holder ;
   struct list_head bd_holder_disks ;
   struct block_device *bd_contains ;
   unsigned int bd_block_size ;
   struct hd_struct *bd_part ;
   unsigned int bd_part_count ;
   int bd_invalidated ;
   struct gendisk *bd_disk ;
   struct list_head bd_list ;
   unsigned long bd_private ;
   int bd_fsfreeze_count ;
   struct mutex bd_fsfreeze_mutex ;
};
struct posix_acl;
struct posix_acl;
struct inode_operations;
struct inode_operations;
union __anonunion_ldv_15897_134 {
   struct list_head i_dentry ;
   struct rcu_head i_rcu ;
};
struct file_lock;
struct file_lock;
struct cdev;
struct cdev;
union __anonunion_ldv_15923_135 {
   struct pipe_inode_info *i_pipe ;
   struct block_device *i_bdev ;
   struct cdev *i_cdev ;
};
struct inode {
   umode_t i_mode ;
   uid_t i_uid ;
   gid_t i_gid ;
   struct inode_operations const *i_op ;
   struct super_block *i_sb ;
   spinlock_t i_lock ;
   unsigned int i_flags ;
   unsigned long i_state ;
   void *i_security ;
   struct mutex i_mutex ;
   unsigned long dirtied_when ;
   struct hlist_node i_hash ;
   struct list_head i_wb_list ;
   struct list_head i_lru ;
   struct list_head i_sb_list ;
   union __anonunion_ldv_15897_134 ldv_15897 ;
   unsigned long i_ino ;
   atomic_t i_count ;
   unsigned int i_nlink ;
   dev_t i_rdev ;
   unsigned int i_blkbits ;
   u64 i_version ;
   loff_t i_size ;
   struct timespec i_atime ;
   struct timespec i_mtime ;
   struct timespec i_ctime ;
   blkcnt_t i_blocks ;
   unsigned short i_bytes ;
   struct rw_semaphore i_alloc_sem ;
   struct file_operations const *i_fop ;
   struct file_lock *i_flock ;
   struct address_space *i_mapping ;
   struct address_space i_data ;
   struct dquot *i_dquot[2U] ;
   struct list_head i_devices ;
   union __anonunion_ldv_15923_135 ldv_15923 ;
   __u32 i_generation ;
   __u32 i_fsnotify_mask ;
   struct hlist_head i_fsnotify_marks ;
   atomic_t i_readcount ;
   atomic_t i_writecount ;
   struct posix_acl *i_acl ;
   struct posix_acl *i_default_acl ;
   void *i_private ;
};
struct fown_struct {
   rwlock_t lock ;
   struct pid *pid ;
   enum pid_type pid_type ;
   uid_t uid ;
   uid_t euid ;
   int signum ;
};
struct file_ra_state {
   unsigned long start ;
   unsigned int size ;
   unsigned int async_size ;
   unsigned int ra_pages ;
   unsigned int mmap_miss ;
   loff_t prev_pos ;
};
union __anonunion_f_u_136 {
   struct list_head fu_list ;
   struct rcu_head fu_rcuhead ;
};
struct file {
   union __anonunion_f_u_136 f_u ;
   struct path f_path ;
   struct file_operations const *f_op ;
   spinlock_t f_lock ;
   int f_sb_list_cpu ;
   atomic_long_t f_count ;
   unsigned int f_flags ;
   fmode_t f_mode ;
   loff_t f_pos ;
   struct fown_struct f_owner ;
   struct cred const *f_cred ;
   struct file_ra_state f_ra ;
   u64 f_version ;
   void *f_security ;
   void *private_data ;
   struct list_head f_ep_links ;
   struct address_space *f_mapping ;
   unsigned long f_mnt_write_state ;
};
struct files_struct;
struct files_struct;
typedef struct files_struct *fl_owner_t;
struct file_lock_operations {
   void (*fl_copy_lock)(struct file_lock * , struct file_lock * ) ;
   void (*fl_release_private)(struct file_lock * ) ;
};
struct lock_manager_operations {
   int (*fl_compare_owner)(struct file_lock * , struct file_lock * ) ;
   void (*fl_notify)(struct file_lock * ) ;
   int (*fl_grant)(struct file_lock * , struct file_lock * , int ) ;
   void (*fl_release_private)(struct file_lock * ) ;
   void (*fl_break)(struct file_lock * ) ;
   int (*fl_change)(struct file_lock ** , int ) ;
};
struct nlm_lockowner;
struct nlm_lockowner;
struct nfs_lock_info {
   u32 state ;
   struct nlm_lockowner *owner ;
   struct list_head list ;
};
struct nfs4_lock_state;
struct nfs4_lock_state;
struct nfs4_lock_info {
   struct nfs4_lock_state *owner ;
};
struct fasync_struct;
struct fasync_struct;
struct __anonstruct_afs_138 {
   struct list_head link ;
   int state ;
};
union __anonunion_fl_u_137 {
   struct nfs_lock_info nfs_fl ;
   struct nfs4_lock_info nfs4_fl ;
   struct __anonstruct_afs_138 afs ;
};
struct file_lock {
   struct file_lock *fl_next ;
   struct list_head fl_link ;
   struct list_head fl_block ;
   fl_owner_t fl_owner ;
   unsigned char fl_flags ;
   unsigned char fl_type ;
   unsigned int fl_pid ;
   struct pid *fl_nspid ;
   wait_queue_head_t fl_wait ;
   struct file *fl_file ;
   loff_t fl_start ;
   loff_t fl_end ;
   struct fasync_struct *fl_fasync ;
   unsigned long fl_break_time ;
   struct file_lock_operations const *fl_ops ;
   struct lock_manager_operations const *fl_lmops ;
   union __anonunion_fl_u_137 fl_u ;
};
struct fasync_struct {
   spinlock_t fa_lock ;
   int magic ;
   int fa_fd ;
   struct fasync_struct *fa_next ;
   struct file *fa_file ;
   struct rcu_head fa_rcu ;
};
struct file_system_type;
struct file_system_type;
struct super_operations;
struct super_operations;
struct xattr_handler;
struct xattr_handler;
struct mtd_info;
struct mtd_info;
struct super_block {
   struct list_head s_list ;
   dev_t s_dev ;
   unsigned char s_dirt ;
   unsigned char s_blocksize_bits ;
   unsigned long s_blocksize ;
   loff_t s_maxbytes ;
   struct file_system_type *s_type ;
   struct super_operations const *s_op ;
   struct dquot_operations const *dq_op ;
   struct quotactl_ops const *s_qcop ;
   struct export_operations const *s_export_op ;
   unsigned long s_flags ;
   unsigned long s_magic ;
   struct dentry *s_root ;
   struct rw_semaphore s_umount ;
   struct mutex s_lock ;
   int s_count ;
   atomic_t s_active ;
   void *s_security ;
   struct xattr_handler const **s_xattr ;
   struct list_head s_inodes ;
   struct hlist_bl_head s_anon ;
   struct list_head *s_files ;
   struct list_head s_dentry_lru ;
   int s_nr_dentry_unused ;
   struct block_device *s_bdev ;
   struct backing_dev_info *s_bdi ;
   struct mtd_info *s_mtd ;
   struct list_head s_instances ;
   struct quota_info s_dquot ;
   int s_frozen ;
   wait_queue_head_t s_wait_unfrozen ;
   char s_id[32U] ;
   u8 s_uuid[16U] ;
   void *s_fs_info ;
   fmode_t s_mode ;
   u32 s_time_gran ;
   struct mutex s_vfs_rename_mutex ;
   char *s_subtype ;
   char *s_options ;
   struct dentry_operations const *s_d_op ;
   int cleancache_poolid ;
};
struct fiemap_extent_info {
   unsigned int fi_flags ;
   unsigned int fi_extents_mapped ;
   unsigned int fi_extents_max ;
   struct fiemap_extent *fi_extents_start ;
};
struct file_operations {
   struct module *owner ;
   loff_t (*llseek)(struct file * , loff_t , int ) ;
   ssize_t (*read)(struct file * , char * , size_t , loff_t * ) ;
   ssize_t (*write)(struct file * , char const * , size_t , loff_t * ) ;
   ssize_t (*aio_read)(struct kiocb * , struct iovec const * , unsigned long ,
                       loff_t ) ;
   ssize_t (*aio_write)(struct kiocb * , struct iovec const * , unsigned long ,
                        loff_t ) ;
   int (*readdir)(struct file * , void * , int (*)(void * , char const * , int ,
                                                   loff_t , u64 , unsigned int ) ) ;
   unsigned int (*poll)(struct file * , struct poll_table_struct * ) ;
   long (*unlocked_ioctl)(struct file * , unsigned int , unsigned long ) ;
   long (*compat_ioctl)(struct file * , unsigned int , unsigned long ) ;
   int (*mmap)(struct file * , struct vm_area_struct * ) ;
   int (*open)(struct inode * , struct file * ) ;
   int (*flush)(struct file * , fl_owner_t ) ;
   int (*release)(struct inode * , struct file * ) ;
   int (*fsync)(struct file * , int ) ;
   int (*aio_fsync)(struct kiocb * , int ) ;
   int (*fasync)(int , struct file * , int ) ;
   int (*lock)(struct file * , int , struct file_lock * ) ;
   ssize_t (*sendpage)(struct file * , struct page * , int , size_t , loff_t * ,
                       int ) ;
   unsigned long (*get_unmapped_area)(struct file * , unsigned long , unsigned long ,
                                      unsigned long , unsigned long ) ;
   int (*check_flags)(int ) ;
   int (*flock)(struct file * , int , struct file_lock * ) ;
   ssize_t (*splice_write)(struct pipe_inode_info * , struct file * , loff_t * , size_t ,
                           unsigned int ) ;
   ssize_t (*splice_read)(struct file * , loff_t * , struct pipe_inode_info * , size_t ,
                          unsigned int ) ;
   int (*setlease)(struct file * , long , struct file_lock ** ) ;
   long (*fallocate)(struct file * , int , loff_t , loff_t ) ;
};
struct inode_operations {
   struct dentry *(*lookup)(struct inode * , struct dentry * , struct nameidata * ) ;
   void *(*follow_link)(struct dentry * , struct nameidata * ) ;
   int (*permission)(struct inode * , int , unsigned int ) ;
   int (*check_acl)(struct inode * , int , unsigned int ) ;
   int (*readlink)(struct dentry * , char * , int ) ;
   void (*put_link)(struct dentry * , struct nameidata * , void * ) ;
   int (*create)(struct inode * , struct dentry * , int , struct nameidata * ) ;
   int (*link)(struct dentry * , struct inode * , struct dentry * ) ;
   int (*unlink)(struct inode * , struct dentry * ) ;
   int (*symlink)(struct inode * , struct dentry * , char const * ) ;
   int (*mkdir)(struct inode * , struct dentry * , int ) ;
   int (*rmdir)(struct inode * , struct dentry * ) ;
   int (*mknod)(struct inode * , struct dentry * , int , dev_t ) ;
   int (*rename)(struct inode * , struct dentry * , struct inode * , struct dentry * ) ;
   void (*truncate)(struct inode * ) ;
   int (*setattr)(struct dentry * , struct iattr * ) ;
   int (*getattr)(struct vfsmount * , struct dentry * , struct kstat * ) ;
   int (*setxattr)(struct dentry * , char const * , void const * , size_t , int ) ;
   ssize_t (*getxattr)(struct dentry * , char const * , void * , size_t ) ;
   ssize_t (*listxattr)(struct dentry * , char * , size_t ) ;
   int (*removexattr)(struct dentry * , char const * ) ;
   void (*truncate_range)(struct inode * , loff_t , loff_t ) ;
   int (*fiemap)(struct inode * , struct fiemap_extent_info * , u64 , u64 ) ;
};
struct super_operations {
   struct inode *(*alloc_inode)(struct super_block * ) ;
   void (*destroy_inode)(struct inode * ) ;
   void (*dirty_inode)(struct inode * , int ) ;
   int (*write_inode)(struct inode * , struct writeback_control * ) ;
   int (*drop_inode)(struct inode * ) ;
   void (*evict_inode)(struct inode * ) ;
   void (*put_super)(struct super_block * ) ;
   void (*write_super)(struct super_block * ) ;
   int (*sync_fs)(struct super_block * , int ) ;
   int (*freeze_fs)(struct super_block * ) ;
   int (*unfreeze_fs)(struct super_block * ) ;
   int (*statfs)(struct dentry * , struct kstatfs * ) ;
   int (*remount_fs)(struct super_block * , int * , char * ) ;
   void (*umount_begin)(struct super_block * ) ;
   int (*show_options)(struct seq_file * , struct vfsmount * ) ;
   int (*show_devname)(struct seq_file * , struct vfsmount * ) ;
   int (*show_path)(struct seq_file * , struct vfsmount * ) ;
   int (*show_stats)(struct seq_file * , struct vfsmount * ) ;
   ssize_t (*quota_read)(struct super_block * , int , char * , size_t , loff_t ) ;
   ssize_t (*quota_write)(struct super_block * , int , char const * , size_t ,
                          loff_t ) ;
   int (*bdev_try_to_free_page)(struct super_block * , struct page * , gfp_t ) ;
};
struct file_system_type {
   char const *name ;
   int fs_flags ;
   struct dentry *(*mount)(struct file_system_type * , int , char const * , void * ) ;
   void (*kill_sb)(struct super_block * ) ;
   struct module *owner ;
   struct file_system_type *next ;
   struct list_head fs_supers ;
   struct lock_class_key s_lock_key ;
   struct lock_class_key s_umount_key ;
   struct lock_class_key s_vfs_rename_key ;
   struct lock_class_key i_lock_key ;
   struct lock_class_key i_mutex_key ;
   struct lock_class_key i_mutex_dir_key ;
   struct lock_class_key i_alloc_sem_key ;
};
struct kmem_cache_cpu {
   void **freelist ;
   unsigned long tid ;
   struct page *page ;
   int node ;
   unsigned int stat[19U] ;
};
struct kmem_cache_node {
   spinlock_t list_lock ;
   unsigned long nr_partial ;
   struct list_head partial ;
   atomic_long_t nr_slabs ;
   atomic_long_t total_objects ;
   struct list_head full ;
};
struct kmem_cache_order_objects {
   unsigned long x ;
};
struct kmem_cache {
   struct kmem_cache_cpu *cpu_slab ;
   unsigned long flags ;
   unsigned long min_partial ;
   int size ;
   int objsize ;
   int offset ;
   struct kmem_cache_order_objects oo ;
   struct kmem_cache_order_objects max ;
   struct kmem_cache_order_objects min ;
   gfp_t allocflags ;
   int refcount ;
   void (*ctor)(void * ) ;
   int inuse ;
   int align ;
   int reserved ;
   char const *name ;
   struct list_head list ;
   struct kobject kobj ;
   int remote_node_defrag_ratio ;
   struct kmem_cache_node *node[1024U] ;
};
typedef int read_proc_t(char * , char ** , off_t , int , int * , void * );
typedef int write_proc_t(struct file * , char const * , unsigned long , void * );
struct proc_dir_entry {
   unsigned int low_ino ;
   unsigned int namelen ;
   char const *name ;
   mode_t mode ;
   nlink_t nlink ;
   uid_t uid ;
   gid_t gid ;
   loff_t size ;
   struct inode_operations const *proc_iops ;
   struct file_operations const *proc_fops ;
   struct proc_dir_entry *next ;
   struct proc_dir_entry *parent ;
   struct proc_dir_entry *subdir ;
   void *data ;
   read_proc_t *read_proc ;
   write_proc_t *write_proc ;
   atomic_t count ;
   int pde_users ;
   spinlock_t pde_unload_lock ;
   struct completion *pde_unload_completion ;
   struct list_head pde_openers ;
};
struct tty_driver;
struct tty_driver;
typedef unsigned long kernel_ulong_t;
struct pci_device_id {
   __u32 vendor ;
   __u32 device ;
   __u32 subvendor ;
   __u32 subdevice ;
   __u32 class ;
   __u32 class_mask ;
   kernel_ulong_t driver_data ;
};
struct of_device_id {
   char name[32U] ;
   char type[32U] ;
   char compatible[128U] ;
   void *data ;
};
struct platform_device_id {
   char name[20U] ;
   kernel_ulong_t driver_data ;
};
struct mfd_cell;
struct mfd_cell;
struct platform_device {
   char const *name ;
   int id ;
   struct device dev ;
   u32 num_resources ;
   struct resource *resource ;
   struct platform_device_id const *id_entry ;
   struct mfd_cell *mfd_cell ;
   struct pdev_archdata archdata ;
};
enum irqreturn {
    IRQ_NONE = 0,
    IRQ_HANDLED = 1,
    IRQ_WAKE_THREAD = 2
} ;
typedef enum irqreturn irqreturn_t;
struct hotplug_slot;
struct hotplug_slot;
struct pci_slot {
   struct pci_bus *bus ;
   struct list_head list ;
   struct hotplug_slot *hotplug ;
   unsigned char number ;
   struct kobject kobj ;
};
typedef int pci_power_t;
typedef unsigned int pci_channel_state_t;
enum pci_channel_state {
    pci_channel_io_normal = 1,
    pci_channel_io_frozen = 2,
    pci_channel_io_perm_failure = 3
} ;
typedef unsigned short pci_dev_flags_t;
typedef unsigned short pci_bus_flags_t;
struct pcie_link_state;
struct pcie_link_state;
struct pci_vpd;
struct pci_vpd;
struct pci_sriov;
struct pci_sriov;
struct pci_ats;
struct pci_ats;
struct pci_driver;
struct pci_driver;
union __anonunion_ldv_18895_140 {
   struct pci_sriov *sriov ;
   struct pci_dev *physfn ;
};
struct pci_dev {
   struct list_head bus_list ;
   struct pci_bus *bus ;
   struct pci_bus *subordinate ;
   void *sysdata ;
   struct proc_dir_entry *procent ;
   struct pci_slot *slot ;
   unsigned int devfn ;
   unsigned short vendor ;
   unsigned short device ;
   unsigned short subsystem_vendor ;
   unsigned short subsystem_device ;
   unsigned int class ;
   u8 revision ;
   u8 hdr_type ;
   u8 pcie_cap ;
   u8 pcie_type ;
   u8 rom_base_reg ;
   u8 pin ;
   struct pci_driver *driver ;
   u64 dma_mask ;
   struct device_dma_parameters dma_parms ;
   pci_power_t current_state ;
   int pm_cap ;
   unsigned char pme_support : 5 ;
   unsigned char pme_interrupt : 1 ;
   unsigned char d1_support : 1 ;
   unsigned char d2_support : 1 ;
   unsigned char no_d1d2 : 1 ;
   unsigned char mmio_always_on : 1 ;
   unsigned char wakeup_prepared : 1 ;
   unsigned int d3_delay ;
   struct pcie_link_state *link_state ;
   pci_channel_state_t error_state ;
   struct device dev ;
   int cfg_size ;
   unsigned int irq ;
   struct resource resource[18U] ;
   resource_size_t fw_addr[18U] ;
   unsigned char transparent : 1 ;
   unsigned char multifunction : 1 ;
   unsigned char is_added : 1 ;
   unsigned char is_busmaster : 1 ;
   unsigned char no_msi : 1 ;
   unsigned char block_ucfg_access : 1 ;
   unsigned char broken_parity_status : 1 ;
   unsigned char irq_reroute_variant : 2 ;
   unsigned char msi_enabled : 1 ;
   unsigned char msix_enabled : 1 ;
   unsigned char ari_enabled : 1 ;
   unsigned char is_managed : 1 ;
   unsigned char is_pcie : 1 ;
   unsigned char needs_freset : 1 ;
   unsigned char state_saved : 1 ;
   unsigned char is_physfn : 1 ;
   unsigned char is_virtfn : 1 ;
   unsigned char reset_fn : 1 ;
   unsigned char is_hotplug_bridge : 1 ;
   unsigned char __aer_firmware_first_valid : 1 ;
   unsigned char __aer_firmware_first : 1 ;
   pci_dev_flags_t dev_flags ;
   atomic_t enable_cnt ;
   u32 saved_config_space[16U] ;
   struct hlist_head saved_cap_space ;
   struct bin_attribute *rom_attr ;
   int rom_attr_enabled ;
   struct bin_attribute *res_attr[18U] ;
   struct bin_attribute *res_attr_wc[18U] ;
   struct list_head msi_list ;
   struct pci_vpd *vpd ;
   union __anonunion_ldv_18895_140 ldv_18895 ;
   struct pci_ats *ats ;
};
struct pci_ops;
struct pci_ops;
struct pci_bus {
   struct list_head node ;
   struct pci_bus *parent ;
   struct list_head children ;
   struct list_head devices ;
   struct pci_dev *self ;
   struct list_head slots ;
   struct resource *resource[4U] ;
   struct list_head resources ;
   struct pci_ops *ops ;
   void *sysdata ;
   struct proc_dir_entry *procdir ;
   unsigned char number ;
   unsigned char primary ;
   unsigned char secondary ;
   unsigned char subordinate ;
   unsigned char max_bus_speed ;
   unsigned char cur_bus_speed ;
   char name[48U] ;
   unsigned short bridge_ctl ;
   pci_bus_flags_t bus_flags ;
   struct device *bridge ;
   struct device dev ;
   struct bin_attribute *legacy_io ;
   struct bin_attribute *legacy_mem ;
   unsigned char is_added : 1 ;
};
struct pci_ops {
   int (*read)(struct pci_bus * , unsigned int , int , int , u32 * ) ;
   int (*write)(struct pci_bus * , unsigned int , int , int , u32 ) ;
};
struct pci_dynids {
   spinlock_t lock ;
   struct list_head list ;
};
typedef unsigned int pci_ers_result_t;
struct pci_error_handlers {
   pci_ers_result_t (*error_detected)(struct pci_dev * , enum pci_channel_state ) ;
   pci_ers_result_t (*mmio_enabled)(struct pci_dev * ) ;
   pci_ers_result_t (*link_reset)(struct pci_dev * ) ;
   pci_ers_result_t (*slot_reset)(struct pci_dev * ) ;
   void (*resume)(struct pci_dev * ) ;
};
struct pci_driver {
   struct list_head node ;
   char const *name ;
   struct pci_device_id const *id_table ;
   int (*probe)(struct pci_dev * , struct pci_device_id const * ) ;
   void (*remove)(struct pci_dev * ) ;
   int (*suspend)(struct pci_dev * , pm_message_t ) ;
   int (*suspend_late)(struct pci_dev * , pm_message_t ) ;
   int (*resume_early)(struct pci_dev * ) ;
   int (*resume)(struct pci_dev * ) ;
   void (*shutdown)(struct pci_dev * ) ;
   struct pci_error_handlers *err_handler ;
   struct device_driver driver ;
   struct pci_dynids dynids ;
};
struct scatterlist {
   unsigned long sg_magic ;
   unsigned long page_link ;
   unsigned int offset ;
   unsigned int length ;
   dma_addr_t dma_address ;
   unsigned int dma_length ;
};
struct rb_node {
   unsigned long rb_parent_color ;
   struct rb_node *rb_right ;
   struct rb_node *rb_left ;
};
struct rb_root {
   struct rb_node *rb_node ;
};
struct __anonstruct_ldv_19717_142 {
   u16 inuse ;
   u16 objects ;
};
union __anonunion_ldv_19718_141 {
   atomic_t _mapcount ;
   struct __anonstruct_ldv_19717_142 ldv_19717 ;
};
struct __anonstruct_ldv_19723_144 {
   unsigned long private ;
   struct address_space *mapping ;
};
union __anonunion_ldv_19726_143 {
   struct __anonstruct_ldv_19723_144 ldv_19723 ;
   struct kmem_cache *slab ;
   struct page *first_page ;
};
union __anonunion_ldv_19730_145 {
   unsigned long index ;
   void *freelist ;
};
struct page {
   unsigned long flags ;
   atomic_t _count ;
   union __anonunion_ldv_19718_141 ldv_19718 ;
   union __anonunion_ldv_19726_143 ldv_19726 ;
   union __anonunion_ldv_19730_145 ldv_19730 ;
   struct list_head lru ;
};
struct __anonstruct_vm_set_147 {
   struct list_head list ;
   void *parent ;
   struct vm_area_struct *head ;
};
union __anonunion_shared_146 {
   struct __anonstruct_vm_set_147 vm_set ;
   struct raw_prio_tree_node prio_tree_node ;
};
struct anon_vma;
struct anon_vma;
struct vm_operations_struct;
struct vm_operations_struct;
struct mempolicy;
struct mempolicy;
struct vm_area_struct {
   struct mm_struct *vm_mm ;
   unsigned long vm_start ;
   unsigned long vm_end ;
   struct vm_area_struct *vm_next ;
   struct vm_area_struct *vm_prev ;
   pgprot_t vm_page_prot ;
   unsigned long vm_flags ;
   struct rb_node vm_rb ;
   union __anonunion_shared_146 shared ;
   struct list_head anon_vma_chain ;
   struct anon_vma *anon_vma ;
   struct vm_operations_struct const *vm_ops ;
   unsigned long vm_pgoff ;
   struct file *vm_file ;
   void *vm_private_data ;
   struct mempolicy *vm_policy ;
};
struct core_thread {
   struct task_struct *task ;
   struct core_thread *next ;
};
struct core_state {
   atomic_t nr_threads ;
   struct core_thread dumper ;
   struct completion startup ;
};
struct mm_rss_stat {
   atomic_long_t count[3U] ;
};
struct linux_binfmt;
struct linux_binfmt;
struct mmu_notifier_mm;
struct mmu_notifier_mm;
struct mm_struct {
   struct vm_area_struct *mmap ;
   struct rb_root mm_rb ;
   struct vm_area_struct *mmap_cache ;
   unsigned long (*get_unmapped_area)(struct file * , unsigned long , unsigned long ,
                                      unsigned long , unsigned long ) ;
   void (*unmap_area)(struct mm_struct * , unsigned long ) ;
   unsigned long mmap_base ;
   unsigned long task_size ;
   unsigned long cached_hole_size ;
   unsigned long free_area_cache ;
   pgd_t *pgd ;
   atomic_t mm_users ;
   atomic_t mm_count ;
   int map_count ;
   spinlock_t page_table_lock ;
   struct rw_semaphore mmap_sem ;
   struct list_head mmlist ;
   unsigned long hiwater_rss ;
   unsigned long hiwater_vm ;
   unsigned long total_vm ;
   unsigned long locked_vm ;
   unsigned long shared_vm ;
   unsigned long exec_vm ;
   unsigned long stack_vm ;
   unsigned long reserved_vm ;
   unsigned long def_flags ;
   unsigned long nr_ptes ;
   unsigned long start_code ;
   unsigned long end_code ;
   unsigned long start_data ;
   unsigned long end_data ;
   unsigned long start_brk ;
   unsigned long brk ;
   unsigned long start_stack ;
   unsigned long arg_start ;
   unsigned long arg_end ;
   unsigned long env_start ;
   unsigned long env_end ;
   unsigned long saved_auxv[44U] ;
   struct mm_rss_stat rss_stat ;
   struct linux_binfmt *binfmt ;
   cpumask_var_t cpu_vm_mask_var ;
   mm_context_t context ;
   unsigned int faultstamp ;
   unsigned int token_priority ;
   unsigned int last_interval ;
   atomic_t oom_disable_count ;
   unsigned long flags ;
   struct core_state *core_state ;
   spinlock_t ioctx_lock ;
   struct hlist_head ioctx_list ;
   struct task_struct *owner ;
   struct file *exe_file ;
   unsigned long num_exe_file_vmas ;
   struct mmu_notifier_mm *mmu_notifier_mm ;
   pgtable_t pmd_huge_pte ;
   struct cpumask cpumask_allocation ;
};
struct user_struct;
struct user_struct;
struct vm_fault {
   unsigned int flags ;
   unsigned long pgoff ;
   void *virtual_address ;
   struct page *page ;
};
struct vm_operations_struct {
   void (*open)(struct vm_area_struct * ) ;
   void (*close)(struct vm_area_struct * ) ;
   int (*fault)(struct vm_area_struct * , struct vm_fault * ) ;
   int (*page_mkwrite)(struct vm_area_struct * , struct vm_fault * ) ;
   int (*access)(struct vm_area_struct * , unsigned long , void * , int , int ) ;
   int (*set_policy)(struct vm_area_struct * , struct mempolicy * ) ;
   struct mempolicy *(*get_policy)(struct vm_area_struct * , unsigned long ) ;
   int (*migrate)(struct vm_area_struct * , nodemask_t const * , nodemask_t const * ,
                  unsigned long ) ;
};
struct shrink_control {
   gfp_t gfp_mask ;
   unsigned long nr_to_scan ;
};
struct shrinker {
   int (*shrink)(struct shrinker * , struct shrink_control * ) ;
   int seeks ;
   struct list_head list ;
   long nr ;
};
struct dma_attrs {
   unsigned long flags[1U] ;
};
enum dma_data_direction {
    DMA_BIDIRECTIONAL = 0,
    DMA_TO_DEVICE = 1,
    DMA_FROM_DEVICE = 2,
    DMA_NONE = 3
} ;
struct dma_map_ops {
   void *(*alloc_coherent)(struct device * , size_t , dma_addr_t * , gfp_t ) ;
   void (*free_coherent)(struct device * , size_t , void * , dma_addr_t ) ;
   dma_addr_t (*map_page)(struct device * , struct page * , unsigned long , size_t ,
                          enum dma_data_direction , struct dma_attrs * ) ;
   void (*unmap_page)(struct device * , dma_addr_t , size_t , enum dma_data_direction ,
                      struct dma_attrs * ) ;
   int (*map_sg)(struct device * , struct scatterlist * , int , enum dma_data_direction ,
                 struct dma_attrs * ) ;
   void (*unmap_sg)(struct device * , struct scatterlist * , int , enum dma_data_direction ,
                    struct dma_attrs * ) ;
   void (*sync_single_for_cpu)(struct device * , dma_addr_t , size_t , enum dma_data_direction ) ;
   void (*sync_single_for_device)(struct device * , dma_addr_t , size_t , enum dma_data_direction ) ;
   void (*sync_sg_for_cpu)(struct device * , struct scatterlist * , int , enum dma_data_direction ) ;
   void (*sync_sg_for_device)(struct device * , struct scatterlist * , int , enum dma_data_direction ) ;
   int (*mapping_error)(struct device * , dma_addr_t ) ;
   int (*dma_supported)(struct device * , u64 ) ;
   int (*set_dma_mask)(struct device * , u64 ) ;
   int is_phys ;
};
struct cdev {
   struct kobject kobj ;
   struct module *owner ;
   struct file_operations const *ops ;
   struct list_head list ;
   dev_t dev ;
   unsigned int count ;
};
struct exception_table_entry {
   unsigned long insn ;
   unsigned long fixup ;
};
struct sem_undo_list;
struct sem_undo_list;
struct sem_undo_list {
   atomic_t refcnt ;
   spinlock_t lock ;
   struct list_head list_proc ;
};
struct sysv_sem {
   struct sem_undo_list *undo_list ;
};
struct iovec {
   void *iov_base ;
   __kernel_size_t iov_len ;
};
struct io_event {
   __u64 data ;
   __u64 obj ;
   __s64 res ;
   __s64 res2 ;
};
typedef unsigned long cputime_t;
struct siginfo;
struct siginfo;
struct __anonstruct_sigset_t_159 {
   unsigned long sig[1U] ;
};
typedef struct __anonstruct_sigset_t_159 sigset_t;
typedef void __signalfn_t(int );
typedef __signalfn_t *__sighandler_t;
typedef void __restorefn_t(void);
typedef __restorefn_t *__sigrestore_t;
struct sigaction {
   __sighandler_t sa_handler ;
   unsigned long sa_flags ;
   __sigrestore_t sa_restorer ;
   sigset_t sa_mask ;
};
struct k_sigaction {
   struct sigaction sa ;
};
union sigval {
   int sival_int ;
   void *sival_ptr ;
};
typedef union sigval sigval_t;
struct __anonstruct__kill_161 {
   __kernel_pid_t _pid ;
   __kernel_uid32_t _uid ;
};
struct __anonstruct__timer_162 {
   __kernel_timer_t _tid ;
   int _overrun ;
   char _pad[0U] ;
   sigval_t _sigval ;
   int _sys_private ;
};
struct __anonstruct__rt_163 {
   __kernel_pid_t _pid ;
   __kernel_uid32_t _uid ;
   sigval_t _sigval ;
};
struct __anonstruct__sigchld_164 {
   __kernel_pid_t _pid ;
   __kernel_uid32_t _uid ;
   int _status ;
   __kernel_clock_t _utime ;
   __kernel_clock_t _stime ;
};
struct __anonstruct__sigfault_165 {
   void *_addr ;
   short _addr_lsb ;
};
struct __anonstruct__sigpoll_166 {
   long _band ;
   int _fd ;
};
union __anonunion__sifields_160 {
   int _pad[28U] ;
   struct __anonstruct__kill_161 _kill ;
   struct __anonstruct__timer_162 _timer ;
   struct __anonstruct__rt_163 _rt ;
   struct __anonstruct__sigchld_164 _sigchld ;
   struct __anonstruct__sigfault_165 _sigfault ;
   struct __anonstruct__sigpoll_166 _sigpoll ;
};
struct siginfo {
   int si_signo ;
   int si_errno ;
   int si_code ;
   union __anonunion__sifields_160 _sifields ;
};
typedef struct siginfo siginfo_t;
struct sigpending {
   struct list_head list ;
   sigset_t signal ;
};
struct prop_local_single {
   unsigned long events ;
   unsigned long period ;
   int shift ;
   spinlock_t lock ;
};
struct __anonstruct_seccomp_t_169 {
   int mode ;
};
typedef struct __anonstruct_seccomp_t_169 seccomp_t;
struct plist_head {
   struct list_head node_list ;
   raw_spinlock_t *rawlock ;
   spinlock_t *spinlock ;
};
struct plist_node {
   int prio ;
   struct list_head prio_list ;
   struct list_head node_list ;
};
struct rt_mutex {
   raw_spinlock_t wait_lock ;
   struct plist_head wait_list ;
   struct task_struct *owner ;
   int save_state ;
   char const *name ;
   char const *file ;
   int line ;
   void *magic ;
};
struct rt_mutex_waiter;
struct rt_mutex_waiter;
struct rlimit {
   unsigned long rlim_cur ;
   unsigned long rlim_max ;
};
struct timerqueue_node {
   struct rb_node node ;
   ktime_t expires ;
};
struct timerqueue_head {
   struct rb_root head ;
   struct timerqueue_node *next ;
};
struct hrtimer_clock_base;
struct hrtimer_clock_base;
struct hrtimer_cpu_base;
struct hrtimer_cpu_base;
enum hrtimer_restart {
    HRTIMER_NORESTART = 0,
    HRTIMER_RESTART = 1
} ;
struct hrtimer {
   struct timerqueue_node node ;
   ktime_t _softexpires ;
   enum hrtimer_restart (*function)(struct hrtimer * ) ;
   struct hrtimer_clock_base *base ;
   unsigned long state ;
   int start_pid ;
   void *start_site ;
   char start_comm[16U] ;
};
struct hrtimer_clock_base {
   struct hrtimer_cpu_base *cpu_base ;
   int index ;
   clockid_t clockid ;
   struct timerqueue_head active ;
   ktime_t resolution ;
   ktime_t (*get_time)(void) ;
   ktime_t softirq_time ;
   ktime_t offset ;
};
struct hrtimer_cpu_base {
   raw_spinlock_t lock ;
   unsigned long active_bases ;
   ktime_t expires_next ;
   int hres_active ;
   int hang_detected ;
   unsigned long nr_events ;
   unsigned long nr_retries ;
   unsigned long nr_hangs ;
   ktime_t max_hang_time ;
   struct hrtimer_clock_base clock_base[3U] ;
};
struct task_io_accounting {
   u64 rchar ;
   u64 wchar ;
   u64 syscr ;
   u64 syscw ;
   u64 read_bytes ;
   u64 write_bytes ;
   u64 cancelled_write_bytes ;
};
struct latency_record {
   unsigned long backtrace[12U] ;
   unsigned int count ;
   unsigned long time ;
   unsigned long max ;
};
typedef int32_t key_serial_t;
typedef uint32_t key_perm_t;
struct key;
struct key;
struct signal_struct;
struct signal_struct;
struct key_type;
struct key_type;
struct keyring_list;
struct keyring_list;
struct key_user;
struct key_user;
union __anonunion_ldv_24696_170 {
   time_t expiry ;
   time_t revoked_at ;
};
union __anonunion_type_data_171 {
   struct list_head link ;
   unsigned long x[2U] ;
   void *p[2U] ;
   int reject_error ;
};
union __anonunion_payload_172 {
   unsigned long value ;
   void *rcudata ;
   void *data ;
   struct keyring_list *subscriptions ;
};
struct key {
   atomic_t usage ;
   key_serial_t serial ;
   struct rb_node serial_node ;
   struct key_type *type ;
   struct rw_semaphore sem ;
   struct key_user *user ;
   void *security ;
   union __anonunion_ldv_24696_170 ldv_24696 ;
   uid_t uid ;
   gid_t gid ;
   key_perm_t perm ;
   unsigned short quotalen ;
   unsigned short datalen ;
   unsigned long flags ;
   char *description ;
   union __anonunion_type_data_171 type_data ;
   union __anonunion_payload_172 payload ;
};
struct audit_context;
struct audit_context;
struct group_info {
   atomic_t usage ;
   int ngroups ;
   int nblocks ;
   gid_t small_block[32U] ;
   gid_t *blocks[0U] ;
};
struct thread_group_cred {
   atomic_t usage ;
   pid_t tgid ;
   spinlock_t lock ;
   struct key *session_keyring ;
   struct key *process_keyring ;
   struct rcu_head rcu ;
};
struct cred {
   atomic_t usage ;
   atomic_t subscribers ;
   void *put_addr ;
   unsigned int magic ;
   uid_t uid ;
   gid_t gid ;
   uid_t suid ;
   gid_t sgid ;
   uid_t euid ;
   gid_t egid ;
   uid_t fsuid ;
   gid_t fsgid ;
   unsigned int securebits ;
   kernel_cap_t cap_inheritable ;
   kernel_cap_t cap_permitted ;
   kernel_cap_t cap_effective ;
   kernel_cap_t cap_bset ;
   unsigned char jit_keyring ;
   struct key *thread_keyring ;
   struct key *request_key_auth ;
   struct thread_group_cred *tgcred ;
   void *security ;
   struct user_struct *user ;
   struct user_namespace *user_ns ;
   struct group_info *group_info ;
   struct rcu_head rcu ;
};
struct futex_pi_state;
struct futex_pi_state;
struct robust_list_head;
struct robust_list_head;
struct bio_list;
struct bio_list;
struct fs_struct;
struct fs_struct;
struct perf_event_context;
struct perf_event_context;
struct blk_plug;
struct blk_plug;
struct cfs_rq;
struct cfs_rq;
struct kioctx;
struct kioctx;
union __anonunion_ki_obj_173 {
   void *user ;
   struct task_struct *tsk ;
};
struct eventfd_ctx;
struct eventfd_ctx;
struct kiocb {
   struct list_head ki_run_list ;
   unsigned long ki_flags ;
   int ki_users ;
   unsigned int ki_key ;
   struct file *ki_filp ;
   struct kioctx *ki_ctx ;
   int (*ki_cancel)(struct kiocb * , struct io_event * ) ;
   ssize_t (*ki_retry)(struct kiocb * ) ;
   void (*ki_dtor)(struct kiocb * ) ;
   union __anonunion_ki_obj_173 ki_obj ;
   __u64 ki_user_data ;
   loff_t ki_pos ;
   void *private ;
   unsigned short ki_opcode ;
   size_t ki_nbytes ;
   char *ki_buf ;
   size_t ki_left ;
   struct iovec ki_inline_vec ;
   struct iovec *ki_iovec ;
   unsigned long ki_nr_segs ;
   unsigned long ki_cur_seg ;
   struct list_head ki_list ;
   struct eventfd_ctx *ki_eventfd ;
};
struct aio_ring_info {
   unsigned long mmap_base ;
   unsigned long mmap_size ;
   struct page **ring_pages ;
   spinlock_t ring_lock ;
   long nr_pages ;
   unsigned int nr ;
   unsigned int tail ;
   struct page *internal_pages[8U] ;
};
struct kioctx {
   atomic_t users ;
   int dead ;
   struct mm_struct *mm ;
   unsigned long user_id ;
   struct hlist_node list ;
   wait_queue_head_t wait ;
   spinlock_t ctx_lock ;
   int reqs_active ;
   struct list_head active_reqs ;
   struct list_head run_list ;
   unsigned int max_reqs ;
   struct aio_ring_info ring_info ;
   struct delayed_work wq ;
   struct rcu_head rcu_head ;
};
struct sighand_struct {
   atomic_t count ;
   struct k_sigaction action[64U] ;
   spinlock_t siglock ;
   wait_queue_head_t signalfd_wqh ;
};
struct pacct_struct {
   int ac_flag ;
   long ac_exitcode ;
   unsigned long ac_mem ;
   cputime_t ac_utime ;
   cputime_t ac_stime ;
   unsigned long ac_minflt ;
   unsigned long ac_majflt ;
};
struct cpu_itimer {
   cputime_t expires ;
   cputime_t incr ;
   u32 error ;
   u32 incr_error ;
};
struct task_cputime {
   cputime_t utime ;
   cputime_t stime ;
   unsigned long long sum_exec_runtime ;
};
struct thread_group_cputimer {
   struct task_cputime cputime ;
   int running ;
   spinlock_t lock ;
};
struct autogroup;
struct autogroup;
struct tty_struct;
struct tty_struct;
struct taskstats;
struct taskstats;
struct tty_audit_buf;
struct tty_audit_buf;
struct signal_struct {
   atomic_t sigcnt ;
   atomic_t live ;
   int nr_threads ;
   wait_queue_head_t wait_chldexit ;
   struct task_struct *curr_target ;
   struct sigpending shared_pending ;
   int group_exit_code ;
   int notify_count ;
   struct task_struct *group_exit_task ;
   int group_stop_count ;
   unsigned int flags ;
   struct list_head posix_timers ;
   struct hrtimer real_timer ;
   struct pid *leader_pid ;
   ktime_t it_real_incr ;
   struct cpu_itimer it[2U] ;
   struct thread_group_cputimer cputimer ;
   struct task_cputime cputime_expires ;
   struct list_head cpu_timers[3U] ;
   struct pid *tty_old_pgrp ;
   int leader ;
   struct tty_struct *tty ;
   struct autogroup *autogroup ;
   cputime_t utime ;
   cputime_t stime ;
   cputime_t cutime ;
   cputime_t cstime ;
   cputime_t gtime ;
   cputime_t cgtime ;
   cputime_t prev_utime ;
   cputime_t prev_stime ;
   unsigned long nvcsw ;
   unsigned long nivcsw ;
   unsigned long cnvcsw ;
   unsigned long cnivcsw ;
   unsigned long min_flt ;
   unsigned long maj_flt ;
   unsigned long cmin_flt ;
   unsigned long cmaj_flt ;
   unsigned long inblock ;
   unsigned long oublock ;
   unsigned long cinblock ;
   unsigned long coublock ;
   unsigned long maxrss ;
   unsigned long cmaxrss ;
   struct task_io_accounting ioac ;
   unsigned long long sum_sched_runtime ;
   struct rlimit rlim[16U] ;
   struct pacct_struct pacct ;
   struct taskstats *stats ;
   unsigned int audit_tty ;
   struct tty_audit_buf *tty_audit_buf ;
   struct rw_semaphore threadgroup_fork_lock ;
   int oom_adj ;
   int oom_score_adj ;
   int oom_score_adj_min ;
   struct mutex cred_guard_mutex ;
};
struct user_struct {
   atomic_t __count ;
   atomic_t processes ;
   atomic_t files ;
   atomic_t sigpending ;
   atomic_t inotify_watches ;
   atomic_t inotify_devs ;
   atomic_t fanotify_listeners ;
   atomic_long_t epoll_watches ;
   unsigned long mq_bytes ;
   unsigned long locked_shm ;
   struct key *uid_keyring ;
   struct key *session_keyring ;
   struct hlist_node uidhash_node ;
   uid_t uid ;
   struct user_namespace *user_ns ;
   atomic_long_t locked_vm ;
};
struct reclaim_state;
struct reclaim_state;
struct sched_info {
   unsigned long pcount ;
   unsigned long long run_delay ;
   unsigned long long last_arrival ;
   unsigned long long last_queued ;
};
struct task_delay_info {
   spinlock_t lock ;
   unsigned int flags ;
   struct timespec blkio_start ;
   struct timespec blkio_end ;
   u64 blkio_delay ;
   u64 swapin_delay ;
   u32 blkio_count ;
   u32 swapin_count ;
   struct timespec freepages_start ;
   struct timespec freepages_end ;
   u64 freepages_delay ;
   u32 freepages_count ;
};
struct io_context;
struct io_context;
struct rq;
struct rq;
struct sched_class {
   struct sched_class const *next ;
   void (*enqueue_task)(struct rq * , struct task_struct * , int ) ;
   void (*dequeue_task)(struct rq * , struct task_struct * , int ) ;
   void (*yield_task)(struct rq * ) ;
   bool (*yield_to_task)(struct rq * , struct task_struct * , bool ) ;
   void (*check_preempt_curr)(struct rq * , struct task_struct * , int ) ;
   struct task_struct *(*pick_next_task)(struct rq * ) ;
   void (*put_prev_task)(struct rq * , struct task_struct * ) ;
   int (*select_task_rq)(struct task_struct * , int , int ) ;
   void (*pre_schedule)(struct rq * , struct task_struct * ) ;
   void (*post_schedule)(struct rq * ) ;
   void (*task_waking)(struct task_struct * ) ;
   void (*task_woken)(struct rq * , struct task_struct * ) ;
   void (*set_cpus_allowed)(struct task_struct * , struct cpumask const * ) ;
   void (*rq_online)(struct rq * ) ;
   void (*rq_offline)(struct rq * ) ;
   void (*set_curr_task)(struct rq * ) ;
   void (*task_tick)(struct rq * , struct task_struct * , int ) ;
   void (*task_fork)(struct task_struct * ) ;
   void (*switched_from)(struct rq * , struct task_struct * ) ;
   void (*switched_to)(struct rq * , struct task_struct * ) ;
   void (*prio_changed)(struct rq * , struct task_struct * , int ) ;
   unsigned int (*get_rr_interval)(struct rq * , struct task_struct * ) ;
   void (*task_move_group)(struct task_struct * , int ) ;
};
struct load_weight {
   unsigned long weight ;
   unsigned long inv_weight ;
};
struct sched_statistics {
   u64 wait_start ;
   u64 wait_max ;
   u64 wait_count ;
   u64 wait_sum ;
   u64 iowait_count ;
   u64 iowait_sum ;
   u64 sleep_start ;
   u64 sleep_max ;
   s64 sum_sleep_runtime ;
   u64 block_start ;
   u64 block_max ;
   u64 exec_max ;
   u64 slice_max ;
   u64 nr_migrations_cold ;
   u64 nr_failed_migrations_affine ;
   u64 nr_failed_migrations_running ;
   u64 nr_failed_migrations_hot ;
   u64 nr_forced_migrations ;
   u64 nr_wakeups ;
   u64 nr_wakeups_sync ;
   u64 nr_wakeups_migrate ;
   u64 nr_wakeups_local ;
   u64 nr_wakeups_remote ;
   u64 nr_wakeups_affine ;
   u64 nr_wakeups_affine_attempts ;
   u64 nr_wakeups_passive ;
   u64 nr_wakeups_idle ;
};
struct sched_entity {
   struct load_weight load ;
   struct rb_node run_node ;
   struct list_head group_node ;
   unsigned int on_rq ;
   u64 exec_start ;
   u64 sum_exec_runtime ;
   u64 vruntime ;
   u64 prev_sum_exec_runtime ;
   u64 nr_migrations ;
   struct sched_statistics statistics ;
   struct sched_entity *parent ;
   struct cfs_rq *cfs_rq ;
   struct cfs_rq *my_q ;
};
struct rt_rq;
struct rt_rq;
struct sched_rt_entity {
   struct list_head run_list ;
   unsigned long timeout ;
   unsigned int time_slice ;
   int nr_cpus_allowed ;
   struct sched_rt_entity *back ;
   struct sched_rt_entity *parent ;
   struct rt_rq *rt_rq ;
   struct rt_rq *my_q ;
};
struct mem_cgroup;
struct mem_cgroup;
struct memcg_batch_info {
   int do_batch ;
   struct mem_cgroup *memcg ;
   unsigned long nr_pages ;
   unsigned long memsw_nr_pages ;
};
struct irqaction;
struct irqaction;
struct css_set;
struct css_set;
struct compat_robust_list_head;
struct compat_robust_list_head;
struct ftrace_ret_stack;
struct ftrace_ret_stack;
struct task_struct {
   long volatile state ;
   void *stack ;
   atomic_t usage ;
   unsigned int flags ;
   unsigned int ptrace ;
   struct task_struct *wake_entry ;
   int on_cpu ;
   int on_rq ;
   int prio ;
   int static_prio ;
   int normal_prio ;
   unsigned int rt_priority ;
   struct sched_class const *sched_class ;
   struct sched_entity se ;
   struct sched_rt_entity rt ;
   struct hlist_head preempt_notifiers ;
   unsigned char fpu_counter ;
   unsigned int btrace_seq ;
   unsigned int policy ;
   cpumask_t cpus_allowed ;
   struct sched_info sched_info ;
   struct list_head tasks ;
   struct plist_node pushable_tasks ;
   struct mm_struct *mm ;
   struct mm_struct *active_mm ;
   unsigned char brk_randomized : 1 ;
   int exit_state ;
   int exit_code ;
   int exit_signal ;
   int pdeath_signal ;
   unsigned int group_stop ;
   unsigned int personality ;
   unsigned char did_exec : 1 ;
   unsigned char in_execve : 1 ;
   unsigned char in_iowait : 1 ;
   unsigned char sched_reset_on_fork : 1 ;
   unsigned char sched_contributes_to_load : 1 ;
   pid_t pid ;
   pid_t tgid ;
   unsigned long stack_canary ;
   struct task_struct *real_parent ;
   struct task_struct *parent ;
   struct list_head children ;
   struct list_head sibling ;
   struct task_struct *group_leader ;
   struct list_head ptraced ;
   struct list_head ptrace_entry ;
   struct pid_link pids[3U] ;
   struct list_head thread_group ;
   struct completion *vfork_done ;
   int *set_child_tid ;
   int *clear_child_tid ;
   cputime_t utime ;
   cputime_t stime ;
   cputime_t utimescaled ;
   cputime_t stimescaled ;
   cputime_t gtime ;
   cputime_t prev_utime ;
   cputime_t prev_stime ;
   unsigned long nvcsw ;
   unsigned long nivcsw ;
   struct timespec start_time ;
   struct timespec real_start_time ;
   unsigned long min_flt ;
   unsigned long maj_flt ;
   struct task_cputime cputime_expires ;
   struct list_head cpu_timers[3U] ;
   struct cred const *real_cred ;
   struct cred const *cred ;
   struct cred *replacement_session_keyring ;
   char comm[16U] ;
   int link_count ;
   int total_link_count ;
   struct sysv_sem sysvsem ;
   unsigned long last_switch_count ;
   struct thread_struct thread ;
   struct fs_struct *fs ;
   struct files_struct *files ;
   struct nsproxy *nsproxy ;
   struct signal_struct *signal ;
   struct sighand_struct *sighand ;
   sigset_t blocked ;
   sigset_t real_blocked ;
   sigset_t saved_sigmask ;
   struct sigpending pending ;
   unsigned long sas_ss_sp ;
   size_t sas_ss_size ;
   int (*notifier)(void * ) ;
   void *notifier_data ;
   sigset_t *notifier_mask ;
   struct audit_context *audit_context ;
   uid_t loginuid ;
   unsigned int sessionid ;
   seccomp_t seccomp ;
   u32 parent_exec_id ;
   u32 self_exec_id ;
   spinlock_t alloc_lock ;
   struct irqaction *irqaction ;
   raw_spinlock_t pi_lock ;
   struct plist_head pi_waiters ;
   struct rt_mutex_waiter *pi_blocked_on ;
   struct mutex_waiter *blocked_on ;
   unsigned int irq_events ;
   unsigned long hardirq_enable_ip ;
   unsigned long hardirq_disable_ip ;
   unsigned int hardirq_enable_event ;
   unsigned int hardirq_disable_event ;
   int hardirqs_enabled ;
   int hardirq_context ;
   unsigned long softirq_disable_ip ;
   unsigned long softirq_enable_ip ;
   unsigned int softirq_disable_event ;
   unsigned int softirq_enable_event ;
   int softirqs_enabled ;
   int softirq_context ;
   u64 curr_chain_key ;
   int lockdep_depth ;
   unsigned int lockdep_recursion ;
   struct held_lock held_locks[48U] ;
   gfp_t lockdep_reclaim_gfp ;
   void *journal_info ;
   struct bio_list *bio_list ;
   struct blk_plug *plug ;
   struct reclaim_state *reclaim_state ;
   struct backing_dev_info *backing_dev_info ;
   struct io_context *io_context ;
   unsigned long ptrace_message ;
   siginfo_t *last_siginfo ;
   struct task_io_accounting ioac ;
   u64 acct_rss_mem1 ;
   u64 acct_vm_mem1 ;
   cputime_t acct_timexpd ;
   nodemask_t mems_allowed ;
   int mems_allowed_change_disable ;
   int cpuset_mem_spread_rotor ;
   int cpuset_slab_spread_rotor ;
   struct css_set *cgroups ;
   struct list_head cg_list ;
   struct robust_list_head *robust_list ;
   struct compat_robust_list_head *compat_robust_list ;
   struct list_head pi_state_list ;
   struct futex_pi_state *pi_state_cache ;
   struct perf_event_context *perf_event_ctxp[2U] ;
   struct mutex perf_event_mutex ;
   struct list_head perf_event_list ;
   struct mempolicy *mempolicy ;
   short il_next ;
   short pref_node_fork ;
   atomic_t fs_excl ;
   struct rcu_head rcu ;
   struct pipe_inode_info *splice_pipe ;
   struct task_delay_info *delays ;
   int make_it_fail ;
   struct prop_local_single dirties ;
   int latency_record_count ;
   struct latency_record latency_record[32U] ;
   unsigned long timer_slack_ns ;
   unsigned long default_timer_slack_ns ;
   struct list_head *scm_work_list ;
   int curr_ret_stack ;
   struct ftrace_ret_stack *ret_stack ;
   unsigned long long ftrace_timestamp ;
   atomic_t trace_overrun ;
   atomic_t tracing_graph_pause ;
   unsigned long trace ;
   unsigned long trace_recursion ;
   struct memcg_batch_info memcg_batch ;
   atomic_t ptrace_bp_refcnt ;
};
typedef s32 compat_time_t;
typedef s32 compat_long_t;
struct compat_timespec {
   compat_time_t tv_sec ;
   s32 tv_nsec ;
};
typedef u32 compat_uptr_t;
struct compat_robust_list {
   compat_uptr_t next ;
};
struct compat_robust_list_head {
   struct compat_robust_list list ;
   compat_long_t futex_offset ;
   compat_uptr_t list_op_pending ;
};
enum chipset_type {
    NOT_SUPPORTED = 0,
    SUPPORTED = 1
} ;
struct agp_version {
   u16 major ;
   u16 minor ;
};
struct agp_kern_info {
   struct agp_version version ;
   struct pci_dev *device ;
   enum chipset_type chipset ;
   unsigned long mode ;
   unsigned long aper_base ;
   size_t aper_size ;
   int max_memory ;
   int current_memory ;
   bool cant_use_aperture ;
   unsigned long page_mask ;
   struct vm_operations_struct const *vm_ops ;
};
struct agp_bridge_data;
struct agp_bridge_data;
struct pollfd {
   int fd ;
   short events ;
   short revents ;
};
struct poll_table_struct {
   void (*qproc)(struct file * , wait_queue_head_t * , struct poll_table_struct * ) ;
   unsigned long key ;
};
typedef unsigned int drm_magic_t;
struct drm_clip_rect {
   unsigned short x1 ;
   unsigned short y1 ;
   unsigned short x2 ;
   unsigned short y2 ;
};
struct drm_hw_lock {
   unsigned int volatile lock ;
   char padding[60U] ;
};
struct drm_unique {
   size_t unique_len ;
   char *unique ;
};
enum drm_map_type {
    _DRM_FRAME_BUFFER = 0,
    _DRM_REGISTERS = 1,
    _DRM_SHM = 2,
    _DRM_AGP = 3,
    _DRM_SCATTER_GATHER = 4,
    _DRM_CONSISTENT = 5,
    _DRM_GEM = 6
} ;
enum drm_map_flags {
    _DRM_RESTRICTED = 1,
    _DRM_READ_ONLY = 2,
    _DRM_LOCKED = 4,
    _DRM_KERNEL = 8,
    _DRM_WRITE_COMBINING = 16,
    _DRM_CONTAINS_LOCK = 32,
    _DRM_REMOVABLE = 64,
    _DRM_DRIVER = 128
} ;
enum drm_stat_type {
    _DRM_STAT_LOCK = 0,
    _DRM_STAT_OPENS = 1,
    _DRM_STAT_CLOSES = 2,
    _DRM_STAT_IOCTLS = 3,
    _DRM_STAT_LOCKS = 4,
    _DRM_STAT_UNLOCKS = 5,
    _DRM_STAT_VALUE = 6,
    _DRM_STAT_BYTE = 7,
    _DRM_STAT_COUNT = 8,
    _DRM_STAT_IRQ = 9,
    _DRM_STAT_PRIMARY = 10,
    _DRM_STAT_SECONDARY = 11,
    _DRM_STAT_DMA = 12,
    _DRM_STAT_SPECIAL = 13,
    _DRM_STAT_MISSED = 14
} ;
enum drm_ctx_flags {
    _DRM_CONTEXT_PRESERVED = 1,
    _DRM_CONTEXT_2DONLY = 2
} ;
struct drm_irq_busid {
   int irq ;
   int busnum ;
   int devnum ;
   int funcnum ;
};
struct drm_set_version {
   int drm_di_major ;
   int drm_di_minor ;
   int drm_dd_major ;
   int drm_dd_minor ;
};
struct drm_mode_fb_cmd {
   __u32 fb_id ;
   __u32 width ;
   __u32 height ;
   __u32 pitch ;
   __u32 bpp ;
   __u32 depth ;
   __u32 handle ;
};
struct drm_mode_create_dumb {
   uint32_t height ;
   uint32_t width ;
   uint32_t bpp ;
   uint32_t flags ;
   uint32_t handle ;
   uint32_t pitch ;
   uint64_t size ;
};
struct drm_event {
   __u32 type ;
   __u32 length ;
};
struct drm_event_vblank {
   struct drm_event base ;
   __u64 user_data ;
   __u32 tv_sec ;
   __u32 tv_usec ;
   __u32 sequence ;
   __u32 reserved ;
};
struct idr_layer {
   unsigned long bitmap ;
   struct idr_layer *ary[64U] ;
   int count ;
   int layer ;
   struct rcu_head rcu_head ;
};
struct idr {
   struct idr_layer *top ;
   struct idr_layer *id_free ;
   int layers ;
   int id_free_cnt ;
   spinlock_t lock ;
};
struct drm_file;
struct drm_file;
struct drm_device;
struct drm_device;
struct irqaction {
   irqreturn_t (*handler)(int , void * ) ;
   unsigned long flags ;
   void *dev_id ;
   struct irqaction *next ;
   int irq ;
   irqreturn_t (*thread_fn)(int , void * ) ;
   struct task_struct *thread ;
   unsigned long thread_flags ;
   unsigned long thread_mask ;
   char const *name ;
   struct proc_dir_entry *dir ;
};
struct drm_hash_item {
   struct hlist_node head ;
   unsigned long key ;
};
struct drm_open_hash {
   struct hlist_head *table ;
   u8 order ;
};
struct seq_file {
   char *buf ;
   size_t size ;
   size_t from ;
   size_t count ;
   loff_t index ;
   loff_t read_pos ;
   u64 version ;
   struct mutex lock ;
   struct seq_operations const *op ;
   void *private ;
};
struct seq_operations {
   void *(*start)(struct seq_file * , loff_t * ) ;
   void (*stop)(struct seq_file * , void * ) ;
   void *(*next)(struct seq_file * , void * , loff_t * ) ;
   int (*show)(struct seq_file * , void * ) ;
};
struct drm_mm;
struct drm_mm;
struct drm_mm_node {
   struct list_head node_list ;
   struct list_head hole_stack ;
   unsigned char hole_follows : 1 ;
   unsigned char scanned_block : 1 ;
   unsigned char scanned_prev_free : 1 ;
   unsigned char scanned_next_free : 1 ;
   unsigned char scanned_preceeds_hole : 1 ;
   unsigned char allocated : 1 ;
   unsigned long start ;
   unsigned long size ;
   struct drm_mm *mm ;
};
struct drm_mm {
   struct list_head hole_stack ;
   struct drm_mm_node head_node ;
   struct list_head unused_nodes ;
   int num_unused ;
   spinlock_t unused_lock ;
   unsigned char scan_check_range : 1 ;
   unsigned int scan_alignment ;
   unsigned long scan_size ;
   unsigned long scan_hit_start ;
   unsigned int scan_hit_size ;
   unsigned int scanned_blocks ;
   unsigned long scan_start ;
   unsigned long scan_end ;
   struct drm_mm_node *prev_scanned_node ;
};
typedef int drm_ioctl_t(struct drm_device * , void * , struct drm_file * );
struct drm_ioctl_desc {
   unsigned int cmd ;
   int flags ;
   drm_ioctl_t *func ;
   unsigned int cmd_drv ;
};
enum ldv_22760 {
    DRM_LIST_NONE = 0,
    DRM_LIST_FREE = 1,
    DRM_LIST_WAIT = 2,
    DRM_LIST_PEND = 3,
    DRM_LIST_PRIO = 4,
    DRM_LIST_RECLAIM = 5
} ;
struct drm_buf {
   int idx ;
   int total ;
   int order ;
   int used ;
   unsigned long offset ;
   void *address ;
   unsigned long bus_address ;
   struct drm_buf *next ;
   int volatile waiting ;
   int volatile pending ;
   wait_queue_head_t dma_wait ;
   struct drm_file *file_priv ;
   int context ;
   int while_locked ;
   enum ldv_22760 list ;
   int dev_priv_size ;
   void *dev_private ;
};
struct drm_waitlist {
   int count ;
   struct drm_buf **bufs ;
   struct drm_buf **rp ;
   struct drm_buf **wp ;
   struct drm_buf **end ;
   spinlock_t read_lock ;
   spinlock_t write_lock ;
};
struct drm_freelist {
   int initialized ;
   atomic_t count ;
   struct drm_buf *next ;
   wait_queue_head_t waiting ;
   int low_mark ;
   int high_mark ;
   atomic_t wfh ;
   spinlock_t lock ;
};
struct drm_dma_handle {
   dma_addr_t busaddr ;
   void *vaddr ;
   size_t size ;
};
typedef struct drm_dma_handle drm_dma_handle_t;
struct drm_buf_entry {
   int buf_size ;
   int buf_count ;
   struct drm_buf *buflist ;
   int seg_count ;
   int page_order ;
   struct drm_dma_handle **seglist ;
   struct drm_freelist freelist ;
};
struct drm_pending_event {
   struct drm_event *event ;
   struct list_head link ;
   struct drm_file *file_priv ;
   pid_t pid ;
   void (*destroy)(struct drm_pending_event * ) ;
};
struct drm_minor;
struct drm_minor;
struct drm_master;
struct drm_master;
struct drm_file {
   int authenticated ;
   pid_t pid ;
   uid_t uid ;
   drm_magic_t magic ;
   unsigned long ioctl_count ;
   struct list_head lhead ;
   struct drm_minor *minor ;
   unsigned long lock_count ;
   struct idr object_idr ;
   spinlock_t table_lock ;
   struct file *filp ;
   void *driver_priv ;
   int is_master ;
   struct drm_master *master ;
   struct list_head fbs ;
   wait_queue_head_t event_wait ;
   struct list_head event_list ;
   int event_space ;
};
struct drm_queue {
   atomic_t use_count ;
   atomic_t finalization ;
   atomic_t block_count ;
   atomic_t block_read ;
   wait_queue_head_t read_queue ;
   atomic_t block_write ;
   wait_queue_head_t write_queue ;
   atomic_t total_queued ;
   atomic_t total_flushed ;
   atomic_t total_locks ;
   enum drm_ctx_flags flags ;
   struct drm_waitlist waitlist ;
   wait_queue_head_t flush_queue ;
};
struct drm_lock_data {
   struct drm_hw_lock *hw_lock ;
   struct drm_file *file_priv ;
   wait_queue_head_t lock_queue ;
   unsigned long lock_time ;
   spinlock_t spinlock ;
   uint32_t kernel_waiters ;
   uint32_t user_waiters ;
   int idle_has_lock ;
};
enum ldv_22785 {
    _DRM_DMA_USE_AGP = 1,
    _DRM_DMA_USE_SG = 2,
    _DRM_DMA_USE_FB = 4,
    _DRM_DMA_USE_PCI_RO = 8
} ;
struct drm_device_dma {
   struct drm_buf_entry bufs[23U] ;
   int buf_count ;
   struct drm_buf **buflist ;
   int seg_count ;
   int page_count ;
   unsigned long *pagelist ;
   unsigned long byte_count ;
   enum ldv_22785 flags ;
};
struct drm_agp_head {
   struct agp_kern_info agp_info ;
   struct list_head memory ;
   unsigned long mode ;
   struct agp_bridge_data *bridge ;
   int enabled ;
   int acquired ;
   unsigned long base ;
   int agp_mtrr ;
   int cant_use_aperture ;
   unsigned long page_mask ;
};
struct drm_sg_mem {
   unsigned long handle ;
   void *virtual ;
   int pages ;
   struct page **pagelist ;
   dma_addr_t *busaddr ;
};
struct drm_sigdata {
   int context ;
   struct drm_hw_lock *lock ;
};
struct drm_local_map {
   resource_size_t offset ;
   unsigned long size ;
   enum drm_map_type type ;
   enum drm_map_flags flags ;
   void *handle ;
   int mtrr ;
};
typedef struct drm_local_map drm_local_map_t;
struct drm_map_list {
   struct list_head head ;
   struct drm_hash_item hash ;
   struct drm_local_map *map ;
   uint64_t user_token ;
   struct drm_master *master ;
   struct drm_mm_node *file_offset_node ;
};
struct drm_gem_object {
   struct kref refcount ;
   atomic_t handle_count ;
   struct drm_device *dev ;
   struct file *filp ;
   struct drm_map_list map_list ;
   size_t size ;
   int name ;
   uint32_t read_domains ;
   uint32_t write_domain ;
   uint32_t pending_read_domains ;
   uint32_t pending_write_domain ;
   void *driver_private ;
};
typedef u32 phandle;
struct property {
   char *name ;
   int length ;
   void *value ;
   struct property *next ;
   unsigned long _flags ;
   unsigned int unique_id ;
};
struct device_node {
   char const *name ;
   char const *type ;
   phandle phandle ;
   char *full_name ;
   struct property *properties ;
   struct property *deadprops ;
   struct device_node *parent ;
   struct device_node *child ;
   struct device_node *sibling ;
   struct device_node *next ;
   struct device_node *allnext ;
   struct proc_dir_entry *pde ;
   struct kref kref ;
   unsigned long _flags ;
   void *data ;
};
struct i2c_msg;
struct i2c_msg;
struct i2c_algorithm;
struct i2c_algorithm;
struct i2c_adapter;
struct i2c_adapter;
union i2c_smbus_data;
union i2c_smbus_data;
struct i2c_algorithm {
   int (*master_xfer)(struct i2c_adapter * , struct i2c_msg * , int ) ;
   int (*smbus_xfer)(struct i2c_adapter * , u16 , unsigned short , char , u8 ,
                     int , union i2c_smbus_data * ) ;
   u32 (*functionality)(struct i2c_adapter * ) ;
};
struct i2c_adapter {
   struct module *owner ;
   unsigned int class ;
   struct i2c_algorithm const *algo ;
   void *algo_data ;
   struct rt_mutex bus_lock ;
   int timeout ;
   int retries ;
   struct device dev ;
   int nr ;
   char name[48U] ;
   struct completion dev_released ;
   struct mutex userspace_clients_lock ;
   struct list_head userspace_clients ;
};
struct i2c_msg {
   __u16 addr ;
   __u16 flags ;
   __u16 len ;
   __u8 *buf ;
};
union i2c_smbus_data {
   __u8 byte ;
   __u16 word ;
   __u8 block[34U] ;
};
struct serial_icounter_struct {
   int cts ;
   int dsr ;
   int rng ;
   int dcd ;
   int rx ;
   int tx ;
   int frame ;
   int overrun ;
   int parity ;
   int brk ;
   int buf_overrun ;
   int reserved[9U] ;
};
typedef unsigned char cc_t;
typedef unsigned int speed_t;
typedef unsigned int tcflag_t;
struct ktermios {
   tcflag_t c_iflag ;
   tcflag_t c_oflag ;
   tcflag_t c_cflag ;
   tcflag_t c_lflag ;
   cc_t c_line ;
   cc_t c_cc[19U] ;
   speed_t c_ispeed ;
   speed_t c_ospeed ;
};
struct winsize {
   unsigned short ws_row ;
   unsigned short ws_col ;
   unsigned short ws_xpixel ;
   unsigned short ws_ypixel ;
};
struct termiox {
   __u16 x_hflag ;
   __u16 x_cflag ;
   __u16 x_rflag[5U] ;
   __u16 x_sflag ;
};
struct tty_operations {
   struct tty_struct *(*lookup)(struct tty_driver * , struct inode * , int ) ;
   int (*install)(struct tty_driver * , struct tty_struct * ) ;
   void (*remove)(struct tty_driver * , struct tty_struct * ) ;
   int (*open)(struct tty_struct * , struct file * ) ;
   void (*close)(struct tty_struct * , struct file * ) ;
   void (*shutdown)(struct tty_struct * ) ;
   void (*cleanup)(struct tty_struct * ) ;
   int (*write)(struct tty_struct * , unsigned char const * , int ) ;
   int (*put_char)(struct tty_struct * , unsigned char ) ;
   void (*flush_chars)(struct tty_struct * ) ;
   int (*write_room)(struct tty_struct * ) ;
   int (*chars_in_buffer)(struct tty_struct * ) ;
   int (*ioctl)(struct tty_struct * , unsigned int , unsigned long ) ;
   long (*compat_ioctl)(struct tty_struct * , unsigned int , unsigned long ) ;
   void (*set_termios)(struct tty_struct * , struct ktermios * ) ;
   void (*throttle)(struct tty_struct * ) ;
   void (*unthrottle)(struct tty_struct * ) ;
   void (*stop)(struct tty_struct * ) ;
   void (*start)(struct tty_struct * ) ;
   void (*hangup)(struct tty_struct * ) ;
   int (*break_ctl)(struct tty_struct * , int ) ;
   void (*flush_buffer)(struct tty_struct * ) ;
   void (*set_ldisc)(struct tty_struct * ) ;
   void (*wait_until_sent)(struct tty_struct * , int ) ;
   void (*send_xchar)(struct tty_struct * , char ) ;
   int (*tiocmget)(struct tty_struct * ) ;
   int (*tiocmset)(struct tty_struct * , unsigned int , unsigned int ) ;
   int (*resize)(struct tty_struct * , struct winsize * ) ;
   int (*set_termiox)(struct tty_struct * , struct termiox * ) ;
   int (*get_icount)(struct tty_struct * , struct serial_icounter_struct * ) ;
   int (*poll_init)(struct tty_driver * , int , char * ) ;
   int (*poll_get_char)(struct tty_driver * , int ) ;
   void (*poll_put_char)(struct tty_driver * , int , char ) ;
   struct file_operations const *proc_fops ;
};
struct tty_driver {
   int magic ;
   struct kref kref ;
   struct cdev cdev ;
   struct module *owner ;
   char const *driver_name ;
   char const *name ;
   int name_base ;
   int major ;
   int minor_start ;
   int minor_num ;
   int num ;
   short type ;
   short subtype ;
   struct ktermios init_termios ;
   int flags ;
   struct proc_dir_entry *proc_entry ;
   struct tty_driver *other ;
   struct tty_struct **ttys ;
   struct ktermios **termios ;
   struct ktermios **termios_locked ;
   void *driver_state ;
   struct tty_operations const *ops ;
   struct list_head tty_drivers ;
};
struct pps_event_time {
   struct timespec ts_real ;
};
struct tty_ldisc_ops {
   int magic ;
   char *name ;
   int num ;
   int flags ;
   int (*open)(struct tty_struct * ) ;
   void (*close)(struct tty_struct * ) ;
   void (*flush_buffer)(struct tty_struct * ) ;
   ssize_t (*chars_in_buffer)(struct tty_struct * ) ;
   ssize_t (*read)(struct tty_struct * , struct file * , unsigned char * , size_t ) ;
   ssize_t (*write)(struct tty_struct * , struct file * , unsigned char const * ,
                    size_t ) ;
   int (*ioctl)(struct tty_struct * , struct file * , unsigned int , unsigned long ) ;
   long (*compat_ioctl)(struct tty_struct * , struct file * , unsigned int , unsigned long ) ;
   void (*set_termios)(struct tty_struct * , struct ktermios * ) ;
   unsigned int (*poll)(struct tty_struct * , struct file * , struct poll_table_struct * ) ;
   int (*hangup)(struct tty_struct * ) ;
   void (*receive_buf)(struct tty_struct * , unsigned char const * , char * , int ) ;
   void (*write_wakeup)(struct tty_struct * ) ;
   void (*dcd_change)(struct tty_struct * , unsigned int , struct pps_event_time * ) ;
   struct module *owner ;
   int refcount ;
};
struct tty_ldisc {
   struct tty_ldisc_ops *ops ;
   atomic_t users ;
};
struct tty_buffer {
   struct tty_buffer *next ;
   char *char_buf_ptr ;
   unsigned char *flag_buf_ptr ;
   int used ;
   int size ;
   int commit ;
   int read ;
   unsigned long data[0U] ;
};
struct tty_bufhead {
   struct work_struct work ;
   spinlock_t lock ;
   struct tty_buffer *head ;
   struct tty_buffer *tail ;
   struct tty_buffer *free ;
   int memory_used ;
};
struct tty_port;
struct tty_port;
struct tty_port_operations {
   int (*carrier_raised)(struct tty_port * ) ;
   void (*dtr_rts)(struct tty_port * , int ) ;
   void (*shutdown)(struct tty_port * ) ;
   void (*drop)(struct tty_port * ) ;
   int (*activate)(struct tty_port * , struct tty_struct * ) ;
   void (*destruct)(struct tty_port * ) ;
};
struct tty_port {
   struct tty_struct *tty ;
   struct tty_port_operations const *ops ;
   spinlock_t lock ;
   int blocked_open ;
   int count ;
   wait_queue_head_t open_wait ;
   wait_queue_head_t close_wait ;
   wait_queue_head_t delta_msr_wait ;
   unsigned long flags ;
   unsigned char console : 1 ;
   struct mutex mutex ;
   struct mutex buf_mutex ;
   unsigned char *xmit_buf ;
   unsigned int close_delay ;
   unsigned int closing_wait ;
   int drain_delay ;
   struct kref kref ;
};
struct tty_struct {
   int magic ;
   struct kref kref ;
   struct device *dev ;
   struct tty_driver *driver ;
   struct tty_operations const *ops ;
   int index ;
   struct mutex ldisc_mutex ;
   struct tty_ldisc *ldisc ;
   struct mutex termios_mutex ;
   spinlock_t ctrl_lock ;
   struct ktermios *termios ;
   struct ktermios *termios_locked ;
   struct termiox *termiox ;
   char name[64U] ;
   struct pid *pgrp ;
   struct pid *session ;
   unsigned long flags ;
   int count ;
   struct winsize winsize ;
   unsigned char stopped : 1 ;
   unsigned char hw_stopped : 1 ;
   unsigned char flow_stopped : 1 ;
   unsigned char packet : 1 ;
   unsigned char low_latency : 1 ;
   unsigned char warned : 1 ;
   unsigned char ctrl_status ;
   unsigned int receive_room ;
   struct tty_struct *link ;
   struct fasync_struct *fasync ;
   struct tty_bufhead buf ;
   int alt_speed ;
   wait_queue_head_t write_wait ;
   wait_queue_head_t read_wait ;
   struct work_struct hangup_work ;
   void *disc_data ;
   void *driver_data ;
   struct list_head tty_files ;
   unsigned int column ;
   unsigned char lnext : 1 ;
   unsigned char erasing : 1 ;
   unsigned char raw : 1 ;
   unsigned char real_raw : 1 ;
   unsigned char icanon : 1 ;
   unsigned char closing : 1 ;
   unsigned char echo_overrun : 1 ;
   unsigned short minimum_to_wake ;
   unsigned long overrun_time ;
   int num_overrun ;
   unsigned long process_char_map[4U] ;
   char *read_buf ;
   int read_head ;
   int read_tail ;
   int read_cnt ;
   unsigned long read_flags[64U] ;
   unsigned char *echo_buf ;
   unsigned int echo_pos ;
   unsigned int echo_cnt ;
   int canon_data ;
   unsigned long canon_head ;
   unsigned int canon_column ;
   struct mutex atomic_read_lock ;
   struct mutex atomic_write_lock ;
   struct mutex output_lock ;
   struct mutex echo_lock ;
   unsigned char *write_buf ;
   int write_cnt ;
   spinlock_t read_lock ;
   struct work_struct SAK_work ;
   struct tty_port *port ;
};
struct fb_fix_screeninfo {
   char id[16U] ;
   unsigned long smem_start ;
   __u32 smem_len ;
   __u32 type ;
   __u32 type_aux ;
   __u32 visual ;
   __u16 xpanstep ;
   __u16 ypanstep ;
   __u16 ywrapstep ;
   __u32 line_length ;
   unsigned long mmio_start ;
   __u32 mmio_len ;
   __u32 accel ;
   __u16 reserved[3U] ;
};
struct fb_bitfield {
   __u32 offset ;
   __u32 length ;
   __u32 msb_right ;
};
struct fb_var_screeninfo {
   __u32 xres ;
   __u32 yres ;
   __u32 xres_virtual ;
   __u32 yres_virtual ;
   __u32 xoffset ;
   __u32 yoffset ;
   __u32 bits_per_pixel ;
   __u32 grayscale ;
   struct fb_bitfield red ;
   struct fb_bitfield green ;
   struct fb_bitfield blue ;
   struct fb_bitfield transp ;
   __u32 nonstd ;
   __u32 activate ;
   __u32 height ;
   __u32 width ;
   __u32 accel_flags ;
   __u32 pixclock ;
   __u32 left_margin ;
   __u32 right_margin ;
   __u32 upper_margin ;
   __u32 lower_margin ;
   __u32 hsync_len ;
   __u32 vsync_len ;
   __u32 sync ;
   __u32 vmode ;
   __u32 rotate ;
   __u32 reserved[5U] ;
};
struct fb_cmap {
   __u32 start ;
   __u32 len ;
   __u16 *red ;
   __u16 *green ;
   __u16 *blue ;
   __u16 *transp ;
};
struct fb_copyarea {
   __u32 dx ;
   __u32 dy ;
   __u32 width ;
   __u32 height ;
   __u32 sx ;
   __u32 sy ;
};
struct fb_fillrect {
   __u32 dx ;
   __u32 dy ;
   __u32 width ;
   __u32 height ;
   __u32 color ;
   __u32 rop ;
};
struct fb_image {
   __u32 dx ;
   __u32 dy ;
   __u32 width ;
   __u32 height ;
   __u32 fg_color ;
   __u32 bg_color ;
   __u8 depth ;
   char const *data ;
   struct fb_cmap cmap ;
};
struct fbcurpos {
   __u16 x ;
   __u16 y ;
};
struct fb_cursor {
   __u16 set ;
   __u16 enable ;
   __u16 rop ;
   char const *mask ;
   struct fbcurpos hot ;
   struct fb_image image ;
};
enum backlight_type {
    BACKLIGHT_RAW = 1,
    BACKLIGHT_PLATFORM = 2,
    BACKLIGHT_FIRMWARE = 3,
    BACKLIGHT_TYPE_MAX = 4
} ;
struct backlight_device;
struct backlight_device;
struct fb_info;
struct fb_info;
struct backlight_ops {
   unsigned int options ;
   int (*update_status)(struct backlight_device * ) ;
   int (*get_brightness)(struct backlight_device * ) ;
   int (*check_fb)(struct backlight_device * , struct fb_info * ) ;
};
struct backlight_properties {
   int brightness ;
   int max_brightness ;
   int power ;
   int fb_blank ;
   enum backlight_type type ;
   unsigned int state ;
};
struct backlight_device {
   struct backlight_properties props ;
   struct mutex update_lock ;
   struct mutex ops_lock ;
   struct backlight_ops const *ops ;
   struct notifier_block fb_notif ;
   struct device dev ;
};
struct fb_chroma {
   __u32 redx ;
   __u32 greenx ;
   __u32 bluex ;
   __u32 whitex ;
   __u32 redy ;
   __u32 greeny ;
   __u32 bluey ;
   __u32 whitey ;
};
struct fb_videomode;
struct fb_videomode;
struct fb_monspecs {
   struct fb_chroma chroma ;
   struct fb_videomode *modedb ;
   __u8 manufacturer[4U] ;
   __u8 monitor[14U] ;
   __u8 serial_no[14U] ;
   __u8 ascii[14U] ;
   __u32 modedb_len ;
   __u32 model ;
   __u32 serial ;
   __u32 year ;
   __u32 week ;
   __u32 hfmin ;
   __u32 hfmax ;
   __u32 dclkmin ;
   __u32 dclkmax ;
   __u16 input ;
   __u16 dpms ;
   __u16 signal ;
   __u16 vfmin ;
   __u16 vfmax ;
   __u16 gamma ;
   unsigned char gtf : 1 ;
   __u16 misc ;
   __u8 version ;
   __u8 revision ;
   __u8 max_x ;
   __u8 max_y ;
};
struct fb_blit_caps {
   u32 x ;
   u32 y ;
   u32 len ;
   u32 flags ;
};
struct fb_pixmap {
   u8 *addr ;
   u32 size ;
   u32 offset ;
   u32 buf_align ;
   u32 scan_align ;
   u32 access_align ;
   u32 flags ;
   u32 blit_x ;
   u32 blit_y ;
   void (*writeio)(struct fb_info * , void * , void * , unsigned int ) ;
   void (*readio)(struct fb_info * , void * , void * , unsigned int ) ;
};
struct fb_deferred_io {
   unsigned long delay ;
   struct mutex lock ;
   struct list_head pagelist ;
   void (*deferred_io)(struct fb_info * , struct list_head * ) ;
};
struct fb_ops {
   struct module *owner ;
   int (*fb_open)(struct fb_info * , int ) ;
   int (*fb_release)(struct fb_info * , int ) ;
   ssize_t (*fb_read)(struct fb_info * , char * , size_t , loff_t * ) ;
   ssize_t (*fb_write)(struct fb_info * , char const * , size_t , loff_t * ) ;
   int (*fb_check_var)(struct fb_var_screeninfo * , struct fb_info * ) ;
   int (*fb_set_par)(struct fb_info * ) ;
   int (*fb_setcolreg)(unsigned int , unsigned int , unsigned int , unsigned int ,
                       unsigned int , struct fb_info * ) ;
   int (*fb_setcmap)(struct fb_cmap * , struct fb_info * ) ;
   int (*fb_blank)(int , struct fb_info * ) ;
   int (*fb_pan_display)(struct fb_var_screeninfo * , struct fb_info * ) ;
   void (*fb_fillrect)(struct fb_info * , struct fb_fillrect const * ) ;
   void (*fb_copyarea)(struct fb_info * , struct fb_copyarea const * ) ;
   void (*fb_imageblit)(struct fb_info * , struct fb_image const * ) ;
   int (*fb_cursor)(struct fb_info * , struct fb_cursor * ) ;
   void (*fb_rotate)(struct fb_info * , int ) ;
   int (*fb_sync)(struct fb_info * ) ;
   int (*fb_ioctl)(struct fb_info * , unsigned int , unsigned long ) ;
   int (*fb_compat_ioctl)(struct fb_info * , unsigned int , unsigned long ) ;
   int (*fb_mmap)(struct fb_info * , struct vm_area_struct * ) ;
   void (*fb_get_caps)(struct fb_info * , struct fb_blit_caps * , struct fb_var_screeninfo * ) ;
   void (*fb_destroy)(struct fb_info * ) ;
   int (*fb_debug_enter)(struct fb_info * ) ;
   int (*fb_debug_leave)(struct fb_info * ) ;
};
struct fb_tilemap {
   __u32 width ;
   __u32 height ;
   __u32 depth ;
   __u32 length ;
   __u8 const *data ;
};
struct fb_tilerect {
   __u32 sx ;
   __u32 sy ;
   __u32 width ;
   __u32 height ;
   __u32 index ;
   __u32 fg ;
   __u32 bg ;
   __u32 rop ;
};
struct fb_tilearea {
   __u32 sx ;
   __u32 sy ;
   __u32 dx ;
   __u32 dy ;
   __u32 width ;
   __u32 height ;
};
struct fb_tileblit {
   __u32 sx ;
   __u32 sy ;
   __u32 width ;
   __u32 height ;
   __u32 fg ;
   __u32 bg ;
   __u32 length ;
   __u32 *indices ;
};
struct fb_tilecursor {
   __u32 sx ;
   __u32 sy ;
   __u32 mode ;
   __u32 shape ;
   __u32 fg ;
   __u32 bg ;
};
struct fb_tile_ops {
   void (*fb_settile)(struct fb_info * , struct fb_tilemap * ) ;
   void (*fb_tilecopy)(struct fb_info * , struct fb_tilearea * ) ;
   void (*fb_tilefill)(struct fb_info * , struct fb_tilerect * ) ;
   void (*fb_tileblit)(struct fb_info * , struct fb_tileblit * ) ;
   void (*fb_tilecursor)(struct fb_info * , struct fb_tilecursor * ) ;
   int (*fb_get_tilemax)(struct fb_info * ) ;
};
struct aperture {
   resource_size_t base ;
   resource_size_t size ;
};
struct apertures_struct {
   unsigned int count ;
   struct aperture ranges[0U] ;
};
struct fb_info {
   atomic_t count ;
   int node ;
   int flags ;
   struct mutex lock ;
   struct mutex mm_lock ;
   struct fb_var_screeninfo var ;
   struct fb_fix_screeninfo fix ;
   struct fb_monspecs monspecs ;
   struct work_struct queue ;
   struct fb_pixmap pixmap ;
   struct fb_pixmap sprite ;
   struct fb_cmap cmap ;
   struct list_head modelist ;
   struct fb_videomode *mode ;
   struct backlight_device *bl_dev ;
   struct mutex bl_curve_mutex ;
   u8 bl_curve[128U] ;
   struct delayed_work deferred_work ;
   struct fb_deferred_io *fbdefio ;
   struct fb_ops *fbops ;
   struct device *device ;
   struct device *dev ;
   int class_flag ;
   struct fb_tile_ops *tileops ;
   char *screen_base ;
   unsigned long screen_size ;
   void *pseudo_palette ;
   u32 state ;
   void *fbcon_par ;
   void *par ;
   struct apertures_struct *apertures ;
};
struct fb_videomode {
   char const *name ;
   u32 refresh ;
   u32 xres ;
   u32 yres ;
   u32 pixclock ;
   u32 left_margin ;
   u32 right_margin ;
   u32 upper_margin ;
   u32 lower_margin ;
   u32 hsync_len ;
   u32 vsync_len ;
   u32 sync ;
   u32 vmode ;
   u32 flag ;
};
struct drm_mode_set;
struct drm_mode_set;
struct drm_framebuffer;
struct drm_framebuffer;
struct drm_mode_object {
   uint32_t id ;
   uint32_t type ;
};
enum drm_mode_status {
    MODE_OK = 0,
    MODE_HSYNC = 1,
    MODE_VSYNC = 2,
    MODE_H_ILLEGAL = 3,
    MODE_V_ILLEGAL = 4,
    MODE_BAD_WIDTH = 5,
    MODE_NOMODE = 6,
    MODE_NO_INTERLACE = 7,
    MODE_NO_DBLESCAN = 8,
    MODE_NO_VSCAN = 9,
    MODE_MEM = 10,
    MODE_VIRTUAL_X = 11,
    MODE_VIRTUAL_Y = 12,
    MODE_MEM_VIRT = 13,
    MODE_NOCLOCK = 14,
    MODE_CLOCK_HIGH = 15,
    MODE_CLOCK_LOW = 16,
    MODE_CLOCK_RANGE = 17,
    MODE_BAD_HVALUE = 18,
    MODE_BAD_VVALUE = 19,
    MODE_BAD_VSCAN = 20,
    MODE_HSYNC_NARROW = 21,
    MODE_HSYNC_WIDE = 22,
    MODE_HBLANK_NARROW = 23,
    MODE_HBLANK_WIDE = 24,
    MODE_VSYNC_NARROW = 25,
    MODE_VSYNC_WIDE = 26,
    MODE_VBLANK_NARROW = 27,
    MODE_VBLANK_WIDE = 28,
    MODE_PANEL = 29,
    MODE_INTERLACE_WIDTH = 30,
    MODE_ONE_WIDTH = 31,
    MODE_ONE_HEIGHT = 32,
    MODE_ONE_SIZE = 33,
    MODE_NO_REDUCED = 34,
    MODE_UNVERIFIED = -3,
    MODE_BAD = -2,
    MODE_ERROR = -1
} ;
struct drm_display_mode {
   struct list_head head ;
   struct drm_mode_object base ;
   char name[32U] ;
   int connector_count ;
   enum drm_mode_status status ;
   int type ;
   int clock ;
   int hdisplay ;
   int hsync_start ;
   int hsync_end ;
   int htotal ;
   int hskew ;
   int vdisplay ;
   int vsync_start ;
   int vsync_end ;
   int vtotal ;
   int vscan ;
   unsigned int flags ;
   int width_mm ;
   int height_mm ;
   int clock_index ;
   int synth_clock ;
   int crtc_hdisplay ;
   int crtc_hblank_start ;
   int crtc_hblank_end ;
   int crtc_hsync_start ;
   int crtc_hsync_end ;
   int crtc_htotal ;
   int crtc_hskew ;
   int crtc_vdisplay ;
   int crtc_vblank_start ;
   int crtc_vblank_end ;
   int crtc_vsync_start ;
   int crtc_vsync_end ;
   int crtc_vtotal ;
   int crtc_hadjusted ;
   int crtc_vadjusted ;
   int private_size ;
   int *private ;
   int private_flags ;
   int vrefresh ;
   int hsync ;
};
enum drm_connector_status {
    connector_status_connected = 1,
    connector_status_disconnected = 2,
    connector_status_unknown = 3
} ;
enum subpixel_order {
    SubPixelUnknown = 0,
    SubPixelHorizontalRGB = 1,
    SubPixelHorizontalBGR = 2,
    SubPixelVerticalRGB = 3,
    SubPixelVerticalBGR = 4,
    SubPixelNone = 5
} ;
struct drm_display_info {
   char name[32U] ;
   unsigned int width_mm ;
   unsigned int height_mm ;
   unsigned int min_vfreq ;
   unsigned int max_vfreq ;
   unsigned int min_hfreq ;
   unsigned int max_hfreq ;
   unsigned int pixel_clock ;
   unsigned int bpc ;
   enum subpixel_order subpixel_order ;
   u32 color_formats ;
   char *raw_edid ;
};
struct drm_framebuffer_funcs {
   void (*destroy)(struct drm_framebuffer * ) ;
   int (*create_handle)(struct drm_framebuffer * , struct drm_file * , unsigned int * ) ;
   int (*dirty)(struct drm_framebuffer * , struct drm_file * , unsigned int , unsigned int ,
                struct drm_clip_rect * , unsigned int ) ;
};
struct drm_framebuffer {
   struct drm_device *dev ;
   struct list_head head ;
   struct drm_mode_object base ;
   struct drm_framebuffer_funcs const *funcs ;
   unsigned int pitch ;
   unsigned int width ;
   unsigned int height ;
   unsigned int depth ;
   int bits_per_pixel ;
   int flags ;
   struct list_head filp_head ;
   void *helper_private ;
};
struct drm_property_blob {
   struct drm_mode_object base ;
   struct list_head head ;
   unsigned int length ;
   void *data ;
};
struct drm_property {
   struct list_head head ;
   struct drm_mode_object base ;
   uint32_t flags ;
   char name[32U] ;
   uint32_t num_values ;
   uint64_t *values ;
   struct list_head enum_blob_list ;
};
struct drm_crtc;
struct drm_crtc;
struct drm_connector;
struct drm_connector;
struct drm_encoder;
struct drm_encoder;
struct drm_pending_vblank_event;
struct drm_pending_vblank_event;
struct drm_crtc_funcs {
   void (*save)(struct drm_crtc * ) ;
   void (*restore)(struct drm_crtc * ) ;
   void (*reset)(struct drm_crtc * ) ;
   int (*cursor_set)(struct drm_crtc * , struct drm_file * , uint32_t , uint32_t ,
                     uint32_t ) ;
   int (*cursor_move)(struct drm_crtc * , int , int ) ;
   void (*gamma_set)(struct drm_crtc * , u16 * , u16 * , u16 * , uint32_t , uint32_t ) ;
   void (*destroy)(struct drm_crtc * ) ;
   int (*set_config)(struct drm_mode_set * ) ;
   int (*page_flip)(struct drm_crtc * , struct drm_framebuffer * , struct drm_pending_vblank_event * ) ;
};
struct drm_crtc {
   struct drm_device *dev ;
   struct list_head head ;
   struct drm_mode_object base ;
   struct drm_framebuffer *fb ;
   bool enabled ;
   struct drm_display_mode mode ;
   struct drm_display_mode hwmode ;
   int x ;
   int y ;
   struct drm_crtc_funcs const *funcs ;
   uint32_t gamma_size ;
   uint16_t *gamma_store ;
   s64 framedur_ns ;
   s64 linedur_ns ;
   s64 pixeldur_ns ;
   void *helper_private ;
};
struct drm_connector_funcs {
   void (*dpms)(struct drm_connector * , int ) ;
   void (*save)(struct drm_connector * ) ;
   void (*restore)(struct drm_connector * ) ;
   void (*reset)(struct drm_connector * ) ;
   enum drm_connector_status (*detect)(struct drm_connector * , bool ) ;
   int (*fill_modes)(struct drm_connector * , uint32_t , uint32_t ) ;
   int (*set_property)(struct drm_connector * , struct drm_property * , uint64_t ) ;
   void (*destroy)(struct drm_connector * ) ;
   void (*force)(struct drm_connector * ) ;
};
struct drm_encoder_funcs {
   void (*reset)(struct drm_encoder * ) ;
   void (*destroy)(struct drm_encoder * ) ;
};
struct drm_encoder {
   struct drm_device *dev ;
   struct list_head head ;
   struct drm_mode_object base ;
   int encoder_type ;
   uint32_t possible_crtcs ;
   uint32_t possible_clones ;
   struct drm_crtc *crtc ;
   struct drm_encoder_funcs const *funcs ;
   void *helper_private ;
};
enum drm_connector_force {
    DRM_FORCE_UNSPECIFIED = 0,
    DRM_FORCE_OFF = 1,
    DRM_FORCE_ON = 2,
    DRM_FORCE_ON_DIGITAL = 3
} ;
struct drm_connector {
   struct drm_device *dev ;
   struct device kdev ;
   struct device_attribute *attr ;
   struct list_head head ;
   struct drm_mode_object base ;
   int connector_type ;
   int connector_type_id ;
   bool interlace_allowed ;
   bool doublescan_allowed ;
   struct list_head modes ;
   int initial_x ;
   int initial_y ;
   enum drm_connector_status status ;
   struct list_head probed_modes ;
   struct drm_display_info display_info ;
   struct drm_connector_funcs const *funcs ;
   struct list_head user_modes ;
   struct drm_property_blob *edid_blob_ptr ;
   u32 property_ids[16U] ;
   uint64_t property_values[16U] ;
   uint8_t polled ;
   int dpms ;
   void *helper_private ;
   enum drm_connector_force force ;
   uint32_t encoder_ids[2U] ;
   uint32_t force_encoder_id ;
   struct drm_encoder *encoder ;
   int null_edid_counter ;
};
struct drm_mode_set {
   struct list_head head ;
   struct drm_framebuffer *fb ;
   struct drm_crtc *crtc ;
   struct drm_display_mode *mode ;
   uint32_t x ;
   uint32_t y ;
   struct drm_connector **connectors ;
   size_t num_connectors ;
};
struct drm_mode_config_funcs {
   struct drm_framebuffer *(*fb_create)(struct drm_device * , struct drm_file * ,
                                        struct drm_mode_fb_cmd * ) ;
   void (*output_poll_changed)(struct drm_device * ) ;
};
struct drm_mode_group {
   uint32_t num_crtcs ;
   uint32_t num_encoders ;
   uint32_t num_connectors ;
   uint32_t *id_list ;
};
struct drm_mode_config {
   struct mutex mutex ;
   struct mutex idr_mutex ;
   struct idr crtc_idr ;
   int num_fb ;
   struct list_head fb_list ;
   int num_connector ;
   struct list_head connector_list ;
   int num_encoder ;
   struct list_head encoder_list ;
   int num_crtc ;
   struct list_head crtc_list ;
   struct list_head property_list ;
   int min_width ;
   int min_height ;
   int max_width ;
   int max_height ;
   struct drm_mode_config_funcs *funcs ;
   resource_size_t fb_base ;
   bool poll_enabled ;
   struct delayed_work output_poll_work ;
   struct list_head property_blob_list ;
   struct drm_property *edid_property ;
   struct drm_property *dpms_property ;
   struct drm_property *dvi_i_subconnector_property ;
   struct drm_property *dvi_i_select_subconnector_property ;
   struct drm_property *tv_subconnector_property ;
   struct drm_property *tv_select_subconnector_property ;
   struct drm_property *tv_mode_property ;
   struct drm_property *tv_left_margin_property ;
   struct drm_property *tv_right_margin_property ;
   struct drm_property *tv_top_margin_property ;
   struct drm_property *tv_bottom_margin_property ;
   struct drm_property *tv_brightness_property ;
   struct drm_property *tv_contrast_property ;
   struct drm_property *tv_flicker_reduction_property ;
   struct drm_property *tv_overscan_property ;
   struct drm_property *tv_saturation_property ;
   struct drm_property *tv_hue_property ;
   struct drm_property *scaling_mode_property ;
   struct drm_property *dithering_mode_property ;
   struct drm_property *dirty_info_property ;
};
struct drm_master {
   struct kref refcount ;
   struct list_head head ;
   struct drm_minor *minor ;
   char *unique ;
   int unique_len ;
   int unique_size ;
   int blocked ;
   struct drm_open_hash magiclist ;
   struct list_head magicfree ;
   struct drm_lock_data lock ;
   void *driver_priv ;
};
struct drm_bus {
   int bus_type ;
   int (*get_irq)(struct drm_device * ) ;
   char const *(*get_name)(struct drm_device * ) ;
   int (*set_busid)(struct drm_device * , struct drm_master * ) ;
   int (*set_unique)(struct drm_device * , struct drm_master * , struct drm_unique * ) ;
   int (*irq_by_busid)(struct drm_device * , struct drm_irq_busid * ) ;
   int (*agp_init)(struct drm_device * ) ;
};
struct usb_driver;
struct usb_driver;
union __anonunion_kdriver_183 {
   struct pci_driver *pci ;
   struct platform_device *platform_device ;
   struct usb_driver *usb ;
};
struct drm_driver {
   int (*load)(struct drm_device * , unsigned long ) ;
   int (*firstopen)(struct drm_device * ) ;
   int (*open)(struct drm_device * , struct drm_file * ) ;
   void (*preclose)(struct drm_device * , struct drm_file * ) ;
   void (*postclose)(struct drm_device * , struct drm_file * ) ;
   void (*lastclose)(struct drm_device * ) ;
   int (*unload)(struct drm_device * ) ;
   int (*suspend)(struct drm_device * , pm_message_t ) ;
   int (*resume)(struct drm_device * ) ;
   int (*dma_ioctl)(struct drm_device * , void * , struct drm_file * ) ;
   int (*dma_quiescent)(struct drm_device * ) ;
   int (*context_dtor)(struct drm_device * , int ) ;
   u32 (*get_vblank_counter)(struct drm_device * , int ) ;
   int (*enable_vblank)(struct drm_device * , int ) ;
   void (*disable_vblank)(struct drm_device * , int ) ;
   int (*device_is_agp)(struct drm_device * ) ;
   int (*get_scanout_position)(struct drm_device * , int , int * , int * ) ;
   int (*get_vblank_timestamp)(struct drm_device * , int , int * , struct timeval * ,
                               unsigned int ) ;
   irqreturn_t (*irq_handler)(int , void * ) ;
   void (*irq_preinstall)(struct drm_device * ) ;
   int (*irq_postinstall)(struct drm_device * ) ;
   void (*irq_uninstall)(struct drm_device * ) ;
   void (*reclaim_buffers)(struct drm_device * , struct drm_file * ) ;
   void (*reclaim_buffers_locked)(struct drm_device * , struct drm_file * ) ;
   void (*reclaim_buffers_idlelocked)(struct drm_device * , struct drm_file * ) ;
   void (*set_version)(struct drm_device * , struct drm_set_version * ) ;
   int (*master_create)(struct drm_device * , struct drm_master * ) ;
   void (*master_destroy)(struct drm_device * , struct drm_master * ) ;
   int (*master_set)(struct drm_device * , struct drm_file * , bool ) ;
   void (*master_drop)(struct drm_device * , struct drm_file * , bool ) ;
   int (*debugfs_init)(struct drm_minor * ) ;
   void (*debugfs_cleanup)(struct drm_minor * ) ;
   int (*gem_init_object)(struct drm_gem_object * ) ;
   void (*gem_free_object)(struct drm_gem_object * ) ;
   void (*vgaarb_irq)(struct drm_device * , bool ) ;
   int (*dumb_create)(struct drm_file * , struct drm_device * , struct drm_mode_create_dumb * ) ;
   int (*dumb_map_offset)(struct drm_file * , struct drm_device * , uint32_t , uint64_t * ) ;
   int (*dumb_destroy)(struct drm_file * , struct drm_device * , uint32_t ) ;
   struct vm_operations_struct *gem_vm_ops ;
   int major ;
   int minor ;
   int patchlevel ;
   char *name ;
   char *desc ;
   char *date ;
   u32 driver_features ;
   int dev_priv_size ;
   struct drm_ioctl_desc *ioctls ;
   int num_ioctls ;
   struct file_operations fops ;
   union __anonunion_kdriver_183 kdriver ;
   struct drm_bus *bus ;
   struct list_head device_list ;
};
struct drm_info_list {
   char const *name ;
   int (*show)(struct seq_file * , void * ) ;
   u32 driver_features ;
   void *data ;
};
struct drm_info_node {
   struct list_head list ;
   struct drm_minor *minor ;
   struct drm_info_list *info_ent ;
   struct dentry *dent ;
};
struct drm_minor {
   int index ;
   int type ;
   dev_t device ;
   struct device kdev ;
   struct drm_device *dev ;
   struct proc_dir_entry *proc_root ;
   struct drm_info_node proc_nodes ;
   struct dentry *debugfs_root ;
   struct drm_info_node debugfs_nodes ;
   struct drm_master *master ;
   struct list_head master_list ;
   struct drm_mode_group mode_group ;
};
struct drm_cmdline_mode {
   bool specified ;
   bool refresh_specified ;
   bool bpp_specified ;
   int xres ;
   int yres ;
   int bpp ;
   int refresh ;
   bool rb ;
   bool interlace ;
   bool cvt ;
   bool margins ;
   enum drm_connector_force force ;
};
struct drm_pending_vblank_event {
   struct drm_pending_event base ;
   int pipe ;
   struct drm_event_vblank event ;
};
struct usb_device;
struct usb_device;
struct drm_device {
   struct list_head driver_item ;
   char *devname ;
   int if_version ;
   spinlock_t count_lock ;
   struct mutex struct_mutex ;
   int open_count ;
   atomic_t ioctl_count ;
   atomic_t vma_count ;
   int buf_use ;
   atomic_t buf_alloc ;
   unsigned long counters ;
   enum drm_stat_type types[15U] ;
   atomic_t counts[15U] ;
   struct list_head filelist ;
   struct list_head maplist ;
   int map_count ;
   struct drm_open_hash map_hash ;
   struct list_head ctxlist ;
   int ctx_count ;
   struct mutex ctxlist_mutex ;
   struct idr ctx_idr ;
   struct list_head vmalist ;
   int queue_count ;
   int queue_reserved ;
   int queue_slots ;
   struct drm_queue **queuelist ;
   struct drm_device_dma *dma ;
   int irq_enabled ;
   long volatile context_flag ;
   long volatile interrupt_flag ;
   long volatile dma_flag ;
   wait_queue_head_t context_wait ;
   int last_checked ;
   int last_context ;
   unsigned long last_switch ;
   struct work_struct work ;
   int vblank_disable_allowed ;
   wait_queue_head_t *vbl_queue ;
   atomic_t *_vblank_count ;
   struct timeval *_vblank_time ;
   spinlock_t vblank_time_lock ;
   spinlock_t vbl_lock ;
   atomic_t *vblank_refcount ;
   u32 *last_vblank ;
   int *vblank_enabled ;
   int *vblank_inmodeset ;
   u32 *last_vblank_wait ;
   struct timer_list vblank_disable_timer ;
   u32 max_vblank_count ;
   struct list_head vblank_event_list ;
   spinlock_t event_lock ;
   cycles_t ctx_start ;
   cycles_t lck_start ;
   struct fasync_struct *buf_async ;
   wait_queue_head_t buf_readers ;
   wait_queue_head_t buf_writers ;
   struct drm_agp_head *agp ;
   struct device *dev ;
   struct pci_dev *pdev ;
   int pci_vendor ;
   int pci_device ;
   struct platform_device *platformdev ;
   struct usb_device *usbdev ;
   struct drm_sg_mem *sg ;
   unsigned int num_crtcs ;
   void *dev_private ;
   void *mm_private ;
   struct address_space *dev_mapping ;
   struct drm_sigdata sigdata ;
   sigset_t sigmask ;
   struct drm_driver *driver ;
   struct drm_local_map *agp_buffer_map ;
   unsigned int agp_buffer_token ;
   struct drm_minor *control ;
   struct drm_minor *primary ;
   struct drm_mode_config mode_config ;
   spinlock_t object_name_lock ;
   struct idr object_name_idr ;
   int switch_power_state ;
};
struct drm_i915_gem_exec_object2 {
   __u32 handle ;
   __u32 relocation_count ;
   __u64 relocs_ptr ;
   __u64 alignment ;
   __u64 offset ;
   __u64 flags ;
   __u64 rsvd1 ;
   __u64 rsvd2 ;
};
struct child_device_config {
   u16 handle ;
   u16 device_type ;
   u8 i2c_speed ;
   u8 rsvd[9U] ;
   u16 addin_offset ;
   u8 dvo_port ;
   u8 i2c_pin ;
   u8 slave_addr ;
   u8 ddc_pin ;
   u16 edid_ptr ;
   u8 dvo_cfg ;
   u8 dvo2_port ;
   u8 i2c2_pin ;
   u8 slave2_addr ;
   u8 ddc2_pin ;
   u8 capabilities ;
   u8 dvo_wiring ;
   u8 dvo2_wiring ;
   u16 extended_type ;
   u8 dvo_function ;
};
struct edp_power_seq {
   u16 t3 ;
   u16 t7 ;
   u16 t9 ;
   u16 t10 ;
   u16 t12 ;
};
struct drm_i915_gem_object;
struct drm_i915_gem_object;
struct intel_hw_status_page {
   u32 *page_addr ;
   unsigned int gfx_addr ;
   struct drm_i915_gem_object *obj ;
};
enum intel_ring_id {
    RING_RENDER = 1,
    RING_BSD = 2,
    RING_BLT = 4
} ;
struct intel_ring_buffer {
   char const *name ;
   enum intel_ring_id id ;
   u32 mmio_base ;
   void *virtual_start ;
   struct drm_device *dev ;
   struct drm_i915_gem_object *obj ;
   u32 head ;
   u32 tail ;
   int space ;
   int size ;
   int effective_size ;
   struct intel_hw_status_page status_page ;
   spinlock_t irq_lock ;
   u32 irq_refcount ;
   u32 irq_mask ;
   u32 irq_seqno ;
   u32 trace_irq_seqno ;
   u32 waiting_seqno ;
   u32 sync_seqno[2U] ;
   bool (*irq_get)(struct intel_ring_buffer * ) ;
   void (*irq_put)(struct intel_ring_buffer * ) ;
   int (*init)(struct intel_ring_buffer * ) ;
   void (*write_tail)(struct intel_ring_buffer * , u32 ) ;
   int (*flush)(struct intel_ring_buffer * , u32 , u32 ) ;
   int (*add_request)(struct intel_ring_buffer * , u32 * ) ;
   u32 (*get_seqno)(struct intel_ring_buffer * ) ;
   int (*dispatch_execbuffer)(struct intel_ring_buffer * , u32 , u32 ) ;
   void (*cleanup)(struct intel_ring_buffer * ) ;
   struct list_head active_list ;
   struct list_head request_list ;
   struct list_head gpu_write_list ;
   u32 outstanding_lazy_request ;
   wait_queue_head_t irq_queue ;
   drm_local_map_t map ;
   void *private ;
};
struct io_mapping;
struct io_mapping;
struct intel_gtt {
   unsigned int stolen_size ;
   unsigned int gtt_total_entries ;
   unsigned int gtt_mappable_entries ;
   unsigned char needs_dmar : 1 ;
};
struct drm_i915_gem_phys_object {
   int id ;
   struct page **page_list ;
   drm_dma_handle_t *handle ;
   struct drm_i915_gem_object *cur_obj ;
};
struct mem_block {
   struct mem_block *next ;
   struct mem_block *prev ;
   int start ;
   int size ;
   struct drm_file *file_priv ;
};
struct opregion_header;
struct opregion_header;
struct opregion_acpi;
struct opregion_acpi;
struct opregion_swsci;
struct opregion_swsci;
struct opregion_asle;
struct opregion_asle;
struct intel_opregion {
   struct opregion_header *header ;
   struct opregion_acpi *acpi ;
   struct opregion_swsci *swsci ;
   struct opregion_asle *asle ;
   void *vbt ;
   u32 *lid_state ;
};
struct intel_overlay;
struct intel_overlay;
struct intel_overlay_error_state;
struct intel_overlay_error_state;
struct drm_i915_fence_reg {
   struct list_head lru_list ;
   struct drm_i915_gem_object *obj ;
   uint32_t setup_seqno ;
};
struct sdvo_device_mapping {
   u8 initialized ;
   u8 dvo_port ;
   u8 slave_addr ;
   u8 dvo_wiring ;
   u8 i2c_pin ;
   u8 i2c_speed ;
   u8 ddc_pin ;
};
struct intel_display_error_state;
struct intel_display_error_state;
struct drm_i915_error_object {
   int page_count ;
   u32 gtt_offset ;
   u32 *pages[0U] ;
};
struct drm_i915_error_buffer {
   u32 size ;
   u32 name ;
   u32 seqno ;
   u32 gtt_offset ;
   u32 read_domains ;
   u32 write_domain ;
   signed char fence_reg : 5 ;
   signed char pinned : 2 ;
   unsigned char tiling : 2 ;
   unsigned char dirty : 1 ;
   unsigned char purgeable : 1 ;
   unsigned char ring : 4 ;
   unsigned char cache_level : 2 ;
};
struct drm_i915_error_state {
   u32 eir ;
   u32 pgtbl_er ;
   u32 pipestat[3U] ;
   u32 ipeir ;
   u32 ipehr ;
   u32 instdone ;
   u32 acthd ;
   u32 error ;
   u32 bcs_acthd ;
   u32 bcs_ipehr ;
   u32 bcs_ipeir ;
   u32 bcs_instdone ;
   u32 bcs_seqno ;
   u32 vcs_acthd ;
   u32 vcs_ipehr ;
   u32 vcs_ipeir ;
   u32 vcs_instdone ;
   u32 vcs_seqno ;
   u32 instpm ;
   u32 instps ;
   u32 instdone1 ;
   u32 seqno ;
   u64 bbaddr ;
   u64 fence[16U] ;
   struct timeval time ;
   struct drm_i915_error_object *ringbuffer[3U] ;
   struct drm_i915_error_object *batchbuffer[3U] ;
   struct drm_i915_error_buffer *active_bo ;
   struct drm_i915_error_buffer *pinned_bo ;
   u32 active_bo_count ;
   u32 pinned_bo_count ;
   struct intel_overlay_error_state *overlay ;
   struct intel_display_error_state *display ;
};
struct drm_i915_display_funcs {
   void (*dpms)(struct drm_crtc * , int ) ;
   bool (*fbc_enabled)(struct drm_device * ) ;
   void (*enable_fbc)(struct drm_crtc * , unsigned long ) ;
   void (*disable_fbc)(struct drm_device * ) ;
   int (*get_display_clock_speed)(struct drm_device * ) ;
   int (*get_fifo_size)(struct drm_device * , int ) ;
   void (*update_wm)(struct drm_device * ) ;
   int (*crtc_mode_set)(struct drm_crtc * , struct drm_display_mode * , struct drm_display_mode * ,
                        int , int , struct drm_framebuffer * ) ;
   void (*fdi_link_train)(struct drm_crtc * ) ;
   void (*init_clock_gating)(struct drm_device * ) ;
   void (*init_pch_clock_gating)(struct drm_device * ) ;
   int (*queue_flip)(struct drm_device * , struct drm_crtc * , struct drm_framebuffer * ,
                     struct drm_i915_gem_object * ) ;
};
struct intel_device_info {
   u8 gen ;
   unsigned char is_mobile : 1 ;
   unsigned char is_i85x : 1 ;
   unsigned char is_i915g : 1 ;
   unsigned char is_i945gm : 1 ;
   unsigned char is_g33 : 1 ;
   unsigned char need_gfx_hws : 1 ;
   unsigned char is_g4x : 1 ;
   unsigned char is_pineview : 1 ;
   unsigned char is_broadwater : 1 ;
   unsigned char is_crestline : 1 ;
   unsigned char is_ivybridge : 1 ;
   unsigned char has_fbc : 1 ;
   unsigned char has_pipe_cxsr : 1 ;
   unsigned char has_hotplug : 1 ;
   unsigned char cursor_needs_physical : 1 ;
   unsigned char has_overlay : 1 ;
   unsigned char overlay_needs_physical : 1 ;
   unsigned char supports_tv : 1 ;
   unsigned char has_bsd_ring : 1 ;
   unsigned char has_blt_ring : 1 ;
};
enum no_fbc_reason {
    FBC_NO_OUTPUT = 0,
    FBC_STOLEN_TOO_SMALL = 1,
    FBC_UNSUPPORTED_MODE = 2,
    FBC_MODE_TOO_LARGE = 3,
    FBC_BAD_PLANE = 4,
    FBC_NOT_TILED = 5,
    FBC_MULTIPLE_PIPES = 6,
    FBC_MODULE_PARAM = 7
} ;
enum intel_pch {
    PCH_IBX = 0,
    PCH_CPT = 1
} ;
struct intel_fbdev;
struct intel_fbdev;
struct intel_gmbus {
   struct i2c_adapter adapter ;
   struct i2c_adapter *force_bit ;
   u32 reg0 ;
};
struct __anonstruct_edp_184 {
   int rate ;
   int lanes ;
   int preemphasis ;
   int vswing ;
   bool initialized ;
   bool support ;
   int bpp ;
   struct edp_power_seq pps ;
};
struct __anonstruct_mm_185 {
   struct intel_gtt const *gtt ;
   struct drm_mm stolen ;
   struct drm_mm gtt_space ;
   struct list_head gtt_list ;
   unsigned long gtt_start ;
   unsigned long gtt_mappable_end ;
   unsigned long gtt_end ;
   struct io_mapping *gtt_mapping ;
   int gtt_mtrr ;
   struct shrinker inactive_shrinker ;
   struct list_head active_list ;
   struct list_head flushing_list ;
   struct list_head inactive_list ;
   struct list_head pinned_list ;
   struct list_head fence_list ;
   struct list_head deferred_free_list ;
   struct delayed_work retire_work ;
   bool interruptible ;
   int suspended ;
   atomic_t wedged ;
   uint32_t bit_6_swizzle_x ;
   uint32_t bit_6_swizzle_y ;
   struct drm_i915_gem_phys_object *phys_objs[3U] ;
   size_t gtt_total ;
   size_t mappable_gtt_total ;
   size_t object_memory ;
   u32 object_count ;
};
struct drm_i915_private {
   struct drm_device *dev ;
   struct intel_device_info const *info ;
   int has_gem ;
   int relative_constants_mode ;
   void *regs ;
   struct intel_gmbus *gmbus ;
   struct pci_dev *bridge_dev ;
   struct intel_ring_buffer ring[3U] ;
   uint32_t next_seqno ;
   drm_dma_handle_t *status_page_dmah ;
   uint32_t counter ;
   drm_local_map_t hws_map ;
   struct drm_i915_gem_object *pwrctx ;
   struct drm_i915_gem_object *renderctx ;
   struct resource mch_res ;
   unsigned int cpp ;
   int back_offset ;
   int front_offset ;
   int current_page ;
   int page_flipping ;
   atomic_t irq_received ;
   spinlock_t irq_lock ;
   u32 pipestat[2U] ;
   u32 irq_mask ;
   u32 gt_irq_mask ;
   u32 pch_irq_mask ;
   u32 hotplug_supported_mask ;
   struct work_struct hotplug_work ;
   int tex_lru_log_granularity ;
   int allow_batchbuffer ;
   struct mem_block *agp_heap ;
   unsigned int sr01 ;
   unsigned int adpa ;
   unsigned int ppcr ;
   unsigned int dvob ;
   unsigned int dvoc ;
   unsigned int lvds ;
   int vblank_pipe ;
   int num_pipe ;
   struct timer_list hangcheck_timer ;
   int hangcheck_count ;
   uint32_t last_acthd ;
   uint32_t last_instdone ;
   uint32_t last_instdone1 ;
   unsigned long cfb_size ;
   unsigned long cfb_pitch ;
   unsigned long cfb_offset ;
   int cfb_fence ;
   int cfb_plane ;
   int cfb_y ;
   struct intel_opregion opregion ;
   struct intel_overlay *overlay ;
   int backlight_level ;
   bool backlight_enabled ;
   struct drm_display_mode *panel_fixed_mode ;
   struct drm_display_mode *lfp_lvds_vbt_mode ;
   struct drm_display_mode *sdvo_lvds_vbt_mode ;
   unsigned char int_tv_support : 1 ;
   unsigned char lvds_dither : 1 ;
   unsigned char lvds_vbt : 1 ;
   unsigned char int_crt_support : 1 ;
   unsigned char lvds_use_ssc : 1 ;
   int lvds_ssc_freq ;
   struct __anonstruct_edp_184 edp ;
   bool no_aux_handshake ;
   struct notifier_block lid_notifier ;
   int crt_ddc_pin ;
   struct drm_i915_fence_reg fence_regs[16U] ;
   int fence_reg_start ;
   int num_fence_regs ;
   unsigned int fsb_freq ;
   unsigned int mem_freq ;
   unsigned int is_ddr3 ;
   spinlock_t error_lock ;
   struct drm_i915_error_state *first_error ;
   struct work_struct error_work ;
   struct completion error_completion ;
   struct workqueue_struct *wq ;
   struct drm_i915_display_funcs display ;
   enum intel_pch pch_type ;
   unsigned long quirks ;
   bool modeset_on_lid ;
   u8 saveLBB ;
   u32 saveDSPACNTR ;
   u32 saveDSPBCNTR ;
   u32 saveDSPARB ;
   u32 saveHWS ;
   u32 savePIPEACONF ;
   u32 savePIPEBCONF ;
   u32 savePIPEASRC ;
   u32 savePIPEBSRC ;
   u32 saveFPA0 ;
   u32 saveFPA1 ;
   u32 saveDPLL_A ;
   u32 saveDPLL_A_MD ;
   u32 saveHTOTAL_A ;
   u32 saveHBLANK_A ;
   u32 saveHSYNC_A ;
   u32 saveVTOTAL_A ;
   u32 saveVBLANK_A ;
   u32 saveVSYNC_A ;
   u32 saveBCLRPAT_A ;
   u32 saveTRANSACONF ;
   u32 saveTRANS_HTOTAL_A ;
   u32 saveTRANS_HBLANK_A ;
   u32 saveTRANS_HSYNC_A ;
   u32 saveTRANS_VTOTAL_A ;
   u32 saveTRANS_VBLANK_A ;
   u32 saveTRANS_VSYNC_A ;
   u32 savePIPEASTAT ;
   u32 saveDSPASTRIDE ;
   u32 saveDSPASIZE ;
   u32 saveDSPAPOS ;
   u32 saveDSPAADDR ;
   u32 saveDSPASURF ;
   u32 saveDSPATILEOFF ;
   u32 savePFIT_PGM_RATIOS ;
   u32 saveBLC_HIST_CTL ;
   u32 saveBLC_PWM_CTL ;
   u32 saveBLC_PWM_CTL2 ;
   u32 saveBLC_CPU_PWM_CTL ;
   u32 saveBLC_CPU_PWM_CTL2 ;
   u32 saveFPB0 ;
   u32 saveFPB1 ;
   u32 saveDPLL_B ;
   u32 saveDPLL_B_MD ;
   u32 saveHTOTAL_B ;
   u32 saveHBLANK_B ;
   u32 saveHSYNC_B ;
   u32 saveVTOTAL_B ;
   u32 saveVBLANK_B ;
   u32 saveVSYNC_B ;
   u32 saveBCLRPAT_B ;
   u32 saveTRANSBCONF ;
   u32 saveTRANS_HTOTAL_B ;
   u32 saveTRANS_HBLANK_B ;
   u32 saveTRANS_HSYNC_B ;
   u32 saveTRANS_VTOTAL_B ;
   u32 saveTRANS_VBLANK_B ;
   u32 saveTRANS_VSYNC_B ;
   u32 savePIPEBSTAT ;
   u32 saveDSPBSTRIDE ;
   u32 saveDSPBSIZE ;
   u32 saveDSPBPOS ;
   u32 saveDSPBADDR ;
   u32 saveDSPBSURF ;
   u32 saveDSPBTILEOFF ;
   u32 saveVGA0 ;
   u32 saveVGA1 ;
   u32 saveVGA_PD ;
   u32 saveVGACNTRL ;
   u32 saveADPA ;
   u32 saveLVDS ;
   u32 savePP_ON_DELAYS ;
   u32 savePP_OFF_DELAYS ;
   u32 saveDVOA ;
   u32 saveDVOB ;
   u32 saveDVOC ;
   u32 savePP_ON ;
   u32 savePP_OFF ;
   u32 savePP_CONTROL ;
   u32 savePP_DIVISOR ;
   u32 savePFIT_CONTROL ;
   u32 save_palette_a[256U] ;
   u32 save_palette_b[256U] ;
   u32 saveDPFC_CB_BASE ;
   u32 saveFBC_CFB_BASE ;
   u32 saveFBC_LL_BASE ;
   u32 saveFBC_CONTROL ;
   u32 saveFBC_CONTROL2 ;
   u32 saveIER ;
   u32 saveIIR ;
   u32 saveIMR ;
   u32 saveDEIER ;
   u32 saveDEIMR ;
   u32 saveGTIER ;
   u32 saveGTIMR ;
   u32 saveFDI_RXA_IMR ;
   u32 saveFDI_RXB_IMR ;
   u32 saveCACHE_MODE_0 ;
   u32 saveMI_ARB_STATE ;
   u32 saveSWF0[16U] ;
   u32 saveSWF1[16U] ;
   u32 saveSWF2[3U] ;
   u8 saveMSR ;
   u8 saveSR[8U] ;
   u8 saveGR[25U] ;
   u8 saveAR_INDEX ;
   u8 saveAR[21U] ;
   u8 saveDACMASK ;
   u8 saveCR[37U] ;
   uint64_t saveFENCE[16U] ;
   u32 saveCURACNTR ;
   u32 saveCURAPOS ;
   u32 saveCURABASE ;
   u32 saveCURBCNTR ;
   u32 saveCURBPOS ;
   u32 saveCURBBASE ;
   u32 saveCURSIZE ;
   u32 saveDP_B ;
   u32 saveDP_C ;
   u32 saveDP_D ;
   u32 savePIPEA_GMCH_DATA_M ;
   u32 savePIPEB_GMCH_DATA_M ;
   u32 savePIPEA_GMCH_DATA_N ;
   u32 savePIPEB_GMCH_DATA_N ;
   u32 savePIPEA_DP_LINK_M ;
   u32 savePIPEB_DP_LINK_M ;
   u32 savePIPEA_DP_LINK_N ;
   u32 savePIPEB_DP_LINK_N ;
   u32 saveFDI_RXA_CTL ;
   u32 saveFDI_TXA_CTL ;
   u32 saveFDI_RXB_CTL ;
   u32 saveFDI_TXB_CTL ;
   u32 savePFA_CTL_1 ;
   u32 savePFB_CTL_1 ;
   u32 savePFA_WIN_SZ ;
   u32 savePFB_WIN_SZ ;
   u32 savePFA_WIN_POS ;
   u32 savePFB_WIN_POS ;
   u32 savePCH_DREF_CONTROL ;
   u32 saveDISP_ARB_CTL ;
   u32 savePIPEA_DATA_M1 ;
   u32 savePIPEA_DATA_N1 ;
   u32 savePIPEA_LINK_M1 ;
   u32 savePIPEA_LINK_N1 ;
   u32 savePIPEB_DATA_M1 ;
   u32 savePIPEB_DATA_N1 ;
   u32 savePIPEB_LINK_M1 ;
   u32 savePIPEB_LINK_N1 ;
   u32 saveMCHBAR_RENDER_STANDBY ;
   struct __anonstruct_mm_185 mm ;
   struct sdvo_device_mapping sdvo_mappings[2U] ;
   unsigned int lvds_border_bits ;
   u32 pch_pf_pos ;
   u32 pch_pf_size ;
   int panel_t3 ;
   int panel_t12 ;
   struct drm_crtc *plane_to_crtc_mapping[2U] ;
   struct drm_crtc *pipe_to_crtc_mapping[2U] ;
   wait_queue_head_t pending_flip_queue ;
   bool flip_pending_is_done ;
   bool render_reclock_avail ;
   bool lvds_downclock_avail ;
   int lvds_downclock ;
   struct work_struct idle_work ;
   struct timer_list idle_timer ;
   bool busy ;
   u16 orig_clock ;
   int child_dev_num ;
   struct child_device_config *child_dev ;
   struct drm_connector *int_lvds_connector ;
   bool mchbar_need_disable ;
   struct work_struct rps_work ;
   spinlock_t rps_lock ;
   u32 pm_iir ;
   u8 cur_delay ;
   u8 min_delay ;
   u8 max_delay ;
   u8 fmax ;
   u8 fstart ;
   u64 last_count1 ;
   unsigned long last_time1 ;
   u64 last_count2 ;
   struct timespec last_time2 ;
   unsigned long gfx_power ;
   int c_m ;
   int r_t ;
   u8 corr ;
   spinlock_t *mchdev_lock ;
   enum no_fbc_reason no_fbc_reason ;
   struct drm_mm_node *compressed_fb ;
   struct drm_mm_node *compressed_llb ;
   unsigned long last_gpu_reset ;
   struct intel_fbdev *fbdev ;
   struct drm_property *broadcast_rgb_property ;
   struct drm_property *force_audio_property ;
   atomic_t forcewake_count ;
};
typedef struct drm_i915_private drm_i915_private_t;
struct drm_i915_gem_object {
   struct drm_gem_object base ;
   struct drm_mm_node *gtt_space ;
   struct list_head gtt_list ;
   struct list_head ring_list ;
   struct list_head mm_list ;
   struct list_head gpu_write_list ;
   struct list_head exec_list ;
   unsigned char active : 1 ;
   unsigned char dirty : 1 ;
   unsigned char pending_gpu_write : 1 ;
   signed char fence_reg : 5 ;
   unsigned char madv : 2 ;
   unsigned char tiling_mode : 2 ;
   unsigned char tiling_changed : 1 ;
   unsigned char pin_count : 4 ;
   unsigned char map_and_fenceable : 1 ;
   unsigned char fault_mappable : 1 ;
   unsigned char pin_mappable : 1 ;
   unsigned char pending_fenced_gpu_access : 1 ;
   unsigned char fenced_gpu_access : 1 ;
   unsigned char cache_level : 2 ;
   struct page **pages ;
   struct scatterlist *sg_list ;
   int num_sg ;
   struct hlist_node exec_node ;
   unsigned long exec_handle ;
   struct drm_i915_gem_exec_object2 *exec_entry ;
   uint32_t gtt_offset ;
   uint32_t last_rendering_seqno ;
   struct intel_ring_buffer *ring ;
   uint32_t last_fenced_seqno ;
   struct intel_ring_buffer *last_fenced_ring ;
   uint32_t stride ;
   unsigned long *bit_17 ;
   uint8_t *page_cpu_valid ;
   uint32_t user_pin_count ;
   struct drm_file *pin_filp ;
   struct drm_i915_gem_phys_object *phys_obj ;
   atomic_t pending_flip ;
};
struct drm_fb_helper;
struct drm_fb_helper;
struct drm_fb_helper_crtc {
   uint32_t crtc_id ;
   struct drm_mode_set mode_set ;
   struct drm_display_mode *desired_mode ;
};
struct drm_fb_helper_surface_size {
   u32 fb_width ;
   u32 fb_height ;
   u32 surface_width ;
   u32 surface_height ;
   u32 surface_bpp ;
   u32 surface_depth ;
};
struct drm_fb_helper_funcs {
   void (*gamma_set)(struct drm_crtc * , u16 , u16 , u16 , int ) ;
   void (*gamma_get)(struct drm_crtc * , u16 * , u16 * , u16 * , int ) ;
   int (*fb_probe)(struct drm_fb_helper * , struct drm_fb_helper_surface_size * ) ;
};
struct drm_fb_helper_connector {
   struct drm_connector *connector ;
   struct drm_cmdline_mode cmdline_mode ;
};
struct drm_fb_helper {
   struct drm_framebuffer *fb ;
   struct drm_framebuffer *saved_fb ;
   struct drm_device *dev ;
   struct drm_display_mode *mode ;
   int crtc_count ;
   struct drm_fb_helper_crtc *crtc_info ;
   int connector_count ;
   struct drm_fb_helper_connector **connector_info ;
   struct drm_fb_helper_funcs *funcs ;
   int conn_limit ;
   struct fb_info *fbdev ;
   u32 pseudo_palette[17U] ;
   struct list_head kernel_fb_list ;
   bool delayed_hotplug ;
};
struct intel_framebuffer {
   struct drm_framebuffer base ;
   struct drm_i915_gem_object *obj ;
};
struct intel_fbdev {
   struct drm_fb_helper helper ;
   struct intel_framebuffer ifb ;
   struct list_head fbdev_list ;
   struct drm_display_mode *our_mode ;
};
enum hrtimer_restart;
enum hrtimer_restart;
typedef unsigned int drm_handle_t;
struct drm_tex_region {
   unsigned char next ;
   unsigned char prev ;
   unsigned char in_use ;
   unsigned char padding ;
   unsigned int age ;
};
struct _drm_i915_sarea;
struct _drm_i915_sarea;
struct drm_i915_master_private {
   drm_local_map_t *sarea ;
   struct _drm_i915_sarea *sarea_priv ;
};
struct drm_i915_file_private;
struct drm_i915_file_private;
struct __anonstruct_mm_186 {
   struct spinlock lock ;
   struct list_head request_list ;
};
struct drm_i915_file_private {
   struct __anonstruct_mm_186 mm ;
};
enum ldv_26036 {
    I915_INIT_DMA = 1,
    I915_CLEANUP_DMA = 2,
    I915_RESUME_DMA = 3
} ;
struct _drm_i915_init {
   enum ldv_26036 func ;
   unsigned int mmio_offset ;
   int sarea_priv_offset ;
   unsigned int ring_start ;
   unsigned int ring_end ;
   unsigned int ring_size ;
   unsigned int front_offset ;
   unsigned int back_offset ;
   unsigned int depth_offset ;
   unsigned int w ;
   unsigned int h ;
   unsigned int pitch ;
   unsigned int pitch_bits ;
   unsigned int back_pitch ;
   unsigned int depth_pitch ;
   unsigned int cpp ;
   unsigned int chipset ;
};
typedef struct _drm_i915_init drm_i915_init_t;
struct _drm_i915_sarea {
   struct drm_tex_region texList[256U] ;
   int last_upload ;
   int last_enqueue ;
   int last_dispatch ;
   int ctxOwner ;
   int texAge ;
   int pf_enabled ;
   int pf_active ;
   int pf_current_page ;
   int perf_boxes ;
   int width ;
   int height ;
   drm_handle_t front_handle ;
   int front_offset ;
   int front_size ;
   drm_handle_t back_handle ;
   int back_offset ;
   int back_size ;
   drm_handle_t depth_handle ;
   int depth_offset ;
   int depth_size ;
   drm_handle_t tex_handle ;
   int tex_offset ;
   int tex_size ;
   int log_tex_granularity ;
   int pitch ;
   int rotation ;
   int rotated_offset ;
   int rotated_size ;
   int rotated_pitch ;
   int virtualX ;
   int virtualY ;
   unsigned int front_tiled ;
   unsigned int back_tiled ;
   unsigned int depth_tiled ;
   unsigned int rotated_tiled ;
   unsigned int rotated2_tiled ;
   int pipeA_x ;
   int pipeA_y ;
   int pipeA_w ;
   int pipeA_h ;
   int pipeB_x ;
   int pipeB_y ;
   int pipeB_w ;
   int pipeB_h ;
   drm_handle_t unused_handle ;
   __u32 unused1 ;
   __u32 unused2 ;
   __u32 unused3 ;
   __u32 front_bo_handle ;
   __u32 back_bo_handle ;
   __u32 unused_bo_handle ;
   __u32 depth_bo_handle ;
};
typedef struct _drm_i915_sarea drm_i915_sarea_t;
struct drm_i915_batchbuffer {
   int start ;
   int used ;
   int DR1 ;
   int DR4 ;
   int num_cliprects ;
   struct drm_clip_rect *cliprects ;
};
typedef struct drm_i915_batchbuffer drm_i915_batchbuffer_t;
struct _drm_i915_cmdbuffer {
   char *buf ;
   int sz ;
   int DR1 ;
   int DR4 ;
   int num_cliprects ;
   struct drm_clip_rect *cliprects ;
};
typedef struct _drm_i915_cmdbuffer drm_i915_cmdbuffer_t;
struct drm_i915_getparam {
   int param ;
   int *value ;
};
typedef struct drm_i915_getparam drm_i915_getparam_t;
struct drm_i915_setparam {
   int param ;
   int value ;
};
typedef struct drm_i915_setparam drm_i915_setparam_t;
struct drm_i915_hws_addr {
   __u64 addr ;
};
typedef struct drm_i915_hws_addr drm_i915_hws_addr_t;
enum vga_switcheroo_state {
    VGA_SWITCHEROO_OFF = 0,
    VGA_SWITCHEROO_ON = 1
} ;
struct cparams {
   u16 i ;
   u16 t ;
   u16 m ;
   u16 c ;
};
struct v_table {
   u16 vd ;
   u16 vm ;
};
typedef __s16 int16_t;
struct paravirt_callee_save {
   void *func ;
};
struct pv_irq_ops {
   struct paravirt_callee_save save_fl ;
   struct paravirt_callee_save restore_fl ;
   struct paravirt_callee_save irq_disable ;
   struct paravirt_callee_save irq_enable ;
   void (*safe_halt)(void) ;
   void (*halt)(void) ;
   void (*adjust_exception_frame)(void) ;
};
struct __wait_queue;
struct __wait_queue;
typedef struct __wait_queue wait_queue_t;
struct __wait_queue {
   unsigned int flags ;
   void *private ;
   int (*func)(wait_queue_t * , unsigned int , int , void * ) ;
   struct list_head task_list ;
};
enum hrtimer_restart;
enum hrtimer_restart;
enum kobject_action {
    KOBJ_ADD = 0,
    KOBJ_REMOVE = 1,
    KOBJ_CHANGE = 2,
    KOBJ_MOVE = 3,
    KOBJ_ONLINE = 4,
    KOBJ_OFFLINE = 5,
    KOBJ_MAX = 6
} ;
struct drm_i915_irq_emit {
   int *irq_seq ;
};
typedef struct drm_i915_irq_emit drm_i915_irq_emit_t;
struct drm_i915_irq_wait {
   int irq_seq ;
};
typedef struct drm_i915_irq_wait drm_i915_irq_wait_t;
struct drm_i915_vblank_pipe {
   int pipe ;
};
typedef struct drm_i915_vblank_pipe drm_i915_vblank_pipe_t;
enum pipe {
    PIPE_A = 0,
    PIPE_B = 1,
    PIPE_C = 2,
    I915_MAX_PIPES = 3
} ;
enum plane {
    PLANE_A = 0,
    PLANE_B = 1,
    PLANE_C = 2
} ;
struct drm_i915_gem_request {
   struct intel_ring_buffer *ring ;
   uint32_t seqno ;
   unsigned long emitted_jiffies ;
   struct list_head list ;
   struct drm_i915_file_private *file_priv ;
   struct list_head client_list ;
};
struct intel_encoder {
   struct drm_encoder base ;
   int type ;
   bool needs_tv_clock ;
   void (*hot_plug)(struct intel_encoder * ) ;
   int crtc_mask ;
   int clone_mask ;
};
struct intel_unpin_work;
struct intel_unpin_work;
struct intel_crtc {
   struct drm_crtc base ;
   enum pipe pipe ;
   enum plane plane ;
   u8 lut_r[256U] ;
   u8 lut_g[256U] ;
   u8 lut_b[256U] ;
   int dpms_mode ;
   bool active ;
   bool busy ;
   struct timer_list idle_timer ;
   bool lowfreq_avail ;
   struct intel_overlay *overlay ;
   struct intel_unpin_work *unpin_work ;
   int fdi_lanes ;
   struct drm_i915_gem_object *cursor_bo ;
   uint32_t cursor_addr ;
   int16_t cursor_x ;
   int16_t cursor_y ;
   int16_t cursor_width ;
   int16_t cursor_height ;
   bool cursor_visible ;
};
struct intel_unpin_work {
   struct work_struct work ;
   struct drm_device *dev ;
   struct drm_i915_gem_object *old_fb_obj ;
   struct drm_i915_gem_object *pending_flip_obj ;
   struct drm_pending_vblank_event *event ;
   int pending ;
   bool enable_stall_check ;
};
enum hrtimer_restart;
enum hrtimer_restart;
struct drm_i915_mem_alloc {
   int region ;
   int alignment ;
   int size ;
   int *region_offset ;
};
typedef struct drm_i915_mem_alloc drm_i915_mem_alloc_t;
struct drm_i915_mem_free {
   int region ;
   int region_offset ;
};
typedef struct drm_i915_mem_free drm_i915_mem_free_t;
struct drm_i915_mem_init_heap {
   int region ;
   int size ;
   int start ;
};
typedef struct drm_i915_mem_init_heap drm_i915_mem_init_heap_t;
struct drm_i915_mem_destroy_heap {
   int region ;
};
typedef struct drm_i915_mem_destroy_heap drm_i915_mem_destroy_heap_t;
typedef unsigned long uintptr_t;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
struct __large_struct {
   unsigned long buf[100U] ;
};
struct drm_gem_mm {
   struct drm_mm offset_manager ;
   struct drm_open_hash offset_hash ;
};
struct drm_i915_gem_init {
   __u64 gtt_start ;
   __u64 gtt_end ;
};
struct drm_i915_gem_create {
   __u64 size ;
   __u32 handle ;
   __u32 pad ;
};
struct drm_i915_gem_pread {
   __u32 handle ;
   __u32 pad ;
   __u64 offset ;
   __u64 size ;
   __u64 data_ptr ;
};
struct drm_i915_gem_pwrite {
   __u32 handle ;
   __u32 pad ;
   __u64 offset ;
   __u64 size ;
   __u64 data_ptr ;
};
struct drm_i915_gem_mmap {
   __u32 handle ;
   __u32 pad ;
   __u64 offset ;
   __u64 size ;
   __u64 addr_ptr ;
};
struct drm_i915_gem_mmap_gtt {
   __u32 handle ;
   __u32 pad ;
   __u64 offset ;
};
struct drm_i915_gem_set_domain {
   __u32 handle ;
   __u32 read_domains ;
   __u32 write_domain ;
};
struct drm_i915_gem_sw_finish {
   __u32 handle ;
};
struct drm_i915_gem_pin {
   __u32 handle ;
   __u32 pad ;
   __u64 alignment ;
   __u64 offset ;
};
struct drm_i915_gem_busy {
   __u32 handle ;
   __u32 busy ;
};
struct drm_i915_gem_get_aperture {
   __u64 aper_size ;
   __u64 aper_available_size ;
};
struct drm_i915_gem_madvise {
   __u32 handle ;
   __u32 madv ;
   __u32 retained ;
};
struct taskstats {
   __u16 version ;
   __u32 ac_exitcode ;
   __u8 ac_flag ;
   __u8 ac_nice ;
   __u64 cpu_count ;
   __u64 cpu_delay_total ;
   __u64 blkio_count ;
   __u64 blkio_delay_total ;
   __u64 swapin_count ;
   __u64 swapin_delay_total ;
   __u64 cpu_run_real_total ;
   __u64 cpu_run_virtual_total ;
   char ac_comm[32U] ;
   __u8 ac_sched ;
   __u8 ac_pad[3U] ;
   __u32 ac_uid ;
   __u32 ac_gid ;
   __u32 ac_pid ;
   __u32 ac_ppid ;
   __u32 ac_btime ;
   __u64 ac_etime ;
   __u64 ac_utime ;
   __u64 ac_stime ;
   __u64 ac_minflt ;
   __u64 ac_majflt ;
   __u64 coremem ;
   __u64 virtmem ;
   __u64 hiwater_rss ;
   __u64 hiwater_vm ;
   __u64 read_char ;
   __u64 write_char ;
   __u64 read_syscalls ;
   __u64 write_syscalls ;
   __u64 read_bytes ;
   __u64 write_bytes ;
   __u64 cancelled_write_bytes ;
   __u64 nvcsw ;
   __u64 nivcsw ;
   __u64 ac_utimescaled ;
   __u64 ac_stimescaled ;
   __u64 cpu_scaled_run_real_total ;
   __u64 freepages_count ;
   __u64 freepages_delay_total ;
};
struct cgroupfs_root;
struct cgroupfs_root;
struct cgroup;
struct cgroup;
struct css_id;
struct css_id;
struct cgroup_subsys_state {
   struct cgroup *cgroup ;
   atomic_t refcnt ;
   unsigned long flags ;
   struct css_id *id ;
};
struct cgroup {
   unsigned long flags ;
   atomic_t count ;
   struct list_head sibling ;
   struct list_head children ;
   struct cgroup *parent ;
   struct dentry *dentry ;
   struct cgroup_subsys_state *subsys[64U] ;
   struct cgroupfs_root *root ;
   struct cgroup *top_cgroup ;
   struct list_head css_sets ;
   struct list_head release_list ;
   struct list_head pidlists ;
   struct mutex pidlist_mutex ;
   struct rcu_head rcu_head ;
   struct list_head event_list ;
   spinlock_t event_list_lock ;
};
struct css_set {
   atomic_t refcount ;
   struct hlist_node hlist ;
   struct list_head tasks ;
   struct list_head cg_links ;
   struct cgroup_subsys_state *subsys[64U] ;
   struct rcu_head rcu_head ;
};
struct reclaim_state {
   unsigned long reclaimed_slab ;
};
union __anonunion_v_193 {
   short preferred_node ;
   nodemask_t nodes ;
};
union __anonunion_w_194 {
   nodemask_t cpuset_mems_allowed ;
   nodemask_t user_nodemask ;
};
struct mempolicy {
   atomic_t refcnt ;
   unsigned short mode ;
   unsigned short flags ;
   union __anonunion_v_193 v ;
   union __anonunion_w_194 w ;
};
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
struct drm_i915_gem_relocation_entry {
   __u32 target_handle ;
   __u32 delta ;
   __u64 offset ;
   __u64 presumed_offset ;
   __u32 read_domains ;
   __u32 write_domain ;
};
struct drm_i915_gem_exec_object {
   __u32 handle ;
   __u32 relocation_count ;
   __u64 relocs_ptr ;
   __u64 alignment ;
   __u64 offset ;
};
struct drm_i915_gem_execbuffer {
   __u64 buffers_ptr ;
   __u32 buffer_count ;
   __u32 batch_start_offset ;
   __u32 batch_len ;
   __u32 DR1 ;
   __u32 DR4 ;
   __u32 num_cliprects ;
   __u64 cliprects_ptr ;
};
struct drm_i915_gem_execbuffer2 {
   __u64 buffers_ptr ;
   __u32 buffer_count ;
   __u32 batch_start_offset ;
   __u32 batch_len ;
   __u32 DR1 ;
   __u32 DR4 ;
   __u32 num_cliprects ;
   __u64 cliprects_ptr ;
   __u64 flags ;
   __u64 rsvd1 ;
   __u64 rsvd2 ;
};
struct change_domains {
   uint32_t invalidate_domains ;
   uint32_t flush_domains ;
   uint32_t flush_rings ;
   uint32_t flips ;
};
struct eb_objects {
   int and ;
   struct hlist_head buckets[0U] ;
};
enum hrtimer_restart;
enum hrtimer_restart;
enum i915_cache_level {
    I915_CACHE_NONE = 0,
    I915_CACHE_LLC = 1,
    I915_CACHE_LLC_MLC = 2
} ;
enum hrtimer_restart;
enum hrtimer_restart;
struct drm_i915_gem_set_tiling {
   __u32 handle ;
   __u32 tiling_mode ;
   __u32 stride ;
   __u32 swizzle_mode ;
};
struct drm_i915_gem_get_tiling {
   __u32 handle ;
   __u32 tiling_mode ;
   __u32 swizzle_mode ;
};
enum hrtimer_restart;
enum hrtimer_restart;
struct net;
struct net;
struct uts_namespace;
struct uts_namespace;
struct ring_buffer_iter;
struct ring_buffer_iter;
struct trace_seq;
struct trace_seq;
struct trace_seq {
   unsigned char buffer[4096U] ;
   unsigned int len ;
   unsigned int readpos ;
   int full ;
};
union __anonunion_ldv_37100_187 {
   __u64 sample_period ;
   __u64 sample_freq ;
};
union __anonunion_ldv_37125_188 {
   __u32 wakeup_events ;
   __u32 wakeup_watermark ;
};
union __anonunion_ldv_37130_189 {
   __u64 bp_addr ;
   __u64 config1 ;
};
union __anonunion_ldv_37134_190 {
   __u64 bp_len ;
   __u64 config2 ;
};
struct perf_event_attr {
   __u32 type ;
   __u32 size ;
   __u64 config ;
   union __anonunion_ldv_37100_187 ldv_37100 ;
   __u64 sample_type ;
   __u64 read_format ;
   unsigned char disabled : 1 ;
   unsigned char inherit : 1 ;
   unsigned char pinned : 1 ;
   unsigned char exclusive : 1 ;
   unsigned char exclude_user : 1 ;
   unsigned char exclude_kernel : 1 ;
   unsigned char exclude_hv : 1 ;
   unsigned char exclude_idle : 1 ;
   unsigned char mmap : 1 ;
   unsigned char comm : 1 ;
   unsigned char freq : 1 ;
   unsigned char inherit_stat : 1 ;
   unsigned char enable_on_exec : 1 ;
   unsigned char task : 1 ;
   unsigned char watermark : 1 ;
   unsigned char precise_ip : 2 ;
   unsigned char mmap_data : 1 ;
   unsigned char sample_id_all : 1 ;
   unsigned long __reserved_1 : 45 ;
   union __anonunion_ldv_37125_188 ldv_37125 ;
   __u32 bp_type ;
   union __anonunion_ldv_37130_189 ldv_37130 ;
   union __anonunion_ldv_37134_190 ldv_37134 ;
};
struct perf_event_mmap_page {
   __u32 version ;
   __u32 compat_version ;
   __u32 lock ;
   __u32 index ;
   __s64 offset ;
   __u64 time_enabled ;
   __u64 time_running ;
   __u64 __reserved[123U] ;
   __u64 data_head ;
   __u64 data_tail ;
};
struct __anonstruct_local_t_194 {
   atomic_long_t a ;
};
typedef struct __anonstruct_local_t_194 local_t;
struct __anonstruct_local64_t_195 {
   local_t a ;
};
typedef struct __anonstruct_local64_t_195 local64_t;
struct arch_hw_breakpoint {
   unsigned long address ;
   u8 len ;
   u8 type ;
};
struct pmu;
struct pmu;
struct mnt_namespace;
struct mnt_namespace;
struct ipc_namespace;
struct ipc_namespace;
struct nsproxy {
   atomic_t count ;
   struct uts_namespace *uts_ns ;
   struct ipc_namespace *ipc_ns ;
   struct mnt_namespace *mnt_ns ;
   struct pid_namespace *pid_ns ;
   struct net *net_ns ;
};
struct pidmap {
   atomic_t nr_free ;
   void *page ;
};
struct bsd_acct_struct;
struct bsd_acct_struct;
struct pid_namespace {
   struct kref kref ;
   struct pidmap pidmap[128U] ;
   int last_pid ;
   struct task_struct *child_reaper ;
   struct kmem_cache *pid_cachep ;
   unsigned int level ;
   struct pid_namespace *parent ;
   struct vfsmount *proc_mnt ;
   struct bsd_acct_struct *bacct ;
};
struct ftrace_ret_stack {
   unsigned long ret ;
   unsigned long func ;
   unsigned long long calltime ;
   unsigned long long subtime ;
   unsigned long fp ;
};
struct irq_work {
   struct irq_work *next ;
   void (*func)(struct irq_work * ) ;
};
struct perf_callchain_entry {
   __u64 nr ;
   __u64 ip[255U] ;
};
struct perf_raw_record {
   u32 size ;
   void *data ;
};
struct __anonstruct_ldv_38574_199 {
   u64 config ;
   u64 last_tag ;
   unsigned long config_base ;
   unsigned long event_base ;
   int idx ;
   int last_cpu ;
   unsigned int extra_reg ;
   u64 extra_config ;
   int extra_alloc ;
};
struct __anonstruct_ldv_38577_200 {
   struct hrtimer hrtimer ;
};
struct __anonstruct_ldv_38582_201 {
   struct arch_hw_breakpoint info ;
   struct list_head bp_list ;
   struct task_struct *bp_target ;
};
union __anonunion_ldv_38583_198 {
   struct __anonstruct_ldv_38574_199 ldv_38574 ;
   struct __anonstruct_ldv_38577_200 ldv_38577 ;
   struct __anonstruct_ldv_38582_201 ldv_38582 ;
};
struct hw_perf_event {
   union __anonunion_ldv_38583_198 ldv_38583 ;
   int state ;
   local64_t prev_count ;
   u64 sample_period ;
   u64 last_period ;
   local64_t period_left ;
   u64 interrupts ;
   u64 freq_time_stamp ;
   u64 freq_count_stamp ;
};
struct perf_cpu_context;
struct perf_cpu_context;
struct pmu {
   struct list_head entry ;
   struct device *dev ;
   char *name ;
   int type ;
   int *pmu_disable_count ;
   struct perf_cpu_context *pmu_cpu_context ;
   int task_ctx_nr ;
   void (*pmu_enable)(struct pmu * ) ;
   void (*pmu_disable)(struct pmu * ) ;
   int (*event_init)(struct perf_event * ) ;
   int (*add)(struct perf_event * , int ) ;
   void (*del)(struct perf_event * , int ) ;
   void (*start)(struct perf_event * , int ) ;
   void (*stop)(struct perf_event * , int ) ;
   void (*read)(struct perf_event * ) ;
   void (*start_txn)(struct pmu * ) ;
   int (*commit_txn)(struct pmu * ) ;
   void (*cancel_txn)(struct pmu * ) ;
};
enum perf_event_active_state {
    PERF_EVENT_STATE_ERROR = -2,
    PERF_EVENT_STATE_OFF = -1,
    PERF_EVENT_STATE_INACTIVE = 0,
    PERF_EVENT_STATE_ACTIVE = 1
} ;
struct perf_buffer {
   atomic_t refcount ;
   struct rcu_head rcu_head ;
   struct work_struct work ;
   int page_order ;
   int nr_pages ;
   int writable ;
   atomic_t poll ;
   local_t head ;
   local_t nest ;
   local_t events ;
   local_t wakeup ;
   local_t lost ;
   long watermark ;
   struct perf_event_mmap_page *user_page ;
   void *data_pages[0U] ;
};
struct perf_sample_data;
struct perf_sample_data;
struct perf_cgroup_info {
   u64 time ;
   u64 timestamp ;
};
struct perf_cgroup {
   struct cgroup_subsys_state css ;
   struct perf_cgroup_info *info ;
};
struct event_filter;
struct event_filter;
struct perf_event {
   struct list_head group_entry ;
   struct list_head event_entry ;
   struct list_head sibling_list ;
   struct hlist_node hlist_entry ;
   int nr_siblings ;
   int group_flags ;
   struct perf_event *group_leader ;
   struct pmu *pmu ;
   enum perf_event_active_state state ;
   unsigned int attach_state ;
   local64_t count ;
   atomic64_t child_count ;
   u64 total_time_enabled ;
   u64 total_time_running ;
   u64 tstamp_enabled ;
   u64 tstamp_running ;
   u64 tstamp_stopped ;
   u64 shadow_ctx_time ;
   struct perf_event_attr attr ;
   u16 header_size ;
   u16 id_header_size ;
   u16 read_size ;
   struct hw_perf_event hw ;
   struct perf_event_context *ctx ;
   struct file *filp ;
   atomic64_t child_total_time_enabled ;
   atomic64_t child_total_time_running ;
   struct mutex child_mutex ;
   struct list_head child_list ;
   struct perf_event *parent ;
   int oncpu ;
   int cpu ;
   struct list_head owner_entry ;
   struct task_struct *owner ;
   struct mutex mmap_mutex ;
   atomic_t mmap_count ;
   int mmap_locked ;
   struct user_struct *mmap_user ;
   struct perf_buffer *buffer ;
   wait_queue_head_t waitq ;
   struct fasync_struct *fasync ;
   int pending_wakeup ;
   int pending_kill ;
   int pending_disable ;
   struct irq_work pending ;
   atomic_t event_limit ;
   void (*destroy)(struct perf_event * ) ;
   struct rcu_head rcu_head ;
   struct pid_namespace *ns ;
   u64 id ;
   void (*overflow_handler)(struct perf_event * , int , struct perf_sample_data * ,
                            struct pt_regs * ) ;
   struct ftrace_event_call *tp_event ;
   struct event_filter *filter ;
   struct perf_cgroup *cgrp ;
   int cgrp_defer_enabled ;
};
enum perf_event_context_type {
    task_context = 0,
    cpu_context = 1
} ;
struct perf_event_context {
   struct pmu *pmu ;
   enum perf_event_context_type type ;
   raw_spinlock_t lock ;
   struct mutex mutex ;
   struct list_head pinned_groups ;
   struct list_head flexible_groups ;
   struct list_head event_list ;
   int nr_events ;
   int nr_active ;
   int is_active ;
   int nr_stat ;
   int rotate_disable ;
   atomic_t refcount ;
   struct task_struct *task ;
   u64 time ;
   u64 timestamp ;
   struct perf_event_context *parent_ctx ;
   u64 parent_gen ;
   u64 generation ;
   int pin_count ;
   struct rcu_head rcu_head ;
   int nr_cgroups ;
};
struct perf_cpu_context {
   struct perf_event_context ctx ;
   struct perf_event_context *task_ctx ;
   int active_oncpu ;
   int exclusive ;
   struct list_head rotation_list ;
   int jiffies_interval ;
   struct pmu *active_pmu ;
   struct perf_cgroup *cgrp ;
};
struct __anonstruct_tid_entry_202 {
   u32 pid ;
   u32 tid ;
};
struct __anonstruct_cpu_entry_203 {
   u32 cpu ;
   u32 reserved ;
};
struct perf_sample_data {
   u64 type ;
   u64 ip ;
   struct __anonstruct_tid_entry_202 tid_entry ;
   u64 time ;
   u64 addr ;
   u64 id ;
   u64 stream_id ;
   struct __anonstruct_cpu_entry_203 cpu_entry ;
   u64 period ;
   struct perf_callchain_entry *callchain ;
   struct perf_raw_record *raw ;
};
struct trace_array;
struct trace_array;
struct tracer;
struct tracer;
struct trace_entry {
   unsigned short type ;
   unsigned char flags ;
   unsigned char preempt_count ;
   int pid ;
   int padding ;
};
struct trace_iterator {
   struct trace_array *tr ;
   struct tracer *trace ;
   void *private ;
   int cpu_file ;
   struct mutex mutex ;
   struct ring_buffer_iter *buffer_iter[4096U] ;
   unsigned long iter_flags ;
   struct trace_seq tmp_seq ;
   struct trace_seq seq ;
   struct trace_entry *ent ;
   unsigned long lost_events ;
   int leftover ;
   int cpu ;
   u64 ts ;
   loff_t pos ;
   long idx ;
   cpumask_var_t started ;
};
struct trace_event;
struct trace_event;
enum print_line_t;
enum print_line_t;
enum print_line_t;
struct trace_event_functions {
   enum print_line_t (*trace)(struct trace_iterator * , int , struct trace_event * ) ;
   enum print_line_t (*raw)(struct trace_iterator * , int , struct trace_event * ) ;
   enum print_line_t (*hex)(struct trace_iterator * , int , struct trace_event * ) ;
   enum print_line_t (*binary)(struct trace_iterator * , int , struct trace_event * ) ;
};
struct trace_event {
   struct hlist_node node ;
   struct list_head list ;
   int type ;
   struct trace_event_functions *funcs ;
};
enum print_line_t {
    TRACE_TYPE_PARTIAL_LINE = 0,
    TRACE_TYPE_HANDLED = 1,
    TRACE_TYPE_UNHANDLED = 2,
    TRACE_TYPE_NO_CONSUME = 3
} ;
enum trace_reg {
    TRACE_REG_REGISTER = 0,
    TRACE_REG_UNREGISTER = 1,
    TRACE_REG_PERF_REGISTER = 2,
    TRACE_REG_PERF_UNREGISTER = 3
} ;
struct ftrace_event_class {
   char *system ;
   void *probe ;
   void *perf_probe ;
   int (*reg)(struct ftrace_event_call * , enum trace_reg ) ;
   int (*define_fields)(struct ftrace_event_call * ) ;
   struct list_head *(*get_fields)(struct ftrace_event_call * ) ;
   struct list_head fields ;
   int (*raw_init)(struct ftrace_event_call * ) ;
};
struct ftrace_event_call {
   struct list_head list ;
   struct ftrace_event_class *class ;
   char *name ;
   struct dentry *dir ;
   struct trace_event event ;
   char const *print_fmt ;
   struct event_filter *filter ;
   void *mod ;
   void *data ;
   unsigned int flags ;
   int perf_refcount ;
   struct hlist_head *perf_events ;
};
enum hrtimer_restart;
enum hrtimer_restart;
enum mode_set_atomic {
    LEAVE_ATOMIC_MODE_SET = 0,
    ENTER_ATOMIC_MODE_SET = 1
} ;
struct drm_crtc_helper_funcs {
   void (*dpms)(struct drm_crtc * , int ) ;
   void (*prepare)(struct drm_crtc * ) ;
   void (*commit)(struct drm_crtc * ) ;
   bool (*mode_fixup)(struct drm_crtc * , struct drm_display_mode * , struct drm_display_mode * ) ;
   int (*mode_set)(struct drm_crtc * , struct drm_display_mode * , struct drm_display_mode * ,
                   int , int , struct drm_framebuffer * ) ;
   int (*mode_set_base)(struct drm_crtc * , int , int , struct drm_framebuffer * ) ;
   int (*mode_set_base_atomic)(struct drm_crtc * , struct drm_framebuffer * , int ,
                               int , enum mode_set_atomic ) ;
   void (*load_lut)(struct drm_crtc * ) ;
   void (*disable)(struct drm_crtc * ) ;
};
struct drm_encoder_helper_funcs {
   void (*dpms)(struct drm_encoder * , int ) ;
   void (*save)(struct drm_encoder * ) ;
   void (*restore)(struct drm_encoder * ) ;
   bool (*mode_fixup)(struct drm_encoder * , struct drm_display_mode * , struct drm_display_mode * ) ;
   void (*prepare)(struct drm_encoder * ) ;
   void (*commit)(struct drm_encoder * ) ;
   void (*mode_set)(struct drm_encoder * , struct drm_display_mode * , struct drm_display_mode * ) ;
   struct drm_crtc *(*get_crtc)(struct drm_encoder * ) ;
   enum drm_connector_status (*detect)(struct drm_encoder * , struct drm_connector * ) ;
   void (*disable)(struct drm_encoder * ) ;
};
struct intel_connector {
   struct drm_connector base ;
   struct intel_encoder *encoder ;
};
struct intel_load_detect_pipe {
   struct drm_framebuffer *release_fb ;
   bool load_detect_temp ;
   int dpms_mode ;
};
struct drm_i915_get_pipe_from_crtc_id {
   __u32 crtc_id ;
   __u32 pipe ;
};
struct __anonstruct_intel_clock_t_190 {
   int n ;
   int m1 ;
   int m2 ;
   int p1 ;
   int p2 ;
   int dot ;
   int vco ;
   int m ;
   int p ;
};
typedef struct __anonstruct_intel_clock_t_190 intel_clock_t;
struct __anonstruct_intel_range_t_191 {
   int min ;
   int max ;
};
typedef struct __anonstruct_intel_range_t_191 intel_range_t;
struct __anonstruct_intel_p2_t_192 {
   int dot_limit ;
   int p2_slow ;
   int p2_fast ;
};
typedef struct __anonstruct_intel_p2_t_192 intel_p2_t;
struct intel_limit;
struct intel_limit;
typedef struct intel_limit intel_limit_t;
struct intel_limit {
   intel_range_t dot ;
   intel_range_t vco ;
   intel_range_t n ;
   intel_range_t m ;
   intel_range_t m1 ;
   intel_range_t m2 ;
   intel_range_t p ;
   intel_range_t p1 ;
   intel_p2_t p2 ;
   bool (*find_pll)(intel_limit_t const * , struct drm_crtc * , int , int , intel_clock_t * ) ;
};
struct fdi_m_n {
   u32 tu ;
   u32 gmch_m ;
   u32 gmch_n ;
   u32 link_m ;
   u32 link_n ;
};
struct intel_watermark_params {
   unsigned long fifo_size ;
   unsigned long max_wm ;
   unsigned long default_wm ;
   unsigned long guard_size ;
   unsigned long cacheline_size ;
};
struct cxsr_latency {
   int is_desktop ;
   int is_ddr3 ;
   unsigned long fsb_freq ;
   unsigned long mem_freq ;
   unsigned long display_sr ;
   unsigned long display_hpll_disable ;
   unsigned long cursor_sr ;
   unsigned long cursor_hpll_disable ;
};
struct intel_quirk {
   int device ;
   int subsystem_vendor ;
   int subsystem_device ;
   void (*hook)(struct drm_device * ) ;
};
struct intel_cursor_error_state {
   u32 control ;
   u32 position ;
   u32 base ;
   u32 size ;
};
struct intel_pipe_error_state {
   u32 conf ;
   u32 source ;
   u32 htotal ;
   u32 hblank ;
   u32 hsync ;
   u32 vtotal ;
   u32 vblank ;
   u32 vsync ;
};
struct intel_plane_error_state {
   u32 control ;
   u32 stride ;
   u32 size ;
   u32 pos ;
   u32 addr ;
   u32 surface ;
   u32 tile_offset ;
};
struct intel_display_error_state {
   struct intel_cursor_error_state cursor[2U] ;
   struct intel_pipe_error_state pipe[2U] ;
   struct intel_plane_error_state plane[2U] ;
};
typedef __u16 __le16;
enum hrtimer_restart;
enum hrtimer_restart;
struct edid;
struct edid;
struct drm_connector_helper_funcs {
   int (*get_modes)(struct drm_connector * ) ;
   int (*mode_valid)(struct drm_connector * , struct drm_display_mode * ) ;
   struct drm_encoder *(*best_encoder)(struct drm_connector * ) ;
};
struct est_timings {
   u8 t1 ;
   u8 t2 ;
   u8 mfg_rsvd ;
};
struct std_timing {
   u8 hsize ;
   u8 vfreq_aspect ;
};
struct detailed_pixel_timing {
   u8 hactive_lo ;
   u8 hblank_lo ;
   u8 hactive_hblank_hi ;
   u8 vactive_lo ;
   u8 vblank_lo ;
   u8 vactive_vblank_hi ;
   u8 hsync_offset_lo ;
   u8 hsync_pulse_width_lo ;
   u8 vsync_offset_pulse_width_lo ;
   u8 hsync_vsync_offset_pulse_width_hi ;
   u8 width_mm_lo ;
   u8 height_mm_lo ;
   u8 width_height_mm_hi ;
   u8 hborder ;
   u8 vborder ;
   u8 misc ;
};
struct detailed_data_string {
   u8 str[13U] ;
};
struct detailed_data_monitor_range {
   u8 min_vfreq ;
   u8 max_vfreq ;
   u8 min_hfreq_khz ;
   u8 max_hfreq_khz ;
   u8 pixel_clock_mhz ;
   __le16 sec_gtf_toggle ;
   u8 hfreq_start_khz ;
   u8 c ;
   __le16 m ;
   u8 k ;
   u8 j ;
};
struct detailed_data_wpindex {
   u8 white_yx_lo ;
   u8 white_x_hi ;
   u8 white_y_hi ;
   u8 gamma ;
};
struct cvt_timing {
   u8 code[3U] ;
};
union __anonunion_data_184 {
   struct detailed_data_string str ;
   struct detailed_data_monitor_range range ;
   struct detailed_data_wpindex color ;
   struct std_timing timings[6U] ;
   struct cvt_timing cvt[4U] ;
};
struct detailed_non_pixel {
   u8 pad1 ;
   u8 type ;
   u8 pad2 ;
   union __anonunion_data_184 data ;
};
union __anonunion_data_185 {
   struct detailed_pixel_timing pixel_data ;
   struct detailed_non_pixel other_data ;
};
struct detailed_timing {
   __le16 pixel_clock ;
   union __anonunion_data_185 data ;
};
struct edid {
   u8 header[8U] ;
   u8 mfg_id[2U] ;
   u8 prod_code[2U] ;
   u32 serial ;
   u8 mfg_week ;
   u8 mfg_year ;
   u8 version ;
   u8 revision ;
   u8 input ;
   u8 width_cm ;
   u8 height_cm ;
   u8 gamma ;
   u8 features ;
   u8 red_green_lo ;
   u8 black_white_lo ;
   u8 red_x ;
   u8 red_y ;
   u8 green_x ;
   u8 green_y ;
   u8 blue_x ;
   u8 blue_y ;
   u8 white_x ;
   u8 white_y ;
   struct est_timings established_timings ;
   struct std_timing standard_timings[8U] ;
   struct detailed_timing detailed_timings[4U] ;
   u8 extensions ;
   u8 checksum ;
};
struct intel_crt {
   struct intel_encoder base ;
   bool force_hotplug_required ;
};
enum hrtimer_restart;
enum hrtimer_restart;
struct dmi_strmatch {
   unsigned char slot ;
   char substr[79U] ;
};
struct dmi_system_id {
   int (*callback)(struct dmi_system_id const * ) ;
   char const *ident ;
   struct dmi_strmatch matches[4U] ;
   void *driver_data ;
};
struct intel_lvds {
   struct intel_encoder base ;
   struct edid *edid ;
   int fitting_mode ;
   u32 pfit_control ;
   u32 pfit_pgm_ratios ;
   bool pfit_dirty ;
   struct drm_display_mode *fixed_mode ;
};
enum hrtimer_restart;
enum hrtimer_restart;
struct vbt_header {
   u8 signature[20U] ;
   u16 version ;
   u16 header_size ;
   u16 vbt_size ;
   u8 vbt_checksum ;
   u8 reserved0 ;
   u32 bdb_offset ;
   u32 aim_offset[4U] ;
};
struct bdb_header {
   u8 signature[16U] ;
   u16 version ;
   u16 header_size ;
   u16 bdb_size ;
};
struct bdb_general_features {
   unsigned char panel_fitting : 2 ;
   unsigned char flexaim : 1 ;
   unsigned char msg_enable : 1 ;
   unsigned char clear_screen : 3 ;
   unsigned char color_flip : 1 ;
   unsigned char download_ext_vbt : 1 ;
   unsigned char enable_ssc : 1 ;
   unsigned char ssc_freq : 1 ;
   unsigned char enable_lfp_on_override : 1 ;
   unsigned char disable_ssc_ddt : 1 ;
   unsigned char rsvd8 : 3 ;
   unsigned char disable_smooth_vision : 1 ;
   unsigned char single_dvi : 1 ;
   unsigned char rsvd9 : 6 ;
   u8 legacy_monitor_detect ;
   unsigned char int_crt_support : 1 ;
   unsigned char int_tv_support : 1 ;
   unsigned char rsvd11 : 6 ;
};
struct bdb_general_definitions {
   u8 crt_ddc_gmbus_pin ;
   unsigned char dpms_acpi : 1 ;
   unsigned char skip_boot_crt_detect : 1 ;
   unsigned char dpms_aim : 1 ;
   unsigned char rsvd1 : 5 ;
   u8 boot_display[2U] ;
   u8 child_dev_size ;
   struct child_device_config devices[0U] ;
};
struct bdb_lvds_options {
   u8 panel_type ;
   u8 rsvd1 ;
   unsigned char pfit_mode : 2 ;
   unsigned char pfit_text_mode_enhanced : 1 ;
   unsigned char pfit_gfx_mode_enhanced : 1 ;
   unsigned char pfit_ratio_auto : 1 ;
   unsigned char pixel_dither : 1 ;
   unsigned char lvds_edid : 1 ;
   unsigned char rsvd2 : 1 ;
   u8 rsvd4 ;
};
struct bdb_lvds_lfp_data_ptr {
   u16 fp_timing_offset ;
   u8 fp_table_size ;
   u16 dvo_timing_offset ;
   u8 dvo_table_size ;
   u16 panel_pnp_id_offset ;
   u8 pnp_table_size ;
};
struct bdb_lvds_lfp_data_ptrs {
   u8 lvds_entries ;
   struct bdb_lvds_lfp_data_ptr ptr[16U] ;
};
struct lvds_fp_timing {
   u16 x_res ;
   u16 y_res ;
   u32 lvds_reg ;
   u32 lvds_reg_val ;
   u32 pp_on_reg ;
   u32 pp_on_reg_val ;
   u32 pp_off_reg ;
   u32 pp_off_reg_val ;
   u32 pp_cycle_reg ;
   u32 pp_cycle_reg_val ;
   u32 pfit_reg ;
   u32 pfit_reg_val ;
   u16 terminator ;
};
struct lvds_dvo_timing {
   u16 clock ;
   u8 hactive_lo ;
   u8 hblank_lo ;
   unsigned char hblank_hi : 4 ;
   unsigned char hactive_hi : 4 ;
   u8 vactive_lo ;
   u8 vblank_lo ;
   unsigned char vblank_hi : 4 ;
   unsigned char vactive_hi : 4 ;
   u8 hsync_off_lo ;
   u8 hsync_pulse_width ;
   unsigned char vsync_pulse_width : 4 ;
   unsigned char vsync_off : 4 ;
   unsigned char rsvd0 : 6 ;
   unsigned char hsync_off_hi : 2 ;
   u8 h_image ;
   u8 v_image ;
   u8 max_hv ;
   u8 h_border ;
   u8 v_border ;
   unsigned char rsvd1 : 3 ;
   unsigned char digital : 2 ;
   unsigned char vsync_positive : 1 ;
   unsigned char hsync_positive : 1 ;
   unsigned char rsvd2 : 1 ;
};
struct lvds_pnp_id {
   u16 mfg_name ;
   u16 product_code ;
   u32 serial ;
   u8 mfg_week ;
   u8 mfg_year ;
};
struct bdb_lvds_lfp_data_entry {
   struct lvds_fp_timing fp_timing ;
   struct lvds_dvo_timing dvo_timing ;
   struct lvds_pnp_id pnp_id ;
};
struct bdb_lvds_lfp_data {
   struct bdb_lvds_lfp_data_entry data[16U] ;
};
struct bdb_sdvo_lvds_options {
   u8 panel_backlight ;
   u8 h40_set_panel_type ;
   u8 panel_type ;
   u8 ssc_clk_freq ;
   u16 als_low_trip ;
   u16 als_high_trip ;
   u8 sclalarcoeff_tab_row_num ;
   u8 sclalarcoeff_tab_row_size ;
   u8 coefficient[8U] ;
   u8 panel_misc_bits_1 ;
   u8 panel_misc_bits_2 ;
   u8 panel_misc_bits_3 ;
   u8 panel_misc_bits_4 ;
};
struct bdb_driver_features {
   unsigned char boot_dev_algorithm : 1 ;
   unsigned char block_display_switch : 1 ;
   unsigned char allow_display_switch : 1 ;
   unsigned char hotplug_dvo : 1 ;
   unsigned char dual_view_zoom : 1 ;
   unsigned char int15h_hook : 1 ;
   unsigned char sprite_in_clone : 1 ;
   unsigned char primary_lfp_id : 1 ;
   u16 boot_mode_x ;
   u16 boot_mode_y ;
   u8 boot_mode_bpp ;
   u8 boot_mode_refresh ;
   unsigned char enable_lfp_primary : 1 ;
   unsigned char selective_mode_pruning : 1 ;
   unsigned char dual_frequency : 1 ;
   unsigned char render_clock_freq : 1 ;
   unsigned char nt_clone_support : 1 ;
   unsigned char power_scheme_ui : 1 ;
   unsigned char sprite_display_assign : 1 ;
   unsigned char cui_aspect_scaling : 1 ;
   unsigned char preserve_aspect_ratio : 1 ;
   unsigned char sdvo_device_power_down : 1 ;
   unsigned char crt_hotplug : 1 ;
   unsigned char lvds_config : 2 ;
   unsigned char tv_hotplug : 1 ;
   unsigned char hdmi_config : 2 ;
   unsigned char static_display : 1 ;
   unsigned char reserved2 : 7 ;
   u16 legacy_crt_max_x ;
   u16 legacy_crt_max_y ;
   u8 legacy_crt_max_refresh ;
   u8 hdmi_termination ;
   u8 custom_vbt_version ;
};
struct edp_link_params {
   unsigned char rate : 4 ;
   unsigned char lanes : 4 ;
   unsigned char preemphasis : 4 ;
   unsigned char vswing : 4 ;
};
struct bdb_edp {
   struct edp_power_seq power_seqs[16U] ;
   u32 color_depth ;
   u32 sdrrs_msa_timing_delay ;
   struct edp_link_params link_params[16U] ;
};
enum hrtimer_restart;
enum hrtimer_restart;
struct i2c_algo_dp_aux_data {
   bool running ;
   u16 address ;
   int (*aux_ch)(struct i2c_adapter * , int , uint8_t , uint8_t * ) ;
};
struct intel_dp {
   struct intel_encoder base ;
   uint32_t output_reg ;
   uint32_t DP ;
   uint8_t link_configuration[9U] ;
   bool has_audio ;
   int force_audio ;
   uint32_t color_range ;
   uint8_t link_bw ;
   uint8_t lane_count ;
   uint8_t dpcd[4U] ;
   struct i2c_adapter adapter ;
   struct i2c_algo_dp_aux_data algo ;
   bool is_pch_edp ;
   uint8_t train_set[4U] ;
   uint8_t link_status[6U] ;
};
struct intel_dp_m_n {
   uint32_t tu ;
   uint32_t gmch_m ;
   uint32_t gmch_n ;
   uint32_t link_m ;
   uint32_t link_n ;
};
enum hrtimer_restart;
enum hrtimer_restart;
struct __anonstruct_avi_190 {
   uint8_t Y_A_B_S ;
   uint8_t C_M_R ;
   uint8_t ITC_EC_Q_SC ;
   uint8_t VIC ;
   uint8_t PR ;
   uint16_t top_bar_end ;
   uint16_t bottom_bar_start ;
   uint16_t left_bar_end ;
   uint16_t right_bar_start ;
};
union __anonunion_body_189 {
   struct __anonstruct_avi_190 avi ;
   uint8_t payload[27U] ;
};
struct dip_infoframe {
   uint8_t type ;
   uint8_t ver ;
   uint8_t len ;
   uint8_t ecc ;
   uint8_t checksum ;
   union __anonunion_body_189 body ;
};
struct intel_hdmi {
   struct intel_encoder base ;
   u32 sdvox_reg ;
   int ddc_bus ;
   uint32_t color_range ;
   bool has_hdmi_sink ;
   bool has_audio ;
   int force_audio ;
};
enum hrtimer_restart;
enum hrtimer_restart;
struct intel_sdvo_caps {
   u8 vendor_id ;
   u8 device_id ;
   u8 device_rev_id ;
   u8 sdvo_version_major ;
   u8 sdvo_version_minor ;
   unsigned char sdvo_inputs_mask : 2 ;
   unsigned char smooth_scaling : 1 ;
   unsigned char sharp_scaling : 1 ;
   unsigned char up_scaling : 1 ;
   unsigned char down_scaling : 1 ;
   unsigned char stall_support : 1 ;
   unsigned char pad : 1 ;
   u16 output_flags ;
};
struct __anonstruct_part1_191 {
   u16 clock ;
   u8 h_active ;
   u8 h_blank ;
   u8 h_high ;
   u8 v_active ;
   u8 v_blank ;
   u8 v_high ;
};
struct __anonstruct_part2_192 {
   u8 h_sync_off ;
   u8 h_sync_width ;
   u8 v_sync_off_width ;
   u8 sync_off_width_high ;
   u8 dtd_flags ;
   u8 sdvo_flags ;
   u8 v_sync_off_high ;
   u8 reserved ;
};
struct intel_sdvo_dtd {
   struct __anonstruct_part1_191 part1 ;
   struct __anonstruct_part2_192 part2 ;
};
struct intel_sdvo_pixel_clock_range {
   u16 min ;
   u16 max ;
};
struct intel_sdvo_preferred_input_timing_args {
   u16 clock ;
   u16 width ;
   u16 height ;
   unsigned char interlace : 1 ;
   unsigned char scaled : 1 ;
   unsigned char pad : 6 ;
};
struct intel_sdvo_get_trained_inputs_response {
   unsigned char input0_trained : 1 ;
   unsigned char input1_trained : 1 ;
   unsigned char pad : 6 ;
};
struct intel_sdvo_in_out_map {
   u16 in0 ;
   u16 in1 ;
};
struct intel_sdvo_set_target_input_args {
   unsigned char target_1 : 1 ;
   unsigned char pad : 7 ;
};
struct intel_sdvo_tv_format {
   unsigned char ntsc_m : 1 ;
   unsigned char ntsc_j : 1 ;
   unsigned char ntsc_443 : 1 ;
   unsigned char pal_b : 1 ;
   unsigned char pal_d : 1 ;
   unsigned char pal_g : 1 ;
   unsigned char pal_h : 1 ;
   unsigned char pal_i : 1 ;
   unsigned char pal_m : 1 ;
   unsigned char pal_n : 1 ;
   unsigned char pal_nc : 1 ;
   unsigned char pal_60 : 1 ;
   unsigned char secam_b : 1 ;
   unsigned char secam_d : 1 ;
   unsigned char secam_g : 1 ;
   unsigned char secam_k : 1 ;
   unsigned char secam_k1 : 1 ;
   unsigned char secam_l : 1 ;
   unsigned char secam_60 : 1 ;
   unsigned char hdtv_std_smpte_240m_1080i_59 : 1 ;
   unsigned char hdtv_std_smpte_240m_1080i_60 : 1 ;
   unsigned char hdtv_std_smpte_260m_1080i_59 : 1 ;
   unsigned char hdtv_std_smpte_260m_1080i_60 : 1 ;
   unsigned char hdtv_std_smpte_274m_1080i_50 : 1 ;
   unsigned char hdtv_std_smpte_274m_1080i_59 : 1 ;
   unsigned char hdtv_std_smpte_274m_1080i_60 : 1 ;
   unsigned char hdtv_std_smpte_274m_1080p_23 : 1 ;
   unsigned char hdtv_std_smpte_274m_1080p_24 : 1 ;
   unsigned char hdtv_std_smpte_274m_1080p_25 : 1 ;
   unsigned char hdtv_std_smpte_274m_1080p_29 : 1 ;
   unsigned char hdtv_std_smpte_274m_1080p_30 : 1 ;
   unsigned char hdtv_std_smpte_274m_1080p_50 : 1 ;
   unsigned char hdtv_std_smpte_274m_1080p_59 : 1 ;
   unsigned char hdtv_std_smpte_274m_1080p_60 : 1 ;
   unsigned char hdtv_std_smpte_295m_1080i_50 : 1 ;
   unsigned char hdtv_std_smpte_295m_1080p_50 : 1 ;
   unsigned char hdtv_std_smpte_296m_720p_59 : 1 ;
   unsigned char hdtv_std_smpte_296m_720p_60 : 1 ;
   unsigned char hdtv_std_smpte_296m_720p_50 : 1 ;
   unsigned char hdtv_std_smpte_293m_480p_59 : 1 ;
   unsigned char hdtv_std_smpte_170m_480i_59 : 1 ;
   unsigned char hdtv_std_iturbt601_576i_50 : 1 ;
   unsigned char hdtv_std_iturbt601_576p_50 : 1 ;
   unsigned char hdtv_std_eia_7702a_480i_60 : 1 ;
   unsigned char hdtv_std_eia_7702a_480p_60 : 1 ;
   unsigned char pad : 3 ;
};
struct intel_sdvo_sdtv_resolution_request {
   unsigned char ntsc_m : 1 ;
   unsigned char ntsc_j : 1 ;
   unsigned char ntsc_443 : 1 ;
   unsigned char pal_b : 1 ;
   unsigned char pal_d : 1 ;
   unsigned char pal_g : 1 ;
   unsigned char pal_h : 1 ;
   unsigned char pal_i : 1 ;
   unsigned char pal_m : 1 ;
   unsigned char pal_n : 1 ;
   unsigned char pal_nc : 1 ;
   unsigned char pal_60 : 1 ;
   unsigned char secam_b : 1 ;
   unsigned char secam_d : 1 ;
   unsigned char secam_g : 1 ;
   unsigned char secam_k : 1 ;
   unsigned char secam_k1 : 1 ;
   unsigned char secam_l : 1 ;
   unsigned char secam_60 : 1 ;
   unsigned char pad : 5 ;
};
struct intel_sdvo_enhancements_reply {
   unsigned char flicker_filter : 1 ;
   unsigned char flicker_filter_adaptive : 1 ;
   unsigned char flicker_filter_2d : 1 ;
   unsigned char saturation : 1 ;
   unsigned char hue : 1 ;
   unsigned char brightness : 1 ;
   unsigned char contrast : 1 ;
   unsigned char overscan_h : 1 ;
   unsigned char overscan_v : 1 ;
   unsigned char hpos : 1 ;
   unsigned char vpos : 1 ;
   unsigned char sharpness : 1 ;
   unsigned char dot_crawl : 1 ;
   unsigned char dither : 1 ;
   unsigned char tv_chroma_filter : 1 ;
   unsigned char tv_luma_filter : 1 ;
};
struct intel_sdvo_encode {
   u8 dvi_rev ;
   u8 hdmi_rev ;
};
struct intel_sdvo {
   struct intel_encoder base ;
   struct i2c_adapter *i2c ;
   u8 slave_addr ;
   struct i2c_adapter ddc ;
   int sdvo_reg ;
   uint16_t controlled_output ;
   struct intel_sdvo_caps caps ;
   int pixel_clock_min ;
   int pixel_clock_max ;
   uint16_t attached_output ;
   uint32_t color_range ;
   bool is_tv ;
   int tv_format_index ;
   bool is_hdmi ;
   bool has_hdmi_monitor ;
   bool has_hdmi_audio ;
   bool is_lvds ;
   struct drm_display_mode *sdvo_lvds_fixed_mode ;
   uint8_t ddc_bus ;
   struct intel_sdvo_dtd input_dtd ;
};
struct intel_sdvo_connector {
   struct intel_connector base ;
   uint16_t output_flag ;
   int force_audio ;
   u8 tv_format_supported[19U] ;
   int format_supported_num ;
   struct drm_property *tv_format ;
   struct drm_property *left ;
   struct drm_property *right ;
   struct drm_property *top ;
   struct drm_property *bottom ;
   struct drm_property *hpos ;
   struct drm_property *vpos ;
   struct drm_property *contrast ;
   struct drm_property *saturation ;
   struct drm_property *hue ;
   struct drm_property *sharpness ;
   struct drm_property *flicker_filter ;
   struct drm_property *flicker_filter_adaptive ;
   struct drm_property *flicker_filter_2d ;
   struct drm_property *tv_chroma_filter ;
   struct drm_property *tv_luma_filter ;
   struct drm_property *dot_crawl ;
   struct drm_property *brightness ;
   u32 left_margin ;
   u32 right_margin ;
   u32 top_margin ;
   u32 bottom_margin ;
   u32 max_hscan ;
   u32 max_vscan ;
   u32 max_hpos ;
   u32 cur_hpos ;
   u32 max_vpos ;
   u32 cur_vpos ;
   u32 cur_brightness ;
   u32 max_brightness ;
   u32 cur_contrast ;
   u32 max_contrast ;
   u32 cur_saturation ;
   u32 max_saturation ;
   u32 cur_hue ;
   u32 max_hue ;
   u32 cur_sharpness ;
   u32 max_sharpness ;
   u32 cur_flicker_filter ;
   u32 max_flicker_filter ;
   u32 cur_flicker_filter_adaptive ;
   u32 max_flicker_filter_adaptive ;
   u32 cur_flicker_filter_2d ;
   u32 max_flicker_filter_2d ;
   u32 cur_tv_chroma_filter ;
   u32 max_tv_chroma_filter ;
   u32 cur_tv_luma_filter ;
   u32 max_tv_luma_filter ;
   u32 cur_dot_crawl ;
   u32 max_dot_crawl ;
};
struct _sdvo_cmd_name {
   u8 cmd ;
   char const *name ;
};
union __anonunion_enhancements_197 {
   struct intel_sdvo_enhancements_reply reply ;
   uint16_t response ;
};
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
struct i2c_algo_bit_data {
   void *data ;
   void (*setsda)(void * , int ) ;
   void (*setscl)(void * , int ) ;
   int (*getsda)(void * ) ;
   int (*getscl)(void * ) ;
   int (*pre_xfer)(struct i2c_adapter * ) ;
   void (*post_xfer)(struct i2c_adapter * ) ;
   int udelay ;
   int timeout ;
};
struct intel_gpio {
   struct i2c_adapter adapter ;
   struct i2c_algo_bit_data algo ;
   struct drm_i915_private *dev_priv ;
   u32 reg ;
};
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
enum hrtimer_restart;
struct intel_tv {
   struct intel_encoder base ;
   int type ;
   char const *tv_format ;
   int margin[4U] ;
   u32 save_TV_H_CTL_1 ;
   u32 save_TV_H_CTL_2 ;
   u32 save_TV_H_CTL_3 ;
   u32 save_TV_V_CTL_1 ;
   u32 save_TV_V_CTL_2 ;
   u32 save_TV_V_CTL_3 ;
   u32 save_TV_V_CTL_4 ;
   u32 save_TV_V_CTL_5 ;
   u32 save_TV_V_CTL_6 ;
   u32 save_TV_V_CTL_7 ;
   u32 save_TV_SC_CTL_1 ;
   u32 save_TV_SC_CTL_2 ;
   u32 save_TV_SC_CTL_3 ;
   u32 save_TV_CSC_Y ;
   u32 save_TV_CSC_Y2 ;
   u32 save_TV_CSC_U ;
   u32 save_TV_CSC_U2 ;
   u32 save_TV_CSC_V ;
   u32 save_TV_CSC_V2 ;
   u32 save_TV_CLR_KNOBS ;
   u32 save_TV_CLR_LEVEL ;
   u32 save_TV_WIN_POS ;
   u32 save_TV_WIN_SIZE ;
   u32 save_TV_FILTER_CTL_1 ;
   u32 save_TV_FILTER_CTL_2 ;
   u32 save_TV_FILTER_CTL_3 ;
   u32 save_TV_H_LUMA[60U] ;
   u32 save_TV_H_CHROMA[60U] ;
   u32 save_TV_V_LUMA[43U] ;
   u32 save_TV_V_CHROMA[43U] ;
   u32 save_TV_DAC ;
   u32 save_TV_CTL ;
};
struct video_levels {
   int blank ;
   int black ;
   int burst ;
};
struct color_conversion {
   u16 ry ;
   u16 gy ;
   u16 by ;
   u16 ay ;
   u16 ru ;
   u16 gu ;
   u16 bu ;
   u16 au ;
   u16 rv ;
   u16 gv ;
   u16 bv ;
   u16 av ;
};
struct tv_mode {
   char const *name ;
   int clock ;
   int refresh ;
   u32 oversample ;
   int hsync_end ;
   int hblank_start ;
   int hblank_end ;
   int htotal ;
   bool progressive ;
   bool trilevel_sync ;
   bool component_only ;
   int vsync_start_f1 ;
   int vsync_start_f2 ;
   int vsync_len ;
   bool veq_ena ;
   int veq_start_f1 ;
   int veq_start_f2 ;
   int veq_len ;
   int vi_end_f1 ;
   int vi_end_f2 ;
   int nbr_end ;
   bool burst_ena ;
   int hburst_start ;
   int hburst_len ;
   int vburst_start_f1 ;
   int vburst_end_f1 ;
   int vburst_start_f2 ;
   int vburst_end_f2 ;
   int vburst_start_f3 ;
   int vburst_end_f3 ;
   int vburst_start_f4 ;
   int vburst_end_f4 ;
   int dda2_size ;
   int dda3_size ;
   int dda1_inc ;
   int dda2_inc ;
   int dda3_inc ;
   u32 sc_reset ;
   bool pal_burst ;
   struct video_levels const *composite_levels ;
   struct video_levels const *svideo_levels ;
   struct color_conversion const *composite_color ;
   struct color_conversion const *svideo_color ;
   u32 const *filter_table ;
   int max_srcw ;
};
struct input_res {
   char const *name ;
   int w ;
   int h ;
};
enum hrtimer_restart;
enum hrtimer_restart;
struct intel_dvo_dev_ops;
struct intel_dvo_dev_ops;
struct intel_dvo_device {
   char const *name ;
   int type ;
   u32 dvo_reg ;
   u32 gpio ;
   int slave_addr ;
   struct intel_dvo_dev_ops const *dev_ops ;
   void *dev_priv ;
   struct i2c_adapter *i2c_bus ;
};
struct intel_dvo_dev_ops {
   bool (*init)(struct intel_dvo_device * , struct i2c_adapter * ) ;
   void (*create_resources)(struct intel_dvo_device * ) ;
   void (*dpms)(struct intel_dvo_device * , int ) ;
   int (*mode_valid)(struct intel_dvo_device * , struct drm_display_mode * ) ;
   bool (*mode_fixup)(struct intel_dvo_device * , struct drm_display_mode * , struct drm_display_mode * ) ;
   void (*prepare)(struct intel_dvo_device * ) ;
   void (*commit)(struct intel_dvo_device * ) ;
   void (*mode_set)(struct intel_dvo_device * , struct drm_display_mode * , struct drm_display_mode * ) ;
   enum drm_connector_status (*detect)(struct intel_dvo_device * ) ;
   struct drm_display_mode *(*get_modes)(struct intel_dvo_device * ) ;
   void (*destroy)(struct intel_dvo_device * ) ;
   void (*dump_regs)(struct intel_dvo_device * ) ;
};
struct intel_dvo {
   struct intel_encoder base ;
   struct intel_dvo_device dev ;
   struct drm_display_mode *panel_fixed_mode ;
   bool panel_wants_dither ;
};
enum hrtimer_restart;
enum hrtimer_restart;
struct pipe_control {
   struct drm_i915_gem_object *obj ;
   u32 volatile *cpu_page ;
   u32 gtt_offset ;
};
enum hrtimer_restart;
enum hrtimer_restart;
struct drm_intel_overlay_put_image {
   __u32 flags ;
   __u32 bo_handle ;
   __u16 stride_Y ;
   __u16 stride_UV ;
   __u32 offset_Y ;
   __u32 offset_U ;
   __u32 offset_V ;
   __u16 src_width ;
   __u16 src_height ;
   __u16 src_scan_width ;
   __u16 src_scan_height ;
   __u32 crtc_id ;
   __u16 dst_x ;
   __u16 dst_y ;
   __u16 dst_width ;
   __u16 dst_height ;
};
struct drm_intel_overlay_attrs {
   __u32 flags ;
   __u32 color_key ;
   __s32 brightness ;
   __u32 contrast ;
   __u32 saturation ;
   __u32 gamma0 ;
   __u32 gamma1 ;
   __u32 gamma2 ;
   __u32 gamma3 ;
   __u32 gamma4 ;
   __u32 gamma5 ;
};
struct overlay_registers {
   u32 OBUF_0Y ;
   u32 OBUF_1Y ;
   u32 OBUF_0U ;
   u32 OBUF_0V ;
   u32 OBUF_1U ;
   u32 OBUF_1V ;
   u32 OSTRIDE ;
   u32 YRGB_VPH ;
   u32 UV_VPH ;
   u32 HORZ_PH ;
   u32 INIT_PHS ;
   u32 DWINPOS ;
   u32 DWINSZ ;
   u32 SWIDTH ;
   u32 SWIDTHSW ;
   u32 SHEIGHT ;
   u32 YRGBSCALE ;
   u32 UVSCALE ;
   u32 OCLRC0 ;
   u32 OCLRC1 ;
   u32 DCLRKV ;
   u32 DCLRKM ;
   u32 SCLRKVH ;
   u32 SCLRKVL ;
   u32 SCLRKEN ;
   u32 OCONFIG ;
   u32 OCMD ;
   u32 RESERVED1 ;
   u32 OSTART_0Y ;
   u32 OSTART_1Y ;
   u32 OSTART_0U ;
   u32 OSTART_0V ;
   u32 OSTART_1U ;
   u32 OSTART_1V ;
   u32 OTILEOFF_0Y ;
   u32 OTILEOFF_1Y ;
   u32 OTILEOFF_0U ;
   u32 OTILEOFF_0V ;
   u32 OTILEOFF_1U ;
   u32 OTILEOFF_1V ;
   u32 FASTHSCALE ;
   u32 UVSCALEV ;
   u32 RESERVEDC[86U] ;
   u16 Y_VCOEFS[51U] ;
   u16 RESERVEDD[77U] ;
   u16 Y_HCOEFS[85U] ;
   u16 RESERVEDE[171U] ;
   u16 UV_VCOEFS[51U] ;
   u16 RESERVEDF[77U] ;
   u16 UV_HCOEFS[51U] ;
   u16 RESERVEDG[77U] ;
};
struct intel_overlay {
   struct drm_device *dev ;
   struct intel_crtc *crtc ;
   struct drm_i915_gem_object *vid_bo ;
   struct drm_i915_gem_object *old_vid_bo ;
   int active ;
   int pfit_active ;
   u32 pfit_vscale_ratio ;
   u32 color_key ;
   u32 brightness ;
   u32 contrast ;
   u32 saturation ;
   u32 old_xscale ;
   u32 old_yscale ;
   u32 flip_addr ;
   struct drm_i915_gem_object *reg_bo ;
   uint32_t last_flip_req ;
   void (*flip_tail)(struct intel_overlay * ) ;
};
struct put_image_params {
   int format ;
   short dst_x ;
   short dst_y ;
   short dst_w ;
   short dst_h ;
   short src_w ;
   short src_scan_h ;
   short src_scan_w ;
   short src_h ;
   short stride_Y ;
   short stride_UV ;
   int offset_Y ;
   int offset_U ;
   int offset_V ;
};
struct intel_overlay_error_state {
   struct overlay_registers regs ;
   unsigned long base ;
   u32 dovsta ;
   u32 isr ;
};
enum hrtimer_restart;
enum hrtimer_restart;
struct acpi_device_id {
   __u8 id[16U] ;
   kernel_ulong_t driver_data ;
};
typedef u64 acpi_size;
typedef u64 acpi_io_address;
typedef u64 acpi_physical_address;
typedef u32 acpi_status;
typedef char *acpi_string;
typedef void *acpi_handle;
typedef u32 acpi_object_type;
struct __anonstruct_integer_155 {
   acpi_object_type type ;
   u64 value ;
};
struct __anonstruct_string_156 {
   acpi_object_type type ;
   u32 length ;
   char *pointer ;
};
struct __anonstruct_buffer_157 {
   acpi_object_type type ;
   u32 length ;
   u8 *pointer ;
};
union acpi_object;
union acpi_object;
struct __anonstruct_package_158 {
   acpi_object_type type ;
   u32 count ;
   union acpi_object *elements ;
};
struct __anonstruct_reference_159 {
   acpi_object_type type ;
   acpi_object_type actual_type ;
   acpi_handle handle ;
};
struct __anonstruct_processor_160 {
   acpi_object_type type ;
   u32 proc_id ;
   acpi_io_address pblk_address ;
   u32 pblk_length ;
};
struct __anonstruct_power_resource_161 {
   acpi_object_type type ;
   u32 system_level ;
   u32 resource_order ;
};
union acpi_object {
   acpi_object_type type ;
   struct __anonstruct_integer_155 integer ;
   struct __anonstruct_string_156 string ;
   struct __anonstruct_buffer_157 buffer ;
   struct __anonstruct_package_158 package ;
   struct __anonstruct_reference_159 reference ;
   struct __anonstruct_processor_160 processor ;
   struct __anonstruct_power_resource_161 power_resource ;
};
struct acpi_object_list {
   u32 count ;
   union acpi_object *pointer ;
};
struct acpi_handle_list {
   u32 count ;
   acpi_handle handles[10U] ;
};
enum acpi_bus_removal_type {
    ACPI_BUS_REMOVAL_NORMAL = 0,
    ACPI_BUS_REMOVAL_EJECT = 1,
    ACPI_BUS_REMOVAL_SUPRISE = 2,
    ACPI_BUS_REMOVAL_TYPE_COUNT = 3
} ;
struct acpi_driver;
struct acpi_driver;
struct acpi_device;
struct acpi_device;
struct acpi_bus_ops {
   unsigned char acpi_op_add : 1 ;
   unsigned char acpi_op_start : 1 ;
};
struct acpi_device_ops {
   int (*add)(struct acpi_device * ) ;
   int (*remove)(struct acpi_device * , int ) ;
   int (*start)(struct acpi_device * ) ;
   int (*suspend)(struct acpi_device * , pm_message_t ) ;
   int (*resume)(struct acpi_device * ) ;
   int (*bind)(struct acpi_device * ) ;
   int (*unbind)(struct acpi_device * ) ;
   void (*notify)(struct acpi_device * , u32 ) ;
};
struct acpi_driver {
   char name[80U] ;
   char class[80U] ;
   struct acpi_device_id const *ids ;
   unsigned int flags ;
   struct acpi_device_ops ops ;
   struct device_driver drv ;
   struct module *owner ;
};
struct acpi_device_status {
   unsigned char present : 1 ;
   unsigned char enabled : 1 ;
   unsigned char show_in_ui : 1 ;
   unsigned char functional : 1 ;
   unsigned char battery_present : 1 ;
   unsigned int reserved : 27 ;
};
struct acpi_device_flags {
   unsigned char dynamic_status : 1 ;
   unsigned char bus_address : 1 ;
   unsigned char removable : 1 ;
   unsigned char ejectable : 1 ;
   unsigned char lockable : 1 ;
   unsigned char suprise_removal_ok : 1 ;
   unsigned char power_manageable : 1 ;
   unsigned char performance_manageable : 1 ;
   unsigned int reserved : 24 ;
};
struct acpi_device_dir {
   struct proc_dir_entry *entry ;
};
typedef char acpi_bus_id[8U];
typedef unsigned long acpi_bus_address;
typedef char acpi_device_name[40U];
typedef char acpi_device_class[20U];
struct acpi_device_pnp {
   acpi_bus_id bus_id ;
   acpi_bus_address bus_address ;
   char *unique_id ;
   struct list_head ids ;
   acpi_device_name device_name ;
   acpi_device_class device_class ;
};
struct acpi_device_power_flags {
   unsigned char explicit_get : 1 ;
   unsigned char power_resources : 1 ;
   unsigned char inrush_current : 1 ;
   unsigned char power_removed : 1 ;
   unsigned int reserved : 28 ;
};
struct __anonstruct_flags_170 {
   unsigned char valid : 1 ;
   unsigned char explicit_set : 1 ;
   unsigned char reserved : 6 ;
};
struct acpi_device_power_state {
   struct __anonstruct_flags_170 flags ;
   int power ;
   int latency ;
   struct acpi_handle_list resources ;
};
struct acpi_device_power {
   int state ;
   struct acpi_device_power_flags flags ;
   struct acpi_device_power_state states[5U] ;
};
struct acpi_device_perf_flags {
   u8 reserved ;
};
struct __anonstruct_flags_171 {
   unsigned char valid : 1 ;
   unsigned char reserved : 7 ;
};
struct acpi_device_perf_state {
   struct __anonstruct_flags_171 flags ;
   u8 power ;
   u8 performance ;
   int latency ;
};
struct acpi_device_perf {
   int state ;
   struct acpi_device_perf_flags flags ;
   int state_count ;
   struct acpi_device_perf_state *states ;
};
struct acpi_device_wakeup_flags {
   unsigned char valid : 1 ;
   unsigned char run_wake : 1 ;
   unsigned char notifier_present : 1 ;
};
struct acpi_device_wakeup {
   acpi_handle gpe_device ;
   u64 gpe_number ;
   u64 sleep_state ;
   struct acpi_handle_list resources ;
   struct acpi_device_wakeup_flags flags ;
   int prepare_count ;
};
struct acpi_device {
   int device_type ;
   acpi_handle handle ;
   struct acpi_device *parent ;
   struct list_head children ;
   struct list_head node ;
   struct list_head wakeup_list ;
   struct acpi_device_status status ;
   struct acpi_device_flags flags ;
   struct acpi_device_pnp pnp ;
   struct acpi_device_power power ;
   struct acpi_device_wakeup wakeup ;
   struct acpi_device_perf performance ;
   struct acpi_device_dir dir ;
   struct acpi_device_ops ops ;
   struct acpi_driver *driver ;
   void *driver_data ;
   struct device dev ;
   struct acpi_bus_ops bus_ops ;
   enum acpi_bus_removal_type removal_type ;
};
struct opregion_header {
   u8 signature[16U] ;
   u32 size ;
   u32 opregion_ver ;
   u8 bios_ver[32U] ;
   u8 vbios_ver[16U] ;
   u8 driver_ver[16U] ;
   u32 mboxes ;
   u8 reserved[164U] ;
};
struct opregion_acpi {
   u32 drdy ;
   u32 csts ;
   u32 cevt ;
   u8 rsvd1[20U] ;
   u32 didl[8U] ;
   u32 cpdl[8U] ;
   u32 cadl[8U] ;
   u32 nadl[8U] ;
   u32 aslp ;
   u32 tidx ;
   u32 chpd ;
   u32 clid ;
   u32 cdck ;
   u32 sxsw ;
   u32 evts ;
   u32 cnot ;
   u32 nrdy ;
   u8 rsvd2[60U] ;
};
struct opregion_swsci {
   u32 scic ;
   u32 parm ;
   u32 dslp ;
   u8 rsvd[244U] ;
};
struct opregion_asle {
   u32 ardy ;
   u32 aslc ;
   u32 tche ;
   u32 alsi ;
   u32 bclp ;
   u32 pfit ;
   u32 cblv ;
   u16 bclm[20U] ;
   u32 cpfm ;
   u32 epfm ;
   u8 plut[74U] ;
   u32 pfmb ;
   u8 rsvd[102U] ;
};
enum hrtimer_restart;
enum hrtimer_restart;
struct ch7xxx_id_struct {
   uint8_t vid ;
   char *name ;
};
struct ch7xxx_priv {
   bool quiet ;
};
enum hrtimer_restart;
enum hrtimer_restart;
struct ch7017_priv {
   uint8_t dummy ;
};
enum hrtimer_restart;
enum hrtimer_restart;
struct ivch_priv {
   bool quiet ;
   uint16_t width ;
   uint16_t height ;
};
enum hrtimer_restart;
enum hrtimer_restart;
struct tfp410_priv {
   bool quiet ;
};
enum hrtimer_restart;
enum hrtimer_restart;
struct sil164_priv {
   bool quiet ;
};
enum hrtimer_restart;
enum hrtimer_restart;
typedef int drm_ioctl_compat_t(struct file * , unsigned int , unsigned long );
struct _drm_i915_batchbuffer32 {
   int start ;
   int used ;
   int DR1 ;
   int DR4 ;
   int num_cliprects ;
   u32 cliprects ;
};
typedef struct _drm_i915_batchbuffer32 drm_i915_batchbuffer32_t;
struct _drm_i915_cmdbuffer32 {
   u32 buf ;
   int sz ;
   int DR1 ;
   int DR4 ;
   int num_cliprects ;
   u32 cliprects ;
};
typedef struct _drm_i915_cmdbuffer32 drm_i915_cmdbuffer32_t;
struct drm_i915_irq_emit32 {
   u32 irq_seq ;
};
typedef struct drm_i915_irq_emit32 drm_i915_irq_emit32_t;
struct drm_i915_getparam32 {
   int param ;
   u32 value ;
};
typedef struct drm_i915_getparam32 drm_i915_getparam32_t;
struct drm_i915_mem_alloc32 {
   int region ;
   int alignment ;
   int size ;
   u32 region_offset ;
};
typedef struct drm_i915_mem_alloc32 drm_i915_mem_alloc32_t;
enum hrtimer_restart;
enum hrtimer_restart;
struct acpi_buffer {
   acpi_size length ;
   void *pointer ;
};
struct intel_dsm_priv {
   acpi_handle dhandle ;
};
void *__builtin_memcpy(void * , void const * , unsigned long ) ;
void *__builtin_alloca(unsigned long ) ;
unsigned long __builtin_object_size(void * , int ) ;
long __builtin_expect(long , long ) ;
extern void warn_slowpath_null(char const * , int ) ;
extern void __bad_percpu_size(void) ;
__inline static int atomic_read(atomic_t const *v )
{ int const *__cil_tmp2 ;
  int volatile *__cil_tmp3 ;
  int volatile __cil_tmp4 ;

  {
  {
  __cil_tmp2 = & v->counter;
  __cil_tmp3 = (int volatile *)__cil_tmp2;
  __cil_tmp4 = *__cil_tmp3;
  return ((int )__cil_tmp4);
  }
}
}
__inline static int atomic_dec_and_test(atomic_t *v )
{ unsigned char c ;
  unsigned int __cil_tmp3 ;

  {
  __asm__ volatile (".section .smp_locks,\"a\"\n.balign 4\n.long 671f - .\n.previous\n671:\n\tlock; decl %0; sete %1": "+m" (v->counter),
                       "=qm" (c): : "memory");
  {
  __cil_tmp3 = (unsigned int )c;
  return (__cil_tmp3 != 0U);
  }
}
}
__inline static int atomic_add_return(int i , atomic_t *v )
{ int __i ;

  {
  __i = i;
  __asm__ volatile (".section .smp_locks,\"a\"\n.balign 4\n.long 671f - .\n.previous\n671:\n\tlock; xaddl %0, %1": "+r" (i),
                       "+m" (v->counter): : "memory");
  return (i + __i);
}
}
extern unsigned long kernel_stack ;
__inline static struct thread_info *current_thread_info(void)
{ struct thread_info *ti ;
  unsigned long pfo_ret__ ;
  unsigned long __cil_tmp3 ;

  {
  if (1) {
    goto case_8;
  } else {
    goto switch_default;
    if (0) {
      __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "p" (& kernel_stack));
      goto ldv_5782;
      __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "p" (& kernel_stack));
      goto ldv_5782;
      __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "p" (& kernel_stack));
      goto ldv_5782;
      case_8:
      __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "p" (& kernel_stack));
      goto ldv_5782;
      switch_default:
      {
      __bad_percpu_size();
      }
    } else {

    }
  }
  ldv_5782:
  __cil_tmp3 = pfo_ret__ - 8152UL;
  ti = (struct thread_info *)__cil_tmp3;
  return (ti);
}
}
extern void lockdep_rcu_dereference(char const * , int ) ;
extern unsigned long get_seconds(void) ;
__inline static int mutex_is_locked(struct mutex *lock )
{ int tmp ;
  atomic_t *__cil_tmp3 ;
  atomic_t const *__cil_tmp4 ;

  {
  {
  __cil_tmp3 = & lock->count;
  __cil_tmp4 = (atomic_t const *)__cil_tmp3;
  tmp = atomic_read(__cil_tmp4);
  }
  return (tmp != 1);
}
}
extern void mutex_lock_nested(struct mutex * , unsigned int ) ;
extern int mutex_trylock(struct mutex * ) ;
extern void mutex_unlock(struct mutex * ) ;
extern unsigned long volatile jiffies ;
extern unsigned long msecs_to_jiffies(unsigned int ) ;
__inline static unsigned int readl(void const volatile *addr )
{ unsigned int ret ;
  unsigned int volatile *__cil_tmp3 ;

  {
  __cil_tmp3 = (unsigned int volatile *)addr;
  __asm__ volatile ("movl %1,%0": "=r" (ret): "m" (*__cil_tmp3): "memory");
  return (ret);
}
}
__inline static void writel(unsigned int val , void volatile *addr )
{ unsigned int volatile *__cil_tmp3 ;

  {
  __cil_tmp3 = (unsigned int volatile *)addr;
  __asm__ volatile ("movl %0,%1": : "r" (val), "m" (*__cil_tmp3): "memory");
  return;
}
}
extern int cpu_number ;
extern int debug_lockdep_rcu_enabled(void) ;
__inline static int rcu_read_lock_sched_held(void)
{

  {
  return (1);
}
}
__inline static void rcu_read_lock_sched_notrace(void)
{

  {
  return;
}
}
__inline static bool static_branch(struct jump_label_key *key )
{ int tmp ;
  long tmp___0 ;
  atomic_t *__cil_tmp4 ;
  atomic_t const *__cil_tmp5 ;
  int __cil_tmp6 ;
  long __cil_tmp7 ;

  {
  {
  __cil_tmp4 = & key->enabled;
  __cil_tmp5 = (atomic_t const *)__cil_tmp4;
  tmp = atomic_read(__cil_tmp5);
  __cil_tmp6 = tmp != 0;
  __cil_tmp7 = (long )__cil_tmp6;
  tmp___0 = __builtin_expect(__cil_tmp7, 0L);
  }
  if (tmp___0 != 0L) {
    return ((bool )1);
  } else {

  }
  return ((bool )0);
}
}
extern struct module __this_module ;
int ldv_try_module_get(struct module *module ) ;
void ldv_module_get(struct module *module ) ;
void ldv_module_put(struct module *module ) ;
unsigned int ldv_module_refcount(void) ;
void ldv_module_put_and_exit(void) ;
extern void *dev_get_drvdata(struct device const * ) ;
extern int dev_err(struct device const * , char const * , ...) ;
extern void pci_dev_put(struct pci_dev * ) ;
extern struct pci_dev *pci_get_class(unsigned int , struct pci_dev * ) ;
extern int pci_bus_read_config_byte(struct pci_bus * , unsigned int , int , u8 * ) ;
extern int pci_bus_write_config_byte(struct pci_bus * , unsigned int , int , u8 ) ;
__inline static int pci_read_config_byte(struct pci_dev *dev , int where , u8 *val )
{ int tmp ;
  struct pci_bus *__cil_tmp5 ;
  unsigned int __cil_tmp6 ;

  {
  {
  __cil_tmp5 = dev->bus;
  __cil_tmp6 = dev->devfn;
  tmp = pci_bus_read_config_byte(__cil_tmp5, __cil_tmp6, where, val);
  }
  return (tmp);
}
}
__inline static int pci_write_config_byte(struct pci_dev *dev , int where , u8 val )
{ int tmp ;
  struct pci_bus *__cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  int __cil_tmp7 ;
  u8 __cil_tmp8 ;

  {
  {
  __cil_tmp5 = dev->bus;
  __cil_tmp6 = dev->devfn;
  __cil_tmp7 = (int )val;
  __cil_tmp8 = (u8 )__cil_tmp7;
  tmp = pci_bus_write_config_byte(__cil_tmp5, __cil_tmp6, where, __cil_tmp8);
  }
  return (tmp);
}
}
extern int pci_enable_device(struct pci_dev * ) ;
extern void pci_disable_device(struct pci_dev * ) ;
extern void pci_set_master(struct pci_dev * ) ;
extern int pci_save_state(struct pci_dev * ) ;
extern int pci_set_power_state(struct pci_dev * , pci_power_t ) ;
__inline static void *pci_get_drvdata(struct pci_dev *pdev )
{ void *tmp ;
  struct device *__cil_tmp3 ;
  struct device const *__cil_tmp4 ;

  {
  {
  __cil_tmp3 = & pdev->dev;
  __cil_tmp4 = (struct device const *)__cil_tmp3;
  tmp = dev_get_drvdata(__cil_tmp4);
  }
  return (tmp);
}
}
extern void __const_udelay(unsigned long ) ;
extern void msleep(unsigned int ) ;
extern void drm_ut_debug_printk(unsigned int , char const * , char const * ,
                                char const * , ...) ;
extern int drm_err(char const * , char const * , ...) ;
extern atomic_t kgdb_active ;
extern void drm_mode_config_reset(struct drm_device * ) ;
__inline static int drm_core_check_feature(struct drm_device *dev , int feature )
{ u32 __cil_tmp3 ;
  struct drm_driver *__cil_tmp4 ;
  u32 __cil_tmp5 ;
  unsigned int __cil_tmp6 ;

  {
  {
  __cil_tmp3 = (u32 )feature;
  __cil_tmp4 = dev->driver;
  __cil_tmp5 = __cil_tmp4->driver_features;
  __cil_tmp6 = __cil_tmp5 & __cil_tmp3;
  return (__cil_tmp6 != 0U);
  }
}
}
extern long drm_ioctl(struct file * , unsigned int , unsigned long ) ;
extern int drm_irq_install(struct drm_device * ) ;
extern int drm_irq_uninstall(struct drm_device * ) ;
struct tracepoint __tracepoint_i915_reg_rw ;
__inline static void trace_i915_reg_rw(bool write , u32 reg , u64 val , int len )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp13 ;
  struct tracepoint_func **__cil_tmp14 ;
  struct tracepoint_func * volatile *__cil_tmp15 ;
  struct tracepoint_func * volatile __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  struct tracepoint_func *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void (*__cil_tmp22)(void * , bool , u32 , u64 , int ) ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  void *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;

  {
  {
  __cil_tmp13 = & __tracepoint_i915_reg_rw.key;
  tmp___1 = static_branch(__cil_tmp13);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp14 = & __tracepoint_i915_reg_rw.funcs;
    __cil_tmp15 = (struct tracepoint_func * volatile *)__cil_tmp14;
    __cil_tmp16 = *__cil_tmp15;
    _________p1 = (struct tracepoint_func *)__cil_tmp16;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp17 = (int const )411;
          __cil_tmp18 = (int )__cil_tmp17;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp18);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp19 = (struct tracepoint_func *)0;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    __cil_tmp21 = (unsigned long )it_func_ptr;
    if (__cil_tmp21 != __cil_tmp20) {
      ldv_36536:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp22 = (void (*)(void * , bool , u32 , u64 , int ))it_func;
      __cil_tmp23 = (int )write;
      __cil_tmp24 = (bool )__cil_tmp23;
      (*__cil_tmp22)(__data, __cil_tmp24, reg, val, len);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp25 = (void *)0;
      __cil_tmp26 = (unsigned long )__cil_tmp25;
      __cil_tmp27 = it_func_ptr->func;
      __cil_tmp28 = (unsigned long )__cil_tmp27;
      if (__cil_tmp28 != __cil_tmp26) {
        goto ldv_36536;
      } else {
        goto ldv_36537;
      }
      }
      ldv_36537: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
struct drm_ioctl_desc i915_ioctls[42U] ;
int i915_max_ioctl ;
unsigned int i915_fbpercrtc ;
int i915_panel_ignore_lid ;
unsigned int i915_powersave ;
unsigned int i915_semaphores ;
unsigned int i915_lvds_downclock ;
unsigned int i915_panel_use_ssc ;
int i915_vbt_sdvo_panel_type ;
unsigned int i915_enable_rc6 ;
unsigned int i915_enable_fbc ;
int i915_suspend(struct drm_device *dev , pm_message_t state ) ;
int i915_resume(struct drm_device *dev ) ;
int i915_master_create(struct drm_device *dev , struct drm_master *master ) ;
void i915_master_destroy(struct drm_device *dev , struct drm_master *master ) ;
int i915_driver_load(struct drm_device *dev , unsigned long flags ) ;
int i915_driver_unload(struct drm_device *dev ) ;
int i915_driver_open(struct drm_device *dev , struct drm_file *file ) ;
void i915_driver_lastclose(struct drm_device *dev ) ;
void i915_driver_preclose(struct drm_device *dev , struct drm_file *file_priv ) ;
void i915_driver_postclose(struct drm_device *dev , struct drm_file *file ) ;
int i915_driver_device_is_agp(struct drm_device *dev ) ;
long i915_compat_ioctl(struct file *filp , unsigned int cmd , unsigned long arg ) ;
int i915_reset(struct drm_device *dev , u8 flags ) ;
int i915_gem_init_object(struct drm_gem_object *obj ) ;
void i915_gem_free_object(struct drm_gem_object *gem_obj ) ;
int i915_gem_dumb_create(struct drm_file *file , struct drm_device *dev , struct drm_mode_create_dumb *args ) ;
int i915_gem_mmap_gtt(struct drm_file *file , struct drm_device *dev , uint32_t handle ,
                      uint64_t *offset ) ;
int i915_gem_dumb_destroy(struct drm_file *file , struct drm_device *dev , uint32_t handle ) ;
void i915_gem_reset(struct drm_device *dev ) ;
int i915_gem_init_ringbuffer(struct drm_device *dev ) ;
int i915_gem_idle(struct drm_device *dev ) ;
int i915_gem_fault(struct vm_area_struct *vma , struct vm_fault *vmf ) ;
void i915_gem_restore_gtt_mappings(struct drm_device *dev ) ;
int i915_debugfs_init(struct drm_minor *minor ) ;
void i915_debugfs_cleanup(struct drm_minor *minor ) ;
int i915_save_state(struct drm_device *dev ) ;
int i915_restore_state(struct drm_device *dev ) ;
__inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter )
{ struct i2c_adapter const *__mptr ;
  struct i2c_adapter *__cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  struct intel_gmbus *__cil_tmp5 ;
  struct i2c_adapter *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  int __cil_tmp8 ;

  {
  __mptr = (struct i2c_adapter const *)adapter;
  {
  __cil_tmp3 = (struct i2c_adapter *)0;
  __cil_tmp4 = (unsigned long )__cil_tmp3;
  __cil_tmp5 = (struct intel_gmbus *)__mptr;
  __cil_tmp6 = __cil_tmp5->force_bit;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = __cil_tmp7 != __cil_tmp4;
  return ((bool )__cil_tmp8);
  }
}
}
int intel_opregion_setup(struct drm_device *dev ) ;
void intel_opregion_init(struct drm_device *dev ) ;
void intel_opregion_fini(struct drm_device *dev ) ;
void ironlake_enable_rc6(struct drm_device *dev ) ;
void intel_detect_pch(struct drm_device *dev ) ;
void gen6_gt_force_wake_get(struct drm_i915_private *dev_priv ) ;
void gen6_gt_force_wake_put(struct drm_i915_private *dev_priv ) ;
void __gen6_gt_wait_for_fifo(struct drm_i915_private *dev_priv ) ;
__inline static u32 i915_read32(struct drm_i915_private *dev_priv , u32 reg )
{ u32 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = 0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readl(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readl(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readl(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readl(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw(__cil_tmp24, reg, __cil_tmp25, 4);
  }
  return (val);
}
}
__inline static void i915_write32(struct drm_i915_private *dev_priv , u32 reg , u32 val )
{ bool __cil_tmp4 ;
  u64 __cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  void *__cil_tmp11 ;
  void volatile *__cil_tmp12 ;
  void volatile *__cil_tmp13 ;

  {
  {
  __cil_tmp4 = (bool )1;
  __cil_tmp5 = (u64 )val;
  trace_i915_reg_rw(__cil_tmp4, reg, __cil_tmp5, 4);
  }
  {
  __cil_tmp6 = dev_priv->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        __gen6_gt_wait_for_fifo(dev_priv);
        }
      } else {

      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp10 = (unsigned long )reg;
  __cil_tmp11 = dev_priv->regs;
  __cil_tmp12 = (void volatile *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 + __cil_tmp10;
  writel(val, __cil_tmp13);
  }
  return;
}
}
extern int drm_helper_resume_force_mode(struct drm_device * ) ;
extern void drm_kms_helper_poll_disable(struct drm_device * ) ;
extern void drm_kms_helper_poll_enable(struct drm_device * ) ;
unsigned int i915_fbpercrtc = 0U;
int i915_panel_ignore_lid = 0;
unsigned int i915_powersave = 1U;
unsigned int i915_semaphores = 0U;
unsigned int i915_enable_rc6 = 0U;
unsigned int i915_enable_fbc = 0U;
unsigned int i915_lvds_downclock = 0U;
unsigned int i915_panel_use_ssc = 1U;
int i915_vbt_sdvo_panel_type = -1;
static bool i915_try_reset = (bool )1;
struct pci_device_id const __mod_pci_device_table ;
void intel_detect_pch(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct pci_dev *pch ;
  int id ;
  void *__cil_tmp5 ;
  struct pci_dev *__cil_tmp6 ;
  struct pci_dev *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned short __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned short __cil_tmp12 ;
  int __cil_tmp13 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  __cil_tmp6 = (struct pci_dev *)0;
  pch = pci_get_class(393472U, __cil_tmp6);
  }
  {
  __cil_tmp7 = (struct pci_dev *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = (unsigned long )pch;
  if (__cil_tmp9 != __cil_tmp8) {
    {
    __cil_tmp10 = pch->vendor;
    __cil_tmp11 = (unsigned int )__cil_tmp10;
    if (__cil_tmp11 == 32902U) {
      __cil_tmp12 = pch->device;
      __cil_tmp13 = (int )__cil_tmp12;
      id = __cil_tmp13 & 65280;
      if (id == 15104) {
        {
        dev_priv->pch_type = (enum intel_pch )0;
        drm_ut_debug_printk(4U, "drm", "intel_detect_pch", "Found Ibex Peak PCH\n");
        }
      } else
      if (id == 7168) {
        {
        dev_priv->pch_type = (enum intel_pch )1;
        drm_ut_debug_printk(4U, "drm", "intel_detect_pch", "Found CougarPoint PCH\n");
        }
      } else
      if (id == 7680) {
        {
        dev_priv->pch_type = (enum intel_pch )1;
        drm_ut_debug_printk(4U, "drm", "intel_detect_pch", "Found PatherPoint PCH\n");
        }
      } else {

      }
    } else {

    }
    }
    {
    pci_dev_put(pch);
    }
  } else {

  }
  }
  return;
}
}
static void __gen6_gt_force_wake_get(struct drm_i915_private *dev_priv )
{ int count ;
  int tmp ;
  unsigned int tmp___0 ;
  int tmp___1 ;
  unsigned int tmp___2 ;
  void *__cil_tmp7 ;
  void const volatile *__cil_tmp8 ;
  void const volatile *__cil_tmp9 ;
  int __cil_tmp10 ;
  void *__cil_tmp11 ;
  void volatile *__cil_tmp12 ;
  void volatile *__cil_tmp13 ;
  void *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  void const volatile *__cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned int __cil_tmp20 ;

  {
  count = 0;
  goto ldv_37927;
  ldv_37926:
  {
  __const_udelay(42950UL);
  }
  ldv_37927:
  tmp = count;
  count = count + 1;
  if (tmp <= 49) {
    {
    __cil_tmp7 = dev_priv->regs;
    __cil_tmp8 = (void const volatile *)__cil_tmp7;
    __cil_tmp9 = __cil_tmp8 + 1245328U;
    tmp___0 = readl(__cil_tmp9);
    }
    {
    __cil_tmp10 = (int )tmp___0;
    if (__cil_tmp10 & 1) {
      goto ldv_37926;
    } else {
      goto ldv_37928;
    }
    }
  } else {
    goto ldv_37928;
  }
  ldv_37928:
  {
  __cil_tmp11 = dev_priv->regs;
  __cil_tmp12 = (void volatile *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 + 41356U;
  writel(1U, __cil_tmp13);
  __cil_tmp14 = dev_priv->regs;
  __cil_tmp15 = (void const volatile *)__cil_tmp14;
  __cil_tmp16 = __cil_tmp15 + 41356U;
  readl(__cil_tmp16);
  count = 0;
  }
  goto ldv_37930;
  ldv_37929:
  {
  __const_udelay(42950UL);
  }
  ldv_37930:
  tmp___1 = count;
  count = count + 1;
  if (tmp___1 <= 49) {
    {
    __cil_tmp17 = dev_priv->regs;
    __cil_tmp18 = (void const volatile *)__cil_tmp17;
    __cil_tmp19 = __cil_tmp18 + 1245328U;
    tmp___2 = readl(__cil_tmp19);
    }
    {
    __cil_tmp20 = tmp___2 & 1U;
    if (__cil_tmp20 == 0U) {
      goto ldv_37929;
    } else {
      goto ldv_37931;
    }
    }
  } else {
    goto ldv_37931;
  }
  ldv_37931: ;
  return;
}
}
void gen6_gt_force_wake_get(struct drm_i915_private *dev_priv )
{ int __ret_warn_on ;
  int tmp ;
  long tmp___0 ;
  int tmp___1 ;
  struct drm_device *__cil_tmp6 ;
  struct mutex *__cil_tmp7 ;
  int __cil_tmp8 ;
  long __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  long __cil_tmp13 ;
  atomic_t *__cil_tmp14 ;

  {
  {
  __cil_tmp6 = dev_priv->dev;
  __cil_tmp7 = & __cil_tmp6->struct_mutex;
  tmp = mutex_is_locked(__cil_tmp7);
  __ret_warn_on = tmp == 0;
  __cil_tmp8 = __ret_warn_on != 0;
  __cil_tmp9 = (long )__cil_tmp8;
  tmp___0 = __builtin_expect(__cil_tmp9, 0L);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp10 = (int const )330;
    __cil_tmp11 = (int )__cil_tmp10;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_drv.c.p",
                       __cil_tmp11);
    }
  } else {

  }
  {
  __cil_tmp12 = __ret_warn_on != 0;
  __cil_tmp13 = (long )__cil_tmp12;
  __builtin_expect(__cil_tmp13, 0L);
  __cil_tmp14 = & dev_priv->forcewake_count;
  tmp___1 = atomic_add_return(1, __cil_tmp14);
  }
  if (tmp___1 == 1) {
    {
    __gen6_gt_force_wake_get(dev_priv);
    }
  } else {

  }
  return;
}
}
static void __gen6_gt_force_wake_put(struct drm_i915_private *dev_priv )
{ void *__cil_tmp2 ;
  void volatile *__cil_tmp3 ;
  void volatile *__cil_tmp4 ;
  void *__cil_tmp5 ;
  void const volatile *__cil_tmp6 ;
  void const volatile *__cil_tmp7 ;

  {
  {
  __cil_tmp2 = dev_priv->regs;
  __cil_tmp3 = (void volatile *)__cil_tmp2;
  __cil_tmp4 = __cil_tmp3 + 41356U;
  writel(0U, __cil_tmp4);
  __cil_tmp5 = dev_priv->regs;
  __cil_tmp6 = (void const volatile *)__cil_tmp5;
  __cil_tmp7 = __cil_tmp6 + 41356U;
  readl(__cil_tmp7);
  }
  return;
}
}
void gen6_gt_force_wake_put(struct drm_i915_private *dev_priv )
{ int __ret_warn_on ;
  int tmp ;
  long tmp___0 ;
  int tmp___1 ;
  struct drm_device *__cil_tmp6 ;
  struct mutex *__cil_tmp7 ;
  int __cil_tmp8 ;
  long __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  long __cil_tmp13 ;
  atomic_t *__cil_tmp14 ;

  {
  {
  __cil_tmp6 = dev_priv->dev;
  __cil_tmp7 = & __cil_tmp6->struct_mutex;
  tmp = mutex_is_locked(__cil_tmp7);
  __ret_warn_on = tmp == 0;
  __cil_tmp8 = __ret_warn_on != 0;
  __cil_tmp9 = (long )__cil_tmp8;
  tmp___0 = __builtin_expect(__cil_tmp9, 0L);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp10 = (int const )348;
    __cil_tmp11 = (int )__cil_tmp10;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_drv.c.p",
                       __cil_tmp11);
    }
  } else {

  }
  {
  __cil_tmp12 = __ret_warn_on != 0;
  __cil_tmp13 = (long )__cil_tmp12;
  __builtin_expect(__cil_tmp13, 0L);
  __cil_tmp14 = & dev_priv->forcewake_count;
  tmp___1 = atomic_dec_and_test(__cil_tmp14);
  }
  if (tmp___1 != 0) {
    {
    __gen6_gt_force_wake_put(dev_priv);
    }
  } else {

  }
  return;
}
}
void __gen6_gt_wait_for_fifo(struct drm_i915_private *dev_priv )
{ int loop ;
  u32 fifo ;
  unsigned int tmp ;
  int tmp___0 ;
  void *__cil_tmp6 ;
  void const volatile *__cil_tmp7 ;
  void const volatile *__cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;

  {
  {
  loop = 500;
  __cil_tmp6 = dev_priv->regs;
  __cil_tmp7 = (void const volatile *)__cil_tmp6;
  __cil_tmp8 = __cil_tmp7 + 1179656U;
  tmp = readl(__cil_tmp8);
  fifo = tmp;
  }
  goto ldv_37951;
  ldv_37950:
  {
  __const_udelay(42950UL);
  __cil_tmp9 = dev_priv->regs;
  __cil_tmp10 = (void const volatile *)__cil_tmp9;
  __cil_tmp11 = __cil_tmp10 + 1179656U;
  fifo = readl(__cil_tmp11);
  }
  ldv_37951: ;
  if (fifo <= 19U) {
    tmp___0 = loop;
    loop = loop - 1;
    if (tmp___0 != 0) {
      goto ldv_37950;
    } else {
      goto ldv_37952;
    }
  } else {
    goto ldv_37952;
  }
  ldv_37952: ;
  return;
}
}
static int i915_drm_freeze(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  int error ;
  int tmp ;
  int tmp___0 ;
  void *__cil_tmp6 ;
  struct pci_dev *__cil_tmp7 ;
  struct pci_dev *__cil_tmp8 ;
  struct device *__cil_tmp9 ;
  struct device const *__cil_tmp10 ;

  {
  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  drm_kms_helper_poll_disable(dev);
  __cil_tmp7 = dev->pdev;
  pci_save_state(__cil_tmp7);
  tmp___0 = drm_core_check_feature(dev, 8192);
  }
  if (tmp___0 != 0) {
    {
    tmp = i915_gem_idle(dev);
    error = tmp;
    }
    if (error != 0) {
      {
      __cil_tmp8 = dev->pdev;
      __cil_tmp9 = & __cil_tmp8->dev;
      __cil_tmp10 = (struct device const *)__cil_tmp9;
      dev_err(__cil_tmp10, "GEM idle failed, resume might fail\n");
      }
      return (error);
    } else {

    }
    {
    drm_irq_uninstall(dev);
    }
  } else {

  }
  {
  i915_save_state(dev);
  intel_opregion_fini(dev);
  dev_priv->modeset_on_lid = (bool )0;
  }
  return (0);
}
}
int i915_suspend(struct drm_device *dev , pm_message_t state )
{ int error ;
  struct drm_device *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  void *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  int __cil_tmp11 ;
  struct pci_dev *__cil_tmp12 ;
  struct pci_dev *__cil_tmp13 ;

  {
  {
  __cil_tmp4 = (struct drm_device *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = (unsigned long )dev;
  if (__cil_tmp6 == __cil_tmp5) {
    {
    drm_err("i915_suspend", "dev: %p\n", dev);
    drm_err("i915_suspend", "DRM not initialized, aborting suspend.\n");
    }
    return (-19);
  } else {
    {
    __cil_tmp7 = (void *)0;
    __cil_tmp8 = (unsigned long )__cil_tmp7;
    __cil_tmp9 = dev->dev_private;
    __cil_tmp10 = (unsigned long )__cil_tmp9;
    if (__cil_tmp10 == __cil_tmp8) {
      {
      drm_err("i915_suspend", "dev: %p\n", dev);
      drm_err("i915_suspend", "DRM not initialized, aborting suspend.\n");
      }
      return (-19);
    } else {

    }
    }
  }
  }
  if (state.event == 8) {
    return (0);
  } else {

  }
  {
  __cil_tmp11 = dev->switch_power_state;
  if (__cil_tmp11 == 1) {
    return (0);
  } else {

  }
  }
  {
  error = i915_drm_freeze(dev);
  }
  if (error != 0) {
    return (error);
  } else {

  }
  if (state.event == 2) {
    {
    __cil_tmp12 = dev->pdev;
    pci_disable_device(__cil_tmp12);
    __cil_tmp13 = dev->pdev;
    pci_set_power_state(__cil_tmp13, 3);
    }
  } else {

  }
  return (0);
}
}
static int i915_drm_thaw(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  int error ;
  int tmp ;
  int tmp___0 ;
  void *__cil_tmp6 ;
  struct mutex *__cil_tmp7 ;
  struct mutex *__cil_tmp8 ;
  struct mutex *__cil_tmp9 ;
  struct mutex *__cil_tmp10 ;
  int __cil_tmp11 ;

  {
  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  error = 0;
  tmp = drm_core_check_feature(dev, 8192);
  }
  if (tmp != 0) {
    {
    __cil_tmp7 = & dev->struct_mutex;
    mutex_lock_nested(__cil_tmp7, 0U);
    i915_gem_restore_gtt_mappings(dev);
    __cil_tmp8 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp8);
    }
  } else {

  }
  {
  i915_restore_state(dev);
  intel_opregion_setup(dev);
  tmp___0 = drm_core_check_feature(dev, 8192);
  }
  if (tmp___0 != 0) {
    {
    __cil_tmp9 = & dev->struct_mutex;
    mutex_lock_nested(__cil_tmp9, 0U);
    dev_priv->mm.suspended = 0;
    error = i915_gem_init_ringbuffer(dev);
    __cil_tmp10 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp10);
    drm_mode_config_reset(dev);
    drm_irq_install(dev);
    drm_helper_resume_force_mode(dev);
    }
    {
    __cil_tmp11 = dev->pci_device;
    if (__cil_tmp11 == 70) {
      {
      ironlake_enable_rc6(dev);
      }
    } else {

    }
    }
  } else {

  }
  {
  intel_opregion_init(dev);
  dev_priv->modeset_on_lid = (bool )0;
  }
  return (error);
}
}
int i915_resume(struct drm_device *dev )
{ int ret ;
  int tmp ;
  int __cil_tmp4 ;
  struct pci_dev *__cil_tmp5 ;
  struct pci_dev *__cil_tmp6 ;

  {
  {
  __cil_tmp4 = dev->switch_power_state;
  if (__cil_tmp4 == 1) {
    return (0);
  } else {

  }
  }
  {
  __cil_tmp5 = dev->pdev;
  tmp = pci_enable_device(__cil_tmp5);
  }
  if (tmp != 0) {
    return (-5);
  } else {

  }
  {
  __cil_tmp6 = dev->pdev;
  pci_set_master(__cil_tmp6);
  ret = i915_drm_thaw(dev);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  drm_kms_helper_poll_enable(dev);
  }
  return (0);
}
}
static int i8xx_do_reset(struct drm_device *dev , u8 flags )
{ struct drm_i915_private *dev_priv ;
  u32 tmp ;
  u32 tmp___0 ;
  void *__cil_tmp6 ;
  void *__cil_tmp7 ;
  struct drm_i915_private *__cil_tmp8 ;
  struct intel_device_info const *__cil_tmp9 ;
  unsigned char *__cil_tmp10 ;
  unsigned char *__cil_tmp11 ;
  unsigned char __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  void *__cil_tmp15 ;
  void const volatile *__cil_tmp16 ;
  void const volatile *__cil_tmp17 ;
  int __cil_tmp18 ;
  void *__cil_tmp19 ;
  void const volatile *__cil_tmp20 ;
  void const volatile *__cil_tmp21 ;
  void *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  void const volatile *__cil_tmp24 ;
  int __cil_tmp25 ;
  void *__cil_tmp26 ;
  void const volatile *__cil_tmp27 ;
  void const volatile *__cil_tmp28 ;
  void *__cil_tmp29 ;
  void const volatile *__cil_tmp30 ;
  void const volatile *__cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  void *__cil_tmp33 ;
  void const volatile *__cil_tmp34 ;
  void const volatile *__cil_tmp35 ;

  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  {
  __cil_tmp7 = dev->dev_private;
  __cil_tmp8 = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp9 = __cil_tmp8->info;
  __cil_tmp10 = (unsigned char *)__cil_tmp9;
  __cil_tmp11 = __cil_tmp10 + 1UL;
  __cil_tmp12 = *__cil_tmp11;
  __cil_tmp13 = (unsigned int )__cil_tmp12;
  if (__cil_tmp13 != 0U) {
    return (-19);
  } else {

  }
  }
  {
  tmp = i915_read32(dev_priv, 24836U);
  __cil_tmp14 = tmp | 64U;
  i915_write32(dev_priv, 24836U, __cil_tmp14);
  __cil_tmp15 = dev_priv->regs;
  __cil_tmp16 = (void const volatile *)__cil_tmp15;
  __cil_tmp17 = __cil_tmp16 + 24836U;
  readl(__cil_tmp17);
  }
  {
  __cil_tmp18 = dev->pci_device;
  if (__cil_tmp18 == 13687) {
    {
    i915_write32(dev_priv, 24688U, 896U);
    __cil_tmp19 = dev_priv->regs;
    __cil_tmp20 = (void const volatile *)__cil_tmp19;
    __cil_tmp21 = __cil_tmp20 + 24688U;
    readl(__cil_tmp21);
    msleep(1U);
    i915_write32(dev_priv, 24688U, 0U);
    __cil_tmp22 = dev_priv->regs;
    __cil_tmp23 = (void const volatile *)__cil_tmp22;
    __cil_tmp24 = __cil_tmp23 + 24688U;
    readl(__cil_tmp24);
    }
  } else {
    {
    __cil_tmp25 = dev->pci_device;
    if (__cil_tmp25 == 9570) {
      {
      i915_write32(dev_priv, 24688U, 896U);
      __cil_tmp26 = dev_priv->regs;
      __cil_tmp27 = (void const volatile *)__cil_tmp26;
      __cil_tmp28 = __cil_tmp27 + 24688U;
      readl(__cil_tmp28);
      msleep(1U);
      i915_write32(dev_priv, 24688U, 0U);
      __cil_tmp29 = dev_priv->regs;
      __cil_tmp30 = (void const volatile *)__cil_tmp29;
      __cil_tmp31 = __cil_tmp30 + 24688U;
      readl(__cil_tmp31);
      }
    } else {

    }
    }
  }
  }
  {
  msleep(1U);
  tmp___0 = i915_read32(dev_priv, 24836U);
  __cil_tmp32 = tmp___0 & 4294967231U;
  i915_write32(dev_priv, 24836U, __cil_tmp32);
  __cil_tmp33 = dev_priv->regs;
  __cil_tmp34 = (void const volatile *)__cil_tmp33;
  __cil_tmp35 = __cil_tmp34 + 24836U;
  readl(__cil_tmp35);
  }
  return (0);
}
}
static int i965_reset_complete(struct drm_device *dev )
{ u8 gdrst ;
  struct pci_dev *__cil_tmp3 ;
  int __cil_tmp4 ;

  {
  {
  __cil_tmp3 = dev->pdev;
  pci_read_config_byte(__cil_tmp3, 192, & gdrst);
  }
  {
  __cil_tmp4 = (int )gdrst;
  return (__cil_tmp4 & 1);
  }
}
}
static int i965_do_reset(struct drm_device *dev , u8 flags )
{ u8 gdrst ;
  unsigned long timeout__ ;
  unsigned long tmp ;
  int ret__ ;
  struct thread_info *tmp___0 ;
  int pfo_ret__ ;
  int tmp___1 ;
  int tmp___2 ;
  struct pci_dev *__cil_tmp11 ;
  struct pci_dev *__cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  int __cil_tmp18 ;
  u8 __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  long __cil_tmp23 ;
  long __cil_tmp24 ;
  long __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  atomic_t const *__cil_tmp28 ;

  {
  {
  __cil_tmp11 = dev->pdev;
  pci_read_config_byte(__cil_tmp11, 192, & gdrst);
  __cil_tmp12 = dev->pdev;
  __cil_tmp13 = (int )flags;
  __cil_tmp14 = (int )gdrst;
  __cil_tmp15 = __cil_tmp14 | __cil_tmp13;
  __cil_tmp16 = (unsigned int )__cil_tmp15;
  __cil_tmp17 = __cil_tmp16 | 1U;
  __cil_tmp18 = (int )__cil_tmp17;
  __cil_tmp19 = (u8 )__cil_tmp18;
  pci_write_config_byte(__cil_tmp12, 192, __cil_tmp19);
  __cil_tmp20 = (unsigned int const )500U;
  __cil_tmp21 = (unsigned int )__cil_tmp20;
  tmp = msecs_to_jiffies(__cil_tmp21);
  __cil_tmp22 = (unsigned long )jiffies;
  timeout__ = tmp + __cil_tmp22;
  ret__ = 0;
  }
  goto ldv_38005;
  ldv_38004: ;
  {
  __cil_tmp23 = (long )jiffies;
  __cil_tmp24 = (long )timeout__;
  __cil_tmp25 = __cil_tmp24 - __cil_tmp23;
  if (__cil_tmp25 < 0L) {
    ret__ = -110;
    goto ldv_37995;
  } else {

  }
  }
  {
  tmp___0 = current_thread_info();
  }
  {
  __cil_tmp26 = tmp___0->preempt_count;
  __cil_tmp27 = __cil_tmp26 & -268435457;
  if (__cil_tmp27 == 0) {
    if (1) {
      goto case_4;
    } else {
      goto switch_default;
      if (0) {
        __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
        goto ldv_37998;
        __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_37998;
        case_4:
        __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_37998;
        __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_37998;
        switch_default:
        {
        __bad_percpu_size();
        }
      } else {

      }
    }
    ldv_37998:
    {
    __cil_tmp28 = (atomic_t const *)(& kgdb_active);
    tmp___1 = atomic_read(__cil_tmp28);
    }
    if (pfo_ret__ != tmp___1) {
      {
      msleep(1U);
      }
    } else {

    }
  } else {

  }
  }
  ldv_38005:
  {
  tmp___2 = i965_reset_complete(dev);
  }
  if (tmp___2 == 0) {
    goto ldv_38004;
  } else {
    goto ldv_37995;
  }
  ldv_37995: ;
  return (ret__);
}
}
static int ironlake_do_reset(struct drm_device *dev , u8 flags )
{ struct drm_i915_private *dev_priv ;
  u32 gdrst ;
  u32 tmp ;
  unsigned long timeout__ ;
  unsigned long tmp___0 ;
  int ret__ ;
  struct thread_info *tmp___1 ;
  int pfo_ret__ ;
  int tmp___2 ;
  u32 tmp___3 ;
  void *__cil_tmp13 ;
  u32 __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  long __cil_tmp20 ;
  long __cil_tmp21 ;
  long __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  atomic_t const *__cil_tmp25 ;
  unsigned int __cil_tmp26 ;

  {
  {
  __cil_tmp13 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp13;
  tmp = i915_read32(dev_priv, 76964U);
  gdrst = tmp;
  __cil_tmp14 = (u32 )flags;
  __cil_tmp15 = __cil_tmp14 | gdrst;
  __cil_tmp16 = __cil_tmp15 | 1U;
  i915_write32(dev_priv, 76964U, __cil_tmp16);
  __cil_tmp17 = (unsigned int const )500U;
  __cil_tmp18 = (unsigned int )__cil_tmp17;
  tmp___0 = msecs_to_jiffies(__cil_tmp18);
  __cil_tmp19 = (unsigned long )jiffies;
  timeout__ = tmp___0 + __cil_tmp19;
  ret__ = 0;
  }
  goto ldv_38031;
  ldv_38030: ;
  {
  __cil_tmp20 = (long )jiffies;
  __cil_tmp21 = (long )timeout__;
  __cil_tmp22 = __cil_tmp21 - __cil_tmp20;
  if (__cil_tmp22 < 0L) {
    ret__ = -110;
    goto ldv_38021;
  } else {

  }
  }
  {
  tmp___1 = current_thread_info();
  }
  {
  __cil_tmp23 = tmp___1->preempt_count;
  __cil_tmp24 = __cil_tmp23 & -268435457;
  if (__cil_tmp24 == 0) {
    if (1) {
      goto case_4;
    } else {
      goto switch_default;
      if (0) {
        __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
        goto ldv_38024;
        __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_38024;
        case_4:
        __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_38024;
        __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_38024;
        switch_default:
        {
        __bad_percpu_size();
        }
      } else {

      }
    }
    ldv_38024:
    {
    __cil_tmp25 = (atomic_t const *)(& kgdb_active);
    tmp___2 = atomic_read(__cil_tmp25);
    }
    if (pfo_ret__ != tmp___2) {
      {
      msleep(1U);
      }
    } else {

    }
  } else {

  }
  }
  ldv_38031:
  {
  tmp___3 = i915_read32(dev_priv, 76964U);
  }
  {
  __cil_tmp26 = tmp___3 & 1U;
  if (__cil_tmp26 == 0U) {
    goto ldv_38030;
  } else {
    goto ldv_38021;
  }
  }
  ldv_38021: ;
  return (ret__);
}
}
static int gen6_do_reset(struct drm_device *dev , u8 flags )
{ struct drm_i915_private *dev_priv ;
  unsigned long timeout__ ;
  unsigned long tmp ;
  int ret__ ;
  struct thread_info *tmp___0 ;
  int pfo_ret__ ;
  int tmp___1 ;
  u32 tmp___2 ;
  void *__cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  long __cil_tmp15 ;
  long __cil_tmp16 ;
  long __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  atomic_t const *__cil_tmp20 ;
  int __cil_tmp21 ;

  {
  {
  __cil_tmp11 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp11;
  i915_write32(dev_priv, 37916U, 1U);
  __cil_tmp12 = (unsigned int const )500U;
  __cil_tmp13 = (unsigned int )__cil_tmp12;
  tmp = msecs_to_jiffies(__cil_tmp13);
  __cil_tmp14 = (unsigned long )jiffies;
  timeout__ = tmp + __cil_tmp14;
  ret__ = 0;
  }
  goto ldv_38056;
  ldv_38055: ;
  {
  __cil_tmp15 = (long )jiffies;
  __cil_tmp16 = (long )timeout__;
  __cil_tmp17 = __cil_tmp16 - __cil_tmp15;
  if (__cil_tmp17 < 0L) {
    ret__ = -110;
    goto ldv_38046;
  } else {

  }
  }
  {
  tmp___0 = current_thread_info();
  }
  {
  __cil_tmp18 = tmp___0->preempt_count;
  __cil_tmp19 = __cil_tmp18 & -268435457;
  if (__cil_tmp19 == 0) {
    if (1) {
      goto case_4;
    } else {
      goto switch_default;
      if (0) {
        __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
        goto ldv_38049;
        __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_38049;
        case_4:
        __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_38049;
        __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_38049;
        switch_default:
        {
        __bad_percpu_size();
        }
      } else {

      }
    }
    ldv_38049:
    {
    __cil_tmp20 = (atomic_t const *)(& kgdb_active);
    tmp___1 = atomic_read(__cil_tmp20);
    }
    if (pfo_ret__ != tmp___1) {
      {
      msleep(1U);
      }
    } else {

    }
  } else {

  }
  }
  ldv_38056:
  {
  tmp___2 = i915_read32(dev_priv, 37916U);
  }
  {
  __cil_tmp21 = (int )tmp___2;
  if (__cil_tmp21 & 1) {
    goto ldv_38055;
  } else {
    goto ldv_38046;
  }
  }
  ldv_38046: ;
  return (ret__);
}
}
int i915_reset(struct drm_device *dev , u8 flags )
{ drm_i915_private_t *dev_priv ;
  bool need_display ;
  int ret ;
  int tmp ;
  int tmp___0 ;
  unsigned long tmp___1 ;
  int tmp___2 ;
  void *__cil_tmp10 ;
  struct mutex *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  u8 __cil_tmp17 ;
  int __cil_tmp18 ;
  void *__cil_tmp19 ;
  struct drm_i915_private *__cil_tmp20 ;
  struct intel_device_info const *__cil_tmp21 ;
  u8 __cil_tmp22 ;
  int __cil_tmp23 ;
  void *__cil_tmp24 ;
  struct drm_i915_private *__cil_tmp25 ;
  struct intel_device_info const *__cil_tmp26 ;
  u8 __cil_tmp27 ;
  int __cil_tmp28 ;
  void *__cil_tmp29 ;
  struct drm_i915_private *__cil_tmp30 ;
  struct intel_device_info const *__cil_tmp31 ;
  u8 __cil_tmp32 ;
  int __cil_tmp33 ;
  void *__cil_tmp34 ;
  struct drm_i915_private *__cil_tmp35 ;
  struct intel_device_info const *__cil_tmp36 ;
  u8 __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  u8 __cil_tmp40 ;
  atomic_t *__cil_tmp41 ;
  atomic_t const *__cil_tmp42 ;
  int __cil_tmp43 ;
  u8 __cil_tmp44 ;
  int __cil_tmp45 ;
  u8 __cil_tmp46 ;
  int __cil_tmp47 ;
  u8 __cil_tmp48 ;
  struct mutex *__cil_tmp49 ;
  int __cil_tmp50 ;
  int (*__cil_tmp51)(struct intel_ring_buffer * ) ;
  struct intel_ring_buffer (*__cil_tmp52)[3U] ;
  struct intel_ring_buffer *__cil_tmp53 ;
  void *__cil_tmp54 ;
  struct drm_i915_private *__cil_tmp55 ;
  struct intel_device_info const *__cil_tmp56 ;
  unsigned char *__cil_tmp57 ;
  unsigned char *__cil_tmp58 ;
  unsigned char __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  int (*__cil_tmp61)(struct intel_ring_buffer * ) ;
  struct intel_ring_buffer (*__cil_tmp62)[3U] ;
  struct intel_ring_buffer *__cil_tmp63 ;
  struct intel_ring_buffer *__cil_tmp64 ;
  void *__cil_tmp65 ;
  struct drm_i915_private *__cil_tmp66 ;
  struct intel_device_info const *__cil_tmp67 ;
  unsigned char *__cil_tmp68 ;
  unsigned char *__cil_tmp69 ;
  unsigned char __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  int (*__cil_tmp72)(struct intel_ring_buffer * ) ;
  struct intel_ring_buffer (*__cil_tmp73)[3U] ;
  struct intel_ring_buffer *__cil_tmp74 ;
  struct intel_ring_buffer *__cil_tmp75 ;
  struct mutex *__cil_tmp76 ;
  struct mutex *__cil_tmp77 ;
  struct mutex *__cil_tmp78 ;
  struct mutex *__cil_tmp79 ;
  struct mutex *__cil_tmp80 ;

  {
  __cil_tmp10 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp10;
  need_display = (bool )1;
  if (! i915_try_reset) {
    return (0);
  } else {

  }
  {
  __cil_tmp11 = & dev->struct_mutex;
  tmp = mutex_trylock(__cil_tmp11);
  }
  if (tmp == 0) {
    return (-16);
  } else {

  }
  {
  i915_gem_reset(dev);
  ret = -19;
  tmp___1 = get_seconds();
  }
  {
  __cil_tmp12 = dev_priv->last_gpu_reset;
  __cil_tmp13 = tmp___1 - __cil_tmp12;
  if (__cil_tmp13 <= 4UL) {
    {
    drm_err("i915_reset", "GPU hanging too fast, declaring wedged!\n");
    }
  } else {
    {
    __cil_tmp14 = dev->dev_private;
    __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
    __cil_tmp16 = __cil_tmp15->info;
    __cil_tmp17 = __cil_tmp16->gen;
    __cil_tmp18 = (int )__cil_tmp17;
    if (__cil_tmp18 == 7) {
      goto case_7;
    } else {
      {
      __cil_tmp19 = dev->dev_private;
      __cil_tmp20 = (struct drm_i915_private *)__cil_tmp19;
      __cil_tmp21 = __cil_tmp20->info;
      __cil_tmp22 = __cil_tmp21->gen;
      __cil_tmp23 = (int )__cil_tmp22;
      if (__cil_tmp23 == 6) {
        goto case_6;
      } else {
        {
        __cil_tmp24 = dev->dev_private;
        __cil_tmp25 = (struct drm_i915_private *)__cil_tmp24;
        __cil_tmp26 = __cil_tmp25->info;
        __cil_tmp27 = __cil_tmp26->gen;
        __cil_tmp28 = (int )__cil_tmp27;
        if (__cil_tmp28 == 5) {
          goto case_5;
        } else {
          {
          __cil_tmp29 = dev->dev_private;
          __cil_tmp30 = (struct drm_i915_private *)__cil_tmp29;
          __cil_tmp31 = __cil_tmp30->info;
          __cil_tmp32 = __cil_tmp31->gen;
          __cil_tmp33 = (int )__cil_tmp32;
          if (__cil_tmp33 == 4) {
            goto case_4;
          } else {
            {
            __cil_tmp34 = dev->dev_private;
            __cil_tmp35 = (struct drm_i915_private *)__cil_tmp34;
            __cil_tmp36 = __cil_tmp35->info;
            __cil_tmp37 = __cil_tmp36->gen;
            __cil_tmp38 = (int )__cil_tmp37;
            if (__cil_tmp38 == 2) {
              goto case_2;
            } else
            if (0) {
              case_7: ;
              case_6:
              {
              __cil_tmp39 = (int )flags;
              __cil_tmp40 = (u8 )__cil_tmp39;
              ret = gen6_do_reset(dev, __cil_tmp40);
              __cil_tmp41 = & dev_priv->forcewake_count;
              __cil_tmp42 = (atomic_t const *)__cil_tmp41;
              tmp___0 = atomic_read(__cil_tmp42);
              }
              if (tmp___0 != 0) {
                {
                __gen6_gt_force_wake_get(dev_priv);
                }
              } else {

              }
              goto ldv_38068;
              case_5:
              {
              __cil_tmp43 = (int )flags;
              __cil_tmp44 = (u8 )__cil_tmp43;
              ret = ironlake_do_reset(dev, __cil_tmp44);
              }
              goto ldv_38068;
              case_4:
              {
              __cil_tmp45 = (int )flags;
              __cil_tmp46 = (u8 )__cil_tmp45;
              ret = i965_do_reset(dev, __cil_tmp46);
              }
              goto ldv_38068;
              case_2:
              {
              __cil_tmp47 = (int )flags;
              __cil_tmp48 = (u8 )__cil_tmp47;
              ret = i8xx_do_reset(dev, __cil_tmp48);
              }
              goto ldv_38068;
            } else {

            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
    ldv_38068: ;
  }
  }
  {
  dev_priv->last_gpu_reset = get_seconds();
  }
  if (ret != 0) {
    {
    drm_err("i915_reset", "Failed to reset chip.\n");
    __cil_tmp49 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp49);
    }
    return (ret);
  } else {

  }
  {
  tmp___2 = drm_core_check_feature(dev, 8192);
  }
  if (tmp___2 != 0) {
    goto _L;
  } else {
    {
    __cil_tmp50 = dev_priv->mm.suspended;
    if (__cil_tmp50 == 0) {
      _L:
      {
      dev_priv->mm.suspended = 0;
      __cil_tmp51 = dev_priv->ring[0].init;
      __cil_tmp52 = & dev_priv->ring;
      __cil_tmp53 = (struct intel_ring_buffer *)__cil_tmp52;
      (*__cil_tmp51)(__cil_tmp53);
      }
      {
      __cil_tmp54 = dev->dev_private;
      __cil_tmp55 = (struct drm_i915_private *)__cil_tmp54;
      __cil_tmp56 = __cil_tmp55->info;
      __cil_tmp57 = (unsigned char *)__cil_tmp56;
      __cil_tmp58 = __cil_tmp57 + 3UL;
      __cil_tmp59 = *__cil_tmp58;
      __cil_tmp60 = (unsigned int )__cil_tmp59;
      if (__cil_tmp60 != 0U) {
        {
        __cil_tmp61 = dev_priv->ring[1].init;
        __cil_tmp62 = & dev_priv->ring;
        __cil_tmp63 = (struct intel_ring_buffer *)__cil_tmp62;
        __cil_tmp64 = __cil_tmp63 + 1UL;
        (*__cil_tmp61)(__cil_tmp64);
        }
      } else {

      }
      }
      {
      __cil_tmp65 = dev->dev_private;
      __cil_tmp66 = (struct drm_i915_private *)__cil_tmp65;
      __cil_tmp67 = __cil_tmp66->info;
      __cil_tmp68 = (unsigned char *)__cil_tmp67;
      __cil_tmp69 = __cil_tmp68 + 3UL;
      __cil_tmp70 = *__cil_tmp69;
      __cil_tmp71 = (unsigned int )__cil_tmp70;
      if (__cil_tmp71 != 0U) {
        {
        __cil_tmp72 = dev_priv->ring[2].init;
        __cil_tmp73 = & dev_priv->ring;
        __cil_tmp74 = (struct intel_ring_buffer *)__cil_tmp73;
        __cil_tmp75 = __cil_tmp74 + 2UL;
        (*__cil_tmp72)(__cil_tmp75);
        }
      } else {

      }
      }
      {
      __cil_tmp76 = & dev->struct_mutex;
      mutex_unlock(__cil_tmp76);
      drm_irq_uninstall(dev);
      drm_mode_config_reset(dev);
      drm_irq_install(dev);
      __cil_tmp77 = & dev->struct_mutex;
      mutex_lock_nested(__cil_tmp77, 0U);
      }
    } else {

    }
    }
  }
  {
  __cil_tmp78 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp78);
  }
  if ((int )need_display) {
    {
    __cil_tmp79 = & dev->mode_config.mutex;
    mutex_lock_nested(__cil_tmp79, 0U);
    drm_helper_resume_force_mode(dev);
    __cil_tmp80 = & dev->mode_config.mutex;
    mutex_unlock(__cil_tmp80);
    }
  } else {

  }
  return (0);
}
}
void ldv_check_final_state(void) ;
extern void ldv_initialize(void) ;
extern int nondet_int(void) ;
int LDV_IN_INTERRUPT ;
void ldv_blast_assert(void)
{

  {
  ERROR: ;
  goto ERROR;
}
}
extern int ldv_undefined_int(void) ;
int ldv_module_refcounter = 1;
void ldv_module_get(struct module *module )
{ struct module *__cil_tmp2 ;
  unsigned long __cil_tmp3 ;
  unsigned long __cil_tmp4 ;

  {
  {
  __cil_tmp2 = (struct module *)0;
  __cil_tmp3 = (unsigned long )__cil_tmp2;
  __cil_tmp4 = (unsigned long )module;
  if (__cil_tmp4 != __cil_tmp3) {
    ldv_module_refcounter = ldv_module_refcounter + 1;
  } else {

  }
  }
  return;
}
}
int ldv_try_module_get(struct module *module )
{ int module_get_succeeded ;
  struct module *__cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  unsigned long __cil_tmp5 ;

  {
  {
  __cil_tmp3 = (struct module *)0;
  __cil_tmp4 = (unsigned long )__cil_tmp3;
  __cil_tmp5 = (unsigned long )module;
  if (__cil_tmp5 != __cil_tmp4) {
    {
    module_get_succeeded = ldv_undefined_int();
    }
    if (module_get_succeeded == 1) {
      ldv_module_refcounter = ldv_module_refcounter + 1;
      return (1);
    } else {
      return (0);
    }
  } else {

  }
  }
  return (0);
}
}
void ldv_module_put(struct module *module )
{ struct module *__cil_tmp2 ;
  unsigned long __cil_tmp3 ;
  unsigned long __cil_tmp4 ;

  {
  {
  __cil_tmp2 = (struct module *)0;
  __cil_tmp3 = (unsigned long )__cil_tmp2;
  __cil_tmp4 = (unsigned long )module;
  if (__cil_tmp4 != __cil_tmp3) {
    if (ldv_module_refcounter <= 1) {
      {
      ldv_blast_assert();
      }
    } else {

    }
    ldv_module_refcounter = ldv_module_refcounter - 1;
  } else {

  }
  }
  return;
}
}
void ldv_module_put_and_exit(void)
{ struct module *__cil_tmp1 ;

  {
  {
  __cil_tmp1 = (struct module *)1;
  ldv_module_put(__cil_tmp1);
  }
  LDV_STOP: ;
  goto LDV_STOP;
}
}
unsigned int ldv_module_refcount(void)
{ int __cil_tmp1 ;

  {
  {
  __cil_tmp1 = ldv_module_refcounter + -1;
  return ((unsigned int )__cil_tmp1);
  }
}
}
void ldv_check_final_state(void)
{

  {
  if (ldv_module_refcounter != 1) {
    {
    ldv_blast_assert();
    }
  } else {

  }
  return;
}
}
__inline static void INIT_LIST_HEAD(struct list_head *list )
{

  {
  list->next = list;
  list->prev = list;
  return;
}
}
extern int printk(char const * , ...) ;
extern void warn_slowpath_fmt(char const * , int , char const * , ...) ;
extern void might_fault(void) ;
extern void *memset(void * , int , size_t ) ;
__inline static u64 div_u64_rem(u64 dividend , u32 divisor , u32 *remainder )
{ u64 __cil_tmp4 ;
  unsigned long long __cil_tmp5 ;
  u64 __cil_tmp6 ;

  {
  __cil_tmp4 = (u64 )divisor;
  __cil_tmp5 = dividend % __cil_tmp4;
  *remainder = (u32 )__cil_tmp5;
  {
  __cil_tmp6 = (u64 )divisor;
  return (dividend / __cil_tmp6);
  }
}
}
__inline static u64 div_u64(u64 dividend , u32 divisor )
{ u32 remainder ;
  u64 tmp ;

  {
  {
  tmp = div_u64_rem(dividend, divisor, & remainder);
  }
  return (tmp);
}
}
extern void __raw_spin_lock_init(raw_spinlock_t * , char const * , struct lock_class_key * ) ;
extern void _raw_spin_lock(raw_spinlock_t * ) ;
extern void _raw_spin_unlock(raw_spinlock_t * ) ;
__inline static raw_spinlock_t *spinlock_check(spinlock_t *lock )
{

  {
  return (& lock->ldv_6060.rlock);
}
}
__inline static void spin_lock(spinlock_t *lock )
{ struct raw_spinlock *__cil_tmp2 ;

  {
  {
  __cil_tmp2 = & lock->ldv_6060.rlock;
  _raw_spin_lock(__cil_tmp2);
  }
  return;
}
}
__inline static void spin_unlock(spinlock_t *lock )
{ struct raw_spinlock *__cil_tmp2 ;

  {
  {
  __cil_tmp2 = & lock->ldv_6060.rlock;
  _raw_spin_unlock(__cil_tmp2);
  }
  return;
}
}
extern void set_normalized_timespec(struct timespec * , time_t , s64 ) ;
__inline static struct timespec timespec_sub(struct timespec lhs , struct timespec rhs )
{ struct timespec ts_delta ;
  __kernel_time_t __cil_tmp4 ;
  long __cil_tmp5 ;
  s64 __cil_tmp6 ;

  {
  {
  __cil_tmp4 = lhs.tv_sec - rhs.tv_sec;
  __cil_tmp5 = lhs.tv_nsec - rhs.tv_nsec;
  __cil_tmp6 = (s64 )__cil_tmp5;
  set_normalized_timespec(& ts_delta, __cil_tmp4, __cil_tmp6);
  }
  return (ts_delta);
}
}
extern void getrawmonotonic(struct timespec * ) ;
extern unsigned long pci_mem_start ;
extern int release_resource(struct resource * ) ;
extern unsigned int jiffies_to_msecs(unsigned long ) ;
extern void init_timer_key(struct timer_list * , char const * , struct lock_class_key * ) ;
__inline static void setup_timer_key(struct timer_list *timer , char const *name ,
                                     struct lock_class_key *key , void (*function)(unsigned long ) ,
                                     unsigned long data )
{

  {
  {
  timer->function = function;
  timer->data = data;
  init_timer_key(timer, name, key);
  }
  return;
}
}
extern int del_timer_sync(struct timer_list * ) ;
extern struct workqueue_struct *__alloc_workqueue_key(char const * , unsigned int ,
                                                      int , struct lock_class_key * ,
                                                      char const * ) ;
extern void destroy_workqueue(struct workqueue_struct * ) ;
extern void flush_workqueue(struct workqueue_struct * ) ;
extern bool cancel_work_sync(struct work_struct * ) ;
extern bool cancel_delayed_work_sync(struct delayed_work * ) ;
__inline static unsigned char readb(void const volatile *addr )
{ unsigned char ret ;
  unsigned char volatile *__cil_tmp3 ;

  {
  __cil_tmp3 = (unsigned char volatile *)addr;
  __asm__ volatile ("movb %1,%0": "=q" (ret): "m" (*__cil_tmp3): "memory");
  return (ret);
}
}
__inline static unsigned short readw(void const volatile *addr )
{ unsigned short ret ;
  unsigned short volatile *__cil_tmp3 ;

  {
  __cil_tmp3 = (unsigned short volatile *)addr;
  __asm__ volatile ("movw %1,%0": "=r" (ret): "m" (*__cil_tmp3): "memory");
  return (ret);
}
}
extern void iounmap(void volatile * ) ;
extern unsigned int ioread32(void * ) ;
extern void iowrite32(u32 , void * ) ;
extern void *pci_iomap(struct pci_dev * , int , unsigned long ) ;
extern void pci_iounmap(struct pci_dev * , void * ) ;
__inline static void memset_io(void volatile *addr , unsigned char val , size_t count )
{ void *__cil_tmp4 ;
  int __cil_tmp5 ;

  {
  {
  __cil_tmp4 = (void *)addr;
  __cil_tmp5 = (int )val;
  memset(__cil_tmp4, __cil_tmp5, count);
  }
  return;
}
}
extern void *ioremap_wc(resource_size_t , unsigned long ) ;
extern void kfree(void const * ) ;
extern void *__symbol_get(char const * ) ;
extern void __symbol_put(char const * ) ;
extern void *__kmalloc(size_t , gfp_t ) ;
__inline static void *kmalloc(size_t size , gfp_t flags )
{ void *tmp___2 ;

  {
  {
  tmp___2 = __kmalloc(size, flags);
  }
  return (tmp___2);
}
}
__inline static void *kcalloc(size_t n , size_t size , gfp_t flags )
{ void *tmp ;
  unsigned long __cil_tmp5 ;
  size_t __cil_tmp6 ;
  unsigned int __cil_tmp7 ;

  {
  if (size != 0UL) {
    {
    __cil_tmp5 = 1152921504606846975UL / size;
    if (__cil_tmp5 < n) {
      return ((void *)0);
    } else {

    }
    }
  } else {

  }
  {
  __cil_tmp6 = n * size;
  __cil_tmp7 = flags | 32768U;
  tmp = __kmalloc(__cil_tmp6, __cil_tmp7);
  }
  return (tmp);
}
}
__inline static void *kzalloc(size_t size , gfp_t flags )
{ void *tmp ;
  unsigned int __cil_tmp4 ;

  {
  {
  __cil_tmp4 = flags | 32768U;
  tmp = kmalloc(size, __cil_tmp4);
  }
  return (tmp);
}
}
extern resource_size_t pcibios_align_resource(void * , struct resource const * ,
                                              resource_size_t , resource_size_t ) ;
extern struct pci_dev *pci_get_domain_bus_and_slot(int , unsigned int , unsigned int ) ;
__inline static struct pci_dev *pci_get_bus_and_slot(unsigned int bus , unsigned int devfn )
{ struct pci_dev *tmp ;

  {
  {
  tmp = pci_get_domain_bus_and_slot(0, bus, devfn);
  }
  return (tmp);
}
}
extern int pci_bus_read_config_word(struct pci_bus * , unsigned int , int , u16 * ) ;
extern int pci_bus_read_config_dword(struct pci_bus * , unsigned int , int , u32 * ) ;
extern int pci_bus_write_config_dword(struct pci_bus * , unsigned int , int , u32 ) ;
__inline static int pci_read_config_word(struct pci_dev *dev , int where , u16 *val )
{ int tmp ;
  struct pci_bus *__cil_tmp5 ;
  unsigned int __cil_tmp6 ;

  {
  {
  __cil_tmp5 = dev->bus;
  __cil_tmp6 = dev->devfn;
  tmp = pci_bus_read_config_word(__cil_tmp5, __cil_tmp6, where, val);
  }
  return (tmp);
}
}
__inline static int pci_read_config_dword(struct pci_dev *dev , int where , u32 *val )
{ int tmp ;
  struct pci_bus *__cil_tmp5 ;
  unsigned int __cil_tmp6 ;

  {
  {
  __cil_tmp5 = dev->bus;
  __cil_tmp6 = dev->devfn;
  tmp = pci_bus_read_config_dword(__cil_tmp5, __cil_tmp6, where, val);
  }
  return (tmp);
}
}
__inline static int pci_write_config_dword(struct pci_dev *dev , int where , u32 val )
{ int tmp ;
  struct pci_bus *__cil_tmp5 ;
  unsigned int __cil_tmp6 ;

  {
  {
  __cil_tmp5 = dev->bus;
  __cil_tmp6 = dev->devfn;
  tmp = pci_bus_write_config_dword(__cil_tmp5, __cil_tmp6, where, val);
  }
  return (tmp);
}
}
extern int pci_bus_alloc_resource(struct pci_bus * , struct resource * , resource_size_t ,
                                  resource_size_t , resource_size_t , unsigned int ,
                                  resource_size_t (*)(void * , struct resource const * ,
                                                      resource_size_t , resource_size_t ) ,
                                  void * ) ;
extern int pci_enable_msi_block(struct pci_dev * , unsigned int ) ;
extern void pci_disable_msi(struct pci_dev * ) ;
extern void unregister_shrinker(struct shrinker * ) ;
extern int dma_supported(struct device * , u64 ) ;
__inline static int dma_set_coherent_mask(struct device *dev , u64 mask )
{ int tmp ;

  {
  {
  tmp = dma_supported(dev, mask);
  }
  if (tmp == 0) {
    return (-5);
  } else {

  }
  dev->coherent_dma_mask = mask;
  return (0);
}
}
extern unsigned long _copy_to_user(void * , void const * , unsigned int ) ;
extern unsigned long _copy_from_user(void * , void const * , unsigned int ) ;
__inline static unsigned long copy_from_user(void *to , void const *from , unsigned long n )
{ int sz ;
  unsigned long tmp ;
  int __ret_warn_on ;
  long tmp___0 ;
  long tmp___1 ;
  long tmp___2 ;
  void const *__cil_tmp10 ;
  void *__cil_tmp11 ;
  int __cil_tmp12 ;
  long __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  int __cil_tmp16 ;
  long __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  int __cil_tmp19 ;
  long __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  long __cil_tmp24 ;

  {
  {
  __cil_tmp10 = (void const *)to;
  __cil_tmp11 = (void *)__cil_tmp10;
  tmp = __builtin_object_size(__cil_tmp11, 0);
  sz = (int )tmp;
  might_fault();
  __cil_tmp12 = sz == -1;
  __cil_tmp13 = (long )__cil_tmp12;
  tmp___1 = __builtin_expect(__cil_tmp13, 1L);
  }
  if (tmp___1 != 0L) {
    {
    __cil_tmp14 = (unsigned int )n;
    n = _copy_from_user(to, from, __cil_tmp14);
    }
  } else {
    {
    __cil_tmp15 = (unsigned long )sz;
    __cil_tmp16 = __cil_tmp15 >= n;
    __cil_tmp17 = (long )__cil_tmp16;
    tmp___2 = __builtin_expect(__cil_tmp17, 1L);
    }
    if (tmp___2 != 0L) {
      {
      __cil_tmp18 = (unsigned int )n;
      n = _copy_from_user(to, from, __cil_tmp18);
      }
    } else {
      {
      __ret_warn_on = 1;
      __cil_tmp19 = __ret_warn_on != 0;
      __cil_tmp20 = (long )__cil_tmp19;
      tmp___0 = __builtin_expect(__cil_tmp20, 0L);
      }
      if (tmp___0 != 0L) {
        {
        __cil_tmp21 = (int const )57;
        __cil_tmp22 = (int )__cil_tmp21;
        warn_slowpath_fmt("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/arch/x86/include/asm/uaccess_64.h",
                          __cil_tmp22, "Buffer overflow detected!\n");
        }
      } else {

      }
      {
      __cil_tmp23 = __ret_warn_on != 0;
      __cil_tmp24 = (long )__cil_tmp23;
      __builtin_expect(__cil_tmp24, 0L);
      }
    }
  }
  return (n);
}
}
__inline static int copy_to_user(void *dst , void const *src , unsigned int size )
{ unsigned long tmp ;

  {
  {
  might_fault();
  tmp = _copy_to_user(dst, src, size);
  }
  return ((int )tmp);
}
}
extern int mtrr_add(unsigned long , unsigned long , unsigned int , bool ) ;
extern int mtrr_del(int , unsigned long , unsigned long ) ;
extern struct drm_mm_node *drm_mm_get_block_generic(struct drm_mm_node * , unsigned long ,
                                                    unsigned int , int ) ;
__inline static struct drm_mm_node *drm_mm_get_block(struct drm_mm_node *parent ,
                                                     unsigned long size , unsigned int alignment )
{ struct drm_mm_node *tmp ;

  {
  {
  tmp = drm_mm_get_block_generic(parent, size, alignment, 0);
  }
  return (tmp);
}
}
extern void drm_mm_put_block(struct drm_mm_node * ) ;
extern struct drm_mm_node *drm_mm_search_free(struct drm_mm const * , unsigned long ,
                                              unsigned int , int ) ;
extern int drm_mm_init(struct drm_mm * , unsigned long , unsigned long ) ;
extern void drm_mm_takedown(struct drm_mm * ) ;
extern int drm_vblank_init(struct drm_device * , int ) ;
extern struct drm_local_map *drm_getsarea(struct drm_device * ) ;
extern drm_dma_handle_t *drm_pci_alloc(struct drm_device * , size_t , size_t ) ;
extern void drm_pci_free(struct drm_device * , drm_dma_handle_t * ) ;
extern void drm_core_ioremap_wc(struct drm_local_map * , struct drm_device * ) ;
extern void drm_core_ioremapfree(struct drm_local_map * , struct drm_device * ) ;
extern void drm_kms_helper_poll_init(struct drm_device * ) ;
void intel_setup_bios(struct drm_device *dev ) ;
bool intel_parse_bios(struct drm_device *dev ) ;
__inline static u32 intel_read_status_page(struct intel_ring_buffer *ring , int reg )
{ unsigned int tmp ;
  unsigned long __cil_tmp4 ;
  u32 *__cil_tmp5 ;
  void *__cil_tmp6 ;
  void *__cil_tmp7 ;

  {
  {
  __cil_tmp4 = (unsigned long )reg;
  __cil_tmp5 = ring->status_page.page_addr;
  __cil_tmp6 = (void *)__cil_tmp5;
  __cil_tmp7 = __cil_tmp6 + __cil_tmp4;
  tmp = ioread32(__cil_tmp7);
  }
  return (tmp);
}
}
void intel_cleanup_ring_buffer(struct intel_ring_buffer *ring ) ;
int intel_wait_ring_buffer(struct intel_ring_buffer *ring , int n ) ;
__inline static int intel_wait_ring_idle(struct intel_ring_buffer *ring )
{ int tmp ;
  int __cil_tmp3 ;
  int __cil_tmp4 ;

  {
  {
  __cil_tmp3 = ring->size;
  __cil_tmp4 = __cil_tmp3 + -8;
  tmp = intel_wait_ring_buffer(ring, __cil_tmp4);
  }
  return (tmp);
}
}
int intel_ring_begin(struct intel_ring_buffer *ring , int num_dwords ) ;
__inline static void intel_ring_emit(struct intel_ring_buffer *ring , u32 data )
{ u32 __cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  void *__cil_tmp5 ;
  void *__cil_tmp6 ;
  u32 __cil_tmp7 ;

  {
  {
  __cil_tmp3 = ring->tail;
  __cil_tmp4 = (unsigned long )__cil_tmp3;
  __cil_tmp5 = ring->virtual_start;
  __cil_tmp6 = __cil_tmp5 + __cil_tmp4;
  iowrite32(data, __cil_tmp6);
  __cil_tmp7 = ring->tail;
  ring->tail = __cil_tmp7 + 4U;
  }
  return;
}
}
void intel_ring_advance(struct intel_ring_buffer *ring ) ;
void intel_ring_setup_status_page(struct intel_ring_buffer *ring ) ;
int intel_render_ring_init_dri(struct drm_device *dev , u64 start , u32 size ) ;
__inline static struct io_mapping *io_mapping_create_wc(resource_size_t base , unsigned long size )
{ void *tmp ;

  {
  {
  tmp = ioremap_wc(base, size);
  }
  return ((struct io_mapping *)tmp);
}
}
__inline static void io_mapping_free(struct io_mapping *mapping )
{ void volatile *__cil_tmp2 ;

  {
  {
  __cil_tmp2 = (void volatile *)mapping;
  iounmap(__cil_tmp2);
  }
  return;
}
}
extern struct intel_gtt const *intel_gtt_get(void) ;
__inline static void trace_i915_reg_rw___0(bool write , u32 reg , u64 val , int len )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp13 ;
  struct tracepoint_func **__cil_tmp14 ;
  struct tracepoint_func * volatile *__cil_tmp15 ;
  struct tracepoint_func * volatile __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  struct tracepoint_func *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void (*__cil_tmp22)(void * , bool , u32 , u64 , int ) ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  void *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;

  {
  {
  __cil_tmp13 = & __tracepoint_i915_reg_rw.key;
  tmp___1 = static_branch(__cil_tmp13);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp14 = & __tracepoint_i915_reg_rw.funcs;
    __cil_tmp15 = (struct tracepoint_func * volatile *)__cil_tmp14;
    __cil_tmp16 = *__cil_tmp15;
    _________p1 = (struct tracepoint_func *)__cil_tmp16;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp17 = (int const )411;
          __cil_tmp18 = (int )__cil_tmp17;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp18);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp19 = (struct tracepoint_func *)0;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    __cil_tmp21 = (unsigned long )it_func_ptr;
    if (__cil_tmp21 != __cil_tmp20) {
      ldv_36474:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp22 = (void (*)(void * , bool , u32 , u64 , int ))it_func;
      __cil_tmp23 = (int )write;
      __cil_tmp24 = (bool )__cil_tmp23;
      (*__cil_tmp22)(__data, __cil_tmp24, reg, val, len);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp25 = (void *)0;
      __cil_tmp26 = (unsigned long )__cil_tmp25;
      __cil_tmp27 = it_func_ptr->func;
      __cil_tmp28 = (unsigned long )__cil_tmp27;
      if (__cil_tmp28 != __cil_tmp26) {
        goto ldv_36474;
      } else {
        goto ldv_36475;
      }
      }
      ldv_36475: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
void i915_kernel_lost_context(struct drm_device *dev ) ;
int i915_emit_box(struct drm_device *dev , struct drm_clip_rect *box , int DR1 , int DR4 ) ;
unsigned long i915_chipset_val(struct drm_i915_private *dev_priv ) ;
unsigned long i915_mch_val(struct drm_i915_private *dev_priv ) ;
unsigned long i915_gfx_val(struct drm_i915_private *dev_priv ) ;
void i915_update_gfx_val(struct drm_i915_private *dev_priv ) ;
void i915_hangcheck_elapsed(unsigned long data ) ;
int i915_irq_emit(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
int i915_irq_wait(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
void intel_irq_init(struct drm_device *dev ) ;
int i915_vblank_pipe_set(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
int i915_vblank_pipe_get(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
int i915_vblank_swap(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
void i915_destroy_error_state(struct drm_device *dev ) ;
int i915_mem_alloc(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
int i915_mem_free(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
int i915_mem_init_heap(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
int i915_mem_destroy_heap(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
void i915_mem_takedown(struct mem_block **heap ) ;
void i915_mem_release(struct drm_device *dev , struct drm_file *file_priv , struct mem_block *heap ) ;
int i915_gem_init_ioctl(struct drm_device *dev , void *data , struct drm_file *file ) ;
int i915_gem_create_ioctl(struct drm_device *dev , void *data , struct drm_file *file ) ;
int i915_gem_pread_ioctl(struct drm_device *dev , void *data , struct drm_file *file ) ;
int i915_gem_pwrite_ioctl(struct drm_device *dev , void *data , struct drm_file *file ) ;
int i915_gem_mmap_ioctl(struct drm_device *dev , void *data , struct drm_file *file ) ;
int i915_gem_mmap_gtt_ioctl(struct drm_device *dev , void *data , struct drm_file *file ) ;
int i915_gem_set_domain_ioctl(struct drm_device *dev , void *data , struct drm_file *file ) ;
int i915_gem_sw_finish_ioctl(struct drm_device *dev , void *data , struct drm_file *file ) ;
int i915_gem_execbuffer(struct drm_device *dev , void *data , struct drm_file *file ) ;
int i915_gem_execbuffer2(struct drm_device *dev , void *data , struct drm_file *file ) ;
int i915_gem_pin_ioctl(struct drm_device *dev , void *data , struct drm_file *file ) ;
int i915_gem_unpin_ioctl(struct drm_device *dev , void *data , struct drm_file *file ) ;
int i915_gem_busy_ioctl(struct drm_device *dev , void *data , struct drm_file *file ) ;
int i915_gem_throttle_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
int i915_gem_madvise_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
int i915_gem_entervt_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
int i915_gem_leavevt_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
int i915_gem_set_tiling(struct drm_device *dev , void *data , struct drm_file *file ) ;
int i915_gem_get_tiling(struct drm_device *dev , void *data , struct drm_file *file ) ;
int i915_gem_get_aperture_ioctl(struct drm_device *dev , void *data , struct drm_file *file ) ;
void i915_gem_load(struct drm_device *dev ) ;
void i915_gem_lastclose(struct drm_device *dev ) ;
void i915_gem_cleanup_ringbuffer(struct drm_device *dev ) ;
void i915_gem_do_init(struct drm_device *dev , unsigned long start , unsigned long mappable_end ,
                      unsigned long end ) ;
int i915_gpu_idle(struct drm_device *dev ) ;
void i915_gem_free_all_phys_object(struct drm_device *dev ) ;
void i915_gem_release(struct drm_device *dev , struct drm_file *file ) ;
int intel_setup_gmbus(struct drm_device *dev ) ;
void intel_teardown_gmbus(struct drm_device *dev ) ;
void intel_register_dsm_handler(void) ;
void intel_modeset_init(struct drm_device *dev ) ;
void intel_modeset_gem_init(struct drm_device *dev ) ;
void intel_modeset_cleanup(struct drm_device *dev ) ;
int intel_modeset_vga_set_state(struct drm_device *dev , bool state ) ;
void intel_disable_fbc(struct drm_device *dev ) ;
bool ironlake_set_drps(struct drm_device *dev , u8 val ) ;
__inline static u8 i915_read8(struct drm_i915_private *dev_priv , u32 reg )
{ u8 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = (u8 )0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readb(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readb(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readb(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readb(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw___0(__cil_tmp24, reg, __cil_tmp25, 1);
  }
  return (val);
}
}
__inline static u16 i915_read16(struct drm_i915_private *dev_priv , u32 reg )
{ u16 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = (u16 )0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readw(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readw(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readw(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readw(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw___0(__cil_tmp24, reg, __cil_tmp25, 2);
  }
  return (val);
}
}
__inline static u32 i915_read32___0(struct drm_i915_private *dev_priv , u32 reg )
{ u32 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = 0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readl(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readl(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readl(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readl(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw___0(__cil_tmp24, reg, __cil_tmp25, 4);
  }
  return (val);
}
}
__inline static void i915_write32___0(struct drm_i915_private *dev_priv , u32 reg ,
                                      u32 val )
{ bool __cil_tmp4 ;
  u64 __cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  void *__cil_tmp11 ;
  void volatile *__cil_tmp12 ;
  void volatile *__cil_tmp13 ;

  {
  {
  __cil_tmp4 = (bool )1;
  __cil_tmp5 = (u64 )val;
  trace_i915_reg_rw___0(__cil_tmp4, reg, __cil_tmp5, 4);
  }
  {
  __cil_tmp6 = dev_priv->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        __gen6_gt_wait_for_fifo(dev_priv);
        }
      } else {

      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp10 = (unsigned long )reg;
  __cil_tmp11 = dev_priv->regs;
  __cil_tmp12 = (void volatile *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 + __cil_tmp10;
  writel(val, __cil_tmp13);
  }
  return;
}
}
int intel_get_pipe_from_crtc_id(struct drm_device *dev , void *data , struct drm_file *file ) ;
int intel_fbdev_init(struct drm_device *dev ) ;
void intel_fbdev_fini(struct drm_device *dev ) ;
void intel_cleanup_overlay(struct drm_device *dev ) ;
int intel_overlay_put_image(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
int intel_overlay_attrs(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
void intel_fb_restore_mode(struct drm_device *dev ) ;
unsigned long i915_read_mch_val(void) ;
bool i915_gpu_raise(void) ;
bool i915_gpu_lower(void) ;
bool i915_gpu_busy(void) ;
bool i915_gpu_turbo_disable(void) ;
extern int vga_client_register(struct pci_dev * , void * , void (*)(void * , bool ) ,
                               unsigned int (*)(void * , bool ) ) ;
extern int pnp_range_reserved(resource_size_t , resource_size_t ) ;
extern void vga_switcheroo_unregister_client(struct pci_dev * ) ;
extern int vga_switcheroo_register_client(struct pci_dev * , void (*)(struct pci_dev * ,
                                                                      enum vga_switcheroo_state ) ,
                                          void (*)(struct pci_dev * ) , bool (*)(struct pci_dev * ) ) ;
extern int vga_switcheroo_process_delayed_switch(void) ;
extern int acpi_video_register(void) ;
extern void acpi_video_unregister(void) ;
static void i915_write_hws_pga(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  u32 addr ;
  void *__cil_tmp4 ;
  drm_dma_handle_t *__cil_tmp5 ;
  dma_addr_t __cil_tmp6 ;
  void *__cil_tmp7 ;
  struct drm_i915_private *__cil_tmp8 ;
  struct intel_device_info const *__cil_tmp9 ;
  u8 __cil_tmp10 ;
  unsigned char __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  drm_dma_handle_t *__cil_tmp13 ;
  dma_addr_t __cil_tmp14 ;
  dma_addr_t __cil_tmp15 ;
  u32 __cil_tmp16 ;
  unsigned int __cil_tmp17 ;

  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp4;
  __cil_tmp5 = dev_priv->status_page_dmah;
  __cil_tmp6 = __cil_tmp5->busaddr;
  addr = (u32 )__cil_tmp6;
  {
  __cil_tmp7 = dev->dev_private;
  __cil_tmp8 = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp9 = __cil_tmp8->info;
  __cil_tmp10 = __cil_tmp9->gen;
  __cil_tmp11 = (unsigned char )__cil_tmp10;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  if (__cil_tmp12 > 3U) {
    __cil_tmp13 = dev_priv->status_page_dmah;
    __cil_tmp14 = __cil_tmp13->busaddr;
    __cil_tmp15 = __cil_tmp14 >> 28;
    __cil_tmp16 = (u32 )__cil_tmp15;
    __cil_tmp17 = __cil_tmp16 & 240U;
    addr = __cil_tmp17 | addr;
  } else {

  }
  }
  {
  i915_write32___0(dev_priv, 8320U, addr);
  }
  return;
}
}
static int i915_init_phys_hws(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  struct intel_ring_buffer *ring ;
  void *__cil_tmp4 ;
  struct intel_ring_buffer (*__cil_tmp5)[3U] ;
  drm_dma_handle_t *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  drm_dma_handle_t *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  drm_dma_handle_t *__cil_tmp10 ;
  void *__cil_tmp11 ;
  u32 *__cil_tmp12 ;
  void volatile *__cil_tmp13 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp4;
  __cil_tmp5 = & dev_priv->ring;
  ring = (struct intel_ring_buffer *)__cil_tmp5;
  dev_priv->status_page_dmah = drm_pci_alloc(dev, 4096UL, 4096UL);
  }
  {
  __cil_tmp6 = (drm_dma_handle_t *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = dev_priv->status_page_dmah;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  if (__cil_tmp9 == __cil_tmp7) {
    {
    drm_err("i915_init_phys_hws", "Can not allocate hardware status page\n");
    }
    return (-12);
  } else {

  }
  }
  {
  __cil_tmp10 = dev_priv->status_page_dmah;
  __cil_tmp11 = __cil_tmp10->vaddr;
  ring->status_page.page_addr = (u32 *)__cil_tmp11;
  __cil_tmp12 = ring->status_page.page_addr;
  __cil_tmp13 = (void volatile *)__cil_tmp12;
  memset_io(__cil_tmp13, (unsigned char)0, 4096UL);
  i915_write_hws_pga(dev);
  drm_ut_debug_printk(2U, "drm", "i915_init_phys_hws", "Enabled hardware status page\n");
  }
  return (0);
}
}
static void i915_free_hws(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  struct intel_ring_buffer *ring ;
  void *__cil_tmp4 ;
  struct intel_ring_buffer (*__cil_tmp5)[3U] ;
  drm_dma_handle_t *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  drm_dma_handle_t *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  drm_dma_handle_t *__cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  drm_local_map_t *__cil_tmp12 ;

  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp4;
  __cil_tmp5 = & dev_priv->ring;
  ring = (struct intel_ring_buffer *)__cil_tmp5;
  {
  __cil_tmp6 = (drm_dma_handle_t *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = dev_priv->status_page_dmah;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  if (__cil_tmp9 != __cil_tmp7) {
    {
    __cil_tmp10 = dev_priv->status_page_dmah;
    drm_pci_free(dev, __cil_tmp10);
    dev_priv->status_page_dmah = (drm_dma_handle_t *)0;
    }
  } else {

  }
  }
  {
  __cil_tmp11 = ring->status_page.gfx_addr;
  if (__cil_tmp11 != 0U) {
    {
    ring->status_page.gfx_addr = 0U;
    __cil_tmp12 = & dev_priv->hws_map;
    drm_core_ioremapfree(__cil_tmp12, dev);
    }
  } else {

  }
  }
  {
  i915_write32___0(dev_priv, 8320U, 536866816U);
  }
  return;
}
}
void i915_kernel_lost_context(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  struct drm_i915_master_private *master_priv ;
  struct intel_ring_buffer *ring ;
  int tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  void *__cil_tmp8 ;
  struct intel_ring_buffer (*__cil_tmp9)[3U] ;
  u32 __cil_tmp10 ;
  u32 __cil_tmp11 ;
  u32 __cil_tmp12 ;
  u32 __cil_tmp13 ;
  u32 __cil_tmp14 ;
  u32 __cil_tmp15 ;
  u32 __cil_tmp16 ;
  u32 __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  struct drm_master *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  struct drm_minor *__cil_tmp23 ;
  struct drm_master *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct drm_minor *__cil_tmp26 ;
  struct drm_master *__cil_tmp27 ;
  void *__cil_tmp28 ;
  u32 __cil_tmp29 ;
  u32 __cil_tmp30 ;
  struct _drm_i915_sarea *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  struct _drm_i915_sarea *__cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  struct _drm_i915_sarea *__cil_tmp35 ;
  struct _drm_i915_sarea *__cil_tmp36 ;
  int __cil_tmp37 ;

  {
  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp8;
  __cil_tmp9 = & dev_priv->ring;
  ring = (struct intel_ring_buffer *)__cil_tmp9;
  tmp = drm_core_check_feature(dev, 8192);
  }
  if (tmp != 0) {
    return;
  } else {

  }
  {
  __cil_tmp10 = ring->mmio_base;
  __cil_tmp11 = __cil_tmp10 + 52U;
  tmp___0 = i915_read32___0(dev_priv, __cil_tmp11);
  ring->head = tmp___0 & 2097148U;
  __cil_tmp12 = ring->mmio_base;
  __cil_tmp13 = __cil_tmp12 + 48U;
  tmp___1 = i915_read32___0(dev_priv, __cil_tmp13);
  ring->tail = tmp___1 & 2097144U;
  __cil_tmp14 = ring->tail;
  __cil_tmp15 = ring->head;
  __cil_tmp16 = __cil_tmp15 - __cil_tmp14;
  __cil_tmp17 = __cil_tmp16 - 8U;
  ring->space = (int )__cil_tmp17;
  }
  {
  __cil_tmp18 = ring->space;
  if (__cil_tmp18 < 0) {
    __cil_tmp19 = ring->size;
    __cil_tmp20 = ring->space;
    ring->space = __cil_tmp20 + __cil_tmp19;
  } else {

  }
  }
  {
  __cil_tmp21 = (struct drm_master *)0;
  __cil_tmp22 = (unsigned long )__cil_tmp21;
  __cil_tmp23 = dev->primary;
  __cil_tmp24 = __cil_tmp23->master;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  if (__cil_tmp25 == __cil_tmp22) {
    return;
  } else {

  }
  }
  __cil_tmp26 = dev->primary;
  __cil_tmp27 = __cil_tmp26->master;
  __cil_tmp28 = __cil_tmp27->driver_priv;
  master_priv = (struct drm_i915_master_private *)__cil_tmp28;
  {
  __cil_tmp29 = ring->tail;
  __cil_tmp30 = ring->head;
  if (__cil_tmp30 == __cil_tmp29) {
    {
    __cil_tmp31 = (struct _drm_i915_sarea *)0;
    __cil_tmp32 = (unsigned long )__cil_tmp31;
    __cil_tmp33 = master_priv->sarea_priv;
    __cil_tmp34 = (unsigned long )__cil_tmp33;
    if (__cil_tmp34 != __cil_tmp32) {
      __cil_tmp35 = master_priv->sarea_priv;
      __cil_tmp36 = master_priv->sarea_priv;
      __cil_tmp37 = __cil_tmp36->perf_boxes;
      __cil_tmp35->perf_boxes = __cil_tmp37 | 1;
    } else {

    }
    }
  } else {

  }
  }
  return;
}
}
static int i915_dma_cleanup(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  int i ;
  void *__cil_tmp4 ;
  int __cil_tmp5 ;
  struct mutex *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct intel_ring_buffer (*__cil_tmp8)[3U] ;
  struct intel_ring_buffer *__cil_tmp9 ;
  struct intel_ring_buffer *__cil_tmp10 ;
  struct mutex *__cil_tmp11 ;
  void *__cil_tmp12 ;
  struct drm_i915_private *__cil_tmp13 ;
  struct intel_device_info const *__cil_tmp14 ;
  unsigned char *__cil_tmp15 ;
  unsigned char *__cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  unsigned int __cil_tmp18 ;

  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp4;
  {
  __cil_tmp5 = dev->irq_enabled;
  if (__cil_tmp5 != 0) {
    {
    drm_irq_uninstall(dev);
    }
  } else {

  }
  }
  {
  __cil_tmp6 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp6, 0U);
  i = 0;
  }
  goto ldv_40292;
  ldv_40291:
  {
  __cil_tmp7 = (unsigned long )i;
  __cil_tmp8 = & dev_priv->ring;
  __cil_tmp9 = (struct intel_ring_buffer *)__cil_tmp8;
  __cil_tmp10 = __cil_tmp9 + __cil_tmp7;
  intel_cleanup_ring_buffer(__cil_tmp10);
  i = i + 1;
  }
  ldv_40292: ;
  if (i <= 2) {
    goto ldv_40291;
  } else {
    goto ldv_40293;
  }
  ldv_40293:
  {
  __cil_tmp11 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp11);
  }
  {
  __cil_tmp12 = dev->dev_private;
  __cil_tmp13 = (struct drm_i915_private *)__cil_tmp12;
  __cil_tmp14 = __cil_tmp13->info;
  __cil_tmp15 = (unsigned char *)__cil_tmp14;
  __cil_tmp16 = __cil_tmp15 + 1UL;
  __cil_tmp17 = *__cil_tmp16;
  __cil_tmp18 = (unsigned int )__cil_tmp17;
  if (__cil_tmp18 != 0U) {
    {
    i915_free_hws(dev);
    }
  } else {

  }
  }
  return (0);
}
}
static int i915_initialize(struct drm_device *dev , drm_i915_init_t *init )
{ drm_i915_private_t *dev_priv ;
  struct drm_i915_master_private *master_priv ;
  int ret ;
  struct drm_local_map *tmp ;
  void *__cil_tmp7 ;
  struct drm_minor *__cil_tmp8 ;
  struct drm_master *__cil_tmp9 ;
  void *__cil_tmp10 ;
  drm_local_map_t *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  drm_local_map_t *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  int __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  drm_local_map_t *__cil_tmp17 ;
  void *__cil_tmp18 ;
  struct _drm_i915_sarea *__cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  struct drm_i915_gem_object *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  struct intel_ring_buffer (*__cil_tmp23)[3U] ;
  struct intel_ring_buffer *__cil_tmp24 ;
  struct drm_i915_gem_object *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  u64 __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  struct _drm_i915_sarea *__cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  struct _drm_i915_sarea *__cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  struct _drm_i915_sarea *__cil_tmp36 ;

  {
  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp7;
  __cil_tmp8 = dev->primary;
  __cil_tmp9 = __cil_tmp8->master;
  __cil_tmp10 = __cil_tmp9->driver_priv;
  master_priv = (struct drm_i915_master_private *)__cil_tmp10;
  tmp = drm_getsarea(dev);
  master_priv->sarea = tmp;
  }
  {
  __cil_tmp11 = (drm_local_map_t *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = master_priv->sarea;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  if (__cil_tmp14 != __cil_tmp12) {
    __cil_tmp15 = init->sarea_priv_offset;
    __cil_tmp16 = (unsigned long )__cil_tmp15;
    __cil_tmp17 = master_priv->sarea;
    __cil_tmp18 = __cil_tmp17->handle;
    __cil_tmp19 = (struct _drm_i915_sarea *)__cil_tmp18;
    master_priv->sarea_priv = __cil_tmp19 + __cil_tmp16;
  } else {
    {
    drm_ut_debug_printk(2U, "drm", "i915_initialize", "sarea not found assuming DRI2 userspace\n");
    }
  }
  }
  {
  __cil_tmp20 = init->ring_size;
  if (__cil_tmp20 != 0U) {
    {
    __cil_tmp21 = (struct drm_i915_gem_object *)0;
    __cil_tmp22 = (unsigned long )__cil_tmp21;
    __cil_tmp23 = & dev_priv->ring;
    __cil_tmp24 = (struct intel_ring_buffer *)__cil_tmp23;
    __cil_tmp25 = __cil_tmp24->obj;
    __cil_tmp26 = (unsigned long )__cil_tmp25;
    if (__cil_tmp26 != __cil_tmp22) {
      {
      i915_dma_cleanup(dev);
      drm_err("i915_initialize", "Client tried to initialize ringbuffer in GEM mode\n");
      }
      return (-22);
    } else {

    }
    }
    {
    __cil_tmp27 = init->ring_start;
    __cil_tmp28 = (u64 )__cil_tmp27;
    __cil_tmp29 = init->ring_size;
    ret = intel_render_ring_init_dri(dev, __cil_tmp28, __cil_tmp29);
    }
    if (ret != 0) {
      {
      i915_dma_cleanup(dev);
      }
      return (ret);
    } else {

    }
  } else {

  }
  }
  dev_priv->cpp = init->cpp;
  __cil_tmp30 = init->back_offset;
  dev_priv->back_offset = (int )__cil_tmp30;
  __cil_tmp31 = init->front_offset;
  dev_priv->front_offset = (int )__cil_tmp31;
  dev_priv->current_page = 0;
  {
  __cil_tmp32 = (struct _drm_i915_sarea *)0;
  __cil_tmp33 = (unsigned long )__cil_tmp32;
  __cil_tmp34 = master_priv->sarea_priv;
  __cil_tmp35 = (unsigned long )__cil_tmp34;
  if (__cil_tmp35 != __cil_tmp33) {
    __cil_tmp36 = master_priv->sarea_priv;
    __cil_tmp36->pf_current_page = 0;
  } else {

  }
  }
  dev_priv->allow_batchbuffer = 1;
  return (0);
}
}
static int i915_dma_resume(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  struct intel_ring_buffer *ring ;
  void *__cil_tmp4 ;
  struct intel_ring_buffer (*__cil_tmp5)[3U] ;
  void *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  void *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  u32 *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  u32 *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  u32 *__cil_tmp14 ;
  unsigned int __cil_tmp15 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp4;
  __cil_tmp5 = & dev_priv->ring;
  ring = (struct intel_ring_buffer *)__cil_tmp5;
  drm_ut_debug_printk(2U, "drm", "i915_dma_resume", "%s\n", "i915_dma_resume");
  }
  {
  __cil_tmp6 = (void *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = ring->map.handle;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  if (__cil_tmp9 == __cil_tmp7) {
    {
    drm_err("i915_dma_resume", "can not ioremap virtual address for ring buffer\n");
    }
    return (-12);
  } else {

  }
  }
  {
  __cil_tmp10 = (u32 *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = ring->status_page.page_addr;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  if (__cil_tmp13 == __cil_tmp11) {
    {
    drm_err("i915_dma_resume", "Can not find hardware status page\n");
    }
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp14 = ring->status_page.page_addr;
  drm_ut_debug_printk(2U, "drm", "i915_dma_resume", "hw status page @ %p\n", __cil_tmp14);
  }
  {
  __cil_tmp15 = ring->status_page.gfx_addr;
  if (__cil_tmp15 != 0U) {
    {
    intel_ring_setup_status_page(ring);
    }
  } else {
    {
    i915_write_hws_pga(dev);
    }
  }
  }
  {
  drm_ut_debug_printk(2U, "drm", "i915_dma_resume", "Enabled hardware status page\n");
  }
  return (0);
}
}
static int i915_dma_init(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ drm_i915_init_t *init ;
  int retcode ;
  enum ldv_26036 __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  int __cil_tmp8 ;
  enum ldv_26036 __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  int __cil_tmp11 ;
  enum ldv_26036 __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  int __cil_tmp14 ;

  {
  init = (drm_i915_init_t *)data;
  retcode = 0;
  {
  __cil_tmp6 = init->func;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  __cil_tmp8 = (int )__cil_tmp7;
  if (__cil_tmp8 == 1) {
    goto case_1;
  } else {
    {
    __cil_tmp9 = init->func;
    __cil_tmp10 = (unsigned int )__cil_tmp9;
    __cil_tmp11 = (int )__cil_tmp10;
    if (__cil_tmp11 == 2) {
      goto case_2;
    } else {
      {
      __cil_tmp12 = init->func;
      __cil_tmp13 = (unsigned int )__cil_tmp12;
      __cil_tmp14 = (int )__cil_tmp13;
      if (__cil_tmp14 == 3) {
        goto case_3;
      } else {
        goto switch_default;
        if (0) {
          case_1:
          {
          retcode = i915_initialize(dev, init);
          }
          goto ldv_40316;
          case_2:
          {
          retcode = i915_dma_cleanup(dev);
          }
          goto ldv_40316;
          case_3:
          {
          retcode = i915_dma_resume(dev);
          }
          goto ldv_40316;
          switch_default:
          retcode = -22;
          goto ldv_40316;
        } else {

        }
      }
      }
    }
    }
  }
  }
  ldv_40316: ;
  return (retcode);
}
}
static int validate_cmd(int cmd )
{ unsigned int __cil_tmp2 ;
  unsigned int __cil_tmp3 ;
  int __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  int __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;

  {
  {
  __cil_tmp2 = (unsigned int )cmd;
  __cil_tmp3 = __cil_tmp2 >> 29;
  __cil_tmp4 = (int )__cil_tmp3;
  if (__cil_tmp4 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp5 = (unsigned int )cmd;
    __cil_tmp6 = __cil_tmp5 >> 29;
    __cil_tmp7 = (int )__cil_tmp6;
    if (__cil_tmp7 == 1) {
      goto case_1;
    } else {
      {
      __cil_tmp8 = (unsigned int )cmd;
      __cil_tmp9 = __cil_tmp8 >> 29;
      __cil_tmp10 = (int )__cil_tmp9;
      if (__cil_tmp10 == 2) {
        goto case_2;
      } else {
        {
        __cil_tmp11 = (unsigned int )cmd;
        __cil_tmp12 = __cil_tmp11 >> 29;
        __cil_tmp13 = (int )__cil_tmp12;
        if (__cil_tmp13 == 3) {
          goto case_3;
        } else {
          goto switch_default___2;
          if (0) {
            case_0: ;
            {
            __cil_tmp14 = cmd >> 23;
            __cil_tmp15 = __cil_tmp14 & 63;
            if (__cil_tmp15 == 0) {
              goto case_0___0;
            } else {
              {
              __cil_tmp16 = cmd >> 23;
              __cil_tmp17 = __cil_tmp16 & 63;
              if (__cil_tmp17 == 4) {
                goto case_4;
              } else {
                goto switch_default;
                if (0) {
                  case_0___0: ;
                  return (1);
                  case_4: ;
                  return (1);
                  switch_default: ;
                  return (0);
                } else {

                }
              }
              }
            }
            }
            goto ldv_40327;
            case_1: ;
            return (0);
            case_2: ;
            {
            __cil_tmp18 = cmd & 255;
            return (__cil_tmp18 + 2);
            }
            case_3: ;
            {
            __cil_tmp19 = cmd >> 24;
            __cil_tmp20 = __cil_tmp19 & 31;
            if (__cil_tmp20 <= 24) {
              return (1);
            } else {

            }
            }
            {
            __cil_tmp21 = cmd >> 24;
            __cil_tmp22 = __cil_tmp21 & 31;
            if (__cil_tmp22 == 28) {
              goto case_28;
            } else {
              {
              __cil_tmp23 = cmd >> 24;
              __cil_tmp24 = __cil_tmp23 & 31;
              if (__cil_tmp24 == 29) {
                goto case_29;
              } else {
                {
                __cil_tmp25 = cmd >> 24;
                __cil_tmp26 = __cil_tmp25 & 31;
                if (__cil_tmp26 == 30) {
                  goto case_30;
                } else {
                  {
                  __cil_tmp27 = cmd >> 24;
                  __cil_tmp28 = __cil_tmp27 & 31;
                  if (__cil_tmp28 == 31) {
                    goto case_31;
                  } else {
                    goto switch_default___1;
                    if (0) {
                      case_28: ;
                      return (1);
                      case_29: ;
                      {
                      __cil_tmp29 = cmd >> 16;
                      __cil_tmp30 = __cil_tmp29 & 255;
                      if (__cil_tmp30 == 3) {
                        goto case_3___0;
                      } else {
                        {
                        __cil_tmp31 = cmd >> 16;
                        __cil_tmp32 = __cil_tmp31 & 255;
                        if (__cil_tmp32 == 4) {
                          goto case_4___0;
                        } else {
                          goto switch_default___0;
                          if (0) {
                            case_3___0: ;
                            {
                            __cil_tmp33 = cmd & 31;
                            return (__cil_tmp33 + 2);
                            }
                            case_4___0: ;
                            {
                            __cil_tmp34 = cmd & 15;
                            return (__cil_tmp34 + 2);
                            }
                            switch_default___0: ;
                            {
                            __cil_tmp35 = cmd & 65535;
                            return (__cil_tmp35 + 2);
                            }
                          } else {

                          }
                        }
                        }
                      }
                      }
                      case_30: ;
                      {
                      __cil_tmp36 = cmd & 8388608;
                      if (__cil_tmp36 != 0) {
                        {
                        __cil_tmp37 = cmd & 65535;
                        return (__cil_tmp37 + 1);
                        }
                      } else {
                        return (1);
                      }
                      }
                      case_31: ;
                      {
                      __cil_tmp38 = cmd & 8388608;
                      if (__cil_tmp38 == 0) {
                        {
                        __cil_tmp39 = cmd & 131071;
                        return (__cil_tmp39 + 2);
                        }
                      } else {
                        {
                        __cil_tmp40 = cmd & 131072;
                        if (__cil_tmp40 != 0) {
                          {
                          __cil_tmp41 = cmd & 65535;
                          if (__cil_tmp41 == 0) {
                            return (0);
                          } else {
                            {
                            __cil_tmp42 = cmd & 65535;
                            __cil_tmp43 = __cil_tmp42 + 1;
                            __cil_tmp44 = __cil_tmp43 / 2;
                            return (__cil_tmp44 + 1);
                            }
                          }
                          }
                        } else {
                          return (2);
                        }
                        }
                      }
                      }
                      switch_default___1: ;
                      return (0);
                    } else {

                    }
                  }
                  }
                }
                }
              }
              }
            }
            }
            switch_default___2: ;
            return (0);
          } else {

          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_40327: ;
  return (0);
}
}
static int i915_emit_cmds(struct drm_device *dev , int *buffer , int dwords )
{ drm_i915_private_t *dev_priv ;
  int i ;
  int ret ;
  int sz ;
  int tmp ;
  void *__cil_tmp9 ;
  struct intel_ring_buffer (*__cil_tmp10)[3U] ;
  struct intel_ring_buffer *__cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  int __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  int *__cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  struct intel_ring_buffer (*__cil_tmp22)[3U] ;
  struct intel_ring_buffer *__cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  struct intel_ring_buffer (*__cil_tmp26)[3U] ;
  struct intel_ring_buffer *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  int *__cil_tmp29 ;
  int __cil_tmp30 ;
  u32 __cil_tmp31 ;
  struct intel_ring_buffer (*__cil_tmp32)[3U] ;
  struct intel_ring_buffer *__cil_tmp33 ;
  struct intel_ring_buffer (*__cil_tmp34)[3U] ;
  struct intel_ring_buffer *__cil_tmp35 ;

  {
  __cil_tmp9 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp9;
  {
  __cil_tmp10 = & dev_priv->ring;
  __cil_tmp11 = (struct intel_ring_buffer *)__cil_tmp10;
  __cil_tmp12 = __cil_tmp11->size;
  __cil_tmp13 = __cil_tmp12 + -8;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = dwords + 1;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  __cil_tmp17 = __cil_tmp16 * 4UL;
  if (__cil_tmp17 >= __cil_tmp14) {
    return (-22);
  } else {

  }
  }
  i = 0;
  goto ldv_40350;
  ldv_40349:
  {
  __cil_tmp18 = (unsigned long )i;
  __cil_tmp19 = buffer + __cil_tmp18;
  __cil_tmp20 = *__cil_tmp19;
  tmp = validate_cmd(__cil_tmp20);
  sz = tmp;
  }
  if (sz == 0) {
    return (-22);
  } else {
    {
    __cil_tmp21 = i + sz;
    if (__cil_tmp21 > dwords) {
      return (-22);
    } else {

    }
    }
  }
  i = i + sz;
  ldv_40350: ;
  if (i < dwords) {
    goto ldv_40349;
  } else {
    goto ldv_40351;
  }
  ldv_40351:
  {
  __cil_tmp22 = & dev_priv->ring;
  __cil_tmp23 = (struct intel_ring_buffer *)__cil_tmp22;
  __cil_tmp24 = dwords + 1;
  __cil_tmp25 = __cil_tmp24 & -2;
  ret = intel_ring_begin(__cil_tmp23, __cil_tmp25);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  i = 0;
  goto ldv_40353;
  ldv_40352:
  {
  __cil_tmp26 = & dev_priv->ring;
  __cil_tmp27 = (struct intel_ring_buffer *)__cil_tmp26;
  __cil_tmp28 = (unsigned long )i;
  __cil_tmp29 = buffer + __cil_tmp28;
  __cil_tmp30 = *__cil_tmp29;
  __cil_tmp31 = (u32 )__cil_tmp30;
  intel_ring_emit(__cil_tmp27, __cil_tmp31);
  i = i + 1;
  }
  ldv_40353: ;
  if (i < dwords) {
    goto ldv_40352;
  } else {
    goto ldv_40354;
  }
  ldv_40354: ;
  if (dwords & 1) {
    {
    __cil_tmp32 = & dev_priv->ring;
    __cil_tmp33 = (struct intel_ring_buffer *)__cil_tmp32;
    intel_ring_emit(__cil_tmp33, 0U);
    }
  } else {

  }
  {
  __cil_tmp34 = & dev_priv->ring;
  __cil_tmp35 = (struct intel_ring_buffer *)__cil_tmp34;
  intel_ring_advance(__cil_tmp35);
  }
  return (0);
}
}
int i915_emit_box(struct drm_device *dev , struct drm_clip_rect *box , int DR1 , int DR4 )
{ struct drm_i915_private *dev_priv ;
  int ret ;
  void *__cil_tmp7 ;
  unsigned short __cil_tmp8 ;
  int __cil_tmp9 ;
  unsigned short __cil_tmp10 ;
  int __cil_tmp11 ;
  unsigned short __cil_tmp12 ;
  int __cil_tmp13 ;
  unsigned short __cil_tmp14 ;
  int __cil_tmp15 ;
  unsigned short __cil_tmp16 ;
  int __cil_tmp17 ;
  unsigned short __cil_tmp18 ;
  int __cil_tmp19 ;
  unsigned short __cil_tmp20 ;
  int __cil_tmp21 ;
  unsigned short __cil_tmp22 ;
  int __cil_tmp23 ;
  unsigned short __cil_tmp24 ;
  int __cil_tmp25 ;
  unsigned short __cil_tmp26 ;
  int __cil_tmp27 ;
  unsigned short __cil_tmp28 ;
  int __cil_tmp29 ;
  unsigned short __cil_tmp30 ;
  int __cil_tmp31 ;
  unsigned short __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned short __cil_tmp34 ;
  int __cil_tmp35 ;
  unsigned short __cil_tmp36 ;
  int __cil_tmp37 ;
  unsigned short __cil_tmp38 ;
  int __cil_tmp39 ;
  unsigned short __cil_tmp40 ;
  int __cil_tmp41 ;
  unsigned short __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned short __cil_tmp44 ;
  int __cil_tmp45 ;
  unsigned short __cil_tmp46 ;
  int __cil_tmp47 ;
  unsigned short __cil_tmp48 ;
  int __cil_tmp49 ;
  unsigned short __cil_tmp50 ;
  int __cil_tmp51 ;
  void *__cil_tmp52 ;
  struct drm_i915_private *__cil_tmp53 ;
  struct intel_device_info const *__cil_tmp54 ;
  u8 __cil_tmp55 ;
  unsigned char __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  struct intel_ring_buffer (*__cil_tmp58)[3U] ;
  struct intel_ring_buffer *__cil_tmp59 ;
  struct intel_ring_buffer (*__cil_tmp60)[3U] ;
  struct intel_ring_buffer *__cil_tmp61 ;
  struct intel_ring_buffer (*__cil_tmp62)[3U] ;
  struct intel_ring_buffer *__cil_tmp63 ;
  unsigned short __cil_tmp64 ;
  int __cil_tmp65 ;
  int __cil_tmp66 ;
  unsigned short __cil_tmp67 ;
  int __cil_tmp68 ;
  int __cil_tmp69 ;
  u32 __cil_tmp70 ;
  struct intel_ring_buffer (*__cil_tmp71)[3U] ;
  struct intel_ring_buffer *__cil_tmp72 ;
  unsigned short __cil_tmp73 ;
  int __cil_tmp74 ;
  int __cil_tmp75 ;
  int __cil_tmp76 ;
  unsigned short __cil_tmp77 ;
  int __cil_tmp78 ;
  int __cil_tmp79 ;
  int __cil_tmp80 ;
  int __cil_tmp81 ;
  u32 __cil_tmp82 ;
  struct intel_ring_buffer (*__cil_tmp83)[3U] ;
  struct intel_ring_buffer *__cil_tmp84 ;
  u32 __cil_tmp85 ;
  struct intel_ring_buffer (*__cil_tmp86)[3U] ;
  struct intel_ring_buffer *__cil_tmp87 ;
  struct intel_ring_buffer (*__cil_tmp88)[3U] ;
  struct intel_ring_buffer *__cil_tmp89 ;
  struct intel_ring_buffer (*__cil_tmp90)[3U] ;
  struct intel_ring_buffer *__cil_tmp91 ;
  u32 __cil_tmp92 ;
  struct intel_ring_buffer (*__cil_tmp93)[3U] ;
  struct intel_ring_buffer *__cil_tmp94 ;
  unsigned short __cil_tmp95 ;
  int __cil_tmp96 ;
  int __cil_tmp97 ;
  unsigned short __cil_tmp98 ;
  int __cil_tmp99 ;
  int __cil_tmp100 ;
  u32 __cil_tmp101 ;
  struct intel_ring_buffer (*__cil_tmp102)[3U] ;
  struct intel_ring_buffer *__cil_tmp103 ;
  unsigned short __cil_tmp104 ;
  int __cil_tmp105 ;
  int __cil_tmp106 ;
  int __cil_tmp107 ;
  unsigned short __cil_tmp108 ;
  int __cil_tmp109 ;
  int __cil_tmp110 ;
  int __cil_tmp111 ;
  int __cil_tmp112 ;
  u32 __cil_tmp113 ;
  struct intel_ring_buffer (*__cil_tmp114)[3U] ;
  struct intel_ring_buffer *__cil_tmp115 ;
  u32 __cil_tmp116 ;
  struct intel_ring_buffer (*__cil_tmp117)[3U] ;
  struct intel_ring_buffer *__cil_tmp118 ;
  struct intel_ring_buffer (*__cil_tmp119)[3U] ;
  struct intel_ring_buffer *__cil_tmp120 ;

  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  {
  __cil_tmp8 = box->y1;
  __cil_tmp9 = (int )__cil_tmp8;
  __cil_tmp10 = box->y2;
  __cil_tmp11 = (int )__cil_tmp10;
  if (__cil_tmp11 <= __cil_tmp9) {
    {
    __cil_tmp12 = box->x1;
    __cil_tmp13 = (int )__cil_tmp12;
    __cil_tmp14 = box->y1;
    __cil_tmp15 = (int )__cil_tmp14;
    __cil_tmp16 = box->x2;
    __cil_tmp17 = (int )__cil_tmp16;
    __cil_tmp18 = box->y2;
    __cil_tmp19 = (int )__cil_tmp18;
    drm_err("i915_emit_box", "Bad box %d,%d..%d,%d\n", __cil_tmp13, __cil_tmp15, __cil_tmp17,
            __cil_tmp19);
    }
    return (-22);
  } else {
    {
    __cil_tmp20 = box->x1;
    __cil_tmp21 = (int )__cil_tmp20;
    __cil_tmp22 = box->x2;
    __cil_tmp23 = (int )__cil_tmp22;
    if (__cil_tmp23 <= __cil_tmp21) {
      {
      __cil_tmp24 = box->x1;
      __cil_tmp25 = (int )__cil_tmp24;
      __cil_tmp26 = box->y1;
      __cil_tmp27 = (int )__cil_tmp26;
      __cil_tmp28 = box->x2;
      __cil_tmp29 = (int )__cil_tmp28;
      __cil_tmp30 = box->y2;
      __cil_tmp31 = (int )__cil_tmp30;
      drm_err("i915_emit_box", "Bad box %d,%d..%d,%d\n", __cil_tmp25, __cil_tmp27,
              __cil_tmp29, __cil_tmp31);
      }
      return (-22);
    } else {
      {
      __cil_tmp32 = box->y2;
      __cil_tmp33 = (unsigned int )__cil_tmp32;
      if (__cil_tmp33 == 0U) {
        {
        __cil_tmp34 = box->x1;
        __cil_tmp35 = (int )__cil_tmp34;
        __cil_tmp36 = box->y1;
        __cil_tmp37 = (int )__cil_tmp36;
        __cil_tmp38 = box->x2;
        __cil_tmp39 = (int )__cil_tmp38;
        __cil_tmp40 = box->y2;
        __cil_tmp41 = (int )__cil_tmp40;
        drm_err("i915_emit_box", "Bad box %d,%d..%d,%d\n", __cil_tmp35, __cil_tmp37,
                __cil_tmp39, __cil_tmp41);
        }
        return (-22);
      } else {
        {
        __cil_tmp42 = box->x2;
        __cil_tmp43 = (unsigned int )__cil_tmp42;
        if (__cil_tmp43 == 0U) {
          {
          __cil_tmp44 = box->x1;
          __cil_tmp45 = (int )__cil_tmp44;
          __cil_tmp46 = box->y1;
          __cil_tmp47 = (int )__cil_tmp46;
          __cil_tmp48 = box->x2;
          __cil_tmp49 = (int )__cil_tmp48;
          __cil_tmp50 = box->y2;
          __cil_tmp51 = (int )__cil_tmp50;
          drm_err("i915_emit_box", "Bad box %d,%d..%d,%d\n", __cil_tmp45, __cil_tmp47,
                  __cil_tmp49, __cil_tmp51);
          }
          return (-22);
        } else {

        }
        }
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp52 = dev->dev_private;
  __cil_tmp53 = (struct drm_i915_private *)__cil_tmp52;
  __cil_tmp54 = __cil_tmp53->info;
  __cil_tmp55 = __cil_tmp54->gen;
  __cil_tmp56 = (unsigned char )__cil_tmp55;
  __cil_tmp57 = (unsigned int )__cil_tmp56;
  if (__cil_tmp57 > 3U) {
    {
    __cil_tmp58 = & dev_priv->ring;
    __cil_tmp59 = (struct intel_ring_buffer *)__cil_tmp58;
    ret = intel_ring_begin(__cil_tmp59, 4);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
    {
    __cil_tmp60 = & dev_priv->ring;
    __cil_tmp61 = (struct intel_ring_buffer *)__cil_tmp60;
    intel_ring_emit(__cil_tmp61, 2030043138U);
    __cil_tmp62 = & dev_priv->ring;
    __cil_tmp63 = (struct intel_ring_buffer *)__cil_tmp62;
    __cil_tmp64 = box->y1;
    __cil_tmp65 = (int )__cil_tmp64;
    __cil_tmp66 = __cil_tmp65 << 16;
    __cil_tmp67 = box->x1;
    __cil_tmp68 = (int )__cil_tmp67;
    __cil_tmp69 = __cil_tmp68 | __cil_tmp66;
    __cil_tmp70 = (u32 )__cil_tmp69;
    intel_ring_emit(__cil_tmp63, __cil_tmp70);
    __cil_tmp71 = & dev_priv->ring;
    __cil_tmp72 = (struct intel_ring_buffer *)__cil_tmp71;
    __cil_tmp73 = box->y2;
    __cil_tmp74 = (int )__cil_tmp73;
    __cil_tmp75 = __cil_tmp74 + -1;
    __cil_tmp76 = __cil_tmp75 << 16;
    __cil_tmp77 = box->x2;
    __cil_tmp78 = (int )__cil_tmp77;
    __cil_tmp79 = __cil_tmp78 + -1;
    __cil_tmp80 = __cil_tmp79 & 65535;
    __cil_tmp81 = __cil_tmp80 | __cil_tmp76;
    __cil_tmp82 = (u32 )__cil_tmp81;
    intel_ring_emit(__cil_tmp72, __cil_tmp82);
    __cil_tmp83 = & dev_priv->ring;
    __cil_tmp84 = (struct intel_ring_buffer *)__cil_tmp83;
    __cil_tmp85 = (u32 )DR4;
    intel_ring_emit(__cil_tmp84, __cil_tmp85);
    }
  } else {
    {
    __cil_tmp86 = & dev_priv->ring;
    __cil_tmp87 = (struct intel_ring_buffer *)__cil_tmp86;
    ret = intel_ring_begin(__cil_tmp87, 6);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
    {
    __cil_tmp88 = & dev_priv->ring;
    __cil_tmp89 = (struct intel_ring_buffer *)__cil_tmp88;
    intel_ring_emit(__cil_tmp89, 2105540611U);
    __cil_tmp90 = & dev_priv->ring;
    __cil_tmp91 = (struct intel_ring_buffer *)__cil_tmp90;
    __cil_tmp92 = (u32 )DR1;
    intel_ring_emit(__cil_tmp91, __cil_tmp92);
    __cil_tmp93 = & dev_priv->ring;
    __cil_tmp94 = (struct intel_ring_buffer *)__cil_tmp93;
    __cil_tmp95 = box->y1;
    __cil_tmp96 = (int )__cil_tmp95;
    __cil_tmp97 = __cil_tmp96 << 16;
    __cil_tmp98 = box->x1;
    __cil_tmp99 = (int )__cil_tmp98;
    __cil_tmp100 = __cil_tmp99 | __cil_tmp97;
    __cil_tmp101 = (u32 )__cil_tmp100;
    intel_ring_emit(__cil_tmp94, __cil_tmp101);
    __cil_tmp102 = & dev_priv->ring;
    __cil_tmp103 = (struct intel_ring_buffer *)__cil_tmp102;
    __cil_tmp104 = box->y2;
    __cil_tmp105 = (int )__cil_tmp104;
    __cil_tmp106 = __cil_tmp105 + -1;
    __cil_tmp107 = __cil_tmp106 << 16;
    __cil_tmp108 = box->x2;
    __cil_tmp109 = (int )__cil_tmp108;
    __cil_tmp110 = __cil_tmp109 + -1;
    __cil_tmp111 = __cil_tmp110 & 65535;
    __cil_tmp112 = __cil_tmp111 | __cil_tmp107;
    __cil_tmp113 = (u32 )__cil_tmp112;
    intel_ring_emit(__cil_tmp103, __cil_tmp113);
    __cil_tmp114 = & dev_priv->ring;
    __cil_tmp115 = (struct intel_ring_buffer *)__cil_tmp114;
    __cil_tmp116 = (u32 )DR4;
    intel_ring_emit(__cil_tmp115, __cil_tmp116);
    __cil_tmp117 = & dev_priv->ring;
    __cil_tmp118 = (struct intel_ring_buffer *)__cil_tmp117;
    intel_ring_emit(__cil_tmp118, 0U);
    }
  }
  }
  {
  __cil_tmp119 = & dev_priv->ring;
  __cil_tmp120 = (struct intel_ring_buffer *)__cil_tmp119;
  intel_ring_advance(__cil_tmp120);
  }
  return (0);
}
}
static void i915_emit_breadcrumb(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  struct drm_i915_master_private *master_priv ;
  int tmp ;
  void *__cil_tmp5 ;
  struct drm_minor *__cil_tmp6 ;
  struct drm_master *__cil_tmp7 ;
  void *__cil_tmp8 ;
  uint32_t __cil_tmp9 ;
  uint32_t __cil_tmp10 ;
  int __cil_tmp11 ;
  struct _drm_i915_sarea *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct _drm_i915_sarea *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct _drm_i915_sarea *__cil_tmp16 ;
  uint32_t __cil_tmp17 ;
  struct intel_ring_buffer (*__cil_tmp18)[3U] ;
  struct intel_ring_buffer *__cil_tmp19 ;
  struct intel_ring_buffer (*__cil_tmp20)[3U] ;
  struct intel_ring_buffer *__cil_tmp21 ;
  struct intel_ring_buffer (*__cil_tmp22)[3U] ;
  struct intel_ring_buffer *__cil_tmp23 ;
  struct intel_ring_buffer (*__cil_tmp24)[3U] ;
  struct intel_ring_buffer *__cil_tmp25 ;
  uint32_t __cil_tmp26 ;
  struct intel_ring_buffer (*__cil_tmp27)[3U] ;
  struct intel_ring_buffer *__cil_tmp28 ;
  struct intel_ring_buffer (*__cil_tmp29)[3U] ;
  struct intel_ring_buffer *__cil_tmp30 ;

  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  __cil_tmp6 = dev->primary;
  __cil_tmp7 = __cil_tmp6->master;
  __cil_tmp8 = __cil_tmp7->driver_priv;
  master_priv = (struct drm_i915_master_private *)__cil_tmp8;
  __cil_tmp9 = dev_priv->counter;
  dev_priv->counter = __cil_tmp9 + 1U;
  {
  __cil_tmp10 = dev_priv->counter;
  __cil_tmp11 = (int )__cil_tmp10;
  if (__cil_tmp11 < 0) {
    dev_priv->counter = 0U;
  } else {

  }
  }
  {
  __cil_tmp12 = (struct _drm_i915_sarea *)0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = master_priv->sarea_priv;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  if (__cil_tmp15 != __cil_tmp13) {
    __cil_tmp16 = master_priv->sarea_priv;
    __cil_tmp17 = dev_priv->counter;
    __cil_tmp16->last_enqueue = (int )__cil_tmp17;
  } else {

  }
  }
  {
  __cil_tmp18 = & dev_priv->ring;
  __cil_tmp19 = (struct intel_ring_buffer *)__cil_tmp18;
  tmp = intel_ring_begin(__cil_tmp19, 4);
  }
  if (tmp == 0) {
    {
    __cil_tmp20 = & dev_priv->ring;
    __cil_tmp21 = (struct intel_ring_buffer *)__cil_tmp20;
    intel_ring_emit(__cil_tmp21, 276824065U);
    __cil_tmp22 = & dev_priv->ring;
    __cil_tmp23 = (struct intel_ring_buffer *)__cil_tmp22;
    intel_ring_emit(__cil_tmp23, 132U);
    __cil_tmp24 = & dev_priv->ring;
    __cil_tmp25 = (struct intel_ring_buffer *)__cil_tmp24;
    __cil_tmp26 = dev_priv->counter;
    intel_ring_emit(__cil_tmp25, __cil_tmp26);
    __cil_tmp27 = & dev_priv->ring;
    __cil_tmp28 = (struct intel_ring_buffer *)__cil_tmp27;
    intel_ring_emit(__cil_tmp28, 0U);
    __cil_tmp29 = & dev_priv->ring;
    __cil_tmp30 = (struct intel_ring_buffer *)__cil_tmp29;
    intel_ring_advance(__cil_tmp30);
    }
  } else {

  }
  return;
}
}
static int i915_dispatch_cmdbuffer(struct drm_device *dev , drm_i915_cmdbuffer_t *cmd ,
                                   struct drm_clip_rect *cliprects , void *cmdbuf )
{ int nbox ;
  int i ;
  int count ;
  int ret ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct drm_clip_rect *__cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int *__cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;

  {
  nbox = cmd->num_cliprects;
  i = 0;
  {
  __cil_tmp9 = cmd->sz;
  __cil_tmp10 = __cil_tmp9 & 3;
  if (__cil_tmp10 != 0) {
    {
    drm_err("i915_dispatch_cmdbuffer", "alignment");
    }
    return (-22);
  } else {

  }
  }
  {
  i915_kernel_lost_context(dev);
  }
  if (nbox != 0) {
    count = nbox;
  } else {
    count = 1;
  }
  i = 0;
  goto ldv_40381;
  ldv_40380: ;
  if (i < nbox) {
    {
    __cil_tmp11 = (unsigned long )i;
    __cil_tmp12 = cliprects + __cil_tmp11;
    __cil_tmp13 = cmd->DR1;
    __cil_tmp14 = cmd->DR4;
    ret = i915_emit_box(dev, __cil_tmp12, __cil_tmp13, __cil_tmp14);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
  } else {

  }
  {
  __cil_tmp15 = (int *)cmdbuf;
  __cil_tmp16 = cmd->sz;
  __cil_tmp17 = __cil_tmp16 / 4;
  ret = i915_emit_cmds(dev, __cil_tmp15, __cil_tmp17);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  i = i + 1;
  ldv_40381: ;
  if (i < count) {
    goto ldv_40380;
  } else {
    goto ldv_40382;
  }
  ldv_40382:
  {
  i915_emit_breadcrumb(dev);
  }
  return (0);
}
}
static int i915_dispatch_batchbuffer(struct drm_device *dev , drm_i915_batchbuffer_t *batch ,
                                     struct drm_clip_rect *cliprects )
{ struct drm_i915_private *dev_priv ;
  int nbox ;
  int i ;
  int count ;
  int ret ;
  int tmp ;
  void *__cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct drm_clip_rect *__cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  struct intel_ring_buffer (*__cil_tmp21)[3U] ;
  struct intel_ring_buffer *__cil_tmp22 ;
  void *__cil_tmp23 ;
  struct drm_i915_private *__cil_tmp24 ;
  struct intel_device_info const *__cil_tmp25 ;
  u8 __cil_tmp26 ;
  unsigned char __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  struct intel_ring_buffer (*__cil_tmp29)[3U] ;
  struct intel_ring_buffer *__cil_tmp30 ;
  struct intel_ring_buffer (*__cil_tmp31)[3U] ;
  struct intel_ring_buffer *__cil_tmp32 ;
  int __cil_tmp33 ;
  u32 __cil_tmp34 ;
  struct intel_ring_buffer (*__cil_tmp35)[3U] ;
  struct intel_ring_buffer *__cil_tmp36 ;
  struct intel_ring_buffer (*__cil_tmp37)[3U] ;
  struct intel_ring_buffer *__cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  u32 __cil_tmp41 ;
  struct intel_ring_buffer (*__cil_tmp42)[3U] ;
  struct intel_ring_buffer *__cil_tmp43 ;
  struct intel_ring_buffer (*__cil_tmp44)[3U] ;
  struct intel_ring_buffer *__cil_tmp45 ;
  struct intel_ring_buffer (*__cil_tmp46)[3U] ;
  struct intel_ring_buffer *__cil_tmp47 ;
  int __cil_tmp48 ;
  int __cil_tmp49 ;
  u32 __cil_tmp50 ;
  struct intel_ring_buffer (*__cil_tmp51)[3U] ;
  struct intel_ring_buffer *__cil_tmp52 ;
  int __cil_tmp53 ;
  int __cil_tmp54 ;
  int __cil_tmp55 ;
  int __cil_tmp56 ;
  u32 __cil_tmp57 ;
  struct intel_ring_buffer (*__cil_tmp58)[3U] ;
  struct intel_ring_buffer *__cil_tmp59 ;
  struct intel_ring_buffer (*__cil_tmp60)[3U] ;
  struct intel_ring_buffer *__cil_tmp61 ;
  void *__cil_tmp62 ;
  struct drm_i915_private *__cil_tmp63 ;
  struct intel_device_info const *__cil_tmp64 ;
  unsigned char *__cil_tmp65 ;
  unsigned char *__cil_tmp66 ;
  unsigned char __cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  void *__cil_tmp69 ;
  struct drm_i915_private *__cil_tmp70 ;
  struct intel_device_info const *__cil_tmp71 ;
  u8 __cil_tmp72 ;
  unsigned char __cil_tmp73 ;
  unsigned int __cil_tmp74 ;
  struct intel_ring_buffer (*__cil_tmp75)[3U] ;
  struct intel_ring_buffer *__cil_tmp76 ;
  struct intel_ring_buffer (*__cil_tmp77)[3U] ;
  struct intel_ring_buffer *__cil_tmp78 ;
  struct intel_ring_buffer (*__cil_tmp79)[3U] ;
  struct intel_ring_buffer *__cil_tmp80 ;
  struct intel_ring_buffer (*__cil_tmp81)[3U] ;
  struct intel_ring_buffer *__cil_tmp82 ;

  {
  __cil_tmp10 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  nbox = batch->num_cliprects;
  {
  __cil_tmp11 = batch->used;
  __cil_tmp12 = batch->start;
  __cil_tmp13 = __cil_tmp12 | __cil_tmp11;
  __cil_tmp14 = __cil_tmp13 & 7;
  if (__cil_tmp14 != 0) {
    {
    drm_err("i915_dispatch_batchbuffer", "alignment");
    }
    return (-22);
  } else {

  }
  }
  {
  i915_kernel_lost_context(dev);
  }
  if (nbox != 0) {
    count = nbox;
  } else {
    count = 1;
  }
  i = 0;
  goto ldv_40395;
  ldv_40394: ;
  if (i < nbox) {
    {
    __cil_tmp15 = (unsigned long )i;
    __cil_tmp16 = cliprects + __cil_tmp15;
    __cil_tmp17 = batch->DR1;
    __cil_tmp18 = batch->DR4;
    ret = i915_emit_box(dev, __cil_tmp16, __cil_tmp17, __cil_tmp18);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
  } else {

  }
  {
  __cil_tmp19 = dev->pci_device;
  if (__cil_tmp19 != 13687) {
    {
    __cil_tmp20 = dev->pci_device;
    if (__cil_tmp20 != 9570) {
      {
      __cil_tmp21 = & dev_priv->ring;
      __cil_tmp22 = (struct intel_ring_buffer *)__cil_tmp21;
      ret = intel_ring_begin(__cil_tmp22, 2);
      }
      if (ret != 0) {
        return (ret);
      } else {

      }
      {
      __cil_tmp23 = dev->dev_private;
      __cil_tmp24 = (struct drm_i915_private *)__cil_tmp23;
      __cil_tmp25 = __cil_tmp24->info;
      __cil_tmp26 = __cil_tmp25->gen;
      __cil_tmp27 = (unsigned char )__cil_tmp26;
      __cil_tmp28 = (unsigned int )__cil_tmp27;
      if (__cil_tmp28 > 3U) {
        {
        __cil_tmp29 = & dev_priv->ring;
        __cil_tmp30 = (struct intel_ring_buffer *)__cil_tmp29;
        intel_ring_emit(__cil_tmp30, 411042176U);
        __cil_tmp31 = & dev_priv->ring;
        __cil_tmp32 = (struct intel_ring_buffer *)__cil_tmp31;
        __cil_tmp33 = batch->start;
        __cil_tmp34 = (u32 )__cil_tmp33;
        intel_ring_emit(__cil_tmp32, __cil_tmp34);
        }
      } else {
        {
        __cil_tmp35 = & dev_priv->ring;
        __cil_tmp36 = (struct intel_ring_buffer *)__cil_tmp35;
        intel_ring_emit(__cil_tmp36, 411041920U);
        __cil_tmp37 = & dev_priv->ring;
        __cil_tmp38 = (struct intel_ring_buffer *)__cil_tmp37;
        __cil_tmp39 = batch->start;
        __cil_tmp40 = __cil_tmp39 | 1;
        __cil_tmp41 = (u32 )__cil_tmp40;
        intel_ring_emit(__cil_tmp38, __cil_tmp41);
        }
      }
      }
    } else {
      goto _L;
    }
    }
  } else {
    _L:
    {
    __cil_tmp42 = & dev_priv->ring;
    __cil_tmp43 = (struct intel_ring_buffer *)__cil_tmp42;
    ret = intel_ring_begin(__cil_tmp43, 4);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
    {
    __cil_tmp44 = & dev_priv->ring;
    __cil_tmp45 = (struct intel_ring_buffer *)__cil_tmp44;
    intel_ring_emit(__cil_tmp45, 402653185U);
    __cil_tmp46 = & dev_priv->ring;
    __cil_tmp47 = (struct intel_ring_buffer *)__cil_tmp46;
    __cil_tmp48 = batch->start;
    __cil_tmp49 = __cil_tmp48 | 1;
    __cil_tmp50 = (u32 )__cil_tmp49;
    intel_ring_emit(__cil_tmp47, __cil_tmp50);
    __cil_tmp51 = & dev_priv->ring;
    __cil_tmp52 = (struct intel_ring_buffer *)__cil_tmp51;
    __cil_tmp53 = batch->used;
    __cil_tmp54 = batch->start;
    __cil_tmp55 = __cil_tmp54 + __cil_tmp53;
    __cil_tmp56 = __cil_tmp55 + -4;
    __cil_tmp57 = (u32 )__cil_tmp56;
    intel_ring_emit(__cil_tmp52, __cil_tmp57);
    __cil_tmp58 = & dev_priv->ring;
    __cil_tmp59 = (struct intel_ring_buffer *)__cil_tmp58;
    intel_ring_emit(__cil_tmp59, 0U);
    }
  }
  }
  {
  __cil_tmp60 = & dev_priv->ring;
  __cil_tmp61 = (struct intel_ring_buffer *)__cil_tmp60;
  intel_ring_advance(__cil_tmp61);
  i = i + 1;
  }
  ldv_40395: ;
  if (i < count) {
    goto ldv_40394;
  } else {
    goto ldv_40396;
  }
  ldv_40396: ;
  {
  __cil_tmp62 = dev->dev_private;
  __cil_tmp63 = (struct drm_i915_private *)__cil_tmp62;
  __cil_tmp64 = __cil_tmp63->info;
  __cil_tmp65 = (unsigned char *)__cil_tmp64;
  __cil_tmp66 = __cil_tmp65 + 1UL;
  __cil_tmp67 = *__cil_tmp66;
  __cil_tmp68 = (unsigned int )__cil_tmp67;
  if (__cil_tmp68 != 0U) {
    goto _L___0;
  } else {
    {
    __cil_tmp69 = dev->dev_private;
    __cil_tmp70 = (struct drm_i915_private *)__cil_tmp69;
    __cil_tmp71 = __cil_tmp70->info;
    __cil_tmp72 = __cil_tmp71->gen;
    __cil_tmp73 = (unsigned char )__cil_tmp72;
    __cil_tmp74 = (unsigned int )__cil_tmp73;
    if (__cil_tmp74 == 5U) {
      _L___0:
      {
      __cil_tmp75 = & dev_priv->ring;
      __cil_tmp76 = (struct intel_ring_buffer *)__cil_tmp75;
      tmp = intel_ring_begin(__cil_tmp76, 2);
      }
      if (tmp == 0) {
        {
        __cil_tmp77 = & dev_priv->ring;
        __cil_tmp78 = (struct intel_ring_buffer *)__cil_tmp77;
        intel_ring_emit(__cil_tmp78, 33554468U);
        __cil_tmp79 = & dev_priv->ring;
        __cil_tmp80 = (struct intel_ring_buffer *)__cil_tmp79;
        intel_ring_emit(__cil_tmp80, 0U);
        __cil_tmp81 = & dev_priv->ring;
        __cil_tmp82 = (struct intel_ring_buffer *)__cil_tmp81;
        intel_ring_advance(__cil_tmp82);
        }
      } else {

      }
    } else {

    }
    }
  }
  }
  {
  i915_emit_breadcrumb(dev);
  }
  return (0);
}
}
static int i915_dispatch_flip(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  struct drm_i915_master_private *master_priv ;
  int ret ;
  uint32_t tmp ;
  int tmp___0 ;
  void *__cil_tmp7 ;
  struct drm_minor *__cil_tmp8 ;
  struct drm_master *__cil_tmp9 ;
  void *__cil_tmp10 ;
  struct _drm_i915_sarea *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct _drm_i915_sarea *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  int __cil_tmp15 ;
  struct _drm_i915_sarea *__cil_tmp16 ;
  int __cil_tmp17 ;
  struct intel_ring_buffer (*__cil_tmp18)[3U] ;
  struct intel_ring_buffer *__cil_tmp19 ;
  struct intel_ring_buffer (*__cil_tmp20)[3U] ;
  struct intel_ring_buffer *__cil_tmp21 ;
  struct intel_ring_buffer (*__cil_tmp22)[3U] ;
  struct intel_ring_buffer *__cil_tmp23 ;
  struct intel_ring_buffer (*__cil_tmp24)[3U] ;
  struct intel_ring_buffer *__cil_tmp25 ;
  struct intel_ring_buffer (*__cil_tmp26)[3U] ;
  struct intel_ring_buffer *__cil_tmp27 ;
  int __cil_tmp28 ;
  struct intel_ring_buffer (*__cil_tmp29)[3U] ;
  struct intel_ring_buffer *__cil_tmp30 ;
  int __cil_tmp31 ;
  u32 __cil_tmp32 ;
  struct intel_ring_buffer (*__cil_tmp33)[3U] ;
  struct intel_ring_buffer *__cil_tmp34 ;
  int __cil_tmp35 ;
  u32 __cil_tmp36 ;
  struct intel_ring_buffer (*__cil_tmp37)[3U] ;
  struct intel_ring_buffer *__cil_tmp38 ;
  struct intel_ring_buffer (*__cil_tmp39)[3U] ;
  struct intel_ring_buffer *__cil_tmp40 ;
  struct intel_ring_buffer (*__cil_tmp41)[3U] ;
  struct intel_ring_buffer *__cil_tmp42 ;
  struct intel_ring_buffer (*__cil_tmp43)[3U] ;
  struct intel_ring_buffer *__cil_tmp44 ;
  uint32_t __cil_tmp45 ;
  struct _drm_i915_sarea *__cil_tmp46 ;
  struct intel_ring_buffer (*__cil_tmp47)[3U] ;
  struct intel_ring_buffer *__cil_tmp48 ;
  struct intel_ring_buffer (*__cil_tmp49)[3U] ;
  struct intel_ring_buffer *__cil_tmp50 ;
  struct intel_ring_buffer (*__cil_tmp51)[3U] ;
  struct intel_ring_buffer *__cil_tmp52 ;
  struct intel_ring_buffer (*__cil_tmp53)[3U] ;
  struct intel_ring_buffer *__cil_tmp54 ;
  uint32_t __cil_tmp55 ;
  struct intel_ring_buffer (*__cil_tmp56)[3U] ;
  struct intel_ring_buffer *__cil_tmp57 ;
  struct intel_ring_buffer (*__cil_tmp58)[3U] ;
  struct intel_ring_buffer *__cil_tmp59 ;
  struct _drm_i915_sarea *__cil_tmp60 ;

  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp7;
  __cil_tmp8 = dev->primary;
  __cil_tmp9 = __cil_tmp8->master;
  __cil_tmp10 = __cil_tmp9->driver_priv;
  master_priv = (struct drm_i915_master_private *)__cil_tmp10;
  {
  __cil_tmp11 = (struct _drm_i915_sarea *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = master_priv->sarea_priv;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  if (__cil_tmp14 == __cil_tmp12) {
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp15 = dev_priv->current_page;
  __cil_tmp16 = master_priv->sarea_priv;
  __cil_tmp17 = __cil_tmp16->pf_current_page;
  drm_ut_debug_printk(2U, "drm", "i915_dispatch_flip", "%s: page=%d pfCurrentPage=%d\n",
                      "i915_dispatch_flip", __cil_tmp15, __cil_tmp17);
  i915_kernel_lost_context(dev);
  __cil_tmp18 = & dev_priv->ring;
  __cil_tmp19 = (struct intel_ring_buffer *)__cil_tmp18;
  ret = intel_ring_begin(__cil_tmp19, 10);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp20 = & dev_priv->ring;
  __cil_tmp21 = (struct intel_ring_buffer *)__cil_tmp20;
  intel_ring_emit(__cil_tmp21, 33554433U);
  __cil_tmp22 = & dev_priv->ring;
  __cil_tmp23 = (struct intel_ring_buffer *)__cil_tmp22;
  intel_ring_emit(__cil_tmp23, 0U);
  __cil_tmp24 = & dev_priv->ring;
  __cil_tmp25 = (struct intel_ring_buffer *)__cil_tmp24;
  intel_ring_emit(__cil_tmp25, 171966466U);
  __cil_tmp26 = & dev_priv->ring;
  __cil_tmp27 = (struct intel_ring_buffer *)__cil_tmp26;
  intel_ring_emit(__cil_tmp27, 0U);
  }
  {
  __cil_tmp28 = dev_priv->current_page;
  if (__cil_tmp28 == 0) {
    {
    __cil_tmp29 = & dev_priv->ring;
    __cil_tmp30 = (struct intel_ring_buffer *)__cil_tmp29;
    __cil_tmp31 = dev_priv->back_offset;
    __cil_tmp32 = (u32 )__cil_tmp31;
    intel_ring_emit(__cil_tmp30, __cil_tmp32);
    dev_priv->current_page = 1;
    }
  } else {
    {
    __cil_tmp33 = & dev_priv->ring;
    __cil_tmp34 = (struct intel_ring_buffer *)__cil_tmp33;
    __cil_tmp35 = dev_priv->front_offset;
    __cil_tmp36 = (u32 )__cil_tmp35;
    intel_ring_emit(__cil_tmp34, __cil_tmp36);
    dev_priv->current_page = 0;
    }
  }
  }
  {
  __cil_tmp37 = & dev_priv->ring;
  __cil_tmp38 = (struct intel_ring_buffer *)__cil_tmp37;
  intel_ring_emit(__cil_tmp38, 0U);
  __cil_tmp39 = & dev_priv->ring;
  __cil_tmp40 = (struct intel_ring_buffer *)__cil_tmp39;
  intel_ring_emit(__cil_tmp40, 25165828U);
  __cil_tmp41 = & dev_priv->ring;
  __cil_tmp42 = (struct intel_ring_buffer *)__cil_tmp41;
  intel_ring_emit(__cil_tmp42, 0U);
  __cil_tmp43 = & dev_priv->ring;
  __cil_tmp44 = (struct intel_ring_buffer *)__cil_tmp43;
  intel_ring_advance(__cil_tmp44);
  tmp = dev_priv->counter;
  __cil_tmp45 = dev_priv->counter;
  dev_priv->counter = __cil_tmp45 + 1U;
  __cil_tmp46 = master_priv->sarea_priv;
  __cil_tmp46->last_enqueue = (int )tmp;
  __cil_tmp47 = & dev_priv->ring;
  __cil_tmp48 = (struct intel_ring_buffer *)__cil_tmp47;
  tmp___0 = intel_ring_begin(__cil_tmp48, 4);
  }
  if (tmp___0 == 0) {
    {
    __cil_tmp49 = & dev_priv->ring;
    __cil_tmp50 = (struct intel_ring_buffer *)__cil_tmp49;
    intel_ring_emit(__cil_tmp50, 276824065U);
    __cil_tmp51 = & dev_priv->ring;
    __cil_tmp52 = (struct intel_ring_buffer *)__cil_tmp51;
    intel_ring_emit(__cil_tmp52, 132U);
    __cil_tmp53 = & dev_priv->ring;
    __cil_tmp54 = (struct intel_ring_buffer *)__cil_tmp53;
    __cil_tmp55 = dev_priv->counter;
    intel_ring_emit(__cil_tmp54, __cil_tmp55);
    __cil_tmp56 = & dev_priv->ring;
    __cil_tmp57 = (struct intel_ring_buffer *)__cil_tmp56;
    intel_ring_emit(__cil_tmp57, 0U);
    __cil_tmp58 = & dev_priv->ring;
    __cil_tmp59 = (struct intel_ring_buffer *)__cil_tmp58;
    intel_ring_advance(__cil_tmp59);
    }
  } else {

  }
  __cil_tmp60 = master_priv->sarea_priv;
  __cil_tmp60->pf_current_page = dev_priv->current_page;
  return (0);
}
}
static int i915_quiescent(struct drm_device *dev )
{ struct intel_ring_buffer *ring ;
  int tmp ;
  void *__cil_tmp4 ;
  struct drm_i915_private *__cil_tmp5 ;
  struct intel_ring_buffer (*__cil_tmp6)[3U] ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  __cil_tmp5 = (struct drm_i915_private *)__cil_tmp4;
  __cil_tmp6 = & __cil_tmp5->ring;
  ring = (struct intel_ring_buffer *)__cil_tmp6;
  i915_kernel_lost_context(dev);
  tmp = intel_wait_ring_idle(ring);
  }
  return (tmp);
}
}
static int i915_flush_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ int ret ;
  struct drm_i915_gem_object *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  void *__cil_tmp7 ;
  struct drm_i915_private *__cil_tmp8 ;
  struct intel_ring_buffer (*__cil_tmp9)[3U] ;
  struct intel_ring_buffer *__cil_tmp10 ;
  struct drm_i915_gem_object *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct drm_master *__cil_tmp13 ;
  struct drm_hw_lock *__cil_tmp14 ;
  unsigned int volatile __cil_tmp15 ;
  int __cil_tmp16 ;
  struct drm_master *__cil_tmp17 ;
  struct drm_hw_lock *__cil_tmp18 ;
  unsigned int volatile __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  struct drm_master *__cil_tmp22 ;
  struct drm_file *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  struct drm_master *__cil_tmp25 ;
  struct drm_file *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  struct drm_master *__cil_tmp28 ;
  struct drm_hw_lock *__cil_tmp29 ;
  unsigned int volatile __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  struct drm_master *__cil_tmp33 ;
  struct drm_file *__cil_tmp34 ;
  struct mutex *__cil_tmp35 ;
  struct mutex *__cil_tmp36 ;

  {
  {
  __cil_tmp5 = (struct drm_i915_gem_object *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = dev->dev_private;
  __cil_tmp8 = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp9 = & __cil_tmp8->ring;
  __cil_tmp10 = (struct intel_ring_buffer *)__cil_tmp9;
  __cil_tmp11 = __cil_tmp10->obj;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  if (__cil_tmp12 == __cil_tmp6) {
    {
    __cil_tmp13 = file_priv->master;
    __cil_tmp14 = __cil_tmp13->lock.hw_lock;
    __cil_tmp15 = __cil_tmp14->lock;
    __cil_tmp16 = (int )__cil_tmp15;
    if (__cil_tmp16 >= 0) {
      {
      __cil_tmp17 = file_priv->master;
      __cil_tmp18 = __cil_tmp17->lock.hw_lock;
      __cil_tmp19 = __cil_tmp18->lock;
      __cil_tmp20 = (unsigned int )__cil_tmp19;
      __cil_tmp21 = __cil_tmp20 & 2147483648U;
      __cil_tmp22 = file_priv->master;
      __cil_tmp23 = __cil_tmp22->lock.file_priv;
      drm_err("i915_flush_ioctl", "%s called without lock held, held  %d owner %p %p\n",
              "i915_flush_ioctl", __cil_tmp21, __cil_tmp23, file_priv);
      }
      return (-22);
    } else {
      {
      __cil_tmp24 = (unsigned long )file_priv;
      __cil_tmp25 = file_priv->master;
      __cil_tmp26 = __cil_tmp25->lock.file_priv;
      __cil_tmp27 = (unsigned long )__cil_tmp26;
      if (__cil_tmp27 != __cil_tmp24) {
        {
        __cil_tmp28 = file_priv->master;
        __cil_tmp29 = __cil_tmp28->lock.hw_lock;
        __cil_tmp30 = __cil_tmp29->lock;
        __cil_tmp31 = (unsigned int )__cil_tmp30;
        __cil_tmp32 = __cil_tmp31 & 2147483648U;
        __cil_tmp33 = file_priv->master;
        __cil_tmp34 = __cil_tmp33->lock.file_priv;
        drm_err("i915_flush_ioctl", "%s called without lock held, held  %d owner %p %p\n",
                "i915_flush_ioctl", __cil_tmp32, __cil_tmp34, file_priv);
        }
        return (-22);
      } else {

      }
      }
    }
    }
  } else {

  }
  }
  {
  __cil_tmp35 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp35, 0U);
  ret = i915_quiescent(dev);
  __cil_tmp36 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp36);
  }
  return (ret);
}
}
static int i915_batchbuffer(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ drm_i915_private_t *dev_priv ;
  struct drm_i915_master_private *master_priv ;
  drm_i915_sarea_t *sarea_priv ;
  drm_i915_batchbuffer_t *batch ;
  int ret ;
  struct drm_clip_rect *cliprects ;
  void *tmp ;
  unsigned long tmp___0 ;
  u32 tmp___1 ;
  void *__cil_tmp13 ;
  struct drm_minor *__cil_tmp14 ;
  struct drm_master *__cil_tmp15 ;
  void *__cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  struct drm_i915_gem_object *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  void *__cil_tmp23 ;
  struct drm_i915_private *__cil_tmp24 ;
  struct intel_ring_buffer (*__cil_tmp25)[3U] ;
  struct intel_ring_buffer *__cil_tmp26 ;
  struct drm_i915_gem_object *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  struct drm_master *__cil_tmp29 ;
  struct drm_hw_lock *__cil_tmp30 ;
  unsigned int volatile __cil_tmp31 ;
  int __cil_tmp32 ;
  struct drm_master *__cil_tmp33 ;
  struct drm_hw_lock *__cil_tmp34 ;
  unsigned int volatile __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  struct drm_master *__cil_tmp38 ;
  struct drm_file *__cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  struct drm_master *__cil_tmp41 ;
  struct drm_file *__cil_tmp42 ;
  unsigned long __cil_tmp43 ;
  struct drm_master *__cil_tmp44 ;
  struct drm_hw_lock *__cil_tmp45 ;
  unsigned int volatile __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  struct drm_master *__cil_tmp49 ;
  struct drm_file *__cil_tmp50 ;
  int __cil_tmp51 ;
  int __cil_tmp52 ;
  int __cil_tmp53 ;
  size_t __cil_tmp54 ;
  struct drm_clip_rect *__cil_tmp55 ;
  unsigned long __cil_tmp56 ;
  unsigned long __cil_tmp57 ;
  void *__cil_tmp58 ;
  struct drm_clip_rect *__cil_tmp59 ;
  void const *__cil_tmp60 ;
  int __cil_tmp61 ;
  unsigned long __cil_tmp62 ;
  unsigned long __cil_tmp63 ;
  struct mutex *__cil_tmp64 ;
  struct mutex *__cil_tmp65 ;
  drm_i915_sarea_t *__cil_tmp66 ;
  unsigned long __cil_tmp67 ;
  unsigned long __cil_tmp68 ;
  struct intel_ring_buffer (*__cil_tmp69)[3U] ;
  struct intel_ring_buffer *__cil_tmp70 ;
  void const *__cil_tmp71 ;

  {
  __cil_tmp13 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp13;
  __cil_tmp14 = dev->primary;
  __cil_tmp15 = __cil_tmp14->master;
  __cil_tmp16 = __cil_tmp15->driver_priv;
  master_priv = (struct drm_i915_master_private *)__cil_tmp16;
  sarea_priv = master_priv->sarea_priv;
  batch = (drm_i915_batchbuffer_t *)data;
  cliprects = (struct drm_clip_rect *)0;
  {
  __cil_tmp17 = dev_priv->allow_batchbuffer;
  if (__cil_tmp17 == 0) {
    {
    drm_err("i915_batchbuffer", "Batchbuffer ioctl disabled\n");
    }
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp18 = batch->start;
  __cil_tmp19 = batch->used;
  __cil_tmp20 = batch->num_cliprects;
  drm_ut_debug_printk(2U, "drm", "i915_batchbuffer", "i915 batchbuffer, start %x used %d cliprects %d\n",
                      __cil_tmp18, __cil_tmp19, __cil_tmp20);
  }
  {
  __cil_tmp21 = (struct drm_i915_gem_object *)0;
  __cil_tmp22 = (unsigned long )__cil_tmp21;
  __cil_tmp23 = dev->dev_private;
  __cil_tmp24 = (struct drm_i915_private *)__cil_tmp23;
  __cil_tmp25 = & __cil_tmp24->ring;
  __cil_tmp26 = (struct intel_ring_buffer *)__cil_tmp25;
  __cil_tmp27 = __cil_tmp26->obj;
  __cil_tmp28 = (unsigned long )__cil_tmp27;
  if (__cil_tmp28 == __cil_tmp22) {
    {
    __cil_tmp29 = file_priv->master;
    __cil_tmp30 = __cil_tmp29->lock.hw_lock;
    __cil_tmp31 = __cil_tmp30->lock;
    __cil_tmp32 = (int )__cil_tmp31;
    if (__cil_tmp32 >= 0) {
      {
      __cil_tmp33 = file_priv->master;
      __cil_tmp34 = __cil_tmp33->lock.hw_lock;
      __cil_tmp35 = __cil_tmp34->lock;
      __cil_tmp36 = (unsigned int )__cil_tmp35;
      __cil_tmp37 = __cil_tmp36 & 2147483648U;
      __cil_tmp38 = file_priv->master;
      __cil_tmp39 = __cil_tmp38->lock.file_priv;
      drm_err("i915_batchbuffer", "%s called without lock held, held  %d owner %p %p\n",
              "i915_batchbuffer", __cil_tmp37, __cil_tmp39, file_priv);
      }
      return (-22);
    } else {
      {
      __cil_tmp40 = (unsigned long )file_priv;
      __cil_tmp41 = file_priv->master;
      __cil_tmp42 = __cil_tmp41->lock.file_priv;
      __cil_tmp43 = (unsigned long )__cil_tmp42;
      if (__cil_tmp43 != __cil_tmp40) {
        {
        __cil_tmp44 = file_priv->master;
        __cil_tmp45 = __cil_tmp44->lock.hw_lock;
        __cil_tmp46 = __cil_tmp45->lock;
        __cil_tmp47 = (unsigned int )__cil_tmp46;
        __cil_tmp48 = __cil_tmp47 & 2147483648U;
        __cil_tmp49 = file_priv->master;
        __cil_tmp50 = __cil_tmp49->lock.file_priv;
        drm_err("i915_batchbuffer", "%s called without lock held, held  %d owner %p %p\n",
                "i915_batchbuffer", __cil_tmp48, __cil_tmp50, file_priv);
        }
        return (-22);
      } else {

      }
      }
    }
    }
  } else {

  }
  }
  {
  __cil_tmp51 = batch->num_cliprects;
  if (__cil_tmp51 < 0) {
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp52 = batch->num_cliprects;
  if (__cil_tmp52 != 0) {
    {
    __cil_tmp53 = batch->num_cliprects;
    __cil_tmp54 = (size_t )__cil_tmp53;
    tmp = kcalloc(__cil_tmp54, 8UL, 208U);
    cliprects = (struct drm_clip_rect *)tmp;
    }
    {
    __cil_tmp55 = (struct drm_clip_rect *)0;
    __cil_tmp56 = (unsigned long )__cil_tmp55;
    __cil_tmp57 = (unsigned long )cliprects;
    if (__cil_tmp57 == __cil_tmp56) {
      return (-12);
    } else {

    }
    }
    {
    __cil_tmp58 = (void *)cliprects;
    __cil_tmp59 = batch->cliprects;
    __cil_tmp60 = (void const *)__cil_tmp59;
    __cil_tmp61 = batch->num_cliprects;
    __cil_tmp62 = (unsigned long )__cil_tmp61;
    __cil_tmp63 = __cil_tmp62 * 8UL;
    tmp___0 = copy_from_user(__cil_tmp58, __cil_tmp60, __cil_tmp63);
    ret = (int )tmp___0;
    }
    if (ret != 0) {
      ret = -14;
      goto fail_free;
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp64 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp64, 0U);
  ret = i915_dispatch_batchbuffer(dev, batch, cliprects);
  __cil_tmp65 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp65);
  }
  {
  __cil_tmp66 = (drm_i915_sarea_t *)0;
  __cil_tmp67 = (unsigned long )__cil_tmp66;
  __cil_tmp68 = (unsigned long )sarea_priv;
  if (__cil_tmp68 != __cil_tmp67) {
    {
    __cil_tmp69 = & dev_priv->ring;
    __cil_tmp70 = (struct intel_ring_buffer *)__cil_tmp69;
    tmp___1 = intel_read_status_page(__cil_tmp70, 33);
    sarea_priv->last_dispatch = (int )tmp___1;
    }
  } else {

  }
  }
  fail_free:
  {
  __cil_tmp71 = (void const *)cliprects;
  kfree(__cil_tmp71);
  }
  return (ret);
}
}
static int i915_cmdbuffer(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ drm_i915_private_t *dev_priv ;
  struct drm_i915_master_private *master_priv ;
  drm_i915_sarea_t *sarea_priv ;
  drm_i915_cmdbuffer_t *cmdbuf ;
  struct drm_clip_rect *cliprects ;
  void *batch_data ;
  int ret ;
  unsigned long tmp ;
  void *tmp___0 ;
  unsigned long tmp___1 ;
  u32 tmp___2 ;
  void *__cil_tmp15 ;
  struct drm_minor *__cil_tmp16 ;
  struct drm_master *__cil_tmp17 ;
  void *__cil_tmp18 ;
  char *__cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  struct drm_i915_gem_object *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  void *__cil_tmp24 ;
  struct drm_i915_private *__cil_tmp25 ;
  struct intel_ring_buffer (*__cil_tmp26)[3U] ;
  struct intel_ring_buffer *__cil_tmp27 ;
  struct drm_i915_gem_object *__cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  struct drm_master *__cil_tmp30 ;
  struct drm_hw_lock *__cil_tmp31 ;
  unsigned int volatile __cil_tmp32 ;
  int __cil_tmp33 ;
  struct drm_master *__cil_tmp34 ;
  struct drm_hw_lock *__cil_tmp35 ;
  unsigned int volatile __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  struct drm_master *__cil_tmp39 ;
  struct drm_file *__cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  struct drm_master *__cil_tmp42 ;
  struct drm_file *__cil_tmp43 ;
  unsigned long __cil_tmp44 ;
  struct drm_master *__cil_tmp45 ;
  struct drm_hw_lock *__cil_tmp46 ;
  unsigned int volatile __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  struct drm_master *__cil_tmp50 ;
  struct drm_file *__cil_tmp51 ;
  int __cil_tmp52 ;
  int __cil_tmp53 ;
  size_t __cil_tmp54 ;
  void *__cil_tmp55 ;
  unsigned long __cil_tmp56 ;
  unsigned long __cil_tmp57 ;
  char *__cil_tmp58 ;
  void const *__cil_tmp59 ;
  int __cil_tmp60 ;
  unsigned long __cil_tmp61 ;
  int __cil_tmp62 ;
  int __cil_tmp63 ;
  size_t __cil_tmp64 ;
  struct drm_clip_rect *__cil_tmp65 ;
  unsigned long __cil_tmp66 ;
  unsigned long __cil_tmp67 ;
  void *__cil_tmp68 ;
  struct drm_clip_rect *__cil_tmp69 ;
  void const *__cil_tmp70 ;
  int __cil_tmp71 ;
  unsigned long __cil_tmp72 ;
  unsigned long __cil_tmp73 ;
  struct mutex *__cil_tmp74 ;
  struct mutex *__cil_tmp75 ;
  drm_i915_sarea_t *__cil_tmp76 ;
  unsigned long __cil_tmp77 ;
  unsigned long __cil_tmp78 ;
  struct intel_ring_buffer (*__cil_tmp79)[3U] ;
  struct intel_ring_buffer *__cil_tmp80 ;
  void const *__cil_tmp81 ;
  void const *__cil_tmp82 ;

  {
  {
  __cil_tmp15 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp15;
  __cil_tmp16 = dev->primary;
  __cil_tmp17 = __cil_tmp16->master;
  __cil_tmp18 = __cil_tmp17->driver_priv;
  master_priv = (struct drm_i915_master_private *)__cil_tmp18;
  sarea_priv = master_priv->sarea_priv;
  cmdbuf = (drm_i915_cmdbuffer_t *)data;
  cliprects = (struct drm_clip_rect *)0;
  __cil_tmp19 = cmdbuf->buf;
  __cil_tmp20 = cmdbuf->sz;
  __cil_tmp21 = cmdbuf->num_cliprects;
  drm_ut_debug_printk(2U, "drm", "i915_cmdbuffer", "i915 cmdbuffer, buf %p sz %d cliprects %d\n",
                      __cil_tmp19, __cil_tmp20, __cil_tmp21);
  }
  {
  __cil_tmp22 = (struct drm_i915_gem_object *)0;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  __cil_tmp24 = dev->dev_private;
  __cil_tmp25 = (struct drm_i915_private *)__cil_tmp24;
  __cil_tmp26 = & __cil_tmp25->ring;
  __cil_tmp27 = (struct intel_ring_buffer *)__cil_tmp26;
  __cil_tmp28 = __cil_tmp27->obj;
  __cil_tmp29 = (unsigned long )__cil_tmp28;
  if (__cil_tmp29 == __cil_tmp23) {
    {
    __cil_tmp30 = file_priv->master;
    __cil_tmp31 = __cil_tmp30->lock.hw_lock;
    __cil_tmp32 = __cil_tmp31->lock;
    __cil_tmp33 = (int )__cil_tmp32;
    if (__cil_tmp33 >= 0) {
      {
      __cil_tmp34 = file_priv->master;
      __cil_tmp35 = __cil_tmp34->lock.hw_lock;
      __cil_tmp36 = __cil_tmp35->lock;
      __cil_tmp37 = (unsigned int )__cil_tmp36;
      __cil_tmp38 = __cil_tmp37 & 2147483648U;
      __cil_tmp39 = file_priv->master;
      __cil_tmp40 = __cil_tmp39->lock.file_priv;
      drm_err("i915_cmdbuffer", "%s called without lock held, held  %d owner %p %p\n",
              "i915_cmdbuffer", __cil_tmp38, __cil_tmp40, file_priv);
      }
      return (-22);
    } else {
      {
      __cil_tmp41 = (unsigned long )file_priv;
      __cil_tmp42 = file_priv->master;
      __cil_tmp43 = __cil_tmp42->lock.file_priv;
      __cil_tmp44 = (unsigned long )__cil_tmp43;
      if (__cil_tmp44 != __cil_tmp41) {
        {
        __cil_tmp45 = file_priv->master;
        __cil_tmp46 = __cil_tmp45->lock.hw_lock;
        __cil_tmp47 = __cil_tmp46->lock;
        __cil_tmp48 = (unsigned int )__cil_tmp47;
        __cil_tmp49 = __cil_tmp48 & 2147483648U;
        __cil_tmp50 = file_priv->master;
        __cil_tmp51 = __cil_tmp50->lock.file_priv;
        drm_err("i915_cmdbuffer", "%s called without lock held, held  %d owner %p %p\n",
                "i915_cmdbuffer", __cil_tmp49, __cil_tmp51, file_priv);
        }
        return (-22);
      } else {

      }
      }
    }
    }
  } else {

  }
  }
  {
  __cil_tmp52 = cmdbuf->num_cliprects;
  if (__cil_tmp52 < 0) {
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp53 = cmdbuf->sz;
  __cil_tmp54 = (size_t )__cil_tmp53;
  batch_data = kmalloc(__cil_tmp54, 208U);
  }
  {
  __cil_tmp55 = (void *)0;
  __cil_tmp56 = (unsigned long )__cil_tmp55;
  __cil_tmp57 = (unsigned long )batch_data;
  if (__cil_tmp57 == __cil_tmp56) {
    return (-12);
  } else {

  }
  }
  {
  __cil_tmp58 = cmdbuf->buf;
  __cil_tmp59 = (void const *)__cil_tmp58;
  __cil_tmp60 = cmdbuf->sz;
  __cil_tmp61 = (unsigned long )__cil_tmp60;
  tmp = copy_from_user(batch_data, __cil_tmp59, __cil_tmp61);
  ret = (int )tmp;
  }
  if (ret != 0) {
    ret = -14;
    goto fail_batch_free;
  } else {

  }
  {
  __cil_tmp62 = cmdbuf->num_cliprects;
  if (__cil_tmp62 != 0) {
    {
    __cil_tmp63 = cmdbuf->num_cliprects;
    __cil_tmp64 = (size_t )__cil_tmp63;
    tmp___0 = kcalloc(__cil_tmp64, 8UL, 208U);
    cliprects = (struct drm_clip_rect *)tmp___0;
    }
    {
    __cil_tmp65 = (struct drm_clip_rect *)0;
    __cil_tmp66 = (unsigned long )__cil_tmp65;
    __cil_tmp67 = (unsigned long )cliprects;
    if (__cil_tmp67 == __cil_tmp66) {
      ret = -12;
      goto fail_batch_free;
    } else {

    }
    }
    {
    __cil_tmp68 = (void *)cliprects;
    __cil_tmp69 = cmdbuf->cliprects;
    __cil_tmp70 = (void const *)__cil_tmp69;
    __cil_tmp71 = cmdbuf->num_cliprects;
    __cil_tmp72 = (unsigned long )__cil_tmp71;
    __cil_tmp73 = __cil_tmp72 * 8UL;
    tmp___1 = copy_from_user(__cil_tmp68, __cil_tmp70, __cil_tmp73);
    ret = (int )tmp___1;
    }
    if (ret != 0) {
      ret = -14;
      goto fail_clip_free;
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp74 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp74, 0U);
  ret = i915_dispatch_cmdbuffer(dev, cmdbuf, cliprects, batch_data);
  __cil_tmp75 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp75);
  }
  if (ret != 0) {
    {
    drm_err("i915_cmdbuffer", "i915_dispatch_cmdbuffer failed\n");
    }
    goto fail_clip_free;
  } else {

  }
  {
  __cil_tmp76 = (drm_i915_sarea_t *)0;
  __cil_tmp77 = (unsigned long )__cil_tmp76;
  __cil_tmp78 = (unsigned long )sarea_priv;
  if (__cil_tmp78 != __cil_tmp77) {
    {
    __cil_tmp79 = & dev_priv->ring;
    __cil_tmp80 = (struct intel_ring_buffer *)__cil_tmp79;
    tmp___2 = intel_read_status_page(__cil_tmp80, 33);
    sarea_priv->last_dispatch = (int )tmp___2;
    }
  } else {

  }
  }
  fail_clip_free:
  {
  __cil_tmp81 = (void const *)cliprects;
  kfree(__cil_tmp81);
  }
  fail_batch_free:
  {
  __cil_tmp82 = (void const *)batch_data;
  kfree(__cil_tmp82);
  }
  return (ret);
}
}
static int i915_flip_bufs(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ int ret ;
  struct drm_i915_gem_object *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  void *__cil_tmp7 ;
  struct drm_i915_private *__cil_tmp8 ;
  struct intel_ring_buffer (*__cil_tmp9)[3U] ;
  struct intel_ring_buffer *__cil_tmp10 ;
  struct drm_i915_gem_object *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct drm_master *__cil_tmp13 ;
  struct drm_hw_lock *__cil_tmp14 ;
  unsigned int volatile __cil_tmp15 ;
  int __cil_tmp16 ;
  struct drm_master *__cil_tmp17 ;
  struct drm_hw_lock *__cil_tmp18 ;
  unsigned int volatile __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  struct drm_master *__cil_tmp22 ;
  struct drm_file *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  struct drm_master *__cil_tmp25 ;
  struct drm_file *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  struct drm_master *__cil_tmp28 ;
  struct drm_hw_lock *__cil_tmp29 ;
  unsigned int volatile __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  struct drm_master *__cil_tmp33 ;
  struct drm_file *__cil_tmp34 ;
  struct mutex *__cil_tmp35 ;
  struct mutex *__cil_tmp36 ;

  {
  {
  drm_ut_debug_printk(2U, "drm", "i915_flip_bufs", "%s\n", "i915_flip_bufs");
  }
  {
  __cil_tmp5 = (struct drm_i915_gem_object *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = dev->dev_private;
  __cil_tmp8 = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp9 = & __cil_tmp8->ring;
  __cil_tmp10 = (struct intel_ring_buffer *)__cil_tmp9;
  __cil_tmp11 = __cil_tmp10->obj;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  if (__cil_tmp12 == __cil_tmp6) {
    {
    __cil_tmp13 = file_priv->master;
    __cil_tmp14 = __cil_tmp13->lock.hw_lock;
    __cil_tmp15 = __cil_tmp14->lock;
    __cil_tmp16 = (int )__cil_tmp15;
    if (__cil_tmp16 >= 0) {
      {
      __cil_tmp17 = file_priv->master;
      __cil_tmp18 = __cil_tmp17->lock.hw_lock;
      __cil_tmp19 = __cil_tmp18->lock;
      __cil_tmp20 = (unsigned int )__cil_tmp19;
      __cil_tmp21 = __cil_tmp20 & 2147483648U;
      __cil_tmp22 = file_priv->master;
      __cil_tmp23 = __cil_tmp22->lock.file_priv;
      drm_err("i915_flip_bufs", "%s called without lock held, held  %d owner %p %p\n",
              "i915_flip_bufs", __cil_tmp21, __cil_tmp23, file_priv);
      }
      return (-22);
    } else {
      {
      __cil_tmp24 = (unsigned long )file_priv;
      __cil_tmp25 = file_priv->master;
      __cil_tmp26 = __cil_tmp25->lock.file_priv;
      __cil_tmp27 = (unsigned long )__cil_tmp26;
      if (__cil_tmp27 != __cil_tmp24) {
        {
        __cil_tmp28 = file_priv->master;
        __cil_tmp29 = __cil_tmp28->lock.hw_lock;
        __cil_tmp30 = __cil_tmp29->lock;
        __cil_tmp31 = (unsigned int )__cil_tmp30;
        __cil_tmp32 = __cil_tmp31 & 2147483648U;
        __cil_tmp33 = file_priv->master;
        __cil_tmp34 = __cil_tmp33->lock.file_priv;
        drm_err("i915_flip_bufs", "%s called without lock held, held  %d owner %p %p\n",
                "i915_flip_bufs", __cil_tmp32, __cil_tmp34, file_priv);
        }
        return (-22);
      } else {

      }
      }
    }
    }
  } else {

  }
  }
  {
  __cil_tmp35 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp35, 0U);
  ret = i915_dispatch_flip(dev);
  __cil_tmp36 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp36);
  }
  return (ret);
}
}
static int i915_getparam(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ drm_i915_private_t *dev_priv ;
  drm_i915_getparam_t *param ;
  int value ;
  u32 tmp ;
  int tmp___0 ;
  void *__cil_tmp9 ;
  drm_i915_private_t *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  struct pci_dev *__cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  int __cil_tmp30 ;
  struct intel_ring_buffer (*__cil_tmp31)[3U] ;
  struct intel_ring_buffer *__cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  struct intel_overlay *__cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  struct intel_overlay *__cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  void *__cil_tmp39 ;
  struct drm_i915_private *__cil_tmp40 ;
  struct intel_device_info const *__cil_tmp41 ;
  unsigned char __cil_tmp42 ;
  void *__cil_tmp43 ;
  struct drm_i915_private *__cil_tmp44 ;
  struct intel_device_info const *__cil_tmp45 ;
  unsigned char __cil_tmp46 ;
  void *__cil_tmp47 ;
  struct drm_i915_private *__cil_tmp48 ;
  struct intel_device_info const *__cil_tmp49 ;
  u8 __cil_tmp50 ;
  unsigned char __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  int __cil_tmp53 ;
  int *__cil_tmp54 ;
  void *__cil_tmp55 ;
  void const *__cil_tmp56 ;

  {
  __cil_tmp9 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp9;
  param = (drm_i915_getparam_t *)data;
  {
  __cil_tmp10 = (drm_i915_private_t *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = (unsigned long )dev_priv;
  if (__cil_tmp12 == __cil_tmp11) {
    {
    drm_err("i915_getparam", "called with no initialization\n");
    }
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp13 = param->param;
  if (__cil_tmp13 == 1) {
    goto case_1;
  } else {
    {
    __cil_tmp14 = param->param;
    if (__cil_tmp14 == 2) {
      goto case_2;
    } else {
      {
      __cil_tmp15 = param->param;
      if (__cil_tmp15 == 3) {
        goto case_3;
      } else {
        {
        __cil_tmp16 = param->param;
        if (__cil_tmp16 == 4) {
          goto case_4;
        } else {
          {
          __cil_tmp17 = param->param;
          if (__cil_tmp17 == 5) {
            goto case_5;
          } else {
            {
            __cil_tmp18 = param->param;
            if (__cil_tmp18 == 6) {
              goto case_6;
            } else {
              {
              __cil_tmp19 = param->param;
              if (__cil_tmp19 == 7) {
                goto case_7;
              } else {
                {
                __cil_tmp20 = param->param;
                if (__cil_tmp20 == 8) {
                  goto case_8;
                } else {
                  {
                  __cil_tmp21 = param->param;
                  if (__cil_tmp21 == 9) {
                    goto case_9;
                  } else {
                    {
                    __cil_tmp22 = param->param;
                    if (__cil_tmp22 == 10) {
                      goto case_10;
                    } else {
                      {
                      __cil_tmp23 = param->param;
                      if (__cil_tmp23 == 11) {
                        goto case_11;
                      } else {
                        {
                        __cil_tmp24 = param->param;
                        if (__cil_tmp24 == 12) {
                          goto case_12;
                        } else {
                          {
                          __cil_tmp25 = param->param;
                          if (__cil_tmp25 == 13) {
                            goto case_13;
                          } else {
                            {
                            __cil_tmp26 = param->param;
                            if (__cil_tmp26 == 14) {
                              goto case_14;
                            } else {
                              {
                              __cil_tmp27 = param->param;
                              if (__cil_tmp27 == 15) {
                                goto case_15;
                              } else {
                                goto switch_default;
                                if (0) {
                                  case_1:
                                  __cil_tmp28 = dev->pdev;
                                  __cil_tmp29 = __cil_tmp28->irq;
                                  value = __cil_tmp29 != 0U;
                                  goto ldv_40460;
                                  case_2:
                                  __cil_tmp30 = dev_priv->allow_batchbuffer;
                                  value = __cil_tmp30 != 0;
                                  goto ldv_40460;
                                  case_3:
                                  {
                                  __cil_tmp31 = & dev_priv->ring;
                                  __cil_tmp32 = (struct intel_ring_buffer *)__cil_tmp31;
                                  tmp = intel_read_status_page(__cil_tmp32, 33);
                                  value = (int )tmp;
                                  }
                                  goto ldv_40460;
                                  case_4:
                                  value = dev->pci_device;
                                  goto ldv_40460;
                                  case_5:
                                  value = dev_priv->has_gem;
                                  goto ldv_40460;
                                  case_6:
                                  __cil_tmp33 = dev_priv->fence_reg_start;
                                  __cil_tmp34 = dev_priv->num_fence_regs;
                                  value = __cil_tmp34 - __cil_tmp33;
                                  goto ldv_40460;
                                  case_7:
                                  __cil_tmp35 = (struct intel_overlay *)0;
                                  __cil_tmp36 = (unsigned long )__cil_tmp35;
                                  __cil_tmp37 = dev_priv->overlay;
                                  __cil_tmp38 = (unsigned long )__cil_tmp37;
                                  value = __cil_tmp38 != __cil_tmp36;
                                  goto ldv_40460;
                                  case_8:
                                  value = 1;
                                  goto ldv_40460;
                                  case_9:
                                  value = dev_priv->has_gem;
                                  goto ldv_40460;
                                  case_10:
                                  __cil_tmp39 = dev->dev_private;
                                  __cil_tmp40 = (struct drm_i915_private *)__cil_tmp39;
                                  __cil_tmp41 = __cil_tmp40->info;
                                  __cil_tmp42 = __cil_tmp41->has_bsd_ring;
                                  value = (int )__cil_tmp42;
                                  goto ldv_40460;
                                  case_11:
                                  __cil_tmp43 = dev->dev_private;
                                  __cil_tmp44 = (struct drm_i915_private *)__cil_tmp43;
                                  __cil_tmp45 = __cil_tmp44->info;
                                  __cil_tmp46 = __cil_tmp45->has_blt_ring;
                                  value = (int )__cil_tmp46;
                                  goto ldv_40460;
                                  case_12:
                                  value = 1;
                                  goto ldv_40460;
                                  case_13:
                                  value = 1;
                                  goto ldv_40460;
                                  case_14:
                                  __cil_tmp47 = dev->dev_private;
                                  __cil_tmp48 = (struct drm_i915_private *)__cil_tmp47;
                                  __cil_tmp49 = __cil_tmp48->info;
                                  __cil_tmp50 = __cil_tmp49->gen;
                                  __cil_tmp51 = (unsigned char )__cil_tmp50;
                                  __cil_tmp52 = (unsigned int )__cil_tmp51;
                                  value = __cil_tmp52 > 3U;
                                  goto ldv_40460;
                                  case_15:
                                  value = 1;
                                  goto ldv_40460;
                                  switch_default:
                                  {
                                  __cil_tmp53 = param->param;
                                  drm_ut_debug_printk(2U, "drm", "i915_getparam",
                                                      "Unknown parameter %d\n", __cil_tmp53);
                                  }
                                  return (-22);
                                } else {

                                }
                              }
                              }
                            }
                            }
                          }
                          }
                        }
                        }
                      }
                      }
                    }
                    }
                  }
                  }
                }
                }
              }
              }
            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_40460:
  {
  __cil_tmp54 = param->value;
  __cil_tmp55 = (void *)__cil_tmp54;
  __cil_tmp56 = (void const *)(& value);
  tmp___0 = copy_to_user(__cil_tmp55, __cil_tmp56, 4U);
  }
  if (tmp___0 != 0) {
    {
    drm_err("i915_getparam", "DRM_COPY_TO_USER failed\n");
    }
    return (-14);
  } else {

  }
  return (0);
}
}
static int i915_setparam(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ drm_i915_private_t *dev_priv ;
  drm_i915_setparam_t *param ;
  void *__cil_tmp6 ;
  drm_i915_private_t *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;

  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp6;
  param = (drm_i915_setparam_t *)data;
  {
  __cil_tmp7 = (drm_i915_private_t *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = (unsigned long )dev_priv;
  if (__cil_tmp9 == __cil_tmp8) {
    {
    drm_err("i915_setparam", "called with no initialization\n");
    }
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp10 = param->param;
  if (__cil_tmp10 == 1) {
    goto case_1;
  } else {
    {
    __cil_tmp11 = param->param;
    if (__cil_tmp11 == 2) {
      goto case_2;
    } else {
      {
      __cil_tmp12 = param->param;
      if (__cil_tmp12 == 3) {
        goto case_3;
      } else {
        {
        __cil_tmp13 = param->param;
        if (__cil_tmp13 == 4) {
          goto case_4;
        } else {
          goto switch_default;
          if (0) {
            case_1: ;
            goto ldv_40485;
            case_2:
            dev_priv->tex_lru_log_granularity = param->value;
            goto ldv_40485;
            case_3:
            dev_priv->allow_batchbuffer = param->value;
            goto ldv_40485;
            case_4: ;
            {
            __cil_tmp14 = dev_priv->num_fence_regs;
            __cil_tmp15 = param->value;
            if (__cil_tmp15 > __cil_tmp14) {
              return (-22);
            } else {
              {
              __cil_tmp16 = param->value;
              if (__cil_tmp16 < 0) {
                return (-22);
              } else {

              }
              }
            }
            }
            dev_priv->fence_reg_start = param->value;
            goto ldv_40485;
            switch_default:
            {
            __cil_tmp17 = param->param;
            drm_ut_debug_printk(2U, "drm", "i915_setparam", "unknown parameter %d\n",
                                __cil_tmp17);
            }
            return (-22);
          } else {

          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_40485: ;
  return (0);
}
}
static int i915_set_status_page(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ drm_i915_private_t *dev_priv ;
  drm_i915_hws_addr_t *hws ;
  struct intel_ring_buffer *ring ;
  int __ret_warn_on ;
  long tmp ;
  int tmp___0 ;
  void *__cil_tmp10 ;
  struct intel_ring_buffer (*__cil_tmp11)[3U] ;
  void *__cil_tmp12 ;
  struct drm_i915_private *__cil_tmp13 ;
  struct intel_device_info const *__cil_tmp14 ;
  unsigned char *__cil_tmp15 ;
  unsigned char *__cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  drm_i915_private_t *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  int __cil_tmp22 ;
  long __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  long __cil_tmp27 ;
  __u64 __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  __u64 __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  __u64 __cil_tmp32 ;
  struct drm_agp_head *__cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  unsigned long long __cil_tmp35 ;
  drm_local_map_t *__cil_tmp36 ;
  void *__cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  void *__cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  void *__cil_tmp41 ;
  u32 *__cil_tmp42 ;
  void volatile *__cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  u32 *__cil_tmp46 ;

  {
  __cil_tmp10 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp10;
  hws = (drm_i915_hws_addr_t *)data;
  __cil_tmp11 = & dev_priv->ring;
  ring = (struct intel_ring_buffer *)__cil_tmp11;
  {
  __cil_tmp12 = dev->dev_private;
  __cil_tmp13 = (struct drm_i915_private *)__cil_tmp12;
  __cil_tmp14 = __cil_tmp13->info;
  __cil_tmp15 = (unsigned char *)__cil_tmp14;
  __cil_tmp16 = __cil_tmp15 + 1UL;
  __cil_tmp17 = *__cil_tmp16;
  __cil_tmp18 = (unsigned int )__cil_tmp17;
  if (__cil_tmp18 == 0U) {
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp19 = (drm_i915_private_t *)0;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  __cil_tmp21 = (unsigned long )dev_priv;
  if (__cil_tmp21 == __cil_tmp20) {
    {
    drm_err("i915_set_status_page", "called with no initialization\n");
    }
    return (-22);
  } else {

  }
  }
  {
  tmp___0 = drm_core_check_feature(dev, 8192);
  }
  if (tmp___0 != 0) {
    {
    __ret_warn_on = 1;
    __cil_tmp22 = __ret_warn_on != 0;
    __cil_tmp23 = (long )__cil_tmp22;
    tmp = __builtin_expect(__cil_tmp23, 0L);
    }
    if (tmp != 0L) {
      {
      __cil_tmp24 = (int const )858;
      __cil_tmp25 = (int )__cil_tmp24;
      warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_dma.c.p",
                        __cil_tmp25, "tried to set status page when mode setting active\n");
      }
    } else {

    }
    {
    __cil_tmp26 = __ret_warn_on != 0;
    __cil_tmp27 = (long )__cil_tmp26;
    __builtin_expect(__cil_tmp27, 0L);
    }
    return (0);
  } else {

  }
  {
  __cil_tmp28 = hws->addr;
  __cil_tmp29 = (unsigned int )__cil_tmp28;
  drm_ut_debug_printk(2U, "drm", "i915_set_status_page", "set status page addr 0x%08x\n",
                      __cil_tmp29);
  __cil_tmp30 = hws->addr;
  __cil_tmp31 = (unsigned int )__cil_tmp30;
  ring->status_page.gfx_addr = __cil_tmp31 & 536866816U;
  __cil_tmp32 = hws->addr;
  __cil_tmp33 = dev->agp;
  __cil_tmp34 = __cil_tmp33->base;
  __cil_tmp35 = (unsigned long long )__cil_tmp34;
  dev_priv->hws_map.offset = __cil_tmp35 + __cil_tmp32;
  dev_priv->hws_map.size = 4096UL;
  dev_priv->hws_map.type = (enum drm_map_type )0;
  dev_priv->hws_map.flags = (enum drm_map_flags )0;
  dev_priv->hws_map.mtrr = 0;
  __cil_tmp36 = & dev_priv->hws_map;
  drm_core_ioremap_wc(__cil_tmp36, dev);
  }
  {
  __cil_tmp37 = (void *)0;
  __cil_tmp38 = (unsigned long )__cil_tmp37;
  __cil_tmp39 = dev_priv->hws_map.handle;
  __cil_tmp40 = (unsigned long )__cil_tmp39;
  if (__cil_tmp40 == __cil_tmp38) {
    {
    i915_dma_cleanup(dev);
    ring->status_page.gfx_addr = 0U;
    drm_err("i915_set_status_page", "can not ioremap virtual address for G33 hw status page\n");
    }
    return (-12);
  } else {

  }
  }
  {
  __cil_tmp41 = dev_priv->hws_map.handle;
  ring->status_page.page_addr = (u32 *)__cil_tmp41;
  __cil_tmp42 = ring->status_page.page_addr;
  __cil_tmp43 = (void volatile *)__cil_tmp42;
  memset_io(__cil_tmp43, (unsigned char)0, 4096UL);
  __cil_tmp44 = ring->status_page.gfx_addr;
  i915_write32___0(dev_priv, 8320U, __cil_tmp44);
  __cil_tmp45 = ring->status_page.gfx_addr;
  drm_ut_debug_printk(2U, "drm", "i915_set_status_page", "load hws HWS_PGA with gfx mem 0x%x\n",
                      __cil_tmp45);
  __cil_tmp46 = ring->status_page.page_addr;
  drm_ut_debug_printk(2U, "drm", "i915_set_status_page", "load hws at %p\n", __cil_tmp46);
  }
  return (0);
}
}
static int i915_get_bridge_dev(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp3 ;
  struct pci_dev *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  struct pci_dev *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;

  {
  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp3;
  dev_priv->bridge_dev = pci_get_bus_and_slot(0U, 0U);
  }
  {
  __cil_tmp4 = (struct pci_dev *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = dev_priv->bridge_dev;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  if (__cil_tmp7 == __cil_tmp5) {
    {
    drm_err("i915_get_bridge_dev", "bridge device not found\n");
    }
    return (-1);
  } else {

  }
  }
  return (0);
}
}
static int intel_alloc_mchbar_resource(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  int reg ;
  int tmp ;
  u32 temp_lo ;
  u32 temp_hi ;
  u64 mchbar_addr ;
  int ret ;
  int tmp___0 ;
  void *__cil_tmp10 ;
  void *__cil_tmp11 ;
  struct drm_i915_private *__cil_tmp12 ;
  struct intel_device_info const *__cil_tmp13 ;
  u8 __cil_tmp14 ;
  unsigned char __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  void *__cil_tmp17 ;
  struct drm_i915_private *__cil_tmp18 ;
  struct intel_device_info const *__cil_tmp19 ;
  u8 __cil_tmp20 ;
  unsigned char __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  struct pci_dev *__cil_tmp23 ;
  int __cil_tmp24 ;
  struct pci_dev *__cil_tmp25 ;
  unsigned long long __cil_tmp26 ;
  unsigned long long __cil_tmp27 ;
  unsigned long long __cil_tmp28 ;
  u64 __cil_tmp29 ;
  struct pci_dev *__cil_tmp30 ;
  struct pci_bus *__cil_tmp31 ;
  struct resource *__cil_tmp32 ;
  resource_size_t __cil_tmp33 ;
  struct pci_dev *__cil_tmp34 ;
  void *__cil_tmp35 ;
  void *__cil_tmp36 ;
  struct drm_i915_private *__cil_tmp37 ;
  struct intel_device_info const *__cil_tmp38 ;
  u8 __cil_tmp39 ;
  unsigned char __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  struct pci_dev *__cil_tmp42 ;
  int __cil_tmp43 ;
  resource_size_t __cil_tmp44 ;
  resource_size_t __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  struct pci_dev *__cil_tmp47 ;
  resource_size_t __cil_tmp48 ;
  unsigned int __cil_tmp49 ;

  {
  __cil_tmp10 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp10;
  {
  __cil_tmp11 = dev->dev_private;
  __cil_tmp12 = (struct drm_i915_private *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12->info;
  __cil_tmp14 = __cil_tmp13->gen;
  __cil_tmp15 = (unsigned char )__cil_tmp14;
  __cil_tmp16 = (unsigned int )__cil_tmp15;
  if (__cil_tmp16 > 3U) {
    tmp = 72;
  } else {
    tmp = 68;
  }
  }
  reg = tmp;
  temp_hi = 0U;
  {
  __cil_tmp17 = dev->dev_private;
  __cil_tmp18 = (struct drm_i915_private *)__cil_tmp17;
  __cil_tmp19 = __cil_tmp18->info;
  __cil_tmp20 = __cil_tmp19->gen;
  __cil_tmp21 = (unsigned char )__cil_tmp20;
  __cil_tmp22 = (unsigned int )__cil_tmp21;
  if (__cil_tmp22 > 3U) {
    {
    __cil_tmp23 = dev_priv->bridge_dev;
    __cil_tmp24 = reg + 4;
    pci_read_config_dword(__cil_tmp23, __cil_tmp24, & temp_hi);
    }
  } else {

  }
  }
  {
  __cil_tmp25 = dev_priv->bridge_dev;
  pci_read_config_dword(__cil_tmp25, reg, & temp_lo);
  __cil_tmp26 = (unsigned long long )temp_lo;
  __cil_tmp27 = (unsigned long long )temp_hi;
  __cil_tmp28 = __cil_tmp27 << 32;
  mchbar_addr = __cil_tmp28 | __cil_tmp26;
  }
  if (mchbar_addr != 0ULL) {
    {
    __cil_tmp29 = mchbar_addr + 16384ULL;
    tmp___0 = pnp_range_reserved(mchbar_addr, __cil_tmp29);
    }
    if (tmp___0 != 0) {
      return (0);
    } else {

    }
  } else {

  }
  {
  dev_priv->mch_res.name = "i915 MCHBAR";
  dev_priv->mch_res.flags = 512UL;
  __cil_tmp30 = dev_priv->bridge_dev;
  __cil_tmp31 = __cil_tmp30->bus;
  __cil_tmp32 = & dev_priv->mch_res;
  __cil_tmp33 = (resource_size_t )pci_mem_start;
  __cil_tmp34 = dev_priv->bridge_dev;
  __cil_tmp35 = (void *)__cil_tmp34;
  ret = pci_bus_alloc_resource(__cil_tmp31, __cil_tmp32, 16384ULL, 16384ULL, __cil_tmp33,
                               0U, & pcibios_align_resource, __cil_tmp35);
  }
  if (ret != 0) {
    {
    drm_ut_debug_printk(2U, "drm", "intel_alloc_mchbar_resource", "failed bus alloc: %d\n",
                        ret);
    dev_priv->mch_res.start = 0ULL;
    }
    return (ret);
  } else {

  }
  {
  __cil_tmp36 = dev->dev_private;
  __cil_tmp37 = (struct drm_i915_private *)__cil_tmp36;
  __cil_tmp38 = __cil_tmp37->info;
  __cil_tmp39 = __cil_tmp38->gen;
  __cil_tmp40 = (unsigned char )__cil_tmp39;
  __cil_tmp41 = (unsigned int )__cil_tmp40;
  if (__cil_tmp41 > 3U) {
    {
    __cil_tmp42 = dev_priv->bridge_dev;
    __cil_tmp43 = reg + 4;
    __cil_tmp44 = dev_priv->mch_res.start;
    __cil_tmp45 = __cil_tmp44 >> 32ULL;
    __cil_tmp46 = (unsigned int )__cil_tmp45;
    pci_write_config_dword(__cil_tmp42, __cil_tmp43, __cil_tmp46);
    }
  } else {

  }
  }
  {
  __cil_tmp47 = dev_priv->bridge_dev;
  __cil_tmp48 = dev_priv->mch_res.start;
  __cil_tmp49 = (unsigned int )__cil_tmp48;
  pci_write_config_dword(__cil_tmp47, reg, __cil_tmp49);
  }
  return (0);
}
}
static void intel_setup_mchbar(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  int mchbar_reg ;
  int tmp ;
  u32 temp ;
  bool enabled ;
  int tmp___0 ;
  void *__cil_tmp8 ;
  void *__cil_tmp9 ;
  struct drm_i915_private *__cil_tmp10 ;
  struct intel_device_info const *__cil_tmp11 ;
  u8 __cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  void *__cil_tmp15 ;
  struct drm_i915_private *__cil_tmp16 ;
  struct intel_device_info const *__cil_tmp17 ;
  unsigned char *__cil_tmp18 ;
  unsigned char *__cil_tmp19 ;
  unsigned char __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  struct pci_dev *__cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  struct pci_dev *__cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  int __cil_tmp28 ;
  struct pci_dev *__cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  int __cil_tmp31 ;
  void *__cil_tmp32 ;
  struct drm_i915_private *__cil_tmp33 ;
  struct intel_device_info const *__cil_tmp34 ;
  unsigned char *__cil_tmp35 ;
  unsigned char *__cil_tmp36 ;
  unsigned char __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  struct pci_dev *__cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  int __cil_tmp41 ;
  struct pci_dev *__cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  struct pci_dev *__cil_tmp44 ;
  struct pci_dev *__cil_tmp45 ;
  unsigned int __cil_tmp46 ;

  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp8;
  {
  __cil_tmp9 = dev->dev_private;
  __cil_tmp10 = (struct drm_i915_private *)__cil_tmp9;
  __cil_tmp11 = __cil_tmp10->info;
  __cil_tmp12 = __cil_tmp11->gen;
  __cil_tmp13 = (unsigned char )__cil_tmp12;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  if (__cil_tmp14 > 3U) {
    tmp = 72;
  } else {
    tmp = 68;
  }
  }
  mchbar_reg = tmp;
  dev_priv->mchbar_need_disable = (bool )0;
  {
  __cil_tmp15 = dev->dev_private;
  __cil_tmp16 = (struct drm_i915_private *)__cil_tmp15;
  __cil_tmp17 = __cil_tmp16->info;
  __cil_tmp18 = (unsigned char *)__cil_tmp17;
  __cil_tmp19 = __cil_tmp18 + 1UL;
  __cil_tmp20 = *__cil_tmp19;
  __cil_tmp21 = (unsigned int )__cil_tmp20;
  if (__cil_tmp21 != 0U) {
    {
    __cil_tmp22 = dev_priv->bridge_dev;
    pci_read_config_dword(__cil_tmp22, 84, & temp);
    __cil_tmp23 = temp & 268435456U;
    __cil_tmp24 = __cil_tmp23 != 0U;
    enabled = (bool )__cil_tmp24;
    }
  } else {
    {
    __cil_tmp25 = dev->pci_device;
    if (__cil_tmp25 == 9618) {
      {
      __cil_tmp26 = dev_priv->bridge_dev;
      pci_read_config_dword(__cil_tmp26, 84, & temp);
      __cil_tmp27 = temp & 268435456U;
      __cil_tmp28 = __cil_tmp27 != 0U;
      enabled = (bool )__cil_tmp28;
      }
    } else {
      {
      __cil_tmp29 = dev_priv->bridge_dev;
      pci_read_config_dword(__cil_tmp29, mchbar_reg, & temp);
      __cil_tmp30 = temp & 1U;
      __cil_tmp31 = __cil_tmp30 != 0U;
      enabled = (bool )__cil_tmp31;
      }
    }
    }
  }
  }
  if ((int )enabled) {
    return;
  } else {

  }
  {
  tmp___0 = intel_alloc_mchbar_resource(dev);
  }
  if (tmp___0 != 0) {
    return;
  } else {

  }
  dev_priv->mchbar_need_disable = (bool )1;
  {
  __cil_tmp32 = dev->dev_private;
  __cil_tmp33 = (struct drm_i915_private *)__cil_tmp32;
  __cil_tmp34 = __cil_tmp33->info;
  __cil_tmp35 = (unsigned char *)__cil_tmp34;
  __cil_tmp36 = __cil_tmp35 + 1UL;
  __cil_tmp37 = *__cil_tmp36;
  __cil_tmp38 = (unsigned int )__cil_tmp37;
  if (__cil_tmp38 != 0U) {
    {
    __cil_tmp39 = dev_priv->bridge_dev;
    __cil_tmp40 = temp | 268435456U;
    pci_write_config_dword(__cil_tmp39, 84, __cil_tmp40);
    }
  } else {
    {
    __cil_tmp41 = dev->pci_device;
    if (__cil_tmp41 == 9618) {
      {
      __cil_tmp42 = dev_priv->bridge_dev;
      __cil_tmp43 = temp | 268435456U;
      pci_write_config_dword(__cil_tmp42, 84, __cil_tmp43);
      }
    } else {
      {
      __cil_tmp44 = dev_priv->bridge_dev;
      pci_read_config_dword(__cil_tmp44, mchbar_reg, & temp);
      __cil_tmp45 = dev_priv->bridge_dev;
      __cil_tmp46 = temp | 1U;
      pci_write_config_dword(__cil_tmp45, mchbar_reg, __cil_tmp46);
      }
    }
    }
  }
  }
  return;
}
}
static void intel_teardown_mchbar(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  int mchbar_reg ;
  int tmp ;
  u32 temp ;
  void *__cil_tmp6 ;
  void *__cil_tmp7 ;
  struct drm_i915_private *__cil_tmp8 ;
  struct intel_device_info const *__cil_tmp9 ;
  u8 __cil_tmp10 ;
  unsigned char __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  bool __cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  unsigned char *__cil_tmp17 ;
  unsigned char *__cil_tmp18 ;
  unsigned char __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  struct pci_dev *__cil_tmp21 ;
  struct pci_dev *__cil_tmp22 ;
  int __cil_tmp23 ;
  struct pci_dev *__cil_tmp24 ;
  struct pci_dev *__cil_tmp25 ;
  struct pci_dev *__cil_tmp26 ;
  struct pci_dev *__cil_tmp27 ;
  resource_size_t __cil_tmp28 ;
  struct resource *__cil_tmp29 ;

  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp6;
  {
  __cil_tmp7 = dev->dev_private;
  __cil_tmp8 = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp9 = __cil_tmp8->info;
  __cil_tmp10 = __cil_tmp9->gen;
  __cil_tmp11 = (unsigned char )__cil_tmp10;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  if (__cil_tmp12 > 3U) {
    tmp = 72;
  } else {
    tmp = 68;
  }
  }
  mchbar_reg = tmp;
  {
  __cil_tmp13 = dev_priv->mchbar_need_disable;
  if ((int )__cil_tmp13) {
    {
    __cil_tmp14 = dev->dev_private;
    __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
    __cil_tmp16 = __cil_tmp15->info;
    __cil_tmp17 = (unsigned char *)__cil_tmp16;
    __cil_tmp18 = __cil_tmp17 + 1UL;
    __cil_tmp19 = *__cil_tmp18;
    __cil_tmp20 = (unsigned int )__cil_tmp19;
    if (__cil_tmp20 != 0U) {
      {
      __cil_tmp21 = dev_priv->bridge_dev;
      pci_read_config_dword(__cil_tmp21, 84, & temp);
      temp = temp & 4026531839U;
      __cil_tmp22 = dev_priv->bridge_dev;
      pci_write_config_dword(__cil_tmp22, 84, temp);
      }
    } else {
      {
      __cil_tmp23 = dev->pci_device;
      if (__cil_tmp23 == 9618) {
        {
        __cil_tmp24 = dev_priv->bridge_dev;
        pci_read_config_dword(__cil_tmp24, 84, & temp);
        temp = temp & 4026531839U;
        __cil_tmp25 = dev_priv->bridge_dev;
        pci_write_config_dword(__cil_tmp25, 84, temp);
        }
      } else {
        {
        __cil_tmp26 = dev_priv->bridge_dev;
        pci_read_config_dword(__cil_tmp26, mchbar_reg, & temp);
        temp = temp & 4294967294U;
        __cil_tmp27 = dev_priv->bridge_dev;
        pci_write_config_dword(__cil_tmp27, mchbar_reg, temp);
        }
      }
      }
    }
    }
  } else {

  }
  }
  {
  __cil_tmp28 = dev_priv->mch_res.start;
  if (__cil_tmp28 != 0ULL) {
    {
    __cil_tmp29 = & dev_priv->mch_res;
    release_resource(__cil_tmp29);
    }
  } else {

  }
  }
  return;
}
}
static unsigned long i915_stolen_to_phys(struct drm_device *dev , u32 offset )
{ struct drm_i915_private *dev_priv ;
  struct pci_dev *pdev ;
  u32 base ;
  u16 val ;
  u8 val___0 ;
  void *__cil_tmp8 ;
  void *__cil_tmp9 ;
  struct drm_i915_private *__cil_tmp10 ;
  struct intel_device_info const *__cil_tmp11 ;
  u8 __cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  void *__cil_tmp18 ;
  struct drm_i915_private *__cil_tmp19 ;
  struct intel_device_info const *__cil_tmp20 ;
  unsigned char *__cil_tmp21 ;
  unsigned char *__cil_tmp22 ;
  unsigned char __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  struct intel_gtt const *__cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  u32 __cil_tmp33 ;
  u32 __cil_tmp34 ;

  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  pdev = dev_priv->bridge_dev;
  {
  __cil_tmp9 = dev->dev_private;
  __cil_tmp10 = (struct drm_i915_private *)__cil_tmp9;
  __cil_tmp11 = __cil_tmp10->info;
  __cil_tmp12 = __cil_tmp11->gen;
  __cil_tmp13 = (unsigned char )__cil_tmp12;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  if (__cil_tmp14 > 3U) {
    {
    pci_read_config_word(pdev, 176, & val);
    __cil_tmp15 = (int )val;
    __cil_tmp16 = __cil_tmp15 >> 4;
    __cil_tmp17 = __cil_tmp16 << 20;
    base = (u32 )__cil_tmp17;
    }
  } else {
    {
    __cil_tmp18 = dev->dev_private;
    __cil_tmp19 = (struct drm_i915_private *)__cil_tmp18;
    __cil_tmp20 = __cil_tmp19->info;
    __cil_tmp21 = (unsigned char *)__cil_tmp20;
    __cil_tmp22 = __cil_tmp21 + 1UL;
    __cil_tmp23 = *__cil_tmp22;
    __cil_tmp24 = (unsigned int )__cil_tmp23;
    if (__cil_tmp24 != 0U) {
      {
      pci_read_config_word(pdev, 176, & val);
      __cil_tmp25 = (int )val;
      __cil_tmp26 = __cil_tmp25 >> 4;
      __cil_tmp27 = __cil_tmp26 << 20;
      base = (u32 )__cil_tmp27;
      }
    } else {
      {
      pci_read_config_byte(pdev, 156, & val___0);
      __cil_tmp28 = (int )val___0;
      __cil_tmp29 = __cil_tmp28 >> 3;
      __cil_tmp30 = __cil_tmp29 << 27;
      base = (u32 )__cil_tmp30;
      }
    }
    }
  }
  }
  __cil_tmp31 = dev_priv->mm.gtt;
  __cil_tmp32 = __cil_tmp31->stolen_size;
  __cil_tmp33 = (u32 )__cil_tmp32;
  base = base - __cil_tmp33;
  {
  __cil_tmp34 = base + offset;
  return ((unsigned long )__cil_tmp34);
  }
}
}
static void i915_warn_stolen(struct drm_device *dev )
{

  {
  {
  drm_err("i915_warn_stolen", "not enough stolen space for compressed buffer, disabling\n");
  drm_err("i915_warn_stolen", "hint: you may be able to increase stolen memory size in the BIOS to avoid this\n");
  }
  return;
}
}
static void i915_setup_compression(struct drm_device *dev , int size )
{ struct drm_i915_private *dev_priv ;
  struct drm_mm_node *compressed_fb ;
  struct drm_mm_node *compressed_llb ;
  unsigned long cfb_base ;
  unsigned long ll_base ;
  void *__cil_tmp8 ;
  struct drm_mm *__cil_tmp9 ;
  struct drm_mm const *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct drm_mm_node *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct drm_mm_node *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  u32 __cil_tmp20 ;
  int __cil_tmp21 ;
  void *__cil_tmp22 ;
  struct drm_i915_private *__cil_tmp23 ;
  struct intel_device_info const *__cil_tmp24 ;
  u8 __cil_tmp25 ;
  unsigned char __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  void *__cil_tmp28 ;
  struct drm_i915_private *__cil_tmp29 ;
  struct intel_device_info const *__cil_tmp30 ;
  u8 __cil_tmp31 ;
  unsigned char __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  void *__cil_tmp34 ;
  struct drm_i915_private *__cil_tmp35 ;
  struct intel_device_info const *__cil_tmp36 ;
  unsigned char *__cil_tmp37 ;
  unsigned char *__cil_tmp38 ;
  unsigned char __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  struct drm_mm *__cil_tmp41 ;
  struct drm_mm const *__cil_tmp42 ;
  struct drm_mm_node *__cil_tmp43 ;
  unsigned long __cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  struct drm_mm_node *__cil_tmp46 ;
  unsigned long __cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  unsigned long __cil_tmp49 ;
  u32 __cil_tmp50 ;
  void *__cil_tmp51 ;
  struct drm_i915_private *__cil_tmp52 ;
  struct intel_device_info const *__cil_tmp53 ;
  u8 __cil_tmp54 ;
  unsigned char __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  unsigned long __cil_tmp57 ;
  u32 __cil_tmp58 ;
  void *__cil_tmp59 ;
  struct drm_i915_private *__cil_tmp60 ;
  struct intel_device_info const *__cil_tmp61 ;
  u8 __cil_tmp62 ;
  unsigned char __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  unsigned long __cil_tmp65 ;
  u32 __cil_tmp66 ;
  void *__cil_tmp67 ;
  struct drm_i915_private *__cil_tmp68 ;
  struct intel_device_info const *__cil_tmp69 ;
  unsigned char *__cil_tmp70 ;
  unsigned char *__cil_tmp71 ;
  unsigned char __cil_tmp72 ;
  unsigned int __cil_tmp73 ;
  unsigned long __cil_tmp74 ;
  u32 __cil_tmp75 ;
  int __cil_tmp76 ;
  unsigned long __cil_tmp77 ;
  u32 __cil_tmp78 ;
  u32 __cil_tmp79 ;
  u32 __cil_tmp80 ;
  int __cil_tmp81 ;

  {
  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  compressed_llb = compressed_llb;
  ll_base = 0UL;
  __cil_tmp9 = & dev_priv->mm.stolen;
  __cil_tmp10 = (struct drm_mm const *)__cil_tmp9;
  __cil_tmp11 = (unsigned long )size;
  compressed_fb = drm_mm_search_free(__cil_tmp10, __cil_tmp11, 4096U, 0);
  }
  {
  __cil_tmp12 = (struct drm_mm_node *)0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = (unsigned long )compressed_fb;
  if (__cil_tmp14 != __cil_tmp13) {
    {
    __cil_tmp15 = (unsigned long )size;
    compressed_fb = drm_mm_get_block(compressed_fb, __cil_tmp15, 4096U);
    }
  } else {

  }
  }
  {
  __cil_tmp16 = (struct drm_mm_node *)0;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  __cil_tmp18 = (unsigned long )compressed_fb;
  if (__cil_tmp18 == __cil_tmp17) {
    goto err;
  } else {

  }
  }
  {
  __cil_tmp19 = compressed_fb->start;
  __cil_tmp20 = (u32 )__cil_tmp19;
  cfb_base = i915_stolen_to_phys(dev, __cil_tmp20);
  }
  if (cfb_base == 0UL) {
    goto err_fb;
  } else {

  }
  {
  __cil_tmp21 = dev->pci_device;
  if (__cil_tmp21 != 10818) {
    {
    __cil_tmp22 = dev->dev_private;
    __cil_tmp23 = (struct drm_i915_private *)__cil_tmp22;
    __cil_tmp24 = __cil_tmp23->info;
    __cil_tmp25 = __cil_tmp24->gen;
    __cil_tmp26 = (unsigned char )__cil_tmp25;
    __cil_tmp27 = (unsigned int )__cil_tmp26;
    if (__cil_tmp27 != 5U) {
      {
      __cil_tmp28 = dev->dev_private;
      __cil_tmp29 = (struct drm_i915_private *)__cil_tmp28;
      __cil_tmp30 = __cil_tmp29->info;
      __cil_tmp31 = __cil_tmp30->gen;
      __cil_tmp32 = (unsigned char )__cil_tmp31;
      __cil_tmp33 = (unsigned int )__cil_tmp32;
      if (__cil_tmp33 != 6U) {
        {
        __cil_tmp34 = dev->dev_private;
        __cil_tmp35 = (struct drm_i915_private *)__cil_tmp34;
        __cil_tmp36 = __cil_tmp35->info;
        __cil_tmp37 = (unsigned char *)__cil_tmp36;
        __cil_tmp38 = __cil_tmp37 + 2UL;
        __cil_tmp39 = *__cil_tmp38;
        __cil_tmp40 = (unsigned int )__cil_tmp39;
        if (__cil_tmp40 == 0U) {
          {
          __cil_tmp41 = & dev_priv->mm.stolen;
          __cil_tmp42 = (struct drm_mm const *)__cil_tmp41;
          compressed_llb = drm_mm_search_free(__cil_tmp42, 4096UL, 4096U, 0);
          }
          {
          __cil_tmp43 = (struct drm_mm_node *)0;
          __cil_tmp44 = (unsigned long )__cil_tmp43;
          __cil_tmp45 = (unsigned long )compressed_llb;
          if (__cil_tmp45 != __cil_tmp44) {
            {
            compressed_llb = drm_mm_get_block(compressed_llb, 4096UL, 4096U);
            }
          } else {

          }
          }
          {
          __cil_tmp46 = (struct drm_mm_node *)0;
          __cil_tmp47 = (unsigned long )__cil_tmp46;
          __cil_tmp48 = (unsigned long )compressed_llb;
          if (__cil_tmp48 == __cil_tmp47) {
            goto err_fb;
          } else {

          }
          }
          {
          __cil_tmp49 = compressed_llb->start;
          __cil_tmp50 = (u32 )__cil_tmp49;
          ll_base = i915_stolen_to_phys(dev, __cil_tmp50);
          }
          if (ll_base == 0UL) {
            goto err_llb;
          } else {

          }
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  dev_priv->cfb_size = (unsigned long )size;
  intel_disable_fbc(dev);
  dev_priv->compressed_fb = compressed_fb;
  }
  {
  __cil_tmp51 = dev->dev_private;
  __cil_tmp52 = (struct drm_i915_private *)__cil_tmp51;
  __cil_tmp53 = __cil_tmp52->info;
  __cil_tmp54 = __cil_tmp53->gen;
  __cil_tmp55 = (unsigned char )__cil_tmp54;
  __cil_tmp56 = (unsigned int )__cil_tmp55;
  if (__cil_tmp56 == 5U) {
    {
    __cil_tmp57 = compressed_fb->start;
    __cil_tmp58 = (u32 )__cil_tmp57;
    i915_write32___0(dev_priv, 274944U, __cil_tmp58);
    }
  } else {
    {
    __cil_tmp59 = dev->dev_private;
    __cil_tmp60 = (struct drm_i915_private *)__cil_tmp59;
    __cil_tmp61 = __cil_tmp60->info;
    __cil_tmp62 = __cil_tmp61->gen;
    __cil_tmp63 = (unsigned char )__cil_tmp62;
    __cil_tmp64 = (unsigned int )__cil_tmp63;
    if (__cil_tmp64 == 6U) {
      {
      __cil_tmp65 = compressed_fb->start;
      __cil_tmp66 = (u32 )__cil_tmp65;
      i915_write32___0(dev_priv, 274944U, __cil_tmp66);
      }
    } else {
      {
      __cil_tmp67 = dev->dev_private;
      __cil_tmp68 = (struct drm_i915_private *)__cil_tmp67;
      __cil_tmp69 = __cil_tmp68->info;
      __cil_tmp70 = (unsigned char *)__cil_tmp69;
      __cil_tmp71 = __cil_tmp70 + 2UL;
      __cil_tmp72 = *__cil_tmp71;
      __cil_tmp73 = (unsigned int )__cil_tmp72;
      if (__cil_tmp73 != 0U) {
        {
        __cil_tmp74 = compressed_fb->start;
        __cil_tmp75 = (u32 )__cil_tmp74;
        i915_write32___0(dev_priv, 274944U, __cil_tmp75);
        }
      } else {
        {
        __cil_tmp76 = dev->pci_device;
        if (__cil_tmp76 == 10818) {
          {
          __cil_tmp77 = compressed_fb->start;
          __cil_tmp78 = (u32 )__cil_tmp77;
          i915_write32___0(dev_priv, 12800U, __cil_tmp78);
          }
        } else {
          {
          __cil_tmp79 = (u32 )cfb_base;
          i915_write32___0(dev_priv, 12800U, __cil_tmp79);
          __cil_tmp80 = (u32 )ll_base;
          i915_write32___0(dev_priv, 12804U, __cil_tmp80);
          dev_priv->compressed_llb = compressed_llb;
          }
        }
        }
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp81 = size >> 20;
  drm_ut_debug_printk(4U, "drm", "i915_setup_compression", "FBC base 0x%08lx, ll base 0x%08lx, size %dM\n",
                      cfb_base, ll_base, __cil_tmp81);
  }
  return;
  err_llb:
  {
  drm_mm_put_block(compressed_llb);
  }
  err_fb:
  {
  drm_mm_put_block(compressed_fb);
  }
  err:
  {
  dev_priv->no_fbc_reason = (enum no_fbc_reason )1;
  i915_warn_stolen(dev);
  }
  return;
}
}
static void i915_cleanup_compression(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp3 ;
  struct drm_mm_node *__cil_tmp4 ;
  struct drm_mm_node *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  struct drm_mm_node *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct drm_mm_node *__cil_tmp9 ;

  {
  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp3;
  __cil_tmp4 = dev_priv->compressed_fb;
  drm_mm_put_block(__cil_tmp4);
  }
  {
  __cil_tmp5 = (struct drm_mm_node *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = dev_priv->compressed_llb;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  if (__cil_tmp8 != __cil_tmp6) {
    {
    __cil_tmp9 = dev_priv->compressed_llb;
    drm_mm_put_block(__cil_tmp9);
    }
  } else {

  }
  }
  return;
}
}
static unsigned int i915_vga_set_decode(void *cookie , bool state )
{ struct drm_device *dev ;
  int __cil_tmp4 ;
  bool __cil_tmp5 ;

  {
  {
  dev = (struct drm_device *)cookie;
  __cil_tmp4 = (int )state;
  __cil_tmp5 = (bool )__cil_tmp4;
  intel_modeset_vga_set_state(dev, __cil_tmp5);
  }
  if ((int )state) {
    return (15U);
  } else {
    return (12U);
  }
}
}
static void i915_switcheroo_set_state(struct pci_dev *pdev , enum vga_switcheroo_state state )
{ struct drm_device *dev ;
  void *tmp ;
  pm_message_t pmm ;
  unsigned int __cil_tmp6 ;
  struct pci_dev *__cil_tmp7 ;

  {
  {
  tmp = pci_get_drvdata(pdev);
  dev = (struct drm_device *)tmp;
  pmm.event = 2;
  }
  {
  __cil_tmp6 = (unsigned int )state;
  if (__cil_tmp6 == 1U) {
    {
    printk("<6>i915: switched on\n");
    dev->switch_power_state = 2;
    __cil_tmp7 = dev->pdev;
    pci_set_power_state(__cil_tmp7, 0);
    i915_resume(dev);
    dev->switch_power_state = 0;
    }
  } else {
    {
    printk("<3>i915: switched off\n");
    dev->switch_power_state = 2;
    i915_suspend(dev, pmm);
    dev->switch_power_state = 1;
    }
  }
  }
  return;
}
}
static bool i915_switcheroo_can_switch(struct pci_dev *pdev )
{ struct drm_device *dev ;
  void *tmp ;
  bool can_switch ;
  spinlock_t *__cil_tmp5 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  spinlock_t *__cil_tmp8 ;

  {
  {
  tmp = pci_get_drvdata(pdev);
  dev = (struct drm_device *)tmp;
  __cil_tmp5 = & dev->count_lock;
  spin_lock(__cil_tmp5);
  __cil_tmp6 = dev->open_count;
  __cil_tmp7 = __cil_tmp6 == 0;
  can_switch = (bool )__cil_tmp7;
  __cil_tmp8 = & dev->count_lock;
  spin_unlock(__cil_tmp8);
  }
  return (can_switch);
}
}
static int i915_load_gem_init(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  unsigned long prealloc_size ;
  unsigned long gtt_size ;
  unsigned long mappable_size ;
  int ret ;
  int cfb_size ;
  void *__cil_tmp8 ;
  struct intel_gtt const *__cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  struct intel_gtt const *__cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  struct intel_gtt const *__cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  struct drm_mm *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  struct mutex *__cil_tmp19 ;
  struct mutex *__cil_tmp20 ;
  void *__cil_tmp21 ;
  struct drm_i915_private *__cil_tmp22 ;
  struct intel_device_info const *__cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned char *__cil_tmp25 ;
  unsigned char __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  unsigned long __cil_tmp29 ;

  {
  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  __cil_tmp9 = dev_priv->mm.gtt;
  __cil_tmp10 = __cil_tmp9->stolen_size;
  prealloc_size = (unsigned long )__cil_tmp10;
  __cil_tmp11 = dev_priv->mm.gtt;
  __cil_tmp12 = __cil_tmp11->gtt_total_entries;
  __cil_tmp13 = __cil_tmp12 << 12;
  gtt_size = (unsigned long )__cil_tmp13;
  __cil_tmp14 = dev_priv->mm.gtt;
  __cil_tmp15 = __cil_tmp14->gtt_mappable_entries;
  __cil_tmp16 = __cil_tmp15 << 12;
  mappable_size = (unsigned long )__cil_tmp16;
  __cil_tmp17 = & dev_priv->mm.stolen;
  drm_mm_init(__cil_tmp17, 0UL, prealloc_size);
  __cil_tmp18 = gtt_size - 4096UL;
  i915_gem_do_init(dev, 0UL, mappable_size, __cil_tmp18);
  __cil_tmp19 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp19, 0U);
  ret = i915_gem_init_ringbuffer(dev);
  __cil_tmp20 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp20);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp21 = dev->dev_private;
  __cil_tmp22 = (struct drm_i915_private *)__cil_tmp21;
  __cil_tmp23 = __cil_tmp22->info;
  __cil_tmp24 = (unsigned char *)__cil_tmp23;
  __cil_tmp25 = __cil_tmp24 + 2UL;
  __cil_tmp26 = *__cil_tmp25;
  __cil_tmp27 = (unsigned int )__cil_tmp26;
  if (__cil_tmp27 != 0U) {
    if (i915_powersave != 0U) {
      if (prealloc_size > 37748736UL) {
        cfb_size = 33554432;
      } else {
        __cil_tmp28 = prealloc_size * 7UL;
        __cil_tmp29 = __cil_tmp28 / 8UL;
        cfb_size = (int )__cil_tmp29;
      }
      {
      i915_setup_compression(dev, cfb_size);
      }
    } else {

    }
  } else {

  }
  }
  dev_priv->allow_batchbuffer = 1;
  return (0);
}
}
static int i915_load_modeset_init(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  int ret ;
  bool tmp ;
  u32 tmp___0 ;
  void *__cil_tmp6 ;
  struct pci_dev *__cil_tmp7 ;
  void *__cil_tmp8 ;
  void (*__cil_tmp9)(void * , bool ) ;
  struct pci_dev *__cil_tmp10 ;
  void (*__cil_tmp11)(struct pci_dev * ) ;
  void *__cil_tmp12 ;
  struct drm_i915_private *__cil_tmp13 ;
  struct intel_device_info const *__cil_tmp14 ;
  u8 __cil_tmp15 ;
  unsigned char __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  int __cil_tmp18 ;
  struct mutex *__cil_tmp19 ;
  struct mutex *__cil_tmp20 ;
  struct pci_dev *__cil_tmp21 ;
  struct pci_dev *__cil_tmp22 ;
  void *__cil_tmp23 ;
  void (*__cil_tmp24)(void * , bool ) ;
  unsigned int (*__cil_tmp25)(void * , bool ) ;

  {
  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  tmp = intel_parse_bios(dev);
  ret = (int )tmp;
  }
  if (ret != 0) {
    {
    printk("<6>[drm] failed to find VBIOS tables\n");
    }
  } else {

  }
  {
  __cil_tmp7 = dev->pdev;
  __cil_tmp8 = (void *)dev;
  __cil_tmp9 = (void (*)(void * , bool ))0;
  ret = vga_client_register(__cil_tmp7, __cil_tmp8, __cil_tmp9, & i915_vga_set_decode);
  }
  if (ret != 0) {
    if (ret != -19) {
      goto out;
    } else {

    }
  } else {

  }
  {
  intel_register_dsm_handler();
  __cil_tmp10 = dev->pdev;
  __cil_tmp11 = (void (*)(struct pci_dev * ))0;
  ret = vga_switcheroo_register_client(__cil_tmp10, & i915_switcheroo_set_state, __cil_tmp11,
                                       & i915_switcheroo_can_switch);
  }
  if (ret != 0) {
    goto cleanup_vga_client;
  } else {

  }
  {
  __cil_tmp12 = dev->dev_private;
  __cil_tmp13 = (struct drm_i915_private *)__cil_tmp12;
  __cil_tmp14 = __cil_tmp13->info;
  __cil_tmp15 = __cil_tmp14->gen;
  __cil_tmp16 = (unsigned char )__cil_tmp15;
  __cil_tmp17 = (unsigned int )__cil_tmp16;
  if (__cil_tmp17 == 3U) {
    {
    tmp___0 = i915_read32___0(dev_priv, 8656U);
    }
    {
    __cil_tmp18 = (int )tmp___0;
    if (__cil_tmp18 & 1) {
      dev_priv->flip_pending_is_done = (bool )1;
    } else {

    }
    }
  } else {

  }
  }
  {
  intel_modeset_init(dev);
  ret = i915_load_gem_init(dev);
  }
  if (ret != 0) {
    goto cleanup_vga_switcheroo;
  } else {

  }
  {
  intel_modeset_gem_init(dev);
  ret = drm_irq_install(dev);
  }
  if (ret != 0) {
    goto cleanup_gem;
  } else {

  }
  {
  dev->vblank_disable_allowed = 1;
  ret = intel_fbdev_init(dev);
  }
  if (ret != 0) {
    goto cleanup_irq;
  } else {

  }
  {
  drm_kms_helper_poll_init(dev);
  dev_priv->mm.suspended = 0;
  }
  return (0);
  cleanup_irq:
  {
  drm_irq_uninstall(dev);
  }
  cleanup_gem:
  {
  __cil_tmp19 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp19, 0U);
  i915_gem_cleanup_ringbuffer(dev);
  __cil_tmp20 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp20);
  }
  cleanup_vga_switcheroo:
  {
  __cil_tmp21 = dev->pdev;
  vga_switcheroo_unregister_client(__cil_tmp21);
  }
  cleanup_vga_client:
  {
  __cil_tmp22 = dev->pdev;
  __cil_tmp23 = (void *)0;
  __cil_tmp24 = (void (*)(void * , bool ))0;
  __cil_tmp25 = (unsigned int (*)(void * , bool ))0;
  vga_client_register(__cil_tmp22, __cil_tmp23, __cil_tmp24, __cil_tmp25);
  }
  out: ;
  return (ret);
}
}
int i915_master_create(struct drm_device *dev , struct drm_master *master )
{ struct drm_i915_master_private *master_priv ;
  void *tmp ;
  struct drm_i915_master_private *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  unsigned long __cil_tmp7 ;

  {
  {
  tmp = kzalloc(16UL, 208U);
  master_priv = (struct drm_i915_master_private *)tmp;
  }
  {
  __cil_tmp5 = (struct drm_i915_master_private *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = (unsigned long )master_priv;
  if (__cil_tmp7 == __cil_tmp6) {
    return (-12);
  } else {

  }
  }
  master->driver_priv = (void *)master_priv;
  return (0);
}
}
void i915_master_destroy(struct drm_device *dev , struct drm_master *master )
{ struct drm_i915_master_private *master_priv ;
  void *__cil_tmp4 ;
  struct drm_i915_master_private *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  void const *__cil_tmp8 ;

  {
  __cil_tmp4 = master->driver_priv;
  master_priv = (struct drm_i915_master_private *)__cil_tmp4;
  {
  __cil_tmp5 = (struct drm_i915_master_private *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = (unsigned long )master_priv;
  if (__cil_tmp7 == __cil_tmp6) {
    return;
  } else {

  }
  }
  {
  __cil_tmp8 = (void const *)master_priv;
  kfree(__cil_tmp8);
  master->driver_priv = (void *)0;
  }
  return;
}
}
static void i915_pineview_get_mem_freq(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  u32 tmp ;
  void *__cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  int __cil_tmp20 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp4;
  tmp = i915_read32___0(dev_priv, 68608U);
  }
  {
  __cil_tmp5 = tmp & 7U;
  __cil_tmp6 = (int )__cil_tmp5;
  if (__cil_tmp6 == 1) {
    goto case_1;
  } else {
    {
    __cil_tmp7 = tmp & 7U;
    __cil_tmp8 = (int )__cil_tmp7;
    if (__cil_tmp8 == 2) {
      goto case_2;
    } else {
      {
      __cil_tmp9 = tmp & 7U;
      __cil_tmp10 = (int )__cil_tmp9;
      if (__cil_tmp10 == 3) {
        goto case_3;
      } else {
        {
        __cil_tmp11 = tmp & 7U;
        __cil_tmp12 = (int )__cil_tmp11;
        if (__cil_tmp12 == 5) {
          goto case_5;
        } else
        if (0) {
          case_1:
          dev_priv->fsb_freq = 533U;
          goto ldv_40610;
          case_2:
          dev_priv->fsb_freq = 800U;
          goto ldv_40610;
          case_3:
          dev_priv->fsb_freq = 667U;
          goto ldv_40610;
          case_5:
          dev_priv->fsb_freq = 400U;
          goto ldv_40610;
        } else {

        }
        }
      }
      }
    }
    }
  }
  }
  ldv_40610: ;
  {
  __cil_tmp13 = tmp & 112U;
  __cil_tmp14 = (int )__cil_tmp13;
  if (__cil_tmp14 == 16) {
    goto case_16;
  } else {
    {
    __cil_tmp15 = tmp & 112U;
    __cil_tmp16 = (int )__cil_tmp15;
    if (__cil_tmp16 == 32) {
      goto case_32;
    } else {
      {
      __cil_tmp17 = tmp & 112U;
      __cil_tmp18 = (int )__cil_tmp17;
      if (__cil_tmp18 == 48) {
        goto case_48;
      } else
      if (0) {
        case_16:
        dev_priv->mem_freq = 533U;
        goto ldv_40615;
        case_32:
        dev_priv->mem_freq = 667U;
        goto ldv_40615;
        case_48:
        dev_priv->mem_freq = 800U;
        goto ldv_40615;
      } else {

      }
      }
    }
    }
  }
  }
  ldv_40615:
  {
  tmp = i915_read32___0(dev_priv, 65960U);
  __cil_tmp19 = tmp & 4U;
  __cil_tmp20 = __cil_tmp19 != 0U;
  dev_priv->is_ddr3 = (unsigned int )__cil_tmp20;
  }
  return;
}
}
static void i915_ironlake_get_mem_freq(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  u16 ddrpll ;
  u16 csipll ;
  void *__cil_tmp5 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  ddrpll = i915_read16(dev_priv, 76832U);
  csipll = i915_read16(dev_priv, 76816U);
  }
  {
  __cil_tmp6 = (int )ddrpll;
  __cil_tmp7 = __cil_tmp6 & 255;
  if (__cil_tmp7 == 12) {
    goto case_12;
  } else {
    {
    __cil_tmp8 = (int )ddrpll;
    __cil_tmp9 = __cil_tmp8 & 255;
    if (__cil_tmp9 == 16) {
      goto case_16;
    } else {
      {
      __cil_tmp10 = (int )ddrpll;
      __cil_tmp11 = __cil_tmp10 & 255;
      if (__cil_tmp11 == 20) {
        goto case_20;
      } else {
        {
        __cil_tmp12 = (int )ddrpll;
        __cil_tmp13 = __cil_tmp12 & 255;
        if (__cil_tmp13 == 24) {
          goto case_24;
        } else {
          goto switch_default;
          if (0) {
            case_12:
            dev_priv->mem_freq = 800U;
            goto ldv_40625;
            case_16:
            dev_priv->mem_freq = 1066U;
            goto ldv_40625;
            case_20:
            dev_priv->mem_freq = 1333U;
            goto ldv_40625;
            case_24:
            dev_priv->mem_freq = 1600U;
            goto ldv_40625;
            switch_default:
            {
            __cil_tmp14 = (int )ddrpll;
            __cil_tmp15 = __cil_tmp14 & 255;
            drm_ut_debug_printk(2U, "drm", "i915_ironlake_get_mem_freq", "unknown memory frequency 0x%02x\n",
                                __cil_tmp15);
            dev_priv->mem_freq = 0U;
            }
            goto ldv_40625;
          } else {

          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_40625:
  __cil_tmp16 = dev_priv->mem_freq;
  dev_priv->r_t = (int )__cil_tmp16;
  {
  __cil_tmp17 = (int )csipll;
  __cil_tmp18 = __cil_tmp17 & 1023;
  if (__cil_tmp18 == 12) {
    goto case_12___0;
  } else {
    {
    __cil_tmp19 = (int )csipll;
    __cil_tmp20 = __cil_tmp19 & 1023;
    if (__cil_tmp20 == 14) {
      goto case_14;
    } else {
      {
      __cil_tmp21 = (int )csipll;
      __cil_tmp22 = __cil_tmp21 & 1023;
      if (__cil_tmp22 == 16) {
        goto case_16___0;
      } else {
        {
        __cil_tmp23 = (int )csipll;
        __cil_tmp24 = __cil_tmp23 & 1023;
        if (__cil_tmp24 == 18) {
          goto case_18;
        } else {
          {
          __cil_tmp25 = (int )csipll;
          __cil_tmp26 = __cil_tmp25 & 1023;
          if (__cil_tmp26 == 20) {
            goto case_20___0;
          } else {
            {
            __cil_tmp27 = (int )csipll;
            __cil_tmp28 = __cil_tmp27 & 1023;
            if (__cil_tmp28 == 22) {
              goto case_22;
            } else {
              {
              __cil_tmp29 = (int )csipll;
              __cil_tmp30 = __cil_tmp29 & 1023;
              if (__cil_tmp30 == 24) {
                goto case_24___0;
              } else {
                goto switch_default___0;
                if (0) {
                  case_12___0:
                  dev_priv->fsb_freq = 3200U;
                  goto ldv_40632;
                  case_14:
                  dev_priv->fsb_freq = 3733U;
                  goto ldv_40632;
                  case_16___0:
                  dev_priv->fsb_freq = 4266U;
                  goto ldv_40632;
                  case_18:
                  dev_priv->fsb_freq = 4800U;
                  goto ldv_40632;
                  case_20___0:
                  dev_priv->fsb_freq = 5333U;
                  goto ldv_40632;
                  case_22:
                  dev_priv->fsb_freq = 5866U;
                  goto ldv_40632;
                  case_24___0:
                  dev_priv->fsb_freq = 6400U;
                  goto ldv_40632;
                  switch_default___0:
                  {
                  __cil_tmp31 = (int )csipll;
                  __cil_tmp32 = __cil_tmp31 & 1023;
                  drm_ut_debug_printk(2U, "drm", "i915_ironlake_get_mem_freq", "unknown fsb frequency 0x%04x\n",
                                      __cil_tmp32);
                  dev_priv->fsb_freq = 0U;
                  }
                  goto ldv_40632;
                } else {

                }
              }
              }
            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_40632: ;
  {
  __cil_tmp33 = dev_priv->fsb_freq;
  if (__cil_tmp33 == 3200U) {
    dev_priv->c_m = 0;
  } else {
    {
    __cil_tmp34 = dev_priv->fsb_freq;
    if (__cil_tmp34 > 3200U) {
      {
      __cil_tmp35 = dev_priv->fsb_freq;
      if (__cil_tmp35 <= 4800U) {
        dev_priv->c_m = 1;
      } else {
        dev_priv->c_m = 2;
      }
      }
    } else {
      dev_priv->c_m = 2;
    }
    }
  }
  }
  return;
}
}
static struct cparams const cparams[6U] = { {(u16 )1U, (u16 )1333U, (u16 )301U, (u16 )28664U},
        {(u16 )1U, (u16 )1066U, (u16 )294U, (u16 )24460U},
        {(u16 )1U, (u16 )800U, (u16 )294U, (u16 )25192U},
        {(u16 )0U, (u16 )1333U, (u16 )276U, (u16 )27605U},
        {(u16 )0U, (u16 )1066U, (u16 )276U, (u16 )27605U},
        {(u16 )0U, (u16 )800U, (u16 )231U, (u16 )23784U}};
unsigned long i915_chipset_val(struct drm_i915_private *dev_priv )
{ u64 total_count ;
  u64 diff ;
  u64 ret ;
  u32 count1 ;
  u32 count2 ;
  u32 count3 ;
  u32 m ;
  u32 c ;
  unsigned long now ;
  unsigned int tmp ;
  unsigned long diff1 ;
  int i ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  u32 __cil_tmp17 ;
  u32 __cil_tmp18 ;
  u64 __cil_tmp19 ;
  u64 __cil_tmp20 ;
  u64 __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  u32 __cil_tmp27 ;
  u64 __cil_tmp28 ;
  u64 __cil_tmp29 ;
  u64 __cil_tmp30 ;

  {
  {
  m = 0U;
  c = 0U;
  __cil_tmp14 = (unsigned long const )jiffies;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  tmp = jiffies_to_msecs(__cil_tmp15);
  now = (unsigned long )tmp;
  __cil_tmp16 = dev_priv->last_time1;
  diff1 = now - __cil_tmp16;
  count1 = i915_read32___0(dev_priv, 70372U);
  count2 = i915_read32___0(dev_priv, 70376U);
  count3 = i915_read32___0(dev_priv, 70368U);
  __cil_tmp17 = count1 + count2;
  __cil_tmp18 = __cil_tmp17 + count3;
  total_count = (u64 )__cil_tmp18;
  }
  {
  __cil_tmp19 = dev_priv->last_count1;
  if (__cil_tmp19 > total_count) {
    __cil_tmp20 = dev_priv->last_count1;
    diff = ~ __cil_tmp20;
    diff = diff + total_count;
  } else {
    __cil_tmp21 = dev_priv->last_count1;
    diff = total_count - __cil_tmp21;
  }
  }
  i = 0;
  goto ldv_40664;
  ldv_40663: ;
  {
  __cil_tmp22 = dev_priv->c_m;
  __cil_tmp23 = (int )cparams[i].i;
  if (__cil_tmp23 == __cil_tmp22) {
    {
    __cil_tmp24 = dev_priv->r_t;
    __cil_tmp25 = (int )cparams[i].t;
    if (__cil_tmp25 == __cil_tmp24) {
      m = (u32 )cparams[i].m;
      c = (u32 )cparams[i].c;
      goto ldv_40662;
    } else {

    }
    }
  } else {

  }
  }
  i = i + 1;
  ldv_40664: ;
  {
  __cil_tmp26 = (unsigned int )i;
  if (__cil_tmp26 <= 5U) {
    goto ldv_40663;
  } else {
    goto ldv_40662;
  }
  }
  ldv_40662:
  {
  __cil_tmp27 = (u32 )diff1;
  diff = div_u64(diff, __cil_tmp27);
  __cil_tmp28 = (u64 )c;
  __cil_tmp29 = (u64 )m;
  __cil_tmp30 = __cil_tmp29 * diff;
  ret = __cil_tmp30 + __cil_tmp28;
  ret = div_u64(ret, 10U);
  dev_priv->last_count1 = total_count;
  dev_priv->last_time1 = now;
  }
  return ((unsigned long )ret);
}
}
unsigned long i915_mch_val(struct drm_i915_private *dev_priv )
{ unsigned long m ;
  unsigned long x ;
  unsigned long b ;
  u32 tsfs ;
  u8 tmp ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  unsigned long __cil_tmp11 ;

  {
  {
  tsfs = i915_read32___0(dev_priv, 69664U);
  __cil_tmp7 = tsfs & 65280U;
  __cil_tmp8 = __cil_tmp7 >> 8;
  m = (unsigned long )__cil_tmp8;
  tmp = i915_read8(dev_priv, 69638U);
  x = (unsigned long )tmp;
  __cil_tmp9 = (unsigned long )tsfs;
  b = __cil_tmp9 & 255UL;
  }
  {
  __cil_tmp10 = m * x;
  __cil_tmp11 = __cil_tmp10 / 127UL;
  return (__cil_tmp11 - b);
  }
}
}
static u16 pvid_to_extvid(struct drm_i915_private *dev_priv , u8 pxvid )
{ struct v_table v_table[128U] ;
  struct intel_device_info const *__cil_tmp4 ;
  unsigned char *__cil_tmp5 ;
  unsigned char *__cil_tmp6 ;
  unsigned char __cil_tmp7 ;
  unsigned int __cil_tmp8 ;

  {
  v_table[0].vd = (u16 )0U;
  v_table[0].vm = (u16 )0U;
  v_table[1].vd = (u16 )375U;
  v_table[1].vm = (u16 )0U;
  v_table[2].vd = (u16 )500U;
  v_table[2].vm = (u16 )0U;
  v_table[3].vd = (u16 )625U;
  v_table[3].vm = (u16 )0U;
  v_table[4].vd = (u16 )750U;
  v_table[4].vm = (u16 )0U;
  v_table[5].vd = (u16 )875U;
  v_table[5].vm = (u16 )0U;
  v_table[6].vd = (u16 )1000U;
  v_table[6].vm = (u16 )0U;
  v_table[7].vd = (u16 )1125U;
  v_table[7].vm = (u16 )0U;
  v_table[8].vd = (u16 )4125U;
  v_table[8].vm = (u16 )3000U;
  v_table[9].vd = (u16 )4125U;
  v_table[9].vm = (u16 )3000U;
  v_table[10].vd = (u16 )4125U;
  v_table[10].vm = (u16 )3000U;
  v_table[11].vd = (u16 )4125U;
  v_table[11].vm = (u16 )3000U;
  v_table[12].vd = (u16 )4125U;
  v_table[12].vm = (u16 )3000U;
  v_table[13].vd = (u16 )4125U;
  v_table[13].vm = (u16 )3000U;
  v_table[14].vd = (u16 )4125U;
  v_table[14].vm = (u16 )3000U;
  v_table[15].vd = (u16 )4125U;
  v_table[15].vm = (u16 )3000U;
  v_table[16].vd = (u16 )4125U;
  v_table[16].vm = (u16 )3000U;
  v_table[17].vd = (u16 )4125U;
  v_table[17].vm = (u16 )3000U;
  v_table[18].vd = (u16 )4125U;
  v_table[18].vm = (u16 )3000U;
  v_table[19].vd = (u16 )4125U;
  v_table[19].vm = (u16 )3000U;
  v_table[20].vd = (u16 )4125U;
  v_table[20].vm = (u16 )3000U;
  v_table[21].vd = (u16 )4125U;
  v_table[21].vm = (u16 )3000U;
  v_table[22].vd = (u16 )4125U;
  v_table[22].vm = (u16 )3000U;
  v_table[23].vd = (u16 )4125U;
  v_table[23].vm = (u16 )3000U;
  v_table[24].vd = (u16 )4125U;
  v_table[24].vm = (u16 )3000U;
  v_table[25].vd = (u16 )4125U;
  v_table[25].vm = (u16 )3000U;
  v_table[26].vd = (u16 )4125U;
  v_table[26].vm = (u16 )3000U;
  v_table[27].vd = (u16 )4125U;
  v_table[27].vm = (u16 )3000U;
  v_table[28].vd = (u16 )4125U;
  v_table[28].vm = (u16 )3000U;
  v_table[29].vd = (u16 )4125U;
  v_table[29].vm = (u16 )3000U;
  v_table[30].vd = (u16 )4125U;
  v_table[30].vm = (u16 )3000U;
  v_table[31].vd = (u16 )4125U;
  v_table[31].vm = (u16 )3000U;
  v_table[32].vd = (u16 )4250U;
  v_table[32].vm = (u16 )3125U;
  v_table[33].vd = (u16 )4375U;
  v_table[33].vm = (u16 )3250U;
  v_table[34].vd = (u16 )4500U;
  v_table[34].vm = (u16 )3375U;
  v_table[35].vd = (u16 )4625U;
  v_table[35].vm = (u16 )3500U;
  v_table[36].vd = (u16 )4750U;
  v_table[36].vm = (u16 )3625U;
  v_table[37].vd = (u16 )4875U;
  v_table[37].vm = (u16 )3750U;
  v_table[38].vd = (u16 )5000U;
  v_table[38].vm = (u16 )3875U;
  v_table[39].vd = (u16 )5125U;
  v_table[39].vm = (u16 )4000U;
  v_table[40].vd = (u16 )5250U;
  v_table[40].vm = (u16 )4125U;
  v_table[41].vd = (u16 )5375U;
  v_table[41].vm = (u16 )4250U;
  v_table[42].vd = (u16 )5500U;
  v_table[42].vm = (u16 )4375U;
  v_table[43].vd = (u16 )5625U;
  v_table[43].vm = (u16 )4500U;
  v_table[44].vd = (u16 )5750U;
  v_table[44].vm = (u16 )4625U;
  v_table[45].vd = (u16 )5875U;
  v_table[45].vm = (u16 )4750U;
  v_table[46].vd = (u16 )6000U;
  v_table[46].vm = (u16 )4875U;
  v_table[47].vd = (u16 )6125U;
  v_table[47].vm = (u16 )5000U;
  v_table[48].vd = (u16 )6250U;
  v_table[48].vm = (u16 )5125U;
  v_table[49].vd = (u16 )6375U;
  v_table[49].vm = (u16 )5250U;
  v_table[50].vd = (u16 )6500U;
  v_table[50].vm = (u16 )5375U;
  v_table[51].vd = (u16 )6625U;
  v_table[51].vm = (u16 )5500U;
  v_table[52].vd = (u16 )6750U;
  v_table[52].vm = (u16 )5625U;
  v_table[53].vd = (u16 )6875U;
  v_table[53].vm = (u16 )5750U;
  v_table[54].vd = (u16 )7000U;
  v_table[54].vm = (u16 )5875U;
  v_table[55].vd = (u16 )7125U;
  v_table[55].vm = (u16 )6000U;
  v_table[56].vd = (u16 )7250U;
  v_table[56].vm = (u16 )6125U;
  v_table[57].vd = (u16 )7375U;
  v_table[57].vm = (u16 )6250U;
  v_table[58].vd = (u16 )7500U;
  v_table[58].vm = (u16 )6375U;
  v_table[59].vd = (u16 )7625U;
  v_table[59].vm = (u16 )6500U;
  v_table[60].vd = (u16 )7750U;
  v_table[60].vm = (u16 )6625U;
  v_table[61].vd = (u16 )7875U;
  v_table[61].vm = (u16 )6750U;
  v_table[62].vd = (u16 )8000U;
  v_table[62].vm = (u16 )6875U;
  v_table[63].vd = (u16 )8125U;
  v_table[63].vm = (u16 )7000U;
  v_table[64].vd = (u16 )8250U;
  v_table[64].vm = (u16 )7125U;
  v_table[65].vd = (u16 )8375U;
  v_table[65].vm = (u16 )7250U;
  v_table[66].vd = (u16 )8500U;
  v_table[66].vm = (u16 )7375U;
  v_table[67].vd = (u16 )8625U;
  v_table[67].vm = (u16 )7500U;
  v_table[68].vd = (u16 )8750U;
  v_table[68].vm = (u16 )7625U;
  v_table[69].vd = (u16 )8875U;
  v_table[69].vm = (u16 )7750U;
  v_table[70].vd = (u16 )9000U;
  v_table[70].vm = (u16 )7875U;
  v_table[71].vd = (u16 )9125U;
  v_table[71].vm = (u16 )8000U;
  v_table[72].vd = (u16 )9250U;
  v_table[72].vm = (u16 )8125U;
  v_table[73].vd = (u16 )9375U;
  v_table[73].vm = (u16 )8250U;
  v_table[74].vd = (u16 )9500U;
  v_table[74].vm = (u16 )8375U;
  v_table[75].vd = (u16 )9625U;
  v_table[75].vm = (u16 )8500U;
  v_table[76].vd = (u16 )9750U;
  v_table[76].vm = (u16 )8625U;
  v_table[77].vd = (u16 )9875U;
  v_table[77].vm = (u16 )8750U;
  v_table[78].vd = (u16 )10000U;
  v_table[78].vm = (u16 )8875U;
  v_table[79].vd = (u16 )10125U;
  v_table[79].vm = (u16 )9000U;
  v_table[80].vd = (u16 )10250U;
  v_table[80].vm = (u16 )9125U;
  v_table[81].vd = (u16 )10375U;
  v_table[81].vm = (u16 )9250U;
  v_table[82].vd = (u16 )10500U;
  v_table[82].vm = (u16 )9375U;
  v_table[83].vd = (u16 )10625U;
  v_table[83].vm = (u16 )9500U;
  v_table[84].vd = (u16 )10750U;
  v_table[84].vm = (u16 )9625U;
  v_table[85].vd = (u16 )10875U;
  v_table[85].vm = (u16 )9750U;
  v_table[86].vd = (u16 )11000U;
  v_table[86].vm = (u16 )9875U;
  v_table[87].vd = (u16 )11125U;
  v_table[87].vm = (u16 )10000U;
  v_table[88].vd = (u16 )11250U;
  v_table[88].vm = (u16 )10125U;
  v_table[89].vd = (u16 )11375U;
  v_table[89].vm = (u16 )10250U;
  v_table[90].vd = (u16 )11500U;
  v_table[90].vm = (u16 )10375U;
  v_table[91].vd = (u16 )11625U;
  v_table[91].vm = (u16 )10500U;
  v_table[92].vd = (u16 )11750U;
  v_table[92].vm = (u16 )10625U;
  v_table[93].vd = (u16 )11875U;
  v_table[93].vm = (u16 )10750U;
  v_table[94].vd = (u16 )12000U;
  v_table[94].vm = (u16 )10875U;
  v_table[95].vd = (u16 )12125U;
  v_table[95].vm = (u16 )11000U;
  v_table[96].vd = (u16 )12250U;
  v_table[96].vm = (u16 )11125U;
  v_table[97].vd = (u16 )12375U;
  v_table[97].vm = (u16 )11250U;
  v_table[98].vd = (u16 )12500U;
  v_table[98].vm = (u16 )11375U;
  v_table[99].vd = (u16 )12625U;
  v_table[99].vm = (u16 )11500U;
  v_table[100].vd = (u16 )12750U;
  v_table[100].vm = (u16 )11625U;
  v_table[101].vd = (u16 )12875U;
  v_table[101].vm = (u16 )11750U;
  v_table[102].vd = (u16 )13000U;
  v_table[102].vm = (u16 )11875U;
  v_table[103].vd = (u16 )13125U;
  v_table[103].vm = (u16 )12000U;
  v_table[104].vd = (u16 )13250U;
  v_table[104].vm = (u16 )12125U;
  v_table[105].vd = (u16 )13375U;
  v_table[105].vm = (u16 )12250U;
  v_table[106].vd = (u16 )13500U;
  v_table[106].vm = (u16 )12375U;
  v_table[107].vd = (u16 )13625U;
  v_table[107].vm = (u16 )12500U;
  v_table[108].vd = (u16 )13750U;
  v_table[108].vm = (u16 )12625U;
  v_table[109].vd = (u16 )13875U;
  v_table[109].vm = (u16 )12750U;
  v_table[110].vd = (u16 )14000U;
  v_table[110].vm = (u16 )12875U;
  v_table[111].vd = (u16 )14125U;
  v_table[111].vm = (u16 )13000U;
  v_table[112].vd = (u16 )14250U;
  v_table[112].vm = (u16 )13125U;
  v_table[113].vd = (u16 )14375U;
  v_table[113].vm = (u16 )13250U;
  v_table[114].vd = (u16 )14500U;
  v_table[114].vm = (u16 )13375U;
  v_table[115].vd = (u16 )14625U;
  v_table[115].vm = (u16 )13500U;
  v_table[116].vd = (u16 )14750U;
  v_table[116].vm = (u16 )13625U;
  v_table[117].vd = (u16 )14875U;
  v_table[117].vm = (u16 )13750U;
  v_table[118].vd = (u16 )15000U;
  v_table[118].vm = (u16 )13875U;
  v_table[119].vd = (u16 )15125U;
  v_table[119].vm = (u16 )14000U;
  v_table[120].vd = (u16 )15250U;
  v_table[120].vm = (u16 )14125U;
  v_table[121].vd = (u16 )15375U;
  v_table[121].vm = (u16 )14250U;
  v_table[122].vd = (u16 )15500U;
  v_table[122].vm = (u16 )14375U;
  v_table[123].vd = (u16 )15625U;
  v_table[123].vm = (u16 )14500U;
  v_table[124].vd = (u16 )15750U;
  v_table[124].vm = (u16 )14625U;
  v_table[125].vd = (u16 )15875U;
  v_table[125].vm = (u16 )14750U;
  v_table[126].vd = (u16 )16000U;
  v_table[126].vm = (u16 )14875U;
  v_table[127].vd = (u16 )16125U;
  v_table[127].vm = (u16 )15000U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = (unsigned char *)__cil_tmp4;
  __cil_tmp6 = __cil_tmp5 + 1UL;
  __cil_tmp7 = *__cil_tmp6;
  __cil_tmp8 = (unsigned int )__cil_tmp7;
  if (__cil_tmp8 != 0U) {
    return (v_table[(int )pxvid].vm);
  } else {
    return (v_table[(int )pxvid].vd);
  }
  }
}
}
void i915_update_gfx_val(struct drm_i915_private *dev_priv )
{ struct timespec now ;
  struct timespec diff1 ;
  u64 diff ;
  unsigned long diffms ;
  u32 count ;
  struct timespec __cil_tmp7 ;
  long __cil_tmp8 ;
  __kernel_time_t __cil_tmp9 ;
  __kernel_time_t __cil_tmp10 ;
  u64 __cil_tmp11 ;
  u64 __cil_tmp12 ;
  u64 __cil_tmp13 ;
  u64 __cil_tmp14 ;
  u64 __cil_tmp15 ;
  u64 __cil_tmp16 ;
  u32 __cil_tmp17 ;
  u32 __cil_tmp18 ;

  {
  {
  getrawmonotonic(& now);
  __cil_tmp7 = dev_priv->last_time2;
  diff1 = timespec_sub(now, __cil_tmp7);
  __cil_tmp8 = diff1.tv_nsec / 1000000L;
  __cil_tmp9 = diff1.tv_sec * 1000L;
  __cil_tmp10 = __cil_tmp9 + __cil_tmp8;
  diffms = (unsigned long )__cil_tmp10;
  }
  if (diffms == 0UL) {
    return;
  } else {

  }
  {
  count = i915_read32___0(dev_priv, 70388U);
  }
  {
  __cil_tmp11 = dev_priv->last_count2;
  __cil_tmp12 = (u64 )count;
  if (__cil_tmp12 < __cil_tmp11) {
    __cil_tmp13 = dev_priv->last_count2;
    diff = ~ __cil_tmp13;
    __cil_tmp14 = (u64 )count;
    diff = __cil_tmp14 + diff;
  } else {
    __cil_tmp15 = dev_priv->last_count2;
    __cil_tmp16 = (u64 )count;
    diff = __cil_tmp16 - __cil_tmp15;
  }
  }
  {
  dev_priv->last_count2 = (u64 )count;
  dev_priv->last_time2 = now;
  diff = diff * 1181ULL;
  __cil_tmp17 = (u32 )diffms;
  __cil_tmp18 = __cil_tmp17 * 10U;
  diff = div_u64(diff, __cil_tmp18);
  dev_priv->gfx_power = (unsigned long )diff;
  }
  return;
}
}
unsigned long i915_gfx_val(struct drm_i915_private *dev_priv )
{ unsigned long t ;
  unsigned long corr ;
  unsigned long state1 ;
  unsigned long corr2 ;
  unsigned long state2 ;
  u32 pxvid ;
  u32 ext_v ;
  u16 tmp ;
  u8 __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  u32 __cil_tmp14 ;
  u32 __cil_tmp15 ;
  u8 __cil_tmp16 ;
  int __cil_tmp17 ;
  u8 __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  u8 __cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  unsigned long __cil_tmp28 ;

  {
  {
  __cil_tmp10 = dev_priv->cur_delay;
  __cil_tmp11 = (int )__cil_tmp10;
  __cil_tmp12 = __cil_tmp11 + 17476;
  __cil_tmp13 = __cil_tmp12 * 4;
  __cil_tmp14 = (u32 )__cil_tmp13;
  pxvid = i915_read32___0(dev_priv, __cil_tmp14);
  __cil_tmp15 = pxvid >> 24;
  pxvid = __cil_tmp15 & 127U;
  __cil_tmp16 = (u8 )pxvid;
  __cil_tmp17 = (int )__cil_tmp16;
  __cil_tmp18 = (u8 )__cil_tmp17;
  tmp = pvid_to_extvid(dev_priv, __cil_tmp18);
  ext_v = (u32 )tmp;
  state1 = (unsigned long )ext_v;
  t = i915_mch_val(dev_priv);
  }
  if (t > 80UL) {
    __cil_tmp19 = t * 2349UL;
    corr = __cil_tmp19 + 135940UL;
  } else
  if (t > 49UL) {
    __cil_tmp20 = t * 964UL;
    corr = __cil_tmp20 + 29317UL;
  } else {
    __cil_tmp21 = t * 301UL;
    corr = __cil_tmp21 + 1004UL;
  }
  {
  __cil_tmp22 = state1 * 150142UL;
  __cil_tmp23 = __cil_tmp22 / 10000UL;
  __cil_tmp24 = __cil_tmp23 - 78642UL;
  corr = __cil_tmp24 * corr;
  corr = corr / 100000UL;
  __cil_tmp25 = dev_priv->corr;
  __cil_tmp26 = (unsigned long )__cil_tmp25;
  corr2 = __cil_tmp26 * corr;
  __cil_tmp27 = corr2 * state1;
  state2 = __cil_tmp27 / 10000UL;
  state2 = state2 / 100UL;
  i915_update_gfx_val(dev_priv);
  }
  {
  __cil_tmp28 = dev_priv->gfx_power;
  return (__cil_tmp28 + state2);
  }
}
}
static struct drm_i915_private *i915_mch_dev ;
static spinlock_t mchdev_lock = {{{{0U}, 3735899821U, 4294967295U, (void *)1152921504606846975UL, {(struct lock_class_key *)0,
                                                                      {(struct lock_class *)0,
                                                                       (struct lock_class *)0},
                                                                      "mchdev_lock",
                                                                      0, 0UL}}}};
unsigned long i915_read_mch_val(void)
{ struct drm_i915_private *dev_priv ;
  unsigned long chipset_val ;
  unsigned long graphics_val ;
  unsigned long ret ;
  struct drm_i915_private *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  unsigned long __cil_tmp7 ;

  {
  {
  ret = 0UL;
  spin_lock(& mchdev_lock);
  }
  {
  __cil_tmp5 = (struct drm_i915_private *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = (unsigned long )i915_mch_dev;
  if (__cil_tmp7 == __cil_tmp6) {
    goto out_unlock;
  } else {

  }
  }
  {
  dev_priv = i915_mch_dev;
  chipset_val = i915_chipset_val(dev_priv);
  graphics_val = i915_gfx_val(dev_priv);
  ret = chipset_val + graphics_val;
  }
  out_unlock:
  {
  spin_unlock(& mchdev_lock);
  }
  return (ret);
}
}
bool i915_gpu_raise(void)
{ struct drm_i915_private *dev_priv ;
  bool ret ;
  struct drm_i915_private *__cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  u8 __cil_tmp6 ;
  int __cil_tmp7 ;
  u8 __cil_tmp8 ;
  int __cil_tmp9 ;
  u8 __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;

  {
  {
  ret = (bool )1;
  spin_lock(& mchdev_lock);
  }
  {
  __cil_tmp3 = (struct drm_i915_private *)0;
  __cil_tmp4 = (unsigned long )__cil_tmp3;
  __cil_tmp5 = (unsigned long )i915_mch_dev;
  if (__cil_tmp5 == __cil_tmp4) {
    ret = (bool )0;
    goto out_unlock;
  } else {

  }
  }
  dev_priv = i915_mch_dev;
  {
  __cil_tmp6 = dev_priv->fmax;
  __cil_tmp7 = (int )__cil_tmp6;
  __cil_tmp8 = dev_priv->max_delay;
  __cil_tmp9 = (int )__cil_tmp8;
  if (__cil_tmp9 > __cil_tmp7) {
    __cil_tmp10 = dev_priv->max_delay;
    __cil_tmp11 = (int )__cil_tmp10;
    __cil_tmp12 = __cil_tmp11 - 1;
    dev_priv->max_delay = (u8 )__cil_tmp12;
  } else {

  }
  }
  out_unlock:
  {
  spin_unlock(& mchdev_lock);
  }
  return (ret);
}
}
bool i915_gpu_lower(void)
{ struct drm_i915_private *dev_priv ;
  bool ret ;
  struct drm_i915_private *__cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  u8 __cil_tmp6 ;
  int __cil_tmp7 ;
  u8 __cil_tmp8 ;
  int __cil_tmp9 ;
  u8 __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;

  {
  {
  ret = (bool )1;
  spin_lock(& mchdev_lock);
  }
  {
  __cil_tmp3 = (struct drm_i915_private *)0;
  __cil_tmp4 = (unsigned long )__cil_tmp3;
  __cil_tmp5 = (unsigned long )i915_mch_dev;
  if (__cil_tmp5 == __cil_tmp4) {
    ret = (bool )0;
    goto out_unlock;
  } else {

  }
  }
  dev_priv = i915_mch_dev;
  {
  __cil_tmp6 = dev_priv->min_delay;
  __cil_tmp7 = (int )__cil_tmp6;
  __cil_tmp8 = dev_priv->max_delay;
  __cil_tmp9 = (int )__cil_tmp8;
  if (__cil_tmp9 < __cil_tmp7) {
    __cil_tmp10 = dev_priv->max_delay;
    __cil_tmp11 = (int )__cil_tmp10;
    __cil_tmp12 = __cil_tmp11 + 1;
    dev_priv->max_delay = (u8 )__cil_tmp12;
  } else {

  }
  }
  out_unlock:
  {
  spin_unlock(& mchdev_lock);
  }
  return (ret);
}
}
bool i915_gpu_busy(void)
{ struct drm_i915_private *dev_priv ;
  bool ret ;
  struct drm_i915_private *__cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  unsigned long __cil_tmp5 ;

  {
  {
  ret = (bool )0;
  spin_lock(& mchdev_lock);
  }
  {
  __cil_tmp3 = (struct drm_i915_private *)0;
  __cil_tmp4 = (unsigned long )__cil_tmp3;
  __cil_tmp5 = (unsigned long )i915_mch_dev;
  if (__cil_tmp5 == __cil_tmp4) {
    goto out_unlock;
  } else {

  }
  }
  dev_priv = i915_mch_dev;
  ret = dev_priv->busy;
  out_unlock:
  {
  spin_unlock(& mchdev_lock);
  }
  return (ret);
}
}
bool i915_gpu_turbo_disable(void)
{ struct drm_i915_private *dev_priv ;
  bool ret ;
  bool tmp ;
  int tmp___0 ;
  struct drm_i915_private *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct drm_device *__cil_tmp8 ;
  u8 __cil_tmp9 ;
  int __cil_tmp10 ;
  u8 __cil_tmp11 ;

  {
  {
  ret = (bool )1;
  spin_lock(& mchdev_lock);
  }
  {
  __cil_tmp5 = (struct drm_i915_private *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = (unsigned long )i915_mch_dev;
  if (__cil_tmp7 == __cil_tmp6) {
    ret = (bool )0;
    goto out_unlock;
  } else {

  }
  }
  {
  dev_priv = i915_mch_dev;
  dev_priv->max_delay = dev_priv->fstart;
  __cil_tmp8 = dev_priv->dev;
  __cil_tmp9 = dev_priv->fstart;
  __cil_tmp10 = (int )__cil_tmp9;
  __cil_tmp11 = (u8 )__cil_tmp10;
  tmp = ironlake_set_drps(__cil_tmp8, __cil_tmp11);
  }
  if (tmp) {
    tmp___0 = 0;
  } else {
    tmp___0 = 1;
  }
  if (tmp___0) {
    ret = (bool )0;
  } else {

  }
  out_unlock:
  {
  spin_unlock(& mchdev_lock);
  }
  return (ret);
}
}
static void ips_ping_for_i915_load(void)
{ void (*link)(void) ;
  void *tmp ;
  void (*__cil_tmp3)(void) ;
  unsigned long __cil_tmp4 ;
  unsigned long __cil_tmp5 ;

  {
  {
  tmp = __symbol_get("ips_link_to_i915_driver");
  link = (void (*)(void))tmp;
  }
  {
  __cil_tmp3 = (void (*)(void))0;
  __cil_tmp4 = (unsigned long )__cil_tmp3;
  __cil_tmp5 = (unsigned long )link;
  if (__cil_tmp5 != __cil_tmp4) {
    {
    (*link)();
    __symbol_put("ips_link_to_i915_driver");
    }
  } else {

  }
  }
  return;
}
}
int i915_driver_load(struct drm_device *dev , unsigned long flags )
{ struct drm_i915_private *dev_priv ;
  int ret ;
  int mmio_bar ;
  uint32_t agp_size ;
  void *tmp ;
  int tmp___0 ;
  struct lock_class_key __key ;
  char const *__lock_name ;
  struct workqueue_struct *tmp___1 ;
  struct lock_class_key __key___0 ;
  struct lock_class_key __key___1 ;
  struct lock_class_key __key___2 ;
  int tmp___2 ;
  struct lock_class_key __key___3 ;
  unsigned long __cil_tmp17 ;
  struct drm_i915_private *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  struct drm_i915_private *__cil_tmp22 ;
  struct intel_device_info const *__cil_tmp23 ;
  u8 __cil_tmp24 ;
  unsigned char __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  struct pci_dev *__cil_tmp27 ;
  struct device *__cil_tmp28 ;
  void *__cil_tmp29 ;
  struct drm_i915_private *__cil_tmp30 ;
  struct intel_device_info const *__cil_tmp31 ;
  unsigned char *__cil_tmp32 ;
  unsigned char *__cil_tmp33 ;
  unsigned char __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  struct pci_dev *__cil_tmp36 ;
  struct device *__cil_tmp37 ;
  void *__cil_tmp38 ;
  struct drm_i915_private *__cil_tmp39 ;
  struct intel_device_info const *__cil_tmp40 ;
  unsigned char *__cil_tmp41 ;
  unsigned char *__cil_tmp42 ;
  unsigned char __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  struct pci_dev *__cil_tmp45 ;
  struct device *__cil_tmp46 ;
  void *__cil_tmp47 ;
  struct drm_i915_private *__cil_tmp48 ;
  struct intel_device_info const *__cil_tmp49 ;
  u8 __cil_tmp50 ;
  unsigned char __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  struct pci_dev *__cil_tmp53 ;
  void *__cil_tmp54 ;
  unsigned long __cil_tmp55 ;
  void *__cil_tmp56 ;
  unsigned long __cil_tmp57 ;
  struct intel_gtt const *__cil_tmp58 ;
  unsigned long __cil_tmp59 ;
  struct intel_gtt const *__cil_tmp60 ;
  unsigned long __cil_tmp61 ;
  struct intel_gtt const *__cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  struct drm_agp_head *__cil_tmp65 ;
  unsigned long __cil_tmp66 ;
  resource_size_t __cil_tmp67 ;
  unsigned long __cil_tmp68 ;
  struct io_mapping *__cil_tmp69 ;
  unsigned long __cil_tmp70 ;
  struct io_mapping *__cil_tmp71 ;
  unsigned long __cil_tmp72 ;
  struct drm_agp_head *__cil_tmp73 ;
  unsigned long __cil_tmp74 ;
  unsigned long __cil_tmp75 ;
  bool __cil_tmp76 ;
  int __cil_tmp77 ;
  struct workqueue_struct *__cil_tmp78 ;
  unsigned long __cil_tmp79 ;
  struct workqueue_struct *__cil_tmp80 ;
  unsigned long __cil_tmp81 ;
  void *__cil_tmp82 ;
  struct drm_i915_private *__cil_tmp83 ;
  struct intel_device_info const *__cil_tmp84 ;
  unsigned char *__cil_tmp85 ;
  unsigned char *__cil_tmp86 ;
  unsigned char __cil_tmp87 ;
  unsigned int __cil_tmp88 ;
  void *__cil_tmp89 ;
  struct drm_i915_private *__cil_tmp90 ;
  struct intel_device_info const *__cil_tmp91 ;
  unsigned char *__cil_tmp92 ;
  unsigned char *__cil_tmp93 ;
  unsigned char __cil_tmp94 ;
  unsigned int __cil_tmp95 ;
  void *__cil_tmp96 ;
  struct drm_i915_private *__cil_tmp97 ;
  struct intel_device_info const *__cil_tmp98 ;
  u8 __cil_tmp99 ;
  unsigned char __cil_tmp100 ;
  unsigned int __cil_tmp101 ;
  int __cil_tmp102 ;
  void *__cil_tmp103 ;
  struct drm_i915_private *__cil_tmp104 ;
  struct intel_device_info const *__cil_tmp105 ;
  unsigned char *__cil_tmp106 ;
  unsigned char *__cil_tmp107 ;
  unsigned char __cil_tmp108 ;
  unsigned int __cil_tmp109 ;
  struct pci_dev *__cil_tmp110 ;
  spinlock_t *__cil_tmp111 ;
  struct raw_spinlock *__cil_tmp112 ;
  spinlock_t *__cil_tmp113 ;
  struct raw_spinlock *__cil_tmp114 ;
  spinlock_t *__cil_tmp115 ;
  struct raw_spinlock *__cil_tmp116 ;
  void *__cil_tmp117 ;
  struct drm_i915_private *__cil_tmp118 ;
  struct intel_device_info const *__cil_tmp119 ;
  unsigned char *__cil_tmp120 ;
  unsigned char *__cil_tmp121 ;
  unsigned char __cil_tmp122 ;
  unsigned int __cil_tmp123 ;
  void *__cil_tmp124 ;
  struct drm_i915_private *__cil_tmp125 ;
  struct intel_device_info const *__cil_tmp126 ;
  u8 __cil_tmp127 ;
  unsigned char __cil_tmp128 ;
  unsigned int __cil_tmp129 ;
  int __cil_tmp130 ;
  struct timer_list *__cil_tmp131 ;
  unsigned long __cil_tmp132 ;
  int (*__cil_tmp133)(struct shrinker * , struct shrink_control * ) ;
  unsigned long __cil_tmp134 ;
  int (*__cil_tmp135)(struct shrinker * , struct shrink_control * ) ;
  unsigned long __cil_tmp136 ;
  struct shrinker *__cil_tmp137 ;
  struct pci_dev *__cil_tmp138 ;
  unsigned char *__cil_tmp139 ;
  unsigned char *__cil_tmp140 ;
  unsigned char __cil_tmp141 ;
  unsigned int __cil_tmp142 ;
  struct pci_dev *__cil_tmp143 ;
  struct workqueue_struct *__cil_tmp144 ;
  int __cil_tmp145 ;
  int __cil_tmp146 ;
  struct drm_agp_head *__cil_tmp147 ;
  unsigned long __cil_tmp148 ;
  struct drm_agp_head *__cil_tmp149 ;
  size_t __cil_tmp150 ;
  size_t __cil_tmp151 ;
  struct io_mapping *__cil_tmp152 ;
  struct pci_dev *__cil_tmp153 ;
  void *__cil_tmp154 ;
  struct pci_dev *__cil_tmp155 ;
  void const *__cil_tmp156 ;

  {
  {
  ret = 0;
  __cil_tmp17 = dev->counters;
  dev->counters = __cil_tmp17 + 4UL;
  dev->types[6] = (enum drm_stat_type )9;
  dev->types[7] = (enum drm_stat_type )10;
  dev->types[8] = (enum drm_stat_type )11;
  dev->types[9] = (enum drm_stat_type )12;
  tmp = kzalloc(7688UL, 208U);
  dev_priv = (struct drm_i915_private *)tmp;
  }
  {
  __cil_tmp18 = (struct drm_i915_private *)0;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  __cil_tmp20 = (unsigned long )dev_priv;
  if (__cil_tmp20 == __cil_tmp19) {
    return (-12);
  } else {

  }
  }
  {
  dev->dev_private = (void *)dev_priv;
  dev_priv->dev = dev;
  dev_priv->info = (struct intel_device_info const *)flags;
  tmp___0 = i915_get_bridge_dev(dev);
  }
  if (tmp___0 != 0) {
    ret = -5;
    goto free_priv;
  } else {

  }
  {
  __cil_tmp21 = dev->dev_private;
  __cil_tmp22 = (struct drm_i915_private *)__cil_tmp21;
  __cil_tmp23 = __cil_tmp22->info;
  __cil_tmp24 = __cil_tmp23->gen;
  __cil_tmp25 = (unsigned char )__cil_tmp24;
  __cil_tmp26 = (unsigned int )__cil_tmp25;
  if (__cil_tmp26 == 2U) {
    {
    __cil_tmp27 = dev->pdev;
    __cil_tmp28 = & __cil_tmp27->dev;
    dma_set_coherent_mask(__cil_tmp28, 1073741823ULL);
    }
  } else {

  }
  }
  {
  __cil_tmp29 = dev->dev_private;
  __cil_tmp30 = (struct drm_i915_private *)__cil_tmp29;
  __cil_tmp31 = __cil_tmp30->info;
  __cil_tmp32 = (unsigned char *)__cil_tmp31;
  __cil_tmp33 = __cil_tmp32 + 2UL;
  __cil_tmp34 = *__cil_tmp33;
  __cil_tmp35 = (unsigned int )__cil_tmp34;
  if (__cil_tmp35 != 0U) {
    {
    __cil_tmp36 = dev->pdev;
    __cil_tmp37 = & __cil_tmp36->dev;
    dma_set_coherent_mask(__cil_tmp37, 4294967295ULL);
    }
  } else {
    {
    __cil_tmp38 = dev->dev_private;
    __cil_tmp39 = (struct drm_i915_private *)__cil_tmp38;
    __cil_tmp40 = __cil_tmp39->info;
    __cil_tmp41 = (unsigned char *)__cil_tmp40;
    __cil_tmp42 = __cil_tmp41 + 2UL;
    __cil_tmp43 = *__cil_tmp42;
    __cil_tmp44 = (unsigned int )__cil_tmp43;
    if (__cil_tmp44 != 0U) {
      {
      __cil_tmp45 = dev->pdev;
      __cil_tmp46 = & __cil_tmp45->dev;
      dma_set_coherent_mask(__cil_tmp46, 4294967295ULL);
      }
    } else {

    }
    }
  }
  }
  {
  __cil_tmp47 = dev->dev_private;
  __cil_tmp48 = (struct drm_i915_private *)__cil_tmp47;
  __cil_tmp49 = __cil_tmp48->info;
  __cil_tmp50 = __cil_tmp49->gen;
  __cil_tmp51 = (unsigned char )__cil_tmp50;
  __cil_tmp52 = (unsigned int )__cil_tmp51;
  mmio_bar = __cil_tmp52 == 2U;
  __cil_tmp53 = dev->pdev;
  dev_priv->regs = pci_iomap(__cil_tmp53, mmio_bar, 0UL);
  }
  {
  __cil_tmp54 = (void *)0;
  __cil_tmp55 = (unsigned long )__cil_tmp54;
  __cil_tmp56 = dev_priv->regs;
  __cil_tmp57 = (unsigned long )__cil_tmp56;
  if (__cil_tmp57 == __cil_tmp55) {
    {
    drm_err("i915_driver_load", "failed to map registers\n");
    ret = -5;
    }
    goto put_bridge;
  } else {

  }
  }
  {
  dev_priv->mm.gtt = intel_gtt_get();
  }
  {
  __cil_tmp58 = (struct intel_gtt const *)0;
  __cil_tmp59 = (unsigned long )__cil_tmp58;
  __cil_tmp60 = dev_priv->mm.gtt;
  __cil_tmp61 = (unsigned long )__cil_tmp60;
  if (__cil_tmp61 == __cil_tmp59) {
    {
    drm_err("i915_driver_load", "Failed to initialize GTT\n");
    ret = -19;
    }
    goto out_rmmap;
  } else {

  }
  }
  {
  __cil_tmp62 = dev_priv->mm.gtt;
  __cil_tmp63 = __cil_tmp62->gtt_mappable_entries;
  __cil_tmp64 = __cil_tmp63 << 12;
  agp_size = (uint32_t )__cil_tmp64;
  __cil_tmp65 = dev->agp;
  __cil_tmp66 = __cil_tmp65->base;
  __cil_tmp67 = (resource_size_t )__cil_tmp66;
  __cil_tmp68 = (unsigned long )agp_size;
  dev_priv->mm.gtt_mapping = io_mapping_create_wc(__cil_tmp67, __cil_tmp68);
  }
  {
  __cil_tmp69 = (struct io_mapping *)0;
  __cil_tmp70 = (unsigned long )__cil_tmp69;
  __cil_tmp71 = dev_priv->mm.gtt_mapping;
  __cil_tmp72 = (unsigned long )__cil_tmp71;
  if (__cil_tmp72 == __cil_tmp70) {
    ret = -5;
    goto out_rmmap;
  } else {

  }
  }
  {
  __cil_tmp73 = dev->agp;
  __cil_tmp74 = __cil_tmp73->base;
  __cil_tmp75 = (unsigned long )agp_size;
  __cil_tmp76 = (bool )1;
  dev_priv->mm.gtt_mtrr = mtrr_add(__cil_tmp74, __cil_tmp75, 1U, __cil_tmp76);
  }
  {
  __cil_tmp77 = dev_priv->mm.gtt_mtrr;
  if (__cil_tmp77 < 0) {
    {
    printk("<6>[drm] MTRR allocation failed.  Graphics performance may suffer.\n");
    }
  } else {

  }
  }
  {
  __lock_name = "i915";
  tmp___1 = __alloc_workqueue_key("i915", 3U, 1, & __key, __lock_name);
  dev_priv->wq = tmp___1;
  }
  {
  __cil_tmp78 = (struct workqueue_struct *)0;
  __cil_tmp79 = (unsigned long )__cil_tmp78;
  __cil_tmp80 = dev_priv->wq;
  __cil_tmp81 = (unsigned long )__cil_tmp80;
  if (__cil_tmp81 == __cil_tmp79) {
    {
    drm_err("i915_driver_load", "Failed to create our workqueue.\n");
    ret = -12;
    }
    goto out_mtrrfree;
  } else {

  }
  }
  {
  dev_priv->has_gem = 1;
  intel_irq_init(dev);
  intel_setup_mchbar(dev);
  intel_setup_gmbus(dev);
  intel_opregion_setup(dev);
  intel_setup_bios(dev);
  i915_gem_load(dev);
  }
  {
  __cil_tmp82 = dev->dev_private;
  __cil_tmp83 = (struct drm_i915_private *)__cil_tmp82;
  __cil_tmp84 = __cil_tmp83->info;
  __cil_tmp85 = (unsigned char *)__cil_tmp84;
  __cil_tmp86 = __cil_tmp85 + 1UL;
  __cil_tmp87 = *__cil_tmp86;
  __cil_tmp88 = (unsigned int )__cil_tmp87;
  if (__cil_tmp88 == 0U) {
    {
    ret = i915_init_phys_hws(dev);
    }
    if (ret != 0) {
      goto out_gem_unload;
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp89 = dev->dev_private;
  __cil_tmp90 = (struct drm_i915_private *)__cil_tmp89;
  __cil_tmp91 = __cil_tmp90->info;
  __cil_tmp92 = (unsigned char *)__cil_tmp91;
  __cil_tmp93 = __cil_tmp92 + 1UL;
  __cil_tmp94 = *__cil_tmp93;
  __cil_tmp95 = (unsigned int )__cil_tmp94;
  if (__cil_tmp95 != 0U) {
    {
    i915_pineview_get_mem_freq(dev);
    }
  } else {
    {
    __cil_tmp96 = dev->dev_private;
    __cil_tmp97 = (struct drm_i915_private *)__cil_tmp96;
    __cil_tmp98 = __cil_tmp97->info;
    __cil_tmp99 = __cil_tmp98->gen;
    __cil_tmp100 = (unsigned char )__cil_tmp99;
    __cil_tmp101 = (unsigned int )__cil_tmp100;
    if (__cil_tmp101 == 5U) {
      {
      i915_ironlake_get_mem_freq(dev);
      }
    } else {

    }
    }
  }
  }
  {
  __cil_tmp102 = dev->pci_device;
  if (__cil_tmp102 != 10098) {
    {
    __cil_tmp103 = dev->dev_private;
    __cil_tmp104 = (struct drm_i915_private *)__cil_tmp103;
    __cil_tmp105 = __cil_tmp104->info;
    __cil_tmp106 = (unsigned char *)__cil_tmp105;
    __cil_tmp107 = __cil_tmp106 + 1UL;
    __cil_tmp108 = *__cil_tmp107;
    __cil_tmp109 = (unsigned int )__cil_tmp108;
    if (__cil_tmp109 == 0U) {
      {
      __cil_tmp110 = dev->pdev;
      pci_enable_msi_block(__cil_tmp110, 1U);
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp111 = & dev_priv->irq_lock;
  spinlock_check(__cil_tmp111);
  __cil_tmp112 = & dev_priv->irq_lock.ldv_6060.rlock;
  __raw_spin_lock_init(__cil_tmp112, "&(&dev_priv->irq_lock)->rlock", & __key___0);
  __cil_tmp113 = & dev_priv->error_lock;
  spinlock_check(__cil_tmp113);
  __cil_tmp114 = & dev_priv->error_lock.ldv_6060.rlock;
  __raw_spin_lock_init(__cil_tmp114, "&(&dev_priv->error_lock)->rlock", & __key___1);
  __cil_tmp115 = & dev_priv->rps_lock;
  spinlock_check(__cil_tmp115);
  __cil_tmp116 = & dev_priv->rps_lock.ldv_6060.rlock;
  __raw_spin_lock_init(__cil_tmp116, "&(&dev_priv->rps_lock)->rlock", & __key___2);
  }
  {
  __cil_tmp117 = dev->dev_private;
  __cil_tmp118 = (struct drm_i915_private *)__cil_tmp117;
  __cil_tmp119 = __cil_tmp118->info;
  __cil_tmp120 = (unsigned char *)__cil_tmp119;
  __cil_tmp121 = __cil_tmp120 + 1UL;
  __cil_tmp122 = *__cil_tmp121;
  __cil_tmp123 = (unsigned int )__cil_tmp122;
  if (__cil_tmp123 != 0U) {
    dev_priv->num_pipe = 2;
  } else {
    {
    __cil_tmp124 = dev->dev_private;
    __cil_tmp125 = (struct drm_i915_private *)__cil_tmp124;
    __cil_tmp126 = __cil_tmp125->info;
    __cil_tmp127 = __cil_tmp126->gen;
    __cil_tmp128 = (unsigned char )__cil_tmp127;
    __cil_tmp129 = (unsigned int )__cil_tmp128;
    if (__cil_tmp129 != 2U) {
      dev_priv->num_pipe = 2;
    } else {
      dev_priv->num_pipe = 1;
    }
    }
  }
  }
  {
  __cil_tmp130 = dev_priv->num_pipe;
  ret = drm_vblank_init(dev, __cil_tmp130);
  }
  if (ret != 0) {
    goto out_gem_unload;
  } else {

  }
  {
  dev_priv->mm.suspended = 1;
  intel_detect_pch(dev);
  tmp___2 = drm_core_check_feature(dev, 8192);
  }
  if (tmp___2 != 0) {
    {
    ret = i915_load_modeset_init(dev);
    }
    if (ret < 0) {
      {
      drm_err("i915_driver_load", "failed to init modeset\n");
      }
      goto out_gem_unload;
    } else {

    }
  } else {

  }
  {
  intel_opregion_init(dev);
  acpi_video_register();
  __cil_tmp131 = & dev_priv->hangcheck_timer;
  __cil_tmp132 = (unsigned long )dev;
  setup_timer_key(__cil_tmp131, "&dev_priv->hangcheck_timer", & __key___3, & i915_hangcheck_elapsed,
                  __cil_tmp132);
  spin_lock(& mchdev_lock);
  i915_mch_dev = dev_priv;
  dev_priv->mchdev_lock = & mchdev_lock;
  spin_unlock(& mchdev_lock);
  ips_ping_for_i915_load();
  }
  return (0);
  out_gem_unload: ;
  {
  __cil_tmp133 = (int (*)(struct shrinker * , struct shrink_control * ))0;
  __cil_tmp134 = (unsigned long )__cil_tmp133;
  __cil_tmp135 = dev_priv->mm.inactive_shrinker.shrink;
  __cil_tmp136 = (unsigned long )__cil_tmp135;
  if (__cil_tmp136 != __cil_tmp134) {
    {
    __cil_tmp137 = & dev_priv->mm.inactive_shrinker;
    unregister_shrinker(__cil_tmp137);
    }
  } else {

  }
  }
  {
  __cil_tmp138 = dev->pdev;
  __cil_tmp139 = (unsigned char *)__cil_tmp138;
  __cil_tmp140 = __cil_tmp139 + 2417UL;
  __cil_tmp141 = *__cil_tmp140;
  __cil_tmp142 = (unsigned int )__cil_tmp141;
  if (__cil_tmp142 != 0U) {
    {
    __cil_tmp143 = dev->pdev;
    pci_disable_msi(__cil_tmp143);
    }
  } else {

  }
  }
  {
  intel_teardown_gmbus(dev);
  intel_teardown_mchbar(dev);
  __cil_tmp144 = dev_priv->wq;
  destroy_workqueue(__cil_tmp144);
  }
  out_mtrrfree: ;
  {
  __cil_tmp145 = dev_priv->mm.gtt_mtrr;
  if (__cil_tmp145 >= 0) {
    {
    __cil_tmp146 = dev_priv->mm.gtt_mtrr;
    __cil_tmp147 = dev->agp;
    __cil_tmp148 = __cil_tmp147->base;
    __cil_tmp149 = dev->agp;
    __cil_tmp150 = __cil_tmp149->agp_info.aper_size;
    __cil_tmp151 = __cil_tmp150 * 1048576UL;
    mtrr_del(__cil_tmp146, __cil_tmp148, __cil_tmp151);
    dev_priv->mm.gtt_mtrr = -1;
    }
  } else {

  }
  }
  {
  __cil_tmp152 = dev_priv->mm.gtt_mapping;
  io_mapping_free(__cil_tmp152);
  }
  out_rmmap:
  {
  __cil_tmp153 = dev->pdev;
  __cil_tmp154 = dev_priv->regs;
  pci_iounmap(__cil_tmp153, __cil_tmp154);
  }
  put_bridge:
  {
  __cil_tmp155 = dev_priv->bridge_dev;
  pci_dev_put(__cil_tmp155);
  }
  free_priv:
  {
  __cil_tmp156 = (void const *)dev_priv;
  kfree(__cil_tmp156);
  }
  return (ret);
}
}
int i915_driver_unload(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  int ret ;
  int tmp ;
  int tmp___0 ;
  void *__cil_tmp6 ;
  int (*__cil_tmp7)(struct shrinker * , struct shrink_control * ) ;
  unsigned long __cil_tmp8 ;
  int (*__cil_tmp9)(struct shrinker * , struct shrink_control * ) ;
  unsigned long __cil_tmp10 ;
  struct shrinker *__cil_tmp11 ;
  struct mutex *__cil_tmp12 ;
  struct mutex *__cil_tmp13 ;
  struct delayed_work *__cil_tmp14 ;
  struct io_mapping *__cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  struct drm_agp_head *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  struct drm_agp_head *__cil_tmp20 ;
  size_t __cil_tmp21 ;
  size_t __cil_tmp22 ;
  struct child_device_config *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  struct child_device_config *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  int __cil_tmp27 ;
  struct child_device_config *__cil_tmp28 ;
  void const *__cil_tmp29 ;
  struct pci_dev *__cil_tmp30 ;
  struct pci_dev *__cil_tmp31 ;
  void *__cil_tmp32 ;
  void (*__cil_tmp33)(void * , bool ) ;
  unsigned int (*__cil_tmp34)(void * , bool ) ;
  struct timer_list *__cil_tmp35 ;
  struct work_struct *__cil_tmp36 ;
  struct pci_dev *__cil_tmp37 ;
  unsigned char *__cil_tmp38 ;
  unsigned char *__cil_tmp39 ;
  unsigned char __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  struct pci_dev *__cil_tmp42 ;
  struct workqueue_struct *__cil_tmp43 ;
  struct mutex *__cil_tmp44 ;
  struct mutex *__cil_tmp45 ;
  void *__cil_tmp46 ;
  struct drm_i915_private *__cil_tmp47 ;
  struct intel_device_info const *__cil_tmp48 ;
  unsigned char *__cil_tmp49 ;
  unsigned char *__cil_tmp50 ;
  unsigned char __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  struct drm_mm *__cil_tmp53 ;
  void *__cil_tmp54 ;
  struct drm_i915_private *__cil_tmp55 ;
  struct intel_device_info const *__cil_tmp56 ;
  unsigned char *__cil_tmp57 ;
  unsigned char *__cil_tmp58 ;
  unsigned char __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  void *__cil_tmp61 ;
  unsigned long __cil_tmp62 ;
  void *__cil_tmp63 ;
  unsigned long __cil_tmp64 ;
  struct pci_dev *__cil_tmp65 ;
  void *__cil_tmp66 ;
  struct workqueue_struct *__cil_tmp67 ;
  struct pci_dev *__cil_tmp68 ;
  void *__cil_tmp69 ;
  void const *__cil_tmp70 ;

  {
  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  spin_lock(& mchdev_lock);
  i915_mch_dev = (struct drm_i915_private *)0;
  spin_unlock(& mchdev_lock);
  }
  {
  __cil_tmp7 = (int (*)(struct shrinker * , struct shrink_control * ))0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = dev_priv->mm.inactive_shrinker.shrink;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  if (__cil_tmp10 != __cil_tmp8) {
    {
    __cil_tmp11 = & dev_priv->mm.inactive_shrinker;
    unregister_shrinker(__cil_tmp11);
    }
  } else {

  }
  }
  {
  __cil_tmp12 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp12, 0U);
  ret = i915_gpu_idle(dev);
  }
  if (ret != 0) {
    {
    drm_err("i915_driver_unload", "failed to idle hardware: %d\n", ret);
    }
  } else {

  }
  {
  __cil_tmp13 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp13);
  __cil_tmp14 = & dev_priv->mm.retire_work;
  cancel_delayed_work_sync(__cil_tmp14);
  __cil_tmp15 = dev_priv->mm.gtt_mapping;
  io_mapping_free(__cil_tmp15);
  }
  {
  __cil_tmp16 = dev_priv->mm.gtt_mtrr;
  if (__cil_tmp16 >= 0) {
    {
    __cil_tmp17 = dev_priv->mm.gtt_mtrr;
    __cil_tmp18 = dev->agp;
    __cil_tmp19 = __cil_tmp18->base;
    __cil_tmp20 = dev->agp;
    __cil_tmp21 = __cil_tmp20->agp_info.aper_size;
    __cil_tmp22 = __cil_tmp21 * 1048576UL;
    mtrr_del(__cil_tmp17, __cil_tmp19, __cil_tmp22);
    dev_priv->mm.gtt_mtrr = -1;
    }
  } else {

  }
  }
  {
  acpi_video_unregister();
  tmp = drm_core_check_feature(dev, 8192);
  }
  if (tmp != 0) {
    {
    intel_fbdev_fini(dev);
    intel_modeset_cleanup(dev);
    }
    {
    __cil_tmp23 = (struct child_device_config *)0;
    __cil_tmp24 = (unsigned long )__cil_tmp23;
    __cil_tmp25 = dev_priv->child_dev;
    __cil_tmp26 = (unsigned long )__cil_tmp25;
    if (__cil_tmp26 != __cil_tmp24) {
      {
      __cil_tmp27 = dev_priv->child_dev_num;
      if (__cil_tmp27 != 0) {
        {
        __cil_tmp28 = dev_priv->child_dev;
        __cil_tmp29 = (void const *)__cil_tmp28;
        kfree(__cil_tmp29);
        dev_priv->child_dev = (struct child_device_config *)0;
        dev_priv->child_dev_num = 0;
        }
      } else {

      }
      }
    } else {

    }
    }
    {
    __cil_tmp30 = dev->pdev;
    vga_switcheroo_unregister_client(__cil_tmp30);
    __cil_tmp31 = dev->pdev;
    __cil_tmp32 = (void *)0;
    __cil_tmp33 = (void (*)(void * , bool ))0;
    __cil_tmp34 = (unsigned int (*)(void * , bool ))0;
    vga_client_register(__cil_tmp31, __cil_tmp32, __cil_tmp33, __cil_tmp34);
    }
  } else {

  }
  {
  __cil_tmp35 = & dev_priv->hangcheck_timer;
  del_timer_sync(__cil_tmp35);
  __cil_tmp36 = & dev_priv->error_work;
  cancel_work_sync(__cil_tmp36);
  i915_destroy_error_state(dev);
  }
  {
  __cil_tmp37 = dev->pdev;
  __cil_tmp38 = (unsigned char *)__cil_tmp37;
  __cil_tmp39 = __cil_tmp38 + 2417UL;
  __cil_tmp40 = *__cil_tmp39;
  __cil_tmp41 = (unsigned int )__cil_tmp40;
  if (__cil_tmp41 != 0U) {
    {
    __cil_tmp42 = dev->pdev;
    pci_disable_msi(__cil_tmp42);
    }
  } else {

  }
  }
  {
  intel_opregion_fini(dev);
  tmp___0 = drm_core_check_feature(dev, 8192);
  }
  if (tmp___0 != 0) {
    {
    __cil_tmp43 = dev_priv->wq;
    flush_workqueue(__cil_tmp43);
    __cil_tmp44 = & dev->struct_mutex;
    mutex_lock_nested(__cil_tmp44, 0U);
    i915_gem_free_all_phys_object(dev);
    i915_gem_cleanup_ringbuffer(dev);
    __cil_tmp45 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp45);
    }
    {
    __cil_tmp46 = dev->dev_private;
    __cil_tmp47 = (struct drm_i915_private *)__cil_tmp46;
    __cil_tmp48 = __cil_tmp47->info;
    __cil_tmp49 = (unsigned char *)__cil_tmp48;
    __cil_tmp50 = __cil_tmp49 + 2UL;
    __cil_tmp51 = *__cil_tmp50;
    __cil_tmp52 = (unsigned int )__cil_tmp51;
    if (__cil_tmp52 != 0U) {
      if (i915_powersave != 0U) {
        {
        i915_cleanup_compression(dev);
        }
      } else {

      }
    } else {

    }
    }
    {
    __cil_tmp53 = & dev_priv->mm.stolen;
    drm_mm_takedown(__cil_tmp53);
    intel_cleanup_overlay(dev);
    }
    {
    __cil_tmp54 = dev->dev_private;
    __cil_tmp55 = (struct drm_i915_private *)__cil_tmp54;
    __cil_tmp56 = __cil_tmp55->info;
    __cil_tmp57 = (unsigned char *)__cil_tmp56;
    __cil_tmp58 = __cil_tmp57 + 1UL;
    __cil_tmp59 = *__cil_tmp58;
    __cil_tmp60 = (unsigned int )__cil_tmp59;
    if (__cil_tmp60 == 0U) {
      {
      i915_free_hws(dev);
      }
    } else {

    }
    }
  } else {

  }
  {
  __cil_tmp61 = (void *)0;
  __cil_tmp62 = (unsigned long )__cil_tmp61;
  __cil_tmp63 = dev_priv->regs;
  __cil_tmp64 = (unsigned long )__cil_tmp63;
  if (__cil_tmp64 != __cil_tmp62) {
    {
    __cil_tmp65 = dev->pdev;
    __cil_tmp66 = dev_priv->regs;
    pci_iounmap(__cil_tmp65, __cil_tmp66);
    }
  } else {

  }
  }
  {
  intel_teardown_gmbus(dev);
  intel_teardown_mchbar(dev);
  __cil_tmp67 = dev_priv->wq;
  destroy_workqueue(__cil_tmp67);
  __cil_tmp68 = dev_priv->bridge_dev;
  pci_dev_put(__cil_tmp68);
  __cil_tmp69 = dev->dev_private;
  __cil_tmp70 = (void const *)__cil_tmp69;
  kfree(__cil_tmp70);
  }
  return (0);
}
}
int i915_driver_open(struct drm_device *dev , struct drm_file *file )
{ struct drm_i915_file_private *file_priv ;
  void *tmp ;
  struct lock_class_key __key ;
  struct drm_i915_file_private *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct spinlock *__cil_tmp9 ;
  struct raw_spinlock *__cil_tmp10 ;
  struct list_head *__cil_tmp11 ;

  {
  {
  drm_ut_debug_printk(2U, "drm", "i915_driver_open", "\n");
  tmp = kmalloc(88UL, 208U);
  file_priv = (struct drm_i915_file_private *)tmp;
  }
  {
  __cil_tmp6 = (struct drm_i915_file_private *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = (unsigned long )file_priv;
  if (__cil_tmp8 == __cil_tmp7) {
    return (-12);
  } else {

  }
  }
  {
  file->driver_priv = (void *)file_priv;
  __cil_tmp9 = & file_priv->mm.lock;
  spinlock_check(__cil_tmp9);
  __cil_tmp10 = & file_priv->mm.lock.ldv_6060.rlock;
  __raw_spin_lock_init(__cil_tmp10, "&(&file_priv->mm.lock)->rlock", & __key);
  __cil_tmp11 = & file_priv->mm.request_list;
  INIT_LIST_HEAD(__cil_tmp11);
  }
  return (0);
}
}
void i915_driver_lastclose(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  int tmp ;
  void *__cil_tmp4 ;
  drm_i915_private_t *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct mem_block *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  struct mem_block *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct mem_block **__cil_tmp12 ;

  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp4;
  {
  __cil_tmp5 = (drm_i915_private_t *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = (unsigned long )dev_priv;
  if (__cil_tmp7 == __cil_tmp6) {
    {
    intel_fb_restore_mode(dev);
    vga_switcheroo_process_delayed_switch();
    }
    return;
  } else {
    {
    tmp = drm_core_check_feature(dev, 8192);
    }
    if (tmp != 0) {
      {
      intel_fb_restore_mode(dev);
      vga_switcheroo_process_delayed_switch();
      }
      return;
    } else {

    }
  }
  }
  {
  i915_gem_lastclose(dev);
  }
  {
  __cil_tmp8 = (struct mem_block *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = dev_priv->agp_heap;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  if (__cil_tmp11 != __cil_tmp9) {
    {
    __cil_tmp12 = & dev_priv->agp_heap;
    i915_mem_takedown(__cil_tmp12);
    }
  } else {

  }
  }
  {
  i915_dma_cleanup(dev);
  }
  return;
}
}
void i915_driver_preclose(struct drm_device *dev , struct drm_file *file_priv )
{ drm_i915_private_t *dev_priv ;
  int tmp ;
  void *__cil_tmp5 ;
  struct mem_block *__cil_tmp6 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  i915_gem_release(dev, file_priv);
  tmp = drm_core_check_feature(dev, 8192);
  }
  if (tmp == 0) {
    {
    __cil_tmp6 = dev_priv->agp_heap;
    i915_mem_release(dev, file_priv, __cil_tmp6);
    }
  } else {

  }
  return;
}
}
void i915_driver_postclose(struct drm_device *dev , struct drm_file *file )
{ struct drm_i915_file_private *file_priv ;
  void *__cil_tmp4 ;
  void const *__cil_tmp5 ;

  {
  {
  __cil_tmp4 = file->driver_priv;
  file_priv = (struct drm_i915_file_private *)__cil_tmp4;
  __cil_tmp5 = (void const *)file_priv;
  kfree(__cil_tmp5);
  }
  return;
}
}
struct drm_ioctl_desc i915_ioctls[42U] =
  { {0U, 7, & i915_dma_init, 1078223936U},
        {1U, 1, & i915_flush_ioctl, 25665U},
        {2U, 1, & i915_flip_bufs, 25666U},
        {3U, 1, & i915_batchbuffer, 1075864643U},
        {4U, 1, & i915_irq_emit, 3221775428U},
        {5U, 1, & i915_irq_wait, 1074029637U},
        {6U, 1, & i915_getparam, 3222299718U},
        {7U, 7, & i915_setparam, 1074291783U},
        {8U, 1, & i915_mem_alloc, 3222824008U},
        {9U, 1, & i915_mem_free, 1074291785U},
        {10U, 7, & i915_mem_init_heap, 1074553930U},
        {11U, 1, & i915_cmdbuffer, 1075864651U},
        {12U, 7, & i915_mem_destroy_heap, 1074029644U},
        {13U, 7, & i915_vblank_pipe_set, 1074029645U},
        {14U, 1, & i915_vblank_pipe_get, 2147771470U},
        {15U, 1, & i915_vblank_swap, 3222037583U},
        {0U, 0, (drm_ioctl_t *)0, 0U},
        {17U, 7, & i915_set_status_page, 1074816081U},
        {0U, 0, (drm_ioctl_t *)0, 0U},
        {19U, 23, & i915_gem_init_ioctl, 1074816083U},
        {20U, 17, & i915_gem_execbuffer, 1076388948U},
        {21U, 21, & i915_gem_pin_ioctl, 3222824021U},
        {22U, 21, & i915_gem_unpin_ioctl, 1074291798U},
        {23U, 17, & i915_gem_busy_ioctl, 3221775447U},
        {24U, 17, & i915_gem_throttle_ioctl, 25688U},
        {25U, 23, & i915_gem_entervt_ioctl, 25689U},
        {26U, 23, & i915_gem_leavevt_ioctl, 25690U},
        {27U, 16, & i915_gem_create_ioctl, 3222299739U},
        {28U, 16, & i915_gem_pread_ioctl, 1075864668U},
        {29U, 16, & i915_gem_pwrite_ioctl, 1075864669U},
        {30U, 16, & i915_gem_mmap_ioctl, 3223348318U},
        {31U, 16, & i915_gem_set_domain_ioctl, 1074553951U},
        {32U, 16, & i915_gem_sw_finish_ioctl, 1074029664U},
        {33U, 16, & i915_gem_set_tiling, 3222299745U},
        {34U, 16, & i915_gem_get_tiling, 3222037602U},
        {35U, 16, & i915_gem_get_aperture_ioctl, 2148557923U},
        {36U, 16, & i915_gem_mmap_gtt_ioctl, 3222299748U},
        {37U, 16, & intel_get_pipe_from_crtc_id, 3221775461U},
        {38U, 16, & i915_gem_madvise_ioctl, 3222037606U},
        {39U, 26, & intel_overlay_put_image, 3224134824U},
        {40U, 26, & intel_overlay_attrs, 3224134760U},
        {41U, 17, & i915_gem_execbuffer2, 1077961833U}};
int i915_max_ioctl = 42;
int i915_driver_device_is_agp(struct drm_device *dev )
{

  {
  return (1);
}
}
__inline static int list_empty(struct list_head const *head )
{ unsigned long __cil_tmp2 ;
  struct list_head *__cil_tmp3 ;
  struct list_head const *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;

  {
  {
  __cil_tmp2 = (unsigned long )head;
  __cil_tmp3 = head->next;
  __cil_tmp4 = (struct list_head const *)__cil_tmp3;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  return (__cil_tmp5 == __cil_tmp2);
  }
}
}
__inline static int variable_test_bit(int nr , unsigned long const volatile *addr )
{ int oldbit ;
  unsigned long *__cil_tmp4 ;

  {
  __cil_tmp4 = (unsigned long *)addr;
  __asm__ volatile ("bt %2,%1\n\tsbb %0,%0": "=r" (oldbit): "m" (*__cil_tmp4),
                       "Ir" (nr));
  return (oldbit);
}
}
extern struct task_struct *current_task ;
__inline static struct task_struct *get_current(void)
{ struct task_struct *pfo_ret__ ;

  {
  if (1) {
    goto case_8;
  } else {
    goto switch_default;
    if (0) {
      __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "p" (& current_task));
      goto ldv_2386;
      __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "p" (& current_task));
      goto ldv_2386;
      __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "p" (& current_task));
      goto ldv_2386;
      case_8:
      __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "p" (& current_task));
      goto ldv_2386;
      switch_default:
      {
      __bad_percpu_size();
      }
    } else {

    }
  }
  ldv_2386: ;
  return (pfo_ret__);
}
}
extern struct pv_irq_ops pv_irq_ops ;
__inline static unsigned long arch_local_save_flags(void)
{ unsigned long __ret ;
  unsigned long __edi ;
  unsigned long __esi ;
  unsigned long __edx ;
  unsigned long __ecx ;
  unsigned long __eax ;
  long tmp ;
  void *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  int __cil_tmp11 ;
  long __cil_tmp12 ;

  {
  {
  __edi = __edi;
  __esi = __esi;
  __edx = __edx;
  __ecx = __ecx;
  __eax = __eax;
  __cil_tmp8 = (void *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = (unsigned long )pv_irq_ops.save_fl.func;
  __cil_tmp11 = __cil_tmp10 == __cil_tmp9;
  __cil_tmp12 = (long )__cil_tmp11;
  tmp = __builtin_expect(__cil_tmp12, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/arch/x86/include/asm/paravirt.h"),
                         "i" (853), "i" (12UL));
    ldv_4705: ;
    goto ldv_4705;
  } else {

  }
  __asm__ volatile ("771:\n\tcall *%c2;\n772:\n.pushsection .parainstructions,\"a\"\n .balign 8 \n .quad  771b\n  .byte %c1\n  .byte 772b-771b\n  .short %c3\n.popsection\n": "=a" (__eax): [paravirt_typenum] "i" (46UL),
                       [paravirt_opptr] "i" (& pv_irq_ops.save_fl.func), [paravirt_clobber] "i" (1): "memory",
                       "cc");
  __ret = __eax;
  return (__ret);
}
}
__inline static void arch_local_irq_restore(unsigned long f )
{ unsigned long __edi ;
  unsigned long __esi ;
  unsigned long __edx ;
  unsigned long __ecx ;
  unsigned long __eax ;
  long tmp ;
  void *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  int __cil_tmp11 ;
  long __cil_tmp12 ;

  {
  {
  __edi = __edi;
  __esi = __esi;
  __edx = __edx;
  __ecx = __ecx;
  __eax = __eax;
  __cil_tmp8 = (void *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = (unsigned long )pv_irq_ops.restore_fl.func;
  __cil_tmp11 = __cil_tmp10 == __cil_tmp9;
  __cil_tmp12 = (long )__cil_tmp11;
  tmp = __builtin_expect(__cil_tmp12, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/arch/x86/include/asm/paravirt.h"),
                         "i" (858), "i" (12UL));
    ldv_4715: ;
    goto ldv_4715;
  } else {

  }
  __asm__ volatile ("771:\n\tcall *%c2;\n772:\n.pushsection .parainstructions,\"a\"\n .balign 8 \n .quad  771b\n  .byte %c1\n  .byte 772b-771b\n  .short %c3\n.popsection\n": "=a" (__eax): [paravirt_typenum] "i" (47UL),
                       [paravirt_opptr] "i" (& pv_irq_ops.restore_fl.func), [paravirt_clobber] "i" (1),
                       "D" (f): "memory", "cc");
  return;
}
}
__inline static void arch_local_irq_disable(void)
{ unsigned long __edi ;
  unsigned long __esi ;
  unsigned long __edx ;
  unsigned long __ecx ;
  unsigned long __eax ;
  long tmp ;
  void *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  int __cil_tmp10 ;
  long __cil_tmp11 ;

  {
  {
  __edi = __edi;
  __esi = __esi;
  __edx = __edx;
  __ecx = __ecx;
  __eax = __eax;
  __cil_tmp7 = (void *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = (unsigned long )pv_irq_ops.irq_disable.func;
  __cil_tmp10 = __cil_tmp9 == __cil_tmp8;
  __cil_tmp11 = (long )__cil_tmp10;
  tmp = __builtin_expect(__cil_tmp11, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/arch/x86/include/asm/paravirt.h"),
                         "i" (863), "i" (12UL));
    ldv_4724: ;
    goto ldv_4724;
  } else {

  }
  __asm__ volatile ("771:\n\tcall *%c2;\n772:\n.pushsection .parainstructions,\"a\"\n .balign 8 \n .quad  771b\n  .byte %c1\n  .byte 772b-771b\n  .short %c3\n.popsection\n": "=a" (__eax): [paravirt_typenum] "i" (48UL),
                       [paravirt_opptr] "i" (& pv_irq_ops.irq_disable.func), [paravirt_clobber] "i" (1): "memory",
                       "cc");
  return;
}
}
__inline static unsigned long arch_local_irq_save(void)
{ unsigned long f ;

  {
  {
  f = arch_local_save_flags();
  arch_local_irq_disable();
  }
  return (f);
}
}
__inline static int arch_irqs_disabled_flags(unsigned long flags )
{ unsigned long __cil_tmp2 ;

  {
  {
  __cil_tmp2 = flags & 512UL;
  return (__cil_tmp2 == 0UL);
  }
}
}
extern void trace_hardirqs_on(void) ;
extern void trace_hardirqs_off(void) ;
__inline static void atomic_set(atomic_t *v , int i )
{

  {
  v->counter = i;
  return;
}
}
__inline static void atomic_inc(atomic_t *v )
{

  {
  __asm__ volatile (".section .smp_locks,\"a\"\n.balign 4\n.long 671f - .\n.previous\n671:\n\tlock; incl %0": "+m" (v->counter));
  return;
}
}
__inline static int test_ti_thread_flag(struct thread_info *ti , int flag )
{ int tmp ;
  __u32 *__cil_tmp4 ;
  unsigned long const volatile *__cil_tmp5 ;

  {
  {
  __cil_tmp4 = & ti->flags;
  __cil_tmp5 = (unsigned long const volatile *)__cil_tmp4;
  tmp = variable_test_bit(flag, __cil_tmp5);
  }
  return (tmp);
}
}
extern void lockdep_init_map(struct lockdep_map * , char const * , struct lock_class_key * ,
                             int ) ;
extern void _raw_spin_lock_irq(raw_spinlock_t * ) ;
extern unsigned long _raw_spin_lock_irqsave(raw_spinlock_t * ) ;
extern void _raw_spin_unlock_irq(raw_spinlock_t * ) ;
extern void _raw_spin_unlock_irqrestore(raw_spinlock_t * , unsigned long ) ;
__inline static void spin_lock_irq(spinlock_t *lock )
{ struct raw_spinlock *__cil_tmp2 ;

  {
  {
  __cil_tmp2 = & lock->ldv_6060.rlock;
  _raw_spin_lock_irq(__cil_tmp2);
  }
  return;
}
}
__inline static void spin_unlock_irq(spinlock_t *lock )
{ struct raw_spinlock *__cil_tmp2 ;

  {
  {
  __cil_tmp2 = & lock->ldv_6060.rlock;
  _raw_spin_unlock_irq(__cil_tmp2);
  }
  return;
}
}
__inline static void spin_unlock_irqrestore(spinlock_t *lock , unsigned long flags )
{ struct raw_spinlock *__cil_tmp3 ;

  {
  {
  __cil_tmp3 = & lock->ldv_6060.rlock;
  _raw_spin_unlock_irqrestore(__cil_tmp3, flags);
  }
  return;
}
}
extern void do_gettimeofday(struct timeval * ) ;
extern int default_wake_function(wait_queue_t * , unsigned int , int , void * ) ;
extern void __init_waitqueue_head(wait_queue_head_t * , struct lock_class_key * ) ;
__inline static int waitqueue_active(wait_queue_head_t *q )
{ int tmp ;
  struct list_head *__cil_tmp3 ;
  struct list_head const *__cil_tmp4 ;

  {
  {
  __cil_tmp3 = & q->task_list;
  __cil_tmp4 = (struct list_head const *)__cil_tmp3;
  tmp = list_empty(__cil_tmp4);
  }
  return (tmp == 0);
}
}
extern void add_wait_queue(wait_queue_head_t * , wait_queue_t * ) ;
extern void remove_wait_queue(wait_queue_head_t * , wait_queue_t * ) ;
extern void __wake_up(wait_queue_head_t * , unsigned int , int , void * ) ;
extern int mod_timer(struct timer_list * , unsigned long ) ;
extern void __init_work(struct work_struct * , int ) ;
extern int queue_work(struct workqueue_struct * , struct work_struct * ) ;
extern void complete_all(struct completion * ) ;
__inline static void writew(unsigned short val , void volatile *addr )
{ unsigned short volatile *__cil_tmp3 ;

  {
  __cil_tmp3 = (unsigned short volatile *)addr;
  __asm__ volatile ("movw %0,%1": : "r" (val), "m" (*__cil_tmp3): "memory");
  return;
}
}
__inline static unsigned long readq(void const volatile *addr )
{ unsigned long ret ;
  unsigned long volatile *__cil_tmp3 ;

  {
  __cil_tmp3 = (unsigned long volatile *)addr;
  __asm__ volatile ("movq %1,%0": "=r" (ret): "m" (*__cil_tmp3): "memory");
  return (ret);
}
}
__inline static void memcpy_fromio(void *dst , void const volatile *src , size_t count )
{ size_t __len ;
  void *__ret ;
  void const *__cil_tmp6 ;

  {
  {
  __len = count;
  __cil_tmp6 = (void const *)src;
  __ret = __builtin_memcpy(dst, __cil_tmp6, __len);
  }
  return;
}
}
extern int kobject_uevent_env(struct kobject * , enum kobject_action , char ** ) ;
extern long schedule_timeout(long ) ;
__inline static int test_tsk_thread_flag(struct task_struct *tsk , int flag )
{ int tmp ;
  void *__cil_tmp4 ;
  struct thread_info *__cil_tmp5 ;

  {
  {
  __cil_tmp4 = tsk->stack;
  __cil_tmp5 = (struct thread_info *)__cil_tmp4;
  tmp = test_ti_thread_flag(__cil_tmp5, flag);
  }
  return (tmp);
}
}
__inline static int signal_pending(struct task_struct *p )
{ int tmp ;
  long tmp___0 ;
  int __cil_tmp4 ;
  long __cil_tmp5 ;

  {
  {
  tmp = test_tsk_thread_flag(p, 2);
  __cil_tmp4 = tmp != 0;
  __cil_tmp5 = (long )__cil_tmp4;
  tmp___0 = __builtin_expect(__cil_tmp5, 0L);
  }
  return ((int )tmp___0);
}
}
extern bool drm_handle_vblank(struct drm_device * , int ) ;
extern int drm_calc_vbltimestamp_from_scanoutpos(struct drm_device * , int , int * ,
                                                 struct timeval * , unsigned int ,
                                                 struct drm_crtc * ) ;
__inline static void *io_mapping_map_atomic_wc(struct io_mapping *mapping , unsigned long offset )
{ void *__cil_tmp3 ;

  {
  {
  __cil_tmp3 = (void *)mapping;
  return (__cil_tmp3 + offset);
  }
}
}
__inline static void io_mapping_unmap_atomic(void *vaddr )
{

  {
  return;
}
}
struct tracepoint __tracepoint_i915_gem_request_complete ;
__inline static void trace_i915_gem_request_complete(struct intel_ring_buffer *ring ,
                                                     u32 seqno )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp11 ;
  struct tracepoint_func **__cil_tmp12 ;
  struct tracepoint_func * volatile *__cil_tmp13 ;
  struct tracepoint_func * volatile __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  struct tracepoint_func *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  void (*__cil_tmp20)(void * , struct intel_ring_buffer * , u32 ) ;
  void *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  void *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;

  {
  {
  __cil_tmp11 = & __tracepoint_i915_gem_request_complete.key;
  tmp___1 = static_branch(__cil_tmp11);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp12 = & __tracepoint_i915_gem_request_complete.funcs;
    __cil_tmp13 = (struct tracepoint_func * volatile *)__cil_tmp12;
    __cil_tmp14 = *__cil_tmp13;
    _________p1 = (struct tracepoint_func *)__cil_tmp14;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp15 = (int const )307;
          __cil_tmp16 = (int )__cil_tmp15;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp16);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp17 = (struct tracepoint_func *)0;
    __cil_tmp18 = (unsigned long )__cil_tmp17;
    __cil_tmp19 = (unsigned long )it_func_ptr;
    if (__cil_tmp19 != __cil_tmp18) {
      ldv_36254:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp20 = (void (*)(void * , struct intel_ring_buffer * , u32 ))it_func;
      (*__cil_tmp20)(__data, ring, seqno);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp21 = (void *)0;
      __cil_tmp22 = (unsigned long )__cil_tmp21;
      __cil_tmp23 = it_func_ptr->func;
      __cil_tmp24 = (unsigned long )__cil_tmp23;
      if (__cil_tmp24 != __cil_tmp22) {
        goto ldv_36254;
      } else {
        goto ldv_36255;
      }
      }
      ldv_36255: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
void i915_handle_error(struct drm_device *dev , bool wedged ) ;
void i915_enable_pipestat(drm_i915_private_t *dev_priv , int pipe , u32 mask ) ;
void i915_disable_pipestat(drm_i915_private_t *dev_priv , int pipe , u32 mask ) ;
void intel_enable_asle(struct drm_device *dev ) ;
__inline static bool i915_seqno_passed(uint32_t seq1 , uint32_t seq2 )
{ uint32_t __cil_tmp3 ;
  int __cil_tmp4 ;
  int __cil_tmp5 ;

  {
  {
  __cil_tmp3 = seq1 - seq2;
  __cil_tmp4 = (int )__cil_tmp3;
  __cil_tmp5 = __cil_tmp4 >= 0;
  return ((bool )__cil_tmp5);
  }
}
}
void intel_opregion_asle_intr(struct drm_device *dev ) ;
void intel_opregion_gse_intr(struct drm_device *dev ) ;
void intel_opregion_enable_asle(struct drm_device *dev ) ;
void gen6_set_rps(struct drm_device *dev , u8 val ) ;
struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev ) ;
struct intel_display_error_state *intel_display_capture_error_state(struct drm_device *dev ) ;
__inline static u64 i915_read64(struct drm_i915_private *dev_priv , u32 reg )
{ u64 val ;
  unsigned long tmp ;
  unsigned long tmp___0 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  void *__cil_tmp11 ;
  void const volatile *__cil_tmp12 ;
  void const volatile *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  void *__cil_tmp15 ;
  void const volatile *__cil_tmp16 ;
  void const volatile *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  void *__cil_tmp19 ;
  void const volatile *__cil_tmp20 ;
  void const volatile *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  void *__cil_tmp23 ;
  void const volatile *__cil_tmp24 ;
  void const volatile *__cil_tmp25 ;
  bool __cil_tmp26 ;

  {
  val = 0ULL;
  {
  __cil_tmp6 = dev_priv->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp10 = (unsigned long )reg;
        __cil_tmp11 = dev_priv->regs;
        __cil_tmp12 = (void const volatile *)__cil_tmp11;
        __cil_tmp13 = __cil_tmp12 + __cil_tmp10;
        tmp = readq(__cil_tmp13);
        val = (u64 )tmp;
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp14 = (unsigned long )reg;
        __cil_tmp15 = dev_priv->regs;
        __cil_tmp16 = (void const volatile *)__cil_tmp15;
        __cil_tmp17 = __cil_tmp16 + __cil_tmp14;
        tmp___0 = readq(__cil_tmp17);
        val = (u64 )tmp___0;
        }
      }
    } else {
      {
      __cil_tmp18 = (unsigned long )reg;
      __cil_tmp19 = dev_priv->regs;
      __cil_tmp20 = (void const volatile *)__cil_tmp19;
      __cil_tmp21 = __cil_tmp20 + __cil_tmp18;
      tmp___0 = readq(__cil_tmp21);
      val = (u64 )tmp___0;
      }
    }
  } else {
    {
    __cil_tmp22 = (unsigned long )reg;
    __cil_tmp23 = dev_priv->regs;
    __cil_tmp24 = (void const volatile *)__cil_tmp23;
    __cil_tmp25 = __cil_tmp24 + __cil_tmp22;
    tmp___0 = readq(__cil_tmp25);
    val = (u64 )tmp___0;
    }
  }
  }
  {
  __cil_tmp26 = (bool )0;
  trace_i915_reg_rw(__cil_tmp26, reg, val, 8);
  }
  return (val);
}
}
__inline static void i915_write16(struct drm_i915_private *dev_priv , u32 reg , u16 val )
{ bool __cil_tmp4 ;
  u64 __cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  int __cil_tmp10 ;
  unsigned short __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void volatile *__cil_tmp14 ;
  void volatile *__cil_tmp15 ;

  {
  {
  __cil_tmp4 = (bool )1;
  __cil_tmp5 = (u64 )val;
  trace_i915_reg_rw(__cil_tmp4, reg, __cil_tmp5, 2);
  }
  {
  __cil_tmp6 = dev_priv->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        __gen6_gt_wait_for_fifo(dev_priv);
        }
      } else {

      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp10 = (int )val;
  __cil_tmp11 = (unsigned short )__cil_tmp10;
  __cil_tmp12 = (unsigned long )reg;
  __cil_tmp13 = dev_priv->regs;
  __cil_tmp14 = (void volatile *)__cil_tmp13;
  __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
  writew(__cil_tmp11, __cil_tmp15);
  }
  return;
}
}
extern void drm_helper_hpd_irq_event(struct drm_device * ) ;
__inline static struct drm_crtc *intel_get_crtc_for_pipe(struct drm_device *dev ,
                                                         int pipe )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp4 ;

  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  return (dev_priv->pipe_to_crtc_mapping[pipe]);
}
}
void intel_prepare_page_flip(struct drm_device *dev , int plane ) ;
void intel_finish_page_flip(struct drm_device *dev , int pipe ) ;
void intel_finish_page_flip_plane(struct drm_device *dev , int plane ) ;
static void ironlake_enable_display_irq(drm_i915_private_t *dev_priv , u32 mask )
{ u32 __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  u32 __cil_tmp5 ;
  u32 __cil_tmp6 ;
  u32 __cil_tmp7 ;
  void *__cil_tmp8 ;
  void const volatile *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;

  {
  {
  __cil_tmp3 = dev_priv->irq_mask;
  __cil_tmp4 = __cil_tmp3 & mask;
  if (__cil_tmp4 != 0U) {
    {
    __cil_tmp5 = ~ mask;
    __cil_tmp6 = dev_priv->irq_mask;
    dev_priv->irq_mask = __cil_tmp6 & __cil_tmp5;
    __cil_tmp7 = dev_priv->irq_mask;
    i915_write32(dev_priv, 278532U, __cil_tmp7);
    __cil_tmp8 = dev_priv->regs;
    __cil_tmp9 = (void const volatile *)__cil_tmp8;
    __cil_tmp10 = __cil_tmp9 + 278532U;
    readl(__cil_tmp10);
    }
  } else {

  }
  }
  return;
}
}
__inline static void ironlake_disable_display_irq(drm_i915_private_t *dev_priv , u32 mask )
{ u32 __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  u32 __cil_tmp5 ;
  u32 __cil_tmp6 ;
  void *__cil_tmp7 ;
  void const volatile *__cil_tmp8 ;
  void const volatile *__cil_tmp9 ;

  {
  {
  __cil_tmp3 = dev_priv->irq_mask;
  __cil_tmp4 = __cil_tmp3 & mask;
  if (__cil_tmp4 != mask) {
    {
    __cil_tmp5 = dev_priv->irq_mask;
    dev_priv->irq_mask = __cil_tmp5 | mask;
    __cil_tmp6 = dev_priv->irq_mask;
    i915_write32(dev_priv, 278532U, __cil_tmp6);
    __cil_tmp7 = dev_priv->regs;
    __cil_tmp8 = (void const volatile *)__cil_tmp7;
    __cil_tmp9 = __cil_tmp8 + 278532U;
    readl(__cil_tmp9);
    }
  } else {

  }
  }
  return;
}
}
void i915_enable_pipestat(drm_i915_private_t *dev_priv , int pipe , u32 mask )
{ u32 reg ;
  u32 __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  u32 __cil_tmp9 ;
  u32 __cil_tmp10 ;
  u32 __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  void *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  void const volatile *__cil_tmp16 ;

  {
  {
  __cil_tmp5 = dev_priv->pipestat[pipe];
  __cil_tmp6 = __cil_tmp5 & mask;
  if (__cil_tmp6 != mask) {
    {
    __cil_tmp7 = pipe * 4096;
    __cil_tmp8 = __cil_tmp7 + 458788;
    reg = (u32 )__cil_tmp8;
    __cil_tmp9 = dev_priv->pipestat[pipe];
    dev_priv->pipestat[pipe] = __cil_tmp9 | mask;
    __cil_tmp10 = mask >> 16;
    __cil_tmp11 = dev_priv->pipestat[pipe];
    __cil_tmp12 = __cil_tmp11 | __cil_tmp10;
    i915_write32(dev_priv, reg, __cil_tmp12);
    __cil_tmp13 = (unsigned long )reg;
    __cil_tmp14 = dev_priv->regs;
    __cil_tmp15 = (void const volatile *)__cil_tmp14;
    __cil_tmp16 = __cil_tmp15 + __cil_tmp13;
    readl(__cil_tmp16);
    }
  } else {

  }
  }
  return;
}
}
void i915_disable_pipestat(drm_i915_private_t *dev_priv , int pipe , u32 mask )
{ u32 reg ;
  u32 __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  u32 __cil_tmp9 ;
  u32 __cil_tmp10 ;
  u32 __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;

  {
  {
  __cil_tmp5 = dev_priv->pipestat[pipe];
  __cil_tmp6 = __cil_tmp5 & mask;
  if (__cil_tmp6 != 0U) {
    {
    __cil_tmp7 = pipe * 4096;
    __cil_tmp8 = __cil_tmp7 + 458788;
    reg = (u32 )__cil_tmp8;
    __cil_tmp9 = ~ mask;
    __cil_tmp10 = dev_priv->pipestat[pipe];
    dev_priv->pipestat[pipe] = __cil_tmp10 & __cil_tmp9;
    __cil_tmp11 = dev_priv->pipestat[pipe];
    i915_write32(dev_priv, reg, __cil_tmp11);
    __cil_tmp12 = (unsigned long )reg;
    __cil_tmp13 = dev_priv->regs;
    __cil_tmp14 = (void const volatile *)__cil_tmp13;
    __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
    readl(__cil_tmp15);
    }
  } else {

  }
  }
  return;
}
}
void intel_enable_asle(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  unsigned long irqflags ;
  raw_spinlock_t *tmp ;
  void *__cil_tmp5 ;
  spinlock_t *__cil_tmp6 ;
  void *__cil_tmp7 ;
  struct drm_i915_private *__cil_tmp8 ;
  struct intel_device_info const *__cil_tmp9 ;
  u8 __cil_tmp10 ;
  unsigned char __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  void *__cil_tmp13 ;
  struct drm_i915_private *__cil_tmp14 ;
  struct intel_device_info const *__cil_tmp15 ;
  u8 __cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  void *__cil_tmp19 ;
  struct drm_i915_private *__cil_tmp20 ;
  struct intel_device_info const *__cil_tmp21 ;
  unsigned char *__cil_tmp22 ;
  unsigned char *__cil_tmp23 ;
  unsigned char __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  void *__cil_tmp26 ;
  struct drm_i915_private *__cil_tmp27 ;
  struct intel_device_info const *__cil_tmp28 ;
  u8 __cil_tmp29 ;
  unsigned char __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  spinlock_t *__cil_tmp32 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  __cil_tmp6 = & dev_priv->irq_lock;
  tmp = spinlock_check(__cil_tmp6);
  irqflags = _raw_spin_lock_irqsave(tmp);
  }
  {
  __cil_tmp7 = dev->dev_private;
  __cil_tmp8 = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp9 = __cil_tmp8->info;
  __cil_tmp10 = __cil_tmp9->gen;
  __cil_tmp11 = (unsigned char )__cil_tmp10;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  if (__cil_tmp12 == 5U) {
    {
    ironlake_enable_display_irq(dev_priv, 262144U);
    }
  } else {
    {
    __cil_tmp13 = dev->dev_private;
    __cil_tmp14 = (struct drm_i915_private *)__cil_tmp13;
    __cil_tmp15 = __cil_tmp14->info;
    __cil_tmp16 = __cil_tmp15->gen;
    __cil_tmp17 = (unsigned char )__cil_tmp16;
    __cil_tmp18 = (unsigned int )__cil_tmp17;
    if (__cil_tmp18 == 6U) {
      {
      ironlake_enable_display_irq(dev_priv, 262144U);
      }
    } else {
      {
      __cil_tmp19 = dev->dev_private;
      __cil_tmp20 = (struct drm_i915_private *)__cil_tmp19;
      __cil_tmp21 = __cil_tmp20->info;
      __cil_tmp22 = (unsigned char *)__cil_tmp21;
      __cil_tmp23 = __cil_tmp22 + 2UL;
      __cil_tmp24 = *__cil_tmp23;
      __cil_tmp25 = (unsigned int )__cil_tmp24;
      if (__cil_tmp25 != 0U) {
        {
        ironlake_enable_display_irq(dev_priv, 262144U);
        }
      } else {
        {
        i915_enable_pipestat(dev_priv, 1, 4194304U);
        }
        {
        __cil_tmp26 = dev->dev_private;
        __cil_tmp27 = (struct drm_i915_private *)__cil_tmp26;
        __cil_tmp28 = __cil_tmp27->info;
        __cil_tmp29 = __cil_tmp28->gen;
        __cil_tmp30 = (unsigned char )__cil_tmp29;
        __cil_tmp31 = (unsigned int )__cil_tmp30;
        if (__cil_tmp31 > 3U) {
          {
          i915_enable_pipestat(dev_priv, 0, 4194304U);
          }
        } else {

        }
        }
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp32 = & dev_priv->irq_lock;
  spin_unlock_irqrestore(__cil_tmp32, irqflags);
  }
  return;
}
}
static int i915_pipe_enabled(struct drm_device *dev , int pipe )
{ drm_i915_private_t *dev_priv ;
  u32 tmp ;
  void *__cil_tmp5 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  u32 __cil_tmp8 ;
  int __cil_tmp9 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  __cil_tmp6 = pipe * 4096;
  __cil_tmp7 = __cil_tmp6 + 458760;
  __cil_tmp8 = (u32 )__cil_tmp7;
  tmp = i915_read32(dev_priv, __cil_tmp8);
  }
  {
  __cil_tmp9 = (int )tmp;
  return (__cil_tmp9 & (-0x7FFFFFFF-1));
  }
}
}
static u32 i915_get_vblank_counter(struct drm_device *dev , int pipe )
{ drm_i915_private_t *dev_priv ;
  unsigned long high_frame ;
  unsigned long low_frame ;
  u32 high1 ;
  u32 high2 ;
  u32 low ;
  int tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  void *__cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  u32 __cil_tmp19 ;
  u32 __cil_tmp20 ;
  u32 __cil_tmp21 ;
  u32 __cil_tmp22 ;

  {
  {
  __cil_tmp13 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp13;
  tmp = i915_pipe_enabled(dev, pipe);
  }
  if (tmp == 0) {
    {
    __cil_tmp14 = pipe + 65;
    drm_ut_debug_printk(2U, "drm", "i915_get_vblank_counter", "trying to get vblank count for disabled pipe %c\n",
                        __cil_tmp14);
    }
    return (0U);
  } else {

  }
  __cil_tmp15 = pipe * 4096;
  __cil_tmp16 = __cil_tmp15 + 458816;
  high_frame = (unsigned long )__cil_tmp16;
  __cil_tmp17 = pipe * 4096;
  __cil_tmp18 = __cil_tmp17 + 458820;
  low_frame = (unsigned long )__cil_tmp18;
  ldv_37592:
  {
  __cil_tmp19 = (u32 )high_frame;
  tmp___0 = i915_read32(dev_priv, __cil_tmp19);
  high1 = tmp___0 & 65535U;
  __cil_tmp20 = (u32 )low_frame;
  tmp___1 = i915_read32(dev_priv, __cil_tmp20);
  low = tmp___1 & 4278190080U;
  __cil_tmp21 = (u32 )high_frame;
  tmp___2 = i915_read32(dev_priv, __cil_tmp21);
  high2 = tmp___2 & 65535U;
  }
  if (high1 != high2) {
    goto ldv_37592;
  } else {
    goto ldv_37593;
  }
  ldv_37593:
  high1 = high1;
  low = low >> 24;
  {
  __cil_tmp22 = high1 << 8;
  return (__cil_tmp22 | low);
  }
}
}
static u32 gm45_get_vblank_counter(struct drm_device *dev , int pipe )
{ drm_i915_private_t *dev_priv ;
  int reg ;
  int tmp ;
  u32 tmp___0 ;
  void *__cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  u32 __cil_tmp10 ;

  {
  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp7;
  __cil_tmp8 = pipe * 4096;
  reg = __cil_tmp8 + 458816;
  tmp = i915_pipe_enabled(dev, pipe);
  }
  if (tmp == 0) {
    {
    __cil_tmp9 = pipe + 65;
    drm_ut_debug_printk(2U, "drm", "gm45_get_vblank_counter", "trying to get vblank count for disabled pipe %c\n",
                        __cil_tmp9);
    }
    return (0U);
  } else {

  }
  {
  __cil_tmp10 = (u32 )reg;
  tmp___0 = i915_read32(dev_priv, __cil_tmp10);
  }
  return (tmp___0);
}
}
static int i915_get_crtc_scanoutpos(struct drm_device *dev , int pipe , int *vpos ,
                                    int *hpos )
{ drm_i915_private_t *dev_priv ;
  u32 vbl ;
  u32 position ;
  int vbl_start ;
  int vbl_end ;
  int htotal ;
  int vtotal ;
  bool in_vbl ;
  int ret ;
  int tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  void *__cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  u32 __cil_tmp22 ;
  u32 __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  void *__cil_tmp26 ;
  struct drm_i915_private *__cil_tmp27 ;
  struct intel_device_info const *__cil_tmp28 ;
  u8 __cil_tmp29 ;
  unsigned char __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  u32 __cil_tmp34 ;
  int __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  u32 __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  u32 __cil_tmp41 ;
  u32 __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  u32 __cil_tmp45 ;
  u32 __cil_tmp46 ;
  int __cil_tmp47 ;
  int __cil_tmp48 ;
  u32 __cil_tmp49 ;
  u32 __cil_tmp50 ;
  int __cil_tmp51 ;
  int __cil_tmp52 ;
  u32 __cil_tmp53 ;
  int __cil_tmp54 ;
  u32 __cil_tmp55 ;
  int __cil_tmp56 ;
  int __cil_tmp57 ;
  int __cil_tmp58 ;
  int __cil_tmp59 ;
  int __cil_tmp60 ;

  {
  {
  __cil_tmp18 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp18;
  vbl = 0U;
  position = 0U;
  in_vbl = (bool )1;
  ret = 0;
  tmp = i915_pipe_enabled(dev, pipe);
  }
  if (tmp == 0) {
    {
    __cil_tmp19 = pipe + 65;
    drm_ut_debug_printk(2U, "drm", "i915_get_crtc_scanoutpos", "trying to get scanoutpos for disabled pipe %c\n",
                        __cil_tmp19);
    }
    return (0);
  } else {

  }
  {
  __cil_tmp20 = pipe * 4096;
  __cil_tmp21 = __cil_tmp20 + 393228;
  __cil_tmp22 = (u32 )__cil_tmp21;
  tmp___0 = i915_read32(dev_priv, __cil_tmp22);
  __cil_tmp23 = tmp___0 >> 16;
  __cil_tmp24 = __cil_tmp23 & 8191U;
  __cil_tmp25 = __cil_tmp24 + 1U;
  vtotal = (int )__cil_tmp25;
  }
  {
  __cil_tmp26 = dev->dev_private;
  __cil_tmp27 = (struct drm_i915_private *)__cil_tmp26;
  __cil_tmp28 = __cil_tmp27->info;
  __cil_tmp29 = __cil_tmp28->gen;
  __cil_tmp30 = (unsigned char )__cil_tmp29;
  __cil_tmp31 = (unsigned int )__cil_tmp30;
  if (__cil_tmp31 > 3U) {
    {
    __cil_tmp32 = pipe + 112;
    __cil_tmp33 = __cil_tmp32 * 4096;
    __cil_tmp34 = (u32 )__cil_tmp33;
    position = i915_read32(dev_priv, __cil_tmp34);
    __cil_tmp35 = (int )position;
    *vpos = __cil_tmp35 & 8191;
    *hpos = 0;
    }
  } else {
    {
    __cil_tmp36 = pipe * 4096;
    __cil_tmp37 = __cil_tmp36 + 458820;
    __cil_tmp38 = (u32 )__cil_tmp37;
    tmp___1 = i915_read32(dev_priv, __cil_tmp38);
    position = tmp___1 & 16777215U;
    __cil_tmp39 = pipe + 96;
    __cil_tmp40 = __cil_tmp39 * 4096;
    __cil_tmp41 = (u32 )__cil_tmp40;
    tmp___2 = i915_read32(dev_priv, __cil_tmp41);
    __cil_tmp42 = tmp___2 >> 16;
    __cil_tmp43 = __cil_tmp42 & 8191U;
    __cil_tmp44 = __cil_tmp43 + 1U;
    htotal = (int )__cil_tmp44;
    __cil_tmp45 = (u32 )htotal;
    __cil_tmp46 = position / __cil_tmp45;
    *vpos = (int )__cil_tmp46;
    __cil_tmp47 = *vpos;
    __cil_tmp48 = __cil_tmp47 * htotal;
    __cil_tmp49 = (u32 )__cil_tmp48;
    __cil_tmp50 = position - __cil_tmp49;
    *hpos = (int )__cil_tmp50;
    }
  }
  }
  {
  __cil_tmp51 = pipe * 4096;
  __cil_tmp52 = __cil_tmp51 + 393232;
  __cil_tmp53 = (u32 )__cil_tmp52;
  vbl = i915_read32(dev_priv, __cil_tmp53);
  __cil_tmp54 = (int )vbl;
  vbl_start = __cil_tmp54 & 8191;
  __cil_tmp55 = vbl >> 16;
  __cil_tmp56 = (int )__cil_tmp55;
  vbl_end = __cil_tmp56 & 8191;
  }
  {
  __cil_tmp57 = *vpos;
  if (__cil_tmp57 < vbl_start) {
    in_vbl = (bool )0;
  } else {
    {
    __cil_tmp58 = *vpos;
    if (__cil_tmp58 > vbl_end) {
      in_vbl = (bool )0;
    } else {

    }
    }
  }
  }
  if ((int )in_vbl) {
    {
    __cil_tmp59 = *vpos;
    if (__cil_tmp59 >= vbl_start) {
      __cil_tmp60 = *vpos;
      *vpos = __cil_tmp60 - vtotal;
    } else {

    }
    }
  } else {

  }
  if (vbl != 0U) {
    ret = ret | 5;
  } else {

  }
  if ((int )in_vbl) {
    ret = ret | 2;
  } else {

  }
  return (ret);
}
}
static int i915_get_vblank_timestamp(struct drm_device *dev , int pipe , int *max_error ,
                                     struct timeval *vblank_time , unsigned int flags )
{ struct drm_i915_private *dev_priv ;
  struct drm_crtc *crtc ;
  int tmp ;
  void *__cil_tmp9 ;
  int __cil_tmp10 ;
  struct drm_crtc *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  bool __cil_tmp14 ;

  {
  __cil_tmp9 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  if (pipe < 0) {
    {
    drm_err("i915_get_vblank_timestamp", "Invalid crtc %d\n", pipe);
    }
    return (-22);
  } else {
    {
    __cil_tmp10 = dev_priv->num_pipe;
    if (__cil_tmp10 <= pipe) {
      {
      drm_err("i915_get_vblank_timestamp", "Invalid crtc %d\n", pipe);
      }
      return (-22);
    } else {

    }
    }
  }
  {
  crtc = intel_get_crtc_for_pipe(dev, pipe);
  }
  {
  __cil_tmp11 = (struct drm_crtc *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = (unsigned long )crtc;
  if (__cil_tmp13 == __cil_tmp12) {
    {
    drm_err("i915_get_vblank_timestamp", "Invalid crtc %d\n", pipe);
    }
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp14 = crtc->enabled;
  if (! __cil_tmp14) {
    {
    drm_ut_debug_printk(4U, "drm", "i915_get_vblank_timestamp", "crtc %d is disabled\n",
                        pipe);
    }
    return (-16);
  } else {

  }
  }
  {
  tmp = drm_calc_vbltimestamp_from_scanoutpos(dev, pipe, max_error, vblank_time, flags,
                                              crtc);
  }
  return (tmp);
}
}
static void i915_hotplug_work_func(struct work_struct *work )
{ drm_i915_private_t *dev_priv ;
  struct work_struct const *__mptr ;
  struct drm_device *dev ;
  struct drm_mode_config *mode_config ;
  struct intel_encoder *encoder ;
  struct list_head const *__mptr___0 ;
  struct list_head const *__mptr___1 ;
  drm_i915_private_t *__cil_tmp9 ;
  struct list_head *__cil_tmp10 ;
  struct intel_encoder *__cil_tmp11 ;
  void (*__cil_tmp12)(struct intel_encoder * ) ;
  unsigned long __cil_tmp13 ;
  void (*__cil_tmp14)(struct intel_encoder * ) ;
  unsigned long __cil_tmp15 ;
  void (*__cil_tmp16)(struct intel_encoder * ) ;
  struct list_head *__cil_tmp17 ;
  struct intel_encoder *__cil_tmp18 ;
  struct list_head *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  struct list_head *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;

  {
  {
  __mptr = (struct work_struct const *)work;
  __cil_tmp9 = (drm_i915_private_t *)__mptr;
  dev_priv = __cil_tmp9 + 1152921504606845304UL;
  dev = dev_priv->dev;
  mode_config = & dev->mode_config;
  drm_ut_debug_printk(4U, "drm", "i915_hotplug_work_func", "running encoder hotplug functions\n");
  __cil_tmp10 = mode_config->encoder_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp10;
  __cil_tmp11 = (struct intel_encoder *)__mptr___0;
  encoder = __cil_tmp11 + 1152921504606846968UL;
  }
  goto ldv_37642;
  ldv_37641: ;
  {
  __cil_tmp12 = (void (*)(struct intel_encoder * ))0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = encoder->hot_plug;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  if (__cil_tmp15 != __cil_tmp13) {
    {
    __cil_tmp16 = encoder->hot_plug;
    (*__cil_tmp16)(encoder);
    }
  } else {

  }
  }
  __cil_tmp17 = encoder->base.head.next;
  __mptr___1 = (struct list_head const *)__cil_tmp17;
  __cil_tmp18 = (struct intel_encoder *)__mptr___1;
  encoder = __cil_tmp18 + 1152921504606846968UL;
  ldv_37642: ;
  {
  __cil_tmp19 = & mode_config->encoder_list;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  __cil_tmp21 = & encoder->base.head;
  __cil_tmp22 = (unsigned long )__cil_tmp21;
  if (__cil_tmp22 != __cil_tmp20) {
    goto ldv_37641;
  } else {
    goto ldv_37643;
  }
  }
  ldv_37643:
  {
  drm_helper_hpd_irq_event(dev);
  }
  return;
}
}
static void i915_handle_rps_change(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  u32 busy_up ;
  u32 busy_down ;
  u32 max_avg ;
  u32 min_avg ;
  u8 new_delay ;
  bool tmp ;
  void *__cil_tmp9 ;
  u16 __cil_tmp10 ;
  u8 __cil_tmp11 ;
  int __cil_tmp12 ;
  u8 __cil_tmp13 ;
  int __cil_tmp14 ;
  u8 __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  int __cil_tmp18 ;
  u8 __cil_tmp19 ;
  int __cil_tmp20 ;
  u8 __cil_tmp21 ;
  int __cil_tmp22 ;
  u8 __cil_tmp23 ;
  int __cil_tmp24 ;
  u8 __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  int __cil_tmp28 ;
  u8 __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  u8 __cil_tmp32 ;

  {
  {
  __cil_tmp9 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp9;
  new_delay = dev_priv->cur_delay;
  __cil_tmp10 = (u16 )16;
  i915_write16(dev_priv, 70020U, __cil_tmp10);
  busy_up = i915_read32(dev_priv, 70584U);
  busy_down = i915_read32(dev_priv, 70588U);
  max_avg = i915_read32(dev_priv, 70044U);
  min_avg = i915_read32(dev_priv, 70048U);
  }
  if (busy_up > max_avg) {
    {
    __cil_tmp11 = dev_priv->max_delay;
    __cil_tmp12 = (int )__cil_tmp11;
    __cil_tmp13 = dev_priv->cur_delay;
    __cil_tmp14 = (int )__cil_tmp13;
    if (__cil_tmp14 != __cil_tmp12) {
      __cil_tmp15 = dev_priv->cur_delay;
      __cil_tmp16 = (unsigned int )__cil_tmp15;
      __cil_tmp17 = __cil_tmp16 + 255U;
      new_delay = (u8 )__cil_tmp17;
    } else {

    }
    }
    {
    __cil_tmp18 = (int )new_delay;
    __cil_tmp19 = dev_priv->max_delay;
    __cil_tmp20 = (int )__cil_tmp19;
    if (__cil_tmp20 > __cil_tmp18) {
      new_delay = dev_priv->max_delay;
    } else {

    }
    }
  } else
  if (busy_down < min_avg) {
    {
    __cil_tmp21 = dev_priv->min_delay;
    __cil_tmp22 = (int )__cil_tmp21;
    __cil_tmp23 = dev_priv->cur_delay;
    __cil_tmp24 = (int )__cil_tmp23;
    if (__cil_tmp24 != __cil_tmp22) {
      __cil_tmp25 = dev_priv->cur_delay;
      __cil_tmp26 = (unsigned int )__cil_tmp25;
      __cil_tmp27 = __cil_tmp26 + 1U;
      new_delay = (u8 )__cil_tmp27;
    } else {

    }
    }
    {
    __cil_tmp28 = (int )new_delay;
    __cil_tmp29 = dev_priv->min_delay;
    __cil_tmp30 = (int )__cil_tmp29;
    if (__cil_tmp30 < __cil_tmp28) {
      new_delay = dev_priv->min_delay;
    } else {

    }
    }
  } else {

  }
  {
  __cil_tmp31 = (int )new_delay;
  __cil_tmp32 = (u8 )__cil_tmp31;
  tmp = ironlake_set_drps(dev, __cil_tmp32);
  }
  if ((int )tmp) {
    dev_priv->cur_delay = new_delay;
  } else {

  }
  return;
}
}
static void notify_ring(struct drm_device *dev , struct intel_ring_buffer *ring )
{ struct drm_i915_private *dev_priv ;
  u32 seqno ;
  unsigned long tmp ;
  void *__cil_tmp6 ;
  struct drm_i915_gem_object *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct drm_i915_gem_object *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  u32 (*__cil_tmp11)(struct intel_ring_buffer * ) ;
  wait_queue_head_t *__cil_tmp12 ;
  void *__cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  struct timer_list *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;

  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  {
  __cil_tmp7 = (struct drm_i915_gem_object *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = ring->obj;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  if (__cil_tmp10 == __cil_tmp8) {
    return;
  } else {

  }
  }
  {
  __cil_tmp11 = ring->get_seqno;
  seqno = (*__cil_tmp11)(ring);
  trace_i915_gem_request_complete(ring, seqno);
  ring->irq_seqno = seqno;
  __cil_tmp12 = & ring->irq_queue;
  __cil_tmp13 = (void *)0;
  __wake_up(__cil_tmp12, 3U, 0, __cil_tmp13);
  dev_priv->hangcheck_count = 0;
  __cil_tmp14 = (unsigned int const )1500U;
  __cil_tmp15 = (unsigned int )__cil_tmp14;
  tmp = msecs_to_jiffies(__cil_tmp15);
  __cil_tmp16 = & dev_priv->hangcheck_timer;
  __cil_tmp17 = (unsigned long )jiffies;
  __cil_tmp18 = tmp + __cil_tmp17;
  mod_timer(__cil_tmp16, __cil_tmp18);
  }
  return;
}
}
static void gen6_pm_rps_work(struct work_struct *work )
{ drm_i915_private_t *dev_priv ;
  struct work_struct const *__mptr ;
  u8 new_delay ;
  u32 pm_iir ;
  u32 pm_imr ;
  u32 tmp ;
  u32 tmp___0 ;
  drm_i915_private_t *__cil_tmp9 ;
  spinlock_t *__cil_tmp10 ;
  spinlock_t *__cil_tmp11 ;
  struct drm_device *__cil_tmp12 ;
  struct mutex *__cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  u8 __cil_tmp15 ;
  int __cil_tmp16 ;
  u8 __cil_tmp17 ;
  int __cil_tmp18 ;
  u8 __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  int __cil_tmp22 ;
  u8 __cil_tmp23 ;
  int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  u8 __cil_tmp26 ;
  int __cil_tmp27 ;
  u8 __cil_tmp28 ;
  int __cil_tmp29 ;
  u8 __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  int __cil_tmp33 ;
  u8 __cil_tmp34 ;
  int __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  u32 __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  struct drm_device *__cil_tmp42 ;
  int __cil_tmp43 ;
  u8 __cil_tmp44 ;
  u32 __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  struct drm_device *__cil_tmp47 ;
  struct mutex *__cil_tmp48 ;

  {
  {
  __mptr = (struct work_struct const *)work;
  __cil_tmp9 = (drm_i915_private_t *)__mptr;
  dev_priv = __cil_tmp9 + 1152921504606839592UL;
  new_delay = dev_priv->cur_delay;
  __cil_tmp10 = & dev_priv->rps_lock;
  spin_lock_irq(__cil_tmp10);
  pm_iir = dev_priv->pm_iir;
  dev_priv->pm_iir = 0U;
  pm_imr = i915_read32(dev_priv, 278564U);
  __cil_tmp11 = & dev_priv->rps_lock;
  spin_unlock_irq(__cil_tmp11);
  }
  if (pm_iir == 0U) {
    return;
  } else {

  }
  {
  __cil_tmp12 = dev_priv->dev;
  __cil_tmp13 = & __cil_tmp12->struct_mutex;
  mutex_lock_nested(__cil_tmp13, 0U);
  }
  {
  __cil_tmp14 = pm_iir & 32U;
  if (__cil_tmp14 != 0U) {
    {
    __cil_tmp15 = dev_priv->max_delay;
    __cil_tmp16 = (int )__cil_tmp15;
    __cil_tmp17 = dev_priv->cur_delay;
    __cil_tmp18 = (int )__cil_tmp17;
    if (__cil_tmp18 != __cil_tmp16) {
      __cil_tmp19 = dev_priv->cur_delay;
      __cil_tmp20 = (unsigned int )__cil_tmp19;
      __cil_tmp21 = __cil_tmp20 + 1U;
      new_delay = (u8 )__cil_tmp21;
    } else {

    }
    }
    {
    __cil_tmp22 = (int )new_delay;
    __cil_tmp23 = dev_priv->max_delay;
    __cil_tmp24 = (int )__cil_tmp23;
    if (__cil_tmp24 < __cil_tmp22) {
      new_delay = dev_priv->max_delay;
    } else {

    }
    }
  } else {
    {
    __cil_tmp25 = pm_iir & 80U;
    if (__cil_tmp25 != 0U) {
      {
      gen6_gt_force_wake_get(dev_priv);
      }
      {
      __cil_tmp26 = dev_priv->min_delay;
      __cil_tmp27 = (int )__cil_tmp26;
      __cil_tmp28 = dev_priv->cur_delay;
      __cil_tmp29 = (int )__cil_tmp28;
      if (__cil_tmp29 != __cil_tmp27) {
        __cil_tmp30 = dev_priv->cur_delay;
        __cil_tmp31 = (unsigned int )__cil_tmp30;
        __cil_tmp32 = __cil_tmp31 + 255U;
        new_delay = (u8 )__cil_tmp32;
      } else {

      }
      }
      {
      __cil_tmp33 = (int )new_delay;
      __cil_tmp34 = dev_priv->min_delay;
      __cil_tmp35 = (int )__cil_tmp34;
      if (__cil_tmp35 > __cil_tmp33) {
        {
        new_delay = dev_priv->min_delay;
        tmp = i915_read32(dev_priv, 40980U);
        __cil_tmp36 = (int )new_delay;
        __cil_tmp37 = __cil_tmp36 << 16;
        __cil_tmp38 = (u32 )__cil_tmp37;
        __cil_tmp39 = __cil_tmp38 & 4128768U;
        __cil_tmp40 = tmp | __cil_tmp39;
        i915_write32(dev_priv, 40980U, __cil_tmp40);
        }
      } else {
        {
        tmp___0 = i915_read32(dev_priv, 40980U);
        __cil_tmp41 = tmp___0 & 4290838527U;
        i915_write32(dev_priv, 40980U, __cil_tmp41);
        }
      }
      }
      {
      gen6_gt_force_wake_put(dev_priv);
      }
    } else {

    }
    }
  }
  }
  {
  __cil_tmp42 = dev_priv->dev;
  __cil_tmp43 = (int )new_delay;
  __cil_tmp44 = (u8 )__cil_tmp43;
  gen6_set_rps(__cil_tmp42, __cil_tmp44);
  dev_priv->cur_delay = new_delay;
  __cil_tmp45 = ~ pm_iir;
  __cil_tmp46 = __cil_tmp45 & pm_imr;
  i915_write32(dev_priv, 278564U, __cil_tmp46);
  __cil_tmp47 = dev_priv->dev;
  __cil_tmp48 = & __cil_tmp47->struct_mutex;
  mutex_unlock(__cil_tmp48);
  }
  return;
}
}
static void pch_irq_handler(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  u32 pch_iir ;
  int pipe ;
  u32 tmp ;
  void *__cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  u32 __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  int __cil_tmp23 ;

  {
  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp6;
  pch_iir = i915_read32(dev_priv, 802824U);
  }
  {
  __cil_tmp7 = pch_iir & 234881024U;
  if (__cil_tmp7 != 0U) {
    {
    __cil_tmp8 = pch_iir & 234881024U;
    __cil_tmp9 = __cil_tmp8 >> 25;
    drm_ut_debug_printk(2U, "drm", "pch_irq_handler", "PCH audio power change on port %d\n",
                        __cil_tmp9);
    }
  } else {

  }
  }
  {
  __cil_tmp10 = pch_iir & 16777216U;
  if (__cil_tmp10 != 0U) {
    {
    drm_ut_debug_printk(2U, "drm", "pch_irq_handler", "PCH GMBUS interrupt\n");
    }
  } else {

  }
  }
  {
  __cil_tmp11 = pch_iir & 12582912U;
  if (__cil_tmp11 != 0U) {
    {
    drm_ut_debug_printk(2U, "drm", "pch_irq_handler", "PCH HDCP audio interrupt\n");
    }
  } else {

  }
  }
  {
  __cil_tmp12 = pch_iir & 3145728U;
  if (__cil_tmp12 != 0U) {
    {
    drm_ut_debug_printk(2U, "drm", "pch_irq_handler", "PCH transcoder audio interrupt\n");
    }
  } else {

  }
  }
  {
  __cil_tmp13 = pch_iir & 524288U;
  if (__cil_tmp13 != 0U) {
    {
    drm_err("pch_irq_handler", "PCH poison interrupt\n");
    }
  } else {

  }
  }
  {
  __cil_tmp14 = pch_iir & 196608U;
  if (__cil_tmp14 != 0U) {
    pipe = 0;
    goto ldv_37676;
    ldv_37675:
    {
    __cil_tmp15 = pipe * 4096;
    __cil_tmp16 = __cil_tmp15 + 983060;
    __cil_tmp17 = (u32 )__cil_tmp16;
    tmp = i915_read32(dev_priv, __cil_tmp17);
    __cil_tmp18 = pipe + 65;
    drm_ut_debug_printk(2U, "drm", "pch_irq_handler", "  pipe %c FDI IIR: 0x%08x\n",
                        __cil_tmp18, tmp);
    pipe = pipe + 1;
    }
    ldv_37676: ;
    {
    __cil_tmp19 = dev_priv->num_pipe;
    if (__cil_tmp19 > pipe) {
      goto ldv_37675;
    } else {
      goto ldv_37677;
    }
    }
    ldv_37677: ;
  } else {

  }
  }
  {
  __cil_tmp20 = pch_iir & 36U;
  if (__cil_tmp20 != 0U) {
    {
    drm_ut_debug_printk(2U, "drm", "pch_irq_handler", "PCH transcoder CRC done interrupt\n");
    }
  } else {

  }
  }
  {
  __cil_tmp21 = pch_iir & 18U;
  if (__cil_tmp21 != 0U) {
    {
    drm_ut_debug_printk(2U, "drm", "pch_irq_handler", "PCH transcoder CRC error interrupt\n");
    }
  } else {

  }
  }
  {
  __cil_tmp22 = pch_iir & 8U;
  if (__cil_tmp22 != 0U) {
    {
    drm_ut_debug_printk(2U, "drm", "pch_irq_handler", "PCH transcoder B underrun interrupt\n");
    }
  } else {

  }
  }
  {
  __cil_tmp23 = (int )pch_iir;
  if (__cil_tmp23 & 1) {
    {
    drm_ut_debug_printk(2U, "drm", "pch_irq_handler", "PCH transcoder A underrun interrupt\n");
    }
  } else {

  }
  }
  return;
}
}
static irqreturn_t ivybridge_irq_handler(int irq , void *arg )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  int ret ;
  u32 de_iir ;
  u32 gt_iir ;
  u32 de_ier ;
  u32 pch_iir ;
  u32 pm_iir ;
  struct drm_i915_master_private *master_priv ;
  u32 tmp ;
  unsigned long flags ;
  raw_spinlock_t *tmp___0 ;
  int __ret_warn_on ;
  long tmp___1 ;
  void *__cil_tmp17 ;
  atomic_t *__cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  void *__cil_tmp20 ;
  void const volatile *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  struct drm_master *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  struct drm_minor *__cil_tmp25 ;
  struct drm_master *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  struct drm_minor *__cil_tmp28 ;
  struct drm_master *__cil_tmp29 ;
  void *__cil_tmp30 ;
  struct _drm_i915_sarea *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  struct _drm_i915_sarea *__cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  struct intel_ring_buffer (*__cil_tmp35)[3U] ;
  struct intel_ring_buffer *__cil_tmp36 ;
  struct _drm_i915_sarea *__cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  struct intel_ring_buffer (*__cil_tmp39)[3U] ;
  struct intel_ring_buffer *__cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  struct intel_ring_buffer (*__cil_tmp42)[3U] ;
  struct intel_ring_buffer *__cil_tmp43 ;
  struct intel_ring_buffer *__cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  struct intel_ring_buffer (*__cil_tmp46)[3U] ;
  struct intel_ring_buffer *__cil_tmp47 ;
  struct intel_ring_buffer *__cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  int __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  struct workqueue_struct *__cil_tmp56 ;
  struct work_struct *__cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  spinlock_t *__cil_tmp59 ;
  u32 __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  int __cil_tmp62 ;
  long __cil_tmp63 ;
  int __cil_tmp64 ;
  int __cil_tmp65 ;
  int __cil_tmp66 ;
  long __cil_tmp67 ;
  u32 __cil_tmp68 ;
  spinlock_t *__cil_tmp69 ;
  struct workqueue_struct *__cil_tmp70 ;
  struct work_struct *__cil_tmp71 ;
  void *__cil_tmp72 ;
  void const volatile *__cil_tmp73 ;
  void const volatile *__cil_tmp74 ;

  {
  {
  dev = (struct drm_device *)arg;
  __cil_tmp17 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp17;
  ret = 0;
  __cil_tmp18 = & dev_priv->irq_received;
  atomic_inc(__cil_tmp18);
  de_ier = i915_read32(dev_priv, 278540U);
  __cil_tmp19 = de_ier & 2147483647U;
  i915_write32(dev_priv, 278540U, __cil_tmp19);
  __cil_tmp20 = dev_priv->regs;
  __cil_tmp21 = (void const volatile *)__cil_tmp20;
  __cil_tmp22 = __cil_tmp21 + 278540U;
  readl(__cil_tmp22);
  de_iir = i915_read32(dev_priv, 278536U);
  gt_iir = i915_read32(dev_priv, 278552U);
  pch_iir = i915_read32(dev_priv, 802824U);
  pm_iir = i915_read32(dev_priv, 278568U);
  }
  if (de_iir == 0U) {
    if (gt_iir == 0U) {
      if (pch_iir == 0U) {
        if (pm_iir == 0U) {
          goto done;
        } else {

        }
      } else {

      }
    } else {

    }
  } else {

  }
  ret = 1;
  {
  __cil_tmp23 = (struct drm_master *)0;
  __cil_tmp24 = (unsigned long )__cil_tmp23;
  __cil_tmp25 = dev->primary;
  __cil_tmp26 = __cil_tmp25->master;
  __cil_tmp27 = (unsigned long )__cil_tmp26;
  if (__cil_tmp27 != __cil_tmp24) {
    __cil_tmp28 = dev->primary;
    __cil_tmp29 = __cil_tmp28->master;
    __cil_tmp30 = __cil_tmp29->driver_priv;
    master_priv = (struct drm_i915_master_private *)__cil_tmp30;
    {
    __cil_tmp31 = (struct _drm_i915_sarea *)0;
    __cil_tmp32 = (unsigned long )__cil_tmp31;
    __cil_tmp33 = master_priv->sarea_priv;
    __cil_tmp34 = (unsigned long )__cil_tmp33;
    if (__cil_tmp34 != __cil_tmp32) {
      {
      __cil_tmp35 = & dev_priv->ring;
      __cil_tmp36 = (struct intel_ring_buffer *)__cil_tmp35;
      tmp = intel_read_status_page(__cil_tmp36, 33);
      __cil_tmp37 = master_priv->sarea_priv;
      __cil_tmp37->last_dispatch = (int )tmp;
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp38 = gt_iir & 17U;
  if (__cil_tmp38 != 0U) {
    {
    __cil_tmp39 = & dev_priv->ring;
    __cil_tmp40 = (struct intel_ring_buffer *)__cil_tmp39;
    notify_ring(dev, __cil_tmp40);
    }
  } else {

  }
  }
  {
  __cil_tmp41 = gt_iir & 4096U;
  if (__cil_tmp41 != 0U) {
    {
    __cil_tmp42 = & dev_priv->ring;
    __cil_tmp43 = (struct intel_ring_buffer *)__cil_tmp42;
    __cil_tmp44 = __cil_tmp43 + 1UL;
    notify_ring(dev, __cil_tmp44);
    }
  } else {

  }
  }
  {
  __cil_tmp45 = gt_iir & 4194304U;
  if (__cil_tmp45 != 0U) {
    {
    __cil_tmp46 = & dev_priv->ring;
    __cil_tmp47 = (struct intel_ring_buffer *)__cil_tmp46;
    __cil_tmp48 = __cil_tmp47 + 2UL;
    notify_ring(dev, __cil_tmp48);
    }
  } else {

  }
  }
  {
  __cil_tmp49 = de_iir & 536870912U;
  if (__cil_tmp49 != 0U) {
    {
    intel_opregion_gse_intr(dev);
    }
  } else {

  }
  }
  {
  __cil_tmp50 = de_iir & 8U;
  if (__cil_tmp50 != 0U) {
    {
    intel_prepare_page_flip(dev, 0);
    intel_finish_page_flip_plane(dev, 0);
    }
  } else {

  }
  }
  {
  __cil_tmp51 = de_iir & 256U;
  if (__cil_tmp51 != 0U) {
    {
    intel_prepare_page_flip(dev, 1);
    intel_finish_page_flip_plane(dev, 1);
    }
  } else {

  }
  }
  {
  __cil_tmp52 = (int )de_iir;
  if (__cil_tmp52 & 1) {
    {
    drm_handle_vblank(dev, 0);
    }
  } else {

  }
  }
  {
  __cil_tmp53 = de_iir & 32U;
  if (__cil_tmp53 != 0U) {
    {
    drm_handle_vblank(dev, 1);
    }
  } else {

  }
  }
  {
  __cil_tmp54 = de_iir & 268435456U;
  if (__cil_tmp54 != 0U) {
    {
    __cil_tmp55 = pch_iir & 15204352U;
    if (__cil_tmp55 != 0U) {
      {
      __cil_tmp56 = dev_priv->wq;
      __cil_tmp57 = & dev_priv->hotplug_work;
      queue_work(__cil_tmp56, __cil_tmp57);
      }
    } else {

    }
    }
    {
    pch_irq_handler(dev);
    }
  } else {

  }
  }
  {
  __cil_tmp58 = pm_iir & 112U;
  if (__cil_tmp58 != 0U) {
    {
    __cil_tmp59 = & dev_priv->rps_lock;
    tmp___0 = spinlock_check(__cil_tmp59);
    flags = _raw_spin_lock_irqsave(tmp___0);
    __cil_tmp60 = dev_priv->pm_iir;
    __cil_tmp61 = __cil_tmp60 & pm_iir;
    __ret_warn_on = __cil_tmp61 != 0U;
    __cil_tmp62 = __ret_warn_on != 0;
    __cil_tmp63 = (long )__cil_tmp62;
    tmp___1 = __builtin_expect(__cil_tmp63, 0L);
    }
    if (tmp___1 != 0L) {
      {
      __cil_tmp64 = (int const )540;
      __cil_tmp65 = (int )__cil_tmp64;
      warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_irq.c.p",
                        __cil_tmp65, "Missed a PM interrupt\n");
      }
    } else {

    }
    {
    __cil_tmp66 = __ret_warn_on != 0;
    __cil_tmp67 = (long )__cil_tmp66;
    __builtin_expect(__cil_tmp67, 0L);
    i915_write32(dev_priv, 278564U, pm_iir);
    __cil_tmp68 = dev_priv->pm_iir;
    dev_priv->pm_iir = __cil_tmp68 | pm_iir;
    __cil_tmp69 = & dev_priv->rps_lock;
    spin_unlock_irqrestore(__cil_tmp69, flags);
    __cil_tmp70 = dev_priv->wq;
    __cil_tmp71 = & dev_priv->rps_work;
    queue_work(__cil_tmp70, __cil_tmp71);
    }
  } else {

  }
  }
  {
  i915_write32(dev_priv, 802824U, pch_iir);
  i915_write32(dev_priv, 278552U, gt_iir);
  i915_write32(dev_priv, 278536U, de_iir);
  i915_write32(dev_priv, 278568U, pm_iir);
  }
  done:
  {
  i915_write32(dev_priv, 278540U, de_ier);
  __cil_tmp72 = dev_priv->regs;
  __cil_tmp73 = (void const volatile *)__cil_tmp72;
  __cil_tmp74 = __cil_tmp73 + 278540U;
  readl(__cil_tmp74);
  }
  return ((irqreturn_t )ret);
}
}
static irqreturn_t ironlake_irq_handler(int irq , void *arg )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  int ret ;
  u32 de_iir ;
  u32 gt_iir ;
  u32 de_ier ;
  u32 pch_iir ;
  u32 pm_iir ;
  u32 hotplug_mask ;
  struct drm_i915_master_private *master_priv ;
  u32 bsd_usr_interrupt ;
  u32 tmp ;
  u32 tmp___0 ;
  unsigned long flags ;
  raw_spinlock_t *tmp___1 ;
  int __ret_warn_on ;
  long tmp___2 ;
  void *__cil_tmp20 ;
  atomic_t *__cil_tmp21 ;
  void *__cil_tmp22 ;
  struct drm_i915_private *__cil_tmp23 ;
  struct intel_device_info const *__cil_tmp24 ;
  u8 __cil_tmp25 ;
  unsigned char __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  void *__cil_tmp29 ;
  void const volatile *__cil_tmp30 ;
  void const volatile *__cil_tmp31 ;
  void *__cil_tmp32 ;
  struct drm_i915_private *__cil_tmp33 ;
  struct intel_device_info const *__cil_tmp34 ;
  u8 __cil_tmp35 ;
  unsigned char __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  void *__cil_tmp38 ;
  struct drm_i915_private *__cil_tmp39 ;
  enum intel_pch __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  struct drm_master *__cil_tmp42 ;
  unsigned long __cil_tmp43 ;
  struct drm_minor *__cil_tmp44 ;
  struct drm_master *__cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  struct drm_minor *__cil_tmp47 ;
  struct drm_master *__cil_tmp48 ;
  void *__cil_tmp49 ;
  struct _drm_i915_sarea *__cil_tmp50 ;
  unsigned long __cil_tmp51 ;
  struct _drm_i915_sarea *__cil_tmp52 ;
  unsigned long __cil_tmp53 ;
  struct intel_ring_buffer (*__cil_tmp54)[3U] ;
  struct intel_ring_buffer *__cil_tmp55 ;
  struct _drm_i915_sarea *__cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  struct intel_ring_buffer (*__cil_tmp58)[3U] ;
  struct intel_ring_buffer *__cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  struct intel_ring_buffer (*__cil_tmp61)[3U] ;
  struct intel_ring_buffer *__cil_tmp62 ;
  struct intel_ring_buffer *__cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  struct intel_ring_buffer (*__cil_tmp65)[3U] ;
  struct intel_ring_buffer *__cil_tmp66 ;
  struct intel_ring_buffer *__cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  unsigned int __cil_tmp72 ;
  unsigned int __cil_tmp73 ;
  unsigned int __cil_tmp74 ;
  struct workqueue_struct *__cil_tmp75 ;
  struct work_struct *__cil_tmp76 ;
  unsigned int __cil_tmp77 ;
  u16 __cil_tmp78 ;
  int __cil_tmp79 ;
  u16 __cil_tmp80 ;
  void *__cil_tmp81 ;
  struct drm_i915_private *__cil_tmp82 ;
  struct intel_device_info const *__cil_tmp83 ;
  u8 __cil_tmp84 ;
  unsigned char __cil_tmp85 ;
  unsigned int __cil_tmp86 ;
  unsigned int __cil_tmp87 ;
  spinlock_t *__cil_tmp88 ;
  u32 __cil_tmp89 ;
  unsigned int __cil_tmp90 ;
  int __cil_tmp91 ;
  long __cil_tmp92 ;
  int __cil_tmp93 ;
  int __cil_tmp94 ;
  int __cil_tmp95 ;
  long __cil_tmp96 ;
  u32 __cil_tmp97 ;
  spinlock_t *__cil_tmp98 ;
  struct workqueue_struct *__cil_tmp99 ;
  struct work_struct *__cil_tmp100 ;
  void *__cil_tmp101 ;
  void const volatile *__cil_tmp102 ;
  void const volatile *__cil_tmp103 ;

  {
  {
  dev = (struct drm_device *)arg;
  __cil_tmp20 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp20;
  ret = 0;
  bsd_usr_interrupt = 32U;
  __cil_tmp21 = & dev_priv->irq_received;
  atomic_inc(__cil_tmp21);
  }
  {
  __cil_tmp22 = dev->dev_private;
  __cil_tmp23 = (struct drm_i915_private *)__cil_tmp22;
  __cil_tmp24 = __cil_tmp23->info;
  __cil_tmp25 = __cil_tmp24->gen;
  __cil_tmp26 = (unsigned char )__cil_tmp25;
  __cil_tmp27 = (unsigned int )__cil_tmp26;
  if (__cil_tmp27 == 6U) {
    bsd_usr_interrupt = 4096U;
  } else {

  }
  }
  {
  de_ier = i915_read32(dev_priv, 278540U);
  __cil_tmp28 = de_ier & 2147483647U;
  i915_write32(dev_priv, 278540U, __cil_tmp28);
  __cil_tmp29 = dev_priv->regs;
  __cil_tmp30 = (void const volatile *)__cil_tmp29;
  __cil_tmp31 = __cil_tmp30 + 278540U;
  readl(__cil_tmp31);
  de_iir = i915_read32(dev_priv, 278536U);
  gt_iir = i915_read32(dev_priv, 278552U);
  pch_iir = i915_read32(dev_priv, 802824U);
  pm_iir = i915_read32(dev_priv, 278568U);
  }
  if (de_iir == 0U) {
    if (gt_iir == 0U) {
      if (pch_iir == 0U) {
        {
        __cil_tmp32 = dev->dev_private;
        __cil_tmp33 = (struct drm_i915_private *)__cil_tmp32;
        __cil_tmp34 = __cil_tmp33->info;
        __cil_tmp35 = __cil_tmp34->gen;
        __cil_tmp36 = (unsigned char )__cil_tmp35;
        __cil_tmp37 = (unsigned int )__cil_tmp36;
        if (__cil_tmp37 != 6U) {
          goto done;
        } else
        if (pm_iir == 0U) {
          goto done;
        } else {

        }
        }
      } else {

      }
    } else {

    }
  } else {

  }
  {
  __cil_tmp38 = dev->dev_private;
  __cil_tmp39 = (struct drm_i915_private *)__cil_tmp38;
  __cil_tmp40 = __cil_tmp39->pch_type;
  __cil_tmp41 = (unsigned int )__cil_tmp40;
  if (__cil_tmp41 == 1U) {
    hotplug_mask = 15204352U;
  } else {
    hotplug_mask = 3840U;
  }
  }
  ret = 1;
  {
  __cil_tmp42 = (struct drm_master *)0;
  __cil_tmp43 = (unsigned long )__cil_tmp42;
  __cil_tmp44 = dev->primary;
  __cil_tmp45 = __cil_tmp44->master;
  __cil_tmp46 = (unsigned long )__cil_tmp45;
  if (__cil_tmp46 != __cil_tmp43) {
    __cil_tmp47 = dev->primary;
    __cil_tmp48 = __cil_tmp47->master;
    __cil_tmp49 = __cil_tmp48->driver_priv;
    master_priv = (struct drm_i915_master_private *)__cil_tmp49;
    {
    __cil_tmp50 = (struct _drm_i915_sarea *)0;
    __cil_tmp51 = (unsigned long )__cil_tmp50;
    __cil_tmp52 = master_priv->sarea_priv;
    __cil_tmp53 = (unsigned long )__cil_tmp52;
    if (__cil_tmp53 != __cil_tmp51) {
      {
      __cil_tmp54 = & dev_priv->ring;
      __cil_tmp55 = (struct intel_ring_buffer *)__cil_tmp54;
      tmp = intel_read_status_page(__cil_tmp55, 33);
      __cil_tmp56 = master_priv->sarea_priv;
      __cil_tmp56->last_dispatch = (int )tmp;
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp57 = gt_iir & 17U;
  if (__cil_tmp57 != 0U) {
    {
    __cil_tmp58 = & dev_priv->ring;
    __cil_tmp59 = (struct intel_ring_buffer *)__cil_tmp58;
    notify_ring(dev, __cil_tmp59);
    }
  } else {

  }
  }
  {
  __cil_tmp60 = gt_iir & bsd_usr_interrupt;
  if (__cil_tmp60 != 0U) {
    {
    __cil_tmp61 = & dev_priv->ring;
    __cil_tmp62 = (struct intel_ring_buffer *)__cil_tmp61;
    __cil_tmp63 = __cil_tmp62 + 1UL;
    notify_ring(dev, __cil_tmp63);
    }
  } else {

  }
  }
  {
  __cil_tmp64 = gt_iir & 4194304U;
  if (__cil_tmp64 != 0U) {
    {
    __cil_tmp65 = & dev_priv->ring;
    __cil_tmp66 = (struct intel_ring_buffer *)__cil_tmp65;
    __cil_tmp67 = __cil_tmp66 + 2UL;
    notify_ring(dev, __cil_tmp67);
    }
  } else {

  }
  }
  {
  __cil_tmp68 = de_iir & 262144U;
  if (__cil_tmp68 != 0U) {
    {
    intel_opregion_gse_intr(dev);
    }
  } else {

  }
  }
  {
  __cil_tmp69 = de_iir & 67108864U;
  if (__cil_tmp69 != 0U) {
    {
    intel_prepare_page_flip(dev, 0);
    intel_finish_page_flip_plane(dev, 0);
    }
  } else {

  }
  }
  {
  __cil_tmp70 = de_iir & 134217728U;
  if (__cil_tmp70 != 0U) {
    {
    intel_prepare_page_flip(dev, 1);
    intel_finish_page_flip_plane(dev, 1);
    }
  } else {

  }
  }
  {
  __cil_tmp71 = de_iir & 128U;
  if (__cil_tmp71 != 0U) {
    {
    drm_handle_vblank(dev, 0);
    }
  } else {

  }
  }
  {
  __cil_tmp72 = de_iir & 32768U;
  if (__cil_tmp72 != 0U) {
    {
    drm_handle_vblank(dev, 1);
    }
  } else {

  }
  }
  {
  __cil_tmp73 = de_iir & 2097152U;
  if (__cil_tmp73 != 0U) {
    {
    __cil_tmp74 = pch_iir & hotplug_mask;
    if (__cil_tmp74 != 0U) {
      {
      __cil_tmp75 = dev_priv->wq;
      __cil_tmp76 = & dev_priv->hotplug_work;
      queue_work(__cil_tmp75, __cil_tmp76);
      }
    } else {

    }
    }
    {
    pch_irq_handler(dev);
    }
  } else {

  }
  }
  {
  __cil_tmp77 = de_iir & 33554432U;
  if (__cil_tmp77 != 0U) {
    {
    tmp___0 = i915_read32(dev_priv, 70020U);
    __cil_tmp78 = (u16 )tmp___0;
    __cil_tmp79 = (int )__cil_tmp78;
    __cil_tmp80 = (u16 )__cil_tmp79;
    i915_write16(dev_priv, 70020U, __cil_tmp80);
    i915_handle_rps_change(dev);
    }
  } else {

  }
  }
  {
  __cil_tmp81 = dev->dev_private;
  __cil_tmp82 = (struct drm_i915_private *)__cil_tmp81;
  __cil_tmp83 = __cil_tmp82->info;
  __cil_tmp84 = __cil_tmp83->gen;
  __cil_tmp85 = (unsigned char )__cil_tmp84;
  __cil_tmp86 = (unsigned int )__cil_tmp85;
  if (__cil_tmp86 == 6U) {
    {
    __cil_tmp87 = pm_iir & 112U;
    if (__cil_tmp87 != 0U) {
      {
      __cil_tmp88 = & dev_priv->rps_lock;
      tmp___1 = spinlock_check(__cil_tmp88);
      flags = _raw_spin_lock_irqsave(tmp___1);
      __cil_tmp89 = dev_priv->pm_iir;
      __cil_tmp90 = __cil_tmp89 & pm_iir;
      __ret_warn_on = __cil_tmp90 != 0U;
      __cil_tmp91 = __ret_warn_on != 0;
      __cil_tmp92 = (long )__cil_tmp91;
      tmp___2 = __builtin_expect(__cil_tmp92, 0L);
      }
      if (tmp___2 != 0L) {
        {
        __cil_tmp93 = (int const )653;
        __cil_tmp94 = (int )__cil_tmp93;
        warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_irq.c.p",
                          __cil_tmp94, "Missed a PM interrupt\n");
        }
      } else {

      }
      {
      __cil_tmp95 = __ret_warn_on != 0;
      __cil_tmp96 = (long )__cil_tmp95;
      __builtin_expect(__cil_tmp96, 0L);
      i915_write32(dev_priv, 278564U, pm_iir);
      __cil_tmp97 = dev_priv->pm_iir;
      dev_priv->pm_iir = __cil_tmp97 | pm_iir;
      __cil_tmp98 = & dev_priv->rps_lock;
      spin_unlock_irqrestore(__cil_tmp98, flags);
      __cil_tmp99 = dev_priv->wq;
      __cil_tmp100 = & dev_priv->rps_work;
      queue_work(__cil_tmp99, __cil_tmp100);
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  i915_write32(dev_priv, 802824U, pch_iir);
  i915_write32(dev_priv, 278552U, gt_iir);
  i915_write32(dev_priv, 278536U, de_iir);
  i915_write32(dev_priv, 278568U, pm_iir);
  }
  done:
  {
  i915_write32(dev_priv, 278540U, de_ier);
  __cil_tmp101 = dev_priv->regs;
  __cil_tmp102 = (void const volatile *)__cil_tmp101;
  __cil_tmp103 = __cil_tmp102 + 278540U;
  readl(__cil_tmp103);
  }
  return ((irqreturn_t )ret);
}
}
static void i915_error_work_func(struct work_struct *work )
{ drm_i915_private_t *dev_priv ;
  struct work_struct const *__mptr ;
  struct drm_device *dev ;
  char *error_event[2U] ;
  char *reset_event[2U] ;
  char *reset_done_event[2U] ;
  int tmp ;
  int tmp___0 ;
  drm_i915_private_t *__cil_tmp10 ;
  struct drm_minor *__cil_tmp11 ;
  struct kobject *__cil_tmp12 ;
  enum kobject_action __cil_tmp13 ;
  char **__cil_tmp14 ;
  atomic_t *__cil_tmp15 ;
  atomic_t const *__cil_tmp16 ;
  struct drm_minor *__cil_tmp17 ;
  struct kobject *__cil_tmp18 ;
  enum kobject_action __cil_tmp19 ;
  char **__cil_tmp20 ;
  u8 __cil_tmp21 ;
  atomic_t *__cil_tmp22 ;
  struct drm_minor *__cil_tmp23 ;
  struct kobject *__cil_tmp24 ;
  enum kobject_action __cil_tmp25 ;
  char **__cil_tmp26 ;
  struct completion *__cil_tmp27 ;

  {
  {
  __mptr = (struct work_struct const *)work;
  __cil_tmp10 = (drm_i915_private_t *)__mptr;
  dev_priv = __cil_tmp10 + 1152921504606844208UL;
  dev = dev_priv->dev;
  error_event[0] = (char *)"ERROR=1";
  error_event[1] = (char *)0;
  reset_event[0] = (char *)"RESET=1";
  reset_event[1] = (char *)0;
  reset_done_event[0] = (char *)"ERROR=0";
  reset_done_event[1] = (char *)0;
  __cil_tmp11 = dev->primary;
  __cil_tmp12 = & __cil_tmp11->kdev.kobj;
  __cil_tmp13 = (enum kobject_action )2;
  __cil_tmp14 = (char **)(& error_event);
  kobject_uevent_env(__cil_tmp12, __cil_tmp13, __cil_tmp14);
  __cil_tmp15 = & dev_priv->mm.wedged;
  __cil_tmp16 = (atomic_t const *)__cil_tmp15;
  tmp___0 = atomic_read(__cil_tmp16);
  }
  if (tmp___0 != 0) {
    {
    drm_ut_debug_printk(2U, "drm", "i915_error_work_func", "resetting chip\n");
    __cil_tmp17 = dev->primary;
    __cil_tmp18 = & __cil_tmp17->kdev.kobj;
    __cil_tmp19 = (enum kobject_action )2;
    __cil_tmp20 = (char **)(& reset_event);
    kobject_uevent_env(__cil_tmp18, __cil_tmp19, __cil_tmp20);
    __cil_tmp21 = (u8 )4;
    tmp = i915_reset(dev, __cil_tmp21);
    }
    if (tmp == 0) {
      {
      __cil_tmp22 = & dev_priv->mm.wedged;
      atomic_set(__cil_tmp22, 0);
      __cil_tmp23 = dev->primary;
      __cil_tmp24 = & __cil_tmp23->kdev.kobj;
      __cil_tmp25 = (enum kobject_action )2;
      __cil_tmp26 = (char **)(& reset_done_event);
      kobject_uevent_env(__cil_tmp24, __cil_tmp25, __cil_tmp26);
      }
    } else {

    }
    {
    __cil_tmp27 = & dev_priv->error_completion;
    complete_all(__cil_tmp27);
    }
  } else {

  }
  return;
}
}
static struct drm_i915_error_object *i915_error_object_create(struct drm_i915_private *dev_priv ,
                                                              struct drm_i915_gem_object *src )
{ struct drm_i915_error_object *dst ;
  int page ;
  int page_count___0 ;
  u32 reloc_offset ;
  void *tmp ;
  unsigned long flags ;
  void *s ;
  void *d ;
  int tmp___0 ;
  int tmp___1 ;
  struct drm_i915_gem_object *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct page **__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct page **__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  size_t __cil_tmp20 ;
  size_t __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  struct drm_i915_error_object *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  void *__cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  struct io_mapping *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  void const volatile *__cil_tmp33 ;
  u32 *__cil_tmp34 ;
  void const *__cil_tmp35 ;
  void const *__cil_tmp36 ;

  {
  {
  __cil_tmp13 = (struct drm_i915_gem_object *)0;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = (unsigned long )src;
  if (__cil_tmp15 == __cil_tmp14) {
    return ((struct drm_i915_error_object *)0);
  } else {
    {
    __cil_tmp16 = (struct page **)0;
    __cil_tmp17 = (unsigned long )__cil_tmp16;
    __cil_tmp18 = src->pages;
    __cil_tmp19 = (unsigned long )__cil_tmp18;
    if (__cil_tmp19 == __cil_tmp17) {
      return ((struct drm_i915_error_object *)0);
    } else {

    }
    }
  }
  }
  {
  __cil_tmp20 = src->base.size;
  __cil_tmp21 = __cil_tmp20 / 4096UL;
  page_count___0 = (int )__cil_tmp21;
  __cil_tmp22 = (unsigned long )page_count___0;
  __cil_tmp23 = __cil_tmp22 + 1UL;
  __cil_tmp24 = __cil_tmp23 * 8UL;
  tmp = kmalloc(__cil_tmp24, 32U);
  dst = (struct drm_i915_error_object *)tmp;
  }
  {
  __cil_tmp25 = (struct drm_i915_error_object *)0;
  __cil_tmp26 = (unsigned long )__cil_tmp25;
  __cil_tmp27 = (unsigned long )dst;
  if (__cil_tmp27 == __cil_tmp26) {
    return ((struct drm_i915_error_object *)0);
  } else {

  }
  }
  reloc_offset = src->gtt_offset;
  page = 0;
  goto ldv_37757;
  ldv_37756:
  {
  d = kmalloc(4096UL, 32U);
  }
  {
  __cil_tmp28 = (void *)0;
  __cil_tmp29 = (unsigned long )__cil_tmp28;
  __cil_tmp30 = (unsigned long )d;
  if (__cil_tmp30 == __cil_tmp29) {
    goto unwind;
  } else {

  }
  }
  {
  flags = arch_local_irq_save();
  trace_hardirqs_off();
  __cil_tmp31 = dev_priv->mm.gtt_mapping;
  __cil_tmp32 = (unsigned long )reloc_offset;
  s = io_mapping_map_atomic_wc(__cil_tmp31, __cil_tmp32);
  __cil_tmp33 = (void const volatile *)s;
  memcpy_fromio(d, __cil_tmp33, 4096UL);
  io_mapping_unmap_atomic(s);
  tmp___0 = arch_irqs_disabled_flags(flags);
  }
  if (tmp___0 != 0) {
    {
    arch_local_irq_restore(flags);
    trace_hardirqs_off();
    }
  } else {
    {
    trace_hardirqs_on();
    arch_local_irq_restore(flags);
    }
  }
  dst->pages[page] = (u32 *)d;
  reloc_offset = reloc_offset + 4096U;
  page = page + 1;
  ldv_37757: ;
  if (page < page_count___0) {
    goto ldv_37756;
  } else {
    goto ldv_37758;
  }
  ldv_37758:
  dst->page_count = page_count___0;
  dst->gtt_offset = src->gtt_offset;
  return (dst);
  unwind: ;
  goto ldv_37760;
  ldv_37759:
  {
  __cil_tmp34 = dst->pages[page];
  __cil_tmp35 = (void const *)__cil_tmp34;
  kfree(__cil_tmp35);
  }
  ldv_37760:
  tmp___1 = page;
  page = page - 1;
  if (tmp___1 != 0) {
    goto ldv_37759;
  } else {
    goto ldv_37761;
  }
  ldv_37761:
  {
  __cil_tmp36 = (void const *)dst;
  kfree(__cil_tmp36);
  }
  return ((struct drm_i915_error_object *)0);
}
}
static void i915_error_object_free(struct drm_i915_error_object *obj )
{ int page ;
  struct drm_i915_error_object *__cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  u32 *__cil_tmp6 ;
  void const *__cil_tmp7 ;
  int __cil_tmp8 ;
  void const *__cil_tmp9 ;

  {
  {
  __cil_tmp3 = (struct drm_i915_error_object *)0;
  __cil_tmp4 = (unsigned long )__cil_tmp3;
  __cil_tmp5 = (unsigned long )obj;
  if (__cil_tmp5 == __cil_tmp4) {
    return;
  } else {

  }
  }
  page = 0;
  goto ldv_37767;
  ldv_37766:
  {
  __cil_tmp6 = obj->pages[page];
  __cil_tmp7 = (void const *)__cil_tmp6;
  kfree(__cil_tmp7);
  page = page + 1;
  }
  ldv_37767: ;
  {
  __cil_tmp8 = obj->page_count;
  if (__cil_tmp8 > page) {
    goto ldv_37766;
  } else {
    goto ldv_37768;
  }
  }
  ldv_37768:
  {
  __cil_tmp9 = (void const *)obj;
  kfree(__cil_tmp9);
  }
  return;
}
}
static void i915_error_state_free(struct drm_device *dev , struct drm_i915_error_state *error )
{ int i ;
  struct drm_i915_error_object *__cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  struct drm_i915_error_object *__cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  struct drm_i915_error_buffer *__cil_tmp8 ;
  void const *__cil_tmp9 ;
  struct intel_overlay_error_state *__cil_tmp10 ;
  void const *__cil_tmp11 ;
  void const *__cil_tmp12 ;

  {
  i = 0;
  goto ldv_37777;
  ldv_37776:
  {
  __cil_tmp4 = error->batchbuffer[i];
  i915_error_object_free(__cil_tmp4);
  i = i + 1;
  }
  ldv_37777: ;
  {
  __cil_tmp5 = (unsigned int )i;
  if (__cil_tmp5 <= 2U) {
    goto ldv_37776;
  } else {
    goto ldv_37778;
  }
  }
  ldv_37778:
  i = 0;
  goto ldv_37782;
  ldv_37781:
  {
  __cil_tmp6 = error->ringbuffer[i];
  i915_error_object_free(__cil_tmp6);
  i = i + 1;
  }
  ldv_37782: ;
  {
  __cil_tmp7 = (unsigned int )i;
  if (__cil_tmp7 <= 2U) {
    goto ldv_37781;
  } else {
    goto ldv_37783;
  }
  }
  ldv_37783:
  {
  __cil_tmp8 = error->active_bo;
  __cil_tmp9 = (void const *)__cil_tmp8;
  kfree(__cil_tmp9);
  __cil_tmp10 = error->overlay;
  __cil_tmp11 = (void const *)__cil_tmp10;
  kfree(__cil_tmp11);
  __cil_tmp12 = (void const *)error;
  kfree(__cil_tmp12);
  }
  return;
}
}
static u32 capture_bo_list(struct drm_i915_error_buffer *err , int count , struct list_head *head )
{ struct drm_i915_gem_object *obj ;
  int i ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  struct list_head *__cil_tmp8 ;
  struct drm_i915_gem_object *__cil_tmp9 ;
  size_t __cil_tmp10 ;
  int __cil_tmp11 ;
  unsigned char __cil_tmp12 ;
  int __cil_tmp13 ;
  uint32_t __cil_tmp14 ;
  unsigned char *__cil_tmp15 ;
  unsigned char *__cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  int __cil_tmp19 ;
  struct intel_ring_buffer *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  struct intel_ring_buffer *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  struct intel_ring_buffer *__cil_tmp24 ;
  enum intel_ring_id __cil_tmp25 ;
  struct list_head *__cil_tmp26 ;
  struct drm_i915_gem_object *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  struct list_head *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;

  {
  i = 0;
  __cil_tmp8 = head->next;
  __mptr = (struct list_head const *)__cil_tmp8;
  __cil_tmp9 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp9 + 1152921504606846800UL;
  goto ldv_37797;
  ldv_37796:
  __cil_tmp10 = obj->base.size;
  err->size = (u32 )__cil_tmp10;
  __cil_tmp11 = obj->base.name;
  err->name = (u32 )__cil_tmp11;
  err->seqno = obj->last_rendering_seqno;
  err->gtt_offset = obj->gtt_offset;
  err->read_domains = obj->base.read_domains;
  err->write_domain = obj->base.write_domain;
  err->fence_reg = obj->fence_reg;
  err->pinned = (signed char)0;
  {
  __cil_tmp12 = obj->pin_count;
  __cil_tmp13 = (int )__cil_tmp12;
  if (__cil_tmp13 > 0) {
    err->pinned = (signed char)1;
  } else {

  }
  }
  {
  __cil_tmp14 = obj->user_pin_count;
  if (__cil_tmp14 != 0U) {
    err->pinned = (signed char)-1;
  } else {

  }
  }
  err->tiling = obj->tiling_mode;
  err->dirty = obj->dirty;
  __cil_tmp15 = (unsigned char *)obj;
  __cil_tmp16 = __cil_tmp15 + 225UL;
  __cil_tmp17 = *__cil_tmp16;
  __cil_tmp18 = (unsigned int )__cil_tmp17;
  __cil_tmp19 = __cil_tmp18 != 0U;
  err->purgeable = (unsigned char )__cil_tmp19;
  {
  __cil_tmp20 = (struct intel_ring_buffer *)0;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  __cil_tmp22 = obj->ring;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  if (__cil_tmp23 != __cil_tmp21) {
    __cil_tmp24 = obj->ring;
    __cil_tmp25 = __cil_tmp24->id;
    err->ring = (unsigned char )__cil_tmp25;
  } else {
    err->ring = (unsigned char)0;
  }
  }
  err->cache_level = obj->cache_level;
  i = i + 1;
  if (i == count) {
    goto ldv_37795;
  } else {

  }
  err = err + 1;
  __cil_tmp26 = obj->mm_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp26;
  __cil_tmp27 = (struct drm_i915_gem_object *)__mptr___0;
  obj = __cil_tmp27 + 1152921504606846800UL;
  ldv_37797: ;
  {
  __cil_tmp28 = (unsigned long )head;
  __cil_tmp29 = & obj->mm_list;
  __cil_tmp30 = (unsigned long )__cil_tmp29;
  if (__cil_tmp30 != __cil_tmp28) {
    goto ldv_37796;
  } else {
    goto ldv_37795;
  }
  }
  ldv_37795: ;
  return ((u32 )i);
}
}
static void i915_gem_record_fences(struct drm_device *dev , struct drm_i915_error_state *error )
{ struct drm_i915_private *dev_priv ;
  int i ;
  u32 tmp ;
  u32 tmp___0 ;
  void *__cil_tmp7 ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  u8 __cil_tmp11 ;
  int __cil_tmp12 ;
  void *__cil_tmp13 ;
  struct drm_i915_private *__cil_tmp14 ;
  struct intel_device_info const *__cil_tmp15 ;
  u8 __cil_tmp16 ;
  int __cil_tmp17 ;
  void *__cil_tmp18 ;
  struct drm_i915_private *__cil_tmp19 ;
  struct intel_device_info const *__cil_tmp20 ;
  u8 __cil_tmp21 ;
  int __cil_tmp22 ;
  void *__cil_tmp23 ;
  struct drm_i915_private *__cil_tmp24 ;
  struct intel_device_info const *__cil_tmp25 ;
  u8 __cil_tmp26 ;
  int __cil_tmp27 ;
  void *__cil_tmp28 ;
  struct drm_i915_private *__cil_tmp29 ;
  struct intel_device_info const *__cil_tmp30 ;
  u8 __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  u32 __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  u32 __cil_tmp38 ;
  int __cil_tmp39 ;
  void *__cil_tmp40 ;
  struct drm_i915_private *__cil_tmp41 ;
  struct intel_device_info const *__cil_tmp42 ;
  unsigned char *__cil_tmp43 ;
  unsigned char *__cil_tmp44 ;
  unsigned char __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  void *__cil_tmp47 ;
  struct drm_i915_private *__cil_tmp48 ;
  struct intel_device_info const *__cil_tmp49 ;
  unsigned char *__cil_tmp50 ;
  unsigned char *__cil_tmp51 ;
  unsigned char __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  int __cil_tmp54 ;
  int __cil_tmp55 ;
  u32 __cil_tmp56 ;
  int __cil_tmp57 ;
  int __cil_tmp58 ;
  u32 __cil_tmp59 ;

  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  {
  __cil_tmp8 = dev->dev_private;
  __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
  __cil_tmp10 = __cil_tmp9->info;
  __cil_tmp11 = __cil_tmp10->gen;
  __cil_tmp12 = (int )__cil_tmp11;
  if (__cil_tmp12 == 6) {
    goto case_6;
  } else {
    {
    __cil_tmp13 = dev->dev_private;
    __cil_tmp14 = (struct drm_i915_private *)__cil_tmp13;
    __cil_tmp15 = __cil_tmp14->info;
    __cil_tmp16 = __cil_tmp15->gen;
    __cil_tmp17 = (int )__cil_tmp16;
    if (__cil_tmp17 == 5) {
      goto case_5;
    } else {
      {
      __cil_tmp18 = dev->dev_private;
      __cil_tmp19 = (struct drm_i915_private *)__cil_tmp18;
      __cil_tmp20 = __cil_tmp19->info;
      __cil_tmp21 = __cil_tmp20->gen;
      __cil_tmp22 = (int )__cil_tmp21;
      if (__cil_tmp22 == 4) {
        goto case_4;
      } else {
        {
        __cil_tmp23 = dev->dev_private;
        __cil_tmp24 = (struct drm_i915_private *)__cil_tmp23;
        __cil_tmp25 = __cil_tmp24->info;
        __cil_tmp26 = __cil_tmp25->gen;
        __cil_tmp27 = (int )__cil_tmp26;
        if (__cil_tmp27 == 3) {
          goto case_3;
        } else {
          {
          __cil_tmp28 = dev->dev_private;
          __cil_tmp29 = (struct drm_i915_private *)__cil_tmp28;
          __cil_tmp30 = __cil_tmp29->info;
          __cil_tmp31 = __cil_tmp30->gen;
          __cil_tmp32 = (int )__cil_tmp31;
          if (__cil_tmp32 == 2) {
            goto case_2;
          } else
          if (0) {
            case_6:
            i = 0;
            goto ldv_37806;
            ldv_37805:
            {
            __cil_tmp33 = i + 131072;
            __cil_tmp34 = __cil_tmp33 * 8;
            __cil_tmp35 = (u32 )__cil_tmp34;
            error->fence[i] = i915_read64(dev_priv, __cil_tmp35);
            i = i + 1;
            }
            ldv_37806: ;
            if (i <= 15) {
              goto ldv_37805;
            } else {
              goto ldv_37807;
            }
            ldv_37807: ;
            goto ldv_37808;
            case_5: ;
            case_4:
            i = 0;
            goto ldv_37812;
            ldv_37811:
            {
            __cil_tmp36 = i + 1536;
            __cil_tmp37 = __cil_tmp36 * 8;
            __cil_tmp38 = (u32 )__cil_tmp37;
            error->fence[i] = i915_read64(dev_priv, __cil_tmp38);
            i = i + 1;
            }
            ldv_37812: ;
            if (i <= 15) {
              goto ldv_37811;
            } else {
              goto ldv_37813;
            }
            ldv_37813: ;
            goto ldv_37808;
            case_3: ;
            {
            __cil_tmp39 = dev->pci_device;
            if (__cil_tmp39 == 10098) {
              goto _L;
            } else {
              {
              __cil_tmp40 = dev->dev_private;
              __cil_tmp41 = (struct drm_i915_private *)__cil_tmp40;
              __cil_tmp42 = __cil_tmp41->info;
              __cil_tmp43 = (unsigned char *)__cil_tmp42;
              __cil_tmp44 = __cil_tmp43 + 1UL;
              __cil_tmp45 = *__cil_tmp44;
              __cil_tmp46 = (unsigned int )__cil_tmp45;
              if (__cil_tmp46 != 0U) {
                goto _L;
              } else {
                {
                __cil_tmp47 = dev->dev_private;
                __cil_tmp48 = (struct drm_i915_private *)__cil_tmp47;
                __cil_tmp49 = __cil_tmp48->info;
                __cil_tmp50 = (unsigned char *)__cil_tmp49;
                __cil_tmp51 = __cil_tmp50 + 1UL;
                __cil_tmp52 = *__cil_tmp51;
                __cil_tmp53 = (unsigned int )__cil_tmp52;
                if (__cil_tmp53 != 0U) {
                  _L:
                  i = 0;
                  goto ldv_37816;
                  ldv_37815:
                  {
                  __cil_tmp54 = i + 3072;
                  __cil_tmp55 = __cil_tmp54 * 4;
                  __cil_tmp56 = (u32 )__cil_tmp55;
                  tmp = i915_read32(dev_priv, __cil_tmp56);
                  error->fence[i + 8] = (u64 )tmp;
                  i = i + 1;
                  }
                  ldv_37816: ;
                  if (i <= 7) {
                    goto ldv_37815;
                  } else {
                    goto ldv_37817;
                  }
                  ldv_37817: ;
                } else {

                }
                }
              }
              }
            }
            }
            case_2:
            i = 0;
            goto ldv_37820;
            ldv_37819:
            {
            __cil_tmp57 = i + 2048;
            __cil_tmp58 = __cil_tmp57 * 4;
            __cil_tmp59 = (u32 )__cil_tmp58;
            tmp___0 = i915_read32(dev_priv, __cil_tmp59);
            error->fence[i] = (u64 )tmp___0;
            i = i + 1;
            }
            ldv_37820: ;
            if (i <= 7) {
              goto ldv_37819;
            } else {
              goto ldv_37821;
            }
            ldv_37821: ;
            goto ldv_37808;
          } else {

          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_37808: ;
  return;
}
}
static struct drm_i915_error_object *i915_error_first_batchbuffer(struct drm_i915_private *dev_priv ,
                                                                  struct intel_ring_buffer *ring )
{ struct drm_i915_gem_object *obj ;
  u32 seqno ;
  struct list_head const *__mptr ;
  bool tmp ;
  struct drm_i915_error_object *tmp___0 ;
  struct list_head const *__mptr___0 ;
  u32 (*__cil_tmp9)(struct intel_ring_buffer * ) ;
  unsigned long __cil_tmp10 ;
  u32 (*__cil_tmp11)(struct intel_ring_buffer * ) ;
  unsigned long __cil_tmp12 ;
  u32 (*__cil_tmp13)(struct intel_ring_buffer * ) ;
  struct list_head *__cil_tmp14 ;
  struct drm_i915_gem_object *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct intel_ring_buffer *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  uint32_t __cil_tmp19 ;
  uint32_t __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  struct list_head *__cil_tmp22 ;
  struct drm_i915_gem_object *__cil_tmp23 ;
  struct list_head *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct list_head *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;

  {
  {
  __cil_tmp9 = (u32 (*)(struct intel_ring_buffer * ))0;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = ring->get_seqno;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  if (__cil_tmp12 == __cil_tmp10) {
    return ((struct drm_i915_error_object *)0);
  } else {

  }
  }
  {
  __cil_tmp13 = ring->get_seqno;
  seqno = (*__cil_tmp13)(ring);
  __cil_tmp14 = dev_priv->mm.active_list.next;
  __mptr = (struct list_head const *)__cil_tmp14;
  __cil_tmp15 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp15 + 1152921504606846800UL;
  }
  goto ldv_37834;
  ldv_37833: ;
  {
  __cil_tmp16 = (unsigned long )ring;
  __cil_tmp17 = obj->ring;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  if (__cil_tmp18 != __cil_tmp16) {
    goto ldv_37832;
  } else {

  }
  }
  {
  __cil_tmp19 = obj->last_rendering_seqno;
  tmp = i915_seqno_passed(seqno, __cil_tmp19);
  }
  if ((int )tmp) {
    goto ldv_37832;
  } else {

  }
  {
  __cil_tmp20 = obj->base.read_domains;
  __cil_tmp21 = __cil_tmp20 & 8U;
  if (__cil_tmp21 == 0U) {
    goto ldv_37832;
  } else {

  }
  }
  {
  tmp___0 = i915_error_object_create(dev_priv, obj);
  }
  return (tmp___0);
  ldv_37832:
  __cil_tmp22 = obj->mm_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp22;
  __cil_tmp23 = (struct drm_i915_gem_object *)__mptr___0;
  obj = __cil_tmp23 + 1152921504606846800UL;
  ldv_37834: ;
  {
  __cil_tmp24 = & dev_priv->mm.active_list;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  __cil_tmp26 = & obj->mm_list;
  __cil_tmp27 = (unsigned long )__cil_tmp26;
  if (__cil_tmp27 != __cil_tmp25) {
    goto ldv_37833;
  } else {
    goto ldv_37835;
  }
  }
  ldv_37835: ;
  return ((struct drm_i915_error_object *)0);
}
}
static void i915_capture_error_state(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct drm_i915_gem_object *obj ;
  struct drm_i915_error_state *error ;
  unsigned long flags ;
  int i ;
  int pipe ;
  raw_spinlock_t *tmp ;
  void *tmp___0 ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  struct list_head const *__mptr___1 ;
  struct list_head const *__mptr___2 ;
  void *tmp___1 ;
  raw_spinlock_t *tmp___2 ;
  void *__cil_tmp16 ;
  spinlock_t *__cil_tmp17 ;
  spinlock_t *__cil_tmp18 ;
  struct drm_i915_error_state *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  struct drm_i915_error_state *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  struct drm_minor *__cil_tmp25 ;
  int __cil_tmp26 ;
  u32 (*__cil_tmp27)(struct intel_ring_buffer * ) ;
  struct intel_ring_buffer (*__cil_tmp28)[3U] ;
  struct intel_ring_buffer *__cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  u32 __cil_tmp32 ;
  int __cil_tmp33 ;
  void *__cil_tmp34 ;
  struct drm_i915_private *__cil_tmp35 ;
  struct intel_device_info const *__cil_tmp36 ;
  u8 __cil_tmp37 ;
  unsigned char __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  u32 (*__cil_tmp40)(struct intel_ring_buffer * ) ;
  unsigned long __cil_tmp41 ;
  u32 (*__cil_tmp42)(struct intel_ring_buffer * ) ;
  unsigned long __cil_tmp43 ;
  u32 (*__cil_tmp44)(struct intel_ring_buffer * ) ;
  struct intel_ring_buffer (*__cil_tmp45)[3U] ;
  struct intel_ring_buffer *__cil_tmp46 ;
  struct intel_ring_buffer *__cil_tmp47 ;
  u32 (*__cil_tmp48)(struct intel_ring_buffer * ) ;
  unsigned long __cil_tmp49 ;
  u32 (*__cil_tmp50)(struct intel_ring_buffer * ) ;
  unsigned long __cil_tmp51 ;
  u32 (*__cil_tmp52)(struct intel_ring_buffer * ) ;
  struct intel_ring_buffer (*__cil_tmp53)[3U] ;
  struct intel_ring_buffer *__cil_tmp54 ;
  struct intel_ring_buffer *__cil_tmp55 ;
  void *__cil_tmp56 ;
  struct drm_i915_private *__cil_tmp57 ;
  struct intel_device_info const *__cil_tmp58 ;
  u8 __cil_tmp59 ;
  unsigned char __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  unsigned long __cil_tmp62 ;
  struct intel_ring_buffer (*__cil_tmp63)[3U] ;
  struct intel_ring_buffer *__cil_tmp64 ;
  struct intel_ring_buffer *__cil_tmp65 ;
  struct drm_i915_gem_object *__cil_tmp66 ;
  struct list_head *__cil_tmp67 ;
  struct drm_i915_gem_object *__cil_tmp68 ;
  struct list_head *__cil_tmp69 ;
  struct drm_i915_gem_object *__cil_tmp70 ;
  struct list_head *__cil_tmp71 ;
  unsigned long __cil_tmp72 ;
  struct list_head *__cil_tmp73 ;
  unsigned long __cil_tmp74 ;
  struct list_head *__cil_tmp75 ;
  struct drm_i915_gem_object *__cil_tmp76 ;
  struct list_head *__cil_tmp77 ;
  struct drm_i915_gem_object *__cil_tmp78 ;
  struct list_head *__cil_tmp79 ;
  unsigned long __cil_tmp80 ;
  struct list_head *__cil_tmp81 ;
  unsigned long __cil_tmp82 ;
  u32 __cil_tmp83 ;
  u32 __cil_tmp84 ;
  unsigned long __cil_tmp85 ;
  unsigned long __cil_tmp86 ;
  struct drm_i915_error_buffer *__cil_tmp87 ;
  unsigned long __cil_tmp88 ;
  struct drm_i915_error_buffer *__cil_tmp89 ;
  unsigned long __cil_tmp90 ;
  u32 __cil_tmp91 ;
  unsigned long __cil_tmp92 ;
  struct drm_i915_error_buffer *__cil_tmp93 ;
  struct drm_i915_error_buffer *__cil_tmp94 ;
  unsigned long __cil_tmp95 ;
  struct drm_i915_error_buffer *__cil_tmp96 ;
  unsigned long __cil_tmp97 ;
  struct drm_i915_error_buffer *__cil_tmp98 ;
  u32 __cil_tmp99 ;
  int __cil_tmp100 ;
  struct list_head *__cil_tmp101 ;
  struct drm_i915_error_buffer *__cil_tmp102 ;
  unsigned long __cil_tmp103 ;
  struct drm_i915_error_buffer *__cil_tmp104 ;
  unsigned long __cil_tmp105 ;
  struct drm_i915_error_buffer *__cil_tmp106 ;
  u32 __cil_tmp107 ;
  int __cil_tmp108 ;
  struct list_head *__cil_tmp109 ;
  struct timeval *__cil_tmp110 ;
  spinlock_t *__cil_tmp111 ;
  struct drm_i915_error_state *__cil_tmp112 ;
  unsigned long __cil_tmp113 ;
  struct drm_i915_error_state *__cil_tmp114 ;
  unsigned long __cil_tmp115 ;
  spinlock_t *__cil_tmp116 ;
  struct drm_i915_error_state *__cil_tmp117 ;
  unsigned long __cil_tmp118 ;
  unsigned long __cil_tmp119 ;

  {
  {
  __cil_tmp16 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp16;
  __cil_tmp17 = & dev_priv->error_lock;
  tmp = spinlock_check(__cil_tmp17);
  flags = _raw_spin_lock_irqsave(tmp);
  error = dev_priv->first_error;
  __cil_tmp18 = & dev_priv->error_lock;
  spin_unlock_irqrestore(__cil_tmp18, flags);
  }
  {
  __cil_tmp19 = (struct drm_i915_error_state *)0;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  __cil_tmp21 = (unsigned long )error;
  if (__cil_tmp21 != __cil_tmp20) {
    return;
  } else {

  }
  }
  {
  tmp___0 = kmalloc(336UL, 32U);
  error = (struct drm_i915_error_state *)tmp___0;
  }
  {
  __cil_tmp22 = (struct drm_i915_error_state *)0;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  __cil_tmp24 = (unsigned long )error;
  if (__cil_tmp24 == __cil_tmp23) {
    {
    drm_ut_debug_printk(2U, "drm", "i915_capture_error_state", "out of memory, not capturing error state\n");
    }
    return;
  } else {

  }
  }
  {
  __cil_tmp25 = dev->primary;
  __cil_tmp26 = __cil_tmp25->index;
  printk("<6>[drm] capturing error event; look for more information in /debug/dri/%d/i915_error_state\n",
         __cil_tmp26);
  __cil_tmp27 = dev_priv->ring[0].get_seqno;
  __cil_tmp28 = & dev_priv->ring;
  __cil_tmp29 = (struct intel_ring_buffer *)__cil_tmp28;
  error->seqno = (*__cil_tmp27)(__cil_tmp29);
  error->eir = i915_read32(dev_priv, 8368U);
  error->pgtbl_er = i915_read32(dev_priv, 8228U);
  pipe = 0;
  }
  goto ldv_37850;
  ldv_37849:
  {
  __cil_tmp30 = pipe * 4096;
  __cil_tmp31 = __cil_tmp30 + 458788;
  __cil_tmp32 = (u32 )__cil_tmp31;
  error->pipestat[pipe] = i915_read32(dev_priv, __cil_tmp32);
  pipe = pipe + 1;
  }
  ldv_37850: ;
  {
  __cil_tmp33 = dev_priv->num_pipe;
  if (__cil_tmp33 > pipe) {
    goto ldv_37849;
  } else {
    goto ldv_37851;
  }
  }
  ldv_37851:
  {
  error->instpm = i915_read32(dev_priv, 8384U);
  error->error = 0U;
  }
  {
  __cil_tmp34 = dev->dev_private;
  __cil_tmp35 = (struct drm_i915_private *)__cil_tmp34;
  __cil_tmp36 = __cil_tmp35->info;
  __cil_tmp37 = __cil_tmp36->gen;
  __cil_tmp38 = (unsigned char )__cil_tmp37;
  __cil_tmp39 = (unsigned int )__cil_tmp38;
  if (__cil_tmp39 > 5U) {
    {
    error->error = i915_read32(dev_priv, 16544U);
    error->bcs_acthd = i915_read32(dev_priv, 139380U);
    error->bcs_ipehr = i915_read32(dev_priv, 139368U);
    error->bcs_ipeir = i915_read32(dev_priv, 139364U);
    error->bcs_instdone = i915_read32(dev_priv, 139372U);
    error->bcs_seqno = 0U;
    }
    {
    __cil_tmp40 = (u32 (*)(struct intel_ring_buffer * ))0;
    __cil_tmp41 = (unsigned long )__cil_tmp40;
    __cil_tmp42 = dev_priv->ring[2].get_seqno;
    __cil_tmp43 = (unsigned long )__cil_tmp42;
    if (__cil_tmp43 != __cil_tmp41) {
      {
      __cil_tmp44 = dev_priv->ring[2].get_seqno;
      __cil_tmp45 = & dev_priv->ring;
      __cil_tmp46 = (struct intel_ring_buffer *)__cil_tmp45;
      __cil_tmp47 = __cil_tmp46 + 2UL;
      error->bcs_seqno = (*__cil_tmp44)(__cil_tmp47);
      }
    } else {

    }
    }
    {
    error->vcs_acthd = i915_read32(dev_priv, 73844U);
    error->vcs_ipehr = i915_read32(dev_priv, 73832U);
    error->vcs_ipeir = i915_read32(dev_priv, 73828U);
    error->vcs_instdone = i915_read32(dev_priv, 73836U);
    error->vcs_seqno = 0U;
    }
    {
    __cil_tmp48 = (u32 (*)(struct intel_ring_buffer * ))0;
    __cil_tmp49 = (unsigned long )__cil_tmp48;
    __cil_tmp50 = dev_priv->ring[1].get_seqno;
    __cil_tmp51 = (unsigned long )__cil_tmp50;
    if (__cil_tmp51 != __cil_tmp49) {
      {
      __cil_tmp52 = dev_priv->ring[1].get_seqno;
      __cil_tmp53 = & dev_priv->ring;
      __cil_tmp54 = (struct intel_ring_buffer *)__cil_tmp53;
      __cil_tmp55 = __cil_tmp54 + 1UL;
      error->vcs_seqno = (*__cil_tmp52)(__cil_tmp55);
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp56 = dev->dev_private;
  __cil_tmp57 = (struct drm_i915_private *)__cil_tmp56;
  __cil_tmp58 = __cil_tmp57->info;
  __cil_tmp59 = __cil_tmp58->gen;
  __cil_tmp60 = (unsigned char )__cil_tmp59;
  __cil_tmp61 = (unsigned int )__cil_tmp60;
  if (__cil_tmp61 > 3U) {
    {
    error->ipeir = i915_read32(dev_priv, 8292U);
    error->ipehr = i915_read32(dev_priv, 8296U);
    error->instdone = i915_read32(dev_priv, 8300U);
    error->instps = i915_read32(dev_priv, 8304U);
    error->instdone1 = i915_read32(dev_priv, 8316U);
    error->acthd = i915_read32(dev_priv, 8308U);
    error->bbaddr = i915_read64(dev_priv, 8512U);
    }
  } else {
    {
    error->ipeir = i915_read32(dev_priv, 8328U);
    error->ipehr = i915_read32(dev_priv, 8332U);
    error->instdone = i915_read32(dev_priv, 8336U);
    error->acthd = i915_read32(dev_priv, 8392U);
    error->bbaddr = 0ULL;
    }
  }
  }
  {
  i915_gem_record_fences(dev, error);
  i = 0;
  }
  goto ldv_37853;
  ldv_37852:
  {
  __cil_tmp62 = (unsigned long )i;
  __cil_tmp63 = & dev_priv->ring;
  __cil_tmp64 = (struct intel_ring_buffer *)__cil_tmp63;
  __cil_tmp65 = __cil_tmp64 + __cil_tmp62;
  error->batchbuffer[i] = i915_error_first_batchbuffer(dev_priv, __cil_tmp65);
  __cil_tmp66 = dev_priv->ring[i].obj;
  error->ringbuffer[i] = i915_error_object_create(dev_priv, __cil_tmp66);
  i = i + 1;
  }
  ldv_37853: ;
  if (i <= 2) {
    goto ldv_37852;
  } else {
    goto ldv_37854;
  }
  ldv_37854:
  error->active_bo = (struct drm_i915_error_buffer *)0;
  error->pinned_bo = (struct drm_i915_error_buffer *)0;
  i = 0;
  __cil_tmp67 = dev_priv->mm.active_list.next;
  __mptr = (struct list_head const *)__cil_tmp67;
  __cil_tmp68 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp68 + 1152921504606846800UL;
  goto ldv_37860;
  ldv_37859:
  i = i + 1;
  __cil_tmp69 = obj->mm_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp69;
  __cil_tmp70 = (struct drm_i915_gem_object *)__mptr___0;
  obj = __cil_tmp70 + 1152921504606846800UL;
  ldv_37860: ;
  {
  __cil_tmp71 = & dev_priv->mm.active_list;
  __cil_tmp72 = (unsigned long )__cil_tmp71;
  __cil_tmp73 = & obj->mm_list;
  __cil_tmp74 = (unsigned long )__cil_tmp73;
  if (__cil_tmp74 != __cil_tmp72) {
    goto ldv_37859;
  } else {
    goto ldv_37861;
  }
  }
  ldv_37861:
  error->active_bo_count = (u32 )i;
  __cil_tmp75 = dev_priv->mm.pinned_list.next;
  __mptr___1 = (struct list_head const *)__cil_tmp75;
  __cil_tmp76 = (struct drm_i915_gem_object *)__mptr___1;
  obj = __cil_tmp76 + 1152921504606846800UL;
  goto ldv_37867;
  ldv_37866:
  i = i + 1;
  __cil_tmp77 = obj->mm_list.next;
  __mptr___2 = (struct list_head const *)__cil_tmp77;
  __cil_tmp78 = (struct drm_i915_gem_object *)__mptr___2;
  obj = __cil_tmp78 + 1152921504606846800UL;
  ldv_37867: ;
  {
  __cil_tmp79 = & dev_priv->mm.pinned_list;
  __cil_tmp80 = (unsigned long )__cil_tmp79;
  __cil_tmp81 = & obj->mm_list;
  __cil_tmp82 = (unsigned long )__cil_tmp81;
  if (__cil_tmp82 != __cil_tmp80) {
    goto ldv_37866;
  } else {
    goto ldv_37868;
  }
  }
  ldv_37868:
  __cil_tmp83 = error->active_bo_count;
  __cil_tmp84 = (u32 )i;
  error->pinned_bo_count = __cil_tmp84 - __cil_tmp83;
  error->active_bo = (struct drm_i915_error_buffer *)0;
  error->pinned_bo = (struct drm_i915_error_buffer *)0;
  if (i != 0) {
    {
    __cil_tmp85 = (unsigned long )i;
    __cil_tmp86 = __cil_tmp85 * 28UL;
    tmp___1 = kmalloc(__cil_tmp86, 32U);
    error->active_bo = (struct drm_i915_error_buffer *)tmp___1;
    }
    {
    __cil_tmp87 = (struct drm_i915_error_buffer *)0;
    __cil_tmp88 = (unsigned long )__cil_tmp87;
    __cil_tmp89 = error->active_bo;
    __cil_tmp90 = (unsigned long )__cil_tmp89;
    if (__cil_tmp90 != __cil_tmp88) {
      __cil_tmp91 = error->active_bo_count;
      __cil_tmp92 = (unsigned long )__cil_tmp91;
      __cil_tmp93 = error->active_bo;
      error->pinned_bo = __cil_tmp93 + __cil_tmp92;
    } else {

    }
    }
  } else {

  }
  {
  __cil_tmp94 = (struct drm_i915_error_buffer *)0;
  __cil_tmp95 = (unsigned long )__cil_tmp94;
  __cil_tmp96 = error->active_bo;
  __cil_tmp97 = (unsigned long )__cil_tmp96;
  if (__cil_tmp97 != __cil_tmp95) {
    {
    __cil_tmp98 = error->active_bo;
    __cil_tmp99 = error->active_bo_count;
    __cil_tmp100 = (int )__cil_tmp99;
    __cil_tmp101 = & dev_priv->mm.active_list;
    error->active_bo_count = capture_bo_list(__cil_tmp98, __cil_tmp100, __cil_tmp101);
    }
  } else {

  }
  }
  {
  __cil_tmp102 = (struct drm_i915_error_buffer *)0;
  __cil_tmp103 = (unsigned long )__cil_tmp102;
  __cil_tmp104 = error->pinned_bo;
  __cil_tmp105 = (unsigned long )__cil_tmp104;
  if (__cil_tmp105 != __cil_tmp103) {
    {
    __cil_tmp106 = error->pinned_bo;
    __cil_tmp107 = error->pinned_bo_count;
    __cil_tmp108 = (int )__cil_tmp107;
    __cil_tmp109 = & dev_priv->mm.pinned_list;
    error->pinned_bo_count = capture_bo_list(__cil_tmp106, __cil_tmp108, __cil_tmp109);
    }
  } else {

  }
  }
  {
  __cil_tmp110 = & error->time;
  do_gettimeofday(__cil_tmp110);
  error->overlay = intel_overlay_capture_error_state(dev);
  error->display = intel_display_capture_error_state(dev);
  __cil_tmp111 = & dev_priv->error_lock;
  tmp___2 = spinlock_check(__cil_tmp111);
  flags = _raw_spin_lock_irqsave(tmp___2);
  }
  {
  __cil_tmp112 = (struct drm_i915_error_state *)0;
  __cil_tmp113 = (unsigned long )__cil_tmp112;
  __cil_tmp114 = dev_priv->first_error;
  __cil_tmp115 = (unsigned long )__cil_tmp114;
  if (__cil_tmp115 == __cil_tmp113) {
    dev_priv->first_error = error;
    error = (struct drm_i915_error_state *)0;
  } else {

  }
  }
  {
  __cil_tmp116 = & dev_priv->error_lock;
  spin_unlock_irqrestore(__cil_tmp116, flags);
  }
  {
  __cil_tmp117 = (struct drm_i915_error_state *)0;
  __cil_tmp118 = (unsigned long )__cil_tmp117;
  __cil_tmp119 = (unsigned long )error;
  if (__cil_tmp119 != __cil_tmp118) {
    {
    i915_error_state_free(dev, error);
    }
  } else {

  }
  }
  return;
}
}
void i915_destroy_error_state(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct drm_i915_error_state *error ;
  void *__cil_tmp4 ;
  spinlock_t *__cil_tmp5 ;
  spinlock_t *__cil_tmp6 ;
  struct drm_i915_error_state *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  __cil_tmp5 = & dev_priv->error_lock;
  spin_lock(__cil_tmp5);
  error = dev_priv->first_error;
  dev_priv->first_error = (struct drm_i915_error_state *)0;
  __cil_tmp6 = & dev_priv->error_lock;
  spin_unlock(__cil_tmp6);
  }
  {
  __cil_tmp7 = (struct drm_i915_error_state *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = (unsigned long )error;
  if (__cil_tmp9 != __cil_tmp8) {
    {
    i915_error_state_free(dev, error);
    }
  } else {

  }
  }
  return;
}
}
static void i915_report_and_clear_eir(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 eir ;
  u32 tmp ;
  int pipe ;
  u32 ipeir ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  u32 tmp___3 ;
  u32 tmp___4 ;
  u32 tmp___5 ;
  u32 tmp___6 ;
  u32 pgtbl_err ;
  u32 tmp___7 ;
  u32 pgtbl_err___0 ;
  u32 tmp___8 ;
  u32 tmp___9 ;
  u32 tmp___10 ;
  u32 ipeir___0 ;
  u32 tmp___11 ;
  u32 tmp___12 ;
  u32 tmp___13 ;
  u32 tmp___14 ;
  u32 tmp___15 ;
  u32 ipeir___1 ;
  u32 tmp___16 ;
  u32 tmp___17 ;
  u32 tmp___18 ;
  u32 tmp___19 ;
  u32 tmp___20 ;
  u32 tmp___21 ;
  u32 tmp___22 ;
  u32 tmp___23 ;
  void *__cil_tmp35 ;
  void *__cil_tmp36 ;
  struct drm_i915_private *__cil_tmp37 ;
  struct intel_device_info const *__cil_tmp38 ;
  unsigned char *__cil_tmp39 ;
  unsigned char *__cil_tmp40 ;
  unsigned char __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  void *__cil_tmp44 ;
  void const volatile *__cil_tmp45 ;
  void const volatile *__cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  void *__cil_tmp48 ;
  void const volatile *__cil_tmp49 ;
  void const volatile *__cil_tmp50 ;
  void *__cil_tmp51 ;
  struct drm_i915_private *__cil_tmp52 ;
  struct intel_device_info const *__cil_tmp53 ;
  u8 __cil_tmp54 ;
  unsigned char __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  void *__cil_tmp58 ;
  void const volatile *__cil_tmp59 ;
  void const volatile *__cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  int __cil_tmp62 ;
  int __cil_tmp63 ;
  u32 __cil_tmp64 ;
  int __cil_tmp65 ;
  int __cil_tmp66 ;
  int __cil_tmp67 ;
  void *__cil_tmp68 ;
  struct drm_i915_private *__cil_tmp69 ;
  struct intel_device_info const *__cil_tmp70 ;
  u8 __cil_tmp71 ;
  unsigned char __cil_tmp72 ;
  unsigned int __cil_tmp73 ;
  void *__cil_tmp74 ;
  void const volatile *__cil_tmp75 ;
  void const volatile *__cil_tmp76 ;
  void *__cil_tmp77 ;
  void const volatile *__cil_tmp78 ;
  void const volatile *__cil_tmp79 ;
  void *__cil_tmp80 ;
  void const volatile *__cil_tmp81 ;
  void const volatile *__cil_tmp82 ;
  unsigned int __cil_tmp83 ;

  {
  {
  __cil_tmp35 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp35;
  tmp = i915_read32(dev_priv, 8368U);
  eir = tmp;
  }
  if (eir == 0U) {
    return;
  } else {

  }
  {
  printk("<3>render error detected, EIR: 0x%08x\n", eir);
  }
  {
  __cil_tmp36 = dev->dev_private;
  __cil_tmp37 = (struct drm_i915_private *)__cil_tmp36;
  __cil_tmp38 = __cil_tmp37->info;
  __cil_tmp39 = (unsigned char *)__cil_tmp38;
  __cil_tmp40 = __cil_tmp39 + 1UL;
  __cil_tmp41 = *__cil_tmp40;
  __cil_tmp42 = (unsigned int )__cil_tmp41;
  if (__cil_tmp42 != 0U) {
    {
    __cil_tmp43 = eir & 24U;
    if (__cil_tmp43 != 0U) {
      {
      tmp___0 = i915_read32(dev_priv, 8292U);
      ipeir = tmp___0;
      tmp___1 = i915_read32(dev_priv, 8292U);
      printk("<3>  IPEIR: 0x%08x\n", tmp___1);
      tmp___2 = i915_read32(dev_priv, 8296U);
      printk("<3>  IPEHR: 0x%08x\n", tmp___2);
      tmp___3 = i915_read32(dev_priv, 8300U);
      printk("<3>  INSTDONE: 0x%08x\n", tmp___3);
      tmp___4 = i915_read32(dev_priv, 8304U);
      printk("<3>  INSTPS: 0x%08x\n", tmp___4);
      tmp___5 = i915_read32(dev_priv, 8316U);
      printk("<3>  INSTDONE1: 0x%08x\n", tmp___5);
      tmp___6 = i915_read32(dev_priv, 8308U);
      printk("<3>  ACTHD: 0x%08x\n", tmp___6);
      i915_write32(dev_priv, 8292U, ipeir);
      __cil_tmp44 = dev_priv->regs;
      __cil_tmp45 = (void const volatile *)__cil_tmp44;
      __cil_tmp46 = __cil_tmp45 + 8292U;
      readl(__cil_tmp46);
      }
    } else {

    }
    }
    {
    __cil_tmp47 = eir & 32U;
    if (__cil_tmp47 != 0U) {
      {
      tmp___7 = i915_read32(dev_priv, 8228U);
      pgtbl_err = tmp___7;
      printk("<3>page table error\n");
      printk("<3>  PGTBL_ER: 0x%08x\n", pgtbl_err);
      i915_write32(dev_priv, 8228U, pgtbl_err);
      __cil_tmp48 = dev_priv->regs;
      __cil_tmp49 = (void const volatile *)__cil_tmp48;
      __cil_tmp50 = __cil_tmp49 + 8228U;
      readl(__cil_tmp50);
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp51 = dev->dev_private;
  __cil_tmp52 = (struct drm_i915_private *)__cil_tmp51;
  __cil_tmp53 = __cil_tmp52->info;
  __cil_tmp54 = __cil_tmp53->gen;
  __cil_tmp55 = (unsigned char )__cil_tmp54;
  __cil_tmp56 = (unsigned int )__cil_tmp55;
  if (__cil_tmp56 != 2U) {
    {
    __cil_tmp57 = eir & 16U;
    if (__cil_tmp57 != 0U) {
      {
      tmp___8 = i915_read32(dev_priv, 8228U);
      pgtbl_err___0 = tmp___8;
      printk("<3>page table error\n");
      printk("<3>  PGTBL_ER: 0x%08x\n", pgtbl_err___0);
      i915_write32(dev_priv, 8228U, pgtbl_err___0);
      __cil_tmp58 = dev_priv->regs;
      __cil_tmp59 = (void const volatile *)__cil_tmp58;
      __cil_tmp60 = __cil_tmp59 + 8228U;
      readl(__cil_tmp60);
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp61 = eir & 2U;
  if (__cil_tmp61 != 0U) {
    {
    printk("<3>memory refresh error:\n");
    pipe = 0;
    }
    goto ldv_37887;
    ldv_37886:
    {
    __cil_tmp62 = pipe * 4096;
    __cil_tmp63 = __cil_tmp62 + 458788;
    __cil_tmp64 = (u32 )__cil_tmp63;
    tmp___9 = i915_read32(dev_priv, __cil_tmp64);
    __cil_tmp65 = pipe + 65;
    printk("<3>pipe %c stat: 0x%08x\n", __cil_tmp65, tmp___9);
    pipe = pipe + 1;
    }
    ldv_37887: ;
    {
    __cil_tmp66 = dev_priv->num_pipe;
    if (__cil_tmp66 > pipe) {
      goto ldv_37886;
    } else {
      goto ldv_37888;
    }
    }
    ldv_37888: ;
  } else {

  }
  }
  {
  __cil_tmp67 = (int )eir;
  if (__cil_tmp67 & 1) {
    {
    printk("<3>instruction error\n");
    tmp___10 = i915_read32(dev_priv, 8384U);
    printk("<3>  INSTPM: 0x%08x\n", tmp___10);
    }
    {
    __cil_tmp68 = dev->dev_private;
    __cil_tmp69 = (struct drm_i915_private *)__cil_tmp68;
    __cil_tmp70 = __cil_tmp69->info;
    __cil_tmp71 = __cil_tmp70->gen;
    __cil_tmp72 = (unsigned char )__cil_tmp71;
    __cil_tmp73 = (unsigned int )__cil_tmp72;
    if (__cil_tmp73 <= 3U) {
      {
      tmp___11 = i915_read32(dev_priv, 8328U);
      ipeir___0 = tmp___11;
      tmp___12 = i915_read32(dev_priv, 8328U);
      printk("<3>  IPEIR: 0x%08x\n", tmp___12);
      tmp___13 = i915_read32(dev_priv, 8332U);
      printk("<3>  IPEHR: 0x%08x\n", tmp___13);
      tmp___14 = i915_read32(dev_priv, 8336U);
      printk("<3>  INSTDONE: 0x%08x\n", tmp___14);
      tmp___15 = i915_read32(dev_priv, 8392U);
      printk("<3>  ACTHD: 0x%08x\n", tmp___15);
      i915_write32(dev_priv, 8328U, ipeir___0);
      __cil_tmp74 = dev_priv->regs;
      __cil_tmp75 = (void const volatile *)__cil_tmp74;
      __cil_tmp76 = __cil_tmp75 + 8328U;
      readl(__cil_tmp76);
      }
    } else {
      {
      tmp___16 = i915_read32(dev_priv, 8292U);
      ipeir___1 = tmp___16;
      tmp___17 = i915_read32(dev_priv, 8292U);
      printk("<3>  IPEIR: 0x%08x\n", tmp___17);
      tmp___18 = i915_read32(dev_priv, 8296U);
      printk("<3>  IPEHR: 0x%08x\n", tmp___18);
      tmp___19 = i915_read32(dev_priv, 8300U);
      printk("<3>  INSTDONE: 0x%08x\n", tmp___19);
      tmp___20 = i915_read32(dev_priv, 8304U);
      printk("<3>  INSTPS: 0x%08x\n", tmp___20);
      tmp___21 = i915_read32(dev_priv, 8316U);
      printk("<3>  INSTDONE1: 0x%08x\n", tmp___21);
      tmp___22 = i915_read32(dev_priv, 8308U);
      printk("<3>  ACTHD: 0x%08x\n", tmp___22);
      i915_write32(dev_priv, 8292U, ipeir___1);
      __cil_tmp77 = dev_priv->regs;
      __cil_tmp78 = (void const volatile *)__cil_tmp77;
      __cil_tmp79 = __cil_tmp78 + 8292U;
      readl(__cil_tmp79);
      }
    }
    }
  } else {

  }
  }
  {
  i915_write32(dev_priv, 8368U, eir);
  __cil_tmp80 = dev_priv->regs;
  __cil_tmp81 = (void const volatile *)__cil_tmp80;
  __cil_tmp82 = __cil_tmp81 + 8368U;
  readl(__cil_tmp82);
  eir = i915_read32(dev_priv, 8368U);
  }
  if (eir != 0U) {
    {
    drm_err("i915_report_and_clear_eir", "EIR stuck: 0x%08x, masking\n", eir);
    tmp___23 = i915_read32(dev_priv, 8372U);
    __cil_tmp83 = tmp___23 | eir;
    i915_write32(dev_priv, 8372U, __cil_tmp83);
    i915_write32(dev_priv, 8356U, 32768U);
    }
  } else {

  }
  return;
}
}
void i915_handle_error(struct drm_device *dev , bool wedged )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp4 ;
  atomic_t *__cil_tmp5 ;
  wait_queue_head_t *__cil_tmp6 ;
  void *__cil_tmp7 ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  unsigned char *__cil_tmp11 ;
  unsigned char *__cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  wait_queue_head_t *__cil_tmp15 ;
  void *__cil_tmp16 ;
  void *__cil_tmp17 ;
  struct drm_i915_private *__cil_tmp18 ;
  struct intel_device_info const *__cil_tmp19 ;
  unsigned char *__cil_tmp20 ;
  unsigned char *__cil_tmp21 ;
  unsigned char __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  wait_queue_head_t *__cil_tmp24 ;
  void *__cil_tmp25 ;
  struct workqueue_struct *__cil_tmp26 ;
  struct work_struct *__cil_tmp27 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  i915_capture_error_state(dev);
  i915_report_and_clear_eir(dev);
  }
  if ((int )wedged) {
    {
    dev_priv->error_completion.done = 0U;
    __cil_tmp5 = & dev_priv->mm.wedged;
    atomic_set(__cil_tmp5, 1);
    __cil_tmp6 = & dev_priv->ring[0].irq_queue;
    __cil_tmp7 = (void *)0;
    __wake_up(__cil_tmp6, 3U, 0, __cil_tmp7);
    }
    {
    __cil_tmp8 = dev->dev_private;
    __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
    __cil_tmp10 = __cil_tmp9->info;
    __cil_tmp11 = (unsigned char *)__cil_tmp10;
    __cil_tmp12 = __cil_tmp11 + 3UL;
    __cil_tmp13 = *__cil_tmp12;
    __cil_tmp14 = (unsigned int )__cil_tmp13;
    if (__cil_tmp14 != 0U) {
      {
      __cil_tmp15 = & dev_priv->ring[1].irq_queue;
      __cil_tmp16 = (void *)0;
      __wake_up(__cil_tmp15, 3U, 0, __cil_tmp16);
      }
    } else {

    }
    }
    {
    __cil_tmp17 = dev->dev_private;
    __cil_tmp18 = (struct drm_i915_private *)__cil_tmp17;
    __cil_tmp19 = __cil_tmp18->info;
    __cil_tmp20 = (unsigned char *)__cil_tmp19;
    __cil_tmp21 = __cil_tmp20 + 3UL;
    __cil_tmp22 = *__cil_tmp21;
    __cil_tmp23 = (unsigned int )__cil_tmp22;
    if (__cil_tmp23 != 0U) {
      {
      __cil_tmp24 = & dev_priv->ring[2].irq_queue;
      __cil_tmp25 = (void *)0;
      __wake_up(__cil_tmp24, 3U, 0, __cil_tmp25);
      }
    } else {

    }
    }
  } else {

  }
  {
  __cil_tmp26 = dev_priv->wq;
  __cil_tmp27 = & dev_priv->error_work;
  queue_work(__cil_tmp26, __cil_tmp27);
  }
  return;
}
}
static void i915_pageflip_stall_check(struct drm_device *dev , int pipe )
{ drm_i915_private_t *dev_priv ;
  struct drm_crtc *crtc ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  struct drm_i915_gem_object *obj ;
  struct intel_unpin_work *work ;
  unsigned long flags ;
  bool stall_detected ;
  raw_spinlock_t *tmp ;
  int dspsurf ;
  u32 tmp___0 ;
  int dspaddr ;
  u32 tmp___1 ;
  void *__cil_tmp16 ;
  struct intel_crtc *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  spinlock_t *__cil_tmp20 ;
  struct intel_unpin_work *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  spinlock_t *__cil_tmp24 ;
  int __cil_tmp25 ;
  spinlock_t *__cil_tmp26 ;
  bool __cil_tmp27 ;
  spinlock_t *__cil_tmp28 ;
  void *__cil_tmp29 ;
  struct drm_i915_private *__cil_tmp30 ;
  struct intel_device_info const *__cil_tmp31 ;
  u8 __cil_tmp32 ;
  unsigned char __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  enum plane __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  u32 __cil_tmp39 ;
  uint32_t __cil_tmp40 ;
  int __cil_tmp41 ;
  enum plane __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  u32 __cil_tmp46 ;
  struct drm_framebuffer *__cil_tmp47 ;
  int __cil_tmp48 ;
  int __cil_tmp49 ;
  int __cil_tmp50 ;
  int __cil_tmp51 ;
  uint32_t __cil_tmp52 ;
  struct drm_framebuffer *__cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  int __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  uint32_t __cil_tmp58 ;
  uint32_t __cil_tmp59 ;
  uint32_t __cil_tmp60 ;
  int __cil_tmp61 ;
  spinlock_t *__cil_tmp62 ;
  enum plane __cil_tmp63 ;
  int __cil_tmp64 ;

  {
  __cil_tmp16 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp16;
  crtc = dev_priv->pipe_to_crtc_mapping[pipe];
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  {
  __cil_tmp17 = (struct intel_crtc *)0;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  __cil_tmp19 = (unsigned long )intel_crtc;
  if (__cil_tmp19 == __cil_tmp18) {
    return;
  } else {

  }
  }
  {
  __cil_tmp20 = & dev->event_lock;
  tmp = spinlock_check(__cil_tmp20);
  flags = _raw_spin_lock_irqsave(tmp);
  work = intel_crtc->unpin_work;
  }
  {
  __cil_tmp21 = (struct intel_unpin_work *)0;
  __cil_tmp22 = (unsigned long )__cil_tmp21;
  __cil_tmp23 = (unsigned long )work;
  if (__cil_tmp23 == __cil_tmp22) {
    {
    __cil_tmp24 = & dev->event_lock;
    spin_unlock_irqrestore(__cil_tmp24, flags);
    }
    return;
  } else {
    {
    __cil_tmp25 = work->pending;
    if (__cil_tmp25 != 0) {
      {
      __cil_tmp26 = & dev->event_lock;
      spin_unlock_irqrestore(__cil_tmp26, flags);
      }
      return;
    } else {
      {
      __cil_tmp27 = work->enable_stall_check;
      if (! __cil_tmp27) {
        {
        __cil_tmp28 = & dev->event_lock;
        spin_unlock_irqrestore(__cil_tmp28, flags);
        }
        return;
      } else {

      }
      }
    }
    }
  }
  }
  obj = work->pending_flip_obj;
  {
  __cil_tmp29 = dev->dev_private;
  __cil_tmp30 = (struct drm_i915_private *)__cil_tmp29;
  __cil_tmp31 = __cil_tmp30->info;
  __cil_tmp32 = __cil_tmp31->gen;
  __cil_tmp33 = (unsigned char )__cil_tmp32;
  __cil_tmp34 = (unsigned int )__cil_tmp33;
  if (__cil_tmp34 > 3U) {
    {
    __cil_tmp35 = intel_crtc->plane;
    __cil_tmp36 = (unsigned int )__cil_tmp35;
    __cil_tmp37 = __cil_tmp36 * 4096U;
    __cil_tmp38 = __cil_tmp37 + 459164U;
    dspsurf = (int )__cil_tmp38;
    __cil_tmp39 = (u32 )dspsurf;
    tmp___0 = i915_read32(dev_priv, __cil_tmp39);
    __cil_tmp40 = obj->gtt_offset;
    __cil_tmp41 = tmp___0 == __cil_tmp40;
    stall_detected = (bool )__cil_tmp41;
    }
  } else {
    {
    __cil_tmp42 = intel_crtc->plane;
    __cil_tmp43 = (unsigned int )__cil_tmp42;
    __cil_tmp44 = __cil_tmp43 * 4096U;
    __cil_tmp45 = __cil_tmp44 + 459140U;
    dspaddr = (int )__cil_tmp45;
    __cil_tmp46 = (u32 )dspaddr;
    tmp___1 = i915_read32(dev_priv, __cil_tmp46);
    __cil_tmp47 = crtc->fb;
    __cil_tmp48 = __cil_tmp47->bits_per_pixel;
    __cil_tmp49 = crtc->x;
    __cil_tmp50 = __cil_tmp49 * __cil_tmp48;
    __cil_tmp51 = __cil_tmp50 / 8;
    __cil_tmp52 = (uint32_t )__cil_tmp51;
    __cil_tmp53 = crtc->fb;
    __cil_tmp54 = __cil_tmp53->pitch;
    __cil_tmp55 = crtc->y;
    __cil_tmp56 = (unsigned int )__cil_tmp55;
    __cil_tmp57 = __cil_tmp56 * __cil_tmp54;
    __cil_tmp58 = obj->gtt_offset;
    __cil_tmp59 = __cil_tmp58 + __cil_tmp57;
    __cil_tmp60 = __cil_tmp59 + __cil_tmp52;
    __cil_tmp61 = tmp___1 == __cil_tmp60;
    stall_detected = (bool )__cil_tmp61;
    }
  }
  }
  {
  __cil_tmp62 = & dev->event_lock;
  spin_unlock_irqrestore(__cil_tmp62, flags);
  }
  if ((int )stall_detected) {
    {
    drm_ut_debug_printk(2U, "drm", "i915_pageflip_stall_check", "Pageflip stall detected\n");
    __cil_tmp63 = intel_crtc->plane;
    __cil_tmp64 = (int )__cil_tmp63;
    intel_prepare_page_flip(dev, __cil_tmp64);
    }
  } else {

  }
  return;
}
}
static irqreturn_t i915_driver_irq_handler(int irq , void *arg )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct drm_i915_master_private *master_priv ;
  u32 iir ;
  u32 new_iir ;
  u32 pipe_stats[3U] ;
  u32 vblank_status ;
  int vblank ;
  unsigned long irqflags ;
  int irq_received ;
  int ret ;
  int pipe ;
  bool blc_event ;
  raw_spinlock_t *tmp ;
  int reg ;
  u32 hotplug_status ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  bool tmp___2 ;
  void *__cil_tmp22 ;
  atomic_t *__cil_tmp23 ;
  void *__cil_tmp24 ;
  struct drm_i915_private *__cil_tmp25 ;
  struct intel_device_info const *__cil_tmp26 ;
  u8 __cil_tmp27 ;
  unsigned char __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  spinlock_t *__cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  bool __cil_tmp32 ;
  int __cil_tmp33 ;
  u32 __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  u32 __cil_tmp38 ;
  int __cil_tmp39 ;
  spinlock_t *__cil_tmp40 ;
  void *__cil_tmp41 ;
  struct drm_i915_private *__cil_tmp42 ;
  struct intel_device_info const *__cil_tmp43 ;
  unsigned char *__cil_tmp44 ;
  unsigned char *__cil_tmp45 ;
  unsigned char __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  u32 __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  struct workqueue_struct *__cil_tmp51 ;
  struct work_struct *__cil_tmp52 ;
  struct drm_master *__cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  struct drm_minor *__cil_tmp55 ;
  struct drm_master *__cil_tmp56 ;
  unsigned long __cil_tmp57 ;
  struct drm_minor *__cil_tmp58 ;
  struct drm_master *__cil_tmp59 ;
  void *__cil_tmp60 ;
  struct _drm_i915_sarea *__cil_tmp61 ;
  unsigned long __cil_tmp62 ;
  struct _drm_i915_sarea *__cil_tmp63 ;
  unsigned long __cil_tmp64 ;
  struct intel_ring_buffer (*__cil_tmp65)[3U] ;
  struct intel_ring_buffer *__cil_tmp66 ;
  struct _drm_i915_sarea *__cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  struct intel_ring_buffer (*__cil_tmp69)[3U] ;
  struct intel_ring_buffer *__cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  struct intel_ring_buffer (*__cil_tmp72)[3U] ;
  struct intel_ring_buffer *__cil_tmp73 ;
  struct intel_ring_buffer *__cil_tmp74 ;
  unsigned int __cil_tmp75 ;
  bool __cil_tmp76 ;
  unsigned int __cil_tmp77 ;
  bool __cil_tmp78 ;
  unsigned int __cil_tmp79 ;
  bool __cil_tmp80 ;
  unsigned long __cil_tmp81 ;
  unsigned long __cil_tmp82 ;
  int __cil_tmp83 ;
  int __cil_tmp84 ;

  {
  {
  dev = (struct drm_device *)arg;
  __cil_tmp22 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp22;
  vblank = 0;
  ret = 0;
  blc_event = (bool )0;
  __cil_tmp23 = & dev_priv->irq_received;
  atomic_inc(__cil_tmp23);
  iir = i915_read32(dev_priv, 8356U);
  }
  {
  __cil_tmp24 = dev->dev_private;
  __cil_tmp25 = (struct drm_i915_private *)__cil_tmp24;
  __cil_tmp26 = __cil_tmp25->info;
  __cil_tmp27 = __cil_tmp26->gen;
  __cil_tmp28 = (unsigned char )__cil_tmp27;
  __cil_tmp29 = (unsigned int )__cil_tmp28;
  if (__cil_tmp29 > 3U) {
    vblank_status = 4U;
  } else {
    vblank_status = 2U;
  }
  }
  ldv_37946:
  {
  irq_received = iir != 0U;
  __cil_tmp30 = & dev_priv->irq_lock;
  tmp = spinlock_check(__cil_tmp30);
  irqflags = _raw_spin_lock_irqsave(tmp);
  }
  {
  __cil_tmp31 = iir & 32768U;
  if (__cil_tmp31 != 0U) {
    {
    __cil_tmp32 = (bool )0;
    i915_handle_error(dev, __cil_tmp32);
    }
  } else {

  }
  }
  pipe = 0;
  goto ldv_37939;
  ldv_37938:
  {
  __cil_tmp33 = pipe * 4096;
  reg = __cil_tmp33 + 458788;
  __cil_tmp34 = (u32 )reg;
  pipe_stats[pipe] = i915_read32(dev_priv, __cil_tmp34);
  }
  {
  __cil_tmp35 = pipe_stats[pipe] & 2147549183U;
  if (__cil_tmp35 != 0U) {
    {
    __cil_tmp36 = (int )pipe_stats[pipe];
    if (__cil_tmp36 < 0) {
      {
      __cil_tmp37 = pipe + 65;
      drm_ut_debug_printk(2U, "drm", "i915_driver_irq_handler", "pipe %c underrun\n",
                          __cil_tmp37);
      }
    } else {

    }
    }
    {
    __cil_tmp38 = (u32 )reg;
    i915_write32(dev_priv, __cil_tmp38, pipe_stats[pipe]);
    irq_received = 1;
    }
  } else {

  }
  }
  pipe = pipe + 1;
  ldv_37939: ;
  {
  __cil_tmp39 = dev_priv->num_pipe;
  if (__cil_tmp39 > pipe) {
    goto ldv_37938;
  } else {
    goto ldv_37940;
  }
  }
  ldv_37940:
  {
  __cil_tmp40 = & dev_priv->irq_lock;
  spin_unlock_irqrestore(__cil_tmp40, irqflags);
  }
  if (irq_received == 0) {
    goto ldv_37941;
  } else {

  }
  ret = 1;
  {
  __cil_tmp41 = dev->dev_private;
  __cil_tmp42 = (struct drm_i915_private *)__cil_tmp41;
  __cil_tmp43 = __cil_tmp42->info;
  __cil_tmp44 = (unsigned char *)__cil_tmp43;
  __cil_tmp45 = __cil_tmp44 + 2UL;
  __cil_tmp46 = *__cil_tmp45;
  __cil_tmp47 = (unsigned int )__cil_tmp46;
  if (__cil_tmp47 != 0U) {
    {
    __cil_tmp48 = iir & 131072U;
    if (__cil_tmp48 != 0U) {
      {
      tmp___0 = i915_read32(dev_priv, 397588U);
      hotplug_status = tmp___0;
      drm_ut_debug_printk(2U, "drm", "i915_driver_irq_handler", "hotplug event received, stat 0x%08x\n",
                          hotplug_status);
      }
      {
      __cil_tmp49 = dev_priv->hotplug_supported_mask;
      __cil_tmp50 = __cil_tmp49 & hotplug_status;
      if (__cil_tmp50 != 0U) {
        {
        __cil_tmp51 = dev_priv->wq;
        __cil_tmp52 = & dev_priv->hotplug_work;
        queue_work(__cil_tmp51, __cil_tmp52);
        }
      } else {

      }
      }
      {
      i915_write32(dev_priv, 397588U, hotplug_status);
      i915_read32(dev_priv, 397588U);
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  i915_write32(dev_priv, 8356U, iir);
  new_iir = i915_read32(dev_priv, 8356U);
  }
  {
  __cil_tmp53 = (struct drm_master *)0;
  __cil_tmp54 = (unsigned long )__cil_tmp53;
  __cil_tmp55 = dev->primary;
  __cil_tmp56 = __cil_tmp55->master;
  __cil_tmp57 = (unsigned long )__cil_tmp56;
  if (__cil_tmp57 != __cil_tmp54) {
    __cil_tmp58 = dev->primary;
    __cil_tmp59 = __cil_tmp58->master;
    __cil_tmp60 = __cil_tmp59->driver_priv;
    master_priv = (struct drm_i915_master_private *)__cil_tmp60;
    {
    __cil_tmp61 = (struct _drm_i915_sarea *)0;
    __cil_tmp62 = (unsigned long )__cil_tmp61;
    __cil_tmp63 = master_priv->sarea_priv;
    __cil_tmp64 = (unsigned long )__cil_tmp63;
    if (__cil_tmp64 != __cil_tmp62) {
      {
      __cil_tmp65 = & dev_priv->ring;
      __cil_tmp66 = (struct intel_ring_buffer *)__cil_tmp65;
      tmp___1 = intel_read_status_page(__cil_tmp66, 33);
      __cil_tmp67 = master_priv->sarea_priv;
      __cil_tmp67->last_dispatch = (int )tmp___1;
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp68 = iir & 2U;
  if (__cil_tmp68 != 0U) {
    {
    __cil_tmp69 = & dev_priv->ring;
    __cil_tmp70 = (struct intel_ring_buffer *)__cil_tmp69;
    notify_ring(dev, __cil_tmp70);
    }
  } else {

  }
  }
  {
  __cil_tmp71 = iir & 33554432U;
  if (__cil_tmp71 != 0U) {
    {
    __cil_tmp72 = & dev_priv->ring;
    __cil_tmp73 = (struct intel_ring_buffer *)__cil_tmp72;
    __cil_tmp74 = __cil_tmp73 + 1UL;
    notify_ring(dev, __cil_tmp74);
    }
  } else {

  }
  }
  {
  __cil_tmp75 = iir & 2048U;
  if (__cil_tmp75 != 0U) {
    {
    intel_prepare_page_flip(dev, 0);
    }
    {
    __cil_tmp76 = dev_priv->flip_pending_is_done;
    if ((int )__cil_tmp76) {
      {
      intel_finish_page_flip_plane(dev, 0);
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp77 = iir & 1024U;
  if (__cil_tmp77 != 0U) {
    {
    intel_prepare_page_flip(dev, 1);
    }
    {
    __cil_tmp78 = dev_priv->flip_pending_is_done;
    if ((int )__cil_tmp78) {
      {
      intel_finish_page_flip_plane(dev, 1);
      }
    } else {

    }
    }
  } else {

  }
  }
  pipe = 0;
  goto ldv_37944;
  ldv_37943: ;
  {
  __cil_tmp79 = pipe_stats[pipe] & vblank_status;
  if (__cil_tmp79 != 0U) {
    {
    tmp___2 = drm_handle_vblank(dev, pipe);
    }
    if ((int )tmp___2) {
      vblank = vblank + 1;
      {
      __cil_tmp80 = dev_priv->flip_pending_is_done;
      if (! __cil_tmp80) {
        {
        i915_pageflip_stall_check(dev, pipe);
        intel_finish_page_flip(dev, pipe);
        }
      } else {

      }
      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp81 = (unsigned long )pipe_stats[pipe];
  __cil_tmp82 = __cil_tmp81 & 64UL;
  if (__cil_tmp82 != 0UL) {
    blc_event = (bool )1;
  } else {

  }
  }
  pipe = pipe + 1;
  ldv_37944: ;
  {
  __cil_tmp83 = dev_priv->num_pipe;
  if (__cil_tmp83 > pipe) {
    goto ldv_37943;
  } else {
    goto ldv_37945;
  }
  }
  ldv_37945: ;
  if ((int )blc_event) {
    {
    intel_opregion_asle_intr(dev);
    }
  } else {
    {
    __cil_tmp84 = (int )iir;
    if (__cil_tmp84 & 1) {
      {
      intel_opregion_asle_intr(dev);
      }
    } else {

    }
    }
  }
  iir = new_iir;
  goto ldv_37946;
  ldv_37941: ;
  return ((irqreturn_t )ret);
}
}
static int i915_emit_irq(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  struct drm_i915_master_private *master_priv ;
  int tmp ;
  void *__cil_tmp5 ;
  struct drm_minor *__cil_tmp6 ;
  struct drm_master *__cil_tmp7 ;
  void *__cil_tmp8 ;
  uint32_t __cil_tmp9 ;
  uint32_t __cil_tmp10 ;
  int __cil_tmp11 ;
  struct _drm_i915_sarea *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct _drm_i915_sarea *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct _drm_i915_sarea *__cil_tmp16 ;
  uint32_t __cil_tmp17 ;
  struct intel_ring_buffer (*__cil_tmp18)[3U] ;
  struct intel_ring_buffer *__cil_tmp19 ;
  struct intel_ring_buffer (*__cil_tmp20)[3U] ;
  struct intel_ring_buffer *__cil_tmp21 ;
  struct intel_ring_buffer (*__cil_tmp22)[3U] ;
  struct intel_ring_buffer *__cil_tmp23 ;
  struct intel_ring_buffer (*__cil_tmp24)[3U] ;
  struct intel_ring_buffer *__cil_tmp25 ;
  uint32_t __cil_tmp26 ;
  struct intel_ring_buffer (*__cil_tmp27)[3U] ;
  struct intel_ring_buffer *__cil_tmp28 ;
  struct intel_ring_buffer (*__cil_tmp29)[3U] ;
  struct intel_ring_buffer *__cil_tmp30 ;
  uint32_t __cil_tmp31 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  __cil_tmp6 = dev->primary;
  __cil_tmp7 = __cil_tmp6->master;
  __cil_tmp8 = __cil_tmp7->driver_priv;
  master_priv = (struct drm_i915_master_private *)__cil_tmp8;
  i915_kernel_lost_context(dev);
  drm_ut_debug_printk(2U, "drm", "i915_emit_irq", "\n");
  __cil_tmp9 = dev_priv->counter;
  dev_priv->counter = __cil_tmp9 + 1U;
  }
  {
  __cil_tmp10 = dev_priv->counter;
  __cil_tmp11 = (int )__cil_tmp10;
  if (__cil_tmp11 < 0) {
    dev_priv->counter = 1U;
  } else {

  }
  }
  {
  __cil_tmp12 = (struct _drm_i915_sarea *)0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = master_priv->sarea_priv;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  if (__cil_tmp15 != __cil_tmp13) {
    __cil_tmp16 = master_priv->sarea_priv;
    __cil_tmp17 = dev_priv->counter;
    __cil_tmp16->last_enqueue = (int )__cil_tmp17;
  } else {

  }
  }
  {
  __cil_tmp18 = & dev_priv->ring;
  __cil_tmp19 = (struct intel_ring_buffer *)__cil_tmp18;
  tmp = intel_ring_begin(__cil_tmp19, 4);
  }
  if (tmp == 0) {
    {
    __cil_tmp20 = & dev_priv->ring;
    __cil_tmp21 = (struct intel_ring_buffer *)__cil_tmp20;
    intel_ring_emit(__cil_tmp21, 276824065U);
    __cil_tmp22 = & dev_priv->ring;
    __cil_tmp23 = (struct intel_ring_buffer *)__cil_tmp22;
    intel_ring_emit(__cil_tmp23, 132U);
    __cil_tmp24 = & dev_priv->ring;
    __cil_tmp25 = (struct intel_ring_buffer *)__cil_tmp24;
    __cil_tmp26 = dev_priv->counter;
    intel_ring_emit(__cil_tmp25, __cil_tmp26);
    __cil_tmp27 = & dev_priv->ring;
    __cil_tmp28 = (struct intel_ring_buffer *)__cil_tmp27;
    intel_ring_emit(__cil_tmp28, 16777216U);
    __cil_tmp29 = & dev_priv->ring;
    __cil_tmp30 = (struct intel_ring_buffer *)__cil_tmp29;
    intel_ring_advance(__cil_tmp30);
    }
  } else {

  }
  {
  __cil_tmp31 = dev_priv->counter;
  return ((int )__cil_tmp31);
  }
}
}
static int i915_wait_irq(struct drm_device *dev , int irq_nr )
{ drm_i915_private_t *dev_priv ;
  struct drm_i915_master_private *master_priv ;
  int ret ;
  struct intel_ring_buffer *ring ;
  u32 tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  wait_queue_t entry ;
  struct task_struct *tmp___2 ;
  unsigned long end ;
  struct task_struct *tmp___3 ;
  u32 tmp___4 ;
  struct task_struct *tmp___5 ;
  int tmp___6 ;
  struct task_struct *tmp___7 ;
  unsigned long timeout__ ;
  unsigned long tmp___8 ;
  int ret__ ;
  struct thread_info *tmp___9 ;
  int pfo_ret__ ;
  int tmp___10 ;
  u32 tmp___11 ;
  bool tmp___12 ;
  u32 tmp___13 ;
  void *__cil_tmp27 ;
  struct drm_minor *__cil_tmp28 ;
  struct drm_master *__cil_tmp29 ;
  void *__cil_tmp30 ;
  struct intel_ring_buffer (*__cil_tmp31)[3U] ;
  struct intel_ring_buffer (*__cil_tmp32)[3U] ;
  struct intel_ring_buffer *__cil_tmp33 ;
  struct intel_ring_buffer (*__cil_tmp34)[3U] ;
  struct intel_ring_buffer *__cil_tmp35 ;
  u32 __cil_tmp36 ;
  struct _drm_i915_sarea *__cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  struct _drm_i915_sarea *__cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  struct intel_ring_buffer (*__cil_tmp41)[3U] ;
  struct intel_ring_buffer *__cil_tmp42 ;
  struct _drm_i915_sarea *__cil_tmp43 ;
  struct _drm_i915_sarea *__cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  struct _drm_i915_sarea *__cil_tmp46 ;
  unsigned long __cil_tmp47 ;
  struct _drm_i915_sarea *__cil_tmp48 ;
  struct _drm_i915_sarea *__cil_tmp49 ;
  int __cil_tmp50 ;
  bool (*__cil_tmp51)(struct intel_ring_buffer * ) ;
  unsigned long __cil_tmp52 ;
  wait_queue_head_t *__cil_tmp53 ;
  struct intel_ring_buffer (*__cil_tmp54)[3U] ;
  struct intel_ring_buffer *__cil_tmp55 ;
  u32 __cil_tmp56 ;
  long __cil_tmp57 ;
  long __cil_tmp58 ;
  long __cil_tmp59 ;
  wait_queue_head_t *__cil_tmp60 ;
  void (*__cil_tmp61)(struct intel_ring_buffer * ) ;
  unsigned int __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  unsigned long __cil_tmp64 ;
  long __cil_tmp65 ;
  long __cil_tmp66 ;
  long __cil_tmp67 ;
  int __cil_tmp68 ;
  int __cil_tmp69 ;
  atomic_t const *__cil_tmp70 ;
  struct intel_ring_buffer (*__cil_tmp71)[3U] ;
  struct intel_ring_buffer *__cil_tmp72 ;
  u32 __cil_tmp73 ;
  struct intel_ring_buffer (*__cil_tmp74)[3U] ;
  struct intel_ring_buffer *__cil_tmp75 ;
  uint32_t __cil_tmp76 ;
  int __cil_tmp77 ;

  {
  {
  __cil_tmp27 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp27;
  __cil_tmp28 = dev->primary;
  __cil_tmp29 = __cil_tmp28->master;
  __cil_tmp30 = __cil_tmp29->driver_priv;
  master_priv = (struct drm_i915_master_private *)__cil_tmp30;
  ret = 0;
  __cil_tmp31 = & dev_priv->ring;
  ring = (struct intel_ring_buffer *)__cil_tmp31;
  __cil_tmp32 = & dev_priv->ring;
  __cil_tmp33 = (struct intel_ring_buffer *)__cil_tmp32;
  tmp = intel_read_status_page(__cil_tmp33, 33);
  drm_ut_debug_printk(2U, "drm", "i915_wait_irq", "irq_nr=%d breadcrumb=%d\n", irq_nr,
                      tmp);
  __cil_tmp34 = & dev_priv->ring;
  __cil_tmp35 = (struct intel_ring_buffer *)__cil_tmp34;
  tmp___1 = intel_read_status_page(__cil_tmp35, 33);
  }
  {
  __cil_tmp36 = (u32 )irq_nr;
  if (tmp___1 >= __cil_tmp36) {
    {
    __cil_tmp37 = (struct _drm_i915_sarea *)0;
    __cil_tmp38 = (unsigned long )__cil_tmp37;
    __cil_tmp39 = master_priv->sarea_priv;
    __cil_tmp40 = (unsigned long )__cil_tmp39;
    if (__cil_tmp40 != __cil_tmp38) {
      {
      __cil_tmp41 = & dev_priv->ring;
      __cil_tmp42 = (struct intel_ring_buffer *)__cil_tmp41;
      tmp___0 = intel_read_status_page(__cil_tmp42, 33);
      __cil_tmp43 = master_priv->sarea_priv;
      __cil_tmp43->last_dispatch = (int )tmp___0;
      }
    } else {

    }
    }
    return (0);
  } else {

  }
  }
  {
  __cil_tmp44 = (struct _drm_i915_sarea *)0;
  __cil_tmp45 = (unsigned long )__cil_tmp44;
  __cil_tmp46 = master_priv->sarea_priv;
  __cil_tmp47 = (unsigned long )__cil_tmp46;
  if (__cil_tmp47 != __cil_tmp45) {
    __cil_tmp48 = master_priv->sarea_priv;
    __cil_tmp49 = master_priv->sarea_priv;
    __cil_tmp50 = __cil_tmp49->perf_boxes;
    __cil_tmp48->perf_boxes = __cil_tmp50 | 4;
  } else {

  }
  }
  {
  __cil_tmp51 = ring->irq_get;
  tmp___12 = (*__cil_tmp51)(ring);
  }
  if ((int )tmp___12) {
    {
    tmp___2 = get_current();
    entry.flags = 0U;
    entry.private = (void *)tmp___2;
    entry.func = & default_wake_function;
    entry.task_list.next = (struct list_head *)0;
    entry.task_list.prev = (struct list_head *)0;
    __cil_tmp52 = (unsigned long )jiffies;
    end = __cil_tmp52 + 750UL;
    __cil_tmp53 = & ring->irq_queue;
    add_wait_queue(__cil_tmp53, & entry);
    }
    ldv_37971:
    {
    tmp___3 = get_current();
    tmp___3->state = (long volatile )1L;
    __cil_tmp54 = & dev_priv->ring;
    __cil_tmp55 = (struct intel_ring_buffer *)__cil_tmp54;
    tmp___4 = intel_read_status_page(__cil_tmp55, 33);
    }
    {
    __cil_tmp56 = (u32 )irq_nr;
    if (tmp___4 >= __cil_tmp56) {
      goto ldv_37964;
    } else {

    }
    }
    {
    __cil_tmp57 = (long )end;
    __cil_tmp58 = (long )jiffies;
    __cil_tmp59 = __cil_tmp58 - __cil_tmp57;
    if (__cil_tmp59 >= 0L) {
      ret = -16;
      goto ldv_37964;
    } else {

    }
    }
    {
    schedule_timeout(2L);
    tmp___5 = get_current();
    tmp___6 = signal_pending(tmp___5);
    }
    if (tmp___6 != 0) {
      ret = -4;
      goto ldv_37964;
    } else {

    }
    goto ldv_37971;
    ldv_37964:
    {
    tmp___7 = get_current();
    tmp___7->state = (long volatile )0L;
    __cil_tmp60 = & ring->irq_queue;
    remove_wait_queue(__cil_tmp60, & entry);
    __cil_tmp61 = ring->irq_put;
    (*__cil_tmp61)(ring);
    }
  } else {
    {
    __cil_tmp62 = (unsigned int const )3000U;
    __cil_tmp63 = (unsigned int )__cil_tmp62;
    tmp___8 = msecs_to_jiffies(__cil_tmp63);
    __cil_tmp64 = (unsigned long )jiffies;
    timeout__ = tmp___8 + __cil_tmp64;
    ret__ = 0;
    }
    goto ldv_37990;
    ldv_37989: ;
    {
    __cil_tmp65 = (long )jiffies;
    __cil_tmp66 = (long )timeout__;
    __cil_tmp67 = __cil_tmp66 - __cil_tmp65;
    if (__cil_tmp67 < 0L) {
      ret__ = -110;
      goto ldv_37980;
    } else {

    }
    }
    {
    tmp___9 = current_thread_info();
    }
    {
    __cil_tmp68 = tmp___9->preempt_count;
    __cil_tmp69 = __cil_tmp68 & -268435457;
    if (__cil_tmp69 == 0) {
      if (1) {
        goto case_4;
      } else {
        goto switch_default;
        if (0) {
          __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
          goto ldv_37983;
          __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_37983;
          case_4:
          __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_37983;
          __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_37983;
          switch_default:
          {
          __bad_percpu_size();
          }
        } else {

        }
      }
      ldv_37983:
      {
      __cil_tmp70 = (atomic_t const *)(& kgdb_active);
      tmp___10 = atomic_read(__cil_tmp70);
      }
      if (pfo_ret__ != tmp___10) {
        {
        msleep(1U);
        }
      } else {

      }
    } else {

    }
    }
    ldv_37990:
    {
    __cil_tmp71 = & dev_priv->ring;
    __cil_tmp72 = (struct intel_ring_buffer *)__cil_tmp71;
    tmp___11 = intel_read_status_page(__cil_tmp72, 33);
    }
    {
    __cil_tmp73 = (u32 )irq_nr;
    if (tmp___11 < __cil_tmp73) {
      goto ldv_37989;
    } else {
      goto ldv_37980;
    }
    }
    ldv_37980: ;
    if (ret__ != 0) {
      ret = -16;
    } else {

    }
  }
  if (ret == -16) {
    {
    __cil_tmp74 = & dev_priv->ring;
    __cil_tmp75 = (struct intel_ring_buffer *)__cil_tmp74;
    tmp___13 = intel_read_status_page(__cil_tmp75, 33);
    __cil_tmp76 = dev_priv->counter;
    __cil_tmp77 = (int )__cil_tmp76;
    drm_err("i915_wait_irq", "EBUSY -- rec: %d emitted: %d\n", tmp___13, __cil_tmp77);
    }
  } else {

  }
  return (ret);
}
}
int i915_irq_emit(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ drm_i915_private_t *dev_priv ;
  drm_i915_irq_emit_t *emit ;
  int result ;
  int tmp ;
  void *__cil_tmp8 ;
  drm_i915_private_t *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  void *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct intel_ring_buffer (*__cil_tmp14)[3U] ;
  struct intel_ring_buffer *__cil_tmp15 ;
  void *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct drm_i915_gem_object *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  void *__cil_tmp20 ;
  struct drm_i915_private *__cil_tmp21 ;
  struct intel_ring_buffer (*__cil_tmp22)[3U] ;
  struct intel_ring_buffer *__cil_tmp23 ;
  struct drm_i915_gem_object *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct drm_master *__cil_tmp26 ;
  struct drm_hw_lock *__cil_tmp27 ;
  unsigned int volatile __cil_tmp28 ;
  int __cil_tmp29 ;
  struct drm_master *__cil_tmp30 ;
  struct drm_hw_lock *__cil_tmp31 ;
  unsigned int volatile __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  struct drm_master *__cil_tmp35 ;
  struct drm_file *__cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  struct drm_master *__cil_tmp38 ;
  struct drm_file *__cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  struct drm_master *__cil_tmp41 ;
  struct drm_hw_lock *__cil_tmp42 ;
  unsigned int volatile __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  struct drm_master *__cil_tmp46 ;
  struct drm_file *__cil_tmp47 ;
  struct mutex *__cil_tmp48 ;
  struct mutex *__cil_tmp49 ;
  int *__cil_tmp50 ;
  void *__cil_tmp51 ;
  void const *__cil_tmp52 ;

  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp8;
  emit = (drm_i915_irq_emit_t *)data;
  {
  __cil_tmp9 = (drm_i915_private_t *)0;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = (unsigned long )dev_priv;
  if (__cil_tmp11 == __cil_tmp10) {
    {
    drm_err("i915_irq_emit", "called with no initialization\n");
    }
    return (-22);
  } else {
    {
    __cil_tmp12 = (void *)0;
    __cil_tmp13 = (unsigned long )__cil_tmp12;
    __cil_tmp14 = & dev_priv->ring;
    __cil_tmp15 = (struct intel_ring_buffer *)__cil_tmp14;
    __cil_tmp16 = __cil_tmp15->virtual_start;
    __cil_tmp17 = (unsigned long )__cil_tmp16;
    if (__cil_tmp17 == __cil_tmp13) {
      {
      drm_err("i915_irq_emit", "called with no initialization\n");
      }
      return (-22);
    } else {

    }
    }
  }
  }
  {
  __cil_tmp18 = (struct drm_i915_gem_object *)0;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  __cil_tmp20 = dev->dev_private;
  __cil_tmp21 = (struct drm_i915_private *)__cil_tmp20;
  __cil_tmp22 = & __cil_tmp21->ring;
  __cil_tmp23 = (struct intel_ring_buffer *)__cil_tmp22;
  __cil_tmp24 = __cil_tmp23->obj;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  if (__cil_tmp25 == __cil_tmp19) {
    {
    __cil_tmp26 = file_priv->master;
    __cil_tmp27 = __cil_tmp26->lock.hw_lock;
    __cil_tmp28 = __cil_tmp27->lock;
    __cil_tmp29 = (int )__cil_tmp28;
    if (__cil_tmp29 >= 0) {
      {
      __cil_tmp30 = file_priv->master;
      __cil_tmp31 = __cil_tmp30->lock.hw_lock;
      __cil_tmp32 = __cil_tmp31->lock;
      __cil_tmp33 = (unsigned int )__cil_tmp32;
      __cil_tmp34 = __cil_tmp33 & 2147483648U;
      __cil_tmp35 = file_priv->master;
      __cil_tmp36 = __cil_tmp35->lock.file_priv;
      drm_err("i915_irq_emit", "%s called without lock held, held  %d owner %p %p\n",
              "i915_irq_emit", __cil_tmp34, __cil_tmp36, file_priv);
      }
      return (-22);
    } else {
      {
      __cil_tmp37 = (unsigned long )file_priv;
      __cil_tmp38 = file_priv->master;
      __cil_tmp39 = __cil_tmp38->lock.file_priv;
      __cil_tmp40 = (unsigned long )__cil_tmp39;
      if (__cil_tmp40 != __cil_tmp37) {
        {
        __cil_tmp41 = file_priv->master;
        __cil_tmp42 = __cil_tmp41->lock.hw_lock;
        __cil_tmp43 = __cil_tmp42->lock;
        __cil_tmp44 = (unsigned int )__cil_tmp43;
        __cil_tmp45 = __cil_tmp44 & 2147483648U;
        __cil_tmp46 = file_priv->master;
        __cil_tmp47 = __cil_tmp46->lock.file_priv;
        drm_err("i915_irq_emit", "%s called without lock held, held  %d owner %p %p\n",
                "i915_irq_emit", __cil_tmp45, __cil_tmp47, file_priv);
        }
        return (-22);
      } else {

      }
      }
    }
    }
  } else {

  }
  }
  {
  __cil_tmp48 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp48, 0U);
  result = i915_emit_irq(dev);
  __cil_tmp49 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp49);
  __cil_tmp50 = emit->irq_seq;
  __cil_tmp51 = (void *)__cil_tmp50;
  __cil_tmp52 = (void const *)(& result);
  tmp = copy_to_user(__cil_tmp51, __cil_tmp52, 4U);
  }
  if (tmp != 0) {
    {
    drm_err("i915_irq_emit", "copy_to_user\n");
    }
    return (-14);
  } else {

  }
  return (0);
}
}
int i915_irq_wait(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ drm_i915_private_t *dev_priv ;
  drm_i915_irq_wait_t *irqwait ;
  int tmp ;
  void *__cil_tmp7 ;
  drm_i915_private_t *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  int __cil_tmp11 ;

  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp7;
  irqwait = (drm_i915_irq_wait_t *)data;
  {
  __cil_tmp8 = (drm_i915_private_t *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = (unsigned long )dev_priv;
  if (__cil_tmp10 == __cil_tmp9) {
    {
    drm_err("i915_irq_wait", "called with no initialization\n");
    }
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp11 = irqwait->irq_seq;
  tmp = i915_wait_irq(dev, __cil_tmp11);
  }
  return (tmp);
}
}
static int i915_enable_vblank(struct drm_device *dev , int pipe )
{ drm_i915_private_t *dev_priv ;
  unsigned long irqflags ;
  int tmp ;
  raw_spinlock_t *tmp___0 ;
  void *__cil_tmp7 ;
  spinlock_t *__cil_tmp8 ;
  void *__cil_tmp9 ;
  struct drm_i915_private *__cil_tmp10 ;
  struct intel_device_info const *__cil_tmp11 ;
  u8 __cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  struct intel_device_info const *__cil_tmp15 ;
  u8 __cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  spinlock_t *__cil_tmp19 ;

  {
  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp7;
  tmp = i915_pipe_enabled(dev, pipe);
  }
  if (tmp == 0) {
    return (-22);
  } else {

  }
  {
  __cil_tmp8 = & dev_priv->irq_lock;
  tmp___0 = spinlock_check(__cil_tmp8);
  irqflags = _raw_spin_lock_irqsave(tmp___0);
  }
  {
  __cil_tmp9 = dev->dev_private;
  __cil_tmp10 = (struct drm_i915_private *)__cil_tmp9;
  __cil_tmp11 = __cil_tmp10->info;
  __cil_tmp12 = __cil_tmp11->gen;
  __cil_tmp13 = (unsigned char )__cil_tmp12;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  if (__cil_tmp14 > 3U) {
    {
    i915_enable_pipestat(dev_priv, pipe, 262144U);
    }
  } else {
    {
    i915_enable_pipestat(dev_priv, pipe, 131072U);
    }
  }
  }
  {
  __cil_tmp15 = dev_priv->info;
  __cil_tmp16 = __cil_tmp15->gen;
  __cil_tmp17 = (unsigned char )__cil_tmp16;
  __cil_tmp18 = (unsigned int )__cil_tmp17;
  if (__cil_tmp18 == 3U) {
    {
    i915_write32(dev_priv, 8384U, 134217728U);
    }
  } else {

  }
  }
  {
  __cil_tmp19 = & dev_priv->irq_lock;
  spin_unlock_irqrestore(__cil_tmp19, irqflags);
  }
  return (0);
}
}
static int ironlake_enable_vblank(struct drm_device *dev , int pipe )
{ drm_i915_private_t *dev_priv ;
  unsigned long irqflags ;
  int tmp ;
  raw_spinlock_t *tmp___0 ;
  unsigned int tmp___1 ;
  void *__cil_tmp8 ;
  spinlock_t *__cil_tmp9 ;
  spinlock_t *__cil_tmp10 ;

  {
  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp8;
  tmp = i915_pipe_enabled(dev, pipe);
  }
  if (tmp == 0) {
    return (-22);
  } else {

  }
  {
  __cil_tmp9 = & dev_priv->irq_lock;
  tmp___0 = spinlock_check(__cil_tmp9);
  irqflags = _raw_spin_lock_irqsave(tmp___0);
  }
  if (pipe == 0) {
    tmp___1 = 128U;
  } else {
    tmp___1 = 32768U;
  }
  {
  ironlake_enable_display_irq(dev_priv, tmp___1);
  __cil_tmp10 = & dev_priv->irq_lock;
  spin_unlock_irqrestore(__cil_tmp10, irqflags);
  }
  return (0);
}
}
static int ivybridge_enable_vblank(struct drm_device *dev , int pipe )
{ drm_i915_private_t *dev_priv ;
  unsigned long irqflags ;
  int tmp ;
  raw_spinlock_t *tmp___0 ;
  unsigned int tmp___1 ;
  void *__cil_tmp8 ;
  spinlock_t *__cil_tmp9 ;
  spinlock_t *__cil_tmp10 ;

  {
  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp8;
  tmp = i915_pipe_enabled(dev, pipe);
  }
  if (tmp == 0) {
    return (-22);
  } else {

  }
  {
  __cil_tmp9 = & dev_priv->irq_lock;
  tmp___0 = spinlock_check(__cil_tmp9);
  irqflags = _raw_spin_lock_irqsave(tmp___0);
  }
  if (pipe == 0) {
    tmp___1 = 1U;
  } else {
    tmp___1 = 32U;
  }
  {
  ironlake_enable_display_irq(dev_priv, tmp___1);
  __cil_tmp10 = & dev_priv->irq_lock;
  spin_unlock_irqrestore(__cil_tmp10, irqflags);
  }
  return (0);
}
}
static void i915_disable_vblank(struct drm_device *dev , int pipe )
{ drm_i915_private_t *dev_priv ;
  unsigned long irqflags ;
  raw_spinlock_t *tmp ;
  void *__cil_tmp6 ;
  spinlock_t *__cil_tmp7 ;
  struct intel_device_info const *__cil_tmp8 ;
  u8 __cil_tmp9 ;
  unsigned char __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  spinlock_t *__cil_tmp12 ;

  {
  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp6;
  __cil_tmp7 = & dev_priv->irq_lock;
  tmp = spinlock_check(__cil_tmp7);
  irqflags = _raw_spin_lock_irqsave(tmp);
  }
  {
  __cil_tmp8 = dev_priv->info;
  __cil_tmp9 = __cil_tmp8->gen;
  __cil_tmp10 = (unsigned char )__cil_tmp9;
  __cil_tmp11 = (unsigned int )__cil_tmp10;
  if (__cil_tmp11 == 3U) {
    {
    i915_write32(dev_priv, 8384U, 134219776U);
    }
  } else {

  }
  }
  {
  i915_disable_pipestat(dev_priv, pipe, 393216U);
  __cil_tmp12 = & dev_priv->irq_lock;
  spin_unlock_irqrestore(__cil_tmp12, irqflags);
  }
  return;
}
}
static void ironlake_disable_vblank(struct drm_device *dev , int pipe )
{ drm_i915_private_t *dev_priv ;
  unsigned long irqflags ;
  raw_spinlock_t *tmp ;
  unsigned int tmp___0 ;
  void *__cil_tmp7 ;
  spinlock_t *__cil_tmp8 ;
  spinlock_t *__cil_tmp9 ;

  {
  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp7;
  __cil_tmp8 = & dev_priv->irq_lock;
  tmp = spinlock_check(__cil_tmp8);
  irqflags = _raw_spin_lock_irqsave(tmp);
  }
  if (pipe == 0) {
    tmp___0 = 128U;
  } else {
    tmp___0 = 32768U;
  }
  {
  ironlake_disable_display_irq(dev_priv, tmp___0);
  __cil_tmp9 = & dev_priv->irq_lock;
  spin_unlock_irqrestore(__cil_tmp9, irqflags);
  }
  return;
}
}
static void ivybridge_disable_vblank(struct drm_device *dev , int pipe )
{ drm_i915_private_t *dev_priv ;
  unsigned long irqflags ;
  raw_spinlock_t *tmp ;
  unsigned int tmp___0 ;
  void *__cil_tmp7 ;
  spinlock_t *__cil_tmp8 ;
  spinlock_t *__cil_tmp9 ;

  {
  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp7;
  __cil_tmp8 = & dev_priv->irq_lock;
  tmp = spinlock_check(__cil_tmp8);
  irqflags = _raw_spin_lock_irqsave(tmp);
  }
  if (pipe == 0) {
    tmp___0 = 1U;
  } else {
    tmp___0 = 32U;
  }
  {
  ironlake_disable_display_irq(dev_priv, tmp___0);
  __cil_tmp9 = & dev_priv->irq_lock;
  spin_unlock_irqrestore(__cil_tmp9, irqflags);
  }
  return;
}
}
int i915_vblank_pipe_set(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ drm_i915_private_t *dev_priv ;
  void *__cil_tmp5 ;
  drm_i915_private_t *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  unsigned long __cil_tmp8 ;

  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  {
  __cil_tmp6 = (drm_i915_private_t *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = (unsigned long )dev_priv;
  if (__cil_tmp8 == __cil_tmp7) {
    {
    drm_err("i915_vblank_pipe_set", "called with no initialization\n");
    }
    return (-22);
  } else {

  }
  }
  return (0);
}
}
int i915_vblank_pipe_get(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ drm_i915_private_t *dev_priv ;
  drm_i915_vblank_pipe_t *pipe ;
  void *__cil_tmp6 ;
  drm_i915_private_t *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;

  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp6;
  pipe = (drm_i915_vblank_pipe_t *)data;
  {
  __cil_tmp7 = (drm_i915_private_t *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = (unsigned long )dev_priv;
  if (__cil_tmp9 == __cil_tmp8) {
    {
    drm_err("i915_vblank_pipe_get", "called with no initialization\n");
    }
    return (-22);
  } else {

  }
  }
  pipe->pipe = 3;
  return (0);
}
}
int i915_vblank_swap(struct drm_device *dev , void *data , struct drm_file *file_priv )
{

  {
  return (-22);
}
}
static u32 ring_last_seqno(struct intel_ring_buffer *ring )
{ struct list_head const *__mptr ;
  struct list_head *__cil_tmp3 ;
  struct drm_i915_gem_request *__cil_tmp4 ;
  struct drm_i915_gem_request *__cil_tmp5 ;

  {
  __cil_tmp3 = ring->request_list.prev;
  __mptr = (struct list_head const *)__cil_tmp3;
  {
  __cil_tmp4 = (struct drm_i915_gem_request *)__mptr;
  __cil_tmp5 = __cil_tmp4 + 1152921504606846952UL;
  return (__cil_tmp5->seqno);
  }
}
}
static bool i915_hangcheck_ring_idle(struct intel_ring_buffer *ring , bool *err )
{ u32 tmp ;
  int tmp___0 ;
  int tmp___1 ;
  u32 tmp___2 ;
  u32 tmp___3 ;
  bool tmp___4 ;
  struct list_head *__cil_tmp9 ;
  struct list_head const *__cil_tmp10 ;
  u32 (*__cil_tmp11)(struct intel_ring_buffer * ) ;
  u32 __cil_tmp12 ;
  wait_queue_head_t *__cil_tmp13 ;
  u32 (*__cil_tmp14)(struct intel_ring_buffer * ) ;
  char const *__cil_tmp15 ;
  u32 __cil_tmp16 ;
  wait_queue_head_t *__cil_tmp17 ;
  void *__cil_tmp18 ;

  {
  {
  __cil_tmp9 = & ring->request_list;
  __cil_tmp10 = (struct list_head const *)__cil_tmp9;
  tmp___1 = list_empty(__cil_tmp10);
  }
  if (tmp___1 != 0) {
    goto _L;
  } else {
    {
    tmp___2 = ring_last_seqno(ring);
    __cil_tmp11 = ring->get_seqno;
    tmp___3 = (*__cil_tmp11)(ring);
    tmp___4 = i915_seqno_passed(tmp___3, tmp___2);
    }
    if ((int )tmp___4) {
      _L:
      {
      __cil_tmp12 = ring->waiting_seqno;
      if (__cil_tmp12 != 0U) {
        {
        __cil_tmp13 = & ring->irq_queue;
        tmp___0 = waitqueue_active(__cil_tmp13);
        }
        if (tmp___0 != 0) {
          {
          __cil_tmp14 = ring->get_seqno;
          tmp = (*__cil_tmp14)(ring);
          __cil_tmp15 = ring->name;
          __cil_tmp16 = ring->waiting_seqno;
          drm_err("i915_hangcheck_ring_idle", "Hangcheck timer elapsed... %s idle [waiting on %d, at %d], missed IRQ?\n",
                  __cil_tmp15, __cil_tmp16, tmp);
          __cil_tmp17 = & ring->irq_queue;
          __cil_tmp18 = (void *)0;
          __wake_up(__cil_tmp17, 3U, 0, __cil_tmp18);
          *err = (bool )1;
          }
        } else {

        }
      } else {

      }
      }
      return ((bool )1);
    } else {

    }
  }
  return ((bool )0);
}
}
static bool kick_ring(struct intel_ring_buffer *ring )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  u32 tmp ;
  u32 tmp___0 ;
  void *__cil_tmp6 ;
  u32 __cil_tmp7 ;
  u32 __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  char const *__cil_tmp10 ;
  u32 __cil_tmp11 ;
  u32 __cil_tmp12 ;
  void *__cil_tmp13 ;
  struct drm_i915_private *__cil_tmp14 ;
  struct intel_device_info const *__cil_tmp15 ;
  u8 __cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  char const *__cil_tmp20 ;
  u32 __cil_tmp21 ;
  u32 __cil_tmp22 ;

  {
  {
  dev = ring->dev;
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  __cil_tmp7 = ring->mmio_base;
  __cil_tmp8 = __cil_tmp7 + 60U;
  tmp___0 = i915_read32(dev_priv, __cil_tmp8);
  tmp = tmp___0;
  }
  {
  __cil_tmp9 = tmp & 2048U;
  if (__cil_tmp9 != 0U) {
    {
    __cil_tmp10 = ring->name;
    drm_err("kick_ring", "Kicking stuck wait on %s\n", __cil_tmp10);
    __cil_tmp11 = ring->mmio_base;
    __cil_tmp12 = __cil_tmp11 + 60U;
    i915_write32(dev_priv, __cil_tmp12, tmp);
    }
    return ((bool )1);
  } else {

  }
  }
  {
  __cil_tmp13 = dev->dev_private;
  __cil_tmp14 = (struct drm_i915_private *)__cil_tmp13;
  __cil_tmp15 = __cil_tmp14->info;
  __cil_tmp16 = __cil_tmp15->gen;
  __cil_tmp17 = (unsigned char )__cil_tmp16;
  __cil_tmp18 = (unsigned int )__cil_tmp17;
  if (__cil_tmp18 == 6U) {
    {
    __cil_tmp19 = tmp & 1024U;
    if (__cil_tmp19 != 0U) {
      {
      __cil_tmp20 = ring->name;
      drm_err("kick_ring", "Kicking stuck semaphore on %s\n", __cil_tmp20);
      __cil_tmp21 = ring->mmio_base;
      __cil_tmp22 = __cil_tmp21 + 60U;
      i915_write32(dev_priv, __cil_tmp22, tmp);
      }
      return ((bool )1);
    } else {

    }
    }
  } else {

  }
  }
  return ((bool )0);
}
}
void i915_hangcheck_elapsed(unsigned long data )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  uint32_t acthd ;
  uint32_t instdone ;
  uint32_t instdone1 ;
  bool err ;
  bool tmp ;
  bool tmp___0 ;
  bool tmp___1 ;
  bool tmp___2 ;
  bool tmp___3 ;
  bool tmp___4 ;
  int tmp___5 ;
  unsigned long tmp___6 ;
  void *__cil_tmp16 ;
  struct intel_ring_buffer (*__cil_tmp17)[3U] ;
  struct intel_ring_buffer *__cil_tmp18 ;
  struct intel_ring_buffer (*__cil_tmp19)[3U] ;
  struct intel_ring_buffer *__cil_tmp20 ;
  struct intel_ring_buffer *__cil_tmp21 ;
  struct intel_ring_buffer (*__cil_tmp22)[3U] ;
  struct intel_ring_buffer *__cil_tmp23 ;
  struct intel_ring_buffer *__cil_tmp24 ;
  void *__cil_tmp25 ;
  struct drm_i915_private *__cil_tmp26 ;
  struct intel_device_info const *__cil_tmp27 ;
  u8 __cil_tmp28 ;
  unsigned char __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  uint32_t __cil_tmp31 ;
  uint32_t __cil_tmp32 ;
  uint32_t __cil_tmp33 ;
  int __cil_tmp34 ;
  void *__cil_tmp35 ;
  struct drm_i915_private *__cil_tmp36 ;
  struct intel_device_info const *__cil_tmp37 ;
  u8 __cil_tmp38 ;
  unsigned char __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  struct intel_ring_buffer (*__cil_tmp41)[3U] ;
  struct intel_ring_buffer *__cil_tmp42 ;
  void *__cil_tmp43 ;
  struct drm_i915_private *__cil_tmp44 ;
  struct intel_device_info const *__cil_tmp45 ;
  unsigned char *__cil_tmp46 ;
  unsigned char *__cil_tmp47 ;
  unsigned char __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  struct intel_ring_buffer (*__cil_tmp50)[3U] ;
  struct intel_ring_buffer *__cil_tmp51 ;
  struct intel_ring_buffer *__cil_tmp52 ;
  void *__cil_tmp53 ;
  struct drm_i915_private *__cil_tmp54 ;
  struct intel_device_info const *__cil_tmp55 ;
  unsigned char *__cil_tmp56 ;
  unsigned char *__cil_tmp57 ;
  unsigned char __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  struct intel_ring_buffer (*__cil_tmp60)[3U] ;
  struct intel_ring_buffer *__cil_tmp61 ;
  struct intel_ring_buffer *__cil_tmp62 ;
  bool __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  struct timer_list *__cil_tmp66 ;
  unsigned long __cil_tmp67 ;
  unsigned long __cil_tmp68 ;

  {
  {
  dev = (struct drm_device *)data;
  __cil_tmp16 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp16;
  err = (bool )0;
  __cil_tmp17 = & dev_priv->ring;
  __cil_tmp18 = (struct intel_ring_buffer *)__cil_tmp17;
  tmp = i915_hangcheck_ring_idle(__cil_tmp18, & err);
  }
  if ((int )tmp) {
    {
    __cil_tmp19 = & dev_priv->ring;
    __cil_tmp20 = (struct intel_ring_buffer *)__cil_tmp19;
    __cil_tmp21 = __cil_tmp20 + 1UL;
    tmp___0 = i915_hangcheck_ring_idle(__cil_tmp21, & err);
    }
    if ((int )tmp___0) {
      {
      __cil_tmp22 = & dev_priv->ring;
      __cil_tmp23 = (struct intel_ring_buffer *)__cil_tmp22;
      __cil_tmp24 = __cil_tmp23 + 2UL;
      tmp___1 = i915_hangcheck_ring_idle(__cil_tmp24, & err);
      }
      if ((int )tmp___1) {
        dev_priv->hangcheck_count = 0;
        if ((int )err) {
          goto repeat;
        } else {

        }
        return;
      } else {

      }
    } else {

    }
  } else {

  }
  {
  __cil_tmp25 = dev->dev_private;
  __cil_tmp26 = (struct drm_i915_private *)__cil_tmp25;
  __cil_tmp27 = __cil_tmp26->info;
  __cil_tmp28 = __cil_tmp27->gen;
  __cil_tmp29 = (unsigned char )__cil_tmp28;
  __cil_tmp30 = (unsigned int )__cil_tmp29;
  if (__cil_tmp30 <= 3U) {
    {
    acthd = i915_read32(dev_priv, 8392U);
    instdone = i915_read32(dev_priv, 8336U);
    instdone1 = 0U;
    }
  } else {
    {
    acthd = i915_read32(dev_priv, 8308U);
    instdone = i915_read32(dev_priv, 8300U);
    instdone1 = i915_read32(dev_priv, 8316U);
    }
  }
  }
  {
  __cil_tmp31 = dev_priv->last_acthd;
  if (__cil_tmp31 == acthd) {
    {
    __cil_tmp32 = dev_priv->last_instdone;
    if (__cil_tmp32 == instdone) {
      {
      __cil_tmp33 = dev_priv->last_instdone1;
      if (__cil_tmp33 == instdone1) {
        tmp___5 = dev_priv->hangcheck_count;
        __cil_tmp34 = dev_priv->hangcheck_count;
        dev_priv->hangcheck_count = __cil_tmp34 + 1;
        if (tmp___5 > 1) {
          {
          drm_err("i915_hangcheck_elapsed", "Hangcheck timer elapsed... GPU hung\n");
          }
          {
          __cil_tmp35 = dev->dev_private;
          __cil_tmp36 = (struct drm_i915_private *)__cil_tmp35;
          __cil_tmp37 = __cil_tmp36->info;
          __cil_tmp38 = __cil_tmp37->gen;
          __cil_tmp39 = (unsigned char )__cil_tmp38;
          __cil_tmp40 = (unsigned int )__cil_tmp39;
          if (__cil_tmp40 != 2U) {
            {
            __cil_tmp41 = & dev_priv->ring;
            __cil_tmp42 = (struct intel_ring_buffer *)__cil_tmp41;
            tmp___2 = kick_ring(__cil_tmp42);
            }
            if ((int )tmp___2) {
              goto repeat;
            } else {

            }
            {
            __cil_tmp43 = dev->dev_private;
            __cil_tmp44 = (struct drm_i915_private *)__cil_tmp43;
            __cil_tmp45 = __cil_tmp44->info;
            __cil_tmp46 = (unsigned char *)__cil_tmp45;
            __cil_tmp47 = __cil_tmp46 + 3UL;
            __cil_tmp48 = *__cil_tmp47;
            __cil_tmp49 = (unsigned int )__cil_tmp48;
            if (__cil_tmp49 != 0U) {
              {
              __cil_tmp50 = & dev_priv->ring;
              __cil_tmp51 = (struct intel_ring_buffer *)__cil_tmp50;
              __cil_tmp52 = __cil_tmp51 + 1UL;
              tmp___3 = kick_ring(__cil_tmp52);
              }
              if ((int )tmp___3) {
                goto repeat;
              } else {

              }
            } else {

            }
            }
            {
            __cil_tmp53 = dev->dev_private;
            __cil_tmp54 = (struct drm_i915_private *)__cil_tmp53;
            __cil_tmp55 = __cil_tmp54->info;
            __cil_tmp56 = (unsigned char *)__cil_tmp55;
            __cil_tmp57 = __cil_tmp56 + 3UL;
            __cil_tmp58 = *__cil_tmp57;
            __cil_tmp59 = (unsigned int )__cil_tmp58;
            if (__cil_tmp59 != 0U) {
              {
              __cil_tmp60 = & dev_priv->ring;
              __cil_tmp61 = (struct intel_ring_buffer *)__cil_tmp60;
              __cil_tmp62 = __cil_tmp61 + 2UL;
              tmp___4 = kick_ring(__cil_tmp62);
              }
              if ((int )tmp___4) {
                goto repeat;
              } else {

              }
            } else {

            }
            }
          } else {

          }
          }
          {
          __cil_tmp63 = (bool )1;
          i915_handle_error(dev, __cil_tmp63);
          }
          return;
        } else {
          dev_priv->hangcheck_count = 0;
          dev_priv->last_acthd = acthd;
          dev_priv->last_instdone = instdone;
          dev_priv->last_instdone1 = instdone1;
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  repeat:
  {
  __cil_tmp64 = (unsigned int const )1500U;
  __cil_tmp65 = (unsigned int )__cil_tmp64;
  tmp___6 = msecs_to_jiffies(__cil_tmp65);
  __cil_tmp66 = & dev_priv->hangcheck_timer;
  __cil_tmp67 = (unsigned long )jiffies;
  __cil_tmp68 = tmp___6 + __cil_tmp67;
  mod_timer(__cil_tmp66, __cil_tmp68);
  }
  return;
}
}
static void ironlake_irq_preinstall(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  struct lock_class_key __key ;
  atomic_long_t __constr_expr_0 ;
  struct lock_class_key __key___0 ;
  atomic_long_t __constr_expr_1 ;
  struct lock_class_key __key___1 ;
  atomic_long_t __constr_expr_2 ;
  void *__cil_tmp9 ;
  atomic_t *__cil_tmp10 ;
  struct work_struct *__cil_tmp11 ;
  struct lockdep_map *__cil_tmp12 ;
  struct list_head *__cil_tmp13 ;
  struct work_struct *__cil_tmp14 ;
  struct lockdep_map *__cil_tmp15 ;
  struct list_head *__cil_tmp16 ;
  void *__cil_tmp17 ;
  struct drm_i915_private *__cil_tmp18 ;
  struct intel_device_info const *__cil_tmp19 ;
  u8 __cil_tmp20 ;
  unsigned char __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  void *__cil_tmp23 ;
  struct drm_i915_private *__cil_tmp24 ;
  struct intel_device_info const *__cil_tmp25 ;
  unsigned char *__cil_tmp26 ;
  unsigned char *__cil_tmp27 ;
  unsigned char __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  struct work_struct *__cil_tmp30 ;
  struct lockdep_map *__cil_tmp31 ;
  struct list_head *__cil_tmp32 ;
  void *__cil_tmp33 ;
  struct drm_i915_private *__cil_tmp34 ;
  struct intel_device_info const *__cil_tmp35 ;
  u8 __cil_tmp36 ;
  unsigned char __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  void *__cil_tmp39 ;
  struct drm_i915_private *__cil_tmp40 ;
  struct intel_device_info const *__cil_tmp41 ;
  u8 __cil_tmp42 ;
  unsigned char __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  void *__cil_tmp45 ;
  void const volatile *__cil_tmp46 ;
  void const volatile *__cil_tmp47 ;
  void *__cil_tmp48 ;
  void const volatile *__cil_tmp49 ;
  void const volatile *__cil_tmp50 ;
  void *__cil_tmp51 ;
  void const volatile *__cil_tmp52 ;
  void const volatile *__cil_tmp53 ;

  {
  {
  __cil_tmp9 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp9;
  __cil_tmp10 = & dev_priv->irq_received;
  atomic_set(__cil_tmp10, 0);
  __cil_tmp11 = & dev_priv->hotplug_work;
  __init_work(__cil_tmp11, 0);
  __constr_expr_0.counter = 2097664L;
  dev_priv->hotplug_work.data = __constr_expr_0;
  __cil_tmp12 = & dev_priv->hotplug_work.lockdep_map;
  lockdep_init_map(__cil_tmp12, "(&dev_priv->hotplug_work)", & __key, 0);
  __cil_tmp13 = & dev_priv->hotplug_work.entry;
  INIT_LIST_HEAD(__cil_tmp13);
  dev_priv->hotplug_work.func = & i915_hotplug_work_func;
  __cil_tmp14 = & dev_priv->error_work;
  __init_work(__cil_tmp14, 0);
  __constr_expr_1.counter = 2097664L;
  dev_priv->error_work.data = __constr_expr_1;
  __cil_tmp15 = & dev_priv->error_work.lockdep_map;
  lockdep_init_map(__cil_tmp15, "(&dev_priv->error_work)", & __key___0, 0);
  __cil_tmp16 = & dev_priv->error_work.entry;
  INIT_LIST_HEAD(__cil_tmp16);
  dev_priv->error_work.func = & i915_error_work_func;
  }
  {
  __cil_tmp17 = dev->dev_private;
  __cil_tmp18 = (struct drm_i915_private *)__cil_tmp17;
  __cil_tmp19 = __cil_tmp18->info;
  __cil_tmp20 = __cil_tmp19->gen;
  __cil_tmp21 = (unsigned char )__cil_tmp20;
  __cil_tmp22 = (unsigned int )__cil_tmp21;
  if (__cil_tmp22 == 6U) {
    goto _L;
  } else {
    {
    __cil_tmp23 = dev->dev_private;
    __cil_tmp24 = (struct drm_i915_private *)__cil_tmp23;
    __cil_tmp25 = __cil_tmp24->info;
    __cil_tmp26 = (unsigned char *)__cil_tmp25;
    __cil_tmp27 = __cil_tmp26 + 2UL;
    __cil_tmp28 = *__cil_tmp27;
    __cil_tmp29 = (unsigned int )__cil_tmp28;
    if (__cil_tmp29 != 0U) {
      _L:
      {
      __cil_tmp30 = & dev_priv->rps_work;
      __init_work(__cil_tmp30, 0);
      __constr_expr_2.counter = 2097664L;
      dev_priv->rps_work.data = __constr_expr_2;
      __cil_tmp31 = & dev_priv->rps_work.lockdep_map;
      lockdep_init_map(__cil_tmp31, "(&dev_priv->rps_work)", & __key___1, 0);
      __cil_tmp32 = & dev_priv->rps_work.entry;
      INIT_LIST_HEAD(__cil_tmp32);
      dev_priv->rps_work.func = & gen6_pm_rps_work;
      }
    } else {

    }
    }
  }
  }
  {
  i915_write32(dev_priv, 8344U, 61438U);
  }
  {
  __cil_tmp33 = dev->dev_private;
  __cil_tmp34 = (struct drm_i915_private *)__cil_tmp33;
  __cil_tmp35 = __cil_tmp34->info;
  __cil_tmp36 = __cil_tmp35->gen;
  __cil_tmp37 = (unsigned char )__cil_tmp36;
  __cil_tmp38 = (unsigned int )__cil_tmp37;
  if (__cil_tmp38 == 6U) {
    {
    i915_write32(dev_priv, 139416U, 4290772991U);
    i915_write32(dev_priv, 73880U, 4294963199U);
    }
  } else {
    {
    __cil_tmp39 = dev->dev_private;
    __cil_tmp40 = (struct drm_i915_private *)__cil_tmp39;
    __cil_tmp41 = __cil_tmp40->info;
    __cil_tmp42 = __cil_tmp41->gen;
    __cil_tmp43 = (unsigned char )__cil_tmp42;
    __cil_tmp44 = (unsigned int )__cil_tmp43;
    if (__cil_tmp44 == 7U) {
      {
      i915_write32(dev_priv, 139416U, 4290772991U);
      i915_write32(dev_priv, 73880U, 4294963199U);
      }
    } else {

    }
    }
  }
  }
  {
  i915_write32(dev_priv, 278532U, 4294967295U);
  i915_write32(dev_priv, 278540U, 0U);
  __cil_tmp45 = dev_priv->regs;
  __cil_tmp46 = (void const volatile *)__cil_tmp45;
  __cil_tmp47 = __cil_tmp46 + 278540U;
  readl(__cil_tmp47);
  i915_write32(dev_priv, 278548U, 4294967295U);
  i915_write32(dev_priv, 278556U, 0U);
  __cil_tmp48 = dev_priv->regs;
  __cil_tmp49 = (void const volatile *)__cil_tmp48;
  __cil_tmp50 = __cil_tmp49 + 278556U;
  readl(__cil_tmp50);
  i915_write32(dev_priv, 802820U, 4294967295U);
  i915_write32(dev_priv, 802828U, 0U);
  __cil_tmp51 = dev_priv->regs;
  __cil_tmp52 = (void const volatile *)__cil_tmp51;
  __cil_tmp53 = __cil_tmp52 + 802828U;
  readl(__cil_tmp53);
  }
  return;
}
}
static int ironlake_irq_postinstall(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  u32 display_mask ;
  u32 render_irqs ;
  u32 hotplug_mask ;
  struct lock_class_key __key ;
  struct lock_class_key __key___0 ;
  struct lock_class_key __key___1 ;
  u32 tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  void *__cil_tmp13 ;
  wait_queue_head_t *__cil_tmp14 ;
  void *__cil_tmp15 ;
  struct drm_i915_private *__cil_tmp16 ;
  struct intel_device_info const *__cil_tmp17 ;
  unsigned char *__cil_tmp18 ;
  unsigned char *__cil_tmp19 ;
  unsigned char __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  wait_queue_head_t *__cil_tmp22 ;
  void *__cil_tmp23 ;
  struct drm_i915_private *__cil_tmp24 ;
  struct intel_device_info const *__cil_tmp25 ;
  unsigned char *__cil_tmp26 ;
  unsigned char *__cil_tmp27 ;
  unsigned char __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  wait_queue_head_t *__cil_tmp30 ;
  u32 __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  void *__cil_tmp33 ;
  void const volatile *__cil_tmp34 ;
  void const volatile *__cil_tmp35 ;
  u32 __cil_tmp36 ;
  void *__cil_tmp37 ;
  struct drm_i915_private *__cil_tmp38 ;
  struct intel_device_info const *__cil_tmp39 ;
  u8 __cil_tmp40 ;
  unsigned char __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  void *__cil_tmp43 ;
  void const volatile *__cil_tmp44 ;
  void const volatile *__cil_tmp45 ;
  void *__cil_tmp46 ;
  struct drm_i915_private *__cil_tmp47 ;
  enum intel_pch __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  u32 __cil_tmp50 ;
  void *__cil_tmp51 ;
  void const volatile *__cil_tmp52 ;
  void const volatile *__cil_tmp53 ;
  int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;

  {
  {
  __cil_tmp13 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp13;
  display_mask = 2351169536U;
  __cil_tmp14 = & dev_priv->ring[0].irq_queue;
  __init_waitqueue_head(__cil_tmp14, & __key);
  }
  {
  __cil_tmp15 = dev->dev_private;
  __cil_tmp16 = (struct drm_i915_private *)__cil_tmp15;
  __cil_tmp17 = __cil_tmp16->info;
  __cil_tmp18 = (unsigned char *)__cil_tmp17;
  __cil_tmp19 = __cil_tmp18 + 3UL;
  __cil_tmp20 = *__cil_tmp19;
  __cil_tmp21 = (unsigned int )__cil_tmp20;
  if (__cil_tmp21 != 0U) {
    {
    __cil_tmp22 = & dev_priv->ring[1].irq_queue;
    __init_waitqueue_head(__cil_tmp22, & __key___0);
    }
  } else {

  }
  }
  {
  __cil_tmp23 = dev->dev_private;
  __cil_tmp24 = (struct drm_i915_private *)__cil_tmp23;
  __cil_tmp25 = __cil_tmp24->info;
  __cil_tmp26 = (unsigned char *)__cil_tmp25;
  __cil_tmp27 = __cil_tmp26 + 3UL;
  __cil_tmp28 = *__cil_tmp27;
  __cil_tmp29 = (unsigned int )__cil_tmp28;
  if (__cil_tmp29 != 0U) {
    {
    __cil_tmp30 = & dev_priv->ring[2].irq_queue;
    __init_waitqueue_head(__cil_tmp30, & __key___1);
    }
  } else {

  }
  }
  {
  dev_priv->vblank_pipe = 3;
  dev_priv->irq_mask = ~ display_mask;
  tmp = i915_read32(dev_priv, 278536U);
  i915_write32(dev_priv, 278536U, tmp);
  __cil_tmp31 = dev_priv->irq_mask;
  i915_write32(dev_priv, 278532U, __cil_tmp31);
  __cil_tmp32 = display_mask | 32896U;
  i915_write32(dev_priv, 278540U, __cil_tmp32);
  __cil_tmp33 = dev_priv->regs;
  __cil_tmp34 = (void const volatile *)__cil_tmp33;
  __cil_tmp35 = __cil_tmp34 + 278540U;
  readl(__cil_tmp35);
  dev_priv->gt_irq_mask = 4294967295U;
  tmp___0 = i915_read32(dev_priv, 278552U);
  i915_write32(dev_priv, 278552U, tmp___0);
  __cil_tmp36 = dev_priv->gt_irq_mask;
  i915_write32(dev_priv, 278548U, __cil_tmp36);
  }
  {
  __cil_tmp37 = dev->dev_private;
  __cil_tmp38 = (struct drm_i915_private *)__cil_tmp37;
  __cil_tmp39 = __cil_tmp38->info;
  __cil_tmp40 = __cil_tmp39->gen;
  __cil_tmp41 = (unsigned char )__cil_tmp40;
  __cil_tmp42 = (unsigned int )__cil_tmp41;
  if (__cil_tmp42 == 6U) {
    render_irqs = 4198401U;
  } else {
    render_irqs = 49U;
  }
  }
  {
  i915_write32(dev_priv, 278556U, render_irqs);
  __cil_tmp43 = dev_priv->regs;
  __cil_tmp44 = (void const volatile *)__cil_tmp43;
  __cil_tmp45 = __cil_tmp44 + 278556U;
  readl(__cil_tmp45);
  }
  {
  __cil_tmp46 = dev->dev_private;
  __cil_tmp47 = (struct drm_i915_private *)__cil_tmp46;
  __cil_tmp48 = __cil_tmp47->pch_type;
  __cil_tmp49 = (unsigned int )__cil_tmp48;
  if (__cil_tmp49 == 1U) {
    hotplug_mask = 15204352U;
  } else {
    hotplug_mask = 61184U;
  }
  }
  {
  dev_priv->pch_irq_mask = ~ hotplug_mask;
  tmp___1 = i915_read32(dev_priv, 802824U);
  i915_write32(dev_priv, 802824U, tmp___1);
  __cil_tmp50 = dev_priv->pch_irq_mask;
  i915_write32(dev_priv, 802820U, __cil_tmp50);
  i915_write32(dev_priv, 802828U, hotplug_mask);
  __cil_tmp51 = dev_priv->regs;
  __cil_tmp52 = (void const volatile *)__cil_tmp51;
  __cil_tmp53 = __cil_tmp52 + 802828U;
  readl(__cil_tmp53);
  }
  {
  __cil_tmp54 = dev->pci_device;
  if (__cil_tmp54 == 70) {
    {
    i915_write32(dev_priv, 278536U, 33554432U);
    tmp___2 = i915_read32(dev_priv, 278540U);
    __cil_tmp55 = tmp___2 | 33554432U;
    i915_write32(dev_priv, 278540U, __cil_tmp55);
    ironlake_enable_display_irq(dev_priv, 33554432U);
    }
  } else {

  }
  }
  return (0);
}
}
static int ivybridge_irq_postinstall(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  u32 display_mask ;
  u32 render_irqs ;
  u32 hotplug_mask ;
  struct lock_class_key __key ;
  struct lock_class_key __key___0 ;
  struct lock_class_key __key___1 ;
  u32 tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  void *__cil_tmp12 ;
  wait_queue_head_t *__cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  unsigned char *__cil_tmp17 ;
  unsigned char *__cil_tmp18 ;
  unsigned char __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  wait_queue_head_t *__cil_tmp21 ;
  void *__cil_tmp22 ;
  struct drm_i915_private *__cil_tmp23 ;
  struct intel_device_info const *__cil_tmp24 ;
  unsigned char *__cil_tmp25 ;
  unsigned char *__cil_tmp26 ;
  unsigned char __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  wait_queue_head_t *__cil_tmp29 ;
  u32 __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  void *__cil_tmp32 ;
  void const volatile *__cil_tmp33 ;
  void const volatile *__cil_tmp34 ;
  u32 __cil_tmp35 ;
  void *__cil_tmp36 ;
  void const volatile *__cil_tmp37 ;
  void const volatile *__cil_tmp38 ;
  u32 __cil_tmp39 ;
  void *__cil_tmp40 ;
  void const volatile *__cil_tmp41 ;
  void const volatile *__cil_tmp42 ;

  {
  {
  __cil_tmp12 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp12;
  display_mask = 2952790280U;
  __cil_tmp13 = & dev_priv->ring[0].irq_queue;
  __init_waitqueue_head(__cil_tmp13, & __key);
  }
  {
  __cil_tmp14 = dev->dev_private;
  __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
  __cil_tmp16 = __cil_tmp15->info;
  __cil_tmp17 = (unsigned char *)__cil_tmp16;
  __cil_tmp18 = __cil_tmp17 + 3UL;
  __cil_tmp19 = *__cil_tmp18;
  __cil_tmp20 = (unsigned int )__cil_tmp19;
  if (__cil_tmp20 != 0U) {
    {
    __cil_tmp21 = & dev_priv->ring[1].irq_queue;
    __init_waitqueue_head(__cil_tmp21, & __key___0);
    }
  } else {

  }
  }
  {
  __cil_tmp22 = dev->dev_private;
  __cil_tmp23 = (struct drm_i915_private *)__cil_tmp22;
  __cil_tmp24 = __cil_tmp23->info;
  __cil_tmp25 = (unsigned char *)__cil_tmp24;
  __cil_tmp26 = __cil_tmp25 + 3UL;
  __cil_tmp27 = *__cil_tmp26;
  __cil_tmp28 = (unsigned int )__cil_tmp27;
  if (__cil_tmp28 != 0U) {
    {
    __cil_tmp29 = & dev_priv->ring[2].irq_queue;
    __init_waitqueue_head(__cil_tmp29, & __key___1);
    }
  } else {

  }
  }
  {
  dev_priv->vblank_pipe = 3;
  dev_priv->irq_mask = ~ display_mask;
  tmp = i915_read32(dev_priv, 278536U);
  i915_write32(dev_priv, 278536U, tmp);
  __cil_tmp30 = dev_priv->irq_mask;
  i915_write32(dev_priv, 278532U, __cil_tmp30);
  __cil_tmp31 = display_mask | 33U;
  i915_write32(dev_priv, 278540U, __cil_tmp31);
  __cil_tmp32 = dev_priv->regs;
  __cil_tmp33 = (void const volatile *)__cil_tmp32;
  __cil_tmp34 = __cil_tmp33 + 278540U;
  readl(__cil_tmp34);
  dev_priv->gt_irq_mask = 4294967295U;
  tmp___0 = i915_read32(dev_priv, 278552U);
  i915_write32(dev_priv, 278552U, tmp___0);
  __cil_tmp35 = dev_priv->gt_irq_mask;
  i915_write32(dev_priv, 278548U, __cil_tmp35);
  render_irqs = 4198401U;
  i915_write32(dev_priv, 278556U, render_irqs);
  __cil_tmp36 = dev_priv->regs;
  __cil_tmp37 = (void const volatile *)__cil_tmp36;
  __cil_tmp38 = __cil_tmp37 + 278556U;
  readl(__cil_tmp38);
  hotplug_mask = 15204352U;
  dev_priv->pch_irq_mask = ~ hotplug_mask;
  tmp___1 = i915_read32(dev_priv, 802824U);
  i915_write32(dev_priv, 802824U, tmp___1);
  __cil_tmp39 = dev_priv->pch_irq_mask;
  i915_write32(dev_priv, 802820U, __cil_tmp39);
  i915_write32(dev_priv, 802828U, hotplug_mask);
  __cil_tmp40 = dev_priv->regs;
  __cil_tmp41 = (void const volatile *)__cil_tmp40;
  __cil_tmp42 = __cil_tmp41 + 802828U;
  readl(__cil_tmp42);
  }
  return (0);
}
}
static void i915_driver_irq_preinstall(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  int pipe ;
  struct lock_class_key __key ;
  atomic_long_t __constr_expr_0 ;
  struct lock_class_key __key___0 ;
  atomic_long_t __constr_expr_1 ;
  u32 tmp ;
  void *__cil_tmp9 ;
  atomic_t *__cil_tmp10 ;
  struct work_struct *__cil_tmp11 ;
  struct lockdep_map *__cil_tmp12 ;
  struct list_head *__cil_tmp13 ;
  struct work_struct *__cil_tmp14 ;
  struct lockdep_map *__cil_tmp15 ;
  struct list_head *__cil_tmp16 ;
  void *__cil_tmp17 ;
  struct drm_i915_private *__cil_tmp18 ;
  struct intel_device_info const *__cil_tmp19 ;
  unsigned char *__cil_tmp20 ;
  unsigned char *__cil_tmp21 ;
  unsigned char __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  u32 __cil_tmp26 ;
  int __cil_tmp27 ;
  void *__cil_tmp28 ;
  void const volatile *__cil_tmp29 ;
  void const volatile *__cil_tmp30 ;

  {
  {
  __cil_tmp9 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp9;
  __cil_tmp10 = & dev_priv->irq_received;
  atomic_set(__cil_tmp10, 0);
  __cil_tmp11 = & dev_priv->hotplug_work;
  __init_work(__cil_tmp11, 0);
  __constr_expr_0.counter = 2097664L;
  dev_priv->hotplug_work.data = __constr_expr_0;
  __cil_tmp12 = & dev_priv->hotplug_work.lockdep_map;
  lockdep_init_map(__cil_tmp12, "(&dev_priv->hotplug_work)", & __key, 0);
  __cil_tmp13 = & dev_priv->hotplug_work.entry;
  INIT_LIST_HEAD(__cil_tmp13);
  dev_priv->hotplug_work.func = & i915_hotplug_work_func;
  __cil_tmp14 = & dev_priv->error_work;
  __init_work(__cil_tmp14, 0);
  __constr_expr_1.counter = 2097664L;
  dev_priv->error_work.data = __constr_expr_1;
  __cil_tmp15 = & dev_priv->error_work.lockdep_map;
  lockdep_init_map(__cil_tmp15, "(&dev_priv->error_work)", & __key___0, 0);
  __cil_tmp16 = & dev_priv->error_work.entry;
  INIT_LIST_HEAD(__cil_tmp16);
  dev_priv->error_work.func = & i915_error_work_func;
  }
  {
  __cil_tmp17 = dev->dev_private;
  __cil_tmp18 = (struct drm_i915_private *)__cil_tmp17;
  __cil_tmp19 = __cil_tmp18->info;
  __cil_tmp20 = (unsigned char *)__cil_tmp19;
  __cil_tmp21 = __cil_tmp20 + 2UL;
  __cil_tmp22 = *__cil_tmp21;
  __cil_tmp23 = (unsigned int )__cil_tmp22;
  if (__cil_tmp23 != 0U) {
    {
    i915_write32(dev_priv, 397584U, 0U);
    tmp = i915_read32(dev_priv, 397588U);
    i915_write32(dev_priv, 397588U, tmp);
    }
  } else {

  }
  }
  {
  i915_write32(dev_priv, 8344U, 61438U);
  pipe = 0;
  }
  goto ldv_38151;
  ldv_38150:
  {
  __cil_tmp24 = pipe * 4096;
  __cil_tmp25 = __cil_tmp24 + 458788;
  __cil_tmp26 = (u32 )__cil_tmp25;
  i915_write32(dev_priv, __cil_tmp26, 0U);
  pipe = pipe + 1;
  }
  ldv_38151: ;
  {
  __cil_tmp27 = dev_priv->num_pipe;
  if (__cil_tmp27 > pipe) {
    goto ldv_38150;
  } else {
    goto ldv_38152;
  }
  }
  ldv_38152:
  {
  i915_write32(dev_priv, 8360U, 4294967295U);
  i915_write32(dev_priv, 8352U, 0U);
  __cil_tmp28 = dev_priv->regs;
  __cil_tmp29 = (void const volatile *)__cil_tmp28;
  __cil_tmp30 = __cil_tmp29 + 8352U;
  readl(__cil_tmp30);
  }
  return;
}
}
static int i915_driver_irq_postinstall(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  u32 enable_mask ;
  u32 error_mask ;
  u32 hotplug_en ;
  u32 tmp ;
  void *__cil_tmp7 ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  unsigned char *__cil_tmp11 ;
  unsigned char *__cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  u32 __cil_tmp15 ;
  void *__cil_tmp16 ;
  struct drm_i915_private *__cil_tmp17 ;
  struct intel_device_info const *__cil_tmp18 ;
  unsigned char *__cil_tmp19 ;
  unsigned char *__cil_tmp20 ;
  unsigned char __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  u32 __cil_tmp23 ;
  void *__cil_tmp24 ;
  void const volatile *__cil_tmp25 ;
  void const volatile *__cil_tmp26 ;
  void *__cil_tmp27 ;
  struct drm_i915_private *__cil_tmp28 ;
  struct intel_device_info const *__cil_tmp29 ;
  unsigned char *__cil_tmp30 ;
  unsigned char *__cil_tmp31 ;
  unsigned char __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  u32 __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  u32 __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  u32 __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  u32 __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  u32 __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  u32 __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  void *__cil_tmp46 ;
  struct drm_i915_private *__cil_tmp47 ;
  struct intel_device_info const *__cil_tmp48 ;
  unsigned char *__cil_tmp49 ;
  unsigned char *__cil_tmp50 ;
  unsigned char __cil_tmp51 ;
  unsigned int __cil_tmp52 ;

  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp7;
  enable_mask = 33590355U;
  dev_priv->vblank_pipe = 3;
  dev_priv->irq_mask = 4294931374U;
  dev_priv->pipestat[0] = 0U;
  dev_priv->pipestat[1] = 0U;
  {
  __cil_tmp8 = dev->dev_private;
  __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
  __cil_tmp10 = __cil_tmp9->info;
  __cil_tmp11 = (unsigned char *)__cil_tmp10;
  __cil_tmp12 = __cil_tmp11 + 2UL;
  __cil_tmp13 = *__cil_tmp12;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  if (__cil_tmp14 != 0U) {
    enable_mask = enable_mask | 131072U;
    __cil_tmp15 = dev_priv->irq_mask;
    dev_priv->irq_mask = __cil_tmp15 & 4294836223U;
  } else {

  }
  }
  {
  __cil_tmp16 = dev->dev_private;
  __cil_tmp17 = (struct drm_i915_private *)__cil_tmp16;
  __cil_tmp18 = __cil_tmp17->info;
  __cil_tmp19 = (unsigned char *)__cil_tmp18;
  __cil_tmp20 = __cil_tmp19 + 1UL;
  __cil_tmp21 = *__cil_tmp20;
  __cil_tmp22 = (unsigned int )__cil_tmp21;
  if (__cil_tmp22 != 0U) {
    error_mask = 4294967237U;
  } else {
    error_mask = 4294967277U;
  }
  }
  {
  i915_write32(dev_priv, 8372U, error_mask);
  __cil_tmp23 = dev_priv->irq_mask;
  i915_write32(dev_priv, 8360U, __cil_tmp23);
  i915_write32(dev_priv, 8352U, enable_mask);
  __cil_tmp24 = dev_priv->regs;
  __cil_tmp25 = (void const volatile *)__cil_tmp24;
  __cil_tmp26 = __cil_tmp25 + 8352U;
  readl(__cil_tmp26);
  }
  {
  __cil_tmp27 = dev->dev_private;
  __cil_tmp28 = (struct drm_i915_private *)__cil_tmp27;
  __cil_tmp29 = __cil_tmp28->info;
  __cil_tmp30 = (unsigned char *)__cil_tmp29;
  __cil_tmp31 = __cil_tmp30 + 2UL;
  __cil_tmp32 = *__cil_tmp31;
  __cil_tmp33 = (unsigned int )__cil_tmp32;
  if (__cil_tmp33 != 0U) {
    {
    tmp = i915_read32(dev_priv, 397584U);
    hotplug_en = tmp;
    }
    {
    __cil_tmp34 = dev_priv->hotplug_supported_mask;
    __cil_tmp35 = __cil_tmp34 & 536870912U;
    if (__cil_tmp35 != 0U) {
      hotplug_en = hotplug_en | 536870912U;
    } else {

    }
    }
    {
    __cil_tmp36 = dev_priv->hotplug_supported_mask;
    __cil_tmp37 = __cil_tmp36 & 268435456U;
    if (__cil_tmp37 != 0U) {
      hotplug_en = hotplug_en | 268435456U;
    } else {

    }
    }
    {
    __cil_tmp38 = dev_priv->hotplug_supported_mask;
    __cil_tmp39 = __cil_tmp38 & 134217728U;
    if (__cil_tmp39 != 0U) {
      hotplug_en = hotplug_en | 134217728U;
    } else {

    }
    }
    {
    __cil_tmp40 = dev_priv->hotplug_supported_mask;
    __cil_tmp41 = __cil_tmp40 & 128U;
    if (__cil_tmp41 != 0U) {
      hotplug_en = hotplug_en | 33554432U;
    } else {

    }
    }
    {
    __cil_tmp42 = dev_priv->hotplug_supported_mask;
    __cil_tmp43 = __cil_tmp42 & 64U;
    if (__cil_tmp43 != 0U) {
      hotplug_en = hotplug_en | 67108864U;
    } else {

    }
    }
    {
    __cil_tmp44 = dev_priv->hotplug_supported_mask;
    __cil_tmp45 = __cil_tmp44 & 2048U;
    if (__cil_tmp45 != 0U) {
      hotplug_en = hotplug_en | 512U;
      {
      __cil_tmp46 = dev->dev_private;
      __cil_tmp47 = (struct drm_i915_private *)__cil_tmp46;
      __cil_tmp48 = __cil_tmp47->info;
      __cil_tmp49 = (unsigned char *)__cil_tmp48;
      __cil_tmp50 = __cil_tmp49 + 1UL;
      __cil_tmp51 = *__cil_tmp50;
      __cil_tmp52 = (unsigned int )__cil_tmp51;
      if (__cil_tmp52 != 0U) {
        hotplug_en = hotplug_en | 256U;
      } else {

      }
      }
      hotplug_en = hotplug_en | 32U;
    } else {

    }
    }
    {
    i915_write32(dev_priv, 397584U, hotplug_en);
    }
  } else {

  }
  }
  {
  intel_opregion_enable_asle(dev);
  }
  return (0);
}
}
static void ironlake_irq_uninstall(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  u32 tmp ;
  u32 tmp___0 ;
  void *__cil_tmp5 ;
  drm_i915_private_t *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  unsigned long __cil_tmp8 ;

  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  {
  __cil_tmp6 = (drm_i915_private_t *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = (unsigned long )dev_priv;
  if (__cil_tmp8 == __cil_tmp7) {
    return;
  } else {

  }
  }
  {
  dev_priv->vblank_pipe = 0;
  i915_write32(dev_priv, 8344U, 4294967295U);
  i915_write32(dev_priv, 278532U, 4294967295U);
  i915_write32(dev_priv, 278540U, 0U);
  tmp = i915_read32(dev_priv, 278536U);
  i915_write32(dev_priv, 278536U, tmp);
  i915_write32(dev_priv, 278548U, 4294967295U);
  i915_write32(dev_priv, 278556U, 0U);
  tmp___0 = i915_read32(dev_priv, 278552U);
  i915_write32(dev_priv, 278552U, tmp___0);
  }
  return;
}
}
static void i915_driver_irq_uninstall(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  int pipe ;
  u32 tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  void *__cil_tmp7 ;
  drm_i915_private_t *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  void *__cil_tmp11 ;
  struct drm_i915_private *__cil_tmp12 ;
  struct intel_device_info const *__cil_tmp13 ;
  unsigned char *__cil_tmp14 ;
  unsigned char *__cil_tmp15 ;
  unsigned char __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  u32 __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  u32 __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  u32 __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  int __cil_tmp29 ;

  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp7;
  {
  __cil_tmp8 = (drm_i915_private_t *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = (unsigned long )dev_priv;
  if (__cil_tmp10 == __cil_tmp9) {
    return;
  } else {

  }
  }
  dev_priv->vblank_pipe = 0;
  {
  __cil_tmp11 = dev->dev_private;
  __cil_tmp12 = (struct drm_i915_private *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12->info;
  __cil_tmp14 = (unsigned char *)__cil_tmp13;
  __cil_tmp15 = __cil_tmp14 + 2UL;
  __cil_tmp16 = *__cil_tmp15;
  __cil_tmp17 = (unsigned int )__cil_tmp16;
  if (__cil_tmp17 != 0U) {
    {
    i915_write32(dev_priv, 397584U, 0U);
    tmp = i915_read32(dev_priv, 397588U);
    i915_write32(dev_priv, 397588U, tmp);
    }
  } else {

  }
  }
  {
  i915_write32(dev_priv, 8344U, 4294967295U);
  pipe = 0;
  }
  goto ldv_38170;
  ldv_38169:
  {
  __cil_tmp18 = pipe * 4096;
  __cil_tmp19 = __cil_tmp18 + 458788;
  __cil_tmp20 = (u32 )__cil_tmp19;
  i915_write32(dev_priv, __cil_tmp20, 0U);
  pipe = pipe + 1;
  }
  ldv_38170: ;
  {
  __cil_tmp21 = dev_priv->num_pipe;
  if (__cil_tmp21 > pipe) {
    goto ldv_38169;
  } else {
    goto ldv_38171;
  }
  }
  ldv_38171:
  {
  i915_write32(dev_priv, 8360U, 4294967295U);
  i915_write32(dev_priv, 8352U, 0U);
  pipe = 0;
  }
  goto ldv_38173;
  ldv_38172:
  {
  __cil_tmp22 = pipe * 4096;
  __cil_tmp23 = __cil_tmp22 + 458788;
  __cil_tmp24 = (u32 )__cil_tmp23;
  tmp___0 = i915_read32(dev_priv, __cil_tmp24);
  __cil_tmp25 = pipe * 4096;
  __cil_tmp26 = __cil_tmp25 + 458788;
  __cil_tmp27 = (u32 )__cil_tmp26;
  __cil_tmp28 = tmp___0 & 2147549183U;
  i915_write32(dev_priv, __cil_tmp27, __cil_tmp28);
  pipe = pipe + 1;
  }
  ldv_38173: ;
  {
  __cil_tmp29 = dev_priv->num_pipe;
  if (__cil_tmp29 > pipe) {
    goto ldv_38172;
  } else {
    goto ldv_38174;
  }
  }
  ldv_38174:
  {
  tmp___1 = i915_read32(dev_priv, 8356U);
  i915_write32(dev_priv, 8356U, tmp___1);
  }
  return;
}
}
void intel_irq_init(struct drm_device *dev )
{ struct drm_driver *__cil_tmp2 ;
  void *__cil_tmp3 ;
  struct drm_i915_private *__cil_tmp4 ;
  struct intel_device_info const *__cil_tmp5 ;
  unsigned char *__cil_tmp6 ;
  unsigned char *__cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  struct drm_driver *__cil_tmp10 ;
  void *__cil_tmp11 ;
  struct drm_i915_private *__cil_tmp12 ;
  struct intel_device_info const *__cil_tmp13 ;
  u8 __cil_tmp14 ;
  unsigned char __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  struct drm_driver *__cil_tmp17 ;
  void *__cil_tmp18 ;
  struct drm_i915_private *__cil_tmp19 ;
  struct intel_device_info const *__cil_tmp20 ;
  u8 __cil_tmp21 ;
  unsigned char __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  struct drm_driver *__cil_tmp24 ;
  void *__cil_tmp25 ;
  struct drm_i915_private *__cil_tmp26 ;
  struct intel_device_info const *__cil_tmp27 ;
  unsigned char *__cil_tmp28 ;
  unsigned char *__cil_tmp29 ;
  unsigned char __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  struct drm_driver *__cil_tmp32 ;
  struct drm_driver *__cil_tmp33 ;
  struct drm_driver *__cil_tmp34 ;
  void *__cil_tmp35 ;
  struct drm_i915_private *__cil_tmp36 ;
  struct intel_device_info const *__cil_tmp37 ;
  unsigned char *__cil_tmp38 ;
  unsigned char *__cil_tmp39 ;
  unsigned char __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  struct drm_driver *__cil_tmp42 ;
  struct drm_driver *__cil_tmp43 ;
  struct drm_driver *__cil_tmp44 ;
  struct drm_driver *__cil_tmp45 ;
  struct drm_driver *__cil_tmp46 ;
  struct drm_driver *__cil_tmp47 ;
  void *__cil_tmp48 ;
  struct drm_i915_private *__cil_tmp49 ;
  struct intel_device_info const *__cil_tmp50 ;
  u8 __cil_tmp51 ;
  unsigned char __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  void *__cil_tmp54 ;
  struct drm_i915_private *__cil_tmp55 ;
  struct intel_device_info const *__cil_tmp56 ;
  u8 __cil_tmp57 ;
  unsigned char __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  void *__cil_tmp60 ;
  struct drm_i915_private *__cil_tmp61 ;
  struct intel_device_info const *__cil_tmp62 ;
  unsigned char *__cil_tmp63 ;
  unsigned char *__cil_tmp64 ;
  unsigned char __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  struct drm_driver *__cil_tmp67 ;
  struct drm_driver *__cil_tmp68 ;
  struct drm_driver *__cil_tmp69 ;
  struct drm_driver *__cil_tmp70 ;
  struct drm_driver *__cil_tmp71 ;
  struct drm_driver *__cil_tmp72 ;
  struct drm_driver *__cil_tmp73 ;
  struct drm_driver *__cil_tmp74 ;
  struct drm_driver *__cil_tmp75 ;
  struct drm_driver *__cil_tmp76 ;
  struct drm_driver *__cil_tmp77 ;
  struct drm_driver *__cil_tmp78 ;

  {
  __cil_tmp2 = dev->driver;
  __cil_tmp2->get_vblank_counter = & i915_get_vblank_counter;
  dev->max_vblank_count = 16777215U;
  {
  __cil_tmp3 = dev->dev_private;
  __cil_tmp4 = (struct drm_i915_private *)__cil_tmp3;
  __cil_tmp5 = __cil_tmp4->info;
  __cil_tmp6 = (unsigned char *)__cil_tmp5;
  __cil_tmp7 = __cil_tmp6 + 1UL;
  __cil_tmp8 = *__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 != 0U) {
    dev->max_vblank_count = 4294967295U;
    __cil_tmp10 = dev->driver;
    __cil_tmp10->get_vblank_counter = & gm45_get_vblank_counter;
  } else {
    {
    __cil_tmp11 = dev->dev_private;
    __cil_tmp12 = (struct drm_i915_private *)__cil_tmp11;
    __cil_tmp13 = __cil_tmp12->info;
    __cil_tmp14 = __cil_tmp13->gen;
    __cil_tmp15 = (unsigned char )__cil_tmp14;
    __cil_tmp16 = (unsigned int )__cil_tmp15;
    if (__cil_tmp16 == 5U) {
      dev->max_vblank_count = 4294967295U;
      __cil_tmp17 = dev->driver;
      __cil_tmp17->get_vblank_counter = & gm45_get_vblank_counter;
    } else {
      {
      __cil_tmp18 = dev->dev_private;
      __cil_tmp19 = (struct drm_i915_private *)__cil_tmp18;
      __cil_tmp20 = __cil_tmp19->info;
      __cil_tmp21 = __cil_tmp20->gen;
      __cil_tmp22 = (unsigned char )__cil_tmp21;
      __cil_tmp23 = (unsigned int )__cil_tmp22;
      if (__cil_tmp23 == 6U) {
        dev->max_vblank_count = 4294967295U;
        __cil_tmp24 = dev->driver;
        __cil_tmp24->get_vblank_counter = & gm45_get_vblank_counter;
      } else {
        {
        __cil_tmp25 = dev->dev_private;
        __cil_tmp26 = (struct drm_i915_private *)__cil_tmp25;
        __cil_tmp27 = __cil_tmp26->info;
        __cil_tmp28 = (unsigned char *)__cil_tmp27;
        __cil_tmp29 = __cil_tmp28 + 2UL;
        __cil_tmp30 = *__cil_tmp29;
        __cil_tmp31 = (unsigned int )__cil_tmp30;
        if (__cil_tmp31 != 0U) {
          dev->max_vblank_count = 4294967295U;
          __cil_tmp32 = dev->driver;
          __cil_tmp32->get_vblank_counter = & gm45_get_vblank_counter;
        } else {

        }
        }
      }
      }
    }
    }
  }
  }
  __cil_tmp33 = dev->driver;
  __cil_tmp33->get_vblank_timestamp = & i915_get_vblank_timestamp;
  __cil_tmp34 = dev->driver;
  __cil_tmp34->get_scanout_position = & i915_get_crtc_scanoutpos;
  {
  __cil_tmp35 = dev->dev_private;
  __cil_tmp36 = (struct drm_i915_private *)__cil_tmp35;
  __cil_tmp37 = __cil_tmp36->info;
  __cil_tmp38 = (unsigned char *)__cil_tmp37;
  __cil_tmp39 = __cil_tmp38 + 2UL;
  __cil_tmp40 = *__cil_tmp39;
  __cil_tmp41 = (unsigned int )__cil_tmp40;
  if (__cil_tmp41 != 0U) {
    __cil_tmp42 = dev->driver;
    __cil_tmp42->irq_handler = & ivybridge_irq_handler;
    __cil_tmp43 = dev->driver;
    __cil_tmp43->irq_preinstall = & ironlake_irq_preinstall;
    __cil_tmp44 = dev->driver;
    __cil_tmp44->irq_postinstall = & ivybridge_irq_postinstall;
    __cil_tmp45 = dev->driver;
    __cil_tmp45->irq_uninstall = & ironlake_irq_uninstall;
    __cil_tmp46 = dev->driver;
    __cil_tmp46->enable_vblank = & ivybridge_enable_vblank;
    __cil_tmp47 = dev->driver;
    __cil_tmp47->disable_vblank = & ivybridge_disable_vblank;
  } else {
    {
    __cil_tmp48 = dev->dev_private;
    __cil_tmp49 = (struct drm_i915_private *)__cil_tmp48;
    __cil_tmp50 = __cil_tmp49->info;
    __cil_tmp51 = __cil_tmp50->gen;
    __cil_tmp52 = (unsigned char )__cil_tmp51;
    __cil_tmp53 = (unsigned int )__cil_tmp52;
    if (__cil_tmp53 == 5U) {
      goto _L;
    } else {
      {
      __cil_tmp54 = dev->dev_private;
      __cil_tmp55 = (struct drm_i915_private *)__cil_tmp54;
      __cil_tmp56 = __cil_tmp55->info;
      __cil_tmp57 = __cil_tmp56->gen;
      __cil_tmp58 = (unsigned char )__cil_tmp57;
      __cil_tmp59 = (unsigned int )__cil_tmp58;
      if (__cil_tmp59 == 6U) {
        goto _L;
      } else {
        {
        __cil_tmp60 = dev->dev_private;
        __cil_tmp61 = (struct drm_i915_private *)__cil_tmp60;
        __cil_tmp62 = __cil_tmp61->info;
        __cil_tmp63 = (unsigned char *)__cil_tmp62;
        __cil_tmp64 = __cil_tmp63 + 2UL;
        __cil_tmp65 = *__cil_tmp64;
        __cil_tmp66 = (unsigned int )__cil_tmp65;
        if (__cil_tmp66 != 0U) {
          _L:
          __cil_tmp67 = dev->driver;
          __cil_tmp67->irq_handler = & ironlake_irq_handler;
          __cil_tmp68 = dev->driver;
          __cil_tmp68->irq_preinstall = & ironlake_irq_preinstall;
          __cil_tmp69 = dev->driver;
          __cil_tmp69->irq_postinstall = & ironlake_irq_postinstall;
          __cil_tmp70 = dev->driver;
          __cil_tmp70->irq_uninstall = & ironlake_irq_uninstall;
          __cil_tmp71 = dev->driver;
          __cil_tmp71->enable_vblank = & ironlake_enable_vblank;
          __cil_tmp72 = dev->driver;
          __cil_tmp72->disable_vblank = & ironlake_disable_vblank;
        } else {
          __cil_tmp73 = dev->driver;
          __cil_tmp73->irq_preinstall = & i915_driver_irq_preinstall;
          __cil_tmp74 = dev->driver;
          __cil_tmp74->irq_postinstall = & i915_driver_irq_postinstall;
          __cil_tmp75 = dev->driver;
          __cil_tmp75->irq_uninstall = & i915_driver_irq_uninstall;
          __cil_tmp76 = dev->driver;
          __cil_tmp76->irq_handler = & i915_driver_irq_handler;
          __cil_tmp77 = dev->driver;
          __cil_tmp77->enable_vblank = & i915_enable_vblank;
          __cil_tmp78 = dev->driver;
          __cil_tmp78->disable_vblank = & i915_disable_vblank;
        }
        }
      }
      }
    }
    }
  }
  }
  return;
}
}
static void mark_block(struct drm_device *dev , struct mem_block *p , int in_use )
{ drm_i915_private_t *dev_priv ;
  struct drm_i915_master_private *master_priv ;
  drm_i915_sarea_t *sarea_priv ;
  struct drm_tex_region *list ;
  unsigned int shift ;
  unsigned int nr ;
  unsigned int start ;
  unsigned int end ;
  unsigned int i ;
  int age ;
  void *__cil_tmp14 ;
  struct drm_minor *__cil_tmp15 ;
  struct drm_master *__cil_tmp16 ;
  void *__cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  struct drm_tex_region (*__cil_tmp29)[256U] ;
  unsigned long __cil_tmp30 ;
  struct drm_tex_region *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  struct drm_tex_region *__cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  struct drm_tex_region *__cil_tmp35 ;
  unsigned char __cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  struct drm_tex_region *__cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  struct drm_tex_region *__cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  struct drm_tex_region *__cil_tmp42 ;
  unsigned char __cil_tmp43 ;
  unsigned long __cil_tmp44 ;
  struct drm_tex_region *__cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  struct drm_tex_region *__cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  struct drm_tex_region *__cil_tmp49 ;
  unsigned long __cil_tmp50 ;
  struct drm_tex_region *__cil_tmp51 ;
  unsigned long __cil_tmp52 ;
  struct drm_tex_region *__cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  struct drm_tex_region *__cil_tmp55 ;
  unsigned char __cil_tmp56 ;
  unsigned long __cil_tmp57 ;
  struct drm_tex_region *__cil_tmp58 ;
  unsigned long __cil_tmp59 ;
  struct drm_tex_region *__cil_tmp60 ;

  {
  __cil_tmp14 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp14;
  __cil_tmp15 = dev->primary;
  __cil_tmp16 = __cil_tmp15->master;
  __cil_tmp17 = __cil_tmp16->driver_priv;
  master_priv = (struct drm_i915_master_private *)__cil_tmp17;
  sarea_priv = master_priv->sarea_priv;
  __cil_tmp18 = dev_priv->tex_lru_log_granularity;
  shift = (unsigned int )__cil_tmp18;
  nr = 255U;
  __cil_tmp19 = (int )shift;
  __cil_tmp20 = p->start;
  __cil_tmp21 = __cil_tmp20 >> __cil_tmp19;
  start = (unsigned int )__cil_tmp21;
  __cil_tmp22 = (int )shift;
  __cil_tmp23 = p->size;
  __cil_tmp24 = p->start;
  __cil_tmp25 = __cil_tmp24 + __cil_tmp23;
  __cil_tmp26 = __cil_tmp25 + -1;
  __cil_tmp27 = __cil_tmp26 >> __cil_tmp22;
  end = (unsigned int )__cil_tmp27;
  __cil_tmp28 = sarea_priv->texAge;
  sarea_priv->texAge = __cil_tmp28 + 1;
  age = sarea_priv->texAge;
  __cil_tmp29 = & sarea_priv->texList;
  list = (struct drm_tex_region *)__cil_tmp29;
  i = start;
  goto ldv_37072;
  ldv_37071:
  __cil_tmp30 = (unsigned long )i;
  __cil_tmp31 = list + __cil_tmp30;
  __cil_tmp31->in_use = (unsigned char )in_use;
  __cil_tmp32 = (unsigned long )i;
  __cil_tmp33 = list + __cil_tmp32;
  __cil_tmp33->age = (unsigned int )age;
  __cil_tmp34 = (unsigned long )i;
  __cil_tmp35 = list + __cil_tmp34;
  __cil_tmp36 = __cil_tmp35->next;
  __cil_tmp37 = (unsigned long )__cil_tmp36;
  __cil_tmp38 = list + __cil_tmp37;
  __cil_tmp39 = (unsigned long )i;
  __cil_tmp40 = list + __cil_tmp39;
  __cil_tmp38->prev = __cil_tmp40->prev;
  __cil_tmp41 = (unsigned long )i;
  __cil_tmp42 = list + __cil_tmp41;
  __cil_tmp43 = __cil_tmp42->prev;
  __cil_tmp44 = (unsigned long )__cil_tmp43;
  __cil_tmp45 = list + __cil_tmp44;
  __cil_tmp46 = (unsigned long )i;
  __cil_tmp47 = list + __cil_tmp46;
  __cil_tmp45->next = __cil_tmp47->next;
  __cil_tmp48 = (unsigned long )i;
  __cil_tmp49 = list + __cil_tmp48;
  __cil_tmp49->prev = (unsigned char )nr;
  __cil_tmp50 = (unsigned long )i;
  __cil_tmp51 = list + __cil_tmp50;
  __cil_tmp52 = (unsigned long )nr;
  __cil_tmp53 = list + __cil_tmp52;
  __cil_tmp51->next = __cil_tmp53->next;
  __cil_tmp54 = (unsigned long )nr;
  __cil_tmp55 = list + __cil_tmp54;
  __cil_tmp56 = __cil_tmp55->next;
  __cil_tmp57 = (unsigned long )__cil_tmp56;
  __cil_tmp58 = list + __cil_tmp57;
  __cil_tmp58->prev = (unsigned char )i;
  __cil_tmp59 = (unsigned long )nr;
  __cil_tmp60 = list + __cil_tmp59;
  __cil_tmp60->next = (unsigned char )i;
  i = i + 1U;
  ldv_37072: ;
  if (i <= end) {
    goto ldv_37071;
  } else {
    goto ldv_37073;
  }
  ldv_37073: ;
  return;
}
}
static struct mem_block *split_block(struct mem_block *p , int start , int size ,
                                     struct drm_file *file_priv )
{ struct mem_block *newblock ;
  void *tmp ;
  struct mem_block *newblock___0 ;
  void *tmp___0 ;
  int __cil_tmp9 ;
  struct mem_block *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  struct mem_block *__cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  struct mem_block *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  int __cil_tmp23 ;
  struct mem_block *__cil_tmp24 ;

  {
  {
  __cil_tmp9 = p->start;
  if (__cil_tmp9 < start) {
    {
    tmp = kmalloc(32UL, 208U);
    newblock = (struct mem_block *)tmp;
    }
    {
    __cil_tmp10 = (struct mem_block *)0;
    __cil_tmp11 = (unsigned long )__cil_tmp10;
    __cil_tmp12 = (unsigned long )newblock;
    if (__cil_tmp12 == __cil_tmp11) {
      goto out;
    } else {

    }
    }
    newblock->start = start;
    __cil_tmp13 = p->start;
    __cil_tmp14 = __cil_tmp13 - start;
    __cil_tmp15 = p->size;
    newblock->size = __cil_tmp15 + __cil_tmp14;
    newblock->file_priv = (struct drm_file *)0;
    newblock->next = p->next;
    newblock->prev = p;
    __cil_tmp16 = p->next;
    __cil_tmp16->prev = newblock;
    p->next = newblock;
    __cil_tmp17 = newblock->size;
    __cil_tmp18 = p->size;
    p->size = __cil_tmp18 - __cil_tmp17;
    p = newblock;
  } else {

  }
  }
  {
  __cil_tmp19 = p->size;
  if (__cil_tmp19 > size) {
    {
    tmp___0 = kmalloc(32UL, 208U);
    newblock___0 = (struct mem_block *)tmp___0;
    }
    {
    __cil_tmp20 = (struct mem_block *)0;
    __cil_tmp21 = (unsigned long )__cil_tmp20;
    __cil_tmp22 = (unsigned long )newblock___0;
    if (__cil_tmp22 == __cil_tmp21) {
      goto out;
    } else {

    }
    }
    newblock___0->start = start + size;
    __cil_tmp23 = p->size;
    newblock___0->size = __cil_tmp23 - size;
    newblock___0->file_priv = (struct drm_file *)0;
    newblock___0->next = p->next;
    newblock___0->prev = p;
    __cil_tmp24 = p->next;
    __cil_tmp24->prev = newblock___0;
    p->next = newblock___0;
    p->size = size;
  } else {

  }
  }
  out:
  p->file_priv = file_priv;
  return (p);
}
}
static struct mem_block *alloc_block(struct mem_block *heap , int size , int align2 ,
                                     struct drm_file *file_priv )
{ struct mem_block *p ;
  int mask ;
  int start ;
  struct mem_block *tmp ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  struct drm_file *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct drm_file *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  unsigned long __cil_tmp22 ;

  {
  __cil_tmp9 = 1 << align2;
  mask = __cil_tmp9 + -1;
  p = heap->next;
  goto ldv_37093;
  ldv_37092:
  __cil_tmp10 = ~ mask;
  __cil_tmp11 = p->start;
  __cil_tmp12 = __cil_tmp11 + mask;
  start = __cil_tmp12 & __cil_tmp10;
  {
  __cil_tmp13 = (struct drm_file *)0;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = p->file_priv;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  if (__cil_tmp16 == __cil_tmp14) {
    {
    __cil_tmp17 = p->size;
    __cil_tmp18 = p->start;
    __cil_tmp19 = __cil_tmp18 + __cil_tmp17;
    __cil_tmp20 = start + size;
    if (__cil_tmp20 <= __cil_tmp19) {
      {
      tmp = split_block(p, start, size, file_priv);
      }
      return (tmp);
    } else {

    }
    }
  } else {

  }
  }
  p = p->next;
  ldv_37093: ;
  {
  __cil_tmp21 = (unsigned long )heap;
  __cil_tmp22 = (unsigned long )p;
  if (__cil_tmp22 != __cil_tmp21) {
    goto ldv_37092;
  } else {
    goto ldv_37094;
  }
  }
  ldv_37094: ;
  return ((struct mem_block *)0);
}
}
static struct mem_block *find_block(struct mem_block *heap , int start )
{ struct mem_block *p ;
  int __cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  unsigned long __cil_tmp6 ;

  {
  p = heap->next;
  goto ldv_37101;
  ldv_37100: ;
  {
  __cil_tmp4 = p->start;
  if (__cil_tmp4 == start) {
    return (p);
  } else {

  }
  }
  p = p->next;
  ldv_37101: ;
  {
  __cil_tmp5 = (unsigned long )heap;
  __cil_tmp6 = (unsigned long )p;
  if (__cil_tmp6 != __cil_tmp5) {
    goto ldv_37100;
  } else {
    goto ldv_37102;
  }
  }
  ldv_37102: ;
  return ((struct mem_block *)0);
}
}
static void free_block(struct mem_block *p )
{ struct mem_block *q ;
  struct mem_block *q___0 ;
  struct drm_file *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  struct mem_block *__cil_tmp6 ;
  struct drm_file *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  struct mem_block *__cil_tmp11 ;
  void const *__cil_tmp12 ;
  struct drm_file *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct mem_block *__cil_tmp15 ;
  struct drm_file *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  struct mem_block *__cil_tmp20 ;
  void const *__cil_tmp21 ;

  {
  p->file_priv = (struct drm_file *)0;
  {
  __cil_tmp4 = (struct drm_file *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = p->next;
  __cil_tmp7 = __cil_tmp6->file_priv;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  if (__cil_tmp8 == __cil_tmp5) {
    {
    q = p->next;
    __cil_tmp9 = q->size;
    __cil_tmp10 = p->size;
    p->size = __cil_tmp10 + __cil_tmp9;
    p->next = q->next;
    __cil_tmp11 = p->next;
    __cil_tmp11->prev = p;
    __cil_tmp12 = (void const *)q;
    kfree(__cil_tmp12);
    }
  } else {

  }
  }
  {
  __cil_tmp13 = (struct drm_file *)0;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = p->prev;
  __cil_tmp16 = __cil_tmp15->file_priv;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  if (__cil_tmp17 == __cil_tmp14) {
    {
    q___0 = p->prev;
    __cil_tmp18 = p->size;
    __cil_tmp19 = q___0->size;
    q___0->size = __cil_tmp19 + __cil_tmp18;
    q___0->next = p->next;
    __cil_tmp20 = q___0->next;
    __cil_tmp20->prev = q___0;
    __cil_tmp21 = (void const *)p;
    kfree(__cil_tmp21);
    }
  } else {

  }
  }
  return;
}
}
static int init_heap(struct mem_block **heap , int start , int size )
{ struct mem_block *blocks ;
  void *tmp ;
  void *tmp___0 ;
  struct mem_block *tmp___1 ;
  struct mem_block *tmp___2 ;
  struct mem_block *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct mem_block *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct mem_block *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  void const *__cil_tmp16 ;
  struct mem_block *__cil_tmp17 ;
  void *__cil_tmp18 ;
  struct mem_block *__cil_tmp19 ;
  struct mem_block *__cil_tmp20 ;
  struct mem_block *__cil_tmp21 ;

  {
  {
  tmp = kmalloc(32UL, 208U);
  blocks = (struct mem_block *)tmp;
  }
  {
  __cil_tmp9 = (struct mem_block *)0;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = (unsigned long )blocks;
  if (__cil_tmp11 == __cil_tmp10) {
    return (-12);
  } else {

  }
  }
  {
  tmp___0 = kmalloc(32UL, 208U);
  *heap = (struct mem_block *)tmp___0;
  }
  {
  __cil_tmp12 = (struct mem_block *)0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = *heap;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  if (__cil_tmp15 == __cil_tmp13) {
    {
    __cil_tmp16 = (void const *)blocks;
    kfree(__cil_tmp16);
    }
    return (-12);
  } else {

  }
  }
  {
  blocks->start = start;
  blocks->size = size;
  blocks->file_priv = (struct drm_file *)0;
  tmp___1 = *heap;
  blocks->prev = tmp___1;
  blocks->next = tmp___1;
  __cil_tmp17 = *heap;
  __cil_tmp18 = (void *)__cil_tmp17;
  memset(__cil_tmp18, 0, 32UL);
  __cil_tmp19 = *heap;
  __cil_tmp19->file_priv = (struct drm_file *)1152921504606846975UL;
  tmp___2 = blocks;
  __cil_tmp20 = *heap;
  __cil_tmp20->prev = tmp___2;
  __cil_tmp21 = *heap;
  __cil_tmp21->next = tmp___2;
  }
  return (0);
}
}
void i915_mem_release(struct drm_device *dev , struct drm_file *file_priv , struct mem_block *heap )
{ struct mem_block *p ;
  struct mem_block *q ;
  struct mem_block *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct mem_block *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct mem_block *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct drm_file *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  struct mem_block *__cil_tmp20 ;
  void const *__cil_tmp21 ;
  struct drm_file *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  struct drm_file *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct drm_file *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  struct mem_block *__cil_tmp28 ;
  struct drm_file *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  unsigned long __cil_tmp32 ;

  {
  {
  __cil_tmp6 = (struct mem_block *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = (unsigned long )heap;
  if (__cil_tmp8 == __cil_tmp7) {
    return;
  } else {
    {
    __cil_tmp9 = (struct mem_block *)0;
    __cil_tmp10 = (unsigned long )__cil_tmp9;
    __cil_tmp11 = heap->next;
    __cil_tmp12 = (unsigned long )__cil_tmp11;
    if (__cil_tmp12 == __cil_tmp10) {
      return;
    } else {

    }
    }
  }
  }
  p = heap->next;
  goto ldv_37121;
  ldv_37120: ;
  {
  __cil_tmp13 = (unsigned long )file_priv;
  __cil_tmp14 = p->file_priv;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  if (__cil_tmp15 == __cil_tmp13) {
    {
    p->file_priv = (struct drm_file *)0;
    mark_block(dev, p, 0);
    }
  } else {

  }
  }
  p = p->next;
  ldv_37121: ;
  {
  __cil_tmp16 = (unsigned long )heap;
  __cil_tmp17 = (unsigned long )p;
  if (__cil_tmp17 != __cil_tmp16) {
    goto ldv_37120;
  } else {
    goto ldv_37122;
  }
  }
  ldv_37122:
  p = heap->next;
  goto ldv_37128;
  ldv_37127: ;
  goto ldv_37125;
  ldv_37124:
  {
  q = p->next;
  __cil_tmp18 = q->size;
  __cil_tmp19 = p->size;
  p->size = __cil_tmp19 + __cil_tmp18;
  p->next = q->next;
  __cil_tmp20 = p->next;
  __cil_tmp20->prev = p;
  __cil_tmp21 = (void const *)q;
  kfree(__cil_tmp21);
  }
  ldv_37125: ;
  {
  __cil_tmp22 = (struct drm_file *)0;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  __cil_tmp24 = p->file_priv;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  if (__cil_tmp25 == __cil_tmp23) {
    {
    __cil_tmp26 = (struct drm_file *)0;
    __cil_tmp27 = (unsigned long )__cil_tmp26;
    __cil_tmp28 = p->next;
    __cil_tmp29 = __cil_tmp28->file_priv;
    __cil_tmp30 = (unsigned long )__cil_tmp29;
    if (__cil_tmp30 == __cil_tmp27) {
      goto ldv_37124;
    } else {
      goto ldv_37126;
    }
    }
  } else {
    goto ldv_37126;
  }
  }
  ldv_37126:
  p = p->next;
  ldv_37128: ;
  {
  __cil_tmp31 = (unsigned long )heap;
  __cil_tmp32 = (unsigned long )p;
  if (__cil_tmp32 != __cil_tmp31) {
    goto ldv_37127;
  } else {
    goto ldv_37129;
  }
  }
  ldv_37129: ;
  return;
}
}
void i915_mem_takedown(struct mem_block **heap )
{ struct mem_block *p ;
  struct mem_block *q ;
  struct mem_block *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  struct mem_block *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct mem_block *__cil_tmp8 ;
  void const *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct mem_block *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct mem_block *__cil_tmp13 ;
  void const *__cil_tmp14 ;

  {
  {
  __cil_tmp4 = (struct mem_block *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = *heap;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  if (__cil_tmp7 == __cil_tmp5) {
    return;
  } else {

  }
  }
  __cil_tmp8 = *heap;
  p = __cil_tmp8->next;
  goto ldv_37136;
  ldv_37135:
  {
  q = p;
  p = p->next;
  __cil_tmp9 = (void const *)q;
  kfree(__cil_tmp9);
  }
  ldv_37136: ;
  {
  __cil_tmp10 = (unsigned long )p;
  __cil_tmp11 = *heap;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  if (__cil_tmp12 != __cil_tmp10) {
    goto ldv_37135;
  } else {
    goto ldv_37137;
  }
  }
  ldv_37137:
  {
  __cil_tmp13 = *heap;
  __cil_tmp14 = (void const *)__cil_tmp13;
  kfree(__cil_tmp14);
  *heap = (struct mem_block *)0;
  }
  return;
}
}
static struct mem_block **get_heap(drm_i915_private_t *dev_priv , int region )
{

  {
  if (region == 1) {
    goto case_1;
  } else {
    goto switch_default;
    if (0) {
      case_1: ;
      return (& dev_priv->agp_heap);
      switch_default: ;
      return ((struct mem_block **)0);
    } else {

    }
  }
}
}
int i915_mem_alloc(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ drm_i915_private_t *dev_priv ;
  drm_i915_mem_alloc_t *alloc ;
  struct mem_block *block ;
  struct mem_block **heap ;
  int tmp ;
  void *__cil_tmp9 ;
  drm_i915_private_t *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  int __cil_tmp13 ;
  struct mem_block **__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct mem_block *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  struct mem_block *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  int __cil_tmp21 ;
  struct mem_block *__cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  struct mem_block *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  int *__cil_tmp28 ;
  void *__cil_tmp29 ;
  int *__cil_tmp30 ;
  void const *__cil_tmp31 ;

  {
  __cil_tmp9 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp9;
  alloc = (drm_i915_mem_alloc_t *)data;
  {
  __cil_tmp10 = (drm_i915_private_t *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = (unsigned long )dev_priv;
  if (__cil_tmp12 == __cil_tmp11) {
    {
    drm_err("i915_mem_alloc", "called with no initialization\n");
    }
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp13 = alloc->region;
  heap = get_heap(dev_priv, __cil_tmp13);
  }
  {
  __cil_tmp14 = (struct mem_block **)0;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = (unsigned long )heap;
  if (__cil_tmp16 == __cil_tmp15) {
    return (-14);
  } else {
    {
    __cil_tmp17 = (struct mem_block *)0;
    __cil_tmp18 = (unsigned long )__cil_tmp17;
    __cil_tmp19 = *heap;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    if (__cil_tmp20 == __cil_tmp18) {
      return (-14);
    } else {

    }
    }
  }
  }
  {
  __cil_tmp21 = alloc->alignment;
  if (__cil_tmp21 <= 11) {
    alloc->alignment = 12;
  } else {

  }
  }
  {
  __cil_tmp22 = *heap;
  __cil_tmp23 = alloc->size;
  __cil_tmp24 = alloc->alignment;
  block = alloc_block(__cil_tmp22, __cil_tmp23, __cil_tmp24, file_priv);
  }
  {
  __cil_tmp25 = (struct mem_block *)0;
  __cil_tmp26 = (unsigned long )__cil_tmp25;
  __cil_tmp27 = (unsigned long )block;
  if (__cil_tmp27 == __cil_tmp26) {
    return (-12);
  } else {

  }
  }
  {
  mark_block(dev, block, 1);
  __cil_tmp28 = alloc->region_offset;
  __cil_tmp29 = (void *)__cil_tmp28;
  __cil_tmp30 = & block->start;
  __cil_tmp31 = (void const *)__cil_tmp30;
  tmp = copy_to_user(__cil_tmp29, __cil_tmp31, 4U);
  }
  if (tmp != 0) {
    {
    drm_err("i915_mem_alloc", "copy_to_user\n");
    }
    return (-14);
  } else {

  }
  return (0);
}
}
int i915_mem_free(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ drm_i915_private_t *dev_priv ;
  drm_i915_mem_free_t *memfree ;
  struct mem_block *block ;
  struct mem_block **heap ;
  void *__cil_tmp8 ;
  drm_i915_private_t *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  int __cil_tmp12 ;
  struct mem_block **__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct mem_block *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct mem_block *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  struct mem_block *__cil_tmp20 ;
  int __cil_tmp21 ;
  struct mem_block *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct drm_file *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;

  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp8;
  memfree = (drm_i915_mem_free_t *)data;
  {
  __cil_tmp9 = (drm_i915_private_t *)0;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = (unsigned long )dev_priv;
  if (__cil_tmp11 == __cil_tmp10) {
    {
    drm_err("i915_mem_free", "called with no initialization\n");
    }
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp12 = memfree->region;
  heap = get_heap(dev_priv, __cil_tmp12);
  }
  {
  __cil_tmp13 = (struct mem_block **)0;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = (unsigned long )heap;
  if (__cil_tmp15 == __cil_tmp14) {
    return (-14);
  } else {
    {
    __cil_tmp16 = (struct mem_block *)0;
    __cil_tmp17 = (unsigned long )__cil_tmp16;
    __cil_tmp18 = *heap;
    __cil_tmp19 = (unsigned long )__cil_tmp18;
    if (__cil_tmp19 == __cil_tmp17) {
      return (-14);
    } else {

    }
    }
  }
  }
  {
  __cil_tmp20 = *heap;
  __cil_tmp21 = memfree->region_offset;
  block = find_block(__cil_tmp20, __cil_tmp21);
  }
  {
  __cil_tmp22 = (struct mem_block *)0;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  __cil_tmp24 = (unsigned long )block;
  if (__cil_tmp24 == __cil_tmp23) {
    return (-14);
  } else {

  }
  }
  {
  __cil_tmp25 = (unsigned long )file_priv;
  __cil_tmp26 = block->file_priv;
  __cil_tmp27 = (unsigned long )__cil_tmp26;
  if (__cil_tmp27 != __cil_tmp25) {
    return (-1);
  } else {

  }
  }
  {
  mark_block(dev, block, 0);
  free_block(block);
  }
  return (0);
}
}
int i915_mem_init_heap(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ drm_i915_private_t *dev_priv ;
  drm_i915_mem_init_heap_t *initheap ;
  struct mem_block **heap ;
  int tmp ;
  void *__cil_tmp8 ;
  drm_i915_private_t *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  int __cil_tmp12 ;
  struct mem_block **__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct mem_block *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct mem_block *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;

  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp8;
  initheap = (drm_i915_mem_init_heap_t *)data;
  {
  __cil_tmp9 = (drm_i915_private_t *)0;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = (unsigned long )dev_priv;
  if (__cil_tmp11 == __cil_tmp10) {
    {
    drm_err("i915_mem_init_heap", "called with no initialization\n");
    }
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp12 = initheap->region;
  heap = get_heap(dev_priv, __cil_tmp12);
  }
  {
  __cil_tmp13 = (struct mem_block **)0;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = (unsigned long )heap;
  if (__cil_tmp15 == __cil_tmp14) {
    return (-14);
  } else {

  }
  }
  {
  __cil_tmp16 = (struct mem_block *)0;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  __cil_tmp18 = *heap;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  if (__cil_tmp19 != __cil_tmp17) {
    {
    drm_err("i915_mem_init_heap", "heap already initialized?");
    }
    return (-14);
  } else {

  }
  }
  {
  __cil_tmp20 = initheap->start;
  __cil_tmp21 = initheap->size;
  tmp = init_heap(heap, __cil_tmp20, __cil_tmp21);
  }
  return (tmp);
}
}
int i915_mem_destroy_heap(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ drm_i915_private_t *dev_priv ;
  drm_i915_mem_destroy_heap_t *destroyheap ;
  struct mem_block **heap ;
  void *__cil_tmp7 ;
  drm_i915_private_t *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  int __cil_tmp11 ;
  struct mem_block **__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct mem_block *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct mem_block *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;

  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp7;
  destroyheap = (drm_i915_mem_destroy_heap_t *)data;
  {
  __cil_tmp8 = (drm_i915_private_t *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = (unsigned long )dev_priv;
  if (__cil_tmp10 == __cil_tmp9) {
    {
    drm_err("i915_mem_destroy_heap", "called with no initialization\n");
    }
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp11 = destroyheap->region;
  heap = get_heap(dev_priv, __cil_tmp11);
  }
  {
  __cil_tmp12 = (struct mem_block **)0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = (unsigned long )heap;
  if (__cil_tmp14 == __cil_tmp13) {
    {
    drm_err("i915_mem_destroy_heap", "get_heap failed");
    }
    return (-14);
  } else {

  }
  }
  {
  __cil_tmp15 = (struct mem_block *)0;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  __cil_tmp17 = *heap;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  if (__cil_tmp18 == __cil_tmp16) {
    {
    drm_err("i915_mem_destroy_heap", "heap not initialized?");
    }
    return (-14);
  } else {

  }
  }
  {
  i915_mem_takedown(heap);
  }
  return (0);
}
}
extern void __list_add(struct list_head * , struct list_head * , struct list_head * ) ;
__inline static void list_add(struct list_head *new , struct list_head *head )
{ struct list_head *__cil_tmp3 ;

  {
  {
  __cil_tmp3 = head->next;
  __list_add(new, head, __cil_tmp3);
  }
  return;
}
}
extern unsigned long simple_strtoul(char const * , char ** , unsigned int ) ;
extern int snprintf(char * , size_t , char const * , ...) ;
__inline static long PTR_ERR(void const *ptr )
{

  {
  return ((long )ptr);
}
}
__inline static long IS_ERR(void const *ptr )
{ long tmp ;
  unsigned long __cil_tmp3 ;
  int __cil_tmp4 ;
  long __cil_tmp5 ;

  {
  {
  __cil_tmp3 = (unsigned long )ptr;
  __cil_tmp4 = __cil_tmp3 > 1152921504606842880UL;
  __cil_tmp5 = (long )__cil_tmp4;
  tmp = __builtin_expect(__cil_tmp5, 0L);
  }
  return (tmp);
}
}
extern int mutex_lock_interruptible_nested(struct mutex * , unsigned int ) ;
extern int seq_write(struct seq_file * , void const * , size_t ) ;
extern int seq_printf(struct seq_file * , char const * , ...) ;
extern loff_t default_llseek(struct file * , loff_t , int ) ;
extern ssize_t simple_read_from_buffer(void * , size_t , loff_t * , void const * ,
                                       size_t ) ;
extern struct dentry *debugfs_create_file(char const * , mode_t , struct dentry * ,
                                          void * , struct file_operations const * ) ;
extern void debugfs_remove(struct dentry * ) ;
extern int drm_debugfs_create_files(struct drm_info_list * , int , struct dentry * ,
                                    struct drm_minor * ) ;
extern int drm_debugfs_remove_files(struct drm_info_list * , int , struct drm_minor * ) ;
u32 intel_ring_get_active_head(struct intel_ring_buffer *ring ) ;
__inline static void trace_i915_reg_rw___2(bool write , u32 reg , u64 val , int len )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp13 ;
  struct tracepoint_func **__cil_tmp14 ;
  struct tracepoint_func * volatile *__cil_tmp15 ;
  struct tracepoint_func * volatile __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  struct tracepoint_func *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void (*__cil_tmp22)(void * , bool , u32 , u64 , int ) ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  void *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;

  {
  {
  __cil_tmp13 = & __tracepoint_i915_reg_rw.key;
  tmp___1 = static_branch(__cil_tmp13);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp14 = & __tracepoint_i915_reg_rw.funcs;
    __cil_tmp15 = (struct tracepoint_func * volatile *)__cil_tmp14;
    __cil_tmp16 = *__cil_tmp15;
    _________p1 = (struct tracepoint_func *)__cil_tmp16;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp17 = (int const )411;
          __cil_tmp18 = (int )__cil_tmp17;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp18);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp19 = (struct tracepoint_func *)0;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    __cil_tmp21 = (unsigned long )it_func_ptr;
    if (__cil_tmp21 != __cil_tmp20) {
      ldv_36339:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp22 = (void (*)(void * , bool , u32 , u64 , int ))it_func;
      __cil_tmp23 = (int )write;
      __cil_tmp24 = (bool )__cil_tmp23;
      (*__cil_tmp22)(__data, __cil_tmp24, reg, val, len);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp25 = (void *)0;
      __cil_tmp26 = (unsigned long )__cil_tmp25;
      __cil_tmp27 = it_func_ptr->func;
      __cil_tmp28 = (unsigned long )__cil_tmp27;
      if (__cil_tmp28 != __cil_tmp26) {
        goto ldv_36339;
      } else {
        goto ldv_36340;
      }
      }
      ldv_36340: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
bool intel_fbc_enabled(struct drm_device *dev ) ;
void intel_overlay_print_error_state(struct seq_file *m , struct intel_overlay_error_state *error ) ;
void intel_display_print_error_state(struct seq_file *m , struct drm_device *dev ,
                                     struct intel_display_error_state *error ) ;
__inline static u16 i915_read16___0(struct drm_i915_private *dev_priv , u32 reg )
{ u16 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = (u16 )0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readw(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readw(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readw(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readw(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw___2(__cil_tmp24, reg, __cil_tmp25, 2);
  }
  return (val);
}
}
__inline static u32 i915_read32___2(struct drm_i915_private *dev_priv , u32 reg )
{ u32 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = 0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readl(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readl(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readl(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readl(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw___2(__cil_tmp24, reg, __cil_tmp25, 4);
  }
  return (val);
}
}
static char const *yesno(int v )
{ char const *tmp ;

  {
  if (v != 0) {
    tmp = "yes";
  } else {
    tmp = "no";
  }
  return (tmp);
}
}
static int i915_capabilities(struct seq_file *m , void *data )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  struct intel_device_info const *info ;
  char const *tmp ;
  char const *tmp___0 ;
  char const *tmp___1 ;
  char const *tmp___2 ;
  char const *tmp___3 ;
  char const *tmp___4 ;
  char const *tmp___5 ;
  char const *tmp___6 ;
  char const *tmp___7 ;
  char const *tmp___8 ;
  char const *tmp___9 ;
  char const *tmp___10 ;
  char const *tmp___11 ;
  char const *tmp___12 ;
  char const *tmp___13 ;
  char const *tmp___14 ;
  char const *tmp___15 ;
  char const *tmp___16 ;
  char const *tmp___17 ;
  void *__cil_tmp25 ;
  struct drm_minor *__cil_tmp26 ;
  void *__cil_tmp27 ;
  struct drm_i915_private *__cil_tmp28 ;
  u8 __cil_tmp29 ;
  int __cil_tmp30 ;
  unsigned char __cil_tmp31 ;
  int __cil_tmp32 ;
  unsigned char __cil_tmp33 ;
  int __cil_tmp34 ;
  unsigned char __cil_tmp35 ;
  int __cil_tmp36 ;
  unsigned char __cil_tmp37 ;
  int __cil_tmp38 ;
  unsigned char __cil_tmp39 ;
  int __cil_tmp40 ;
  unsigned char __cil_tmp41 ;
  int __cil_tmp42 ;
  unsigned char __cil_tmp43 ;
  int __cil_tmp44 ;
  unsigned char __cil_tmp45 ;
  int __cil_tmp46 ;
  unsigned char __cil_tmp47 ;
  int __cil_tmp48 ;
  unsigned char __cil_tmp49 ;
  int __cil_tmp50 ;
  unsigned char __cil_tmp51 ;
  int __cil_tmp52 ;
  unsigned char __cil_tmp53 ;
  int __cil_tmp54 ;
  unsigned char __cil_tmp55 ;
  int __cil_tmp56 ;
  unsigned char __cil_tmp57 ;
  int __cil_tmp58 ;
  unsigned char __cil_tmp59 ;
  int __cil_tmp60 ;
  unsigned char __cil_tmp61 ;
  int __cil_tmp62 ;
  unsigned char __cil_tmp63 ;
  int __cil_tmp64 ;
  unsigned char __cil_tmp65 ;
  int __cil_tmp66 ;
  unsigned char __cil_tmp67 ;
  int __cil_tmp68 ;

  {
  {
  __cil_tmp25 = m->private;
  node = (struct drm_info_node *)__cil_tmp25;
  __cil_tmp26 = node->minor;
  dev = __cil_tmp26->dev;
  __cil_tmp27 = dev->dev_private;
  __cil_tmp28 = (struct drm_i915_private *)__cil_tmp27;
  info = __cil_tmp28->info;
  __cil_tmp29 = info->gen;
  __cil_tmp30 = (int )__cil_tmp29;
  seq_printf(m, "gen: %d\n", __cil_tmp30);
  __cil_tmp31 = info->is_mobile;
  __cil_tmp32 = (int )__cil_tmp31;
  tmp = yesno(__cil_tmp32);
  seq_printf(m, "is_mobile: %s\n", tmp);
  __cil_tmp33 = info->is_i85x;
  __cil_tmp34 = (int )__cil_tmp33;
  tmp___0 = yesno(__cil_tmp34);
  seq_printf(m, "is_i85x: %s\n", tmp___0);
  __cil_tmp35 = info->is_i915g;
  __cil_tmp36 = (int )__cil_tmp35;
  tmp___1 = yesno(__cil_tmp36);
  seq_printf(m, "is_i915g: %s\n", tmp___1);
  __cil_tmp37 = info->is_i945gm;
  __cil_tmp38 = (int )__cil_tmp37;
  tmp___2 = yesno(__cil_tmp38);
  seq_printf(m, "is_i945gm: %s\n", tmp___2);
  __cil_tmp39 = info->is_g33;
  __cil_tmp40 = (int )__cil_tmp39;
  tmp___3 = yesno(__cil_tmp40);
  seq_printf(m, "is_g33: %s\n", tmp___3);
  __cil_tmp41 = info->need_gfx_hws;
  __cil_tmp42 = (int )__cil_tmp41;
  tmp___4 = yesno(__cil_tmp42);
  seq_printf(m, "need_gfx_hws: %s\n", tmp___4);
  __cil_tmp43 = info->is_g4x;
  __cil_tmp44 = (int )__cil_tmp43;
  tmp___5 = yesno(__cil_tmp44);
  seq_printf(m, "is_g4x: %s\n", tmp___5);
  __cil_tmp45 = info->is_pineview;
  __cil_tmp46 = (int )__cil_tmp45;
  tmp___6 = yesno(__cil_tmp46);
  seq_printf(m, "is_pineview: %s\n", tmp___6);
  __cil_tmp47 = info->is_broadwater;
  __cil_tmp48 = (int )__cil_tmp47;
  tmp___7 = yesno(__cil_tmp48);
  seq_printf(m, "is_broadwater: %s\n", tmp___7);
  __cil_tmp49 = info->is_crestline;
  __cil_tmp50 = (int )__cil_tmp49;
  tmp___8 = yesno(__cil_tmp50);
  seq_printf(m, "is_crestline: %s\n", tmp___8);
  __cil_tmp51 = info->has_fbc;
  __cil_tmp52 = (int )__cil_tmp51;
  tmp___9 = yesno(__cil_tmp52);
  seq_printf(m, "has_fbc: %s\n", tmp___9);
  __cil_tmp53 = info->has_pipe_cxsr;
  __cil_tmp54 = (int )__cil_tmp53;
  tmp___10 = yesno(__cil_tmp54);
  seq_printf(m, "has_pipe_cxsr: %s\n", tmp___10);
  __cil_tmp55 = info->has_hotplug;
  __cil_tmp56 = (int )__cil_tmp55;
  tmp___11 = yesno(__cil_tmp56);
  seq_printf(m, "has_hotplug: %s\n", tmp___11);
  __cil_tmp57 = info->cursor_needs_physical;
  __cil_tmp58 = (int )__cil_tmp57;
  tmp___12 = yesno(__cil_tmp58);
  seq_printf(m, "cursor_needs_physical: %s\n", tmp___12);
  __cil_tmp59 = info->has_overlay;
  __cil_tmp60 = (int )__cil_tmp59;
  tmp___13 = yesno(__cil_tmp60);
  seq_printf(m, "has_overlay: %s\n", tmp___13);
  __cil_tmp61 = info->overlay_needs_physical;
  __cil_tmp62 = (int )__cil_tmp61;
  tmp___14 = yesno(__cil_tmp62);
  seq_printf(m, "overlay_needs_physical: %s\n", tmp___14);
  __cil_tmp63 = info->supports_tv;
  __cil_tmp64 = (int )__cil_tmp63;
  tmp___15 = yesno(__cil_tmp64);
  seq_printf(m, "supports_tv: %s\n", tmp___15);
  __cil_tmp65 = info->has_bsd_ring;
  __cil_tmp66 = (int )__cil_tmp65;
  tmp___16 = yesno(__cil_tmp66);
  seq_printf(m, "has_bsd_ring: %s\n", tmp___16);
  __cil_tmp67 = info->has_blt_ring;
  __cil_tmp68 = (int )__cil_tmp67;
  tmp___17 = yesno(__cil_tmp68);
  seq_printf(m, "has_blt_ring: %s\n", tmp___17);
  }
  return (0);
}
}
static char const *get_pin_flag(struct drm_i915_gem_object *obj )
{ uint32_t __cil_tmp2 ;
  unsigned char __cil_tmp3 ;
  int __cil_tmp4 ;

  {
  {
  __cil_tmp2 = obj->user_pin_count;
  if (__cil_tmp2 != 0U) {
    return ("P");
  } else {
    {
    __cil_tmp3 = obj->pin_count;
    __cil_tmp4 = (int )__cil_tmp3;
    if (__cil_tmp4 > 0) {
      return ("p");
    } else {
      return (" ");
    }
    }
  }
  }
}
}
static char const *get_tiling_flag(struct drm_i915_gem_object *obj )
{ unsigned char __cil_tmp2 ;
  int __cil_tmp3 ;
  unsigned char __cil_tmp4 ;
  int __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  int __cil_tmp7 ;

  {
  {
  __cil_tmp2 = obj->tiling_mode;
  __cil_tmp3 = (int )__cil_tmp2;
  if (__cil_tmp3 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp4 = obj->tiling_mode;
    __cil_tmp5 = (int )__cil_tmp4;
    if (__cil_tmp5 == 1) {
      goto case_1;
    } else {
      {
      __cil_tmp6 = obj->tiling_mode;
      __cil_tmp7 = (int )__cil_tmp6;
      if (__cil_tmp7 == 2) {
        goto case_2;
      } else {
        goto switch_default;
        if (0) {
          switch_default: ;
          case_0: ;
          return (" ");
          case_1: ;
          return ("X");
          case_2: ;
          return ("Y");
        } else {

        }
      }
      }
    }
    }
  }
  }
}
}
static char const *cache_level_str(int type )
{

  {
  if (type == 0) {
    goto case_0;
  } else
  if (type == 1) {
    goto case_1;
  } else
  if (type == 2) {
    goto case_2;
  } else {
    goto switch_default;
    if (0) {
      case_0: ;
      return (" uncached");
      case_1: ;
      return (" snooped (LLC)");
      case_2: ;
      return (" snooped (LLC+MLC)");
      switch_default: ;
      return ("");
    } else {

    }
  }
}
}
static void describe_obj(struct seq_file *m , struct drm_i915_gem_object *obj )
{ char *tmp ;
  char *tmp___0 ;
  char const *tmp___1 ;
  char const *tmp___2 ;
  char const *tmp___3 ;
  char s[3U] ;
  char *t ;
  char *tmp___4 ;
  char *tmp___5 ;
  unsigned char *__cil_tmp12 ;
  unsigned char *__cil_tmp13 ;
  unsigned char __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned char *__cil_tmp16 ;
  unsigned char *__cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned char __cil_tmp20 ;
  int __cil_tmp21 ;
  struct drm_gem_object *__cil_tmp22 ;
  size_t __cil_tmp23 ;
  uint32_t __cil_tmp24 ;
  uint32_t __cil_tmp25 ;
  uint32_t __cil_tmp26 ;
  uint32_t __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  unsigned char *__cil_tmp30 ;
  unsigned char *__cil_tmp31 ;
  unsigned char __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  signed char __cil_tmp34 ;
  int __cil_tmp35 ;
  struct drm_mm_node *__cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  struct drm_mm_node *__cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  uint32_t __cil_tmp40 ;
  struct drm_mm_node *__cil_tmp41 ;
  unsigned long __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned char *__cil_tmp44 ;
  unsigned char *__cil_tmp45 ;
  unsigned char __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned char *__cil_tmp48 ;
  unsigned char *__cil_tmp49 ;
  unsigned char __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned char *__cil_tmp52 ;
  unsigned char *__cil_tmp53 ;
  unsigned char __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  unsigned char *__cil_tmp56 ;
  unsigned char *__cil_tmp57 ;
  unsigned char __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  char *__cil_tmp60 ;
  struct intel_ring_buffer *__cil_tmp61 ;
  unsigned long __cil_tmp62 ;
  struct intel_ring_buffer *__cil_tmp63 ;
  unsigned long __cil_tmp64 ;
  struct intel_ring_buffer *__cil_tmp65 ;
  char const *__cil_tmp66 ;

  {
  {
  __cil_tmp12 = (unsigned char *)obj;
  __cil_tmp13 = __cil_tmp12 + 225UL;
  __cil_tmp14 = *__cil_tmp13;
  __cil_tmp15 = (unsigned int )__cil_tmp14;
  if (__cil_tmp15 == 1U) {
    tmp = (char *)" purgeable";
  } else {
    tmp = (char *)"";
  }
  }
  {
  __cil_tmp16 = (unsigned char *)obj;
  __cil_tmp17 = __cil_tmp16 + 224UL;
  __cil_tmp18 = *__cil_tmp17;
  __cil_tmp19 = (unsigned int )__cil_tmp18;
  if (__cil_tmp19 != 0U) {
    tmp___0 = (char *)" dirty";
  } else {
    tmp___0 = (char *)"";
  }
  }
  {
  __cil_tmp20 = obj->cache_level;
  __cil_tmp21 = (int )__cil_tmp20;
  tmp___1 = cache_level_str(__cil_tmp21);
  tmp___2 = get_tiling_flag(obj);
  tmp___3 = get_pin_flag(obj);
  __cil_tmp22 = & obj->base;
  __cil_tmp23 = obj->base.size;
  __cil_tmp24 = obj->base.read_domains;
  __cil_tmp25 = obj->base.write_domain;
  __cil_tmp26 = obj->last_rendering_seqno;
  __cil_tmp27 = obj->last_fenced_seqno;
  seq_printf(m, "%p: %s%s %8zd %04x %04x %d %d%s%s%s", __cil_tmp22, tmp___3, tmp___2,
             __cil_tmp23, __cil_tmp24, __cil_tmp25, __cil_tmp26, __cil_tmp27, tmp___1,
             tmp___0, tmp);
  }
  {
  __cil_tmp28 = obj->base.name;
  if (__cil_tmp28 != 0) {
    {
    __cil_tmp29 = obj->base.name;
    seq_printf(m, " (name: %d)", __cil_tmp29);
    }
  } else {

  }
  }
  {
  __cil_tmp30 = (unsigned char *)obj;
  __cil_tmp31 = __cil_tmp30 + 224UL;
  __cil_tmp32 = *__cil_tmp31;
  __cil_tmp33 = (unsigned int )__cil_tmp32;
  if (__cil_tmp33 != 248U) {
    {
    __cil_tmp34 = obj->fence_reg;
    __cil_tmp35 = (int )__cil_tmp34;
    seq_printf(m, " (fence: %d)", __cil_tmp35);
    }
  } else {

  }
  }
  {
  __cil_tmp36 = (struct drm_mm_node *)0;
  __cil_tmp37 = (unsigned long )__cil_tmp36;
  __cil_tmp38 = obj->gtt_space;
  __cil_tmp39 = (unsigned long )__cil_tmp38;
  if (__cil_tmp39 != __cil_tmp37) {
    {
    __cil_tmp40 = obj->gtt_offset;
    __cil_tmp41 = obj->gtt_space;
    __cil_tmp42 = __cil_tmp41->size;
    __cil_tmp43 = (unsigned int )__cil_tmp42;
    seq_printf(m, " (gtt offset: %08x, size: %08x)", __cil_tmp40, __cil_tmp43);
    }
  } else {

  }
  }
  {
  __cil_tmp44 = (unsigned char *)obj;
  __cil_tmp45 = __cil_tmp44 + 226UL;
  __cil_tmp46 = *__cil_tmp45;
  __cil_tmp47 = (unsigned int )__cil_tmp46;
  if (__cil_tmp47 != 0U) {
    goto _L;
  } else {
    {
    __cil_tmp48 = (unsigned char *)obj;
    __cil_tmp49 = __cil_tmp48 + 226UL;
    __cil_tmp50 = *__cil_tmp49;
    __cil_tmp51 = (unsigned int )__cil_tmp50;
    if (__cil_tmp51 != 0U) {
      _L:
      t = (char *)(& s);
      {
      __cil_tmp52 = (unsigned char *)obj;
      __cil_tmp53 = __cil_tmp52 + 226UL;
      __cil_tmp54 = *__cil_tmp53;
      __cil_tmp55 = (unsigned int )__cil_tmp54;
      if (__cil_tmp55 != 0U) {
        tmp___4 = t;
        t = t + 1;
        *tmp___4 = (char)112;
      } else {

      }
      }
      {
      __cil_tmp56 = (unsigned char *)obj;
      __cil_tmp57 = __cil_tmp56 + 226UL;
      __cil_tmp58 = *__cil_tmp57;
      __cil_tmp59 = (unsigned int )__cil_tmp58;
      if (__cil_tmp59 != 0U) {
        tmp___5 = t;
        t = t + 1;
        *tmp___5 = (char)102;
      } else {

      }
      }
      {
      *t = (char)0;
      __cil_tmp60 = (char *)(& s);
      seq_printf(m, " (%s mappable)", __cil_tmp60);
      }
    } else {

    }
    }
  }
  }
  {
  __cil_tmp61 = (struct intel_ring_buffer *)0;
  __cil_tmp62 = (unsigned long )__cil_tmp61;
  __cil_tmp63 = obj->ring;
  __cil_tmp64 = (unsigned long )__cil_tmp63;
  if (__cil_tmp64 != __cil_tmp62) {
    {
    __cil_tmp65 = obj->ring;
    __cil_tmp66 = __cil_tmp65->name;
    seq_printf(m, " (%s)", __cil_tmp66);
    }
  } else {

  }
  }
  return;
}
}
static int i915_gem_object_list_info(struct seq_file *m , void *data )
{ struct drm_info_node *node ;
  uintptr_t list ;
  struct list_head *head ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_object *obj ;
  size_t total_obj_size ;
  size_t total_gtt_size ;
  int count ;
  int ret ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  void *__cil_tmp15 ;
  struct drm_info_list *__cil_tmp16 ;
  void *__cil_tmp17 ;
  struct drm_minor *__cil_tmp18 ;
  void *__cil_tmp19 ;
  struct mutex *__cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  struct mutex *__cil_tmp26 ;
  struct list_head *__cil_tmp27 ;
  struct drm_i915_gem_object *__cil_tmp28 ;
  size_t __cil_tmp29 ;
  struct drm_mm_node *__cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  struct list_head *__cil_tmp32 ;
  struct drm_i915_gem_object *__cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  struct list_head *__cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  struct mutex *__cil_tmp37 ;

  {
  {
  __cil_tmp15 = m->private;
  node = (struct drm_info_node *)__cil_tmp15;
  __cil_tmp16 = node->info_ent;
  __cil_tmp17 = __cil_tmp16->data;
  list = (unsigned long )__cil_tmp17;
  __cil_tmp18 = node->minor;
  dev = __cil_tmp18->dev;
  __cil_tmp19 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp19;
  __cil_tmp20 = & dev->struct_mutex;
  ret = mutex_lock_interruptible_nested(__cil_tmp20, 0U);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp21 = (int )list;
  if (__cil_tmp21 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp22 = (int )list;
    if (__cil_tmp22 == 2) {
      goto case_2;
    } else {
      {
      __cil_tmp23 = (int )list;
      if (__cil_tmp23 == 3) {
        goto case_3;
      } else {
        {
        __cil_tmp24 = (int )list;
        if (__cil_tmp24 == 1) {
          goto case_1;
        } else {
          {
          __cil_tmp25 = (int )list;
          if (__cil_tmp25 == 4) {
            goto case_4;
          } else {
            goto switch_default;
            if (0) {
              case_0:
              {
              seq_printf(m, "Active:\n");
              head = & dev_priv->mm.active_list;
              }
              goto ldv_37687;
              case_2:
              {
              seq_printf(m, "Inactive:\n");
              head = & dev_priv->mm.inactive_list;
              }
              goto ldv_37687;
              case_3:
              {
              seq_printf(m, "Pinned:\n");
              head = & dev_priv->mm.pinned_list;
              }
              goto ldv_37687;
              case_1:
              {
              seq_printf(m, "Flushing:\n");
              head = & dev_priv->mm.flushing_list;
              }
              goto ldv_37687;
              case_4:
              {
              seq_printf(m, "Deferred free:\n");
              head = & dev_priv->mm.deferred_free_list;
              }
              goto ldv_37687;
              switch_default:
              {
              __cil_tmp26 = & dev->struct_mutex;
              mutex_unlock(__cil_tmp26);
              }
              return (-22);
            } else {

            }
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_37687:
  count = 0;
  total_gtt_size = 0UL;
  total_obj_size = total_gtt_size;
  __cil_tmp27 = head->next;
  __mptr = (struct list_head const *)__cil_tmp27;
  __cil_tmp28 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp28 + 1152921504606846800UL;
  goto ldv_37698;
  ldv_37697:
  {
  seq_printf(m, "   ");
  describe_obj(m, obj);
  seq_printf(m, "\n");
  __cil_tmp29 = obj->base.size;
  total_obj_size = __cil_tmp29 + total_obj_size;
  __cil_tmp30 = obj->gtt_space;
  __cil_tmp31 = __cil_tmp30->size;
  total_gtt_size = __cil_tmp31 + total_gtt_size;
  count = count + 1;
  __cil_tmp32 = obj->mm_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp32;
  __cil_tmp33 = (struct drm_i915_gem_object *)__mptr___0;
  obj = __cil_tmp33 + 1152921504606846800UL;
  }
  ldv_37698: ;
  {
  __cil_tmp34 = (unsigned long )head;
  __cil_tmp35 = & obj->mm_list;
  __cil_tmp36 = (unsigned long )__cil_tmp35;
  if (__cil_tmp36 != __cil_tmp34) {
    goto ldv_37697;
  } else {
    goto ldv_37699;
  }
  }
  ldv_37699:
  {
  __cil_tmp37 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp37);
  seq_printf(m, "Total %d objects, %zu bytes, %zu GTT size\n", count, total_obj_size,
             total_gtt_size);
  }
  return (0);
}
}
static int i915_gem_object_info(struct seq_file *m , void *data )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  u32 count ;
  u32 mappable_count ;
  size_t size ;
  size_t mappable_size ;
  struct drm_i915_gem_object *obj ;
  int ret ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  struct list_head const *__mptr___1 ;
  struct list_head const *__mptr___2 ;
  struct list_head const *__mptr___3 ;
  struct list_head const *__mptr___4 ;
  struct list_head const *__mptr___5 ;
  struct list_head const *__mptr___6 ;
  struct list_head const *__mptr___7 ;
  struct list_head const *__mptr___8 ;
  struct list_head const *__mptr___9 ;
  struct list_head const *__mptr___10 ;
  struct list_head const *__mptr___11 ;
  struct list_head const *__mptr___12 ;
  void *__cil_tmp26 ;
  struct drm_minor *__cil_tmp27 ;
  void *__cil_tmp28 ;
  struct mutex *__cil_tmp29 ;
  u32 __cil_tmp30 ;
  size_t __cil_tmp31 ;
  struct list_head *__cil_tmp32 ;
  struct drm_i915_gem_object *__cil_tmp33 ;
  struct drm_mm_node *__cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  unsigned char *__cil_tmp36 ;
  unsigned char *__cil_tmp37 ;
  unsigned char __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  struct drm_mm_node *__cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  struct list_head *__cil_tmp42 ;
  struct drm_i915_gem_object *__cil_tmp43 ;
  struct list_head *__cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  struct list_head *__cil_tmp46 ;
  unsigned long __cil_tmp47 ;
  struct list_head *__cil_tmp48 ;
  struct drm_i915_gem_object *__cil_tmp49 ;
  struct drm_mm_node *__cil_tmp50 ;
  unsigned long __cil_tmp51 ;
  unsigned char *__cil_tmp52 ;
  unsigned char *__cil_tmp53 ;
  unsigned char __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  struct drm_mm_node *__cil_tmp56 ;
  unsigned long __cil_tmp57 ;
  struct list_head *__cil_tmp58 ;
  struct drm_i915_gem_object *__cil_tmp59 ;
  struct list_head *__cil_tmp60 ;
  unsigned long __cil_tmp61 ;
  struct list_head *__cil_tmp62 ;
  unsigned long __cil_tmp63 ;
  struct list_head *__cil_tmp64 ;
  struct drm_i915_gem_object *__cil_tmp65 ;
  struct drm_mm_node *__cil_tmp66 ;
  unsigned long __cil_tmp67 ;
  unsigned char *__cil_tmp68 ;
  unsigned char *__cil_tmp69 ;
  unsigned char __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  struct drm_mm_node *__cil_tmp72 ;
  unsigned long __cil_tmp73 ;
  struct list_head *__cil_tmp74 ;
  struct drm_i915_gem_object *__cil_tmp75 ;
  struct list_head *__cil_tmp76 ;
  unsigned long __cil_tmp77 ;
  struct list_head *__cil_tmp78 ;
  unsigned long __cil_tmp79 ;
  struct list_head *__cil_tmp80 ;
  struct drm_i915_gem_object *__cil_tmp81 ;
  struct drm_mm_node *__cil_tmp82 ;
  unsigned long __cil_tmp83 ;
  unsigned char *__cil_tmp84 ;
  unsigned char *__cil_tmp85 ;
  unsigned char __cil_tmp86 ;
  unsigned int __cil_tmp87 ;
  struct drm_mm_node *__cil_tmp88 ;
  unsigned long __cil_tmp89 ;
  struct list_head *__cil_tmp90 ;
  struct drm_i915_gem_object *__cil_tmp91 ;
  struct list_head *__cil_tmp92 ;
  unsigned long __cil_tmp93 ;
  struct list_head *__cil_tmp94 ;
  unsigned long __cil_tmp95 ;
  struct list_head *__cil_tmp96 ;
  struct drm_i915_gem_object *__cil_tmp97 ;
  struct drm_mm_node *__cil_tmp98 ;
  unsigned long __cil_tmp99 ;
  unsigned char *__cil_tmp100 ;
  unsigned char *__cil_tmp101 ;
  unsigned char __cil_tmp102 ;
  unsigned int __cil_tmp103 ;
  struct drm_mm_node *__cil_tmp104 ;
  unsigned long __cil_tmp105 ;
  struct list_head *__cil_tmp106 ;
  struct drm_i915_gem_object *__cil_tmp107 ;
  struct list_head *__cil_tmp108 ;
  unsigned long __cil_tmp109 ;
  struct list_head *__cil_tmp110 ;
  unsigned long __cil_tmp111 ;
  struct list_head *__cil_tmp112 ;
  struct drm_i915_gem_object *__cil_tmp113 ;
  struct drm_mm_node *__cil_tmp114 ;
  unsigned long __cil_tmp115 ;
  unsigned char *__cil_tmp116 ;
  unsigned char *__cil_tmp117 ;
  unsigned char __cil_tmp118 ;
  unsigned int __cil_tmp119 ;
  struct drm_mm_node *__cil_tmp120 ;
  unsigned long __cil_tmp121 ;
  struct list_head *__cil_tmp122 ;
  struct drm_i915_gem_object *__cil_tmp123 ;
  struct list_head *__cil_tmp124 ;
  unsigned long __cil_tmp125 ;
  struct list_head *__cil_tmp126 ;
  unsigned long __cil_tmp127 ;
  struct list_head *__cil_tmp128 ;
  struct drm_i915_gem_object *__cil_tmp129 ;
  unsigned char *__cil_tmp130 ;
  unsigned char *__cil_tmp131 ;
  unsigned char __cil_tmp132 ;
  unsigned int __cil_tmp133 ;
  struct drm_mm_node *__cil_tmp134 ;
  unsigned long __cil_tmp135 ;
  unsigned char *__cil_tmp136 ;
  unsigned char *__cil_tmp137 ;
  unsigned char __cil_tmp138 ;
  unsigned int __cil_tmp139 ;
  struct drm_mm_node *__cil_tmp140 ;
  unsigned long __cil_tmp141 ;
  struct list_head *__cil_tmp142 ;
  struct drm_i915_gem_object *__cil_tmp143 ;
  struct list_head *__cil_tmp144 ;
  unsigned long __cil_tmp145 ;
  struct list_head *__cil_tmp146 ;
  unsigned long __cil_tmp147 ;
  size_t __cil_tmp148 ;
  size_t __cil_tmp149 ;
  struct mutex *__cil_tmp150 ;

  {
  {
  __cil_tmp26 = m->private;
  node = (struct drm_info_node *)__cil_tmp26;
  __cil_tmp27 = node->minor;
  dev = __cil_tmp27->dev;
  __cil_tmp28 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp28;
  __cil_tmp29 = & dev->struct_mutex;
  ret = mutex_lock_interruptible_nested(__cil_tmp29, 0U);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp30 = dev_priv->mm.object_count;
  __cil_tmp31 = dev_priv->mm.object_memory;
  seq_printf(m, "%u objects, %zu bytes\n", __cil_tmp30, __cil_tmp31);
  mappable_count = 0U;
  mappable_size = 0UL;
  count = (u32 )mappable_size;
  size = (size_t )count;
  __cil_tmp32 = dev_priv->mm.gtt_list.next;
  __mptr = (struct list_head const *)__cil_tmp32;
  __cil_tmp33 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp33 + 1152921504606846832UL;
  }
  goto ldv_37718;
  ldv_37717:
  __cil_tmp34 = obj->gtt_space;
  __cil_tmp35 = __cil_tmp34->size;
  size = __cil_tmp35 + size;
  count = count + 1U;
  {
  __cil_tmp36 = (unsigned char *)obj;
  __cil_tmp37 = __cil_tmp36 + 226UL;
  __cil_tmp38 = *__cil_tmp37;
  __cil_tmp39 = (unsigned int )__cil_tmp38;
  if (__cil_tmp39 != 0U) {
    __cil_tmp40 = obj->gtt_space;
    __cil_tmp41 = __cil_tmp40->size;
    mappable_size = __cil_tmp41 + mappable_size;
    mappable_count = mappable_count + 1U;
  } else {

  }
  }
  __cil_tmp42 = obj->gtt_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp42;
  __cil_tmp43 = (struct drm_i915_gem_object *)__mptr___0;
  obj = __cil_tmp43 + 1152921504606846832UL;
  ldv_37718: ;
  {
  __cil_tmp44 = & dev_priv->mm.gtt_list;
  __cil_tmp45 = (unsigned long )__cil_tmp44;
  __cil_tmp46 = & obj->gtt_list;
  __cil_tmp47 = (unsigned long )__cil_tmp46;
  if (__cil_tmp47 != __cil_tmp45) {
    goto ldv_37717;
  } else {
    goto ldv_37719;
  }
  }
  ldv_37719:
  {
  seq_printf(m, "%u [%u] objects, %zu [%zu] bytes in gtt\n", count, mappable_count,
             size, mappable_size);
  mappable_count = 0U;
  mappable_size = 0UL;
  count = (u32 )mappable_size;
  size = (size_t )count;
  __cil_tmp48 = dev_priv->mm.active_list.next;
  __mptr___1 = (struct list_head const *)__cil_tmp48;
  __cil_tmp49 = (struct drm_i915_gem_object *)__mptr___1;
  obj = __cil_tmp49 + 1152921504606846800UL;
  }
  goto ldv_37725;
  ldv_37724:
  __cil_tmp50 = obj->gtt_space;
  __cil_tmp51 = __cil_tmp50->size;
  size = __cil_tmp51 + size;
  count = count + 1U;
  {
  __cil_tmp52 = (unsigned char *)obj;
  __cil_tmp53 = __cil_tmp52 + 226UL;
  __cil_tmp54 = *__cil_tmp53;
  __cil_tmp55 = (unsigned int )__cil_tmp54;
  if (__cil_tmp55 != 0U) {
    __cil_tmp56 = obj->gtt_space;
    __cil_tmp57 = __cil_tmp56->size;
    mappable_size = __cil_tmp57 + mappable_size;
    mappable_count = mappable_count + 1U;
  } else {

  }
  }
  __cil_tmp58 = obj->mm_list.next;
  __mptr___2 = (struct list_head const *)__cil_tmp58;
  __cil_tmp59 = (struct drm_i915_gem_object *)__mptr___2;
  obj = __cil_tmp59 + 1152921504606846800UL;
  ldv_37725: ;
  {
  __cil_tmp60 = & dev_priv->mm.active_list;
  __cil_tmp61 = (unsigned long )__cil_tmp60;
  __cil_tmp62 = & obj->mm_list;
  __cil_tmp63 = (unsigned long )__cil_tmp62;
  if (__cil_tmp63 != __cil_tmp61) {
    goto ldv_37724;
  } else {
    goto ldv_37726;
  }
  }
  ldv_37726:
  __cil_tmp64 = dev_priv->mm.flushing_list.next;
  __mptr___3 = (struct list_head const *)__cil_tmp64;
  __cil_tmp65 = (struct drm_i915_gem_object *)__mptr___3;
  obj = __cil_tmp65 + 1152921504606846800UL;
  goto ldv_37732;
  ldv_37731:
  __cil_tmp66 = obj->gtt_space;
  __cil_tmp67 = __cil_tmp66->size;
  size = __cil_tmp67 + size;
  count = count + 1U;
  {
  __cil_tmp68 = (unsigned char *)obj;
  __cil_tmp69 = __cil_tmp68 + 226UL;
  __cil_tmp70 = *__cil_tmp69;
  __cil_tmp71 = (unsigned int )__cil_tmp70;
  if (__cil_tmp71 != 0U) {
    __cil_tmp72 = obj->gtt_space;
    __cil_tmp73 = __cil_tmp72->size;
    mappable_size = __cil_tmp73 + mappable_size;
    mappable_count = mappable_count + 1U;
  } else {

  }
  }
  __cil_tmp74 = obj->mm_list.next;
  __mptr___4 = (struct list_head const *)__cil_tmp74;
  __cil_tmp75 = (struct drm_i915_gem_object *)__mptr___4;
  obj = __cil_tmp75 + 1152921504606846800UL;
  ldv_37732: ;
  {
  __cil_tmp76 = & dev_priv->mm.flushing_list;
  __cil_tmp77 = (unsigned long )__cil_tmp76;
  __cil_tmp78 = & obj->mm_list;
  __cil_tmp79 = (unsigned long )__cil_tmp78;
  if (__cil_tmp79 != __cil_tmp77) {
    goto ldv_37731;
  } else {
    goto ldv_37733;
  }
  }
  ldv_37733:
  {
  seq_printf(m, "  %u [%u] active objects, %zu [%zu] bytes\n", count, mappable_count,
             size, mappable_size);
  mappable_count = 0U;
  mappable_size = 0UL;
  count = (u32 )mappable_size;
  size = (size_t )count;
  __cil_tmp80 = dev_priv->mm.pinned_list.next;
  __mptr___5 = (struct list_head const *)__cil_tmp80;
  __cil_tmp81 = (struct drm_i915_gem_object *)__mptr___5;
  obj = __cil_tmp81 + 1152921504606846800UL;
  }
  goto ldv_37739;
  ldv_37738:
  __cil_tmp82 = obj->gtt_space;
  __cil_tmp83 = __cil_tmp82->size;
  size = __cil_tmp83 + size;
  count = count + 1U;
  {
  __cil_tmp84 = (unsigned char *)obj;
  __cil_tmp85 = __cil_tmp84 + 226UL;
  __cil_tmp86 = *__cil_tmp85;
  __cil_tmp87 = (unsigned int )__cil_tmp86;
  if (__cil_tmp87 != 0U) {
    __cil_tmp88 = obj->gtt_space;
    __cil_tmp89 = __cil_tmp88->size;
    mappable_size = __cil_tmp89 + mappable_size;
    mappable_count = mappable_count + 1U;
  } else {

  }
  }
  __cil_tmp90 = obj->mm_list.next;
  __mptr___6 = (struct list_head const *)__cil_tmp90;
  __cil_tmp91 = (struct drm_i915_gem_object *)__mptr___6;
  obj = __cil_tmp91 + 1152921504606846800UL;
  ldv_37739: ;
  {
  __cil_tmp92 = & dev_priv->mm.pinned_list;
  __cil_tmp93 = (unsigned long )__cil_tmp92;
  __cil_tmp94 = & obj->mm_list;
  __cil_tmp95 = (unsigned long )__cil_tmp94;
  if (__cil_tmp95 != __cil_tmp93) {
    goto ldv_37738;
  } else {
    goto ldv_37740;
  }
  }
  ldv_37740:
  {
  seq_printf(m, "  %u [%u] pinned objects, %zu [%zu] bytes\n", count, mappable_count,
             size, mappable_size);
  mappable_count = 0U;
  mappable_size = 0UL;
  count = (u32 )mappable_size;
  size = (size_t )count;
  __cil_tmp96 = dev_priv->mm.inactive_list.next;
  __mptr___7 = (struct list_head const *)__cil_tmp96;
  __cil_tmp97 = (struct drm_i915_gem_object *)__mptr___7;
  obj = __cil_tmp97 + 1152921504606846800UL;
  }
  goto ldv_37746;
  ldv_37745:
  __cil_tmp98 = obj->gtt_space;
  __cil_tmp99 = __cil_tmp98->size;
  size = __cil_tmp99 + size;
  count = count + 1U;
  {
  __cil_tmp100 = (unsigned char *)obj;
  __cil_tmp101 = __cil_tmp100 + 226UL;
  __cil_tmp102 = *__cil_tmp101;
  __cil_tmp103 = (unsigned int )__cil_tmp102;
  if (__cil_tmp103 != 0U) {
    __cil_tmp104 = obj->gtt_space;
    __cil_tmp105 = __cil_tmp104->size;
    mappable_size = __cil_tmp105 + mappable_size;
    mappable_count = mappable_count + 1U;
  } else {

  }
  }
  __cil_tmp106 = obj->mm_list.next;
  __mptr___8 = (struct list_head const *)__cil_tmp106;
  __cil_tmp107 = (struct drm_i915_gem_object *)__mptr___8;
  obj = __cil_tmp107 + 1152921504606846800UL;
  ldv_37746: ;
  {
  __cil_tmp108 = & dev_priv->mm.inactive_list;
  __cil_tmp109 = (unsigned long )__cil_tmp108;
  __cil_tmp110 = & obj->mm_list;
  __cil_tmp111 = (unsigned long )__cil_tmp110;
  if (__cil_tmp111 != __cil_tmp109) {
    goto ldv_37745;
  } else {
    goto ldv_37747;
  }
  }
  ldv_37747:
  {
  seq_printf(m, "  %u [%u] inactive objects, %zu [%zu] bytes\n", count, mappable_count,
             size, mappable_size);
  mappable_count = 0U;
  mappable_size = 0UL;
  count = (u32 )mappable_size;
  size = (size_t )count;
  __cil_tmp112 = dev_priv->mm.deferred_free_list.next;
  __mptr___9 = (struct list_head const *)__cil_tmp112;
  __cil_tmp113 = (struct drm_i915_gem_object *)__mptr___9;
  obj = __cil_tmp113 + 1152921504606846800UL;
  }
  goto ldv_37753;
  ldv_37752:
  __cil_tmp114 = obj->gtt_space;
  __cil_tmp115 = __cil_tmp114->size;
  size = __cil_tmp115 + size;
  count = count + 1U;
  {
  __cil_tmp116 = (unsigned char *)obj;
  __cil_tmp117 = __cil_tmp116 + 226UL;
  __cil_tmp118 = *__cil_tmp117;
  __cil_tmp119 = (unsigned int )__cil_tmp118;
  if (__cil_tmp119 != 0U) {
    __cil_tmp120 = obj->gtt_space;
    __cil_tmp121 = __cil_tmp120->size;
    mappable_size = __cil_tmp121 + mappable_size;
    mappable_count = mappable_count + 1U;
  } else {

  }
  }
  __cil_tmp122 = obj->mm_list.next;
  __mptr___10 = (struct list_head const *)__cil_tmp122;
  __cil_tmp123 = (struct drm_i915_gem_object *)__mptr___10;
  obj = __cil_tmp123 + 1152921504606846800UL;
  ldv_37753: ;
  {
  __cil_tmp124 = & dev_priv->mm.deferred_free_list;
  __cil_tmp125 = (unsigned long )__cil_tmp124;
  __cil_tmp126 = & obj->mm_list;
  __cil_tmp127 = (unsigned long )__cil_tmp126;
  if (__cil_tmp127 != __cil_tmp125) {
    goto ldv_37752;
  } else {
    goto ldv_37754;
  }
  }
  ldv_37754:
  {
  seq_printf(m, "  %u [%u] freed objects, %zu [%zu] bytes\n", count, mappable_count,
             size, mappable_size);
  mappable_count = 0U;
  mappable_size = 0UL;
  count = (u32 )mappable_size;
  size = (size_t )count;
  __cil_tmp128 = dev_priv->mm.gtt_list.next;
  __mptr___11 = (struct list_head const *)__cil_tmp128;
  __cil_tmp129 = (struct drm_i915_gem_object *)__mptr___11;
  obj = __cil_tmp129 + 1152921504606846832UL;
  }
  goto ldv_37760;
  ldv_37759: ;
  {
  __cil_tmp130 = (unsigned char *)obj;
  __cil_tmp131 = __cil_tmp130 + 226UL;
  __cil_tmp132 = *__cil_tmp131;
  __cil_tmp133 = (unsigned int )__cil_tmp132;
  if (__cil_tmp133 != 0U) {
    __cil_tmp134 = obj->gtt_space;
    __cil_tmp135 = __cil_tmp134->size;
    size = __cil_tmp135 + size;
    count = count + 1U;
  } else {

  }
  }
  {
  __cil_tmp136 = (unsigned char *)obj;
  __cil_tmp137 = __cil_tmp136 + 226UL;
  __cil_tmp138 = *__cil_tmp137;
  __cil_tmp139 = (unsigned int )__cil_tmp138;
  if (__cil_tmp139 != 0U) {
    __cil_tmp140 = obj->gtt_space;
    __cil_tmp141 = __cil_tmp140->size;
    mappable_size = __cil_tmp141 + mappable_size;
    mappable_count = mappable_count + 1U;
  } else {

  }
  }
  __cil_tmp142 = obj->gtt_list.next;
  __mptr___12 = (struct list_head const *)__cil_tmp142;
  __cil_tmp143 = (struct drm_i915_gem_object *)__mptr___12;
  obj = __cil_tmp143 + 1152921504606846832UL;
  ldv_37760: ;
  {
  __cil_tmp144 = & dev_priv->mm.gtt_list;
  __cil_tmp145 = (unsigned long )__cil_tmp144;
  __cil_tmp146 = & obj->gtt_list;
  __cil_tmp147 = (unsigned long )__cil_tmp146;
  if (__cil_tmp147 != __cil_tmp145) {
    goto ldv_37759;
  } else {
    goto ldv_37761;
  }
  }
  ldv_37761:
  {
  seq_printf(m, "%u pinned mappable objects, %zu bytes\n", mappable_count, mappable_size);
  seq_printf(m, "%u fault mappable objects, %zu bytes\n", count, size);
  __cil_tmp148 = dev_priv->mm.gtt_total;
  __cil_tmp149 = dev_priv->mm.mappable_gtt_total;
  seq_printf(m, "%zu [%zu] gtt total\n", __cil_tmp148, __cil_tmp149);
  __cil_tmp150 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp150);
  }
  return (0);
}
}
static int i915_gem_gtt_info(struct seq_file *m , void *data )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct drm_i915_gem_object *obj ;
  size_t total_obj_size ;
  size_t total_gtt_size ;
  int count ;
  int ret ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  void *__cil_tmp13 ;
  struct drm_minor *__cil_tmp14 ;
  void *__cil_tmp15 ;
  struct mutex *__cil_tmp16 ;
  struct list_head *__cil_tmp17 ;
  struct drm_i915_gem_object *__cil_tmp18 ;
  size_t __cil_tmp19 ;
  struct drm_mm_node *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  struct list_head *__cil_tmp22 ;
  struct drm_i915_gem_object *__cil_tmp23 ;
  struct list_head *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct list_head *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  struct mutex *__cil_tmp28 ;

  {
  {
  __cil_tmp13 = m->private;
  node = (struct drm_info_node *)__cil_tmp13;
  __cil_tmp14 = node->minor;
  dev = __cil_tmp14->dev;
  __cil_tmp15 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp15;
  __cil_tmp16 = & dev->struct_mutex;
  ret = mutex_lock_interruptible_nested(__cil_tmp16, 0U);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  count = 0;
  total_gtt_size = 0UL;
  total_obj_size = total_gtt_size;
  __cil_tmp17 = dev_priv->mm.gtt_list.next;
  __mptr = (struct list_head const *)__cil_tmp17;
  __cil_tmp18 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp18 + 1152921504606846832UL;
  goto ldv_37779;
  ldv_37778:
  {
  seq_printf(m, "   ");
  describe_obj(m, obj);
  seq_printf(m, "\n");
  __cil_tmp19 = obj->base.size;
  total_obj_size = __cil_tmp19 + total_obj_size;
  __cil_tmp20 = obj->gtt_space;
  __cil_tmp21 = __cil_tmp20->size;
  total_gtt_size = __cil_tmp21 + total_gtt_size;
  count = count + 1;
  __cil_tmp22 = obj->gtt_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp22;
  __cil_tmp23 = (struct drm_i915_gem_object *)__mptr___0;
  obj = __cil_tmp23 + 1152921504606846832UL;
  }
  ldv_37779: ;
  {
  __cil_tmp24 = & dev_priv->mm.gtt_list;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  __cil_tmp26 = & obj->gtt_list;
  __cil_tmp27 = (unsigned long )__cil_tmp26;
  if (__cil_tmp27 != __cil_tmp25) {
    goto ldv_37778;
  } else {
    goto ldv_37780;
  }
  }
  ldv_37780:
  {
  __cil_tmp28 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp28);
  seq_printf(m, "Total %d objects, %zu bytes, %zu GTT size\n", count, total_obj_size,
             total_gtt_size);
  }
  return (0);
}
}
static int i915_gem_pageflip_info(struct seq_file *m , void *data )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  unsigned long flags ;
  struct intel_crtc *crtc ;
  struct list_head const *__mptr ;
  char pipe ;
  char plane ;
  struct intel_unpin_work *work ;
  raw_spinlock_t *tmp ;
  struct drm_i915_gem_object *obj ;
  struct drm_i915_gem_object *obj___0 ;
  struct list_head const *__mptr___0 ;
  void *__cil_tmp15 ;
  struct drm_minor *__cil_tmp16 ;
  struct list_head *__cil_tmp17 ;
  struct intel_crtc *__cil_tmp18 ;
  enum pipe __cil_tmp19 ;
  unsigned char __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  char __cil_tmp23 ;
  enum plane __cil_tmp24 ;
  unsigned char __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  char __cil_tmp28 ;
  spinlock_t *__cil_tmp29 ;
  struct intel_unpin_work *__cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  bool __cil_tmp40 ;
  int __cil_tmp41 ;
  struct drm_i915_gem_object *__cil_tmp42 ;
  unsigned long __cil_tmp43 ;
  struct drm_i915_gem_object *__cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  struct drm_i915_gem_object *__cil_tmp46 ;
  unsigned long __cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  uint32_t __cil_tmp49 ;
  struct drm_i915_gem_object *__cil_tmp50 ;
  unsigned long __cil_tmp51 ;
  struct drm_i915_gem_object *__cil_tmp52 ;
  unsigned long __cil_tmp53 ;
  struct drm_i915_gem_object *__cil_tmp54 ;
  unsigned long __cil_tmp55 ;
  unsigned long __cil_tmp56 ;
  uint32_t __cil_tmp57 ;
  spinlock_t *__cil_tmp58 ;
  struct list_head *__cil_tmp59 ;
  struct intel_crtc *__cil_tmp60 ;
  struct list_head *__cil_tmp61 ;
  unsigned long __cil_tmp62 ;
  struct list_head *__cil_tmp63 ;
  unsigned long __cil_tmp64 ;

  {
  __cil_tmp15 = m->private;
  node = (struct drm_info_node *)__cil_tmp15;
  __cil_tmp16 = node->minor;
  dev = __cil_tmp16->dev;
  __cil_tmp17 = dev->mode_config.crtc_list.next;
  __mptr = (struct list_head const *)__cil_tmp17;
  __cil_tmp18 = (struct intel_crtc *)__mptr;
  crtc = __cil_tmp18 + 1152921504606846968UL;
  goto ldv_37802;
  ldv_37801:
  {
  __cil_tmp19 = crtc->pipe;
  __cil_tmp20 = (unsigned char )__cil_tmp19;
  __cil_tmp21 = (unsigned int )__cil_tmp20;
  __cil_tmp22 = __cil_tmp21 + 65U;
  __cil_tmp23 = (char const )__cil_tmp22;
  pipe = (char )__cil_tmp23;
  __cil_tmp24 = crtc->plane;
  __cil_tmp25 = (unsigned char )__cil_tmp24;
  __cil_tmp26 = (unsigned int )__cil_tmp25;
  __cil_tmp27 = __cil_tmp26 + 65U;
  __cil_tmp28 = (char const )__cil_tmp27;
  plane = (char )__cil_tmp28;
  __cil_tmp29 = & dev->event_lock;
  tmp = spinlock_check(__cil_tmp29);
  flags = _raw_spin_lock_irqsave(tmp);
  work = crtc->unpin_work;
  }
  {
  __cil_tmp30 = (struct intel_unpin_work *)0;
  __cil_tmp31 = (unsigned long )__cil_tmp30;
  __cil_tmp32 = (unsigned long )work;
  if (__cil_tmp32 == __cil_tmp31) {
    {
    __cil_tmp33 = (int )pipe;
    __cil_tmp34 = (int )plane;
    seq_printf(m, "No flip due on pipe %c (plane %c)\n", __cil_tmp33, __cil_tmp34);
    }
  } else {
    {
    __cil_tmp35 = work->pending;
    if (__cil_tmp35 == 0) {
      {
      __cil_tmp36 = (int )pipe;
      __cil_tmp37 = (int )plane;
      seq_printf(m, "Flip queued on pipe %c (plane %c)\n", __cil_tmp36, __cil_tmp37);
      }
    } else {
      {
      __cil_tmp38 = (int )pipe;
      __cil_tmp39 = (int )plane;
      seq_printf(m, "Flip pending (waiting for vsync) on pipe %c (plane %c)\n", __cil_tmp38,
                 __cil_tmp39);
      }
    }
    }
    {
    __cil_tmp40 = work->enable_stall_check;
    if ((int )__cil_tmp40) {
      {
      seq_printf(m, "Stall check enabled, ");
      }
    } else {
      {
      seq_printf(m, "Stall check waiting for page flip ioctl, ");
      }
    }
    }
    {
    __cil_tmp41 = work->pending;
    seq_printf(m, "%d prepares\n", __cil_tmp41);
    }
    {
    __cil_tmp42 = (struct drm_i915_gem_object *)0;
    __cil_tmp43 = (unsigned long )__cil_tmp42;
    __cil_tmp44 = work->old_fb_obj;
    __cil_tmp45 = (unsigned long )__cil_tmp44;
    if (__cil_tmp45 != __cil_tmp43) {
      obj = work->old_fb_obj;
      {
      __cil_tmp46 = (struct drm_i915_gem_object *)0;
      __cil_tmp47 = (unsigned long )__cil_tmp46;
      __cil_tmp48 = (unsigned long )obj;
      if (__cil_tmp48 != __cil_tmp47) {
        {
        __cil_tmp49 = obj->gtt_offset;
        seq_printf(m, "Old framebuffer gtt_offset 0x%08x\n", __cil_tmp49);
        }
      } else {

      }
      }
    } else {

    }
    }
    {
    __cil_tmp50 = (struct drm_i915_gem_object *)0;
    __cil_tmp51 = (unsigned long )__cil_tmp50;
    __cil_tmp52 = work->pending_flip_obj;
    __cil_tmp53 = (unsigned long )__cil_tmp52;
    if (__cil_tmp53 != __cil_tmp51) {
      obj___0 = work->pending_flip_obj;
      {
      __cil_tmp54 = (struct drm_i915_gem_object *)0;
      __cil_tmp55 = (unsigned long )__cil_tmp54;
      __cil_tmp56 = (unsigned long )obj___0;
      if (__cil_tmp56 != __cil_tmp55) {
        {
        __cil_tmp57 = obj___0->gtt_offset;
        seq_printf(m, "New framebuffer gtt_offset 0x%08x\n", __cil_tmp57);
        }
      } else {

      }
      }
    } else {

    }
    }
  }
  }
  {
  __cil_tmp58 = & dev->event_lock;
  spin_unlock_irqrestore(__cil_tmp58, flags);
  __cil_tmp59 = crtc->base.head.next;
  __mptr___0 = (struct list_head const *)__cil_tmp59;
  __cil_tmp60 = (struct intel_crtc *)__mptr___0;
  crtc = __cil_tmp60 + 1152921504606846968UL;
  }
  ldv_37802: ;
  {
  __cil_tmp61 = & dev->mode_config.crtc_list;
  __cil_tmp62 = (unsigned long )__cil_tmp61;
  __cil_tmp63 = & crtc->base.head;
  __cil_tmp64 = (unsigned long )__cil_tmp63;
  if (__cil_tmp64 != __cil_tmp62) {
    goto ldv_37801;
  } else {
    goto ldv_37803;
  }
  }
  ldv_37803: ;
  return (0);
}
}
static int i915_gem_request_info(struct seq_file *m , void *data )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_request *gem_request ;
  int ret ;
  int count ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  int tmp ;
  struct list_head const *__mptr___1 ;
  struct list_head const *__mptr___2 ;
  int tmp___0 ;
  struct list_head const *__mptr___3 ;
  struct list_head const *__mptr___4 ;
  int tmp___1 ;
  void *__cil_tmp18 ;
  struct drm_minor *__cil_tmp19 ;
  void *__cil_tmp20 ;
  struct mutex *__cil_tmp21 ;
  struct list_head *__cil_tmp22 ;
  struct list_head const *__cil_tmp23 ;
  struct list_head *__cil_tmp24 ;
  struct drm_i915_gem_request *__cil_tmp25 ;
  uint32_t __cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  int __cil_tmp31 ;
  struct list_head *__cil_tmp32 ;
  struct drm_i915_gem_request *__cil_tmp33 ;
  struct list_head *__cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  struct list_head *__cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  struct list_head *__cil_tmp38 ;
  struct list_head const *__cil_tmp39 ;
  struct list_head *__cil_tmp40 ;
  struct drm_i915_gem_request *__cil_tmp41 ;
  uint32_t __cil_tmp42 ;
  unsigned long __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  int __cil_tmp47 ;
  struct list_head *__cil_tmp48 ;
  struct drm_i915_gem_request *__cil_tmp49 ;
  struct list_head *__cil_tmp50 ;
  unsigned long __cil_tmp51 ;
  struct list_head *__cil_tmp52 ;
  unsigned long __cil_tmp53 ;
  struct list_head *__cil_tmp54 ;
  struct list_head const *__cil_tmp55 ;
  struct list_head *__cil_tmp56 ;
  struct drm_i915_gem_request *__cil_tmp57 ;
  uint32_t __cil_tmp58 ;
  unsigned long __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  int __cil_tmp63 ;
  struct list_head *__cil_tmp64 ;
  struct drm_i915_gem_request *__cil_tmp65 ;
  struct list_head *__cil_tmp66 ;
  unsigned long __cil_tmp67 ;
  struct list_head *__cil_tmp68 ;
  unsigned long __cil_tmp69 ;
  struct mutex *__cil_tmp70 ;

  {
  {
  __cil_tmp18 = m->private;
  node = (struct drm_info_node *)__cil_tmp18;
  __cil_tmp19 = node->minor;
  dev = __cil_tmp19->dev;
  __cil_tmp20 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp20;
  __cil_tmp21 = & dev->struct_mutex;
  ret = mutex_lock_interruptible_nested(__cil_tmp21, 0U);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  count = 0;
  __cil_tmp22 = & dev_priv->ring[0].request_list;
  __cil_tmp23 = (struct list_head const *)__cil_tmp22;
  tmp = list_empty(__cil_tmp23);
  }
  if (tmp == 0) {
    {
    seq_printf(m, "Render requests:\n");
    __cil_tmp24 = dev_priv->ring[0].request_list.next;
    __mptr = (struct list_head const *)__cil_tmp24;
    __cil_tmp25 = (struct drm_i915_gem_request *)__mptr;
    gem_request = __cil_tmp25 + 1152921504606846952UL;
    }
    goto ldv_37819;
    ldv_37818:
    {
    __cil_tmp26 = gem_request->seqno;
    __cil_tmp27 = gem_request->emitted_jiffies;
    __cil_tmp28 = (unsigned int )__cil_tmp27;
    __cil_tmp29 = (unsigned int )jiffies;
    __cil_tmp30 = __cil_tmp29 - __cil_tmp28;
    __cil_tmp31 = (int )__cil_tmp30;
    seq_printf(m, "    %d @ %d\n", __cil_tmp26, __cil_tmp31);
    __cil_tmp32 = gem_request->list.next;
    __mptr___0 = (struct list_head const *)__cil_tmp32;
    __cil_tmp33 = (struct drm_i915_gem_request *)__mptr___0;
    gem_request = __cil_tmp33 + 1152921504606846952UL;
    }
    ldv_37819: ;
    {
    __cil_tmp34 = & dev_priv->ring[0].request_list;
    __cil_tmp35 = (unsigned long )__cil_tmp34;
    __cil_tmp36 = & gem_request->list;
    __cil_tmp37 = (unsigned long )__cil_tmp36;
    if (__cil_tmp37 != __cil_tmp35) {
      goto ldv_37818;
    } else {
      goto ldv_37820;
    }
    }
    ldv_37820:
    count = count + 1;
  } else {

  }
  {
  __cil_tmp38 = & dev_priv->ring[1].request_list;
  __cil_tmp39 = (struct list_head const *)__cil_tmp38;
  tmp___0 = list_empty(__cil_tmp39);
  }
  if (tmp___0 == 0) {
    {
    seq_printf(m, "BSD requests:\n");
    __cil_tmp40 = dev_priv->ring[1].request_list.next;
    __mptr___1 = (struct list_head const *)__cil_tmp40;
    __cil_tmp41 = (struct drm_i915_gem_request *)__mptr___1;
    gem_request = __cil_tmp41 + 1152921504606846952UL;
    }
    goto ldv_37826;
    ldv_37825:
    {
    __cil_tmp42 = gem_request->seqno;
    __cil_tmp43 = gem_request->emitted_jiffies;
    __cil_tmp44 = (unsigned int )__cil_tmp43;
    __cil_tmp45 = (unsigned int )jiffies;
    __cil_tmp46 = __cil_tmp45 - __cil_tmp44;
    __cil_tmp47 = (int )__cil_tmp46;
    seq_printf(m, "    %d @ %d\n", __cil_tmp42, __cil_tmp47);
    __cil_tmp48 = gem_request->list.next;
    __mptr___2 = (struct list_head const *)__cil_tmp48;
    __cil_tmp49 = (struct drm_i915_gem_request *)__mptr___2;
    gem_request = __cil_tmp49 + 1152921504606846952UL;
    }
    ldv_37826: ;
    {
    __cil_tmp50 = & dev_priv->ring[1].request_list;
    __cil_tmp51 = (unsigned long )__cil_tmp50;
    __cil_tmp52 = & gem_request->list;
    __cil_tmp53 = (unsigned long )__cil_tmp52;
    if (__cil_tmp53 != __cil_tmp51) {
      goto ldv_37825;
    } else {
      goto ldv_37827;
    }
    }
    ldv_37827:
    count = count + 1;
  } else {

  }
  {
  __cil_tmp54 = & dev_priv->ring[2].request_list;
  __cil_tmp55 = (struct list_head const *)__cil_tmp54;
  tmp___1 = list_empty(__cil_tmp55);
  }
  if (tmp___1 == 0) {
    {
    seq_printf(m, "BLT requests:\n");
    __cil_tmp56 = dev_priv->ring[2].request_list.next;
    __mptr___3 = (struct list_head const *)__cil_tmp56;
    __cil_tmp57 = (struct drm_i915_gem_request *)__mptr___3;
    gem_request = __cil_tmp57 + 1152921504606846952UL;
    }
    goto ldv_37833;
    ldv_37832:
    {
    __cil_tmp58 = gem_request->seqno;
    __cil_tmp59 = gem_request->emitted_jiffies;
    __cil_tmp60 = (unsigned int )__cil_tmp59;
    __cil_tmp61 = (unsigned int )jiffies;
    __cil_tmp62 = __cil_tmp61 - __cil_tmp60;
    __cil_tmp63 = (int )__cil_tmp62;
    seq_printf(m, "    %d @ %d\n", __cil_tmp58, __cil_tmp63);
    __cil_tmp64 = gem_request->list.next;
    __mptr___4 = (struct list_head const *)__cil_tmp64;
    __cil_tmp65 = (struct drm_i915_gem_request *)__mptr___4;
    gem_request = __cil_tmp65 + 1152921504606846952UL;
    }
    ldv_37833: ;
    {
    __cil_tmp66 = & dev_priv->ring[2].request_list;
    __cil_tmp67 = (unsigned long )__cil_tmp66;
    __cil_tmp68 = & gem_request->list;
    __cil_tmp69 = (unsigned long )__cil_tmp68;
    if (__cil_tmp69 != __cil_tmp67) {
      goto ldv_37832;
    } else {
      goto ldv_37834;
    }
    }
    ldv_37834:
    count = count + 1;
  } else {

  }
  {
  __cil_tmp70 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp70);
  }
  if (count == 0) {
    {
    seq_printf(m, "No requests\n");
    }
  } else {

  }
  return (0);
}
}
static void i915_ring_seqno_info(struct seq_file *m , struct intel_ring_buffer *ring )
{ u32 tmp ;
  u32 (*__cil_tmp4)(struct intel_ring_buffer * ) ;
  unsigned long __cil_tmp5 ;
  u32 (*__cil_tmp6)(struct intel_ring_buffer * ) ;
  unsigned long __cil_tmp7 ;
  u32 (*__cil_tmp8)(struct intel_ring_buffer * ) ;
  char const *__cil_tmp9 ;
  char const *__cil_tmp10 ;
  u32 __cil_tmp11 ;
  char const *__cil_tmp12 ;
  u32 __cil_tmp13 ;

  {
  {
  __cil_tmp4 = (u32 (*)(struct intel_ring_buffer * ))0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = ring->get_seqno;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  if (__cil_tmp7 != __cil_tmp5) {
    {
    __cil_tmp8 = ring->get_seqno;
    tmp = (*__cil_tmp8)(ring);
    __cil_tmp9 = ring->name;
    seq_printf(m, "Current sequence (%s): %d\n", __cil_tmp9, tmp);
    __cil_tmp10 = ring->name;
    __cil_tmp11 = ring->waiting_seqno;
    seq_printf(m, "Waiter sequence (%s):  %d\n", __cil_tmp10, __cil_tmp11);
    __cil_tmp12 = ring->name;
    __cil_tmp13 = ring->irq_seqno;
    seq_printf(m, "IRQ sequence (%s):     %d\n", __cil_tmp12, __cil_tmp13);
    }
  } else {

  }
  }
  return;
}
}
static int i915_gem_seqno_info(struct seq_file *m , void *data )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  int ret ;
  int i ;
  void *__cil_tmp8 ;
  struct drm_minor *__cil_tmp9 ;
  void *__cil_tmp10 ;
  struct mutex *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct intel_ring_buffer (*__cil_tmp13)[3U] ;
  struct intel_ring_buffer *__cil_tmp14 ;
  struct intel_ring_buffer *__cil_tmp15 ;
  struct mutex *__cil_tmp16 ;

  {
  {
  __cil_tmp8 = m->private;
  node = (struct drm_info_node *)__cil_tmp8;
  __cil_tmp9 = node->minor;
  dev = __cil_tmp9->dev;
  __cil_tmp10 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp10;
  __cil_tmp11 = & dev->struct_mutex;
  ret = mutex_lock_interruptible_nested(__cil_tmp11, 0U);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  i = 0;
  goto ldv_37849;
  ldv_37848:
  {
  __cil_tmp12 = (unsigned long )i;
  __cil_tmp13 = & dev_priv->ring;
  __cil_tmp14 = (struct intel_ring_buffer *)__cil_tmp13;
  __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
  i915_ring_seqno_info(m, __cil_tmp15);
  i = i + 1;
  }
  ldv_37849: ;
  if (i <= 2) {
    goto ldv_37848;
  } else {
    goto ldv_37850;
  }
  ldv_37850:
  {
  __cil_tmp16 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp16);
  }
  return (0);
}
}
static int i915_interrupt_info(struct seq_file *m , void *data )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  int ret ;
  int i ;
  int pipe ;
  u32 tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  u32 tmp___3 ;
  u32 tmp___4 ;
  u32 tmp___5 ;
  u32 tmp___6 ;
  u32 tmp___7 ;
  u32 tmp___8 ;
  u32 tmp___9 ;
  u32 tmp___10 ;
  u32 tmp___11 ;
  int tmp___12 ;
  u32 tmp___13 ;
  void *__cil_tmp24 ;
  struct drm_minor *__cil_tmp25 ;
  void *__cil_tmp26 ;
  struct mutex *__cil_tmp27 ;
  void *__cil_tmp28 ;
  struct drm_i915_private *__cil_tmp29 ;
  struct intel_device_info const *__cil_tmp30 ;
  u8 __cil_tmp31 ;
  unsigned char __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  void *__cil_tmp34 ;
  struct drm_i915_private *__cil_tmp35 ;
  struct intel_device_info const *__cil_tmp36 ;
  u8 __cil_tmp37 ;
  unsigned char __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  void *__cil_tmp40 ;
  struct drm_i915_private *__cil_tmp41 ;
  struct intel_device_info const *__cil_tmp42 ;
  unsigned char *__cil_tmp43 ;
  unsigned char *__cil_tmp44 ;
  unsigned char __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  int __cil_tmp47 ;
  int __cil_tmp48 ;
  u32 __cil_tmp49 ;
  int __cil_tmp50 ;
  int __cil_tmp51 ;
  atomic_t *__cil_tmp52 ;
  atomic_t const *__cil_tmp53 ;
  void *__cil_tmp54 ;
  struct drm_i915_private *__cil_tmp55 ;
  struct intel_device_info const *__cil_tmp56 ;
  u8 __cil_tmp57 ;
  unsigned char __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  unsigned long __cil_tmp60 ;
  struct intel_ring_buffer (*__cil_tmp61)[3U] ;
  struct intel_ring_buffer *__cil_tmp62 ;
  struct intel_ring_buffer *__cil_tmp63 ;
  u32 __cil_tmp64 ;
  u32 __cil_tmp65 ;
  char const *__cil_tmp66 ;
  unsigned long __cil_tmp67 ;
  struct intel_ring_buffer (*__cil_tmp68)[3U] ;
  struct intel_ring_buffer *__cil_tmp69 ;
  struct intel_ring_buffer *__cil_tmp70 ;
  struct mutex *__cil_tmp71 ;

  {
  {
  __cil_tmp24 = m->private;
  node = (struct drm_info_node *)__cil_tmp24;
  __cil_tmp25 = node->minor;
  dev = __cil_tmp25->dev;
  __cil_tmp26 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp26;
  __cil_tmp27 = & dev->struct_mutex;
  ret = mutex_lock_interruptible_nested(__cil_tmp27, 0U);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp28 = dev->dev_private;
  __cil_tmp29 = (struct drm_i915_private *)__cil_tmp28;
  __cil_tmp30 = __cil_tmp29->info;
  __cil_tmp31 = __cil_tmp30->gen;
  __cil_tmp32 = (unsigned char )__cil_tmp31;
  __cil_tmp33 = (unsigned int )__cil_tmp32;
  if (__cil_tmp33 != 5U) {
    {
    __cil_tmp34 = dev->dev_private;
    __cil_tmp35 = (struct drm_i915_private *)__cil_tmp34;
    __cil_tmp36 = __cil_tmp35->info;
    __cil_tmp37 = __cil_tmp36->gen;
    __cil_tmp38 = (unsigned char )__cil_tmp37;
    __cil_tmp39 = (unsigned int )__cil_tmp38;
    if (__cil_tmp39 != 6U) {
      {
      __cil_tmp40 = dev->dev_private;
      __cil_tmp41 = (struct drm_i915_private *)__cil_tmp40;
      __cil_tmp42 = __cil_tmp41->info;
      __cil_tmp43 = (unsigned char *)__cil_tmp42;
      __cil_tmp44 = __cil_tmp43 + 2UL;
      __cil_tmp45 = *__cil_tmp44;
      __cil_tmp46 = (unsigned int )__cil_tmp45;
      if (__cil_tmp46 == 0U) {
        {
        tmp = i915_read32___2(dev_priv, 8352U);
        seq_printf(m, "Interrupt enable:    %08x\n", tmp);
        tmp___0 = i915_read32___2(dev_priv, 8356U);
        seq_printf(m, "Interrupt identity:  %08x\n", tmp___0);
        tmp___1 = i915_read32___2(dev_priv, 8360U);
        seq_printf(m, "Interrupt mask:      %08x\n", tmp___1);
        pipe = 0;
        }
        goto ldv_37862;
        ldv_37861:
        {
        __cil_tmp47 = pipe * 4096;
        __cil_tmp48 = __cil_tmp47 + 458788;
        __cil_tmp49 = (u32 )__cil_tmp48;
        tmp___2 = i915_read32___2(dev_priv, __cil_tmp49);
        __cil_tmp50 = pipe + 65;
        seq_printf(m, "Pipe %c stat:         %08x\n", __cil_tmp50, tmp___2);
        pipe = pipe + 1;
        }
        ldv_37862: ;
        {
        __cil_tmp51 = dev_priv->num_pipe;
        if (__cil_tmp51 > pipe) {
          goto ldv_37861;
        } else {
          goto ldv_37863;
        }
        }
        ldv_37863: ;
      } else {
        goto _L___0;
      }
      }
    } else {
      goto _L___0;
    }
    }
  } else {
    _L___0:
    {
    tmp___3 = i915_read32___2(dev_priv, 278540U);
    seq_printf(m, "North Display Interrupt enable:\t\t%08x\n", tmp___3);
    tmp___4 = i915_read32___2(dev_priv, 278536U);
    seq_printf(m, "North Display Interrupt identity:\t%08x\n", tmp___4);
    tmp___5 = i915_read32___2(dev_priv, 278532U);
    seq_printf(m, "North Display Interrupt mask:\t\t%08x\n", tmp___5);
    tmp___6 = i915_read32___2(dev_priv, 802828U);
    seq_printf(m, "South Display Interrupt enable:\t\t%08x\n", tmp___6);
    tmp___7 = i915_read32___2(dev_priv, 802824U);
    seq_printf(m, "South Display Interrupt identity:\t%08x\n", tmp___7);
    tmp___8 = i915_read32___2(dev_priv, 802820U);
    seq_printf(m, "South Display Interrupt mask:\t\t%08x\n", tmp___8);
    tmp___9 = i915_read32___2(dev_priv, 278556U);
    seq_printf(m, "Graphics Interrupt enable:\t\t%08x\n", tmp___9);
    tmp___10 = i915_read32___2(dev_priv, 278552U);
    seq_printf(m, "Graphics Interrupt identity:\t\t%08x\n", tmp___10);
    tmp___11 = i915_read32___2(dev_priv, 278548U);
    seq_printf(m, "Graphics Interrupt mask:\t\t%08x\n", tmp___11);
    }
  }
  }
  {
  __cil_tmp52 = & dev_priv->irq_received;
  __cil_tmp53 = (atomic_t const *)__cil_tmp52;
  tmp___12 = atomic_read(__cil_tmp53);
  seq_printf(m, "Interrupts received: %d\n", tmp___12);
  i = 0;
  }
  goto ldv_37865;
  ldv_37864: ;
  {
  __cil_tmp54 = dev->dev_private;
  __cil_tmp55 = (struct drm_i915_private *)__cil_tmp54;
  __cil_tmp56 = __cil_tmp55->info;
  __cil_tmp57 = __cil_tmp56->gen;
  __cil_tmp58 = (unsigned char )__cil_tmp57;
  __cil_tmp59 = (unsigned int )__cil_tmp58;
  if (__cil_tmp59 == 6U) {
    {
    __cil_tmp60 = (unsigned long )i;
    __cil_tmp61 = & dev_priv->ring;
    __cil_tmp62 = (struct intel_ring_buffer *)__cil_tmp61;
    __cil_tmp63 = __cil_tmp62 + __cil_tmp60;
    __cil_tmp64 = __cil_tmp63->mmio_base;
    __cil_tmp65 = __cil_tmp64 + 168U;
    tmp___13 = i915_read32___2(dev_priv, __cil_tmp65);
    __cil_tmp66 = dev_priv->ring[i].name;
    seq_printf(m, "Graphics Interrupt mask (%s):\t%08x\n", __cil_tmp66, tmp___13);
    }
  } else {

  }
  }
  {
  __cil_tmp67 = (unsigned long )i;
  __cil_tmp68 = & dev_priv->ring;
  __cil_tmp69 = (struct intel_ring_buffer *)__cil_tmp68;
  __cil_tmp70 = __cil_tmp69 + __cil_tmp67;
  i915_ring_seqno_info(m, __cil_tmp70);
  i = i + 1;
  }
  ldv_37865: ;
  if (i <= 2) {
    goto ldv_37864;
  } else {
    goto ldv_37866;
  }
  ldv_37866:
  {
  __cil_tmp71 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp71);
  }
  return (0);
}
}
static int i915_gem_fence_regs_info(struct seq_file *m , void *data )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  int i ;
  int ret ;
  struct drm_i915_gem_object *obj ;
  void *__cil_tmp9 ;
  struct drm_minor *__cil_tmp10 ;
  void *__cil_tmp11 ;
  struct mutex *__cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  struct drm_i915_gem_object *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  int __cil_tmp18 ;
  struct mutex *__cil_tmp19 ;

  {
  {
  __cil_tmp9 = m->private;
  node = (struct drm_info_node *)__cil_tmp9;
  __cil_tmp10 = node->minor;
  dev = __cil_tmp10->dev;
  __cil_tmp11 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp11;
  __cil_tmp12 = & dev->struct_mutex;
  ret = mutex_lock_interruptible_nested(__cil_tmp12, 0U);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp13 = dev_priv->fence_reg_start;
  seq_printf(m, "Reserved fences = %d\n", __cil_tmp13);
  __cil_tmp14 = dev_priv->num_fence_regs;
  seq_printf(m, "Total fences = %d\n", __cil_tmp14);
  i = 0;
  }
  goto ldv_37878;
  ldv_37877:
  {
  obj = dev_priv->fence_regs[i].obj;
  seq_printf(m, "Fenced object[%2d] = ", i);
  }
  {
  __cil_tmp15 = (struct drm_i915_gem_object *)0;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  __cil_tmp17 = (unsigned long )obj;
  if (__cil_tmp17 == __cil_tmp16) {
    {
    seq_printf(m, "unused");
    }
  } else {
    {
    describe_obj(m, obj);
    }
  }
  }
  {
  seq_printf(m, "\n");
  i = i + 1;
  }
  ldv_37878: ;
  {
  __cil_tmp18 = dev_priv->num_fence_regs;
  if (__cil_tmp18 > i) {
    goto ldv_37877;
  } else {
    goto ldv_37879;
  }
  }
  ldv_37879:
  {
  __cil_tmp19 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp19);
  }
  return (0);
}
}
static int i915_hws_info(struct seq_file *m , void *data )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct intel_ring_buffer *ring ;
  u32 const volatile *hws ;
  int i ;
  void *__cil_tmp9 ;
  struct drm_minor *__cil_tmp10 ;
  void *__cil_tmp11 ;
  struct drm_info_list *__cil_tmp12 ;
  void *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct intel_ring_buffer (*__cil_tmp15)[3U] ;
  struct intel_ring_buffer *__cil_tmp16 ;
  u32 *__cil_tmp17 ;
  u32 const volatile *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  int __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  u32 const volatile *__cil_tmp23 ;
  u32 volatile __cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  u32 const volatile *__cil_tmp27 ;
  u32 volatile __cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  u32 const volatile *__cil_tmp31 ;
  u32 volatile __cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  u32 const volatile *__cil_tmp35 ;
  u32 volatile __cil_tmp36 ;
  unsigned int __cil_tmp37 ;

  {
  __cil_tmp9 = m->private;
  node = (struct drm_info_node *)__cil_tmp9;
  __cil_tmp10 = node->minor;
  dev = __cil_tmp10->dev;
  __cil_tmp11 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp11;
  __cil_tmp12 = node->info_ent;
  __cil_tmp13 = __cil_tmp12->data;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = & dev_priv->ring;
  __cil_tmp16 = (struct intel_ring_buffer *)__cil_tmp15;
  ring = __cil_tmp16 + __cil_tmp14;
  __cil_tmp17 = ring->status_page.page_addr;
  hws = (u32 const volatile *)__cil_tmp17;
  {
  __cil_tmp18 = (u32 const volatile *)0;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  __cil_tmp20 = (unsigned long )hws;
  if (__cil_tmp20 == __cil_tmp19) {
    return (0);
  } else {

  }
  }
  i = 0;
  goto ldv_37891;
  ldv_37890:
  {
  __cil_tmp21 = i * 4;
  __cil_tmp22 = (unsigned long )i;
  __cil_tmp23 = hws + __cil_tmp22;
  __cil_tmp24 = *__cil_tmp23;
  __cil_tmp25 = (unsigned long )i;
  __cil_tmp26 = __cil_tmp25 + 1UL;
  __cil_tmp27 = hws + __cil_tmp26;
  __cil_tmp28 = *__cil_tmp27;
  __cil_tmp29 = (unsigned long )i;
  __cil_tmp30 = __cil_tmp29 + 2UL;
  __cil_tmp31 = hws + __cil_tmp30;
  __cil_tmp32 = *__cil_tmp31;
  __cil_tmp33 = (unsigned long )i;
  __cil_tmp34 = __cil_tmp33 + 3UL;
  __cil_tmp35 = hws + __cil_tmp34;
  __cil_tmp36 = *__cil_tmp35;
  seq_printf(m, "0x%08x: 0x%08x 0x%08x 0x%08x 0x%08x\n", __cil_tmp21, __cil_tmp24,
             __cil_tmp28, __cil_tmp32, __cil_tmp36);
  i = i + 4;
  }
  ldv_37891: ;
  {
  __cil_tmp37 = (unsigned int )i;
  if (__cil_tmp37 <= 255U) {
    goto ldv_37890;
  } else {
    goto ldv_37892;
  }
  }
  ldv_37892: ;
  return (0);
}
}
static void i915_dump_object(struct seq_file *m , struct io_mapping *mapping , struct drm_i915_gem_object *obj )
{ int page ;
  int page_count___0 ;
  int i ;
  u32 *mem ;
  void *tmp ;
  size_t __cil_tmp9 ;
  size_t __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  uint32_t __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  int __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  u32 *__cil_tmp18 ;
  u32 __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  void *__cil_tmp21 ;

  {
  __cil_tmp9 = obj->base.size;
  __cil_tmp10 = __cil_tmp9 / 4096UL;
  page_count___0 = (int )__cil_tmp10;
  page = 0;
  goto ldv_37906;
  ldv_37905:
  {
  __cil_tmp11 = (unsigned long )page;
  __cil_tmp12 = __cil_tmp11 * 4096UL;
  __cil_tmp13 = obj->gtt_offset;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
  tmp = io_mapping_map_atomic_wc(mapping, __cil_tmp15);
  mem = (u32 *)tmp;
  i = 0;
  }
  goto ldv_37903;
  ldv_37902:
  {
  __cil_tmp16 = i / 4;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  __cil_tmp18 = mem + __cil_tmp17;
  __cil_tmp19 = *__cil_tmp18;
  seq_printf(m, "%08x :  %08x\n", i, __cil_tmp19);
  i = i + 4;
  }
  ldv_37903: ;
  {
  __cil_tmp20 = (unsigned int )i;
  if (__cil_tmp20 <= 4095U) {
    goto ldv_37902;
  } else {
    goto ldv_37904;
  }
  }
  ldv_37904:
  {
  __cil_tmp21 = (void *)mem;
  io_mapping_unmap_atomic(__cil_tmp21);
  page = page + 1;
  }
  ldv_37906: ;
  if (page < page_count___0) {
    goto ldv_37905;
  } else {
    goto ldv_37907;
  }
  ldv_37907: ;
  return;
}
}
static int i915_batchbuffer_info(struct seq_file *m , void *data )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_object *obj ;
  int ret ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  void *__cil_tmp10 ;
  struct drm_minor *__cil_tmp11 ;
  void *__cil_tmp12 ;
  struct mutex *__cil_tmp13 ;
  struct list_head *__cil_tmp14 ;
  struct drm_i915_gem_object *__cil_tmp15 ;
  uint32_t __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  uint32_t __cil_tmp18 ;
  struct io_mapping *__cil_tmp19 ;
  struct list_head *__cil_tmp20 ;
  struct drm_i915_gem_object *__cil_tmp21 ;
  struct list_head *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  struct list_head *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct mutex *__cil_tmp26 ;

  {
  {
  __cil_tmp10 = m->private;
  node = (struct drm_info_node *)__cil_tmp10;
  __cil_tmp11 = node->minor;
  dev = __cil_tmp11->dev;
  __cil_tmp12 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp12;
  __cil_tmp13 = & dev->struct_mutex;
  ret = mutex_lock_interruptible_nested(__cil_tmp13, 0U);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  __cil_tmp14 = dev_priv->mm.active_list.next;
  __mptr = (struct list_head const *)__cil_tmp14;
  __cil_tmp15 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp15 + 1152921504606846800UL;
  goto ldv_37922;
  ldv_37921: ;
  {
  __cil_tmp16 = obj->base.read_domains;
  __cil_tmp17 = __cil_tmp16 & 8U;
  if (__cil_tmp17 != 0U) {
    {
    __cil_tmp18 = obj->gtt_offset;
    seq_printf(m, "--- gtt_offset = 0x%08x\n", __cil_tmp18);
    __cil_tmp19 = dev_priv->mm.gtt_mapping;
    i915_dump_object(m, __cil_tmp19, obj);
    }
  } else {

  }
  }
  __cil_tmp20 = obj->mm_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp20;
  __cil_tmp21 = (struct drm_i915_gem_object *)__mptr___0;
  obj = __cil_tmp21 + 1152921504606846800UL;
  ldv_37922: ;
  {
  __cil_tmp22 = & dev_priv->mm.active_list;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  __cil_tmp24 = & obj->mm_list;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  if (__cil_tmp25 != __cil_tmp23) {
    goto ldv_37921;
  } else {
    goto ldv_37923;
  }
  }
  ldv_37923:
  {
  __cil_tmp26 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp26);
  }
  return (0);
}
}
static int i915_ringbuffer_data(struct seq_file *m , void *data )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct intel_ring_buffer *ring ;
  int ret ;
  u8 const *virt ;
  uint32_t off ;
  uint32_t *ptr ;
  void *__cil_tmp11 ;
  struct drm_minor *__cil_tmp12 ;
  void *__cil_tmp13 ;
  struct mutex *__cil_tmp14 ;
  struct drm_info_list *__cil_tmp15 ;
  void *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct intel_ring_buffer (*__cil_tmp18)[3U] ;
  struct intel_ring_buffer *__cil_tmp19 ;
  struct drm_i915_gem_object *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  struct drm_i915_gem_object *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  void *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  uint32_t *__cil_tmp26 ;
  uint32_t __cil_tmp27 ;
  int __cil_tmp28 ;
  uint32_t __cil_tmp29 ;
  struct mutex *__cil_tmp30 ;

  {
  {
  __cil_tmp11 = m->private;
  node = (struct drm_info_node *)__cil_tmp11;
  __cil_tmp12 = node->minor;
  dev = __cil_tmp12->dev;
  __cil_tmp13 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp13;
  __cil_tmp14 = & dev->struct_mutex;
  ret = mutex_lock_interruptible_nested(__cil_tmp14, 0U);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  __cil_tmp15 = node->info_ent;
  __cil_tmp16 = __cil_tmp15->data;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  __cil_tmp18 = & dev_priv->ring;
  __cil_tmp19 = (struct intel_ring_buffer *)__cil_tmp18;
  ring = __cil_tmp19 + __cil_tmp17;
  {
  __cil_tmp20 = (struct drm_i915_gem_object *)0;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  __cil_tmp22 = ring->obj;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  if (__cil_tmp23 == __cil_tmp21) {
    {
    seq_printf(m, "No ringbuffer setup\n");
    }
  } else {
    __cil_tmp24 = ring->virtual_start;
    virt = (u8 const *)__cil_tmp24;
    off = 0U;
    goto ldv_37937;
    ldv_37936:
    {
    __cil_tmp25 = (unsigned long )off;
    __cil_tmp26 = (uint32_t *)virt;
    ptr = __cil_tmp26 + __cil_tmp25;
    __cil_tmp27 = *ptr;
    seq_printf(m, "%08x :  %08x\n", off, __cil_tmp27);
    off = off + 4U;
    }
    ldv_37937: ;
    {
    __cil_tmp28 = ring->size;
    __cil_tmp29 = (uint32_t )__cil_tmp28;
    if (__cil_tmp29 > off) {
      goto ldv_37936;
    } else {
      goto ldv_37938;
    }
    }
    ldv_37938: ;
  }
  }
  {
  __cil_tmp30 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp30);
  }
  return (0);
}
}
static int i915_ringbuffer_info(struct seq_file *m , void *data )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct intel_ring_buffer *ring ;
  u32 tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  u32 tmp___3 ;
  u32 tmp___4 ;
  u32 tmp___5 ;
  u32 tmp___6 ;
  void *__cil_tmp15 ;
  struct drm_minor *__cil_tmp16 ;
  void *__cil_tmp17 ;
  struct drm_info_list *__cil_tmp18 ;
  void *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  struct intel_ring_buffer (*__cil_tmp21)[3U] ;
  struct intel_ring_buffer *__cil_tmp22 ;
  int __cil_tmp23 ;
  char const *__cil_tmp24 ;
  u32 __cil_tmp25 ;
  u32 __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  u32 __cil_tmp28 ;
  u32 __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  int __cil_tmp31 ;
  u32 __cil_tmp32 ;
  u32 __cil_tmp33 ;
  void *__cil_tmp34 ;
  struct drm_i915_private *__cil_tmp35 ;
  struct intel_device_info const *__cil_tmp36 ;
  u8 __cil_tmp37 ;
  unsigned char __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  u32 __cil_tmp40 ;
  u32 __cil_tmp41 ;
  u32 __cil_tmp42 ;
  u32 __cil_tmp43 ;
  u32 __cil_tmp44 ;
  u32 __cil_tmp45 ;
  u32 __cil_tmp46 ;
  u32 __cil_tmp47 ;

  {
  __cil_tmp15 = m->private;
  node = (struct drm_info_node *)__cil_tmp15;
  __cil_tmp16 = node->minor;
  dev = __cil_tmp16->dev;
  __cil_tmp17 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp17;
  __cil_tmp18 = node->info_ent;
  __cil_tmp19 = __cil_tmp18->data;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  __cil_tmp21 = & dev_priv->ring;
  __cil_tmp22 = (struct intel_ring_buffer *)__cil_tmp21;
  ring = __cil_tmp22 + __cil_tmp20;
  {
  __cil_tmp23 = ring->size;
  if (__cil_tmp23 == 0) {
    return (0);
  } else {

  }
  }
  {
  __cil_tmp24 = ring->name;
  seq_printf(m, "Ring %s:\n", __cil_tmp24);
  __cil_tmp25 = ring->mmio_base;
  __cil_tmp26 = __cil_tmp25 + 52U;
  tmp = i915_read32___2(dev_priv, __cil_tmp26);
  __cil_tmp27 = tmp & 2097148U;
  seq_printf(m, "  Head :    %08x\n", __cil_tmp27);
  __cil_tmp28 = ring->mmio_base;
  __cil_tmp29 = __cil_tmp28 + 48U;
  tmp___0 = i915_read32___2(dev_priv, __cil_tmp29);
  __cil_tmp30 = tmp___0 & 2097144U;
  seq_printf(m, "  Tail :    %08x\n", __cil_tmp30);
  __cil_tmp31 = ring->size;
  seq_printf(m, "  Size :    %08x\n", __cil_tmp31);
  tmp___1 = intel_ring_get_active_head(ring);
  seq_printf(m, "  Active :  %08x\n", tmp___1);
  __cil_tmp32 = ring->mmio_base;
  __cil_tmp33 = __cil_tmp32 + 148U;
  tmp___2 = i915_read32___2(dev_priv, __cil_tmp33);
  seq_printf(m, "  NOPID :   %08x\n", tmp___2);
  }
  {
  __cil_tmp34 = dev->dev_private;
  __cil_tmp35 = (struct drm_i915_private *)__cil_tmp34;
  __cil_tmp36 = __cil_tmp35->info;
  __cil_tmp37 = __cil_tmp36->gen;
  __cil_tmp38 = (unsigned char )__cil_tmp37;
  __cil_tmp39 = (unsigned int )__cil_tmp38;
  if (__cil_tmp39 == 6U) {
    {
    __cil_tmp40 = ring->mmio_base;
    __cil_tmp41 = __cil_tmp40 + 64U;
    tmp___3 = i915_read32___2(dev_priv, __cil_tmp41);
    seq_printf(m, "  Sync 0 :   %08x\n", tmp___3);
    __cil_tmp42 = ring->mmio_base;
    __cil_tmp43 = __cil_tmp42 + 68U;
    tmp___4 = i915_read32___2(dev_priv, __cil_tmp43);
    seq_printf(m, "  Sync 1 :   %08x\n", tmp___4);
    }
  } else {

  }
  }
  {
  __cil_tmp44 = ring->mmio_base;
  __cil_tmp45 = __cil_tmp44 + 60U;
  tmp___5 = i915_read32___2(dev_priv, __cil_tmp45);
  seq_printf(m, "  Control : %08x\n", tmp___5);
  __cil_tmp46 = ring->mmio_base;
  __cil_tmp47 = __cil_tmp46 + 56U;
  tmp___6 = i915_read32___2(dev_priv, __cil_tmp47);
  seq_printf(m, "  Start :   %08x\n", tmp___6);
  }
  return (0);
}
}
static char const *ring_str(int ring )
{

  {
  if (ring == 1) {
    goto case_1;
  } else
  if (ring == 2) {
    goto case_2;
  } else
  if (ring == 4) {
    goto case_4;
  } else {
    goto switch_default;
    if (0) {
      case_1: ;
      return (" render");
      case_2: ;
      return (" bsd");
      case_4: ;
      return (" blt");
      switch_default: ;
      return ("");
    } else {

    }
  }
}
}
static char const *pin_flag(int pinned )
{

  {
  if (pinned > 0) {
    return (" P");
  } else
  if (pinned < 0) {
    return (" p");
  } else {
    return ("");
  }
}
}
static char const *tiling_flag(int tiling )
{

  {
  if (tiling == 0) {
    goto case_0;
  } else
  if (tiling == 1) {
    goto case_1;
  } else
  if (tiling == 2) {
    goto case_2;
  } else {
    goto switch_default;
    if (0) {
      switch_default: ;
      case_0: ;
      return ("");
      case_1: ;
      return (" X");
      case_2: ;
      return (" Y");
    } else {

    }
  }
}
}
static char const *dirty_flag(int dirty )
{ char const *tmp ;

  {
  if (dirty != 0) {
    tmp = " dirty";
  } else {
    tmp = "";
  }
  return (tmp);
}
}
static char const *purgeable_flag(int purgeable )
{ char const *tmp ;

  {
  if (purgeable != 0) {
    tmp = " purgeable";
  } else {
    tmp = "";
  }
  return (tmp);
}
}
static void print_error_buffers(struct seq_file *m , char const *name , struct drm_i915_error_buffer *err ,
                                int count )
{ char const *tmp ;
  char const *tmp___0 ;
  char const *tmp___1 ;
  char const *tmp___2 ;
  char const *tmp___3 ;
  char const *tmp___4 ;
  int tmp___5 ;
  unsigned char __cil_tmp12 ;
  int __cil_tmp13 ;
  unsigned char __cil_tmp14 ;
  int __cil_tmp15 ;
  unsigned char __cil_tmp16 ;
  int __cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  int __cil_tmp19 ;
  unsigned char __cil_tmp20 ;
  int __cil_tmp21 ;
  signed char __cil_tmp22 ;
  int __cil_tmp23 ;
  u32 __cil_tmp24 ;
  u32 __cil_tmp25 ;
  u32 __cil_tmp26 ;
  u32 __cil_tmp27 ;
  u32 __cil_tmp28 ;
  u32 __cil_tmp29 ;
  u32 __cil_tmp30 ;
  unsigned char *__cil_tmp31 ;
  unsigned char *__cil_tmp32 ;
  unsigned char __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  signed char __cil_tmp35 ;
  int __cil_tmp36 ;

  {
  {
  seq_printf(m, "%s [%d]:\n", name, count);
  }
  goto ldv_37977;
  ldv_37976:
  {
  __cil_tmp12 = err->cache_level;
  __cil_tmp13 = (int )__cil_tmp12;
  tmp = cache_level_str(__cil_tmp13);
  __cil_tmp14 = err->ring;
  __cil_tmp15 = (int )__cil_tmp14;
  tmp___0 = ring_str(__cil_tmp15);
  __cil_tmp16 = err->purgeable;
  __cil_tmp17 = (int )__cil_tmp16;
  tmp___1 = purgeable_flag(__cil_tmp17);
  __cil_tmp18 = err->dirty;
  __cil_tmp19 = (int )__cil_tmp18;
  tmp___2 = dirty_flag(__cil_tmp19);
  __cil_tmp20 = err->tiling;
  __cil_tmp21 = (int )__cil_tmp20;
  tmp___3 = tiling_flag(__cil_tmp21);
  __cil_tmp22 = err->pinned;
  __cil_tmp23 = (int )__cil_tmp22;
  tmp___4 = pin_flag(__cil_tmp23);
  __cil_tmp24 = err->gtt_offset;
  __cil_tmp25 = err->size;
  __cil_tmp26 = err->read_domains;
  __cil_tmp27 = err->write_domain;
  __cil_tmp28 = err->seqno;
  seq_printf(m, "  %08x %8u %04x %04x %08x%s%s%s%s%s%s", __cil_tmp24, __cil_tmp25,
             __cil_tmp26, __cil_tmp27, __cil_tmp28, tmp___4, tmp___3, tmp___2, tmp___1,
             tmp___0, tmp);
  }
  {
  __cil_tmp29 = err->name;
  if (__cil_tmp29 != 0U) {
    {
    __cil_tmp30 = err->name;
    seq_printf(m, " (name: %d)", __cil_tmp30);
    }
  } else {

  }
  }
  {
  __cil_tmp31 = (unsigned char *)err;
  __cil_tmp32 = __cil_tmp31 + 24UL;
  __cil_tmp33 = *__cil_tmp32;
  __cil_tmp34 = (unsigned int )__cil_tmp33;
  if (__cil_tmp34 != 31U) {
    {
    __cil_tmp35 = err->fence_reg;
    __cil_tmp36 = (int )__cil_tmp35;
    seq_printf(m, " (fence: %d)", __cil_tmp36);
    }
  } else {

  }
  }
  {
  seq_printf(m, "\n");
  err = err + 1;
  }
  ldv_37977:
  tmp___5 = count;
  count = count - 1;
  if (tmp___5 != 0) {
    goto ldv_37976;
  } else {
    goto ldv_37978;
  }
  ldv_37978: ;
  return;
}
}
static int i915_error_state(struct seq_file *m , void *unused )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct drm_i915_error_state *error ;
  unsigned long flags ;
  int i ;
  int page ;
  int offset ;
  int elt ;
  raw_spinlock_t *tmp ;
  struct drm_i915_error_object *obj ;
  struct drm_i915_error_object *obj___0 ;
  void *__cil_tmp15 ;
  struct drm_minor *__cil_tmp16 ;
  void *__cil_tmp17 ;
  spinlock_t *__cil_tmp18 ;
  struct drm_i915_error_state *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  struct drm_i915_error_state *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  __kernel_time_t __cil_tmp23 ;
  __kernel_suseconds_t __cil_tmp24 ;
  int __cil_tmp25 ;
  u32 __cil_tmp26 ;
  u32 __cil_tmp27 ;
  void *__cil_tmp28 ;
  struct drm_i915_private *__cil_tmp29 ;
  struct intel_device_info const *__cil_tmp30 ;
  u8 __cil_tmp31 ;
  unsigned char __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  u32 __cil_tmp34 ;
  u32 __cil_tmp35 ;
  u32 __cil_tmp36 ;
  u32 __cil_tmp37 ;
  u32 __cil_tmp38 ;
  u32 __cil_tmp39 ;
  u32 __cil_tmp40 ;
  u32 __cil_tmp41 ;
  u32 __cil_tmp42 ;
  u32 __cil_tmp43 ;
  u32 __cil_tmp44 ;
  u32 __cil_tmp45 ;
  u32 __cil_tmp46 ;
  u32 __cil_tmp47 ;
  u32 __cil_tmp48 ;
  void *__cil_tmp49 ;
  struct drm_i915_private *__cil_tmp50 ;
  struct intel_device_info const *__cil_tmp51 ;
  u8 __cil_tmp52 ;
  unsigned char __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  u32 __cil_tmp55 ;
  u32 __cil_tmp56 ;
  u32 __cil_tmp57 ;
  u32 __cil_tmp58 ;
  u64 __cil_tmp59 ;
  int __cil_tmp60 ;
  struct drm_i915_error_buffer *__cil_tmp61 ;
  unsigned long __cil_tmp62 ;
  struct drm_i915_error_buffer *__cil_tmp63 ;
  unsigned long __cil_tmp64 ;
  struct drm_i915_error_buffer *__cil_tmp65 ;
  u32 __cil_tmp66 ;
  int __cil_tmp67 ;
  struct drm_i915_error_buffer *__cil_tmp68 ;
  unsigned long __cil_tmp69 ;
  struct drm_i915_error_buffer *__cil_tmp70 ;
  unsigned long __cil_tmp71 ;
  struct drm_i915_error_buffer *__cil_tmp72 ;
  u32 __cil_tmp73 ;
  int __cil_tmp74 ;
  struct drm_i915_error_object *__cil_tmp75 ;
  unsigned long __cil_tmp76 ;
  struct drm_i915_error_object *__cil_tmp77 ;
  unsigned long __cil_tmp78 ;
  char const *__cil_tmp79 ;
  u32 __cil_tmp80 ;
  unsigned long __cil_tmp81 ;
  u32 *__cil_tmp82 ;
  u32 *__cil_tmp83 ;
  u32 __cil_tmp84 ;
  unsigned int __cil_tmp85 ;
  int __cil_tmp86 ;
  unsigned int __cil_tmp87 ;
  struct drm_i915_error_object *__cil_tmp88 ;
  unsigned long __cil_tmp89 ;
  struct drm_i915_error_object *__cil_tmp90 ;
  unsigned long __cil_tmp91 ;
  char const *__cil_tmp92 ;
  u32 __cil_tmp93 ;
  unsigned long __cil_tmp94 ;
  u32 *__cil_tmp95 ;
  u32 *__cil_tmp96 ;
  u32 __cil_tmp97 ;
  unsigned int __cil_tmp98 ;
  int __cil_tmp99 ;
  unsigned int __cil_tmp100 ;
  struct intel_overlay_error_state *__cil_tmp101 ;
  unsigned long __cil_tmp102 ;
  struct intel_overlay_error_state *__cil_tmp103 ;
  unsigned long __cil_tmp104 ;
  struct intel_overlay_error_state *__cil_tmp105 ;
  struct intel_display_error_state *__cil_tmp106 ;
  unsigned long __cil_tmp107 ;
  struct intel_display_error_state *__cil_tmp108 ;
  unsigned long __cil_tmp109 ;
  struct intel_display_error_state *__cil_tmp110 ;
  spinlock_t *__cil_tmp111 ;

  {
  {
  __cil_tmp15 = m->private;
  node = (struct drm_info_node *)__cil_tmp15;
  __cil_tmp16 = node->minor;
  dev = __cil_tmp16->dev;
  __cil_tmp17 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp17;
  __cil_tmp18 = & dev_priv->error_lock;
  tmp = spinlock_check(__cil_tmp18);
  flags = _raw_spin_lock_irqsave(tmp);
  }
  {
  __cil_tmp19 = (struct drm_i915_error_state *)0;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  __cil_tmp21 = dev_priv->first_error;
  __cil_tmp22 = (unsigned long )__cil_tmp21;
  if (__cil_tmp22 == __cil_tmp20) {
    {
    seq_printf(m, "no error state collected\n");
    }
    goto out;
  } else {

  }
  }
  {
  error = dev_priv->first_error;
  __cil_tmp23 = error->time.tv_sec;
  __cil_tmp24 = error->time.tv_usec;
  seq_printf(m, "Time: %ld s %ld us\n", __cil_tmp23, __cil_tmp24);
  __cil_tmp25 = dev->pci_device;
  seq_printf(m, "PCI ID: 0x%04x\n", __cil_tmp25);
  __cil_tmp26 = error->eir;
  seq_printf(m, "EIR: 0x%08x\n", __cil_tmp26);
  __cil_tmp27 = error->pgtbl_er;
  seq_printf(m, "PGTBL_ER: 0x%08x\n", __cil_tmp27);
  }
  {
  __cil_tmp28 = dev->dev_private;
  __cil_tmp29 = (struct drm_i915_private *)__cil_tmp28;
  __cil_tmp30 = __cil_tmp29->info;
  __cil_tmp31 = __cil_tmp30->gen;
  __cil_tmp32 = (unsigned char )__cil_tmp31;
  __cil_tmp33 = (unsigned int )__cil_tmp32;
  if (__cil_tmp33 > 5U) {
    {
    __cil_tmp34 = error->error;
    seq_printf(m, "ERROR: 0x%08x\n", __cil_tmp34);
    seq_printf(m, "Blitter command stream:\n");
    __cil_tmp35 = error->bcs_acthd;
    seq_printf(m, "  ACTHD:    0x%08x\n", __cil_tmp35);
    __cil_tmp36 = error->bcs_ipeir;
    seq_printf(m, "  IPEIR:    0x%08x\n", __cil_tmp36);
    __cil_tmp37 = error->bcs_ipehr;
    seq_printf(m, "  IPEHR:    0x%08x\n", __cil_tmp37);
    __cil_tmp38 = error->bcs_instdone;
    seq_printf(m, "  INSTDONE: 0x%08x\n", __cil_tmp38);
    __cil_tmp39 = error->bcs_seqno;
    seq_printf(m, "  seqno:    0x%08x\n", __cil_tmp39);
    seq_printf(m, "Video (BSD) command stream:\n");
    __cil_tmp40 = error->vcs_acthd;
    seq_printf(m, "  ACTHD:    0x%08x\n", __cil_tmp40);
    __cil_tmp41 = error->vcs_ipeir;
    seq_printf(m, "  IPEIR:    0x%08x\n", __cil_tmp41);
    __cil_tmp42 = error->vcs_ipehr;
    seq_printf(m, "  IPEHR:    0x%08x\n", __cil_tmp42);
    __cil_tmp43 = error->vcs_instdone;
    seq_printf(m, "  INSTDONE: 0x%08x\n", __cil_tmp43);
    __cil_tmp44 = error->vcs_seqno;
    seq_printf(m, "  seqno:    0x%08x\n", __cil_tmp44);
    }
  } else {

  }
  }
  {
  seq_printf(m, "Render command stream:\n");
  __cil_tmp45 = error->acthd;
  seq_printf(m, "  ACTHD: 0x%08x\n", __cil_tmp45);
  __cil_tmp46 = error->ipeir;
  seq_printf(m, "  IPEIR: 0x%08x\n", __cil_tmp46);
  __cil_tmp47 = error->ipehr;
  seq_printf(m, "  IPEHR: 0x%08x\n", __cil_tmp47);
  __cil_tmp48 = error->instdone;
  seq_printf(m, "  INSTDONE: 0x%08x\n", __cil_tmp48);
  }
  {
  __cil_tmp49 = dev->dev_private;
  __cil_tmp50 = (struct drm_i915_private *)__cil_tmp49;
  __cil_tmp51 = __cil_tmp50->info;
  __cil_tmp52 = __cil_tmp51->gen;
  __cil_tmp53 = (unsigned char )__cil_tmp52;
  __cil_tmp54 = (unsigned int )__cil_tmp53;
  if (__cil_tmp54 > 3U) {
    {
    __cil_tmp55 = error->instdone1;
    seq_printf(m, "  INSTDONE1: 0x%08x\n", __cil_tmp55);
    __cil_tmp56 = error->instps;
    seq_printf(m, "  INSTPS: 0x%08x\n", __cil_tmp56);
    }
  } else {

  }
  }
  {
  __cil_tmp57 = error->instpm;
  seq_printf(m, "  INSTPM: 0x%08x\n", __cil_tmp57);
  __cil_tmp58 = error->seqno;
  seq_printf(m, "  seqno: 0x%08x\n", __cil_tmp58);
  i = 0;
  }
  goto ldv_37997;
  ldv_37996:
  {
  __cil_tmp59 = error->fence[i];
  seq_printf(m, "  fence[%d] = %08llx\n", i, __cil_tmp59);
  i = i + 1;
  }
  ldv_37997: ;
  {
  __cil_tmp60 = dev_priv->num_fence_regs;
  if (__cil_tmp60 > i) {
    goto ldv_37996;
  } else {
    goto ldv_37998;
  }
  }
  ldv_37998: ;
  {
  __cil_tmp61 = (struct drm_i915_error_buffer *)0;
  __cil_tmp62 = (unsigned long )__cil_tmp61;
  __cil_tmp63 = error->active_bo;
  __cil_tmp64 = (unsigned long )__cil_tmp63;
  if (__cil_tmp64 != __cil_tmp62) {
    {
    __cil_tmp65 = error->active_bo;
    __cil_tmp66 = error->active_bo_count;
    __cil_tmp67 = (int )__cil_tmp66;
    print_error_buffers(m, "Active", __cil_tmp65, __cil_tmp67);
    }
  } else {

  }
  }
  {
  __cil_tmp68 = (struct drm_i915_error_buffer *)0;
  __cil_tmp69 = (unsigned long )__cil_tmp68;
  __cil_tmp70 = error->pinned_bo;
  __cil_tmp71 = (unsigned long )__cil_tmp70;
  if (__cil_tmp71 != __cil_tmp69) {
    {
    __cil_tmp72 = error->pinned_bo;
    __cil_tmp73 = error->pinned_bo_count;
    __cil_tmp74 = (int )__cil_tmp73;
    print_error_buffers(m, "Pinned", __cil_tmp72, __cil_tmp74);
    }
  } else {

  }
  }
  i = 0;
  goto ldv_38009;
  ldv_38008: ;
  {
  __cil_tmp75 = (struct drm_i915_error_object *)0;
  __cil_tmp76 = (unsigned long )__cil_tmp75;
  __cil_tmp77 = error->batchbuffer[i];
  __cil_tmp78 = (unsigned long )__cil_tmp77;
  if (__cil_tmp78 != __cil_tmp76) {
    {
    obj = error->batchbuffer[i];
    __cil_tmp79 = dev_priv->ring[i].name;
    __cil_tmp80 = obj->gtt_offset;
    seq_printf(m, "%s --- gtt_offset = 0x%08x\n", __cil_tmp79, __cil_tmp80);
    offset = 0;
    page = 0;
    }
    goto ldv_38006;
    ldv_38005:
    elt = 0;
    goto ldv_38003;
    ldv_38002:
    {
    __cil_tmp81 = (unsigned long )elt;
    __cil_tmp82 = obj->pages[page];
    __cil_tmp83 = __cil_tmp82 + __cil_tmp81;
    __cil_tmp84 = *__cil_tmp83;
    seq_printf(m, "%08x :  %08x\n", offset, __cil_tmp84);
    offset = offset + 4;
    elt = elt + 1;
    }
    ldv_38003: ;
    {
    __cil_tmp85 = (unsigned int )elt;
    if (__cil_tmp85 <= 1023U) {
      goto ldv_38002;
    } else {
      goto ldv_38004;
    }
    }
    ldv_38004:
    page = page + 1;
    ldv_38006: ;
    {
    __cil_tmp86 = obj->page_count;
    if (__cil_tmp86 > page) {
      goto ldv_38005;
    } else {
      goto ldv_38007;
    }
    }
    ldv_38007: ;
  } else {

  }
  }
  i = i + 1;
  ldv_38009: ;
  {
  __cil_tmp87 = (unsigned int )i;
  if (__cil_tmp87 <= 2U) {
    goto ldv_38008;
  } else {
    goto ldv_38010;
  }
  }
  ldv_38010:
  i = 0;
  goto ldv_38021;
  ldv_38020: ;
  {
  __cil_tmp88 = (struct drm_i915_error_object *)0;
  __cil_tmp89 = (unsigned long )__cil_tmp88;
  __cil_tmp90 = error->ringbuffer[i];
  __cil_tmp91 = (unsigned long )__cil_tmp90;
  if (__cil_tmp91 != __cil_tmp89) {
    {
    obj___0 = error->ringbuffer[i];
    __cil_tmp92 = dev_priv->ring[i].name;
    __cil_tmp93 = obj___0->gtt_offset;
    seq_printf(m, "%s --- ringbuffer = 0x%08x\n", __cil_tmp92, __cil_tmp93);
    offset = 0;
    page = 0;
    }
    goto ldv_38018;
    ldv_38017:
    elt = 0;
    goto ldv_38015;
    ldv_38014:
    {
    __cil_tmp94 = (unsigned long )elt;
    __cil_tmp95 = obj___0->pages[page];
    __cil_tmp96 = __cil_tmp95 + __cil_tmp94;
    __cil_tmp97 = *__cil_tmp96;
    seq_printf(m, "%08x :  %08x\n", offset, __cil_tmp97);
    offset = offset + 4;
    elt = elt + 1;
    }
    ldv_38015: ;
    {
    __cil_tmp98 = (unsigned int )elt;
    if (__cil_tmp98 <= 1023U) {
      goto ldv_38014;
    } else {
      goto ldv_38016;
    }
    }
    ldv_38016:
    page = page + 1;
    ldv_38018: ;
    {
    __cil_tmp99 = obj___0->page_count;
    if (__cil_tmp99 > page) {
      goto ldv_38017;
    } else {
      goto ldv_38019;
    }
    }
    ldv_38019: ;
  } else {

  }
  }
  i = i + 1;
  ldv_38021: ;
  {
  __cil_tmp100 = (unsigned int )i;
  if (__cil_tmp100 <= 2U) {
    goto ldv_38020;
  } else {
    goto ldv_38022;
  }
  }
  ldv_38022: ;
  {
  __cil_tmp101 = (struct intel_overlay_error_state *)0;
  __cil_tmp102 = (unsigned long )__cil_tmp101;
  __cil_tmp103 = error->overlay;
  __cil_tmp104 = (unsigned long )__cil_tmp103;
  if (__cil_tmp104 != __cil_tmp102) {
    {
    __cil_tmp105 = error->overlay;
    intel_overlay_print_error_state(m, __cil_tmp105);
    }
  } else {

  }
  }
  {
  __cil_tmp106 = (struct intel_display_error_state *)0;
  __cil_tmp107 = (unsigned long )__cil_tmp106;
  __cil_tmp108 = error->display;
  __cil_tmp109 = (unsigned long )__cil_tmp108;
  if (__cil_tmp109 != __cil_tmp107) {
    {
    __cil_tmp110 = error->display;
    intel_display_print_error_state(m, dev, __cil_tmp110);
    }
  } else {

  }
  }
  out:
  {
  __cil_tmp111 = & dev_priv->error_lock;
  spin_unlock_irqrestore(__cil_tmp111, flags);
  }
  return (0);
}
}
static int i915_rstdby_delays(struct seq_file *m , void *unused )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  u16 crstanddelay ;
  u16 tmp ;
  void *__cil_tmp8 ;
  struct drm_minor *__cil_tmp9 ;
  void *__cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;

  {
  {
  __cil_tmp8 = m->private;
  node = (struct drm_info_node *)__cil_tmp8;
  __cil_tmp9 = node->minor;
  dev = __cil_tmp9->dev;
  __cil_tmp10 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp10;
  tmp = i915_read16___0(dev_priv, 69888U);
  crstanddelay = tmp;
  __cil_tmp11 = (int )crstanddelay;
  __cil_tmp12 = __cil_tmp11 >> 8;
  __cil_tmp13 = __cil_tmp12 & 63;
  __cil_tmp14 = (int )crstanddelay;
  __cil_tmp15 = __cil_tmp14 & 63;
  seq_printf(m, "w/ctx: %d, w/o ctx: %d\n", __cil_tmp13, __cil_tmp15);
  }
  return (0);
}
}
static int i915_cur_delayinfo(struct seq_file *m , void *unused )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  int ret ;
  u16 rgvswctl ;
  u16 tmp ;
  u16 rgvstat ;
  u16 tmp___0 ;
  u32 gt_perf_status ;
  u32 tmp___1 ;
  u32 rp_state_limits ;
  u32 tmp___2 ;
  u32 rp_state_cap ;
  u32 tmp___3 ;
  u32 rpstat ;
  u32 rpupei ;
  u32 rpcurup ;
  u32 rpprevup ;
  u32 rpdownei ;
  u32 rpcurdown ;
  u32 rpprevdown ;
  int max_freq ;
  void *__cil_tmp25 ;
  struct drm_minor *__cil_tmp26 ;
  void *__cil_tmp27 ;
  void *__cil_tmp28 ;
  struct drm_i915_private *__cil_tmp29 ;
  struct intel_device_info const *__cil_tmp30 ;
  u8 __cil_tmp31 ;
  unsigned char __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  int __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;
  void *__cil_tmp45 ;
  struct drm_i915_private *__cil_tmp46 ;
  struct intel_device_info const *__cil_tmp47 ;
  u8 __cil_tmp48 ;
  unsigned char __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  struct mutex *__cil_tmp51 ;
  struct mutex *__cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  int __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  int __cil_tmp71 ;
  int __cil_tmp72 ;
  int __cil_tmp73 ;

  {
  __cil_tmp25 = m->private;
  node = (struct drm_info_node *)__cil_tmp25;
  __cil_tmp26 = node->minor;
  dev = __cil_tmp26->dev;
  __cil_tmp27 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp27;
  {
  __cil_tmp28 = dev->dev_private;
  __cil_tmp29 = (struct drm_i915_private *)__cil_tmp28;
  __cil_tmp30 = __cil_tmp29->info;
  __cil_tmp31 = __cil_tmp30->gen;
  __cil_tmp32 = (unsigned char )__cil_tmp31;
  __cil_tmp33 = (unsigned int )__cil_tmp32;
  if (__cil_tmp33 == 5U) {
    {
    tmp = i915_read16___0(dev_priv, 70000U);
    rgvswctl = tmp;
    tmp___0 = i915_read16___0(dev_priv, 70136U);
    rgvstat = tmp___0;
    __cil_tmp34 = (int )rgvswctl;
    __cil_tmp35 = __cil_tmp34 >> 8;
    __cil_tmp36 = __cil_tmp35 & 15;
    seq_printf(m, "Requested P-state: %d\n", __cil_tmp36);
    __cil_tmp37 = (int )rgvswctl;
    __cil_tmp38 = __cil_tmp37 & 63;
    seq_printf(m, "Requested VID: %d\n", __cil_tmp38);
    __cil_tmp39 = (int )rgvstat;
    __cil_tmp40 = __cil_tmp39 & 32512;
    __cil_tmp41 = __cil_tmp40 >> 8;
    seq_printf(m, "Current VID: %d\n", __cil_tmp41);
    __cil_tmp42 = (int )rgvstat;
    __cil_tmp43 = __cil_tmp42 & 248;
    __cil_tmp44 = __cil_tmp43 >> 3;
    seq_printf(m, "Current P-state: %d\n", __cil_tmp44);
    }
  } else {
    {
    __cil_tmp45 = dev->dev_private;
    __cil_tmp46 = (struct drm_i915_private *)__cil_tmp45;
    __cil_tmp47 = __cil_tmp46->info;
    __cil_tmp48 = __cil_tmp47->gen;
    __cil_tmp49 = (unsigned char )__cil_tmp48;
    __cil_tmp50 = (unsigned int )__cil_tmp49;
    if (__cil_tmp50 == 6U) {
      {
      tmp___1 = i915_read32___2(dev_priv, 1333576U);
      gt_perf_status = tmp___1;
      tmp___2 = i915_read32___2(dev_priv, 1333652U);
      rp_state_limits = tmp___2;
      tmp___3 = i915_read32___2(dev_priv, 1333656U);
      rp_state_cap = tmp___3;
      __cil_tmp51 = & dev->struct_mutex;
      ret = mutex_lock_interruptible_nested(__cil_tmp51, 0U);
      }
      if (ret != 0) {
        return (ret);
      } else {

      }
      {
      gen6_gt_force_wake_get(dev_priv);
      rpstat = i915_read32___2(dev_priv, 40988U);
      rpupei = i915_read32___2(dev_priv, 41040U);
      rpcurup = i915_read32___2(dev_priv, 41044U);
      rpprevup = i915_read32___2(dev_priv, 41048U);
      rpdownei = i915_read32___2(dev_priv, 41052U);
      rpcurdown = i915_read32___2(dev_priv, 41056U);
      rpprevdown = i915_read32___2(dev_priv, 41060U);
      gen6_gt_force_wake_put(dev_priv);
      __cil_tmp52 = & dev->struct_mutex;
      mutex_unlock(__cil_tmp52);
      seq_printf(m, "GT_PERF_STATUS: 0x%08x\n", gt_perf_status);
      seq_printf(m, "RPSTAT1: 0x%08x\n", rpstat);
      __cil_tmp53 = gt_perf_status & 65280U;
      __cil_tmp54 = __cil_tmp53 >> 8;
      seq_printf(m, "Render p-state ratio: %d\n", __cil_tmp54);
      __cil_tmp55 = gt_perf_status & 255U;
      seq_printf(m, "Render p-state VID: %d\n", __cil_tmp55);
      __cil_tmp56 = rp_state_limits & 255U;
      seq_printf(m, "Render p-state limit: %d\n", __cil_tmp56);
      __cil_tmp57 = rpstat & 32512U;
      __cil_tmp58 = __cil_tmp57 >> 8;
      __cil_tmp59 = __cil_tmp58 * 50U;
      seq_printf(m, "CAGF: %dMHz\n", __cil_tmp59);
      __cil_tmp60 = rpupei & 16777215U;
      seq_printf(m, "RP CUR UP EI: %dus\n", __cil_tmp60);
      __cil_tmp61 = rpcurup & 16777215U;
      seq_printf(m, "RP CUR UP: %dus\n", __cil_tmp61);
      __cil_tmp62 = rpprevup & 16777215U;
      seq_printf(m, "RP PREV UP: %dus\n", __cil_tmp62);
      __cil_tmp63 = rpdownei & 16777215U;
      seq_printf(m, "RP CUR DOWN EI: %dus\n", __cil_tmp63);
      __cil_tmp64 = rpcurdown & 16777215U;
      seq_printf(m, "RP CUR DOWN: %dus\n", __cil_tmp64);
      __cil_tmp65 = rpprevdown & 16777215U;
      seq_printf(m, "RP PREV DOWN: %dus\n", __cil_tmp65);
      __cil_tmp66 = rp_state_cap & 16711680U;
      __cil_tmp67 = __cil_tmp66 >> 16;
      max_freq = (int )__cil_tmp67;
      __cil_tmp68 = max_freq * 50;
      seq_printf(m, "Lowest (RPN) frequency: %dMHz\n", __cil_tmp68);
      __cil_tmp69 = rp_state_cap & 65280U;
      __cil_tmp70 = __cil_tmp69 >> 8;
      max_freq = (int )__cil_tmp70;
      __cil_tmp71 = max_freq * 50;
      seq_printf(m, "Nominal (RP1) frequency: %dMHz\n", __cil_tmp71);
      __cil_tmp72 = (int )rp_state_cap;
      max_freq = __cil_tmp72 & 255;
      __cil_tmp73 = max_freq * 50;
      seq_printf(m, "Max non-overclocked (RP0) frequency: %dMHz\n", __cil_tmp73);
      }
    } else {
      {
      seq_printf(m, "no P-state info available\n");
      }
    }
    }
  }
  }
  return (0);
}
}
static int i915_delayfreq_table(struct seq_file *m , void *unused )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  u32 delayfreq ;
  int i ;
  void *__cil_tmp8 ;
  struct drm_minor *__cil_tmp9 ;
  void *__cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  u32 __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;

  {
  __cil_tmp8 = m->private;
  node = (struct drm_info_node *)__cil_tmp8;
  __cil_tmp9 = node->minor;
  dev = __cil_tmp9->dev;
  __cil_tmp10 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp10;
  i = 0;
  goto ldv_38062;
  ldv_38061:
  {
  __cil_tmp11 = i + 17476;
  __cil_tmp12 = __cil_tmp11 * 4;
  __cil_tmp13 = (u32 )__cil_tmp12;
  delayfreq = i915_read32___2(dev_priv, __cil_tmp13);
  __cil_tmp14 = delayfreq & 2130706432U;
  __cil_tmp15 = __cil_tmp14 >> 24;
  seq_printf(m, "P%02dVIDFREQ: 0x%08x (VID: %d)\n", i, delayfreq, __cil_tmp15);
  i = i + 1;
  }
  ldv_38062: ;
  if (i <= 15) {
    goto ldv_38061;
  } else {
    goto ldv_38063;
  }
  ldv_38063: ;
  return (0);
}
}
static int i915_inttoext_table(struct seq_file *m , void *unused )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  u32 inttoext ;
  int i ;
  void *__cil_tmp8 ;
  struct drm_minor *__cil_tmp9 ;
  void *__cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  u32 __cil_tmp13 ;

  {
  __cil_tmp8 = m->private;
  node = (struct drm_info_node *)__cil_tmp8;
  __cil_tmp9 = node->minor;
  dev = __cil_tmp9->dev;
  __cil_tmp10 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp10;
  i = 1;
  goto ldv_38077;
  ldv_38076:
  {
  __cil_tmp11 = i + 17600;
  __cil_tmp12 = __cil_tmp11 * 4;
  __cil_tmp13 = (u32 )__cil_tmp12;
  inttoext = i915_read32___2(dev_priv, __cil_tmp13);
  seq_printf(m, "INTTOEXT%02d: 0x%08x\n", i, inttoext);
  i = i + 1;
  }
  ldv_38077: ;
  if (i <= 32) {
    goto ldv_38076;
  } else {
    goto ldv_38078;
  }
  ldv_38078: ;
  return (0);
}
}
static int i915_drpc_info(struct seq_file *m , void *unused )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  u32 rgvmodectl ;
  u32 tmp ;
  u32 rstdbyctl ;
  u32 tmp___0 ;
  u16 crstandvid ;
  u16 tmp___1 ;
  char *tmp___2 ;
  char *tmp___3 ;
  char *tmp___4 ;
  char *tmp___5 ;
  char *tmp___6 ;
  void *__cil_tmp17 ;
  struct drm_minor *__cil_tmp18 ;
  void *__cil_tmp19 ;
  int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  int __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  int __cil_tmp48 ;

  {
  {
  __cil_tmp17 = m->private;
  node = (struct drm_info_node *)__cil_tmp17;
  __cil_tmp18 = node->minor;
  dev = __cil_tmp18->dev;
  __cil_tmp19 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp19;
  tmp = i915_read32___2(dev_priv, 70032U);
  rgvmodectl = tmp;
  tmp___0 = i915_read32___2(dev_priv, 70072U);
  rstdbyctl = tmp___0;
  tmp___1 = i915_read16___0(dev_priv, 69888U);
  crstandvid = tmp___1;
  }
  {
  __cil_tmp20 = (int )rgvmodectl;
  if (__cil_tmp20 < 0) {
    tmp___2 = (char *)"yes";
  } else {
    tmp___2 = (char *)"no";
  }
  }
  {
  seq_printf(m, "HD boost: %s\n", tmp___2);
  __cil_tmp21 = rgvmodectl & 251658240U;
  __cil_tmp22 = __cil_tmp21 >> 24;
  seq_printf(m, "Boost freq: %d\n", __cil_tmp22);
  }
  {
  __cil_tmp23 = rgvmodectl & 32768U;
  if (__cil_tmp23 != 0U) {
    tmp___3 = (char *)"yes";
  } else {
    tmp___3 = (char *)"no";
  }
  }
  {
  seq_printf(m, "HW control enabled: %s\n", tmp___3);
  }
  {
  __cil_tmp24 = rgvmodectl & 16384U;
  if (__cil_tmp24 != 0U) {
    tmp___4 = (char *)"yes";
  } else {
    tmp___4 = (char *)"no";
  }
  }
  {
  seq_printf(m, "SW control enabled: %s\n", tmp___4);
  }
  {
  __cil_tmp25 = rgvmodectl & 8192U;
  if (__cil_tmp25 != 0U) {
    tmp___5 = (char *)"yes";
  } else {
    tmp___5 = (char *)"no";
  }
  }
  {
  seq_printf(m, "Gated voltage change: %s\n", tmp___5);
  __cil_tmp26 = rgvmodectl & 3840U;
  __cil_tmp27 = __cil_tmp26 >> 8;
  seq_printf(m, "Starting frequency: P%d\n", __cil_tmp27);
  __cil_tmp28 = rgvmodectl & 240U;
  __cil_tmp29 = __cil_tmp28 >> 4;
  seq_printf(m, "Max P-state: P%d\n", __cil_tmp29);
  __cil_tmp30 = rgvmodectl & 15U;
  seq_printf(m, "Min P-state: P%d\n", __cil_tmp30);
  __cil_tmp31 = (int )crstandvid;
  __cil_tmp32 = __cil_tmp31 & 63;
  seq_printf(m, "RS1 VID: %d\n", __cil_tmp32);
  __cil_tmp33 = (int )crstandvid;
  __cil_tmp34 = __cil_tmp33 >> 8;
  __cil_tmp35 = __cil_tmp34 & 63;
  seq_printf(m, "RS2 VID: %d\n", __cil_tmp35);
  }
  {
  __cil_tmp36 = rstdbyctl & 8388608U;
  if (__cil_tmp36 != 0U) {
    tmp___6 = (char *)"no";
  } else {
    tmp___6 = (char *)"yes";
  }
  }
  {
  seq_printf(m, "Render standby enabled: %s\n", tmp___6);
  seq_printf(m, "Current RS state: ");
  }
  {
  __cil_tmp37 = rstdbyctl & 7340032U;
  __cil_tmp38 = (int )__cil_tmp37;
  if (__cil_tmp38 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp39 = rstdbyctl & 7340032U;
    __cil_tmp40 = (int )__cil_tmp39;
    if (__cil_tmp40 == 1048576) {
      goto case_1048576;
    } else {
      {
      __cil_tmp41 = rstdbyctl & 7340032U;
      __cil_tmp42 = (int )__cil_tmp41;
      if (__cil_tmp42 == 2097152) {
        goto case_2097152;
      } else {
        {
        __cil_tmp43 = rstdbyctl & 7340032U;
        __cil_tmp44 = (int )__cil_tmp43;
        if (__cil_tmp44 == 3145728) {
          goto case_3145728;
        } else {
          {
          __cil_tmp45 = rstdbyctl & 7340032U;
          __cil_tmp46 = (int )__cil_tmp45;
          if (__cil_tmp46 == 4194304) {
            goto case_4194304;
          } else {
            {
            __cil_tmp47 = rstdbyctl & 7340032U;
            __cil_tmp48 = (int )__cil_tmp47;
            if (__cil_tmp48 == 6291456) {
              goto case_6291456;
            } else {
              goto switch_default;
              if (0) {
                case_0:
                {
                seq_printf(m, "on\n");
                }
                goto ldv_38090;
                case_1048576:
                {
                seq_printf(m, "RC1\n");
                }
                goto ldv_38090;
                case_2097152:
                {
                seq_printf(m, "RC1E\n");
                }
                goto ldv_38090;
                case_3145728:
                {
                seq_printf(m, "RS1\n");
                }
                goto ldv_38090;
                case_4194304:
                {
                seq_printf(m, "RS2 (RC6)\n");
                }
                goto ldv_38090;
                case_6291456:
                {
                seq_printf(m, "RC3 (RC6+)\n");
                }
                goto ldv_38090;
                switch_default:
                {
                seq_printf(m, "unknown\n");
                }
                goto ldv_38090;
              } else {

              }
            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_38090: ;
  return (0);
}
}
static int i915_fbc_status(struct seq_file *m , void *unused )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  bool tmp ;
  void *__cil_tmp7 ;
  struct drm_minor *__cil_tmp8 ;
  void *__cil_tmp9 ;
  void *__cil_tmp10 ;
  struct drm_i915_private *__cil_tmp11 ;
  struct intel_device_info const *__cil_tmp12 ;
  unsigned char *__cil_tmp13 ;
  unsigned char *__cil_tmp14 ;
  unsigned char __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  enum no_fbc_reason __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  int __cil_tmp19 ;
  enum no_fbc_reason __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  int __cil_tmp22 ;
  enum no_fbc_reason __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  int __cil_tmp25 ;
  enum no_fbc_reason __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  int __cil_tmp28 ;
  enum no_fbc_reason __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  int __cil_tmp31 ;
  enum no_fbc_reason __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  int __cil_tmp34 ;
  enum no_fbc_reason __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  int __cil_tmp37 ;
  enum no_fbc_reason __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  int __cil_tmp40 ;

  {
  __cil_tmp7 = m->private;
  node = (struct drm_info_node *)__cil_tmp7;
  __cil_tmp8 = node->minor;
  dev = __cil_tmp8->dev;
  __cil_tmp9 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp9;
  {
  __cil_tmp10 = dev->dev_private;
  __cil_tmp11 = (struct drm_i915_private *)__cil_tmp10;
  __cil_tmp12 = __cil_tmp11->info;
  __cil_tmp13 = (unsigned char *)__cil_tmp12;
  __cil_tmp14 = __cil_tmp13 + 2UL;
  __cil_tmp15 = *__cil_tmp14;
  __cil_tmp16 = (unsigned int )__cil_tmp15;
  if (__cil_tmp16 == 0U) {
    {
    seq_printf(m, "FBC unsupported on this chipset\n");
    }
    return (0);
  } else {

  }
  }
  {
  tmp = intel_fbc_enabled(dev);
  }
  if ((int )tmp) {
    {
    seq_printf(m, "FBC enabled\n");
    }
  } else {
    {
    seq_printf(m, "FBC disabled: ");
    }
    {
    __cil_tmp17 = dev_priv->no_fbc_reason;
    __cil_tmp18 = (unsigned int )__cil_tmp17;
    __cil_tmp19 = (int )__cil_tmp18;
    if (__cil_tmp19 == 0) {
      goto case_0;
    } else {
      {
      __cil_tmp20 = dev_priv->no_fbc_reason;
      __cil_tmp21 = (unsigned int )__cil_tmp20;
      __cil_tmp22 = (int )__cil_tmp21;
      if (__cil_tmp22 == 1) {
        goto case_1;
      } else {
        {
        __cil_tmp23 = dev_priv->no_fbc_reason;
        __cil_tmp24 = (unsigned int )__cil_tmp23;
        __cil_tmp25 = (int )__cil_tmp24;
        if (__cil_tmp25 == 2) {
          goto case_2;
        } else {
          {
          __cil_tmp26 = dev_priv->no_fbc_reason;
          __cil_tmp27 = (unsigned int )__cil_tmp26;
          __cil_tmp28 = (int )__cil_tmp27;
          if (__cil_tmp28 == 3) {
            goto case_3;
          } else {
            {
            __cil_tmp29 = dev_priv->no_fbc_reason;
            __cil_tmp30 = (unsigned int )__cil_tmp29;
            __cil_tmp31 = (int )__cil_tmp30;
            if (__cil_tmp31 == 4) {
              goto case_4;
            } else {
              {
              __cil_tmp32 = dev_priv->no_fbc_reason;
              __cil_tmp33 = (unsigned int )__cil_tmp32;
              __cil_tmp34 = (int )__cil_tmp33;
              if (__cil_tmp34 == 5) {
                goto case_5;
              } else {
                {
                __cil_tmp35 = dev_priv->no_fbc_reason;
                __cil_tmp36 = (unsigned int )__cil_tmp35;
                __cil_tmp37 = (int )__cil_tmp36;
                if (__cil_tmp37 == 6) {
                  goto case_6;
                } else {
                  {
                  __cil_tmp38 = dev_priv->no_fbc_reason;
                  __cil_tmp39 = (unsigned int )__cil_tmp38;
                  __cil_tmp40 = (int )__cil_tmp39;
                  if (__cil_tmp40 == 7) {
                    goto case_7;
                  } else {
                    goto switch_default;
                    if (0) {
                      case_0:
                      {
                      seq_printf(m, "no outputs");
                      }
                      goto ldv_38105;
                      case_1:
                      {
                      seq_printf(m, "not enough stolen memory");
                      }
                      goto ldv_38105;
                      case_2:
                      {
                      seq_printf(m, "mode not supported");
                      }
                      goto ldv_38105;
                      case_3:
                      {
                      seq_printf(m, "mode too large");
                      }
                      goto ldv_38105;
                      case_4:
                      {
                      seq_printf(m, "FBC unsupported on plane");
                      }
                      goto ldv_38105;
                      case_5:
                      {
                      seq_printf(m, "scanout buffer not tiled");
                      }
                      goto ldv_38105;
                      case_6:
                      {
                      seq_printf(m, "multiple pipes are enabled");
                      }
                      goto ldv_38105;
                      case_7:
                      {
                      seq_printf(m, "disabled per module param (default off)");
                      }
                      goto ldv_38105;
                      switch_default:
                      {
                      seq_printf(m, "unknown reason");
                      }
                    } else {

                    }
                  }
                  }
                }
                }
              }
              }
            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
    ldv_38105:
    {
    seq_printf(m, "\n");
    }
  }
  return (0);
}
}
static int i915_sr_status(struct seq_file *m , void *unused )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  bool sr_enabled ;
  u32 tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  char *tmp___3 ;
  void *__cil_tmp12 ;
  struct drm_minor *__cil_tmp13 ;
  void *__cil_tmp14 ;
  void *__cil_tmp15 ;
  struct drm_i915_private *__cil_tmp16 ;
  struct intel_device_info const *__cil_tmp17 ;
  u8 __cil_tmp18 ;
  unsigned char __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  int __cil_tmp22 ;
  void *__cil_tmp23 ;
  struct drm_i915_private *__cil_tmp24 ;
  struct intel_device_info const *__cil_tmp25 ;
  u8 __cil_tmp26 ;
  unsigned char __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  int __cil_tmp30 ;
  void *__cil_tmp31 ;
  struct drm_i915_private *__cil_tmp32 ;
  struct intel_device_info const *__cil_tmp33 ;
  unsigned char *__cil_tmp34 ;
  unsigned char *__cil_tmp35 ;
  unsigned char __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  int __cil_tmp39 ;
  void *__cil_tmp40 ;
  struct drm_i915_private *__cil_tmp41 ;
  struct intel_device_info const *__cil_tmp42 ;
  unsigned char *__cil_tmp43 ;
  unsigned char *__cil_tmp44 ;
  unsigned char __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  int __cil_tmp48 ;
  int __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  int __cil_tmp51 ;
  void *__cil_tmp52 ;
  struct drm_i915_private *__cil_tmp53 ;
  struct intel_device_info const *__cil_tmp54 ;
  unsigned char *__cil_tmp55 ;
  unsigned char *__cil_tmp56 ;
  unsigned char __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  int __cil_tmp60 ;
  int __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  int __cil_tmp63 ;
  void *__cil_tmp64 ;
  struct drm_i915_private *__cil_tmp65 ;
  struct intel_device_info const *__cil_tmp66 ;
  unsigned char *__cil_tmp67 ;
  unsigned char *__cil_tmp68 ;
  unsigned char __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  int __cil_tmp72 ;

  {
  __cil_tmp12 = m->private;
  node = (struct drm_info_node *)__cil_tmp12;
  __cil_tmp13 = node->minor;
  dev = __cil_tmp13->dev;
  __cil_tmp14 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp14;
  sr_enabled = (bool )0;
  {
  __cil_tmp15 = dev->dev_private;
  __cil_tmp16 = (struct drm_i915_private *)__cil_tmp15;
  __cil_tmp17 = __cil_tmp16->info;
  __cil_tmp18 = __cil_tmp17->gen;
  __cil_tmp19 = (unsigned char )__cil_tmp18;
  __cil_tmp20 = (unsigned int )__cil_tmp19;
  if (__cil_tmp20 == 5U) {
    {
    tmp = i915_read32___2(dev_priv, 282888U);
    __cil_tmp21 = tmp & 2147483648U;
    __cil_tmp22 = __cil_tmp21 != 0U;
    sr_enabled = (bool )__cil_tmp22;
    }
  } else {
    {
    __cil_tmp23 = dev->dev_private;
    __cil_tmp24 = (struct drm_i915_private *)__cil_tmp23;
    __cil_tmp25 = __cil_tmp24->info;
    __cil_tmp26 = __cil_tmp25->gen;
    __cil_tmp27 = (unsigned char )__cil_tmp26;
    __cil_tmp28 = (unsigned int )__cil_tmp27;
    if (__cil_tmp28 == 6U) {
      {
      tmp = i915_read32___2(dev_priv, 282888U);
      __cil_tmp29 = tmp & 2147483648U;
      __cil_tmp30 = __cil_tmp29 != 0U;
      sr_enabled = (bool )__cil_tmp30;
      }
    } else {
      {
      __cil_tmp31 = dev->dev_private;
      __cil_tmp32 = (struct drm_i915_private *)__cil_tmp31;
      __cil_tmp33 = __cil_tmp32->info;
      __cil_tmp34 = (unsigned char *)__cil_tmp33;
      __cil_tmp35 = __cil_tmp34 + 2UL;
      __cil_tmp36 = *__cil_tmp35;
      __cil_tmp37 = (unsigned int )__cil_tmp36;
      if (__cil_tmp37 != 0U) {
        {
        tmp = i915_read32___2(dev_priv, 282888U);
        __cil_tmp38 = tmp & 2147483648U;
        __cil_tmp39 = __cil_tmp38 != 0U;
        sr_enabled = (bool )__cil_tmp39;
        }
      } else {
        {
        __cil_tmp40 = dev->dev_private;
        __cil_tmp41 = (struct drm_i915_private *)__cil_tmp40;
        __cil_tmp42 = __cil_tmp41->info;
        __cil_tmp43 = (unsigned char *)__cil_tmp42;
        __cil_tmp44 = __cil_tmp43 + 2UL;
        __cil_tmp45 = *__cil_tmp44;
        __cil_tmp46 = (unsigned int )__cil_tmp45;
        if (__cil_tmp46 != 0U) {
          {
          tmp___0 = i915_read32___2(dev_priv, 8416U);
          __cil_tmp47 = tmp___0 & 32768U;
          __cil_tmp48 = __cil_tmp47 != 0U;
          sr_enabled = (bool )__cil_tmp48;
          }
        } else {
          {
          __cil_tmp49 = dev->pci_device;
          if (__cil_tmp49 == 10098) {
            {
            tmp___0 = i915_read32___2(dev_priv, 8416U);
            __cil_tmp50 = tmp___0 & 32768U;
            __cil_tmp51 = __cil_tmp50 != 0U;
            sr_enabled = (bool )__cil_tmp51;
            }
          } else {
            {
            __cil_tmp52 = dev->dev_private;
            __cil_tmp53 = (struct drm_i915_private *)__cil_tmp52;
            __cil_tmp54 = __cil_tmp53->info;
            __cil_tmp55 = (unsigned char *)__cil_tmp54;
            __cil_tmp56 = __cil_tmp55 + 1UL;
            __cil_tmp57 = *__cil_tmp56;
            __cil_tmp58 = (unsigned int )__cil_tmp57;
            if (__cil_tmp58 != 0U) {
              {
              tmp___0 = i915_read32___2(dev_priv, 8416U);
              __cil_tmp59 = tmp___0 & 32768U;
              __cil_tmp60 = __cil_tmp59 != 0U;
              sr_enabled = (bool )__cil_tmp60;
              }
            } else {
              {
              __cil_tmp61 = dev->pci_device;
              if (__cil_tmp61 == 9618) {
                {
                tmp___1 = i915_read32___2(dev_priv, 8384U);
                __cil_tmp62 = tmp___1 & 4096U;
                __cil_tmp63 = __cil_tmp62 != 0U;
                sr_enabled = (bool )__cil_tmp63;
                }
              } else {
                {
                __cil_tmp64 = dev->dev_private;
                __cil_tmp65 = (struct drm_i915_private *)__cil_tmp64;
                __cil_tmp66 = __cil_tmp65->info;
                __cil_tmp67 = (unsigned char *)__cil_tmp66;
                __cil_tmp68 = __cil_tmp67 + 1UL;
                __cil_tmp69 = *__cil_tmp68;
                __cil_tmp70 = (unsigned int )__cil_tmp69;
                if (__cil_tmp70 != 0U) {
                  {
                  tmp___2 = i915_read32___2(dev_priv, 458812U);
                  __cil_tmp71 = tmp___2 & 1073741824U;
                  __cil_tmp72 = __cil_tmp71 != 0U;
                  sr_enabled = (bool )__cil_tmp72;
                  }
                } else {

                }
                }
              }
              }
            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  if ((int )sr_enabled) {
    tmp___3 = (char *)"enabled";
  } else {
    tmp___3 = (char *)"disabled";
  }
  {
  seq_printf(m, "self-refresh: %s\n", tmp___3);
  }
  return (0);
}
}
static int i915_emon_status(struct seq_file *m , void *unused )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  unsigned long temp ;
  unsigned long chipset ;
  unsigned long gfx ;
  int ret ;
  void *__cil_tmp10 ;
  struct drm_minor *__cil_tmp11 ;
  void *__cil_tmp12 ;
  struct mutex *__cil_tmp13 ;
  struct mutex *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;

  {
  {
  __cil_tmp10 = m->private;
  node = (struct drm_info_node *)__cil_tmp10;
  __cil_tmp11 = node->minor;
  dev = __cil_tmp11->dev;
  __cil_tmp12 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp12;
  __cil_tmp13 = & dev->struct_mutex;
  ret = mutex_lock_interruptible_nested(__cil_tmp13, 0U);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  temp = i915_mch_val(dev_priv);
  chipset = i915_chipset_val(dev_priv);
  gfx = i915_gfx_val(dev_priv);
  __cil_tmp14 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp14);
  seq_printf(m, "GMCH temp: %ld\n", temp);
  seq_printf(m, "Chipset power: %ld\n", chipset);
  seq_printf(m, "GFX power: %ld\n", gfx);
  __cil_tmp15 = chipset + gfx;
  seq_printf(m, "Total power: %ld\n", __cil_tmp15);
  }
  return (0);
}
}
static int i915_gfxec(struct seq_file *m , void *unused )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  u32 tmp ;
  void *__cil_tmp7 ;
  struct drm_minor *__cil_tmp8 ;
  void *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;

  {
  {
  __cil_tmp7 = m->private;
  node = (struct drm_info_node *)__cil_tmp7;
  __cil_tmp8 = node->minor;
  dev = __cil_tmp8->dev;
  __cil_tmp9 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp9;
  tmp = i915_read32___2(dev_priv, 70388U);
  __cil_tmp10 = (unsigned long )tmp;
  seq_printf(m, "GFXEC: %ld\n", __cil_tmp10);
  }
  return (0);
}
}
static int i915_opregion(struct seq_file *m , void *unused )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct intel_opregion *opregion ;
  int ret ;
  void *__cil_tmp8 ;
  struct drm_minor *__cil_tmp9 ;
  void *__cil_tmp10 ;
  struct mutex *__cil_tmp11 ;
  struct opregion_header *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct opregion_header *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct opregion_header *__cil_tmp16 ;
  void const *__cil_tmp17 ;
  struct mutex *__cil_tmp18 ;

  {
  {
  __cil_tmp8 = m->private;
  node = (struct drm_info_node *)__cil_tmp8;
  __cil_tmp9 = node->minor;
  dev = __cil_tmp9->dev;
  __cil_tmp10 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp10;
  opregion = & dev_priv->opregion;
  __cil_tmp11 = & dev->struct_mutex;
  ret = mutex_lock_interruptible_nested(__cil_tmp11, 0U);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp12 = (struct opregion_header *)0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = opregion->header;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  if (__cil_tmp15 != __cil_tmp13) {
    {
    __cil_tmp16 = opregion->header;
    __cil_tmp17 = (void const *)__cil_tmp16;
    seq_write(m, __cil_tmp17, 8192UL);
    }
  } else {

  }
  }
  {
  __cil_tmp18 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp18);
  }
  return (0);
}
}
static int i915_gem_framebuffer_info(struct seq_file *m , void *data )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct intel_fbdev *ifbdev ;
  struct intel_framebuffer *fb ;
  int ret ;
  struct drm_framebuffer const *__mptr ;
  struct list_head const *__mptr___0 ;
  struct list_head const *__mptr___1 ;
  void *__cil_tmp12 ;
  struct drm_minor *__cil_tmp13 ;
  void *__cil_tmp14 ;
  struct mutex *__cil_tmp15 ;
  struct drm_framebuffer *__cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  int __cil_tmp20 ;
  struct drm_i915_gem_object *__cil_tmp21 ;
  struct list_head *__cil_tmp22 ;
  struct intel_framebuffer *__cil_tmp23 ;
  struct drm_framebuffer *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct drm_framebuffer *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  int __cil_tmp31 ;
  struct drm_i915_gem_object *__cil_tmp32 ;
  struct list_head *__cil_tmp33 ;
  struct intel_framebuffer *__cil_tmp34 ;
  struct list_head *__cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  struct list_head *__cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  struct mutex *__cil_tmp39 ;

  {
  {
  __cil_tmp12 = m->private;
  node = (struct drm_info_node *)__cil_tmp12;
  __cil_tmp13 = node->minor;
  dev = __cil_tmp13->dev;
  __cil_tmp14 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp14;
  __cil_tmp15 = & dev->mode_config.mutex;
  ret = mutex_lock_interruptible_nested(__cil_tmp15, 0U);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  ifbdev = dev_priv->fbdev;
  __cil_tmp16 = ifbdev->helper.fb;
  __mptr = (struct drm_framebuffer const *)__cil_tmp16;
  fb = (struct intel_framebuffer *)__mptr;
  __cil_tmp17 = fb->base.width;
  __cil_tmp18 = fb->base.height;
  __cil_tmp19 = fb->base.depth;
  __cil_tmp20 = fb->base.bits_per_pixel;
  seq_printf(m, "fbcon size: %d x %d, depth %d, %d bpp, obj ", __cil_tmp17, __cil_tmp18,
             __cil_tmp19, __cil_tmp20);
  __cil_tmp21 = fb->obj;
  describe_obj(m, __cil_tmp21);
  seq_printf(m, "\n");
  __cil_tmp22 = dev->mode_config.fb_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp22;
  __cil_tmp23 = (struct intel_framebuffer *)__mptr___0;
  fb = __cil_tmp23 + 1152921504606846968UL;
  }
  goto ldv_38167;
  ldv_38166: ;
  {
  __cil_tmp24 = ifbdev->helper.fb;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  __cil_tmp26 = & fb->base;
  __cil_tmp27 = (unsigned long )__cil_tmp26;
  if (__cil_tmp27 == __cil_tmp25) {
    goto ldv_38165;
  } else {

  }
  }
  {
  __cil_tmp28 = fb->base.width;
  __cil_tmp29 = fb->base.height;
  __cil_tmp30 = fb->base.depth;
  __cil_tmp31 = fb->base.bits_per_pixel;
  seq_printf(m, "user size: %d x %d, depth %d, %d bpp, obj ", __cil_tmp28, __cil_tmp29,
             __cil_tmp30, __cil_tmp31);
  __cil_tmp32 = fb->obj;
  describe_obj(m, __cil_tmp32);
  seq_printf(m, "\n");
  }
  ldv_38165:
  __cil_tmp33 = fb->base.head.next;
  __mptr___1 = (struct list_head const *)__cil_tmp33;
  __cil_tmp34 = (struct intel_framebuffer *)__mptr___1;
  fb = __cil_tmp34 + 1152921504606846968UL;
  ldv_38167: ;
  {
  __cil_tmp35 = & dev->mode_config.fb_list;
  __cil_tmp36 = (unsigned long )__cil_tmp35;
  __cil_tmp37 = & fb->base.head;
  __cil_tmp38 = (unsigned long )__cil_tmp37;
  if (__cil_tmp38 != __cil_tmp36) {
    goto ldv_38166;
  } else {
    goto ldv_38168;
  }
  }
  ldv_38168:
  {
  __cil_tmp39 = & dev->mode_config.mutex;
  mutex_unlock(__cil_tmp39);
  }
  return (0);
}
}
static int i915_context_status(struct seq_file *m , void *unused )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  int ret ;
  void *__cil_tmp7 ;
  struct drm_minor *__cil_tmp8 ;
  void *__cil_tmp9 ;
  struct mutex *__cil_tmp10 ;
  struct drm_i915_gem_object *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct drm_i915_gem_object *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct drm_i915_gem_object *__cil_tmp15 ;
  struct drm_i915_gem_object *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct drm_i915_gem_object *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  struct drm_i915_gem_object *__cil_tmp20 ;
  struct mutex *__cil_tmp21 ;

  {
  {
  __cil_tmp7 = m->private;
  node = (struct drm_info_node *)__cil_tmp7;
  __cil_tmp8 = node->minor;
  dev = __cil_tmp8->dev;
  __cil_tmp9 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp9;
  __cil_tmp10 = & dev->mode_config.mutex;
  ret = mutex_lock_interruptible_nested(__cil_tmp10, 0U);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp11 = (struct drm_i915_gem_object *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = dev_priv->pwrctx;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  if (__cil_tmp14 != __cil_tmp12) {
    {
    seq_printf(m, "power context ");
    __cil_tmp15 = dev_priv->pwrctx;
    describe_obj(m, __cil_tmp15);
    seq_printf(m, "\n");
    }
  } else {

  }
  }
  {
  __cil_tmp16 = (struct drm_i915_gem_object *)0;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  __cil_tmp18 = dev_priv->renderctx;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  if (__cil_tmp19 != __cil_tmp17) {
    {
    seq_printf(m, "render context ");
    __cil_tmp20 = dev_priv->renderctx;
    describe_obj(m, __cil_tmp20);
    seq_printf(m, "\n");
    }
  } else {

  }
  }
  {
  __cil_tmp21 = & dev->mode_config.mutex;
  mutex_unlock(__cil_tmp21);
  }
  return (0);
}
}
static int i915_gen6_forcewake_count_info(struct seq_file *m , void *data )
{ struct drm_info_node *node ;
  struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  int tmp ;
  void *__cil_tmp7 ;
  struct drm_minor *__cil_tmp8 ;
  void *__cil_tmp9 ;
  atomic_t *__cil_tmp10 ;
  atomic_t const *__cil_tmp11 ;

  {
  {
  __cil_tmp7 = m->private;
  node = (struct drm_info_node *)__cil_tmp7;
  __cil_tmp8 = node->minor;
  dev = __cil_tmp8->dev;
  __cil_tmp9 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  __cil_tmp10 = & dev_priv->forcewake_count;
  __cil_tmp11 = (atomic_t const *)__cil_tmp10;
  tmp = atomic_read(__cil_tmp11);
  seq_printf(m, "forcewake count = %d\n", tmp);
  }
  return (0);
}
}
static int i915_wedged_open(struct inode *inode , struct file *filp )
{

  {
  filp->private_data = inode->i_private;
  return (0);
}
}
static ssize_t i915_wedged_read(struct file *filp , char *ubuf , size_t max , loff_t *ppos )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  char buf[80U] ;
  int len ;
  int tmp ;
  ssize_t tmp___0 ;
  void *__cil_tmp11 ;
  void *__cil_tmp12 ;
  atomic_t *__cil_tmp13 ;
  atomic_t const *__cil_tmp14 ;
  char *__cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const *__cil_tmp18 ;
  size_t __cil_tmp19 ;

  {
  {
  __cil_tmp11 = filp->private_data;
  dev = (struct drm_device *)__cil_tmp11;
  __cil_tmp12 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp12;
  __cil_tmp13 = & dev_priv->mm.wedged;
  __cil_tmp14 = (atomic_t const *)__cil_tmp13;
  tmp = atomic_read(__cil_tmp14);
  __cil_tmp15 = (char *)(& buf);
  len = snprintf(__cil_tmp15, 80UL, "wedged :  %d\n", tmp);
  }
  {
  __cil_tmp16 = (unsigned int )len;
  if (__cil_tmp16 > 80U) {
    len = 80;
  } else {

  }
  }
  {
  __cil_tmp17 = (void *)ubuf;
  __cil_tmp18 = (void const *)(& buf);
  __cil_tmp19 = (size_t )len;
  tmp___0 = simple_read_from_buffer(__cil_tmp17, max, ppos, __cil_tmp18, __cil_tmp19);
  }
  return (tmp___0);
}
}
static ssize_t i915_wedged_write(struct file *filp , char const *ubuf , size_t cnt ,
                                 loff_t *ppos )
{ struct drm_device *dev ;
  char buf[20U] ;
  int val ;
  unsigned long tmp ;
  unsigned long tmp___0 ;
  void *__cil_tmp10 ;
  void *__cil_tmp11 ;
  void const *__cil_tmp12 ;
  char const *__cil_tmp13 ;
  char **__cil_tmp14 ;
  int __cil_tmp15 ;
  bool __cil_tmp16 ;

  {
  __cil_tmp10 = filp->private_data;
  dev = (struct drm_device *)__cil_tmp10;
  val = 1;
  if (cnt != 0UL) {
    if (cnt > 19UL) {
      return (-22L);
    } else {

    }
    {
    __cil_tmp11 = (void *)(& buf);
    __cil_tmp12 = (void const *)ubuf;
    tmp = copy_from_user(__cil_tmp11, __cil_tmp12, cnt);
    }
    if (tmp != 0UL) {
      return (-14L);
    } else {

    }
    {
    buf[cnt] = (char)0;
    __cil_tmp13 = (char const *)(& buf);
    __cil_tmp14 = (char **)0;
    tmp___0 = simple_strtoul(__cil_tmp13, __cil_tmp14, 0U);
    val = (int )tmp___0;
    }
  } else {

  }
  {
  printk("<6>[drm] Manually setting wedged to %d\n", val);
  __cil_tmp15 = val != 0;
  __cil_tmp16 = (bool )__cil_tmp15;
  i915_handle_error(dev, __cil_tmp16);
  }
  return ((ssize_t )cnt);
}
}
static struct file_operations const i915_wedged_fops =
     {& __this_module, & default_llseek, & i915_wedged_read, & i915_wedged_write, (ssize_t (*)(struct kiocb * ,
                                                                                             struct iovec const * ,
                                                                                             unsigned long ,
                                                                                             loff_t ))0,
    (ssize_t (*)(struct kiocb * , struct iovec const * , unsigned long , loff_t ))0,
    (int (*)(struct file * , void * , int (*)(void * , char const * , int , loff_t ,
                                              u64 , unsigned int ) ))0, (unsigned int (*)(struct file * ,
                                                                                            struct poll_table_struct * ))0,
    (long (*)(struct file * , unsigned int , unsigned long ))0, (long (*)(struct file * ,
                                                                            unsigned int ,
                                                                            unsigned long ))0,
    (int (*)(struct file * , struct vm_area_struct * ))0, & i915_wedged_open, (int (*)(struct file * ,
                                                                                       fl_owner_t ))0,
    (int (*)(struct inode * , struct file * ))0, (int (*)(struct file * , int ))0,
    (int (*)(struct kiocb * , int ))0, (int (*)(int , struct file * , int ))0,
    (int (*)(struct file * , int , struct file_lock * ))0, (ssize_t (*)(struct file * ,
                                                                         struct page * ,
                                                                         int , size_t ,
                                                                         loff_t * ,
                                                                         int ))0,
    (unsigned long (*)(struct file * , unsigned long , unsigned long , unsigned long ,
                       unsigned long ))0, (int (*)(int ))0, (int (*)(struct file * ,
                                                                       int , struct file_lock * ))0,
    (ssize_t (*)(struct pipe_inode_info * , struct file * , loff_t * , size_t , unsigned int ))0,
    (ssize_t (*)(struct file * , loff_t * , struct pipe_inode_info * , size_t , unsigned int ))0,
    (int (*)(struct file * , long , struct file_lock ** ))0, (long (*)(struct file * ,
                                                                        int , loff_t ,
                                                                        loff_t ))0};
static int drm_add_fake_info_node(struct drm_minor *minor , struct dentry *ent , void const *key )
{ struct drm_info_node *node ;
  void *tmp ;
  struct drm_info_node *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct list_head *__cil_tmp9 ;
  struct list_head *__cil_tmp10 ;

  {
  {
  tmp = kmalloc(40UL, 208U);
  node = (struct drm_info_node *)tmp;
  }
  {
  __cil_tmp6 = (struct drm_info_node *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = (unsigned long )node;
  if (__cil_tmp8 == __cil_tmp7) {
    {
    debugfs_remove(ent);
    }
    return (-12);
  } else {

  }
  }
  {
  node->minor = minor;
  node->dent = ent;
  node->info_ent = (struct drm_info_list *)key;
  __cil_tmp9 = & node->list;
  __cil_tmp10 = & minor->debugfs_nodes.list;
  list_add(__cil_tmp9, __cil_tmp10);
  }
  return (0);
}
}
static int i915_wedged_create(struct dentry *root , struct drm_minor *minor )
{ struct drm_device *dev ;
  struct dentry *ent ;
  long tmp ;
  long tmp___0 ;
  int tmp___1 ;
  void *__cil_tmp8 ;
  void const *__cil_tmp9 ;
  void const *__cil_tmp10 ;
  void const *__cil_tmp11 ;

  {
  {
  dev = minor->dev;
  __cil_tmp8 = (void *)dev;
  ent = debugfs_create_file("i915_wedged", 420U, root, __cil_tmp8, & i915_wedged_fops);
  __cil_tmp9 = (void const *)ent;
  tmp___0 = IS_ERR(__cil_tmp9);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp10 = (void const *)ent;
    tmp = PTR_ERR(__cil_tmp10);
    }
    return ((int )tmp);
  } else {

  }
  {
  __cil_tmp11 = (void const *)(& i915_wedged_fops);
  tmp___1 = drm_add_fake_info_node(minor, ent, __cil_tmp11);
  }
  return (tmp___1);
}
}
static int i915_forcewake_open(struct inode *inode , struct file *file )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  int ret ;
  void *__cil_tmp6 ;
  void *__cil_tmp7 ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  u8 __cil_tmp11 ;
  unsigned char __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  struct mutex *__cil_tmp14 ;
  struct mutex *__cil_tmp15 ;

  {
  __cil_tmp6 = inode->i_private;
  dev = (struct drm_device *)__cil_tmp6;
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  {
  __cil_tmp8 = dev->dev_private;
  __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
  __cil_tmp10 = __cil_tmp9->info;
  __cil_tmp11 = __cil_tmp10->gen;
  __cil_tmp12 = (unsigned char )__cil_tmp11;
  __cil_tmp13 = (unsigned int )__cil_tmp12;
  if (__cil_tmp13 != 6U) {
    return (0);
  } else {

  }
  }
  {
  __cil_tmp14 = & dev->struct_mutex;
  ret = mutex_lock_interruptible_nested(__cil_tmp14, 0U);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  gen6_gt_force_wake_get(dev_priv);
  __cil_tmp15 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp15);
  }
  return (0);
}
}
int i915_forcewake_release(struct inode *inode , struct file *file )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  void *__cil_tmp5 ;
  void *__cil_tmp6 ;
  void *__cil_tmp7 ;
  struct drm_i915_private *__cil_tmp8 ;
  struct intel_device_info const *__cil_tmp9 ;
  u8 __cil_tmp10 ;
  unsigned char __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  struct mutex *__cil_tmp13 ;
  struct mutex *__cil_tmp14 ;

  {
  __cil_tmp5 = inode->i_private;
  dev = (struct drm_device *)__cil_tmp5;
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  {
  __cil_tmp7 = dev->dev_private;
  __cil_tmp8 = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp9 = __cil_tmp8->info;
  __cil_tmp10 = __cil_tmp9->gen;
  __cil_tmp11 = (unsigned char )__cil_tmp10;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  if (__cil_tmp12 != 6U) {
    return (0);
  } else {

  }
  }
  {
  __cil_tmp13 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp13, 0U);
  gen6_gt_force_wake_put(dev_priv);
  __cil_tmp14 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp14);
  }
  return (0);
}
}
static struct file_operations const i915_forcewake_fops =
     {& __this_module, (loff_t (*)(struct file * , loff_t , int ))0, (ssize_t (*)(struct file * ,
                                                                                  char * ,
                                                                                  size_t ,
                                                                                  loff_t * ))0,
    (ssize_t (*)(struct file * , char const * , size_t , loff_t * ))0, (ssize_t (*)(struct kiocb * ,
                                                                                       struct iovec const * ,
                                                                                       unsigned long ,
                                                                                       loff_t ))0,
    (ssize_t (*)(struct kiocb * , struct iovec const * , unsigned long , loff_t ))0,
    (int (*)(struct file * , void * , int (*)(void * , char const * , int , loff_t ,
                                              u64 , unsigned int ) ))0, (unsigned int (*)(struct file * ,
                                                                                            struct poll_table_struct * ))0,
    (long (*)(struct file * , unsigned int , unsigned long ))0, (long (*)(struct file * ,
                                                                            unsigned int ,
                                                                            unsigned long ))0,
    (int (*)(struct file * , struct vm_area_struct * ))0, & i915_forcewake_open, (int (*)(struct file * ,
                                                                                          fl_owner_t ))0,
    & i915_forcewake_release, (int (*)(struct file * , int ))0, (int (*)(struct kiocb * ,
                                                                          int ))0,
    (int (*)(int , struct file * , int ))0, (int (*)(struct file * , int , struct file_lock * ))0,
    (ssize_t (*)(struct file * , struct page * , int , size_t , loff_t * , int ))0,
    (unsigned long (*)(struct file * , unsigned long , unsigned long , unsigned long ,
                       unsigned long ))0, (int (*)(int ))0, (int (*)(struct file * ,
                                                                       int , struct file_lock * ))0,
    (ssize_t (*)(struct pipe_inode_info * , struct file * , loff_t * , size_t , unsigned int ))0,
    (ssize_t (*)(struct file * , loff_t * , struct pipe_inode_info * , size_t , unsigned int ))0,
    (int (*)(struct file * , long , struct file_lock ** ))0, (long (*)(struct file * ,
                                                                        int , loff_t ,
                                                                        loff_t ))0};
static int i915_forcewake_create(struct dentry *root , struct drm_minor *minor )
{ struct drm_device *dev ;
  struct dentry *ent ;
  long tmp ;
  long tmp___0 ;
  int tmp___1 ;
  void *__cil_tmp8 ;
  void const *__cil_tmp9 ;
  void const *__cil_tmp10 ;
  void const *__cil_tmp11 ;

  {
  {
  dev = minor->dev;
  __cil_tmp8 = (void *)dev;
  ent = debugfs_create_file("i915_forcewake_user", 256U, root, __cil_tmp8, & i915_forcewake_fops);
  __cil_tmp9 = (void const *)ent;
  tmp___0 = IS_ERR(__cil_tmp9);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp10 = (void const *)ent;
    tmp = PTR_ERR(__cil_tmp10);
    }
    return ((int )tmp);
  } else {

  }
  {
  __cil_tmp11 = (void const *)(& i915_forcewake_fops);
  tmp___1 = drm_add_fake_info_node(minor, ent, __cil_tmp11);
  }
  return (tmp___1);
}
}
static struct drm_info_list i915_debugfs_list[37U] =
  { {"i915_capabilities", & i915_capabilities, 0U, (void *)0},
        {"i915_gem_objects", & i915_gem_object_info, 0U, (void *)0},
        {"i915_gem_gtt", & i915_gem_gtt_info, 0U, (void *)0},
        {"i915_gem_active", & i915_gem_object_list_info, 0U, (void *)0},
        {"i915_gem_flushing", & i915_gem_object_list_info, 0U, (void *)1},
        {"i915_gem_inactive", & i915_gem_object_list_info, 0U, (void *)2},
        {"i915_gem_pinned", & i915_gem_object_list_info, 0U, (void *)3},
        {"i915_gem_deferred_free", & i915_gem_object_list_info, 0U, (void *)4},
        {"i915_gem_pageflip", & i915_gem_pageflip_info, 0U, (void *)0},
        {"i915_gem_request", & i915_gem_request_info, 0U, (void *)0},
        {"i915_gem_seqno", & i915_gem_seqno_info, 0U, (void *)0},
        {"i915_gem_fence_regs", & i915_gem_fence_regs_info, 0U, (void *)0},
        {"i915_gem_interrupt", & i915_interrupt_info, 0U, (void *)0},
        {"i915_gem_hws", & i915_hws_info, 0U, (void *)0},
        {"i915_gem_hws_blt", & i915_hws_info, 0U, (void *)2},
        {"i915_gem_hws_bsd", & i915_hws_info, 0U, (void *)1},
        {"i915_ringbuffer_data", & i915_ringbuffer_data, 0U, (void *)0},
        {"i915_ringbuffer_info", & i915_ringbuffer_info, 0U, (void *)0},
        {"i915_bsd_ringbuffer_data", & i915_ringbuffer_data, 0U, (void *)1},
        {"i915_bsd_ringbuffer_info", & i915_ringbuffer_info, 0U, (void *)1},
        {"i915_blt_ringbuffer_data", & i915_ringbuffer_data, 0U, (void *)2},
        {"i915_blt_ringbuffer_info", & i915_ringbuffer_info, 0U, (void *)2},
        {"i915_batchbuffers", & i915_batchbuffer_info, 0U, (void *)0},
        {"i915_error_state", & i915_error_state, 0U, (void *)0},
        {"i915_rstdby_delays", & i915_rstdby_delays, 0U, (void *)0},
        {"i915_cur_delayinfo", & i915_cur_delayinfo, 0U, (void *)0},
        {"i915_delayfreq_table", & i915_delayfreq_table, 0U, (void *)0},
        {"i915_inttoext_table", & i915_inttoext_table, 0U, (void *)0},
        {"i915_drpc_info", & i915_drpc_info, 0U, (void *)0},
        {"i915_emon_status", & i915_emon_status, 0U, (void *)0},
        {"i915_gfxec", & i915_gfxec, 0U, (void *)0},
        {"i915_fbc_status", & i915_fbc_status, 0U, (void *)0},
        {"i915_sr_status", & i915_sr_status, 0U, (void *)0},
        {"i915_opregion", & i915_opregion, 0U, (void *)0},
        {"i915_gem_framebuffer", & i915_gem_framebuffer_info, 0U, (void *)0},
        {"i915_context_status", & i915_context_status, 0U, (void *)0},
        {"i915_gen6_forcewake_count", & i915_gen6_forcewake_count_info, 0U, (void *)0}};
int i915_debugfs_init(struct drm_minor *minor )
{ int ret ;
  int tmp ;
  struct dentry *__cil_tmp4 ;
  struct dentry *__cil_tmp5 ;
  struct drm_info_list *__cil_tmp6 ;
  struct dentry *__cil_tmp7 ;

  {
  {
  __cil_tmp4 = minor->debugfs_root;
  ret = i915_wedged_create(__cil_tmp4, minor);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp5 = minor->debugfs_root;
  ret = i915_forcewake_create(__cil_tmp5, minor);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp6 = (struct drm_info_list *)(& i915_debugfs_list);
  __cil_tmp7 = minor->debugfs_root;
  tmp = drm_debugfs_create_files(__cil_tmp6, 37, __cil_tmp7, minor);
  }
  return (tmp);
}
}
void i915_debugfs_cleanup(struct drm_minor *minor )
{ struct drm_info_list *__cil_tmp2 ;
  struct drm_info_list *__cil_tmp3 ;
  struct drm_info_list *__cil_tmp4 ;

  {
  {
  __cil_tmp2 = (struct drm_info_list *)(& i915_debugfs_list);
  drm_debugfs_remove_files(__cil_tmp2, 37, minor);
  __cil_tmp3 = (struct drm_info_list *)(& i915_forcewake_fops);
  drm_debugfs_remove_files(__cil_tmp3, 1, minor);
  __cil_tmp4 = (struct drm_info_list *)(& i915_wedged_fops);
  drm_debugfs_remove_files(__cil_tmp4, 1, minor);
  }
  return;
}
}
__inline static void writeb(unsigned char val , void volatile *addr )
{ unsigned char volatile *__cil_tmp3 ;

  {
  __cil_tmp3 = (unsigned char volatile *)addr;
  __asm__ volatile ("movb %0,%1": : "q" (val), "m" (*__cil_tmp3): "memory");
  return;
}
}
__inline static void writeq(unsigned long val , void volatile *addr )
{ unsigned long volatile *__cil_tmp3 ;

  {
  __cil_tmp3 = (unsigned long volatile *)addr;
  __asm__ volatile ("movq %0,%1": : "r" (val), "m" (*__cil_tmp3): "memory");
  return;
}
}
void intel_i2c_reset(struct drm_device *dev ) ;
void i8xx_disable_fbc(struct drm_device *dev ) ;
void g4x_disable_fbc(struct drm_device *dev ) ;
void ironlake_disable_fbc(struct drm_device *dev ) ;
__inline static u8 i915_read8___0(struct drm_i915_private *dev_priv , u32 reg )
{ u8 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = (u8 )0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readb(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readb(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readb(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readb(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw(__cil_tmp24, reg, __cil_tmp25, 1);
  }
  return (val);
}
}
__inline static void i915_write8(struct drm_i915_private *dev_priv , u32 reg , u8 val )
{ bool __cil_tmp4 ;
  u64 __cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  int __cil_tmp10 ;
  unsigned char __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void volatile *__cil_tmp14 ;
  void volatile *__cil_tmp15 ;

  {
  {
  __cil_tmp4 = (bool )1;
  __cil_tmp5 = (u64 )val;
  trace_i915_reg_rw(__cil_tmp4, reg, __cil_tmp5, 1);
  }
  {
  __cil_tmp6 = dev_priv->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        __gen6_gt_wait_for_fifo(dev_priv);
        }
      } else {

      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp10 = (int )val;
  __cil_tmp11 = (unsigned char )__cil_tmp10;
  __cil_tmp12 = (unsigned long )reg;
  __cil_tmp13 = dev_priv->regs;
  __cil_tmp14 = (void volatile *)__cil_tmp13;
  __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
  writeb(__cil_tmp11, __cil_tmp15);
  }
  return;
}
}
__inline static void i915_write64(struct drm_i915_private *dev_priv , u32 reg , u64 val )
{ bool __cil_tmp4 ;
  struct intel_device_info const *__cil_tmp5 ;
  u8 __cil_tmp6 ;
  unsigned char __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  void *__cil_tmp11 ;
  void volatile *__cil_tmp12 ;
  void volatile *__cil_tmp13 ;

  {
  {
  __cil_tmp4 = (bool )1;
  trace_i915_reg_rw(__cil_tmp4, reg, val, 8);
  }
  {
  __cil_tmp5 = dev_priv->info;
  __cil_tmp6 = __cil_tmp5->gen;
  __cil_tmp7 = (unsigned char )__cil_tmp6;
  __cil_tmp8 = (unsigned int )__cil_tmp7;
  if (__cil_tmp8 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        __gen6_gt_wait_for_fifo(dev_priv);
        }
      } else {

      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp9 = (unsigned long )val;
  __cil_tmp10 = (unsigned long )reg;
  __cil_tmp11 = dev_priv->regs;
  __cil_tmp12 = (void volatile *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 + __cil_tmp10;
  writeq(__cil_tmp9, __cil_tmp13);
  }
  return;
}
}
void ironlake_enable_drps(struct drm_device *dev ) ;
void ironlake_disable_drps(struct drm_device *dev ) ;
void gen6_enable_rps(struct drm_i915_private *dev_priv ) ;
void gen6_disable_rps(struct drm_device *dev ) ;
void intel_init_emon(struct drm_device *dev ) ;
void intel_init_clock_gating(struct drm_device *dev ) ;
static bool i915_pipe_enabled___0(struct drm_device *dev , enum pipe pipe )
{ struct drm_i915_private *dev_priv ;
  u32 dpll_reg ;
  u32 tmp ;
  void *__cil_tmp6 ;
  void *__cil_tmp7 ;
  struct drm_i915_private *__cil_tmp8 ;
  struct intel_device_info const *__cil_tmp9 ;
  u8 __cil_tmp10 ;
  unsigned char __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  void *__cil_tmp13 ;
  struct drm_i915_private *__cil_tmp14 ;
  struct intel_device_info const *__cil_tmp15 ;
  u8 __cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  void *__cil_tmp19 ;
  struct drm_i915_private *__cil_tmp20 ;
  struct intel_device_info const *__cil_tmp21 ;
  unsigned char *__cil_tmp22 ;
  unsigned char *__cil_tmp23 ;
  unsigned char __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  int __cil_tmp29 ;

  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  {
  __cil_tmp7 = dev->dev_private;
  __cil_tmp8 = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp9 = __cil_tmp8->info;
  __cil_tmp10 = __cil_tmp9->gen;
  __cil_tmp11 = (unsigned char )__cil_tmp10;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  if (__cil_tmp12 == 5U) {
    goto _L;
  } else {
    {
    __cil_tmp13 = dev->dev_private;
    __cil_tmp14 = (struct drm_i915_private *)__cil_tmp13;
    __cil_tmp15 = __cil_tmp14->info;
    __cil_tmp16 = __cil_tmp15->gen;
    __cil_tmp17 = (unsigned char )__cil_tmp16;
    __cil_tmp18 = (unsigned int )__cil_tmp17;
    if (__cil_tmp18 == 6U) {
      goto _L;
    } else {
      {
      __cil_tmp19 = dev->dev_private;
      __cil_tmp20 = (struct drm_i915_private *)__cil_tmp19;
      __cil_tmp21 = __cil_tmp20->info;
      __cil_tmp22 = (unsigned char *)__cil_tmp21;
      __cil_tmp23 = __cil_tmp22 + 2UL;
      __cil_tmp24 = *__cil_tmp23;
      __cil_tmp25 = (unsigned int )__cil_tmp24;
      if (__cil_tmp25 != 0U) {
        _L:
        {
        __cil_tmp26 = (unsigned int )pipe;
        if (__cil_tmp26 == 0U) {
          dpll_reg = 811028U;
        } else {
          dpll_reg = 811032U;
        }
        }
      } else {
        {
        __cil_tmp27 = (unsigned int )pipe;
        if (__cil_tmp27 == 0U) {
          dpll_reg = 24596U;
        } else {
          dpll_reg = 24600U;
        }
        }
      }
      }
    }
    }
  }
  }
  {
  tmp = i915_read32(dev_priv, dpll_reg);
  }
  {
  __cil_tmp28 = tmp & 2147483648U;
  __cil_tmp29 = __cil_tmp28 != 0U;
  return ((bool )__cil_tmp29);
  }
}
}
static void i915_save_palette(struct drm_device *dev , enum pipe pipe )
{ struct drm_i915_private *dev_priv ;
  unsigned long reg ;
  unsigned long tmp ;
  u32 *array ;
  int i ;
  bool tmp___0 ;
  int tmp___1 ;
  void *__cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  void *__cil_tmp12 ;
  struct drm_i915_private *__cil_tmp13 ;
  struct intel_device_info const *__cil_tmp14 ;
  u8 __cil_tmp15 ;
  unsigned char __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  void *__cil_tmp18 ;
  struct drm_i915_private *__cil_tmp19 ;
  struct intel_device_info const *__cil_tmp20 ;
  u8 __cil_tmp21 ;
  unsigned char __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  void *__cil_tmp24 ;
  struct drm_i915_private *__cil_tmp25 ;
  struct intel_device_info const *__cil_tmp26 ;
  unsigned char *__cil_tmp27 ;
  unsigned char *__cil_tmp28 ;
  unsigned char __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  u32 (*__cil_tmp33)[256U] ;
  u32 (*__cil_tmp34)[256U] ;
  unsigned long __cil_tmp35 ;
  u32 *__cil_tmp36 ;
  u32 __cil_tmp37 ;
  int __cil_tmp38 ;
  u32 __cil_tmp39 ;
  u32 __cil_tmp40 ;

  {
  __cil_tmp10 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  {
  __cil_tmp11 = (unsigned int )pipe;
  if (__cil_tmp11 == 0U) {
    tmp = 40960UL;
  } else {
    tmp = 43008UL;
  }
  }
  {
  reg = tmp;
  tmp___0 = i915_pipe_enabled___0(dev, pipe);
  }
  if (tmp___0) {
    tmp___1 = 0;
  } else {
    tmp___1 = 1;
  }
  if (tmp___1) {
    return;
  } else {

  }
  {
  __cil_tmp12 = dev->dev_private;
  __cil_tmp13 = (struct drm_i915_private *)__cil_tmp12;
  __cil_tmp14 = __cil_tmp13->info;
  __cil_tmp15 = __cil_tmp14->gen;
  __cil_tmp16 = (unsigned char )__cil_tmp15;
  __cil_tmp17 = (unsigned int )__cil_tmp16;
  if (__cil_tmp17 == 5U) {
    goto _L;
  } else {
    {
    __cil_tmp18 = dev->dev_private;
    __cil_tmp19 = (struct drm_i915_private *)__cil_tmp18;
    __cil_tmp20 = __cil_tmp19->info;
    __cil_tmp21 = __cil_tmp20->gen;
    __cil_tmp22 = (unsigned char )__cil_tmp21;
    __cil_tmp23 = (unsigned int )__cil_tmp22;
    if (__cil_tmp23 == 6U) {
      goto _L;
    } else {
      {
      __cil_tmp24 = dev->dev_private;
      __cil_tmp25 = (struct drm_i915_private *)__cil_tmp24;
      __cil_tmp26 = __cil_tmp25->info;
      __cil_tmp27 = (unsigned char *)__cil_tmp26;
      __cil_tmp28 = __cil_tmp27 + 2UL;
      __cil_tmp29 = *__cil_tmp28;
      __cil_tmp30 = (unsigned int )__cil_tmp29;
      if (__cil_tmp30 != 0U) {
        _L:
        {
        __cil_tmp31 = (unsigned int )pipe;
        if (__cil_tmp31 == 0U) {
          reg = 303104UL;
        } else {
          reg = 305152UL;
        }
        }
      } else {

      }
      }
    }
    }
  }
  }
  {
  __cil_tmp32 = (unsigned int )pipe;
  if (__cil_tmp32 == 0U) {
    __cil_tmp33 = & dev_priv->save_palette_a;
    array = (u32 *)__cil_tmp33;
  } else {
    __cil_tmp34 = & dev_priv->save_palette_b;
    array = (u32 *)__cil_tmp34;
  }
  }
  i = 0;
  goto ldv_37563;
  ldv_37562:
  {
  __cil_tmp35 = (unsigned long )i;
  __cil_tmp36 = array + __cil_tmp35;
  __cil_tmp37 = (u32 )reg;
  __cil_tmp38 = i << 2;
  __cil_tmp39 = (u32 )__cil_tmp38;
  __cil_tmp40 = __cil_tmp39 + __cil_tmp37;
  *__cil_tmp36 = i915_read32(dev_priv, __cil_tmp40);
  i = i + 1;
  }
  ldv_37563: ;
  if (i <= 255) {
    goto ldv_37562;
  } else {
    goto ldv_37564;
  }
  ldv_37564: ;
  return;
}
}
static void i915_restore_palette(struct drm_device *dev , enum pipe pipe )
{ struct drm_i915_private *dev_priv ;
  unsigned long reg ;
  unsigned long tmp ;
  u32 *array ;
  int i ;
  bool tmp___0 ;
  int tmp___1 ;
  void *__cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  void *__cil_tmp12 ;
  struct drm_i915_private *__cil_tmp13 ;
  struct intel_device_info const *__cil_tmp14 ;
  u8 __cil_tmp15 ;
  unsigned char __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  void *__cil_tmp18 ;
  struct drm_i915_private *__cil_tmp19 ;
  struct intel_device_info const *__cil_tmp20 ;
  u8 __cil_tmp21 ;
  unsigned char __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  void *__cil_tmp24 ;
  struct drm_i915_private *__cil_tmp25 ;
  struct intel_device_info const *__cil_tmp26 ;
  unsigned char *__cil_tmp27 ;
  unsigned char *__cil_tmp28 ;
  unsigned char __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  u32 (*__cil_tmp33)[256U] ;
  u32 (*__cil_tmp34)[256U] ;
  u32 __cil_tmp35 ;
  int __cil_tmp36 ;
  u32 __cil_tmp37 ;
  u32 __cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  u32 *__cil_tmp40 ;
  u32 __cil_tmp41 ;

  {
  __cil_tmp10 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  {
  __cil_tmp11 = (unsigned int )pipe;
  if (__cil_tmp11 == 0U) {
    tmp = 40960UL;
  } else {
    tmp = 43008UL;
  }
  }
  {
  reg = tmp;
  tmp___0 = i915_pipe_enabled___0(dev, pipe);
  }
  if (tmp___0) {
    tmp___1 = 0;
  } else {
    tmp___1 = 1;
  }
  if (tmp___1) {
    return;
  } else {

  }
  {
  __cil_tmp12 = dev->dev_private;
  __cil_tmp13 = (struct drm_i915_private *)__cil_tmp12;
  __cil_tmp14 = __cil_tmp13->info;
  __cil_tmp15 = __cil_tmp14->gen;
  __cil_tmp16 = (unsigned char )__cil_tmp15;
  __cil_tmp17 = (unsigned int )__cil_tmp16;
  if (__cil_tmp17 == 5U) {
    goto _L;
  } else {
    {
    __cil_tmp18 = dev->dev_private;
    __cil_tmp19 = (struct drm_i915_private *)__cil_tmp18;
    __cil_tmp20 = __cil_tmp19->info;
    __cil_tmp21 = __cil_tmp20->gen;
    __cil_tmp22 = (unsigned char )__cil_tmp21;
    __cil_tmp23 = (unsigned int )__cil_tmp22;
    if (__cil_tmp23 == 6U) {
      goto _L;
    } else {
      {
      __cil_tmp24 = dev->dev_private;
      __cil_tmp25 = (struct drm_i915_private *)__cil_tmp24;
      __cil_tmp26 = __cil_tmp25->info;
      __cil_tmp27 = (unsigned char *)__cil_tmp26;
      __cil_tmp28 = __cil_tmp27 + 2UL;
      __cil_tmp29 = *__cil_tmp28;
      __cil_tmp30 = (unsigned int )__cil_tmp29;
      if (__cil_tmp30 != 0U) {
        _L:
        {
        __cil_tmp31 = (unsigned int )pipe;
        if (__cil_tmp31 == 0U) {
          reg = 303104UL;
        } else {
          reg = 305152UL;
        }
        }
      } else {

      }
      }
    }
    }
  }
  }
  {
  __cil_tmp32 = (unsigned int )pipe;
  if (__cil_tmp32 == 0U) {
    __cil_tmp33 = & dev_priv->save_palette_a;
    array = (u32 *)__cil_tmp33;
  } else {
    __cil_tmp34 = & dev_priv->save_palette_b;
    array = (u32 *)__cil_tmp34;
  }
  }
  i = 0;
  goto ldv_37574;
  ldv_37573:
  {
  __cil_tmp35 = (u32 )reg;
  __cil_tmp36 = i << 2;
  __cil_tmp37 = (u32 )__cil_tmp36;
  __cil_tmp38 = __cil_tmp37 + __cil_tmp35;
  __cil_tmp39 = (unsigned long )i;
  __cil_tmp40 = array + __cil_tmp39;
  __cil_tmp41 = *__cil_tmp40;
  i915_write32(dev_priv, __cil_tmp38, __cil_tmp41);
  i = i + 1;
  }
  ldv_37574: ;
  if (i <= 255) {
    goto ldv_37573;
  } else {
    goto ldv_37575;
  }
  ldv_37575: ;
  return;
}
}
static u8 i915_read_indexed(struct drm_device *dev , u16 index_port , u16 data_port ,
                            u8 reg )
{ struct drm_i915_private *dev_priv ;
  u8 tmp ;
  void *__cil_tmp7 ;
  u32 __cil_tmp8 ;
  int __cil_tmp9 ;
  u8 __cil_tmp10 ;
  u32 __cil_tmp11 ;

  {
  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp8 = (u32 )index_port;
  __cil_tmp9 = (int )reg;
  __cil_tmp10 = (u8 )__cil_tmp9;
  i915_write8(dev_priv, __cil_tmp8, __cil_tmp10);
  __cil_tmp11 = (u32 )data_port;
  tmp = i915_read8___0(dev_priv, __cil_tmp11);
  }
  return (tmp);
}
}
static u8 i915_read_ar(struct drm_device *dev , u16 st01 , u8 reg , u16 palette_enable )
{ struct drm_i915_private *dev_priv ;
  u8 tmp ;
  void *__cil_tmp7 ;
  u32 __cil_tmp8 ;
  int __cil_tmp9 ;
  u8 __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  u8 __cil_tmp13 ;

  {
  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp8 = (u32 )st01;
  i915_read8___0(dev_priv, __cil_tmp8);
  __cil_tmp9 = (int )reg;
  __cil_tmp10 = (u8 )palette_enable;
  __cil_tmp11 = (int )__cil_tmp10;
  __cil_tmp12 = __cil_tmp11 | __cil_tmp9;
  __cil_tmp13 = (u8 )__cil_tmp12;
  i915_write8(dev_priv, 960U, __cil_tmp13);
  tmp = i915_read8___0(dev_priv, 961U);
  }
  return (tmp);
}
}
static void i915_write_ar(struct drm_device *dev , u16 st01 , u8 reg , u8 val , u16 palette_enable )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp7 ;
  u32 __cil_tmp8 ;
  int __cil_tmp9 ;
  u8 __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  u8 __cil_tmp13 ;
  int __cil_tmp14 ;
  u8 __cil_tmp15 ;

  {
  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp8 = (u32 )st01;
  i915_read8___0(dev_priv, __cil_tmp8);
  __cil_tmp9 = (int )reg;
  __cil_tmp10 = (u8 )palette_enable;
  __cil_tmp11 = (int )__cil_tmp10;
  __cil_tmp12 = __cil_tmp11 | __cil_tmp9;
  __cil_tmp13 = (u8 )__cil_tmp12;
  i915_write8(dev_priv, 960U, __cil_tmp13);
  __cil_tmp14 = (int )val;
  __cil_tmp15 = (u8 )__cil_tmp14;
  i915_write8(dev_priv, 960U, __cil_tmp15);
  }
  return;
}
}
static void i915_write_indexed(struct drm_device *dev , u16 index_port , u16 data_port ,
                               u8 reg , u8 val )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp7 ;
  u32 __cil_tmp8 ;
  int __cil_tmp9 ;
  u8 __cil_tmp10 ;
  u32 __cil_tmp11 ;
  int __cil_tmp12 ;
  u8 __cil_tmp13 ;

  {
  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp8 = (u32 )index_port;
  __cil_tmp9 = (int )reg;
  __cil_tmp10 = (u8 )__cil_tmp9;
  i915_write8(dev_priv, __cil_tmp8, __cil_tmp10);
  __cil_tmp11 = (u32 )data_port;
  __cil_tmp12 = (int )val;
  __cil_tmp13 = (u8 )__cil_tmp12;
  i915_write8(dev_priv, __cil_tmp11, __cil_tmp13);
  }
  return;
}
}
static void i915_save_vga(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  int i ;
  u16 cr_index ;
  u16 cr_data ;
  u16 st01 ;
  u8 tmp ;
  void *__cil_tmp8 ;
  u8 __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  u16 __cil_tmp12 ;
  int __cil_tmp13 ;
  u16 __cil_tmp14 ;
  u8 __cil_tmp15 ;
  int __cil_tmp16 ;
  u16 __cil_tmp17 ;
  int __cil_tmp18 ;
  u16 __cil_tmp19 ;
  u8 __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  u8 __cil_tmp23 ;
  int __cil_tmp24 ;
  u16 __cil_tmp25 ;
  int __cil_tmp26 ;
  u16 __cil_tmp27 ;
  u8 __cil_tmp28 ;
  int __cil_tmp29 ;
  u8 __cil_tmp30 ;
  u8 __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  u32 __cil_tmp34 ;
  int __cil_tmp35 ;
  u16 __cil_tmp36 ;
  u8 __cil_tmp37 ;
  int __cil_tmp38 ;
  u8 __cil_tmp39 ;
  u16 __cil_tmp40 ;
  u32 __cil_tmp41 ;
  u8 __cil_tmp42 ;
  int __cil_tmp43 ;
  u8 __cil_tmp44 ;
  u32 __cil_tmp45 ;
  u16 __cil_tmp46 ;
  u16 __cil_tmp47 ;
  u8 __cil_tmp48 ;
  int __cil_tmp49 ;
  u8 __cil_tmp50 ;
  u16 __cil_tmp51 ;
  u16 __cil_tmp52 ;
  u8 __cil_tmp53 ;
  u16 __cil_tmp54 ;
  u16 __cil_tmp55 ;
  u8 __cil_tmp56 ;
  u16 __cil_tmp57 ;
  u16 __cil_tmp58 ;
  u8 __cil_tmp59 ;
  u16 __cil_tmp60 ;
  u16 __cil_tmp61 ;
  u8 __cil_tmp62 ;
  int __cil_tmp63 ;
  u8 __cil_tmp64 ;

  {
  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  dev_priv->saveDACMASK = i915_read8___0(dev_priv, 966U);
  dev_priv->saveMSR = i915_read8___0(dev_priv, 972U);
  }
  {
  __cil_tmp9 = dev_priv->saveMSR;
  __cil_tmp10 = (int )__cil_tmp9;
  if (__cil_tmp10 & 1) {
    cr_index = (u16 )980U;
    cr_data = (u16 )981U;
    st01 = (u16 )986U;
  } else {
    cr_index = (u16 )948U;
    cr_data = (u16 )949U;
    st01 = (u16 )954U;
  }
  }
  {
  __cil_tmp11 = (int )cr_index;
  __cil_tmp12 = (u16 )__cil_tmp11;
  __cil_tmp13 = (int )cr_data;
  __cil_tmp14 = (u16 )__cil_tmp13;
  __cil_tmp15 = (u8 )17;
  tmp = i915_read_indexed(dev, __cil_tmp12, __cil_tmp14, __cil_tmp15);
  __cil_tmp16 = (int )cr_index;
  __cil_tmp17 = (u16 )__cil_tmp16;
  __cil_tmp18 = (int )cr_data;
  __cil_tmp19 = (u16 )__cil_tmp18;
  __cil_tmp20 = (u8 )17;
  __cil_tmp21 = (int )tmp;
  __cil_tmp22 = __cil_tmp21 & 127;
  __cil_tmp23 = (u8 )__cil_tmp22;
  i915_write_indexed(dev, __cil_tmp17, __cil_tmp19, __cil_tmp20, __cil_tmp23);
  i = 0;
  }
  goto ldv_37615;
  ldv_37614:
  {
  __cil_tmp24 = (int )cr_index;
  __cil_tmp25 = (u16 )__cil_tmp24;
  __cil_tmp26 = (int )cr_data;
  __cil_tmp27 = (u16 )__cil_tmp26;
  __cil_tmp28 = (u8 )i;
  __cil_tmp29 = (int )__cil_tmp28;
  __cil_tmp30 = (u8 )__cil_tmp29;
  dev_priv->saveCR[i] = i915_read_indexed(dev, __cil_tmp25, __cil_tmp27, __cil_tmp30);
  i = i + 1;
  }
  ldv_37615: ;
  if (i <= 36) {
    goto ldv_37614;
  } else {
    goto ldv_37616;
  }
  ldv_37616:
  {
  __cil_tmp31 = dev_priv->saveCR[17];
  __cil_tmp32 = (unsigned int )__cil_tmp31;
  __cil_tmp33 = __cil_tmp32 & 127U;
  dev_priv->saveCR[17] = (u8 )__cil_tmp33;
  __cil_tmp34 = (u32 )st01;
  i915_read8___0(dev_priv, __cil_tmp34);
  dev_priv->saveAR_INDEX = i915_read8___0(dev_priv, 960U);
  i = 0;
  }
  goto ldv_37618;
  ldv_37617:
  {
  __cil_tmp35 = (int )st01;
  __cil_tmp36 = (u16 )__cil_tmp35;
  __cil_tmp37 = (u8 )i;
  __cil_tmp38 = (int )__cil_tmp37;
  __cil_tmp39 = (u8 )__cil_tmp38;
  __cil_tmp40 = (u16 )0;
  dev_priv->saveAR[i] = i915_read_ar(dev, __cil_tmp36, __cil_tmp39, __cil_tmp40);
  i = i + 1;
  }
  ldv_37618: ;
  if (i <= 20) {
    goto ldv_37617;
  } else {
    goto ldv_37619;
  }
  ldv_37619:
  {
  __cil_tmp41 = (u32 )st01;
  i915_read8___0(dev_priv, __cil_tmp41);
  __cil_tmp42 = dev_priv->saveAR_INDEX;
  __cil_tmp43 = (int )__cil_tmp42;
  __cil_tmp44 = (u8 )__cil_tmp43;
  i915_write8(dev_priv, 960U, __cil_tmp44);
  __cil_tmp45 = (u32 )st01;
  i915_read8___0(dev_priv, __cil_tmp45);
  i = 0;
  }
  goto ldv_37621;
  ldv_37620:
  {
  __cil_tmp46 = (u16 )974;
  __cil_tmp47 = (u16 )975;
  __cil_tmp48 = (u8 )i;
  __cil_tmp49 = (int )__cil_tmp48;
  __cil_tmp50 = (u8 )__cil_tmp49;
  dev_priv->saveGR[i] = i915_read_indexed(dev, __cil_tmp46, __cil_tmp47, __cil_tmp50);
  i = i + 1;
  }
  ldv_37621: ;
  if (i <= 8) {
    goto ldv_37620;
  } else {
    goto ldv_37622;
  }
  ldv_37622:
  {
  __cil_tmp51 = (u16 )974;
  __cil_tmp52 = (u16 )975;
  __cil_tmp53 = (u8 )16;
  dev_priv->saveGR[16] = i915_read_indexed(dev, __cil_tmp51, __cil_tmp52, __cil_tmp53);
  __cil_tmp54 = (u16 )974;
  __cil_tmp55 = (u16 )975;
  __cil_tmp56 = (u8 )17;
  dev_priv->saveGR[17] = i915_read_indexed(dev, __cil_tmp54, __cil_tmp55, __cil_tmp56);
  __cil_tmp57 = (u16 )974;
  __cil_tmp58 = (u16 )975;
  __cil_tmp59 = (u8 )24;
  dev_priv->saveGR[24] = i915_read_indexed(dev, __cil_tmp57, __cil_tmp58, __cil_tmp59);
  i = 0;
  }
  goto ldv_37624;
  ldv_37623:
  {
  __cil_tmp60 = (u16 )964;
  __cil_tmp61 = (u16 )965;
  __cil_tmp62 = (u8 )i;
  __cil_tmp63 = (int )__cil_tmp62;
  __cil_tmp64 = (u8 )__cil_tmp63;
  dev_priv->saveSR[i] = i915_read_indexed(dev, __cil_tmp60, __cil_tmp61, __cil_tmp64);
  i = i + 1;
  }
  ldv_37624: ;
  if (i <= 7) {
    goto ldv_37623;
  } else {
    goto ldv_37625;
  }
  ldv_37625: ;
  return;
}
}
static void i915_restore_vga(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  int i ;
  u16 cr_index ;
  u16 cr_data ;
  u16 st01 ;
  void *__cil_tmp7 ;
  u8 __cil_tmp8 ;
  int __cil_tmp9 ;
  u8 __cil_tmp10 ;
  u8 __cil_tmp11 ;
  int __cil_tmp12 ;
  u16 __cil_tmp13 ;
  u16 __cil_tmp14 ;
  u8 __cil_tmp15 ;
  int __cil_tmp16 ;
  u8 __cil_tmp17 ;
  u8 __cil_tmp18 ;
  int __cil_tmp19 ;
  u8 __cil_tmp20 ;
  int __cil_tmp21 ;
  u16 __cil_tmp22 ;
  int __cil_tmp23 ;
  u16 __cil_tmp24 ;
  u8 __cil_tmp25 ;
  u8 __cil_tmp26 ;
  int __cil_tmp27 ;
  u8 __cil_tmp28 ;
  int __cil_tmp29 ;
  u16 __cil_tmp30 ;
  int __cil_tmp31 ;
  u16 __cil_tmp32 ;
  u8 __cil_tmp33 ;
  int __cil_tmp34 ;
  u8 __cil_tmp35 ;
  u8 __cil_tmp36 ;
  int __cil_tmp37 ;
  u8 __cil_tmp38 ;
  u16 __cil_tmp39 ;
  u16 __cil_tmp40 ;
  u8 __cil_tmp41 ;
  int __cil_tmp42 ;
  u8 __cil_tmp43 ;
  u8 __cil_tmp44 ;
  int __cil_tmp45 ;
  u8 __cil_tmp46 ;
  u16 __cil_tmp47 ;
  u16 __cil_tmp48 ;
  u8 __cil_tmp49 ;
  u8 __cil_tmp50 ;
  int __cil_tmp51 ;
  u8 __cil_tmp52 ;
  u16 __cil_tmp53 ;
  u16 __cil_tmp54 ;
  u8 __cil_tmp55 ;
  u8 __cil_tmp56 ;
  int __cil_tmp57 ;
  u8 __cil_tmp58 ;
  u16 __cil_tmp59 ;
  u16 __cil_tmp60 ;
  u8 __cil_tmp61 ;
  u8 __cil_tmp62 ;
  int __cil_tmp63 ;
  u8 __cil_tmp64 ;
  u32 __cil_tmp65 ;
  int __cil_tmp66 ;
  u16 __cil_tmp67 ;
  u8 __cil_tmp68 ;
  int __cil_tmp69 ;
  u8 __cil_tmp70 ;
  u8 __cil_tmp71 ;
  int __cil_tmp72 ;
  u8 __cil_tmp73 ;
  u16 __cil_tmp74 ;
  u32 __cil_tmp75 ;
  u8 __cil_tmp76 ;
  unsigned int __cil_tmp77 ;
  unsigned int __cil_tmp78 ;
  int __cil_tmp79 ;
  u8 __cil_tmp80 ;
  u32 __cil_tmp81 ;
  u8 __cil_tmp82 ;
  int __cil_tmp83 ;
  u8 __cil_tmp84 ;

  {
  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp8 = dev_priv->saveMSR;
  __cil_tmp9 = (int )__cil_tmp8;
  __cil_tmp10 = (u8 )__cil_tmp9;
  i915_write8(dev_priv, 962U, __cil_tmp10);
  }
  {
  __cil_tmp11 = dev_priv->saveMSR;
  __cil_tmp12 = (int )__cil_tmp11;
  if (__cil_tmp12 & 1) {
    cr_index = (u16 )980U;
    cr_data = (u16 )981U;
    st01 = (u16 )986U;
  } else {
    cr_index = (u16 )948U;
    cr_data = (u16 )949U;
    st01 = (u16 )954U;
  }
  }
  i = 0;
  goto ldv_37635;
  ldv_37634:
  {
  __cil_tmp13 = (u16 )964;
  __cil_tmp14 = (u16 )965;
  __cil_tmp15 = (u8 )i;
  __cil_tmp16 = (int )__cil_tmp15;
  __cil_tmp17 = (u8 )__cil_tmp16;
  __cil_tmp18 = dev_priv->saveSR[i];
  __cil_tmp19 = (int )__cil_tmp18;
  __cil_tmp20 = (u8 )__cil_tmp19;
  i915_write_indexed(dev, __cil_tmp13, __cil_tmp14, __cil_tmp17, __cil_tmp20);
  i = i + 1;
  }
  ldv_37635: ;
  if (i <= 6) {
    goto ldv_37634;
  } else {
    goto ldv_37636;
  }
  ldv_37636:
  {
  __cil_tmp21 = (int )cr_index;
  __cil_tmp22 = (u16 )__cil_tmp21;
  __cil_tmp23 = (int )cr_data;
  __cil_tmp24 = (u16 )__cil_tmp23;
  __cil_tmp25 = (u8 )17;
  __cil_tmp26 = dev_priv->saveCR[17];
  __cil_tmp27 = (int )__cil_tmp26;
  __cil_tmp28 = (u8 )__cil_tmp27;
  i915_write_indexed(dev, __cil_tmp22, __cil_tmp24, __cil_tmp25, __cil_tmp28);
  i = 0;
  }
  goto ldv_37638;
  ldv_37637:
  {
  __cil_tmp29 = (int )cr_index;
  __cil_tmp30 = (u16 )__cil_tmp29;
  __cil_tmp31 = (int )cr_data;
  __cil_tmp32 = (u16 )__cil_tmp31;
  __cil_tmp33 = (u8 )i;
  __cil_tmp34 = (int )__cil_tmp33;
  __cil_tmp35 = (u8 )__cil_tmp34;
  __cil_tmp36 = dev_priv->saveCR[i];
  __cil_tmp37 = (int )__cil_tmp36;
  __cil_tmp38 = (u8 )__cil_tmp37;
  i915_write_indexed(dev, __cil_tmp30, __cil_tmp32, __cil_tmp35, __cil_tmp38);
  i = i + 1;
  }
  ldv_37638: ;
  if (i <= 36) {
    goto ldv_37637;
  } else {
    goto ldv_37639;
  }
  ldv_37639:
  i = 0;
  goto ldv_37641;
  ldv_37640:
  {
  __cil_tmp39 = (u16 )974;
  __cil_tmp40 = (u16 )975;
  __cil_tmp41 = (u8 )i;
  __cil_tmp42 = (int )__cil_tmp41;
  __cil_tmp43 = (u8 )__cil_tmp42;
  __cil_tmp44 = dev_priv->saveGR[i];
  __cil_tmp45 = (int )__cil_tmp44;
  __cil_tmp46 = (u8 )__cil_tmp45;
  i915_write_indexed(dev, __cil_tmp39, __cil_tmp40, __cil_tmp43, __cil_tmp46);
  i = i + 1;
  }
  ldv_37641: ;
  if (i <= 8) {
    goto ldv_37640;
  } else {
    goto ldv_37642;
  }
  ldv_37642:
  {
  __cil_tmp47 = (u16 )974;
  __cil_tmp48 = (u16 )975;
  __cil_tmp49 = (u8 )16;
  __cil_tmp50 = dev_priv->saveGR[16];
  __cil_tmp51 = (int )__cil_tmp50;
  __cil_tmp52 = (u8 )__cil_tmp51;
  i915_write_indexed(dev, __cil_tmp47, __cil_tmp48, __cil_tmp49, __cil_tmp52);
  __cil_tmp53 = (u16 )974;
  __cil_tmp54 = (u16 )975;
  __cil_tmp55 = (u8 )17;
  __cil_tmp56 = dev_priv->saveGR[17];
  __cil_tmp57 = (int )__cil_tmp56;
  __cil_tmp58 = (u8 )__cil_tmp57;
  i915_write_indexed(dev, __cil_tmp53, __cil_tmp54, __cil_tmp55, __cil_tmp58);
  __cil_tmp59 = (u16 )974;
  __cil_tmp60 = (u16 )975;
  __cil_tmp61 = (u8 )24;
  __cil_tmp62 = dev_priv->saveGR[24];
  __cil_tmp63 = (int )__cil_tmp62;
  __cil_tmp64 = (u8 )__cil_tmp63;
  i915_write_indexed(dev, __cil_tmp59, __cil_tmp60, __cil_tmp61, __cil_tmp64);
  __cil_tmp65 = (u32 )st01;
  i915_read8___0(dev_priv, __cil_tmp65);
  i = 0;
  }
  goto ldv_37644;
  ldv_37643:
  {
  __cil_tmp66 = (int )st01;
  __cil_tmp67 = (u16 )__cil_tmp66;
  __cil_tmp68 = (u8 )i;
  __cil_tmp69 = (int )__cil_tmp68;
  __cil_tmp70 = (u8 )__cil_tmp69;
  __cil_tmp71 = dev_priv->saveAR[i];
  __cil_tmp72 = (int )__cil_tmp71;
  __cil_tmp73 = (u8 )__cil_tmp72;
  __cil_tmp74 = (u16 )0;
  i915_write_ar(dev, __cil_tmp67, __cil_tmp70, __cil_tmp73, __cil_tmp74);
  i = i + 1;
  }
  ldv_37644: ;
  if (i <= 20) {
    goto ldv_37643;
  } else {
    goto ldv_37645;
  }
  ldv_37645:
  {
  __cil_tmp75 = (u32 )st01;
  i915_read8___0(dev_priv, __cil_tmp75);
  __cil_tmp76 = dev_priv->saveAR_INDEX;
  __cil_tmp77 = (unsigned int )__cil_tmp76;
  __cil_tmp78 = __cil_tmp77 | 32U;
  __cil_tmp79 = (int )__cil_tmp78;
  __cil_tmp80 = (u8 )__cil_tmp79;
  i915_write8(dev_priv, 960U, __cil_tmp80);
  __cil_tmp81 = (u32 )st01;
  i915_read8___0(dev_priv, __cil_tmp81);
  __cil_tmp82 = dev_priv->saveDACMASK;
  __cil_tmp83 = (int )__cil_tmp82;
  __cil_tmp84 = (u8 )__cil_tmp83;
  i915_write8(dev_priv, 966U, __cil_tmp84);
  }
  return;
}
}
static void i915_save_modeset_reg(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  int i ;
  int tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  void *__cil_tmp7 ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  u8 __cil_tmp11 ;
  unsigned char __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  u8 __cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  void *__cil_tmp20 ;
  struct drm_i915_private *__cil_tmp21 ;
  struct intel_device_info const *__cil_tmp22 ;
  u8 __cil_tmp23 ;
  unsigned char __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  void *__cil_tmp26 ;
  struct drm_i915_private *__cil_tmp27 ;
  struct intel_device_info const *__cil_tmp28 ;
  unsigned char *__cil_tmp29 ;
  unsigned char *__cil_tmp30 ;
  unsigned char __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  void *__cil_tmp33 ;
  struct drm_i915_private *__cil_tmp34 ;
  struct intel_device_info const *__cil_tmp35 ;
  u8 __cil_tmp36 ;
  unsigned char __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  void *__cil_tmp39 ;
  struct drm_i915_private *__cil_tmp40 ;
  struct intel_device_info const *__cil_tmp41 ;
  u8 __cil_tmp42 ;
  unsigned char __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  void *__cil_tmp45 ;
  struct drm_i915_private *__cil_tmp46 ;
  struct intel_device_info const *__cil_tmp47 ;
  unsigned char *__cil_tmp48 ;
  unsigned char *__cil_tmp49 ;
  unsigned char __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  void *__cil_tmp52 ;
  struct drm_i915_private *__cil_tmp53 ;
  struct intel_device_info const *__cil_tmp54 ;
  u8 __cil_tmp55 ;
  unsigned char __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  void *__cil_tmp58 ;
  struct drm_i915_private *__cil_tmp59 ;
  struct intel_device_info const *__cil_tmp60 ;
  u8 __cil_tmp61 ;
  unsigned char __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  void *__cil_tmp64 ;
  struct drm_i915_private *__cil_tmp65 ;
  struct intel_device_info const *__cil_tmp66 ;
  u8 __cil_tmp67 ;
  unsigned char __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  void *__cil_tmp70 ;
  struct drm_i915_private *__cil_tmp71 ;
  struct intel_device_info const *__cil_tmp72 ;
  unsigned char *__cil_tmp73 ;
  unsigned char *__cil_tmp74 ;
  unsigned char __cil_tmp75 ;
  unsigned int __cil_tmp76 ;
  void *__cil_tmp77 ;
  struct drm_i915_private *__cil_tmp78 ;
  struct intel_device_info const *__cil_tmp79 ;
  u8 __cil_tmp80 ;
  unsigned char __cil_tmp81 ;
  unsigned int __cil_tmp82 ;
  void *__cil_tmp83 ;
  struct drm_i915_private *__cil_tmp84 ;
  struct intel_device_info const *__cil_tmp85 ;
  u8 __cil_tmp86 ;
  unsigned char __cil_tmp87 ;
  unsigned int __cil_tmp88 ;
  void *__cil_tmp89 ;
  struct drm_i915_private *__cil_tmp90 ;
  struct intel_device_info const *__cil_tmp91 ;
  unsigned char *__cil_tmp92 ;
  unsigned char *__cil_tmp93 ;
  unsigned char __cil_tmp94 ;
  unsigned int __cil_tmp95 ;
  void *__cil_tmp96 ;
  struct drm_i915_private *__cil_tmp97 ;
  struct intel_device_info const *__cil_tmp98 ;
  u8 __cil_tmp99 ;
  unsigned char __cil_tmp100 ;
  unsigned int __cil_tmp101 ;
  void *__cil_tmp102 ;
  struct drm_i915_private *__cil_tmp103 ;
  struct intel_device_info const *__cil_tmp104 ;
  u8 __cil_tmp105 ;
  unsigned char __cil_tmp106 ;
  unsigned int __cil_tmp107 ;
  void *__cil_tmp108 ;
  struct drm_i915_private *__cil_tmp109 ;
  struct intel_device_info const *__cil_tmp110 ;
  unsigned char *__cil_tmp111 ;
  unsigned char *__cil_tmp112 ;
  unsigned char __cil_tmp113 ;
  unsigned int __cil_tmp114 ;
  void *__cil_tmp115 ;
  struct drm_i915_private *__cil_tmp116 ;
  struct intel_device_info const *__cil_tmp117 ;
  u8 __cil_tmp118 ;
  unsigned char __cil_tmp119 ;
  unsigned int __cil_tmp120 ;
  enum pipe __cil_tmp121 ;
  void *__cil_tmp122 ;
  struct drm_i915_private *__cil_tmp123 ;
  struct intel_device_info const *__cil_tmp124 ;
  u8 __cil_tmp125 ;
  unsigned char __cil_tmp126 ;
  unsigned int __cil_tmp127 ;
  void *__cil_tmp128 ;
  struct drm_i915_private *__cil_tmp129 ;
  struct intel_device_info const *__cil_tmp130 ;
  u8 __cil_tmp131 ;
  unsigned char __cil_tmp132 ;
  unsigned int __cil_tmp133 ;
  void *__cil_tmp134 ;
  struct drm_i915_private *__cil_tmp135 ;
  struct intel_device_info const *__cil_tmp136 ;
  unsigned char *__cil_tmp137 ;
  unsigned char *__cil_tmp138 ;
  unsigned char __cil_tmp139 ;
  unsigned int __cil_tmp140 ;
  void *__cil_tmp141 ;
  struct drm_i915_private *__cil_tmp142 ;
  struct intel_device_info const *__cil_tmp143 ;
  u8 __cil_tmp144 ;
  unsigned char __cil_tmp145 ;
  unsigned int __cil_tmp146 ;
  void *__cil_tmp147 ;
  struct drm_i915_private *__cil_tmp148 ;
  struct intel_device_info const *__cil_tmp149 ;
  u8 __cil_tmp150 ;
  unsigned char __cil_tmp151 ;
  unsigned int __cil_tmp152 ;
  void *__cil_tmp153 ;
  struct drm_i915_private *__cil_tmp154 ;
  struct intel_device_info const *__cil_tmp155 ;
  u8 __cil_tmp156 ;
  unsigned char __cil_tmp157 ;
  unsigned int __cil_tmp158 ;
  void *__cil_tmp159 ;
  struct drm_i915_private *__cil_tmp160 ;
  struct intel_device_info const *__cil_tmp161 ;
  unsigned char *__cil_tmp162 ;
  unsigned char *__cil_tmp163 ;
  unsigned char __cil_tmp164 ;
  unsigned int __cil_tmp165 ;
  void *__cil_tmp166 ;
  struct drm_i915_private *__cil_tmp167 ;
  struct intel_device_info const *__cil_tmp168 ;
  u8 __cil_tmp169 ;
  unsigned char __cil_tmp170 ;
  unsigned int __cil_tmp171 ;
  void *__cil_tmp172 ;
  struct drm_i915_private *__cil_tmp173 ;
  struct intel_device_info const *__cil_tmp174 ;
  u8 __cil_tmp175 ;
  unsigned char __cil_tmp176 ;
  unsigned int __cil_tmp177 ;
  void *__cil_tmp178 ;
  struct drm_i915_private *__cil_tmp179 ;
  struct intel_device_info const *__cil_tmp180 ;
  unsigned char *__cil_tmp181 ;
  unsigned char *__cil_tmp182 ;
  unsigned char __cil_tmp183 ;
  unsigned int __cil_tmp184 ;
  void *__cil_tmp185 ;
  struct drm_i915_private *__cil_tmp186 ;
  struct intel_device_info const *__cil_tmp187 ;
  u8 __cil_tmp188 ;
  unsigned char __cil_tmp189 ;
  unsigned int __cil_tmp190 ;
  void *__cil_tmp191 ;
  struct drm_i915_private *__cil_tmp192 ;
  struct intel_device_info const *__cil_tmp193 ;
  u8 __cil_tmp194 ;
  unsigned char __cil_tmp195 ;
  unsigned int __cil_tmp196 ;
  void *__cil_tmp197 ;
  struct drm_i915_private *__cil_tmp198 ;
  struct intel_device_info const *__cil_tmp199 ;
  unsigned char *__cil_tmp200 ;
  unsigned char *__cil_tmp201 ;
  unsigned char __cil_tmp202 ;
  unsigned int __cil_tmp203 ;
  void *__cil_tmp204 ;
  struct drm_i915_private *__cil_tmp205 ;
  struct intel_device_info const *__cil_tmp206 ;
  u8 __cil_tmp207 ;
  unsigned char __cil_tmp208 ;
  unsigned int __cil_tmp209 ;
  enum pipe __cil_tmp210 ;
  void *__cil_tmp211 ;
  struct drm_i915_private *__cil_tmp212 ;
  struct intel_device_info const *__cil_tmp213 ;
  u8 __cil_tmp214 ;
  int __cil_tmp215 ;
  void *__cil_tmp216 ;
  struct drm_i915_private *__cil_tmp217 ;
  struct intel_device_info const *__cil_tmp218 ;
  u8 __cil_tmp219 ;
  int __cil_tmp220 ;
  void *__cil_tmp221 ;
  struct drm_i915_private *__cil_tmp222 ;
  struct intel_device_info const *__cil_tmp223 ;
  u8 __cil_tmp224 ;
  int __cil_tmp225 ;
  void *__cil_tmp226 ;
  struct drm_i915_private *__cil_tmp227 ;
  struct intel_device_info const *__cil_tmp228 ;
  u8 __cil_tmp229 ;
  int __cil_tmp230 ;
  void *__cil_tmp231 ;
  struct drm_i915_private *__cil_tmp232 ;
  struct intel_device_info const *__cil_tmp233 ;
  u8 __cil_tmp234 ;
  int __cil_tmp235 ;
  int __cil_tmp236 ;
  int __cil_tmp237 ;
  u32 __cil_tmp238 ;
  int __cil_tmp239 ;
  int __cil_tmp240 ;
  u32 __cil_tmp241 ;
  int __cil_tmp242 ;
  void *__cil_tmp243 ;
  struct drm_i915_private *__cil_tmp244 ;
  struct intel_device_info const *__cil_tmp245 ;
  unsigned char *__cil_tmp246 ;
  unsigned char *__cil_tmp247 ;
  unsigned char __cil_tmp248 ;
  unsigned int __cil_tmp249 ;
  void *__cil_tmp250 ;
  struct drm_i915_private *__cil_tmp251 ;
  struct intel_device_info const *__cil_tmp252 ;
  unsigned char *__cil_tmp253 ;
  unsigned char *__cil_tmp254 ;
  unsigned char __cil_tmp255 ;
  unsigned int __cil_tmp256 ;
  int __cil_tmp257 ;
  int __cil_tmp258 ;
  u32 __cil_tmp259 ;
  int __cil_tmp260 ;
  int __cil_tmp261 ;
  u32 __cil_tmp262 ;

  {
  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  tmp = drm_core_check_feature(dev, 8192);
  }
  if (tmp != 0) {
    return;
  } else {

  }
  {
  dev_priv->saveCURACNTR = i915_read32(dev_priv, 458880U);
  dev_priv->saveCURAPOS = i915_read32(dev_priv, 458888U);
  dev_priv->saveCURABASE = i915_read32(dev_priv, 458884U);
  dev_priv->saveCURBCNTR = i915_read32(dev_priv, 458944U);
  dev_priv->saveCURBPOS = i915_read32(dev_priv, 458952U);
  dev_priv->saveCURBBASE = i915_read32(dev_priv, 458948U);
  }
  {
  __cil_tmp8 = dev->dev_private;
  __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
  __cil_tmp10 = __cil_tmp9->info;
  __cil_tmp11 = __cil_tmp10->gen;
  __cil_tmp12 = (unsigned char )__cil_tmp11;
  __cil_tmp13 = (unsigned int )__cil_tmp12;
  if (__cil_tmp13 == 2U) {
    {
    dev_priv->saveCURSIZE = i915_read32(dev_priv, 458912U);
    }
  } else {

  }
  }
  {
  __cil_tmp14 = dev->dev_private;
  __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
  __cil_tmp16 = __cil_tmp15->info;
  __cil_tmp17 = __cil_tmp16->gen;
  __cil_tmp18 = (unsigned char )__cil_tmp17;
  __cil_tmp19 = (unsigned int )__cil_tmp18;
  if (__cil_tmp19 == 5U) {
    {
    dev_priv->savePCH_DREF_CONTROL = i915_read32(dev_priv, 811520U);
    dev_priv->saveDISP_ARB_CTL = i915_read32(dev_priv, 282624U);
    }
  } else {
    {
    __cil_tmp20 = dev->dev_private;
    __cil_tmp21 = (struct drm_i915_private *)__cil_tmp20;
    __cil_tmp22 = __cil_tmp21->info;
    __cil_tmp23 = __cil_tmp22->gen;
    __cil_tmp24 = (unsigned char )__cil_tmp23;
    __cil_tmp25 = (unsigned int )__cil_tmp24;
    if (__cil_tmp25 == 6U) {
      {
      dev_priv->savePCH_DREF_CONTROL = i915_read32(dev_priv, 811520U);
      dev_priv->saveDISP_ARB_CTL = i915_read32(dev_priv, 282624U);
      }
    } else {
      {
      __cil_tmp26 = dev->dev_private;
      __cil_tmp27 = (struct drm_i915_private *)__cil_tmp26;
      __cil_tmp28 = __cil_tmp27->info;
      __cil_tmp29 = (unsigned char *)__cil_tmp28;
      __cil_tmp30 = __cil_tmp29 + 2UL;
      __cil_tmp31 = *__cil_tmp30;
      __cil_tmp32 = (unsigned int )__cil_tmp31;
      if (__cil_tmp32 != 0U) {
        {
        dev_priv->savePCH_DREF_CONTROL = i915_read32(dev_priv, 811520U);
        dev_priv->saveDISP_ARB_CTL = i915_read32(dev_priv, 282624U);
        }
      } else {

      }
      }
    }
    }
  }
  }
  {
  dev_priv->savePIPEACONF = i915_read32(dev_priv, 458760U);
  dev_priv->savePIPEASRC = i915_read32(dev_priv, 393244U);
  }
  {
  __cil_tmp33 = dev->dev_private;
  __cil_tmp34 = (struct drm_i915_private *)__cil_tmp33;
  __cil_tmp35 = __cil_tmp34->info;
  __cil_tmp36 = __cil_tmp35->gen;
  __cil_tmp37 = (unsigned char )__cil_tmp36;
  __cil_tmp38 = (unsigned int )__cil_tmp37;
  if (__cil_tmp38 == 5U) {
    {
    dev_priv->saveFPA0 = i915_read32(dev_priv, 811072U);
    dev_priv->saveFPA1 = i915_read32(dev_priv, 811076U);
    dev_priv->saveDPLL_A = i915_read32(dev_priv, 811028U);
    }
  } else {
    {
    __cil_tmp39 = dev->dev_private;
    __cil_tmp40 = (struct drm_i915_private *)__cil_tmp39;
    __cil_tmp41 = __cil_tmp40->info;
    __cil_tmp42 = __cil_tmp41->gen;
    __cil_tmp43 = (unsigned char )__cil_tmp42;
    __cil_tmp44 = (unsigned int )__cil_tmp43;
    if (__cil_tmp44 == 6U) {
      {
      dev_priv->saveFPA0 = i915_read32(dev_priv, 811072U);
      dev_priv->saveFPA1 = i915_read32(dev_priv, 811076U);
      dev_priv->saveDPLL_A = i915_read32(dev_priv, 811028U);
      }
    } else {
      {
      __cil_tmp45 = dev->dev_private;
      __cil_tmp46 = (struct drm_i915_private *)__cil_tmp45;
      __cil_tmp47 = __cil_tmp46->info;
      __cil_tmp48 = (unsigned char *)__cil_tmp47;
      __cil_tmp49 = __cil_tmp48 + 2UL;
      __cil_tmp50 = *__cil_tmp49;
      __cil_tmp51 = (unsigned int )__cil_tmp50;
      if (__cil_tmp51 != 0U) {
        {
        dev_priv->saveFPA0 = i915_read32(dev_priv, 811072U);
        dev_priv->saveFPA1 = i915_read32(dev_priv, 811076U);
        dev_priv->saveDPLL_A = i915_read32(dev_priv, 811028U);
        }
      } else {
        {
        dev_priv->saveFPA0 = i915_read32(dev_priv, 24640U);
        dev_priv->saveFPA1 = i915_read32(dev_priv, 24644U);
        dev_priv->saveDPLL_A = i915_read32(dev_priv, 24596U);
        }
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp52 = dev->dev_private;
  __cil_tmp53 = (struct drm_i915_private *)__cil_tmp52;
  __cil_tmp54 = __cil_tmp53->info;
  __cil_tmp55 = __cil_tmp54->gen;
  __cil_tmp56 = (unsigned char )__cil_tmp55;
  __cil_tmp57 = (unsigned int )__cil_tmp56;
  if (__cil_tmp57 > 3U) {
    {
    __cil_tmp58 = dev->dev_private;
    __cil_tmp59 = (struct drm_i915_private *)__cil_tmp58;
    __cil_tmp60 = __cil_tmp59->info;
    __cil_tmp61 = __cil_tmp60->gen;
    __cil_tmp62 = (unsigned char )__cil_tmp61;
    __cil_tmp63 = (unsigned int )__cil_tmp62;
    if (__cil_tmp63 != 5U) {
      {
      __cil_tmp64 = dev->dev_private;
      __cil_tmp65 = (struct drm_i915_private *)__cil_tmp64;
      __cil_tmp66 = __cil_tmp65->info;
      __cil_tmp67 = __cil_tmp66->gen;
      __cil_tmp68 = (unsigned char )__cil_tmp67;
      __cil_tmp69 = (unsigned int )__cil_tmp68;
      if (__cil_tmp69 != 6U) {
        {
        __cil_tmp70 = dev->dev_private;
        __cil_tmp71 = (struct drm_i915_private *)__cil_tmp70;
        __cil_tmp72 = __cil_tmp71->info;
        __cil_tmp73 = (unsigned char *)__cil_tmp72;
        __cil_tmp74 = __cil_tmp73 + 2UL;
        __cil_tmp75 = *__cil_tmp74;
        __cil_tmp76 = (unsigned int )__cil_tmp75;
        if (__cil_tmp76 == 0U) {
          {
          dev_priv->saveDPLL_A_MD = i915_read32(dev_priv, 24604U);
          }
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  dev_priv->saveHTOTAL_A = i915_read32(dev_priv, 393216U);
  dev_priv->saveHBLANK_A = i915_read32(dev_priv, 393220U);
  dev_priv->saveHSYNC_A = i915_read32(dev_priv, 393224U);
  dev_priv->saveVTOTAL_A = i915_read32(dev_priv, 393228U);
  dev_priv->saveVBLANK_A = i915_read32(dev_priv, 393232U);
  dev_priv->saveVSYNC_A = i915_read32(dev_priv, 393236U);
  }
  {
  __cil_tmp77 = dev->dev_private;
  __cil_tmp78 = (struct drm_i915_private *)__cil_tmp77;
  __cil_tmp79 = __cil_tmp78->info;
  __cil_tmp80 = __cil_tmp79->gen;
  __cil_tmp81 = (unsigned char )__cil_tmp80;
  __cil_tmp82 = (unsigned int )__cil_tmp81;
  if (__cil_tmp82 != 5U) {
    {
    __cil_tmp83 = dev->dev_private;
    __cil_tmp84 = (struct drm_i915_private *)__cil_tmp83;
    __cil_tmp85 = __cil_tmp84->info;
    __cil_tmp86 = __cil_tmp85->gen;
    __cil_tmp87 = (unsigned char )__cil_tmp86;
    __cil_tmp88 = (unsigned int )__cil_tmp87;
    if (__cil_tmp88 != 6U) {
      {
      __cil_tmp89 = dev->dev_private;
      __cil_tmp90 = (struct drm_i915_private *)__cil_tmp89;
      __cil_tmp91 = __cil_tmp90->info;
      __cil_tmp92 = (unsigned char *)__cil_tmp91;
      __cil_tmp93 = __cil_tmp92 + 2UL;
      __cil_tmp94 = *__cil_tmp93;
      __cil_tmp95 = (unsigned int )__cil_tmp94;
      if (__cil_tmp95 == 0U) {
        {
        dev_priv->saveBCLRPAT_A = i915_read32(dev_priv, 393248U);
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp96 = dev->dev_private;
  __cil_tmp97 = (struct drm_i915_private *)__cil_tmp96;
  __cil_tmp98 = __cil_tmp97->info;
  __cil_tmp99 = __cil_tmp98->gen;
  __cil_tmp100 = (unsigned char )__cil_tmp99;
  __cil_tmp101 = (unsigned int )__cil_tmp100;
  if (__cil_tmp101 == 5U) {
    goto _L;
  } else {
    {
    __cil_tmp102 = dev->dev_private;
    __cil_tmp103 = (struct drm_i915_private *)__cil_tmp102;
    __cil_tmp104 = __cil_tmp103->info;
    __cil_tmp105 = __cil_tmp104->gen;
    __cil_tmp106 = (unsigned char )__cil_tmp105;
    __cil_tmp107 = (unsigned int )__cil_tmp106;
    if (__cil_tmp107 == 6U) {
      goto _L;
    } else {
      {
      __cil_tmp108 = dev->dev_private;
      __cil_tmp109 = (struct drm_i915_private *)__cil_tmp108;
      __cil_tmp110 = __cil_tmp109->info;
      __cil_tmp111 = (unsigned char *)__cil_tmp110;
      __cil_tmp112 = __cil_tmp111 + 2UL;
      __cil_tmp113 = *__cil_tmp112;
      __cil_tmp114 = (unsigned int )__cil_tmp113;
      if (__cil_tmp114 != 0U) {
        _L:
        {
        dev_priv->savePIPEA_DATA_M1 = i915_read32(dev_priv, 393264U);
        dev_priv->savePIPEA_DATA_N1 = i915_read32(dev_priv, 393268U);
        dev_priv->savePIPEA_LINK_M1 = i915_read32(dev_priv, 393280U);
        dev_priv->savePIPEA_LINK_N1 = i915_read32(dev_priv, 393284U);
        dev_priv->saveFDI_TXA_CTL = i915_read32(dev_priv, 393472U);
        dev_priv->saveFDI_RXA_CTL = i915_read32(dev_priv, 983052U);
        dev_priv->savePFA_CTL_1 = i915_read32(dev_priv, 426112U);
        dev_priv->savePFA_WIN_SZ = i915_read32(dev_priv, 426100U);
        dev_priv->savePFA_WIN_POS = i915_read32(dev_priv, 426096U);
        dev_priv->saveTRANSACONF = i915_read32(dev_priv, 983048U);
        dev_priv->saveTRANS_HTOTAL_A = i915_read32(dev_priv, 917504U);
        dev_priv->saveTRANS_HBLANK_A = i915_read32(dev_priv, 917508U);
        dev_priv->saveTRANS_HSYNC_A = i915_read32(dev_priv, 917512U);
        dev_priv->saveTRANS_VTOTAL_A = i915_read32(dev_priv, 917516U);
        dev_priv->saveTRANS_VBLANK_A = i915_read32(dev_priv, 917520U);
        dev_priv->saveTRANS_VSYNC_A = i915_read32(dev_priv, 917524U);
        }
      } else {

      }
      }
    }
    }
  }
  }
  {
  dev_priv->saveDSPACNTR = i915_read32(dev_priv, 459136U);
  dev_priv->saveDSPASTRIDE = i915_read32(dev_priv, 459144U);
  dev_priv->saveDSPASIZE = i915_read32(dev_priv, 459152U);
  dev_priv->saveDSPAPOS = i915_read32(dev_priv, 459148U);
  dev_priv->saveDSPAADDR = i915_read32(dev_priv, 459140U);
  }
  {
  __cil_tmp115 = dev->dev_private;
  __cil_tmp116 = (struct drm_i915_private *)__cil_tmp115;
  __cil_tmp117 = __cil_tmp116->info;
  __cil_tmp118 = __cil_tmp117->gen;
  __cil_tmp119 = (unsigned char )__cil_tmp118;
  __cil_tmp120 = (unsigned int )__cil_tmp119;
  if (__cil_tmp120 > 3U) {
    {
    dev_priv->saveDSPASURF = i915_read32(dev_priv, 459164U);
    dev_priv->saveDSPATILEOFF = i915_read32(dev_priv, 459172U);
    }
  } else {

  }
  }
  {
  __cil_tmp121 = (enum pipe )0;
  i915_save_palette(dev, __cil_tmp121);
  dev_priv->savePIPEASTAT = i915_read32(dev_priv, 458788U);
  dev_priv->savePIPEBCONF = i915_read32(dev_priv, 462856U);
  dev_priv->savePIPEBSRC = i915_read32(dev_priv, 397340U);
  }
  {
  __cil_tmp122 = dev->dev_private;
  __cil_tmp123 = (struct drm_i915_private *)__cil_tmp122;
  __cil_tmp124 = __cil_tmp123->info;
  __cil_tmp125 = __cil_tmp124->gen;
  __cil_tmp126 = (unsigned char )__cil_tmp125;
  __cil_tmp127 = (unsigned int )__cil_tmp126;
  if (__cil_tmp127 == 5U) {
    {
    dev_priv->saveFPB0 = i915_read32(dev_priv, 811080U);
    dev_priv->saveFPB1 = i915_read32(dev_priv, 811084U);
    dev_priv->saveDPLL_B = i915_read32(dev_priv, 811032U);
    }
  } else {
    {
    __cil_tmp128 = dev->dev_private;
    __cil_tmp129 = (struct drm_i915_private *)__cil_tmp128;
    __cil_tmp130 = __cil_tmp129->info;
    __cil_tmp131 = __cil_tmp130->gen;
    __cil_tmp132 = (unsigned char )__cil_tmp131;
    __cil_tmp133 = (unsigned int )__cil_tmp132;
    if (__cil_tmp133 == 6U) {
      {
      dev_priv->saveFPB0 = i915_read32(dev_priv, 811080U);
      dev_priv->saveFPB1 = i915_read32(dev_priv, 811084U);
      dev_priv->saveDPLL_B = i915_read32(dev_priv, 811032U);
      }
    } else {
      {
      __cil_tmp134 = dev->dev_private;
      __cil_tmp135 = (struct drm_i915_private *)__cil_tmp134;
      __cil_tmp136 = __cil_tmp135->info;
      __cil_tmp137 = (unsigned char *)__cil_tmp136;
      __cil_tmp138 = __cil_tmp137 + 2UL;
      __cil_tmp139 = *__cil_tmp138;
      __cil_tmp140 = (unsigned int )__cil_tmp139;
      if (__cil_tmp140 != 0U) {
        {
        dev_priv->saveFPB0 = i915_read32(dev_priv, 811080U);
        dev_priv->saveFPB1 = i915_read32(dev_priv, 811084U);
        dev_priv->saveDPLL_B = i915_read32(dev_priv, 811032U);
        }
      } else {
        {
        dev_priv->saveFPB0 = i915_read32(dev_priv, 24648U);
        dev_priv->saveFPB1 = i915_read32(dev_priv, 24652U);
        dev_priv->saveDPLL_B = i915_read32(dev_priv, 24600U);
        }
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp141 = dev->dev_private;
  __cil_tmp142 = (struct drm_i915_private *)__cil_tmp141;
  __cil_tmp143 = __cil_tmp142->info;
  __cil_tmp144 = __cil_tmp143->gen;
  __cil_tmp145 = (unsigned char )__cil_tmp144;
  __cil_tmp146 = (unsigned int )__cil_tmp145;
  if (__cil_tmp146 > 3U) {
    {
    __cil_tmp147 = dev->dev_private;
    __cil_tmp148 = (struct drm_i915_private *)__cil_tmp147;
    __cil_tmp149 = __cil_tmp148->info;
    __cil_tmp150 = __cil_tmp149->gen;
    __cil_tmp151 = (unsigned char )__cil_tmp150;
    __cil_tmp152 = (unsigned int )__cil_tmp151;
    if (__cil_tmp152 != 5U) {
      {
      __cil_tmp153 = dev->dev_private;
      __cil_tmp154 = (struct drm_i915_private *)__cil_tmp153;
      __cil_tmp155 = __cil_tmp154->info;
      __cil_tmp156 = __cil_tmp155->gen;
      __cil_tmp157 = (unsigned char )__cil_tmp156;
      __cil_tmp158 = (unsigned int )__cil_tmp157;
      if (__cil_tmp158 != 6U) {
        {
        __cil_tmp159 = dev->dev_private;
        __cil_tmp160 = (struct drm_i915_private *)__cil_tmp159;
        __cil_tmp161 = __cil_tmp160->info;
        __cil_tmp162 = (unsigned char *)__cil_tmp161;
        __cil_tmp163 = __cil_tmp162 + 2UL;
        __cil_tmp164 = *__cil_tmp163;
        __cil_tmp165 = (unsigned int )__cil_tmp164;
        if (__cil_tmp165 == 0U) {
          {
          dev_priv->saveDPLL_B_MD = i915_read32(dev_priv, 24608U);
          }
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  dev_priv->saveHTOTAL_B = i915_read32(dev_priv, 397312U);
  dev_priv->saveHBLANK_B = i915_read32(dev_priv, 397316U);
  dev_priv->saveHSYNC_B = i915_read32(dev_priv, 397320U);
  dev_priv->saveVTOTAL_B = i915_read32(dev_priv, 397324U);
  dev_priv->saveVBLANK_B = i915_read32(dev_priv, 397328U);
  dev_priv->saveVSYNC_B = i915_read32(dev_priv, 397332U);
  }
  {
  __cil_tmp166 = dev->dev_private;
  __cil_tmp167 = (struct drm_i915_private *)__cil_tmp166;
  __cil_tmp168 = __cil_tmp167->info;
  __cil_tmp169 = __cil_tmp168->gen;
  __cil_tmp170 = (unsigned char )__cil_tmp169;
  __cil_tmp171 = (unsigned int )__cil_tmp170;
  if (__cil_tmp171 != 5U) {
    {
    __cil_tmp172 = dev->dev_private;
    __cil_tmp173 = (struct drm_i915_private *)__cil_tmp172;
    __cil_tmp174 = __cil_tmp173->info;
    __cil_tmp175 = __cil_tmp174->gen;
    __cil_tmp176 = (unsigned char )__cil_tmp175;
    __cil_tmp177 = (unsigned int )__cil_tmp176;
    if (__cil_tmp177 != 6U) {
      {
      __cil_tmp178 = dev->dev_private;
      __cil_tmp179 = (struct drm_i915_private *)__cil_tmp178;
      __cil_tmp180 = __cil_tmp179->info;
      __cil_tmp181 = (unsigned char *)__cil_tmp180;
      __cil_tmp182 = __cil_tmp181 + 2UL;
      __cil_tmp183 = *__cil_tmp182;
      __cil_tmp184 = (unsigned int )__cil_tmp183;
      if (__cil_tmp184 == 0U) {
        {
        dev_priv->saveBCLRPAT_B = i915_read32(dev_priv, 397344U);
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp185 = dev->dev_private;
  __cil_tmp186 = (struct drm_i915_private *)__cil_tmp185;
  __cil_tmp187 = __cil_tmp186->info;
  __cil_tmp188 = __cil_tmp187->gen;
  __cil_tmp189 = (unsigned char )__cil_tmp188;
  __cil_tmp190 = (unsigned int )__cil_tmp189;
  if (__cil_tmp190 == 5U) {
    goto _L___0;
  } else {
    {
    __cil_tmp191 = dev->dev_private;
    __cil_tmp192 = (struct drm_i915_private *)__cil_tmp191;
    __cil_tmp193 = __cil_tmp192->info;
    __cil_tmp194 = __cil_tmp193->gen;
    __cil_tmp195 = (unsigned char )__cil_tmp194;
    __cil_tmp196 = (unsigned int )__cil_tmp195;
    if (__cil_tmp196 == 6U) {
      goto _L___0;
    } else {
      {
      __cil_tmp197 = dev->dev_private;
      __cil_tmp198 = (struct drm_i915_private *)__cil_tmp197;
      __cil_tmp199 = __cil_tmp198->info;
      __cil_tmp200 = (unsigned char *)__cil_tmp199;
      __cil_tmp201 = __cil_tmp200 + 2UL;
      __cil_tmp202 = *__cil_tmp201;
      __cil_tmp203 = (unsigned int )__cil_tmp202;
      if (__cil_tmp203 != 0U) {
        _L___0:
        {
        dev_priv->savePIPEB_DATA_M1 = i915_read32(dev_priv, 397360U);
        dev_priv->savePIPEB_DATA_N1 = i915_read32(dev_priv, 397364U);
        dev_priv->savePIPEB_LINK_M1 = i915_read32(dev_priv, 397376U);
        dev_priv->savePIPEB_LINK_N1 = i915_read32(dev_priv, 397380U);
        dev_priv->saveFDI_TXB_CTL = i915_read32(dev_priv, 397568U);
        dev_priv->saveFDI_RXB_CTL = i915_read32(dev_priv, 987148U);
        dev_priv->savePFB_CTL_1 = i915_read32(dev_priv, 428160U);
        dev_priv->savePFB_WIN_SZ = i915_read32(dev_priv, 428148U);
        dev_priv->savePFB_WIN_POS = i915_read32(dev_priv, 428144U);
        dev_priv->saveTRANSBCONF = i915_read32(dev_priv, 987144U);
        dev_priv->saveTRANS_HTOTAL_B = i915_read32(dev_priv, 921600U);
        dev_priv->saveTRANS_HBLANK_B = i915_read32(dev_priv, 921604U);
        dev_priv->saveTRANS_HSYNC_B = i915_read32(dev_priv, 921608U);
        dev_priv->saveTRANS_VTOTAL_B = i915_read32(dev_priv, 921612U);
        dev_priv->saveTRANS_VBLANK_B = i915_read32(dev_priv, 921616U);
        dev_priv->saveTRANS_VSYNC_B = i915_read32(dev_priv, 921620U);
        }
      } else {

      }
      }
    }
    }
  }
  }
  {
  dev_priv->saveDSPBCNTR = i915_read32(dev_priv, 463232U);
  dev_priv->saveDSPBSTRIDE = i915_read32(dev_priv, 463240U);
  dev_priv->saveDSPBSIZE = i915_read32(dev_priv, 463248U);
  dev_priv->saveDSPBPOS = i915_read32(dev_priv, 463244U);
  dev_priv->saveDSPBADDR = i915_read32(dev_priv, 463236U);
  }
  {
  __cil_tmp204 = dev->dev_private;
  __cil_tmp205 = (struct drm_i915_private *)__cil_tmp204;
  __cil_tmp206 = __cil_tmp205->info;
  __cil_tmp207 = __cil_tmp206->gen;
  __cil_tmp208 = (unsigned char )__cil_tmp207;
  __cil_tmp209 = (unsigned int )__cil_tmp208;
  if (__cil_tmp209 > 3U) {
    {
    dev_priv->saveDSPBSURF = i915_read32(dev_priv, 463260U);
    dev_priv->saveDSPBTILEOFF = i915_read32(dev_priv, 463268U);
    }
  } else {

  }
  }
  {
  __cil_tmp210 = (enum pipe )1;
  i915_save_palette(dev, __cil_tmp210);
  dev_priv->savePIPEBSTAT = i915_read32(dev_priv, 462884U);
  }
  {
  __cil_tmp211 = dev->dev_private;
  __cil_tmp212 = (struct drm_i915_private *)__cil_tmp211;
  __cil_tmp213 = __cil_tmp212->info;
  __cil_tmp214 = __cil_tmp213->gen;
  __cil_tmp215 = (int )__cil_tmp214;
  if (__cil_tmp215 == 6) {
    goto case_6;
  } else {
    {
    __cil_tmp216 = dev->dev_private;
    __cil_tmp217 = (struct drm_i915_private *)__cil_tmp216;
    __cil_tmp218 = __cil_tmp217->info;
    __cil_tmp219 = __cil_tmp218->gen;
    __cil_tmp220 = (int )__cil_tmp219;
    if (__cil_tmp220 == 5) {
      goto case_5;
    } else {
      {
      __cil_tmp221 = dev->dev_private;
      __cil_tmp222 = (struct drm_i915_private *)__cil_tmp221;
      __cil_tmp223 = __cil_tmp222->info;
      __cil_tmp224 = __cil_tmp223->gen;
      __cil_tmp225 = (int )__cil_tmp224;
      if (__cil_tmp225 == 4) {
        goto case_4;
      } else {
        {
        __cil_tmp226 = dev->dev_private;
        __cil_tmp227 = (struct drm_i915_private *)__cil_tmp226;
        __cil_tmp228 = __cil_tmp227->info;
        __cil_tmp229 = __cil_tmp228->gen;
        __cil_tmp230 = (int )__cil_tmp229;
        if (__cil_tmp230 == 3) {
          goto case_3;
        } else {
          {
          __cil_tmp231 = dev->dev_private;
          __cil_tmp232 = (struct drm_i915_private *)__cil_tmp231;
          __cil_tmp233 = __cil_tmp232->info;
          __cil_tmp234 = __cil_tmp233->gen;
          __cil_tmp235 = (int )__cil_tmp234;
          if (__cil_tmp235 == 2) {
            goto case_2;
          } else
          if (0) {
            case_6:
            i = 0;
            goto ldv_37653;
            ldv_37652:
            {
            __cil_tmp236 = i + 131072;
            __cil_tmp237 = __cil_tmp236 * 8;
            __cil_tmp238 = (u32 )__cil_tmp237;
            dev_priv->saveFENCE[i] = i915_read64(dev_priv, __cil_tmp238);
            i = i + 1;
            }
            ldv_37653: ;
            if (i <= 15) {
              goto ldv_37652;
            } else {
              goto ldv_37654;
            }
            ldv_37654: ;
            goto ldv_37655;
            case_5: ;
            case_4:
            i = 0;
            goto ldv_37659;
            ldv_37658:
            {
            __cil_tmp239 = i + 1536;
            __cil_tmp240 = __cil_tmp239 * 8;
            __cil_tmp241 = (u32 )__cil_tmp240;
            dev_priv->saveFENCE[i] = i915_read64(dev_priv, __cil_tmp241);
            i = i + 1;
            }
            ldv_37659: ;
            if (i <= 15) {
              goto ldv_37658;
            } else {
              goto ldv_37660;
            }
            ldv_37660: ;
            goto ldv_37655;
            case_3: ;
            {
            __cil_tmp242 = dev->pci_device;
            if (__cil_tmp242 == 10098) {
              goto _L___1;
            } else {
              {
              __cil_tmp243 = dev->dev_private;
              __cil_tmp244 = (struct drm_i915_private *)__cil_tmp243;
              __cil_tmp245 = __cil_tmp244->info;
              __cil_tmp246 = (unsigned char *)__cil_tmp245;
              __cil_tmp247 = __cil_tmp246 + 1UL;
              __cil_tmp248 = *__cil_tmp247;
              __cil_tmp249 = (unsigned int )__cil_tmp248;
              if (__cil_tmp249 != 0U) {
                goto _L___1;
              } else {
                {
                __cil_tmp250 = dev->dev_private;
                __cil_tmp251 = (struct drm_i915_private *)__cil_tmp250;
                __cil_tmp252 = __cil_tmp251->info;
                __cil_tmp253 = (unsigned char *)__cil_tmp252;
                __cil_tmp254 = __cil_tmp253 + 1UL;
                __cil_tmp255 = *__cil_tmp254;
                __cil_tmp256 = (unsigned int )__cil_tmp255;
                if (__cil_tmp256 != 0U) {
                  _L___1:
                  i = 0;
                  goto ldv_37663;
                  ldv_37662:
                  {
                  __cil_tmp257 = i + 3072;
                  __cil_tmp258 = __cil_tmp257 * 4;
                  __cil_tmp259 = (u32 )__cil_tmp258;
                  tmp___0 = i915_read32(dev_priv, __cil_tmp259);
                  dev_priv->saveFENCE[i + 8] = (uint64_t )tmp___0;
                  i = i + 1;
                  }
                  ldv_37663: ;
                  if (i <= 7) {
                    goto ldv_37662;
                  } else {
                    goto ldv_37664;
                  }
                  ldv_37664: ;
                } else {

                }
                }
              }
              }
            }
            }
            case_2:
            i = 0;
            goto ldv_37667;
            ldv_37666:
            {
            __cil_tmp260 = i + 2048;
            __cil_tmp261 = __cil_tmp260 * 4;
            __cil_tmp262 = (u32 )__cil_tmp261;
            tmp___1 = i915_read32(dev_priv, __cil_tmp262);
            dev_priv->saveFENCE[i] = (uint64_t )tmp___1;
            i = i + 1;
            }
            ldv_37667: ;
            if (i <= 7) {
              goto ldv_37666;
            } else {
              goto ldv_37668;
            }
            ldv_37668: ;
            goto ldv_37655;
          } else {

          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_37655: ;
  return;
}
}
static void i915_restore_modeset_reg(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  int dpll_a_reg ;
  int fpa0_reg ;
  int fpa1_reg ;
  int dpll_b_reg ;
  int fpb0_reg ;
  int fpb1_reg ;
  int i ;
  int tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  void *__cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  u8 __cil_tmp17 ;
  int __cil_tmp18 ;
  void *__cil_tmp19 ;
  struct drm_i915_private *__cil_tmp20 ;
  struct intel_device_info const *__cil_tmp21 ;
  u8 __cil_tmp22 ;
  int __cil_tmp23 ;
  void *__cil_tmp24 ;
  struct drm_i915_private *__cil_tmp25 ;
  struct intel_device_info const *__cil_tmp26 ;
  u8 __cil_tmp27 ;
  int __cil_tmp28 ;
  void *__cil_tmp29 ;
  struct drm_i915_private *__cil_tmp30 ;
  struct intel_device_info const *__cil_tmp31 ;
  u8 __cil_tmp32 ;
  int __cil_tmp33 ;
  void *__cil_tmp34 ;
  struct drm_i915_private *__cil_tmp35 ;
  struct intel_device_info const *__cil_tmp36 ;
  u8 __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  u32 __cil_tmp41 ;
  uint64_t __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;
  u32 __cil_tmp45 ;
  uint64_t __cil_tmp46 ;
  int __cil_tmp47 ;
  void *__cil_tmp48 ;
  struct drm_i915_private *__cil_tmp49 ;
  struct intel_device_info const *__cil_tmp50 ;
  unsigned char *__cil_tmp51 ;
  unsigned char *__cil_tmp52 ;
  unsigned char __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  void *__cil_tmp55 ;
  struct drm_i915_private *__cil_tmp56 ;
  struct intel_device_info const *__cil_tmp57 ;
  unsigned char *__cil_tmp58 ;
  unsigned char *__cil_tmp59 ;
  unsigned char __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  int __cil_tmp62 ;
  int __cil_tmp63 ;
  u32 __cil_tmp64 ;
  uint64_t __cil_tmp65 ;
  u32 __cil_tmp66 ;
  int __cil_tmp67 ;
  int __cil_tmp68 ;
  u32 __cil_tmp69 ;
  uint64_t __cil_tmp70 ;
  u32 __cil_tmp71 ;
  void *__cil_tmp72 ;
  struct drm_i915_private *__cil_tmp73 ;
  struct intel_device_info const *__cil_tmp74 ;
  u8 __cil_tmp75 ;
  unsigned char __cil_tmp76 ;
  unsigned int __cil_tmp77 ;
  void *__cil_tmp78 ;
  struct drm_i915_private *__cil_tmp79 ;
  struct intel_device_info const *__cil_tmp80 ;
  u8 __cil_tmp81 ;
  unsigned char __cil_tmp82 ;
  unsigned int __cil_tmp83 ;
  void *__cil_tmp84 ;
  struct drm_i915_private *__cil_tmp85 ;
  struct intel_device_info const *__cil_tmp86 ;
  unsigned char *__cil_tmp87 ;
  unsigned char *__cil_tmp88 ;
  unsigned char __cil_tmp89 ;
  unsigned int __cil_tmp90 ;
  void *__cil_tmp91 ;
  struct drm_i915_private *__cil_tmp92 ;
  struct intel_device_info const *__cil_tmp93 ;
  u8 __cil_tmp94 ;
  unsigned char __cil_tmp95 ;
  unsigned int __cil_tmp96 ;
  u32 __cil_tmp97 ;
  u32 __cil_tmp98 ;
  void *__cil_tmp99 ;
  struct drm_i915_private *__cil_tmp100 ;
  struct intel_device_info const *__cil_tmp101 ;
  u8 __cil_tmp102 ;
  unsigned char __cil_tmp103 ;
  unsigned int __cil_tmp104 ;
  u32 __cil_tmp105 ;
  u32 __cil_tmp106 ;
  void *__cil_tmp107 ;
  struct drm_i915_private *__cil_tmp108 ;
  struct intel_device_info const *__cil_tmp109 ;
  unsigned char *__cil_tmp110 ;
  unsigned char *__cil_tmp111 ;
  unsigned char __cil_tmp112 ;
  unsigned int __cil_tmp113 ;
  u32 __cil_tmp114 ;
  u32 __cil_tmp115 ;
  u32 __cil_tmp116 ;
  int __cil_tmp117 ;
  u32 __cil_tmp118 ;
  u32 __cil_tmp119 ;
  unsigned int __cil_tmp120 ;
  unsigned long __cil_tmp121 ;
  void *__cil_tmp122 ;
  void const volatile *__cil_tmp123 ;
  void const volatile *__cil_tmp124 ;
  u32 __cil_tmp125 ;
  u32 __cil_tmp126 ;
  u32 __cil_tmp127 ;
  u32 __cil_tmp128 ;
  u32 __cil_tmp129 ;
  u32 __cil_tmp130 ;
  unsigned long __cil_tmp131 ;
  void *__cil_tmp132 ;
  void const volatile *__cil_tmp133 ;
  void const volatile *__cil_tmp134 ;
  void *__cil_tmp135 ;
  struct drm_i915_private *__cil_tmp136 ;
  struct intel_device_info const *__cil_tmp137 ;
  u8 __cil_tmp138 ;
  unsigned char __cil_tmp139 ;
  unsigned int __cil_tmp140 ;
  void *__cil_tmp141 ;
  struct drm_i915_private *__cil_tmp142 ;
  struct intel_device_info const *__cil_tmp143 ;
  u8 __cil_tmp144 ;
  unsigned char __cil_tmp145 ;
  unsigned int __cil_tmp146 ;
  void *__cil_tmp147 ;
  struct drm_i915_private *__cil_tmp148 ;
  struct intel_device_info const *__cil_tmp149 ;
  u8 __cil_tmp150 ;
  unsigned char __cil_tmp151 ;
  unsigned int __cil_tmp152 ;
  void *__cil_tmp153 ;
  struct drm_i915_private *__cil_tmp154 ;
  struct intel_device_info const *__cil_tmp155 ;
  unsigned char *__cil_tmp156 ;
  unsigned char *__cil_tmp157 ;
  unsigned char __cil_tmp158 ;
  unsigned int __cil_tmp159 ;
  u32 __cil_tmp160 ;
  void *__cil_tmp161 ;
  void const volatile *__cil_tmp162 ;
  void const volatile *__cil_tmp163 ;
  u32 __cil_tmp164 ;
  u32 __cil_tmp165 ;
  u32 __cil_tmp166 ;
  u32 __cil_tmp167 ;
  u32 __cil_tmp168 ;
  u32 __cil_tmp169 ;
  void *__cil_tmp170 ;
  struct drm_i915_private *__cil_tmp171 ;
  struct intel_device_info const *__cil_tmp172 ;
  u8 __cil_tmp173 ;
  unsigned char __cil_tmp174 ;
  unsigned int __cil_tmp175 ;
  void *__cil_tmp176 ;
  struct drm_i915_private *__cil_tmp177 ;
  struct intel_device_info const *__cil_tmp178 ;
  u8 __cil_tmp179 ;
  unsigned char __cil_tmp180 ;
  unsigned int __cil_tmp181 ;
  void *__cil_tmp182 ;
  struct drm_i915_private *__cil_tmp183 ;
  struct intel_device_info const *__cil_tmp184 ;
  unsigned char *__cil_tmp185 ;
  unsigned char *__cil_tmp186 ;
  unsigned char __cil_tmp187 ;
  unsigned int __cil_tmp188 ;
  u32 __cil_tmp189 ;
  void *__cil_tmp190 ;
  struct drm_i915_private *__cil_tmp191 ;
  struct intel_device_info const *__cil_tmp192 ;
  u8 __cil_tmp193 ;
  unsigned char __cil_tmp194 ;
  unsigned int __cil_tmp195 ;
  void *__cil_tmp196 ;
  struct drm_i915_private *__cil_tmp197 ;
  struct intel_device_info const *__cil_tmp198 ;
  u8 __cil_tmp199 ;
  unsigned char __cil_tmp200 ;
  unsigned int __cil_tmp201 ;
  void *__cil_tmp202 ;
  struct drm_i915_private *__cil_tmp203 ;
  struct intel_device_info const *__cil_tmp204 ;
  unsigned char *__cil_tmp205 ;
  unsigned char *__cil_tmp206 ;
  unsigned char __cil_tmp207 ;
  unsigned int __cil_tmp208 ;
  u32 __cil_tmp209 ;
  u32 __cil_tmp210 ;
  u32 __cil_tmp211 ;
  u32 __cil_tmp212 ;
  u32 __cil_tmp213 ;
  u32 __cil_tmp214 ;
  u32 __cil_tmp215 ;
  u32 __cil_tmp216 ;
  u32 __cil_tmp217 ;
  u32 __cil_tmp218 ;
  u32 __cil_tmp219 ;
  u32 __cil_tmp220 ;
  u32 __cil_tmp221 ;
  u32 __cil_tmp222 ;
  u32 __cil_tmp223 ;
  u32 __cil_tmp224 ;
  u32 __cil_tmp225 ;
  u32 __cil_tmp226 ;
  u32 __cil_tmp227 ;
  u32 __cil_tmp228 ;
  u32 __cil_tmp229 ;
  void *__cil_tmp230 ;
  struct drm_i915_private *__cil_tmp231 ;
  struct intel_device_info const *__cil_tmp232 ;
  u8 __cil_tmp233 ;
  unsigned char __cil_tmp234 ;
  unsigned int __cil_tmp235 ;
  u32 __cil_tmp236 ;
  u32 __cil_tmp237 ;
  u32 __cil_tmp238 ;
  enum pipe __cil_tmp239 ;
  u32 __cil_tmp240 ;
  u32 __cil_tmp241 ;
  int __cil_tmp242 ;
  u32 __cil_tmp243 ;
  u32 __cil_tmp244 ;
  unsigned int __cil_tmp245 ;
  unsigned long __cil_tmp246 ;
  void *__cil_tmp247 ;
  void const volatile *__cil_tmp248 ;
  void const volatile *__cil_tmp249 ;
  u32 __cil_tmp250 ;
  u32 __cil_tmp251 ;
  u32 __cil_tmp252 ;
  u32 __cil_tmp253 ;
  u32 __cil_tmp254 ;
  u32 __cil_tmp255 ;
  unsigned long __cil_tmp256 ;
  void *__cil_tmp257 ;
  void const volatile *__cil_tmp258 ;
  void const volatile *__cil_tmp259 ;
  void *__cil_tmp260 ;
  struct drm_i915_private *__cil_tmp261 ;
  struct intel_device_info const *__cil_tmp262 ;
  u8 __cil_tmp263 ;
  unsigned char __cil_tmp264 ;
  unsigned int __cil_tmp265 ;
  void *__cil_tmp266 ;
  struct drm_i915_private *__cil_tmp267 ;
  struct intel_device_info const *__cil_tmp268 ;
  u8 __cil_tmp269 ;
  unsigned char __cil_tmp270 ;
  unsigned int __cil_tmp271 ;
  void *__cil_tmp272 ;
  struct drm_i915_private *__cil_tmp273 ;
  struct intel_device_info const *__cil_tmp274 ;
  u8 __cil_tmp275 ;
  unsigned char __cil_tmp276 ;
  unsigned int __cil_tmp277 ;
  void *__cil_tmp278 ;
  struct drm_i915_private *__cil_tmp279 ;
  struct intel_device_info const *__cil_tmp280 ;
  unsigned char *__cil_tmp281 ;
  unsigned char *__cil_tmp282 ;
  unsigned char __cil_tmp283 ;
  unsigned int __cil_tmp284 ;
  u32 __cil_tmp285 ;
  void *__cil_tmp286 ;
  void const volatile *__cil_tmp287 ;
  void const volatile *__cil_tmp288 ;
  u32 __cil_tmp289 ;
  u32 __cil_tmp290 ;
  u32 __cil_tmp291 ;
  u32 __cil_tmp292 ;
  u32 __cil_tmp293 ;
  u32 __cil_tmp294 ;
  void *__cil_tmp295 ;
  struct drm_i915_private *__cil_tmp296 ;
  struct intel_device_info const *__cil_tmp297 ;
  u8 __cil_tmp298 ;
  unsigned char __cil_tmp299 ;
  unsigned int __cil_tmp300 ;
  void *__cil_tmp301 ;
  struct drm_i915_private *__cil_tmp302 ;
  struct intel_device_info const *__cil_tmp303 ;
  u8 __cil_tmp304 ;
  unsigned char __cil_tmp305 ;
  unsigned int __cil_tmp306 ;
  void *__cil_tmp307 ;
  struct drm_i915_private *__cil_tmp308 ;
  struct intel_device_info const *__cil_tmp309 ;
  unsigned char *__cil_tmp310 ;
  unsigned char *__cil_tmp311 ;
  unsigned char __cil_tmp312 ;
  unsigned int __cil_tmp313 ;
  u32 __cil_tmp314 ;
  void *__cil_tmp315 ;
  struct drm_i915_private *__cil_tmp316 ;
  struct intel_device_info const *__cil_tmp317 ;
  u8 __cil_tmp318 ;
  unsigned char __cil_tmp319 ;
  unsigned int __cil_tmp320 ;
  void *__cil_tmp321 ;
  struct drm_i915_private *__cil_tmp322 ;
  struct intel_device_info const *__cil_tmp323 ;
  u8 __cil_tmp324 ;
  unsigned char __cil_tmp325 ;
  unsigned int __cil_tmp326 ;
  void *__cil_tmp327 ;
  struct drm_i915_private *__cil_tmp328 ;
  struct intel_device_info const *__cil_tmp329 ;
  unsigned char *__cil_tmp330 ;
  unsigned char *__cil_tmp331 ;
  unsigned char __cil_tmp332 ;
  unsigned int __cil_tmp333 ;
  u32 __cil_tmp334 ;
  u32 __cil_tmp335 ;
  u32 __cil_tmp336 ;
  u32 __cil_tmp337 ;
  u32 __cil_tmp338 ;
  u32 __cil_tmp339 ;
  u32 __cil_tmp340 ;
  u32 __cil_tmp341 ;
  u32 __cil_tmp342 ;
  u32 __cil_tmp343 ;
  u32 __cil_tmp344 ;
  u32 __cil_tmp345 ;
  u32 __cil_tmp346 ;
  u32 __cil_tmp347 ;
  u32 __cil_tmp348 ;
  u32 __cil_tmp349 ;
  u32 __cil_tmp350 ;
  u32 __cil_tmp351 ;
  u32 __cil_tmp352 ;
  u32 __cil_tmp353 ;
  u32 __cil_tmp354 ;
  void *__cil_tmp355 ;
  struct drm_i915_private *__cil_tmp356 ;
  struct intel_device_info const *__cil_tmp357 ;
  u8 __cil_tmp358 ;
  unsigned char __cil_tmp359 ;
  unsigned int __cil_tmp360 ;
  u32 __cil_tmp361 ;
  u32 __cil_tmp362 ;
  u32 __cil_tmp363 ;
  enum pipe __cil_tmp364 ;
  u32 __cil_tmp365 ;
  u32 __cil_tmp366 ;
  u32 __cil_tmp367 ;
  u32 __cil_tmp368 ;
  u32 __cil_tmp369 ;
  u32 __cil_tmp370 ;
  u32 __cil_tmp371 ;
  void *__cil_tmp372 ;
  struct drm_i915_private *__cil_tmp373 ;
  struct intel_device_info const *__cil_tmp374 ;
  u8 __cil_tmp375 ;
  unsigned char __cil_tmp376 ;
  unsigned int __cil_tmp377 ;
  u32 __cil_tmp378 ;

  {
  {
  __cil_tmp13 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp13;
  tmp = drm_core_check_feature(dev, 8192);
  }
  if (tmp != 0) {
    return;
  } else {

  }
  {
  __cil_tmp14 = dev->dev_private;
  __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
  __cil_tmp16 = __cil_tmp15->info;
  __cil_tmp17 = __cil_tmp16->gen;
  __cil_tmp18 = (int )__cil_tmp17;
  if (__cil_tmp18 == 6) {
    goto case_6;
  } else {
    {
    __cil_tmp19 = dev->dev_private;
    __cil_tmp20 = (struct drm_i915_private *)__cil_tmp19;
    __cil_tmp21 = __cil_tmp20->info;
    __cil_tmp22 = __cil_tmp21->gen;
    __cil_tmp23 = (int )__cil_tmp22;
    if (__cil_tmp23 == 5) {
      goto case_5;
    } else {
      {
      __cil_tmp24 = dev->dev_private;
      __cil_tmp25 = (struct drm_i915_private *)__cil_tmp24;
      __cil_tmp26 = __cil_tmp25->info;
      __cil_tmp27 = __cil_tmp26->gen;
      __cil_tmp28 = (int )__cil_tmp27;
      if (__cil_tmp28 == 4) {
        goto case_4;
      } else {
        {
        __cil_tmp29 = dev->dev_private;
        __cil_tmp30 = (struct drm_i915_private *)__cil_tmp29;
        __cil_tmp31 = __cil_tmp30->info;
        __cil_tmp32 = __cil_tmp31->gen;
        __cil_tmp33 = (int )__cil_tmp32;
        if (__cil_tmp33 == 3) {
          goto case_3;
        } else {
          {
          __cil_tmp34 = dev->dev_private;
          __cil_tmp35 = (struct drm_i915_private *)__cil_tmp34;
          __cil_tmp36 = __cil_tmp35->info;
          __cil_tmp37 = __cil_tmp36->gen;
          __cil_tmp38 = (int )__cil_tmp37;
          if (__cil_tmp38 == 2) {
            goto case_2;
          } else
          if (0) {
            case_6:
            i = 0;
            goto ldv_37682;
            ldv_37681:
            {
            __cil_tmp39 = i + 131072;
            __cil_tmp40 = __cil_tmp39 * 8;
            __cil_tmp41 = (u32 )__cil_tmp40;
            __cil_tmp42 = dev_priv->saveFENCE[i];
            i915_write64(dev_priv, __cil_tmp41, __cil_tmp42);
            i = i + 1;
            }
            ldv_37682: ;
            if (i <= 15) {
              goto ldv_37681;
            } else {
              goto ldv_37683;
            }
            ldv_37683: ;
            goto ldv_37684;
            case_5: ;
            case_4:
            i = 0;
            goto ldv_37688;
            ldv_37687:
            {
            __cil_tmp43 = i + 1536;
            __cil_tmp44 = __cil_tmp43 * 8;
            __cil_tmp45 = (u32 )__cil_tmp44;
            __cil_tmp46 = dev_priv->saveFENCE[i];
            i915_write64(dev_priv, __cil_tmp45, __cil_tmp46);
            i = i + 1;
            }
            ldv_37688: ;
            if (i <= 15) {
              goto ldv_37687;
            } else {
              goto ldv_37689;
            }
            ldv_37689: ;
            goto ldv_37684;
            case_3: ;
            case_2: ;
            {
            __cil_tmp47 = dev->pci_device;
            if (__cil_tmp47 == 10098) {
              goto _L;
            } else {
              {
              __cil_tmp48 = dev->dev_private;
              __cil_tmp49 = (struct drm_i915_private *)__cil_tmp48;
              __cil_tmp50 = __cil_tmp49->info;
              __cil_tmp51 = (unsigned char *)__cil_tmp50;
              __cil_tmp52 = __cil_tmp51 + 1UL;
              __cil_tmp53 = *__cil_tmp52;
              __cil_tmp54 = (unsigned int )__cil_tmp53;
              if (__cil_tmp54 != 0U) {
                goto _L;
              } else {
                {
                __cil_tmp55 = dev->dev_private;
                __cil_tmp56 = (struct drm_i915_private *)__cil_tmp55;
                __cil_tmp57 = __cil_tmp56->info;
                __cil_tmp58 = (unsigned char *)__cil_tmp57;
                __cil_tmp59 = __cil_tmp58 + 1UL;
                __cil_tmp60 = *__cil_tmp59;
                __cil_tmp61 = (unsigned int )__cil_tmp60;
                if (__cil_tmp61 != 0U) {
                  _L:
                  i = 0;
                  goto ldv_37693;
                  ldv_37692:
                  {
                  __cil_tmp62 = i + 3072;
                  __cil_tmp63 = __cil_tmp62 * 4;
                  __cil_tmp64 = (u32 )__cil_tmp63;
                  __cil_tmp65 = dev_priv->saveFENCE[i + 8];
                  __cil_tmp66 = (u32 )__cil_tmp65;
                  i915_write32(dev_priv, __cil_tmp64, __cil_tmp66);
                  i = i + 1;
                  }
                  ldv_37693: ;
                  if (i <= 7) {
                    goto ldv_37692;
                  } else {
                    goto ldv_37694;
                  }
                  ldv_37694: ;
                } else {

                }
                }
              }
              }
            }
            }
            i = 0;
            goto ldv_37696;
            ldv_37695:
            {
            __cil_tmp67 = i + 2048;
            __cil_tmp68 = __cil_tmp67 * 4;
            __cil_tmp69 = (u32 )__cil_tmp68;
            __cil_tmp70 = dev_priv->saveFENCE[i];
            __cil_tmp71 = (u32 )__cil_tmp70;
            i915_write32(dev_priv, __cil_tmp69, __cil_tmp71);
            i = i + 1;
            }
            ldv_37696: ;
            if (i <= 7) {
              goto ldv_37695;
            } else {
              goto ldv_37697;
            }
            ldv_37697: ;
            goto ldv_37684;
          } else {

          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_37684: ;
  {
  __cil_tmp72 = dev->dev_private;
  __cil_tmp73 = (struct drm_i915_private *)__cil_tmp72;
  __cil_tmp74 = __cil_tmp73->info;
  __cil_tmp75 = __cil_tmp74->gen;
  __cil_tmp76 = (unsigned char )__cil_tmp75;
  __cil_tmp77 = (unsigned int )__cil_tmp76;
  if (__cil_tmp77 == 5U) {
    goto _L___0;
  } else {
    {
    __cil_tmp78 = dev->dev_private;
    __cil_tmp79 = (struct drm_i915_private *)__cil_tmp78;
    __cil_tmp80 = __cil_tmp79->info;
    __cil_tmp81 = __cil_tmp80->gen;
    __cil_tmp82 = (unsigned char )__cil_tmp81;
    __cil_tmp83 = (unsigned int )__cil_tmp82;
    if (__cil_tmp83 == 6U) {
      goto _L___0;
    } else {
      {
      __cil_tmp84 = dev->dev_private;
      __cil_tmp85 = (struct drm_i915_private *)__cil_tmp84;
      __cil_tmp86 = __cil_tmp85->info;
      __cil_tmp87 = (unsigned char *)__cil_tmp86;
      __cil_tmp88 = __cil_tmp87 + 2UL;
      __cil_tmp89 = *__cil_tmp88;
      __cil_tmp90 = (unsigned int )__cil_tmp89;
      if (__cil_tmp90 != 0U) {
        _L___0:
        dpll_a_reg = 811028;
        dpll_b_reg = 811032;
        fpa0_reg = 811072;
        fpb0_reg = 811080;
        fpa1_reg = 811076;
        fpb1_reg = 811084;
      } else {
        dpll_a_reg = 24596;
        dpll_b_reg = 24600;
        fpa0_reg = 24640;
        fpb0_reg = 24648;
        fpa1_reg = 24644;
        fpb1_reg = 24652;
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp91 = dev->dev_private;
  __cil_tmp92 = (struct drm_i915_private *)__cil_tmp91;
  __cil_tmp93 = __cil_tmp92->info;
  __cil_tmp94 = __cil_tmp93->gen;
  __cil_tmp95 = (unsigned char )__cil_tmp94;
  __cil_tmp96 = (unsigned int )__cil_tmp95;
  if (__cil_tmp96 == 5U) {
    {
    __cil_tmp97 = dev_priv->savePCH_DREF_CONTROL;
    i915_write32(dev_priv, 811520U, __cil_tmp97);
    __cil_tmp98 = dev_priv->saveDISP_ARB_CTL;
    i915_write32(dev_priv, 282624U, __cil_tmp98);
    }
  } else {
    {
    __cil_tmp99 = dev->dev_private;
    __cil_tmp100 = (struct drm_i915_private *)__cil_tmp99;
    __cil_tmp101 = __cil_tmp100->info;
    __cil_tmp102 = __cil_tmp101->gen;
    __cil_tmp103 = (unsigned char )__cil_tmp102;
    __cil_tmp104 = (unsigned int )__cil_tmp103;
    if (__cil_tmp104 == 6U) {
      {
      __cil_tmp105 = dev_priv->savePCH_DREF_CONTROL;
      i915_write32(dev_priv, 811520U, __cil_tmp105);
      __cil_tmp106 = dev_priv->saveDISP_ARB_CTL;
      i915_write32(dev_priv, 282624U, __cil_tmp106);
      }
    } else {
      {
      __cil_tmp107 = dev->dev_private;
      __cil_tmp108 = (struct drm_i915_private *)__cil_tmp107;
      __cil_tmp109 = __cil_tmp108->info;
      __cil_tmp110 = (unsigned char *)__cil_tmp109;
      __cil_tmp111 = __cil_tmp110 + 2UL;
      __cil_tmp112 = *__cil_tmp111;
      __cil_tmp113 = (unsigned int )__cil_tmp112;
      if (__cil_tmp113 != 0U) {
        {
        __cil_tmp114 = dev_priv->savePCH_DREF_CONTROL;
        i915_write32(dev_priv, 811520U, __cil_tmp114);
        __cil_tmp115 = dev_priv->saveDISP_ARB_CTL;
        i915_write32(dev_priv, 282624U, __cil_tmp115);
        }
      } else {

      }
      }
    }
    }
  }
  }
  {
  __cil_tmp116 = dev_priv->saveDPLL_A;
  __cil_tmp117 = (int )__cil_tmp116;
  if (__cil_tmp117 < 0) {
    {
    __cil_tmp118 = (u32 )dpll_a_reg;
    __cil_tmp119 = dev_priv->saveDPLL_A;
    __cil_tmp120 = __cil_tmp119 & 2147483647U;
    i915_write32(dev_priv, __cil_tmp118, __cil_tmp120);
    __cil_tmp121 = (unsigned long )dpll_a_reg;
    __cil_tmp122 = dev_priv->regs;
    __cil_tmp123 = (void const volatile *)__cil_tmp122;
    __cil_tmp124 = __cil_tmp123 + __cil_tmp121;
    readl(__cil_tmp124);
    __const_udelay(644250UL);
    }
  } else {

  }
  }
  {
  __cil_tmp125 = (u32 )fpa0_reg;
  __cil_tmp126 = dev_priv->saveFPA0;
  i915_write32(dev_priv, __cil_tmp125, __cil_tmp126);
  __cil_tmp127 = (u32 )fpa1_reg;
  __cil_tmp128 = dev_priv->saveFPA1;
  i915_write32(dev_priv, __cil_tmp127, __cil_tmp128);
  __cil_tmp129 = (u32 )dpll_a_reg;
  __cil_tmp130 = dev_priv->saveDPLL_A;
  i915_write32(dev_priv, __cil_tmp129, __cil_tmp130);
  __cil_tmp131 = (unsigned long )dpll_a_reg;
  __cil_tmp132 = dev_priv->regs;
  __cil_tmp133 = (void const volatile *)__cil_tmp132;
  __cil_tmp134 = __cil_tmp133 + __cil_tmp131;
  readl(__cil_tmp134);
  __const_udelay(644250UL);
  }
  {
  __cil_tmp135 = dev->dev_private;
  __cil_tmp136 = (struct drm_i915_private *)__cil_tmp135;
  __cil_tmp137 = __cil_tmp136->info;
  __cil_tmp138 = __cil_tmp137->gen;
  __cil_tmp139 = (unsigned char )__cil_tmp138;
  __cil_tmp140 = (unsigned int )__cil_tmp139;
  if (__cil_tmp140 > 3U) {
    {
    __cil_tmp141 = dev->dev_private;
    __cil_tmp142 = (struct drm_i915_private *)__cil_tmp141;
    __cil_tmp143 = __cil_tmp142->info;
    __cil_tmp144 = __cil_tmp143->gen;
    __cil_tmp145 = (unsigned char )__cil_tmp144;
    __cil_tmp146 = (unsigned int )__cil_tmp145;
    if (__cil_tmp146 != 5U) {
      {
      __cil_tmp147 = dev->dev_private;
      __cil_tmp148 = (struct drm_i915_private *)__cil_tmp147;
      __cil_tmp149 = __cil_tmp148->info;
      __cil_tmp150 = __cil_tmp149->gen;
      __cil_tmp151 = (unsigned char )__cil_tmp150;
      __cil_tmp152 = (unsigned int )__cil_tmp151;
      if (__cil_tmp152 != 6U) {
        {
        __cil_tmp153 = dev->dev_private;
        __cil_tmp154 = (struct drm_i915_private *)__cil_tmp153;
        __cil_tmp155 = __cil_tmp154->info;
        __cil_tmp156 = (unsigned char *)__cil_tmp155;
        __cil_tmp157 = __cil_tmp156 + 2UL;
        __cil_tmp158 = *__cil_tmp157;
        __cil_tmp159 = (unsigned int )__cil_tmp158;
        if (__cil_tmp159 == 0U) {
          {
          __cil_tmp160 = dev_priv->saveDPLL_A_MD;
          i915_write32(dev_priv, 24604U, __cil_tmp160);
          __cil_tmp161 = dev_priv->regs;
          __cil_tmp162 = (void const volatile *)__cil_tmp161;
          __cil_tmp163 = __cil_tmp162 + 24604U;
          readl(__cil_tmp163);
          }
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __const_udelay(644250UL);
  __cil_tmp164 = dev_priv->saveHTOTAL_A;
  i915_write32(dev_priv, 393216U, __cil_tmp164);
  __cil_tmp165 = dev_priv->saveHBLANK_A;
  i915_write32(dev_priv, 393220U, __cil_tmp165);
  __cil_tmp166 = dev_priv->saveHSYNC_A;
  i915_write32(dev_priv, 393224U, __cil_tmp166);
  __cil_tmp167 = dev_priv->saveVTOTAL_A;
  i915_write32(dev_priv, 393228U, __cil_tmp167);
  __cil_tmp168 = dev_priv->saveVBLANK_A;
  i915_write32(dev_priv, 393232U, __cil_tmp168);
  __cil_tmp169 = dev_priv->saveVSYNC_A;
  i915_write32(dev_priv, 393236U, __cil_tmp169);
  }
  {
  __cil_tmp170 = dev->dev_private;
  __cil_tmp171 = (struct drm_i915_private *)__cil_tmp170;
  __cil_tmp172 = __cil_tmp171->info;
  __cil_tmp173 = __cil_tmp172->gen;
  __cil_tmp174 = (unsigned char )__cil_tmp173;
  __cil_tmp175 = (unsigned int )__cil_tmp174;
  if (__cil_tmp175 != 5U) {
    {
    __cil_tmp176 = dev->dev_private;
    __cil_tmp177 = (struct drm_i915_private *)__cil_tmp176;
    __cil_tmp178 = __cil_tmp177->info;
    __cil_tmp179 = __cil_tmp178->gen;
    __cil_tmp180 = (unsigned char )__cil_tmp179;
    __cil_tmp181 = (unsigned int )__cil_tmp180;
    if (__cil_tmp181 != 6U) {
      {
      __cil_tmp182 = dev->dev_private;
      __cil_tmp183 = (struct drm_i915_private *)__cil_tmp182;
      __cil_tmp184 = __cil_tmp183->info;
      __cil_tmp185 = (unsigned char *)__cil_tmp184;
      __cil_tmp186 = __cil_tmp185 + 2UL;
      __cil_tmp187 = *__cil_tmp186;
      __cil_tmp188 = (unsigned int )__cil_tmp187;
      if (__cil_tmp188 == 0U) {
        {
        __cil_tmp189 = dev_priv->saveBCLRPAT_A;
        i915_write32(dev_priv, 393248U, __cil_tmp189);
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp190 = dev->dev_private;
  __cil_tmp191 = (struct drm_i915_private *)__cil_tmp190;
  __cil_tmp192 = __cil_tmp191->info;
  __cil_tmp193 = __cil_tmp192->gen;
  __cil_tmp194 = (unsigned char )__cil_tmp193;
  __cil_tmp195 = (unsigned int )__cil_tmp194;
  if (__cil_tmp195 == 5U) {
    goto _L___1;
  } else {
    {
    __cil_tmp196 = dev->dev_private;
    __cil_tmp197 = (struct drm_i915_private *)__cil_tmp196;
    __cil_tmp198 = __cil_tmp197->info;
    __cil_tmp199 = __cil_tmp198->gen;
    __cil_tmp200 = (unsigned char )__cil_tmp199;
    __cil_tmp201 = (unsigned int )__cil_tmp200;
    if (__cil_tmp201 == 6U) {
      goto _L___1;
    } else {
      {
      __cil_tmp202 = dev->dev_private;
      __cil_tmp203 = (struct drm_i915_private *)__cil_tmp202;
      __cil_tmp204 = __cil_tmp203->info;
      __cil_tmp205 = (unsigned char *)__cil_tmp204;
      __cil_tmp206 = __cil_tmp205 + 2UL;
      __cil_tmp207 = *__cil_tmp206;
      __cil_tmp208 = (unsigned int )__cil_tmp207;
      if (__cil_tmp208 != 0U) {
        _L___1:
        {
        __cil_tmp209 = dev_priv->savePIPEA_DATA_M1;
        i915_write32(dev_priv, 393264U, __cil_tmp209);
        __cil_tmp210 = dev_priv->savePIPEA_DATA_N1;
        i915_write32(dev_priv, 393268U, __cil_tmp210);
        __cil_tmp211 = dev_priv->savePIPEA_LINK_M1;
        i915_write32(dev_priv, 393280U, __cil_tmp211);
        __cil_tmp212 = dev_priv->savePIPEA_LINK_N1;
        i915_write32(dev_priv, 393284U, __cil_tmp212);
        __cil_tmp213 = dev_priv->saveFDI_RXA_CTL;
        i915_write32(dev_priv, 983052U, __cil_tmp213);
        __cil_tmp214 = dev_priv->saveFDI_TXA_CTL;
        i915_write32(dev_priv, 393472U, __cil_tmp214);
        __cil_tmp215 = dev_priv->savePFA_CTL_1;
        i915_write32(dev_priv, 426112U, __cil_tmp215);
        __cil_tmp216 = dev_priv->savePFA_WIN_SZ;
        i915_write32(dev_priv, 426100U, __cil_tmp216);
        __cil_tmp217 = dev_priv->savePFA_WIN_POS;
        i915_write32(dev_priv, 426096U, __cil_tmp217);
        __cil_tmp218 = dev_priv->saveTRANSACONF;
        i915_write32(dev_priv, 983048U, __cil_tmp218);
        __cil_tmp219 = dev_priv->saveTRANS_HTOTAL_A;
        i915_write32(dev_priv, 917504U, __cil_tmp219);
        __cil_tmp220 = dev_priv->saveTRANS_HBLANK_A;
        i915_write32(dev_priv, 917508U, __cil_tmp220);
        __cil_tmp221 = dev_priv->saveTRANS_HSYNC_A;
        i915_write32(dev_priv, 917512U, __cil_tmp221);
        __cil_tmp222 = dev_priv->saveTRANS_VTOTAL_A;
        i915_write32(dev_priv, 917516U, __cil_tmp222);
        __cil_tmp223 = dev_priv->saveTRANS_VBLANK_A;
        i915_write32(dev_priv, 917520U, __cil_tmp223);
        __cil_tmp224 = dev_priv->saveTRANS_VSYNC_A;
        i915_write32(dev_priv, 917524U, __cil_tmp224);
        }
      } else {

      }
      }
    }
    }
  }
  }
  {
  __cil_tmp225 = dev_priv->saveDSPASIZE;
  i915_write32(dev_priv, 459152U, __cil_tmp225);
  __cil_tmp226 = dev_priv->saveDSPAPOS;
  i915_write32(dev_priv, 459148U, __cil_tmp226);
  __cil_tmp227 = dev_priv->savePIPEASRC;
  i915_write32(dev_priv, 393244U, __cil_tmp227);
  __cil_tmp228 = dev_priv->saveDSPAADDR;
  i915_write32(dev_priv, 459140U, __cil_tmp228);
  __cil_tmp229 = dev_priv->saveDSPASTRIDE;
  i915_write32(dev_priv, 459144U, __cil_tmp229);
  }
  {
  __cil_tmp230 = dev->dev_private;
  __cil_tmp231 = (struct drm_i915_private *)__cil_tmp230;
  __cil_tmp232 = __cil_tmp231->info;
  __cil_tmp233 = __cil_tmp232->gen;
  __cil_tmp234 = (unsigned char )__cil_tmp233;
  __cil_tmp235 = (unsigned int )__cil_tmp234;
  if (__cil_tmp235 > 3U) {
    {
    __cil_tmp236 = dev_priv->saveDSPASURF;
    i915_write32(dev_priv, 459164U, __cil_tmp236);
    __cil_tmp237 = dev_priv->saveDSPATILEOFF;
    i915_write32(dev_priv, 459172U, __cil_tmp237);
    }
  } else {

  }
  }
  {
  __cil_tmp238 = dev_priv->savePIPEACONF;
  i915_write32(dev_priv, 458760U, __cil_tmp238);
  __cil_tmp239 = (enum pipe )0;
  i915_restore_palette(dev, __cil_tmp239);
  __cil_tmp240 = dev_priv->saveDSPACNTR;
  i915_write32(dev_priv, 459136U, __cil_tmp240);
  tmp___0 = i915_read32(dev_priv, 459140U);
  i915_write32(dev_priv, 459140U, tmp___0);
  }
  {
  __cil_tmp241 = dev_priv->saveDPLL_B;
  __cil_tmp242 = (int )__cil_tmp241;
  if (__cil_tmp242 < 0) {
    {
    __cil_tmp243 = (u32 )dpll_b_reg;
    __cil_tmp244 = dev_priv->saveDPLL_B;
    __cil_tmp245 = __cil_tmp244 & 2147483647U;
    i915_write32(dev_priv, __cil_tmp243, __cil_tmp245);
    __cil_tmp246 = (unsigned long )dpll_b_reg;
    __cil_tmp247 = dev_priv->regs;
    __cil_tmp248 = (void const volatile *)__cil_tmp247;
    __cil_tmp249 = __cil_tmp248 + __cil_tmp246;
    readl(__cil_tmp249);
    __const_udelay(644250UL);
    }
  } else {

  }
  }
  {
  __cil_tmp250 = (u32 )fpb0_reg;
  __cil_tmp251 = dev_priv->saveFPB0;
  i915_write32(dev_priv, __cil_tmp250, __cil_tmp251);
  __cil_tmp252 = (u32 )fpb1_reg;
  __cil_tmp253 = dev_priv->saveFPB1;
  i915_write32(dev_priv, __cil_tmp252, __cil_tmp253);
  __cil_tmp254 = (u32 )dpll_b_reg;
  __cil_tmp255 = dev_priv->saveDPLL_B;
  i915_write32(dev_priv, __cil_tmp254, __cil_tmp255);
  __cil_tmp256 = (unsigned long )dpll_b_reg;
  __cil_tmp257 = dev_priv->regs;
  __cil_tmp258 = (void const volatile *)__cil_tmp257;
  __cil_tmp259 = __cil_tmp258 + __cil_tmp256;
  readl(__cil_tmp259);
  __const_udelay(644250UL);
  }
  {
  __cil_tmp260 = dev->dev_private;
  __cil_tmp261 = (struct drm_i915_private *)__cil_tmp260;
  __cil_tmp262 = __cil_tmp261->info;
  __cil_tmp263 = __cil_tmp262->gen;
  __cil_tmp264 = (unsigned char )__cil_tmp263;
  __cil_tmp265 = (unsigned int )__cil_tmp264;
  if (__cil_tmp265 > 3U) {
    {
    __cil_tmp266 = dev->dev_private;
    __cil_tmp267 = (struct drm_i915_private *)__cil_tmp266;
    __cil_tmp268 = __cil_tmp267->info;
    __cil_tmp269 = __cil_tmp268->gen;
    __cil_tmp270 = (unsigned char )__cil_tmp269;
    __cil_tmp271 = (unsigned int )__cil_tmp270;
    if (__cil_tmp271 != 5U) {
      {
      __cil_tmp272 = dev->dev_private;
      __cil_tmp273 = (struct drm_i915_private *)__cil_tmp272;
      __cil_tmp274 = __cil_tmp273->info;
      __cil_tmp275 = __cil_tmp274->gen;
      __cil_tmp276 = (unsigned char )__cil_tmp275;
      __cil_tmp277 = (unsigned int )__cil_tmp276;
      if (__cil_tmp277 != 6U) {
        {
        __cil_tmp278 = dev->dev_private;
        __cil_tmp279 = (struct drm_i915_private *)__cil_tmp278;
        __cil_tmp280 = __cil_tmp279->info;
        __cil_tmp281 = (unsigned char *)__cil_tmp280;
        __cil_tmp282 = __cil_tmp281 + 2UL;
        __cil_tmp283 = *__cil_tmp282;
        __cil_tmp284 = (unsigned int )__cil_tmp283;
        if (__cil_tmp284 == 0U) {
          {
          __cil_tmp285 = dev_priv->saveDPLL_B_MD;
          i915_write32(dev_priv, 24608U, __cil_tmp285);
          __cil_tmp286 = dev_priv->regs;
          __cil_tmp287 = (void const volatile *)__cil_tmp286;
          __cil_tmp288 = __cil_tmp287 + 24608U;
          readl(__cil_tmp288);
          }
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __const_udelay(644250UL);
  __cil_tmp289 = dev_priv->saveHTOTAL_B;
  i915_write32(dev_priv, 397312U, __cil_tmp289);
  __cil_tmp290 = dev_priv->saveHBLANK_B;
  i915_write32(dev_priv, 397316U, __cil_tmp290);
  __cil_tmp291 = dev_priv->saveHSYNC_B;
  i915_write32(dev_priv, 397320U, __cil_tmp291);
  __cil_tmp292 = dev_priv->saveVTOTAL_B;
  i915_write32(dev_priv, 397324U, __cil_tmp292);
  __cil_tmp293 = dev_priv->saveVBLANK_B;
  i915_write32(dev_priv, 397328U, __cil_tmp293);
  __cil_tmp294 = dev_priv->saveVSYNC_B;
  i915_write32(dev_priv, 397332U, __cil_tmp294);
  }
  {
  __cil_tmp295 = dev->dev_private;
  __cil_tmp296 = (struct drm_i915_private *)__cil_tmp295;
  __cil_tmp297 = __cil_tmp296->info;
  __cil_tmp298 = __cil_tmp297->gen;
  __cil_tmp299 = (unsigned char )__cil_tmp298;
  __cil_tmp300 = (unsigned int )__cil_tmp299;
  if (__cil_tmp300 != 5U) {
    {
    __cil_tmp301 = dev->dev_private;
    __cil_tmp302 = (struct drm_i915_private *)__cil_tmp301;
    __cil_tmp303 = __cil_tmp302->info;
    __cil_tmp304 = __cil_tmp303->gen;
    __cil_tmp305 = (unsigned char )__cil_tmp304;
    __cil_tmp306 = (unsigned int )__cil_tmp305;
    if (__cil_tmp306 != 6U) {
      {
      __cil_tmp307 = dev->dev_private;
      __cil_tmp308 = (struct drm_i915_private *)__cil_tmp307;
      __cil_tmp309 = __cil_tmp308->info;
      __cil_tmp310 = (unsigned char *)__cil_tmp309;
      __cil_tmp311 = __cil_tmp310 + 2UL;
      __cil_tmp312 = *__cil_tmp311;
      __cil_tmp313 = (unsigned int )__cil_tmp312;
      if (__cil_tmp313 == 0U) {
        {
        __cil_tmp314 = dev_priv->saveBCLRPAT_B;
        i915_write32(dev_priv, 397344U, __cil_tmp314);
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp315 = dev->dev_private;
  __cil_tmp316 = (struct drm_i915_private *)__cil_tmp315;
  __cil_tmp317 = __cil_tmp316->info;
  __cil_tmp318 = __cil_tmp317->gen;
  __cil_tmp319 = (unsigned char )__cil_tmp318;
  __cil_tmp320 = (unsigned int )__cil_tmp319;
  if (__cil_tmp320 == 5U) {
    goto _L___2;
  } else {
    {
    __cil_tmp321 = dev->dev_private;
    __cil_tmp322 = (struct drm_i915_private *)__cil_tmp321;
    __cil_tmp323 = __cil_tmp322->info;
    __cil_tmp324 = __cil_tmp323->gen;
    __cil_tmp325 = (unsigned char )__cil_tmp324;
    __cil_tmp326 = (unsigned int )__cil_tmp325;
    if (__cil_tmp326 == 6U) {
      goto _L___2;
    } else {
      {
      __cil_tmp327 = dev->dev_private;
      __cil_tmp328 = (struct drm_i915_private *)__cil_tmp327;
      __cil_tmp329 = __cil_tmp328->info;
      __cil_tmp330 = (unsigned char *)__cil_tmp329;
      __cil_tmp331 = __cil_tmp330 + 2UL;
      __cil_tmp332 = *__cil_tmp331;
      __cil_tmp333 = (unsigned int )__cil_tmp332;
      if (__cil_tmp333 != 0U) {
        _L___2:
        {
        __cil_tmp334 = dev_priv->savePIPEB_DATA_M1;
        i915_write32(dev_priv, 397360U, __cil_tmp334);
        __cil_tmp335 = dev_priv->savePIPEB_DATA_N1;
        i915_write32(dev_priv, 397364U, __cil_tmp335);
        __cil_tmp336 = dev_priv->savePIPEB_LINK_M1;
        i915_write32(dev_priv, 397376U, __cil_tmp336);
        __cil_tmp337 = dev_priv->savePIPEB_LINK_N1;
        i915_write32(dev_priv, 397380U, __cil_tmp337);
        __cil_tmp338 = dev_priv->saveFDI_RXB_CTL;
        i915_write32(dev_priv, 987148U, __cil_tmp338);
        __cil_tmp339 = dev_priv->saveFDI_TXB_CTL;
        i915_write32(dev_priv, 397568U, __cil_tmp339);
        __cil_tmp340 = dev_priv->savePFB_CTL_1;
        i915_write32(dev_priv, 428160U, __cil_tmp340);
        __cil_tmp341 = dev_priv->savePFB_WIN_SZ;
        i915_write32(dev_priv, 428148U, __cil_tmp341);
        __cil_tmp342 = dev_priv->savePFB_WIN_POS;
        i915_write32(dev_priv, 428144U, __cil_tmp342);
        __cil_tmp343 = dev_priv->saveTRANSBCONF;
        i915_write32(dev_priv, 987144U, __cil_tmp343);
        __cil_tmp344 = dev_priv->saveTRANS_HTOTAL_B;
        i915_write32(dev_priv, 921600U, __cil_tmp344);
        __cil_tmp345 = dev_priv->saveTRANS_HBLANK_B;
        i915_write32(dev_priv, 921604U, __cil_tmp345);
        __cil_tmp346 = dev_priv->saveTRANS_HSYNC_B;
        i915_write32(dev_priv, 921608U, __cil_tmp346);
        __cil_tmp347 = dev_priv->saveTRANS_VTOTAL_B;
        i915_write32(dev_priv, 921612U, __cil_tmp347);
        __cil_tmp348 = dev_priv->saveTRANS_VBLANK_B;
        i915_write32(dev_priv, 921616U, __cil_tmp348);
        __cil_tmp349 = dev_priv->saveTRANS_VSYNC_B;
        i915_write32(dev_priv, 921620U, __cil_tmp349);
        }
      } else {

      }
      }
    }
    }
  }
  }
  {
  __cil_tmp350 = dev_priv->saveDSPBSIZE;
  i915_write32(dev_priv, 463248U, __cil_tmp350);
  __cil_tmp351 = dev_priv->saveDSPBPOS;
  i915_write32(dev_priv, 463244U, __cil_tmp351);
  __cil_tmp352 = dev_priv->savePIPEBSRC;
  i915_write32(dev_priv, 397340U, __cil_tmp352);
  __cil_tmp353 = dev_priv->saveDSPBADDR;
  i915_write32(dev_priv, 463236U, __cil_tmp353);
  __cil_tmp354 = dev_priv->saveDSPBSTRIDE;
  i915_write32(dev_priv, 463240U, __cil_tmp354);
  }
  {
  __cil_tmp355 = dev->dev_private;
  __cil_tmp356 = (struct drm_i915_private *)__cil_tmp355;
  __cil_tmp357 = __cil_tmp356->info;
  __cil_tmp358 = __cil_tmp357->gen;
  __cil_tmp359 = (unsigned char )__cil_tmp358;
  __cil_tmp360 = (unsigned int )__cil_tmp359;
  if (__cil_tmp360 > 3U) {
    {
    __cil_tmp361 = dev_priv->saveDSPBSURF;
    i915_write32(dev_priv, 463260U, __cil_tmp361);
    __cil_tmp362 = dev_priv->saveDSPBTILEOFF;
    i915_write32(dev_priv, 463268U, __cil_tmp362);
    }
  } else {

  }
  }
  {
  __cil_tmp363 = dev_priv->savePIPEBCONF;
  i915_write32(dev_priv, 462856U, __cil_tmp363);
  __cil_tmp364 = (enum pipe )1;
  i915_restore_palette(dev, __cil_tmp364);
  __cil_tmp365 = dev_priv->saveDSPBCNTR;
  i915_write32(dev_priv, 463232U, __cil_tmp365);
  tmp___1 = i915_read32(dev_priv, 463236U);
  i915_write32(dev_priv, 463236U, tmp___1);
  __cil_tmp366 = dev_priv->saveCURAPOS;
  i915_write32(dev_priv, 458888U, __cil_tmp366);
  __cil_tmp367 = dev_priv->saveCURACNTR;
  i915_write32(dev_priv, 458880U, __cil_tmp367);
  __cil_tmp368 = dev_priv->saveCURABASE;
  i915_write32(dev_priv, 458884U, __cil_tmp368);
  __cil_tmp369 = dev_priv->saveCURBPOS;
  i915_write32(dev_priv, 458952U, __cil_tmp369);
  __cil_tmp370 = dev_priv->saveCURBCNTR;
  i915_write32(dev_priv, 458944U, __cil_tmp370);
  __cil_tmp371 = dev_priv->saveCURBBASE;
  i915_write32(dev_priv, 458948U, __cil_tmp371);
  }
  {
  __cil_tmp372 = dev->dev_private;
  __cil_tmp373 = (struct drm_i915_private *)__cil_tmp372;
  __cil_tmp374 = __cil_tmp373->info;
  __cil_tmp375 = __cil_tmp374->gen;
  __cil_tmp376 = (unsigned char )__cil_tmp375;
  __cil_tmp377 = (unsigned int )__cil_tmp376;
  if (__cil_tmp377 == 2U) {
    {
    __cil_tmp378 = dev_priv->saveCURSIZE;
    i915_write32(dev_priv, 458912U, __cil_tmp378);
    }
  } else {

  }
  }
  return;
}
}
static void i915_save_display(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp3 ;
  void *__cil_tmp4 ;
  struct drm_i915_private *__cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  void *__cil_tmp10 ;
  struct drm_i915_private *__cil_tmp11 ;
  struct intel_device_info const *__cil_tmp12 ;
  u8 __cil_tmp13 ;
  unsigned char __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  void *__cil_tmp16 ;
  struct drm_i915_private *__cil_tmp17 ;
  struct intel_device_info const *__cil_tmp18 ;
  unsigned char *__cil_tmp19 ;
  unsigned char *__cil_tmp20 ;
  unsigned char __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  void *__cil_tmp23 ;
  struct drm_i915_private *__cil_tmp24 ;
  struct intel_device_info const *__cil_tmp25 ;
  u8 __cil_tmp26 ;
  unsigned char __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  void *__cil_tmp29 ;
  struct drm_i915_private *__cil_tmp30 ;
  struct intel_device_info const *__cil_tmp31 ;
  u8 __cil_tmp32 ;
  unsigned char __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  void *__cil_tmp35 ;
  struct drm_i915_private *__cil_tmp36 ;
  struct intel_device_info const *__cil_tmp37 ;
  unsigned char *__cil_tmp38 ;
  unsigned char *__cil_tmp39 ;
  unsigned char __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  void *__cil_tmp42 ;
  struct drm_i915_private *__cil_tmp43 ;
  struct intel_device_info const *__cil_tmp44 ;
  u8 __cil_tmp45 ;
  unsigned char __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  void *__cil_tmp48 ;
  struct drm_i915_private *__cil_tmp49 ;
  struct intel_device_info const *__cil_tmp50 ;
  unsigned char *__cil_tmp51 ;
  unsigned char *__cil_tmp52 ;
  unsigned char __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  int __cil_tmp55 ;
  int __cil_tmp56 ;
  int __cil_tmp57 ;
  void *__cil_tmp58 ;
  struct drm_i915_private *__cil_tmp59 ;
  struct intel_device_info const *__cil_tmp60 ;
  u8 __cil_tmp61 ;
  unsigned char __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  void *__cil_tmp64 ;
  struct drm_i915_private *__cil_tmp65 ;
  struct intel_device_info const *__cil_tmp66 ;
  u8 __cil_tmp67 ;
  unsigned char __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  void *__cil_tmp70 ;
  struct drm_i915_private *__cil_tmp71 ;
  struct intel_device_info const *__cil_tmp72 ;
  unsigned char *__cil_tmp73 ;
  unsigned char *__cil_tmp74 ;
  unsigned char __cil_tmp75 ;
  unsigned int __cil_tmp76 ;
  void *__cil_tmp77 ;
  struct drm_i915_private *__cil_tmp78 ;
  struct intel_device_info const *__cil_tmp79 ;
  u8 __cil_tmp80 ;
  unsigned char __cil_tmp81 ;
  unsigned int __cil_tmp82 ;
  void *__cil_tmp83 ;
  struct drm_i915_private *__cil_tmp84 ;
  struct intel_device_info const *__cil_tmp85 ;
  u8 __cil_tmp86 ;
  unsigned char __cil_tmp87 ;
  unsigned int __cil_tmp88 ;
  void *__cil_tmp89 ;
  struct drm_i915_private *__cil_tmp90 ;
  struct intel_device_info const *__cil_tmp91 ;
  unsigned char *__cil_tmp92 ;
  unsigned char *__cil_tmp93 ;
  unsigned char __cil_tmp94 ;
  unsigned int __cil_tmp95 ;
  void *__cil_tmp96 ;
  struct drm_i915_private *__cil_tmp97 ;
  struct intel_device_info const *__cil_tmp98 ;
  unsigned char *__cil_tmp99 ;
  unsigned char *__cil_tmp100 ;
  unsigned char __cil_tmp101 ;
  unsigned int __cil_tmp102 ;
  void *__cil_tmp103 ;
  struct drm_i915_private *__cil_tmp104 ;
  struct intel_device_info const *__cil_tmp105 ;
  u8 __cil_tmp106 ;
  unsigned char __cil_tmp107 ;
  unsigned int __cil_tmp108 ;
  void *__cil_tmp109 ;
  struct drm_i915_private *__cil_tmp110 ;
  struct intel_device_info const *__cil_tmp111 ;
  unsigned char *__cil_tmp112 ;
  unsigned char *__cil_tmp113 ;
  unsigned char __cil_tmp114 ;
  unsigned int __cil_tmp115 ;
  void *__cil_tmp116 ;
  struct drm_i915_private *__cil_tmp117 ;
  struct intel_device_info const *__cil_tmp118 ;
  u8 __cil_tmp119 ;
  unsigned char __cil_tmp120 ;
  unsigned int __cil_tmp121 ;
  void *__cil_tmp122 ;
  struct drm_i915_private *__cil_tmp123 ;
  struct intel_device_info const *__cil_tmp124 ;
  u8 __cil_tmp125 ;
  unsigned char __cil_tmp126 ;
  unsigned int __cil_tmp127 ;
  void *__cil_tmp128 ;
  struct drm_i915_private *__cil_tmp129 ;
  struct intel_device_info const *__cil_tmp130 ;
  unsigned char *__cil_tmp131 ;
  unsigned char *__cil_tmp132 ;
  unsigned char __cil_tmp133 ;
  unsigned int __cil_tmp134 ;
  int __cil_tmp135 ;
  void *__cil_tmp136 ;
  struct drm_i915_private *__cil_tmp137 ;
  struct intel_device_info const *__cil_tmp138 ;
  u8 __cil_tmp139 ;
  unsigned char __cil_tmp140 ;
  unsigned int __cil_tmp141 ;
  void *__cil_tmp142 ;
  struct drm_i915_private *__cil_tmp143 ;
  struct intel_device_info const *__cil_tmp144 ;
  u8 __cil_tmp145 ;
  unsigned char __cil_tmp146 ;
  unsigned int __cil_tmp147 ;
  void *__cil_tmp148 ;
  struct drm_i915_private *__cil_tmp149 ;
  struct intel_device_info const *__cil_tmp150 ;
  unsigned char *__cil_tmp151 ;
  unsigned char *__cil_tmp152 ;
  unsigned char __cil_tmp153 ;
  unsigned int __cil_tmp154 ;

  {
  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp3;
  dev_priv->saveDSPARB = i915_read32(dev_priv, 458800U);
  i915_save_modeset_reg(dev);
  }
  {
  __cil_tmp4 = dev->dev_private;
  __cil_tmp5 = (struct drm_i915_private *)__cil_tmp4;
  __cil_tmp6 = __cil_tmp5->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 == 5U) {
    {
    dev_priv->saveADPA = i915_read32(dev_priv, 921856U);
    }
  } else {
    {
    __cil_tmp10 = dev->dev_private;
    __cil_tmp11 = (struct drm_i915_private *)__cil_tmp10;
    __cil_tmp12 = __cil_tmp11->info;
    __cil_tmp13 = __cil_tmp12->gen;
    __cil_tmp14 = (unsigned char )__cil_tmp13;
    __cil_tmp15 = (unsigned int )__cil_tmp14;
    if (__cil_tmp15 == 6U) {
      {
      dev_priv->saveADPA = i915_read32(dev_priv, 921856U);
      }
    } else {
      {
      __cil_tmp16 = dev->dev_private;
      __cil_tmp17 = (struct drm_i915_private *)__cil_tmp16;
      __cil_tmp18 = __cil_tmp17->info;
      __cil_tmp19 = (unsigned char *)__cil_tmp18;
      __cil_tmp20 = __cil_tmp19 + 2UL;
      __cil_tmp21 = *__cil_tmp20;
      __cil_tmp22 = (unsigned int )__cil_tmp21;
      if (__cil_tmp22 != 0U) {
        {
        dev_priv->saveADPA = i915_read32(dev_priv, 921856U);
        }
      } else {
        {
        dev_priv->saveADPA = i915_read32(dev_priv, 397568U);
        }
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp23 = dev->dev_private;
  __cil_tmp24 = (struct drm_i915_private *)__cil_tmp23;
  __cil_tmp25 = __cil_tmp24->info;
  __cil_tmp26 = __cil_tmp25->gen;
  __cil_tmp27 = (unsigned char )__cil_tmp26;
  __cil_tmp28 = (unsigned int )__cil_tmp27;
  if (__cil_tmp28 == 5U) {
    goto _L;
  } else {
    {
    __cil_tmp29 = dev->dev_private;
    __cil_tmp30 = (struct drm_i915_private *)__cil_tmp29;
    __cil_tmp31 = __cil_tmp30->info;
    __cil_tmp32 = __cil_tmp31->gen;
    __cil_tmp33 = (unsigned char )__cil_tmp32;
    __cil_tmp34 = (unsigned int )__cil_tmp33;
    if (__cil_tmp34 == 6U) {
      goto _L;
    } else {
      {
      __cil_tmp35 = dev->dev_private;
      __cil_tmp36 = (struct drm_i915_private *)__cil_tmp35;
      __cil_tmp37 = __cil_tmp36->info;
      __cil_tmp38 = (unsigned char *)__cil_tmp37;
      __cil_tmp39 = __cil_tmp38 + 2UL;
      __cil_tmp40 = *__cil_tmp39;
      __cil_tmp41 = (unsigned int )__cil_tmp40;
      if (__cil_tmp41 != 0U) {
        _L:
        {
        dev_priv->savePP_CONTROL = i915_read32(dev_priv, 815620U);
        dev_priv->saveBLC_PWM_CTL = i915_read32(dev_priv, 819792U);
        dev_priv->saveBLC_PWM_CTL2 = i915_read32(dev_priv, 819796U);
        dev_priv->saveBLC_CPU_PWM_CTL = i915_read32(dev_priv, 295508U);
        dev_priv->saveBLC_CPU_PWM_CTL2 = i915_read32(dev_priv, 295504U);
        dev_priv->saveLVDS = i915_read32(dev_priv, 921984U);
        }
      } else {
        {
        dev_priv->savePP_CONTROL = i915_read32(dev_priv, 397828U);
        dev_priv->savePFIT_PGM_RATIOS = i915_read32(dev_priv, 397876U);
        dev_priv->saveBLC_PWM_CTL = i915_read32(dev_priv, 397908U);
        dev_priv->saveBLC_HIST_CTL = i915_read32(dev_priv, 397920U);
        }
        {
        __cil_tmp42 = dev->dev_private;
        __cil_tmp43 = (struct drm_i915_private *)__cil_tmp42;
        __cil_tmp44 = __cil_tmp43->info;
        __cil_tmp45 = __cil_tmp44->gen;
        __cil_tmp46 = (unsigned char )__cil_tmp45;
        __cil_tmp47 = (unsigned int )__cil_tmp46;
        if (__cil_tmp47 > 3U) {
          {
          dev_priv->saveBLC_PWM_CTL2 = i915_read32(dev_priv, 397904U);
          }
        } else {

        }
        }
        {
        __cil_tmp48 = dev->dev_private;
        __cil_tmp49 = (struct drm_i915_private *)__cil_tmp48;
        __cil_tmp50 = __cil_tmp49->info;
        __cil_tmp51 = (unsigned char *)__cil_tmp50;
        __cil_tmp52 = __cil_tmp51 + 1UL;
        __cil_tmp53 = *__cil_tmp52;
        __cil_tmp54 = (unsigned int )__cil_tmp53;
        if (__cil_tmp54 != 0U) {
          {
          __cil_tmp55 = dev->pci_device;
          if (__cil_tmp55 != 13687) {
            {
            dev_priv->saveLVDS = i915_read32(dev_priv, 397696U);
            }
          } else {

          }
          }
        } else {

        }
        }
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp56 = dev->pci_device;
  if (__cil_tmp56 != 13687) {
    {
    __cil_tmp57 = dev->pci_device;
    if (__cil_tmp57 != 9570) {
      {
      __cil_tmp58 = dev->dev_private;
      __cil_tmp59 = (struct drm_i915_private *)__cil_tmp58;
      __cil_tmp60 = __cil_tmp59->info;
      __cil_tmp61 = __cil_tmp60->gen;
      __cil_tmp62 = (unsigned char )__cil_tmp61;
      __cil_tmp63 = (unsigned int )__cil_tmp62;
      if (__cil_tmp63 != 5U) {
        {
        __cil_tmp64 = dev->dev_private;
        __cil_tmp65 = (struct drm_i915_private *)__cil_tmp64;
        __cil_tmp66 = __cil_tmp65->info;
        __cil_tmp67 = __cil_tmp66->gen;
        __cil_tmp68 = (unsigned char )__cil_tmp67;
        __cil_tmp69 = (unsigned int )__cil_tmp68;
        if (__cil_tmp69 != 6U) {
          {
          __cil_tmp70 = dev->dev_private;
          __cil_tmp71 = (struct drm_i915_private *)__cil_tmp70;
          __cil_tmp72 = __cil_tmp71->info;
          __cil_tmp73 = (unsigned char *)__cil_tmp72;
          __cil_tmp74 = __cil_tmp73 + 2UL;
          __cil_tmp75 = *__cil_tmp74;
          __cil_tmp76 = (unsigned int )__cil_tmp75;
          if (__cil_tmp76 == 0U) {
            {
            dev_priv->savePFIT_CONTROL = i915_read32(dev_priv, 397872U);
            }
          } else {

          }
          }
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp77 = dev->dev_private;
  __cil_tmp78 = (struct drm_i915_private *)__cil_tmp77;
  __cil_tmp79 = __cil_tmp78->info;
  __cil_tmp80 = __cil_tmp79->gen;
  __cil_tmp81 = (unsigned char )__cil_tmp80;
  __cil_tmp82 = (unsigned int )__cil_tmp81;
  if (__cil_tmp82 == 5U) {
    {
    dev_priv->savePP_ON_DELAYS = i915_read32(dev_priv, 815624U);
    dev_priv->savePP_OFF_DELAYS = i915_read32(dev_priv, 815628U);
    dev_priv->savePP_DIVISOR = i915_read32(dev_priv, 815632U);
    }
  } else {
    {
    __cil_tmp83 = dev->dev_private;
    __cil_tmp84 = (struct drm_i915_private *)__cil_tmp83;
    __cil_tmp85 = __cil_tmp84->info;
    __cil_tmp86 = __cil_tmp85->gen;
    __cil_tmp87 = (unsigned char )__cil_tmp86;
    __cil_tmp88 = (unsigned int )__cil_tmp87;
    if (__cil_tmp88 == 6U) {
      {
      dev_priv->savePP_ON_DELAYS = i915_read32(dev_priv, 815624U);
      dev_priv->savePP_OFF_DELAYS = i915_read32(dev_priv, 815628U);
      dev_priv->savePP_DIVISOR = i915_read32(dev_priv, 815632U);
      }
    } else {
      {
      __cil_tmp89 = dev->dev_private;
      __cil_tmp90 = (struct drm_i915_private *)__cil_tmp89;
      __cil_tmp91 = __cil_tmp90->info;
      __cil_tmp92 = (unsigned char *)__cil_tmp91;
      __cil_tmp93 = __cil_tmp92 + 2UL;
      __cil_tmp94 = *__cil_tmp93;
      __cil_tmp95 = (unsigned int )__cil_tmp94;
      if (__cil_tmp95 != 0U) {
        {
        dev_priv->savePP_ON_DELAYS = i915_read32(dev_priv, 815624U);
        dev_priv->savePP_OFF_DELAYS = i915_read32(dev_priv, 815628U);
        dev_priv->savePP_DIVISOR = i915_read32(dev_priv, 815632U);
        }
      } else {
        {
        dev_priv->savePP_ON_DELAYS = i915_read32(dev_priv, 397832U);
        dev_priv->savePP_OFF_DELAYS = i915_read32(dev_priv, 397836U);
        dev_priv->savePP_DIVISOR = i915_read32(dev_priv, 397840U);
        }
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp96 = dev->dev_private;
  __cil_tmp97 = (struct drm_i915_private *)__cil_tmp96;
  __cil_tmp98 = __cil_tmp97->info;
  __cil_tmp99 = (unsigned char *)__cil_tmp98;
  __cil_tmp100 = __cil_tmp99 + 1UL;
  __cil_tmp101 = *__cil_tmp100;
  __cil_tmp102 = (unsigned int )__cil_tmp101;
  if (__cil_tmp102 != 0U) {
    goto _L___0;
  } else {
    {
    __cil_tmp103 = dev->dev_private;
    __cil_tmp104 = (struct drm_i915_private *)__cil_tmp103;
    __cil_tmp105 = __cil_tmp104->info;
    __cil_tmp106 = __cil_tmp105->gen;
    __cil_tmp107 = (unsigned char )__cil_tmp106;
    __cil_tmp108 = (unsigned int )__cil_tmp107;
    if (__cil_tmp108 == 5U) {
      _L___0:
      {
      dev_priv->saveDP_B = i915_read32(dev_priv, 409856U);
      dev_priv->saveDP_C = i915_read32(dev_priv, 410112U);
      dev_priv->saveDP_D = i915_read32(dev_priv, 410368U);
      dev_priv->savePIPEA_GMCH_DATA_M = i915_read32(dev_priv, 458832U);
      dev_priv->savePIPEB_GMCH_DATA_M = i915_read32(dev_priv, 462928U);
      dev_priv->savePIPEA_GMCH_DATA_N = i915_read32(dev_priv, 458836U);
      dev_priv->savePIPEB_GMCH_DATA_N = i915_read32(dev_priv, 462932U);
      dev_priv->savePIPEA_DP_LINK_M = i915_read32(dev_priv, 458848U);
      dev_priv->savePIPEB_DP_LINK_M = i915_read32(dev_priv, 462944U);
      dev_priv->savePIPEA_DP_LINK_N = i915_read32(dev_priv, 458852U);
      dev_priv->savePIPEB_DP_LINK_N = i915_read32(dev_priv, 462948U);
      }
    } else {

    }
    }
  }
  }
  {
  __cil_tmp109 = dev->dev_private;
  __cil_tmp110 = (struct drm_i915_private *)__cil_tmp109;
  __cil_tmp111 = __cil_tmp110->info;
  __cil_tmp112 = (unsigned char *)__cil_tmp111;
  __cil_tmp113 = __cil_tmp112 + 2UL;
  __cil_tmp114 = *__cil_tmp113;
  __cil_tmp115 = (unsigned int )__cil_tmp114;
  if (__cil_tmp115 != 0U) {
    {
    __cil_tmp116 = dev->dev_private;
    __cil_tmp117 = (struct drm_i915_private *)__cil_tmp116;
    __cil_tmp118 = __cil_tmp117->info;
    __cil_tmp119 = __cil_tmp118->gen;
    __cil_tmp120 = (unsigned char )__cil_tmp119;
    __cil_tmp121 = (unsigned int )__cil_tmp120;
    if (__cil_tmp121 == 5U) {
      {
      dev_priv->saveDPFC_CB_BASE = i915_read32(dev_priv, 274944U);
      }
    } else {
      {
      __cil_tmp122 = dev->dev_private;
      __cil_tmp123 = (struct drm_i915_private *)__cil_tmp122;
      __cil_tmp124 = __cil_tmp123->info;
      __cil_tmp125 = __cil_tmp124->gen;
      __cil_tmp126 = (unsigned char )__cil_tmp125;
      __cil_tmp127 = (unsigned int )__cil_tmp126;
      if (__cil_tmp127 == 6U) {
        {
        dev_priv->saveDPFC_CB_BASE = i915_read32(dev_priv, 274944U);
        }
      } else {
        {
        __cil_tmp128 = dev->dev_private;
        __cil_tmp129 = (struct drm_i915_private *)__cil_tmp128;
        __cil_tmp130 = __cil_tmp129->info;
        __cil_tmp131 = (unsigned char *)__cil_tmp130;
        __cil_tmp132 = __cil_tmp131 + 2UL;
        __cil_tmp133 = *__cil_tmp132;
        __cil_tmp134 = (unsigned int )__cil_tmp133;
        if (__cil_tmp134 != 0U) {
          {
          dev_priv->saveDPFC_CB_BASE = i915_read32(dev_priv, 274944U);
          }
        } else {
          {
          __cil_tmp135 = dev->pci_device;
          if (__cil_tmp135 == 10818) {
            {
            dev_priv->saveDPFC_CB_BASE = i915_read32(dev_priv, 12800U);
            }
          } else {
            {
            dev_priv->saveFBC_CFB_BASE = i915_read32(dev_priv, 12800U);
            dev_priv->saveFBC_LL_BASE = i915_read32(dev_priv, 12804U);
            dev_priv->saveFBC_CONTROL2 = i915_read32(dev_priv, 12820U);
            dev_priv->saveFBC_CONTROL = i915_read32(dev_priv, 12808U);
            }
          }
          }
        }
        }
      }
      }
    }
    }
  } else {

  }
  }
  {
  dev_priv->saveVGA0 = i915_read32(dev_priv, 24576U);
  dev_priv->saveVGA1 = i915_read32(dev_priv, 24580U);
  dev_priv->saveVGA_PD = i915_read32(dev_priv, 24592U);
  }
  {
  __cil_tmp136 = dev->dev_private;
  __cil_tmp137 = (struct drm_i915_private *)__cil_tmp136;
  __cil_tmp138 = __cil_tmp137->info;
  __cil_tmp139 = __cil_tmp138->gen;
  __cil_tmp140 = (unsigned char )__cil_tmp139;
  __cil_tmp141 = (unsigned int )__cil_tmp140;
  if (__cil_tmp141 == 5U) {
    {
    dev_priv->saveVGACNTRL = i915_read32(dev_priv, 266240U);
    }
  } else {
    {
    __cil_tmp142 = dev->dev_private;
    __cil_tmp143 = (struct drm_i915_private *)__cil_tmp142;
    __cil_tmp144 = __cil_tmp143->info;
    __cil_tmp145 = __cil_tmp144->gen;
    __cil_tmp146 = (unsigned char )__cil_tmp145;
    __cil_tmp147 = (unsigned int )__cil_tmp146;
    if (__cil_tmp147 == 6U) {
      {
      dev_priv->saveVGACNTRL = i915_read32(dev_priv, 266240U);
      }
    } else {
      {
      __cil_tmp148 = dev->dev_private;
      __cil_tmp149 = (struct drm_i915_private *)__cil_tmp148;
      __cil_tmp150 = __cil_tmp149->info;
      __cil_tmp151 = (unsigned char *)__cil_tmp150;
      __cil_tmp152 = __cil_tmp151 + 2UL;
      __cil_tmp153 = *__cil_tmp152;
      __cil_tmp154 = (unsigned int )__cil_tmp153;
      if (__cil_tmp154 != 0U) {
        {
        dev_priv->saveVGACNTRL = i915_read32(dev_priv, 266240U);
        }
      } else {
        {
        dev_priv->saveVGACNTRL = i915_read32(dev_priv, 463872U);
        }
      }
      }
    }
    }
  }
  }
  {
  i915_save_vga(dev);
  }
  return;
}
}
static void i915_restore_display(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp3 ;
  u32 __cil_tmp4 ;
  void *__cil_tmp5 ;
  struct drm_i915_private *__cil_tmp6 ;
  struct intel_device_info const *__cil_tmp7 ;
  unsigned char *__cil_tmp8 ;
  unsigned char *__cil_tmp9 ;
  unsigned char __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  void *__cil_tmp12 ;
  struct drm_i915_private *__cil_tmp13 ;
  struct intel_device_info const *__cil_tmp14 ;
  u8 __cil_tmp15 ;
  unsigned char __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  u32 __cil_tmp18 ;
  u32 __cil_tmp19 ;
  u32 __cil_tmp20 ;
  u32 __cil_tmp21 ;
  u32 __cil_tmp22 ;
  u32 __cil_tmp23 ;
  u32 __cil_tmp24 ;
  u32 __cil_tmp25 ;
  void *__cil_tmp26 ;
  struct drm_i915_private *__cil_tmp27 ;
  struct intel_device_info const *__cil_tmp28 ;
  u8 __cil_tmp29 ;
  unsigned char __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  u32 __cil_tmp32 ;
  void *__cil_tmp33 ;
  struct drm_i915_private *__cil_tmp34 ;
  struct intel_device_info const *__cil_tmp35 ;
  u8 __cil_tmp36 ;
  unsigned char __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  u32 __cil_tmp39 ;
  void *__cil_tmp40 ;
  struct drm_i915_private *__cil_tmp41 ;
  struct intel_device_info const *__cil_tmp42 ;
  unsigned char *__cil_tmp43 ;
  unsigned char *__cil_tmp44 ;
  unsigned char __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  u32 __cil_tmp47 ;
  u32 __cil_tmp48 ;
  void *__cil_tmp49 ;
  struct drm_i915_private *__cil_tmp50 ;
  struct intel_device_info const *__cil_tmp51 ;
  u8 __cil_tmp52 ;
  unsigned char __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  void *__cil_tmp55 ;
  struct drm_i915_private *__cil_tmp56 ;
  struct intel_device_info const *__cil_tmp57 ;
  u8 __cil_tmp58 ;
  unsigned char __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  void *__cil_tmp61 ;
  struct drm_i915_private *__cil_tmp62 ;
  struct intel_device_info const *__cil_tmp63 ;
  u8 __cil_tmp64 ;
  unsigned char __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  void *__cil_tmp67 ;
  struct drm_i915_private *__cil_tmp68 ;
  struct intel_device_info const *__cil_tmp69 ;
  unsigned char *__cil_tmp70 ;
  unsigned char *__cil_tmp71 ;
  unsigned char __cil_tmp72 ;
  unsigned int __cil_tmp73 ;
  u32 __cil_tmp74 ;
  void *__cil_tmp75 ;
  struct drm_i915_private *__cil_tmp76 ;
  struct intel_device_info const *__cil_tmp77 ;
  u8 __cil_tmp78 ;
  unsigned char __cil_tmp79 ;
  unsigned int __cil_tmp80 ;
  u32 __cil_tmp81 ;
  void *__cil_tmp82 ;
  struct drm_i915_private *__cil_tmp83 ;
  struct intel_device_info const *__cil_tmp84 ;
  u8 __cil_tmp85 ;
  unsigned char __cil_tmp86 ;
  unsigned int __cil_tmp87 ;
  u32 __cil_tmp88 ;
  void *__cil_tmp89 ;
  struct drm_i915_private *__cil_tmp90 ;
  struct intel_device_info const *__cil_tmp91 ;
  unsigned char *__cil_tmp92 ;
  unsigned char *__cil_tmp93 ;
  unsigned char __cil_tmp94 ;
  unsigned int __cil_tmp95 ;
  u32 __cil_tmp96 ;
  void *__cil_tmp97 ;
  struct drm_i915_private *__cil_tmp98 ;
  struct intel_device_info const *__cil_tmp99 ;
  unsigned char *__cil_tmp100 ;
  unsigned char *__cil_tmp101 ;
  unsigned char __cil_tmp102 ;
  unsigned int __cil_tmp103 ;
  int __cil_tmp104 ;
  u32 __cil_tmp105 ;
  int __cil_tmp106 ;
  int __cil_tmp107 ;
  void *__cil_tmp108 ;
  struct drm_i915_private *__cil_tmp109 ;
  struct intel_device_info const *__cil_tmp110 ;
  u8 __cil_tmp111 ;
  unsigned char __cil_tmp112 ;
  unsigned int __cil_tmp113 ;
  void *__cil_tmp114 ;
  struct drm_i915_private *__cil_tmp115 ;
  struct intel_device_info const *__cil_tmp116 ;
  u8 __cil_tmp117 ;
  unsigned char __cil_tmp118 ;
  unsigned int __cil_tmp119 ;
  void *__cil_tmp120 ;
  struct drm_i915_private *__cil_tmp121 ;
  struct intel_device_info const *__cil_tmp122 ;
  unsigned char *__cil_tmp123 ;
  unsigned char *__cil_tmp124 ;
  unsigned char __cil_tmp125 ;
  unsigned int __cil_tmp126 ;
  u32 __cil_tmp127 ;
  void *__cil_tmp128 ;
  struct drm_i915_private *__cil_tmp129 ;
  struct intel_device_info const *__cil_tmp130 ;
  u8 __cil_tmp131 ;
  unsigned char __cil_tmp132 ;
  unsigned int __cil_tmp133 ;
  void *__cil_tmp134 ;
  struct drm_i915_private *__cil_tmp135 ;
  struct intel_device_info const *__cil_tmp136 ;
  u8 __cil_tmp137 ;
  unsigned char __cil_tmp138 ;
  unsigned int __cil_tmp139 ;
  void *__cil_tmp140 ;
  struct drm_i915_private *__cil_tmp141 ;
  struct intel_device_info const *__cil_tmp142 ;
  unsigned char *__cil_tmp143 ;
  unsigned char *__cil_tmp144 ;
  unsigned char __cil_tmp145 ;
  unsigned int __cil_tmp146 ;
  u32 __cil_tmp147 ;
  u32 __cil_tmp148 ;
  u32 __cil_tmp149 ;
  u32 __cil_tmp150 ;
  u32 __cil_tmp151 ;
  u32 __cil_tmp152 ;
  u32 __cil_tmp153 ;
  u32 __cil_tmp154 ;
  u32 __cil_tmp155 ;
  u32 __cil_tmp156 ;
  u32 __cil_tmp157 ;
  u32 __cil_tmp158 ;
  u32 __cil_tmp159 ;
  u32 __cil_tmp160 ;
  u32 __cil_tmp161 ;
  u32 __cil_tmp162 ;
  void *__cil_tmp163 ;
  struct drm_i915_private *__cil_tmp164 ;
  struct intel_device_info const *__cil_tmp165 ;
  unsigned char *__cil_tmp166 ;
  unsigned char *__cil_tmp167 ;
  unsigned char __cil_tmp168 ;
  unsigned int __cil_tmp169 ;
  u32 __cil_tmp170 ;
  u32 __cil_tmp171 ;
  u32 __cil_tmp172 ;
  void *__cil_tmp173 ;
  struct drm_i915_private *__cil_tmp174 ;
  struct intel_device_info const *__cil_tmp175 ;
  u8 __cil_tmp176 ;
  unsigned char __cil_tmp177 ;
  unsigned int __cil_tmp178 ;
  u32 __cil_tmp179 ;
  u32 __cil_tmp180 ;
  u32 __cil_tmp181 ;
  void *__cil_tmp182 ;
  struct drm_i915_private *__cil_tmp183 ;
  struct intel_device_info const *__cil_tmp184 ;
  unsigned char *__cil_tmp185 ;
  unsigned char *__cil_tmp186 ;
  unsigned char __cil_tmp187 ;
  unsigned int __cil_tmp188 ;
  void *__cil_tmp189 ;
  struct drm_i915_private *__cil_tmp190 ;
  struct intel_device_info const *__cil_tmp191 ;
  u8 __cil_tmp192 ;
  unsigned char __cil_tmp193 ;
  unsigned int __cil_tmp194 ;
  u32 __cil_tmp195 ;
  void *__cil_tmp196 ;
  struct drm_i915_private *__cil_tmp197 ;
  struct intel_device_info const *__cil_tmp198 ;
  u8 __cil_tmp199 ;
  unsigned char __cil_tmp200 ;
  unsigned int __cil_tmp201 ;
  u32 __cil_tmp202 ;
  void *__cil_tmp203 ;
  struct drm_i915_private *__cil_tmp204 ;
  struct intel_device_info const *__cil_tmp205 ;
  unsigned char *__cil_tmp206 ;
  unsigned char *__cil_tmp207 ;
  unsigned char __cil_tmp208 ;
  unsigned int __cil_tmp209 ;
  u32 __cil_tmp210 ;
  int __cil_tmp211 ;
  u32 __cil_tmp212 ;
  u32 __cil_tmp213 ;
  u32 __cil_tmp214 ;
  u32 __cil_tmp215 ;
  u32 __cil_tmp216 ;
  void *__cil_tmp217 ;
  struct drm_i915_private *__cil_tmp218 ;
  struct intel_device_info const *__cil_tmp219 ;
  u8 __cil_tmp220 ;
  unsigned char __cil_tmp221 ;
  unsigned int __cil_tmp222 ;
  u32 __cil_tmp223 ;
  void *__cil_tmp224 ;
  struct drm_i915_private *__cil_tmp225 ;
  struct intel_device_info const *__cil_tmp226 ;
  u8 __cil_tmp227 ;
  unsigned char __cil_tmp228 ;
  unsigned int __cil_tmp229 ;
  u32 __cil_tmp230 ;
  void *__cil_tmp231 ;
  struct drm_i915_private *__cil_tmp232 ;
  struct intel_device_info const *__cil_tmp233 ;
  unsigned char *__cil_tmp234 ;
  unsigned char *__cil_tmp235 ;
  unsigned char __cil_tmp236 ;
  unsigned int __cil_tmp237 ;
  u32 __cil_tmp238 ;
  u32 __cil_tmp239 ;
  u32 __cil_tmp240 ;
  u32 __cil_tmp241 ;
  u32 __cil_tmp242 ;
  void *__cil_tmp243 ;
  void const volatile *__cil_tmp244 ;
  void const volatile *__cil_tmp245 ;

  {
  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp3;
  __cil_tmp4 = dev_priv->saveDSPARB;
  i915_write32(dev_priv, 458800U, __cil_tmp4);
  }
  {
  __cil_tmp5 = dev->dev_private;
  __cil_tmp6 = (struct drm_i915_private *)__cil_tmp5;
  __cil_tmp7 = __cil_tmp6->info;
  __cil_tmp8 = (unsigned char *)__cil_tmp7;
  __cil_tmp9 = __cil_tmp8 + 1UL;
  __cil_tmp10 = *__cil_tmp9;
  __cil_tmp11 = (unsigned int )__cil_tmp10;
  if (__cil_tmp11 != 0U) {
    goto _L;
  } else {
    {
    __cil_tmp12 = dev->dev_private;
    __cil_tmp13 = (struct drm_i915_private *)__cil_tmp12;
    __cil_tmp14 = __cil_tmp13->info;
    __cil_tmp15 = __cil_tmp14->gen;
    __cil_tmp16 = (unsigned char )__cil_tmp15;
    __cil_tmp17 = (unsigned int )__cil_tmp16;
    if (__cil_tmp17 == 5U) {
      _L:
      {
      __cil_tmp18 = dev_priv->savePIPEA_GMCH_DATA_M;
      i915_write32(dev_priv, 458832U, __cil_tmp18);
      __cil_tmp19 = dev_priv->savePIPEB_GMCH_DATA_M;
      i915_write32(dev_priv, 462928U, __cil_tmp19);
      __cil_tmp20 = dev_priv->savePIPEA_GMCH_DATA_N;
      i915_write32(dev_priv, 458836U, __cil_tmp20);
      __cil_tmp21 = dev_priv->savePIPEB_GMCH_DATA_N;
      i915_write32(dev_priv, 462932U, __cil_tmp21);
      __cil_tmp22 = dev_priv->savePIPEA_DP_LINK_M;
      i915_write32(dev_priv, 458848U, __cil_tmp22);
      __cil_tmp23 = dev_priv->savePIPEB_DP_LINK_M;
      i915_write32(dev_priv, 462944U, __cil_tmp23);
      __cil_tmp24 = dev_priv->savePIPEA_DP_LINK_N;
      i915_write32(dev_priv, 458852U, __cil_tmp24);
      __cil_tmp25 = dev_priv->savePIPEB_DP_LINK_N;
      i915_write32(dev_priv, 462948U, __cil_tmp25);
      }
    } else {

    }
    }
  }
  }
  {
  i915_restore_modeset_reg(dev);
  }
  {
  __cil_tmp26 = dev->dev_private;
  __cil_tmp27 = (struct drm_i915_private *)__cil_tmp26;
  __cil_tmp28 = __cil_tmp27->info;
  __cil_tmp29 = __cil_tmp28->gen;
  __cil_tmp30 = (unsigned char )__cil_tmp29;
  __cil_tmp31 = (unsigned int )__cil_tmp30;
  if (__cil_tmp31 == 5U) {
    {
    __cil_tmp32 = dev_priv->saveADPA;
    i915_write32(dev_priv, 921856U, __cil_tmp32);
    }
  } else {
    {
    __cil_tmp33 = dev->dev_private;
    __cil_tmp34 = (struct drm_i915_private *)__cil_tmp33;
    __cil_tmp35 = __cil_tmp34->info;
    __cil_tmp36 = __cil_tmp35->gen;
    __cil_tmp37 = (unsigned char )__cil_tmp36;
    __cil_tmp38 = (unsigned int )__cil_tmp37;
    if (__cil_tmp38 == 6U) {
      {
      __cil_tmp39 = dev_priv->saveADPA;
      i915_write32(dev_priv, 921856U, __cil_tmp39);
      }
    } else {
      {
      __cil_tmp40 = dev->dev_private;
      __cil_tmp41 = (struct drm_i915_private *)__cil_tmp40;
      __cil_tmp42 = __cil_tmp41->info;
      __cil_tmp43 = (unsigned char *)__cil_tmp42;
      __cil_tmp44 = __cil_tmp43 + 2UL;
      __cil_tmp45 = *__cil_tmp44;
      __cil_tmp46 = (unsigned int )__cil_tmp45;
      if (__cil_tmp46 != 0U) {
        {
        __cil_tmp47 = dev_priv->saveADPA;
        i915_write32(dev_priv, 921856U, __cil_tmp47);
        }
      } else {
        {
        __cil_tmp48 = dev_priv->saveADPA;
        i915_write32(dev_priv, 397568U, __cil_tmp48);
        }
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp49 = dev->dev_private;
  __cil_tmp50 = (struct drm_i915_private *)__cil_tmp49;
  __cil_tmp51 = __cil_tmp50->info;
  __cil_tmp52 = __cil_tmp51->gen;
  __cil_tmp53 = (unsigned char )__cil_tmp52;
  __cil_tmp54 = (unsigned int )__cil_tmp53;
  if (__cil_tmp54 > 3U) {
    {
    __cil_tmp55 = dev->dev_private;
    __cil_tmp56 = (struct drm_i915_private *)__cil_tmp55;
    __cil_tmp57 = __cil_tmp56->info;
    __cil_tmp58 = __cil_tmp57->gen;
    __cil_tmp59 = (unsigned char )__cil_tmp58;
    __cil_tmp60 = (unsigned int )__cil_tmp59;
    if (__cil_tmp60 != 5U) {
      {
      __cil_tmp61 = dev->dev_private;
      __cil_tmp62 = (struct drm_i915_private *)__cil_tmp61;
      __cil_tmp63 = __cil_tmp62->info;
      __cil_tmp64 = __cil_tmp63->gen;
      __cil_tmp65 = (unsigned char )__cil_tmp64;
      __cil_tmp66 = (unsigned int )__cil_tmp65;
      if (__cil_tmp66 != 6U) {
        {
        __cil_tmp67 = dev->dev_private;
        __cil_tmp68 = (struct drm_i915_private *)__cil_tmp67;
        __cil_tmp69 = __cil_tmp68->info;
        __cil_tmp70 = (unsigned char *)__cil_tmp69;
        __cil_tmp71 = __cil_tmp70 + 2UL;
        __cil_tmp72 = *__cil_tmp71;
        __cil_tmp73 = (unsigned int )__cil_tmp72;
        if (__cil_tmp73 == 0U) {
          {
          __cil_tmp74 = dev_priv->saveBLC_PWM_CTL2;
          i915_write32(dev_priv, 397904U, __cil_tmp74);
          }
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp75 = dev->dev_private;
  __cil_tmp76 = (struct drm_i915_private *)__cil_tmp75;
  __cil_tmp77 = __cil_tmp76->info;
  __cil_tmp78 = __cil_tmp77->gen;
  __cil_tmp79 = (unsigned char )__cil_tmp78;
  __cil_tmp80 = (unsigned int )__cil_tmp79;
  if (__cil_tmp80 == 5U) {
    {
    __cil_tmp81 = dev_priv->saveLVDS;
    i915_write32(dev_priv, 921984U, __cil_tmp81);
    }
  } else {
    {
    __cil_tmp82 = dev->dev_private;
    __cil_tmp83 = (struct drm_i915_private *)__cil_tmp82;
    __cil_tmp84 = __cil_tmp83->info;
    __cil_tmp85 = __cil_tmp84->gen;
    __cil_tmp86 = (unsigned char )__cil_tmp85;
    __cil_tmp87 = (unsigned int )__cil_tmp86;
    if (__cil_tmp87 == 6U) {
      {
      __cil_tmp88 = dev_priv->saveLVDS;
      i915_write32(dev_priv, 921984U, __cil_tmp88);
      }
    } else {
      {
      __cil_tmp89 = dev->dev_private;
      __cil_tmp90 = (struct drm_i915_private *)__cil_tmp89;
      __cil_tmp91 = __cil_tmp90->info;
      __cil_tmp92 = (unsigned char *)__cil_tmp91;
      __cil_tmp93 = __cil_tmp92 + 2UL;
      __cil_tmp94 = *__cil_tmp93;
      __cil_tmp95 = (unsigned int )__cil_tmp94;
      if (__cil_tmp95 != 0U) {
        {
        __cil_tmp96 = dev_priv->saveLVDS;
        i915_write32(dev_priv, 921984U, __cil_tmp96);
        }
      } else {
        {
        __cil_tmp97 = dev->dev_private;
        __cil_tmp98 = (struct drm_i915_private *)__cil_tmp97;
        __cil_tmp99 = __cil_tmp98->info;
        __cil_tmp100 = (unsigned char *)__cil_tmp99;
        __cil_tmp101 = __cil_tmp100 + 1UL;
        __cil_tmp102 = *__cil_tmp101;
        __cil_tmp103 = (unsigned int )__cil_tmp102;
        if (__cil_tmp103 != 0U) {
          {
          __cil_tmp104 = dev->pci_device;
          if (__cil_tmp104 != 13687) {
            {
            __cil_tmp105 = dev_priv->saveLVDS;
            i915_write32(dev_priv, 397696U, __cil_tmp105);
            }
          } else {

          }
          }
        } else {

        }
        }
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp106 = dev->pci_device;
  if (__cil_tmp106 != 13687) {
    {
    __cil_tmp107 = dev->pci_device;
    if (__cil_tmp107 != 9570) {
      {
      __cil_tmp108 = dev->dev_private;
      __cil_tmp109 = (struct drm_i915_private *)__cil_tmp108;
      __cil_tmp110 = __cil_tmp109->info;
      __cil_tmp111 = __cil_tmp110->gen;
      __cil_tmp112 = (unsigned char )__cil_tmp111;
      __cil_tmp113 = (unsigned int )__cil_tmp112;
      if (__cil_tmp113 != 5U) {
        {
        __cil_tmp114 = dev->dev_private;
        __cil_tmp115 = (struct drm_i915_private *)__cil_tmp114;
        __cil_tmp116 = __cil_tmp115->info;
        __cil_tmp117 = __cil_tmp116->gen;
        __cil_tmp118 = (unsigned char )__cil_tmp117;
        __cil_tmp119 = (unsigned int )__cil_tmp118;
        if (__cil_tmp119 != 6U) {
          {
          __cil_tmp120 = dev->dev_private;
          __cil_tmp121 = (struct drm_i915_private *)__cil_tmp120;
          __cil_tmp122 = __cil_tmp121->info;
          __cil_tmp123 = (unsigned char *)__cil_tmp122;
          __cil_tmp124 = __cil_tmp123 + 2UL;
          __cil_tmp125 = *__cil_tmp124;
          __cil_tmp126 = (unsigned int )__cil_tmp125;
          if (__cil_tmp126 == 0U) {
            {
            __cil_tmp127 = dev_priv->savePFIT_CONTROL;
            i915_write32(dev_priv, 397872U, __cil_tmp127);
            }
          } else {

          }
          }
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp128 = dev->dev_private;
  __cil_tmp129 = (struct drm_i915_private *)__cil_tmp128;
  __cil_tmp130 = __cil_tmp129->info;
  __cil_tmp131 = __cil_tmp130->gen;
  __cil_tmp132 = (unsigned char )__cil_tmp131;
  __cil_tmp133 = (unsigned int )__cil_tmp132;
  if (__cil_tmp133 == 5U) {
    goto _L___0;
  } else {
    {
    __cil_tmp134 = dev->dev_private;
    __cil_tmp135 = (struct drm_i915_private *)__cil_tmp134;
    __cil_tmp136 = __cil_tmp135->info;
    __cil_tmp137 = __cil_tmp136->gen;
    __cil_tmp138 = (unsigned char )__cil_tmp137;
    __cil_tmp139 = (unsigned int )__cil_tmp138;
    if (__cil_tmp139 == 6U) {
      goto _L___0;
    } else {
      {
      __cil_tmp140 = dev->dev_private;
      __cil_tmp141 = (struct drm_i915_private *)__cil_tmp140;
      __cil_tmp142 = __cil_tmp141->info;
      __cil_tmp143 = (unsigned char *)__cil_tmp142;
      __cil_tmp144 = __cil_tmp143 + 2UL;
      __cil_tmp145 = *__cil_tmp144;
      __cil_tmp146 = (unsigned int )__cil_tmp145;
      if (__cil_tmp146 != 0U) {
        _L___0:
        {
        __cil_tmp147 = dev_priv->saveBLC_PWM_CTL;
        i915_write32(dev_priv, 819792U, __cil_tmp147);
        __cil_tmp148 = dev_priv->saveBLC_PWM_CTL2;
        i915_write32(dev_priv, 819796U, __cil_tmp148);
        __cil_tmp149 = dev_priv->saveBLC_CPU_PWM_CTL;
        i915_write32(dev_priv, 295508U, __cil_tmp149);
        __cil_tmp150 = dev_priv->saveBLC_CPU_PWM_CTL2;
        i915_write32(dev_priv, 295504U, __cil_tmp150);
        __cil_tmp151 = dev_priv->savePP_ON_DELAYS;
        i915_write32(dev_priv, 815624U, __cil_tmp151);
        __cil_tmp152 = dev_priv->savePP_OFF_DELAYS;
        i915_write32(dev_priv, 815628U, __cil_tmp152);
        __cil_tmp153 = dev_priv->savePP_DIVISOR;
        i915_write32(dev_priv, 815632U, __cil_tmp153);
        __cil_tmp154 = dev_priv->savePP_CONTROL;
        i915_write32(dev_priv, 815620U, __cil_tmp154);
        __cil_tmp155 = dev_priv->saveMCHBAR_RENDER_STANDBY;
        i915_write32(dev_priv, 70072U, __cil_tmp155);
        }
      } else {
        {
        __cil_tmp156 = dev_priv->savePFIT_PGM_RATIOS;
        i915_write32(dev_priv, 397876U, __cil_tmp156);
        __cil_tmp157 = dev_priv->saveBLC_PWM_CTL;
        i915_write32(dev_priv, 397908U, __cil_tmp157);
        __cil_tmp158 = dev_priv->saveBLC_HIST_CTL;
        i915_write32(dev_priv, 397920U, __cil_tmp158);
        __cil_tmp159 = dev_priv->savePP_ON_DELAYS;
        i915_write32(dev_priv, 397832U, __cil_tmp159);
        __cil_tmp160 = dev_priv->savePP_OFF_DELAYS;
        i915_write32(dev_priv, 397836U, __cil_tmp160);
        __cil_tmp161 = dev_priv->savePP_DIVISOR;
        i915_write32(dev_priv, 397840U, __cil_tmp161);
        __cil_tmp162 = dev_priv->savePP_CONTROL;
        i915_write32(dev_priv, 397828U, __cil_tmp162);
        }
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp163 = dev->dev_private;
  __cil_tmp164 = (struct drm_i915_private *)__cil_tmp163;
  __cil_tmp165 = __cil_tmp164->info;
  __cil_tmp166 = (unsigned char *)__cil_tmp165;
  __cil_tmp167 = __cil_tmp166 + 1UL;
  __cil_tmp168 = *__cil_tmp167;
  __cil_tmp169 = (unsigned int )__cil_tmp168;
  if (__cil_tmp169 != 0U) {
    {
    __cil_tmp170 = dev_priv->saveDP_B;
    i915_write32(dev_priv, 409856U, __cil_tmp170);
    __cil_tmp171 = dev_priv->saveDP_C;
    i915_write32(dev_priv, 410112U, __cil_tmp171);
    __cil_tmp172 = dev_priv->saveDP_D;
    i915_write32(dev_priv, 410368U, __cil_tmp172);
    }
  } else {
    {
    __cil_tmp173 = dev->dev_private;
    __cil_tmp174 = (struct drm_i915_private *)__cil_tmp173;
    __cil_tmp175 = __cil_tmp174->info;
    __cil_tmp176 = __cil_tmp175->gen;
    __cil_tmp177 = (unsigned char )__cil_tmp176;
    __cil_tmp178 = (unsigned int )__cil_tmp177;
    if (__cil_tmp178 == 5U) {
      {
      __cil_tmp179 = dev_priv->saveDP_B;
      i915_write32(dev_priv, 409856U, __cil_tmp179);
      __cil_tmp180 = dev_priv->saveDP_C;
      i915_write32(dev_priv, 410112U, __cil_tmp180);
      __cil_tmp181 = dev_priv->saveDP_D;
      i915_write32(dev_priv, 410368U, __cil_tmp181);
      }
    } else {

    }
    }
  }
  }
  {
  __cil_tmp182 = dev->dev_private;
  __cil_tmp183 = (struct drm_i915_private *)__cil_tmp182;
  __cil_tmp184 = __cil_tmp183->info;
  __cil_tmp185 = (unsigned char *)__cil_tmp184;
  __cil_tmp186 = __cil_tmp185 + 2UL;
  __cil_tmp187 = *__cil_tmp186;
  __cil_tmp188 = (unsigned int )__cil_tmp187;
  if (__cil_tmp188 != 0U) {
    {
    __cil_tmp189 = dev->dev_private;
    __cil_tmp190 = (struct drm_i915_private *)__cil_tmp189;
    __cil_tmp191 = __cil_tmp190->info;
    __cil_tmp192 = __cil_tmp191->gen;
    __cil_tmp193 = (unsigned char )__cil_tmp192;
    __cil_tmp194 = (unsigned int )__cil_tmp193;
    if (__cil_tmp194 == 5U) {
      {
      ironlake_disable_fbc(dev);
      __cil_tmp195 = dev_priv->saveDPFC_CB_BASE;
      i915_write32(dev_priv, 274944U, __cil_tmp195);
      }
    } else {
      {
      __cil_tmp196 = dev->dev_private;
      __cil_tmp197 = (struct drm_i915_private *)__cil_tmp196;
      __cil_tmp198 = __cil_tmp197->info;
      __cil_tmp199 = __cil_tmp198->gen;
      __cil_tmp200 = (unsigned char )__cil_tmp199;
      __cil_tmp201 = (unsigned int )__cil_tmp200;
      if (__cil_tmp201 == 6U) {
        {
        ironlake_disable_fbc(dev);
        __cil_tmp202 = dev_priv->saveDPFC_CB_BASE;
        i915_write32(dev_priv, 274944U, __cil_tmp202);
        }
      } else {
        {
        __cil_tmp203 = dev->dev_private;
        __cil_tmp204 = (struct drm_i915_private *)__cil_tmp203;
        __cil_tmp205 = __cil_tmp204->info;
        __cil_tmp206 = (unsigned char *)__cil_tmp205;
        __cil_tmp207 = __cil_tmp206 + 2UL;
        __cil_tmp208 = *__cil_tmp207;
        __cil_tmp209 = (unsigned int )__cil_tmp208;
        if (__cil_tmp209 != 0U) {
          {
          ironlake_disable_fbc(dev);
          __cil_tmp210 = dev_priv->saveDPFC_CB_BASE;
          i915_write32(dev_priv, 274944U, __cil_tmp210);
          }
        } else {
          {
          __cil_tmp211 = dev->pci_device;
          if (__cil_tmp211 == 10818) {
            {
            g4x_disable_fbc(dev);
            __cil_tmp212 = dev_priv->saveDPFC_CB_BASE;
            i915_write32(dev_priv, 12800U, __cil_tmp212);
            }
          } else {
            {
            i8xx_disable_fbc(dev);
            __cil_tmp213 = dev_priv->saveFBC_CFB_BASE;
            i915_write32(dev_priv, 12800U, __cil_tmp213);
            __cil_tmp214 = dev_priv->saveFBC_LL_BASE;
            i915_write32(dev_priv, 12804U, __cil_tmp214);
            __cil_tmp215 = dev_priv->saveFBC_CONTROL2;
            i915_write32(dev_priv, 12820U, __cil_tmp215);
            __cil_tmp216 = dev_priv->saveFBC_CONTROL;
            i915_write32(dev_priv, 12808U, __cil_tmp216);
            }
          }
          }
        }
        }
      }
      }
    }
    }
  } else {

  }
  }
  {
  __cil_tmp217 = dev->dev_private;
  __cil_tmp218 = (struct drm_i915_private *)__cil_tmp217;
  __cil_tmp219 = __cil_tmp218->info;
  __cil_tmp220 = __cil_tmp219->gen;
  __cil_tmp221 = (unsigned char )__cil_tmp220;
  __cil_tmp222 = (unsigned int )__cil_tmp221;
  if (__cil_tmp222 == 5U) {
    {
    __cil_tmp223 = dev_priv->saveVGACNTRL;
    i915_write32(dev_priv, 266240U, __cil_tmp223);
    }
  } else {
    {
    __cil_tmp224 = dev->dev_private;
    __cil_tmp225 = (struct drm_i915_private *)__cil_tmp224;
    __cil_tmp226 = __cil_tmp225->info;
    __cil_tmp227 = __cil_tmp226->gen;
    __cil_tmp228 = (unsigned char )__cil_tmp227;
    __cil_tmp229 = (unsigned int )__cil_tmp228;
    if (__cil_tmp229 == 6U) {
      {
      __cil_tmp230 = dev_priv->saveVGACNTRL;
      i915_write32(dev_priv, 266240U, __cil_tmp230);
      }
    } else {
      {
      __cil_tmp231 = dev->dev_private;
      __cil_tmp232 = (struct drm_i915_private *)__cil_tmp231;
      __cil_tmp233 = __cil_tmp232->info;
      __cil_tmp234 = (unsigned char *)__cil_tmp233;
      __cil_tmp235 = __cil_tmp234 + 2UL;
      __cil_tmp236 = *__cil_tmp235;
      __cil_tmp237 = (unsigned int )__cil_tmp236;
      if (__cil_tmp237 != 0U) {
        {
        __cil_tmp238 = dev_priv->saveVGACNTRL;
        i915_write32(dev_priv, 266240U, __cil_tmp238);
        }
      } else {
        {
        __cil_tmp239 = dev_priv->saveVGACNTRL;
        i915_write32(dev_priv, 463872U, __cil_tmp239);
        }
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp240 = dev_priv->saveVGA0;
  i915_write32(dev_priv, 24576U, __cil_tmp240);
  __cil_tmp241 = dev_priv->saveVGA1;
  i915_write32(dev_priv, 24580U, __cil_tmp241);
  __cil_tmp242 = dev_priv->saveVGA_PD;
  i915_write32(dev_priv, 24592U, __cil_tmp242);
  __cil_tmp243 = dev_priv->regs;
  __cil_tmp244 = (void const volatile *)__cil_tmp243;
  __cil_tmp245 = __cil_tmp244 + 24592U;
  readl(__cil_tmp245);
  __const_udelay(644250UL);
  i915_restore_vga(dev);
  }
  return;
}
}
int i915_save_state(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  int i ;
  void *__cil_tmp4 ;
  struct pci_dev *__cil_tmp5 ;
  u8 *__cil_tmp6 ;
  struct mutex *__cil_tmp7 ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  u8 __cil_tmp11 ;
  unsigned char __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  u8 __cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  void *__cil_tmp20 ;
  struct drm_i915_private *__cil_tmp21 ;
  struct intel_device_info const *__cil_tmp22 ;
  unsigned char *__cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned char __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  int __cil_tmp27 ;
  void *__cil_tmp28 ;
  struct drm_i915_private *__cil_tmp29 ;
  struct intel_device_info const *__cil_tmp30 ;
  u8 __cil_tmp31 ;
  unsigned char __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  u32 __cil_tmp36 ;
  int __cil_tmp37 ;
  int __cil_tmp38 ;
  u32 __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  u32 __cil_tmp42 ;
  struct mutex *__cil_tmp43 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  __cil_tmp5 = dev->pdev;
  __cil_tmp6 = & dev_priv->saveLBB;
  pci_read_config_byte(__cil_tmp5, 244, __cil_tmp6);
  __cil_tmp7 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp7, 0U);
  dev_priv->saveHWS = i915_read32(dev_priv, 8320U);
  i915_save_display(dev);
  }
  {
  __cil_tmp8 = dev->dev_private;
  __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
  __cil_tmp10 = __cil_tmp9->info;
  __cil_tmp11 = __cil_tmp10->gen;
  __cil_tmp12 = (unsigned char )__cil_tmp11;
  __cil_tmp13 = (unsigned int )__cil_tmp12;
  if (__cil_tmp13 == 5U) {
    goto _L;
  } else {
    {
    __cil_tmp14 = dev->dev_private;
    __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
    __cil_tmp16 = __cil_tmp15->info;
    __cil_tmp17 = __cil_tmp16->gen;
    __cil_tmp18 = (unsigned char )__cil_tmp17;
    __cil_tmp19 = (unsigned int )__cil_tmp18;
    if (__cil_tmp19 == 6U) {
      goto _L;
    } else {
      {
      __cil_tmp20 = dev->dev_private;
      __cil_tmp21 = (struct drm_i915_private *)__cil_tmp20;
      __cil_tmp22 = __cil_tmp21->info;
      __cil_tmp23 = (unsigned char *)__cil_tmp22;
      __cil_tmp24 = __cil_tmp23 + 2UL;
      __cil_tmp25 = *__cil_tmp24;
      __cil_tmp26 = (unsigned int )__cil_tmp25;
      if (__cil_tmp26 != 0U) {
        _L:
        {
        dev_priv->saveDEIER = i915_read32(dev_priv, 278540U);
        dev_priv->saveDEIMR = i915_read32(dev_priv, 278532U);
        dev_priv->saveGTIER = i915_read32(dev_priv, 278556U);
        dev_priv->saveGTIMR = i915_read32(dev_priv, 278548U);
        dev_priv->saveFDI_RXA_IMR = i915_read32(dev_priv, 983064U);
        dev_priv->saveFDI_RXB_IMR = i915_read32(dev_priv, 987160U);
        dev_priv->saveMCHBAR_RENDER_STANDBY = i915_read32(dev_priv, 70072U);
        }
      } else {
        {
        dev_priv->saveIER = i915_read32(dev_priv, 8352U);
        dev_priv->saveIMR = i915_read32(dev_priv, 8360U);
        }
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp27 = dev->pci_device;
  if (__cil_tmp27 == 70) {
    {
    ironlake_disable_drps(dev);
    }
  } else {

  }
  }
  {
  __cil_tmp28 = dev->dev_private;
  __cil_tmp29 = (struct drm_i915_private *)__cil_tmp28;
  __cil_tmp30 = __cil_tmp29->info;
  __cil_tmp31 = __cil_tmp30->gen;
  __cil_tmp32 = (unsigned char )__cil_tmp31;
  __cil_tmp33 = (unsigned int )__cil_tmp32;
  if (__cil_tmp33 == 6U) {
    {
    gen6_disable_rps(dev);
    }
  } else {

  }
  }
  {
  dev_priv->saveCACHE_MODE_0 = i915_read32(dev_priv, 8480U);
  dev_priv->saveMI_ARB_STATE = i915_read32(dev_priv, 8420U);
  i = 0;
  }
  goto ldv_37712;
  ldv_37711:
  {
  __cil_tmp34 = i << 2;
  __cil_tmp35 = __cil_tmp34 + 463888;
  __cil_tmp36 = (u32 )__cil_tmp35;
  dev_priv->saveSWF0[i] = i915_read32(dev_priv, __cil_tmp36);
  __cil_tmp37 = i << 2;
  __cil_tmp38 = __cil_tmp37 + 459792;
  __cil_tmp39 = (u32 )__cil_tmp38;
  dev_priv->saveSWF1[i] = i915_read32(dev_priv, __cil_tmp39);
  i = i + 1;
  }
  ldv_37712: ;
  if (i <= 15) {
    goto ldv_37711;
  } else {
    goto ldv_37713;
  }
  ldv_37713:
  i = 0;
  goto ldv_37715;
  ldv_37714:
  {
  __cil_tmp40 = i << 2;
  __cil_tmp41 = __cil_tmp40 + 467988;
  __cil_tmp42 = (u32 )__cil_tmp41;
  dev_priv->saveSWF2[i] = i915_read32(dev_priv, __cil_tmp42);
  i = i + 1;
  }
  ldv_37715: ;
  if (i <= 2) {
    goto ldv_37714;
  } else {
    goto ldv_37716;
  }
  ldv_37716:
  {
  __cil_tmp43 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp43);
  }
  return (0);
}
}
int i915_restore_state(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  int i ;
  void *__cil_tmp4 ;
  struct pci_dev *__cil_tmp5 ;
  u8 __cil_tmp6 ;
  int __cil_tmp7 ;
  u8 __cil_tmp8 ;
  struct mutex *__cil_tmp9 ;
  u32 __cil_tmp10 ;
  void *__cil_tmp11 ;
  struct drm_i915_private *__cil_tmp12 ;
  struct intel_device_info const *__cil_tmp13 ;
  u8 __cil_tmp14 ;
  unsigned char __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  void *__cil_tmp17 ;
  struct drm_i915_private *__cil_tmp18 ;
  struct intel_device_info const *__cil_tmp19 ;
  u8 __cil_tmp20 ;
  unsigned char __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  void *__cil_tmp23 ;
  struct drm_i915_private *__cil_tmp24 ;
  struct intel_device_info const *__cil_tmp25 ;
  unsigned char *__cil_tmp26 ;
  unsigned char *__cil_tmp27 ;
  unsigned char __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  u32 __cil_tmp30 ;
  u32 __cil_tmp31 ;
  u32 __cil_tmp32 ;
  u32 __cil_tmp33 ;
  u32 __cil_tmp34 ;
  u32 __cil_tmp35 ;
  u32 __cil_tmp36 ;
  u32 __cil_tmp37 ;
  struct mutex *__cil_tmp38 ;
  int __cil_tmp39 ;
  void *__cil_tmp40 ;
  struct drm_i915_private *__cil_tmp41 ;
  struct intel_device_info const *__cil_tmp42 ;
  u8 __cil_tmp43 ;
  unsigned char __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  struct mutex *__cil_tmp46 ;
  u32 __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  u32 __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  int __cil_tmp51 ;
  int __cil_tmp52 ;
  u32 __cil_tmp53 ;
  u32 __cil_tmp54 ;
  int __cil_tmp55 ;
  int __cil_tmp56 ;
  u32 __cil_tmp57 ;
  u32 __cil_tmp58 ;
  int __cil_tmp59 ;
  int __cil_tmp60 ;
  u32 __cil_tmp61 ;
  u32 __cil_tmp62 ;
  struct mutex *__cil_tmp63 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  __cil_tmp5 = dev->pdev;
  __cil_tmp6 = dev_priv->saveLBB;
  __cil_tmp7 = (int )__cil_tmp6;
  __cil_tmp8 = (u8 )__cil_tmp7;
  pci_write_config_byte(__cil_tmp5, 244, __cil_tmp8);
  __cil_tmp9 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp9, 0U);
  __cil_tmp10 = dev_priv->saveHWS;
  i915_write32(dev_priv, 8320U, __cil_tmp10);
  i915_restore_display(dev);
  }
  {
  __cil_tmp11 = dev->dev_private;
  __cil_tmp12 = (struct drm_i915_private *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12->info;
  __cil_tmp14 = __cil_tmp13->gen;
  __cil_tmp15 = (unsigned char )__cil_tmp14;
  __cil_tmp16 = (unsigned int )__cil_tmp15;
  if (__cil_tmp16 == 5U) {
    goto _L;
  } else {
    {
    __cil_tmp17 = dev->dev_private;
    __cil_tmp18 = (struct drm_i915_private *)__cil_tmp17;
    __cil_tmp19 = __cil_tmp18->info;
    __cil_tmp20 = __cil_tmp19->gen;
    __cil_tmp21 = (unsigned char )__cil_tmp20;
    __cil_tmp22 = (unsigned int )__cil_tmp21;
    if (__cil_tmp22 == 6U) {
      goto _L;
    } else {
      {
      __cil_tmp23 = dev->dev_private;
      __cil_tmp24 = (struct drm_i915_private *)__cil_tmp23;
      __cil_tmp25 = __cil_tmp24->info;
      __cil_tmp26 = (unsigned char *)__cil_tmp25;
      __cil_tmp27 = __cil_tmp26 + 2UL;
      __cil_tmp28 = *__cil_tmp27;
      __cil_tmp29 = (unsigned int )__cil_tmp28;
      if (__cil_tmp29 != 0U) {
        _L:
        {
        __cil_tmp30 = dev_priv->saveDEIER;
        i915_write32(dev_priv, 278540U, __cil_tmp30);
        __cil_tmp31 = dev_priv->saveDEIMR;
        i915_write32(dev_priv, 278532U, __cil_tmp31);
        __cil_tmp32 = dev_priv->saveGTIER;
        i915_write32(dev_priv, 278556U, __cil_tmp32);
        __cil_tmp33 = dev_priv->saveGTIMR;
        i915_write32(dev_priv, 278548U, __cil_tmp33);
        __cil_tmp34 = dev_priv->saveFDI_RXA_IMR;
        i915_write32(dev_priv, 983064U, __cil_tmp34);
        __cil_tmp35 = dev_priv->saveFDI_RXB_IMR;
        i915_write32(dev_priv, 987160U, __cil_tmp35);
        }
      } else {
        {
        __cil_tmp36 = dev_priv->saveIER;
        i915_write32(dev_priv, 8352U, __cil_tmp36);
        __cil_tmp37 = dev_priv->saveIMR;
        i915_write32(dev_priv, 8360U, __cil_tmp37);
        }
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp38 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp38);
  intel_init_clock_gating(dev);
  }
  {
  __cil_tmp39 = dev->pci_device;
  if (__cil_tmp39 == 70) {
    {
    ironlake_enable_drps(dev);
    intel_init_emon(dev);
    }
  } else {

  }
  }
  {
  __cil_tmp40 = dev->dev_private;
  __cil_tmp41 = (struct drm_i915_private *)__cil_tmp40;
  __cil_tmp42 = __cil_tmp41->info;
  __cil_tmp43 = __cil_tmp42->gen;
  __cil_tmp44 = (unsigned char )__cil_tmp43;
  __cil_tmp45 = (unsigned int )__cil_tmp44;
  if (__cil_tmp45 == 6U) {
    {
    gen6_enable_rps(dev_priv);
    }
  } else {

  }
  }
  {
  __cil_tmp46 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp46, 0U);
  __cil_tmp47 = dev_priv->saveCACHE_MODE_0;
  __cil_tmp48 = __cil_tmp47 | 4294901760U;
  i915_write32(dev_priv, 8480U, __cil_tmp48);
  __cil_tmp49 = dev_priv->saveMI_ARB_STATE;
  __cil_tmp50 = __cil_tmp49 | 4294901760U;
  i915_write32(dev_priv, 8420U, __cil_tmp50);
  i = 0;
  }
  goto ldv_37723;
  ldv_37722:
  {
  __cil_tmp51 = i << 2;
  __cil_tmp52 = __cil_tmp51 + 463888;
  __cil_tmp53 = (u32 )__cil_tmp52;
  __cil_tmp54 = dev_priv->saveSWF0[i];
  i915_write32(dev_priv, __cil_tmp53, __cil_tmp54);
  __cil_tmp55 = i << 2;
  __cil_tmp56 = __cil_tmp55 + 459792;
  __cil_tmp57 = (u32 )__cil_tmp56;
  __cil_tmp58 = dev_priv->saveSWF1[i];
  i915_write32(dev_priv, __cil_tmp57, __cil_tmp58);
  i = i + 1;
  }
  ldv_37723: ;
  if (i <= 15) {
    goto ldv_37722;
  } else {
    goto ldv_37724;
  }
  ldv_37724:
  i = 0;
  goto ldv_37726;
  ldv_37725:
  {
  __cil_tmp59 = i << 2;
  __cil_tmp60 = __cil_tmp59 + 467988;
  __cil_tmp61 = (u32 )__cil_tmp60;
  __cil_tmp62 = dev_priv->saveSWF2[i];
  i915_write32(dev_priv, __cil_tmp61, __cil_tmp62);
  i = i + 1;
  }
  ldv_37726: ;
  if (i <= 2) {
    goto ldv_37725;
  } else {
    goto ldv_37727;
  }
  ldv_37727:
  {
  __cil_tmp63 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp63);
  intel_i2c_reset(dev);
  }
  return (0);
}
}
__inline static void list_add_tail(struct list_head *new , struct list_head *head )
{ struct list_head *__cil_tmp3 ;

  {
  {
  __cil_tmp3 = head->prev;
  __list_add(new, __cil_tmp3, head);
  }
  return;
}
}
extern void __list_del_entry(struct list_head * ) ;
extern void list_del(struct list_head * ) ;
__inline static void list_del_init(struct list_head *entry )
{

  {
  {
  __list_del_entry(entry);
  INIT_LIST_HEAD(entry);
  }
  return;
}
}
__inline static void list_move(struct list_head *list , struct list_head *head )
{

  {
  {
  __list_del_entry(list);
  list_add(list, head);
  }
  return;
}
}
__inline static void list_move_tail(struct list_head *list , struct list_head *head )
{

  {
  {
  __list_del_entry(list);
  list_add_tail(list, head);
  }
  return;
}
}
__inline static void set_bit(unsigned int nr , unsigned long volatile *addr )
{ long volatile *__cil_tmp3 ;

  {
  __cil_tmp3 = (long volatile *)addr;
  __asm__ volatile (".section .smp_locks,\"a\"\n.balign 4\n.long 671f - .\n.previous\n671:\n\tlock; bts %1,%0": "+m" (*__cil_tmp3): "Ir" (nr): "memory");
  return;
}
}
__inline static int ffs(int x )
{ int r ;

  {
  __asm__ ("bsfl %1,%0\n\tcmovzl %2,%0": "=r" (r): "rm" (x), "r" (-1));
  return (r + 1);
}
}
extern void __might_sleep(char const * , int , int ) ;
extern void *__memcpy(void * , void const * , size_t ) ;
__inline static void set_ti_thread_flag(struct thread_info *ti , int flag )
{ unsigned int __cil_tmp3 ;
  __u32 *__cil_tmp4 ;
  unsigned long volatile *__cil_tmp5 ;

  {
  {
  __cil_tmp3 = (unsigned int )flag;
  __cil_tmp4 = & ti->flags;
  __cil_tmp5 = (unsigned long volatile *)__cil_tmp4;
  set_bit(__cil_tmp3, __cil_tmp5);
  }
  return;
}
}
extern void prepare_to_wait(wait_queue_head_t * , wait_queue_t * , int ) ;
extern void finish_wait(wait_queue_head_t * , wait_queue_t * ) ;
extern int autoremove_wake_function(wait_queue_t * , unsigned int , int , void * ) ;
extern void down_read(struct rw_semaphore * ) ;
extern void down_write(struct rw_semaphore * ) ;
extern void up_read(struct rw_semaphore * ) ;
extern void up_write(struct rw_semaphore * ) ;
extern int queue_delayed_work(struct workqueue_struct * , struct delayed_work * ,
                              unsigned long ) ;
__inline static void init_completion(struct completion *x )
{ struct lock_class_key __key ;
  wait_queue_head_t *__cil_tmp3 ;

  {
  {
  x->done = 0U;
  __cil_tmp3 = & x->wait;
  __init_waitqueue_head(__cil_tmp3, & __key);
  }
  return;
}
}
extern int wait_for_completion_interruptible(struct completion * ) ;
extern void *__vmalloc(unsigned long , gfp_t , pgprot_t ) ;
extern void vfree(void const * ) ;
__inline static void memcpy_toio(void volatile *dst , void const *src , size_t count )
{ size_t __len ;
  void *__ret ;
  void *__cil_tmp6 ;

  {
  {
  __len = count;
  __cil_tmp6 = (void *)dst;
  __ret = __builtin_memcpy(__cil_tmp6, src, __len);
  }
  return;
}
}
extern void kref_get(struct kref * ) ;
extern int kref_put(struct kref * , void (*)(struct kref * ) ) ;
extern int sysctl_vfs_cache_pressure ;
__inline static void SetPageDirty(struct page *page )
{ unsigned long *__cil_tmp2 ;
  unsigned long volatile *__cil_tmp3 ;

  {
  {
  __cil_tmp2 = & page->flags;
  __cil_tmp3 = (unsigned long volatile *)__cil_tmp2;
  set_bit(4U, __cil_tmp3);
  }
  return;
}
}
__inline static int is_vmalloc_addr(void const *x )
{ unsigned long addr ;
  int tmp ;

  {
  addr = (unsigned long )x;
  if (addr > 1152861031467319295UL) {
    if (addr <= 1152896215839408126UL) {
      tmp = 1;
    } else {
      tmp = 0;
    }
  } else {
    tmp = 0;
  }
  return (tmp);
}
}
extern void put_page(struct page * ) ;
__inline static void *lowmem_page_address(struct page *page )
{ long __cil_tmp2 ;
  long __cil_tmp3 ;
  long __cil_tmp4 ;
  unsigned long long __cil_tmp5 ;
  unsigned long long __cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  unsigned long __cil_tmp8 ;

  {
  {
  __cil_tmp2 = (long )page;
  __cil_tmp3 = __cil_tmp2 + 24189255811072L;
  __cil_tmp4 = __cil_tmp3 / 56L;
  __cil_tmp5 = (unsigned long long )__cil_tmp4;
  __cil_tmp6 = __cil_tmp5 << 12;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = __cil_tmp7 + 1152789563211513856UL;
  return ((void *)__cil_tmp8);
  }
}
}
extern void unmap_mapping_range(struct address_space * , loff_t , loff_t , int ) ;
extern int get_user_pages(struct task_struct * , struct mm_struct * , unsigned long ,
                          int , int , int , struct page ** , struct vm_area_struct ** ) ;
extern int set_page_dirty(struct page * ) ;
extern void register_shrinker(struct shrinker * ) ;
extern unsigned long do_mmap_pgoff(struct file * , unsigned long , unsigned long ,
                                   unsigned long , unsigned long , unsigned long ) ;
__inline static unsigned long do_mmap(struct file *file , unsigned long addr , unsigned long len ,
                                      unsigned long prot , unsigned long flag , unsigned long offset )
{ unsigned long ret ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;

  {
  ret = 1152921504606846954UL;
  {
  __cil_tmp8 = len + 4095UL;
  __cil_tmp9 = __cil_tmp8 & 1152921504606842880UL;
  __cil_tmp10 = __cil_tmp9 + offset;
  if (__cil_tmp10 < offset) {
    goto out;
  } else {

  }
  }
  {
  __cil_tmp11 = offset & 4095UL;
  if (__cil_tmp11 == 0UL) {
    {
    __cil_tmp12 = offset >> 12;
    ret = do_mmap_pgoff(file, addr, len, prot, flag, __cil_tmp12);
    }
  } else {

  }
  }
  out: ;
  return (ret);
}
}
extern int vm_insert_pfn(struct vm_area_struct * , unsigned long , unsigned long ) ;
extern int __get_user_bad(void) ;
extern void __put_user_bad(void) ;
extern unsigned long copy_user_generic_string(void * , void const * , unsigned int ) ;
extern unsigned long copy_user_generic_unrolled(void * , void const * , unsigned int ) ;
__inline static unsigned long copy_user_generic(void *to , void const *from , unsigned int len )
{ unsigned int ret ;

  {
  __asm__ volatile ("661:\n\tcall %P4\n662:\n.section .altinstructions,\"a\"\n .balign 8 \n .quad 661b\n .quad 663f\n\t .word (3*32+16)\n\t .byte 662b-661b\n\t .byte 664f-663f\n.previous\n.section .discard,\"aw\",@progbits\n\t .byte 0xff + (664f-663f) - (662b-661b)\n.previous\n.section .altinstr_replacement, \"ax\"\n663:\n\tcall %P5\n664:\n.previous": "=a" (ret),
                       "=D" (to), "=S" (from), "=d" (len): [old] "i" (& copy_user_generic_unrolled),
                       [new] "i" (& copy_user_generic_string), "1" (to), "2" (from),
                       "3" (len): "memory", "rcx", "r8", "r9", "r10", "r11");
  return ((unsigned long )ret);
}
}
__inline static int __copy_from_user_inatomic(void *dst , void const *src , unsigned int size )
{ unsigned long tmp ;

  {
  {
  tmp = copy_user_generic(dst, src, size);
  }
  return ((int )tmp);
}
}
extern long __copy_user_nocache(void * , void const * , unsigned int , int ) ;
__inline static int __copy_from_user_inatomic_nocache(void *dst , void const *src ,
                                                      unsigned int size )
{ long tmp ;

  {
  {
  tmp = __copy_user_nocache(dst, src, size, 0);
  }
  return ((int )tmp);
}
}
extern void schedule(void) ;
__inline static void pagefault_disable(void)
{ struct thread_info *tmp ;
  int __cil_tmp2 ;

  {
  {
  tmp = current_thread_info();
  __cil_tmp2 = tmp->preempt_count;
  tmp->preempt_count = __cil_tmp2 + 1;
  __asm__ volatile ("": : : "memory");
  }
  return;
}
}
__inline static void pagefault_enable(void)
{ struct thread_info *tmp ;
  int __cil_tmp2 ;

  {
  {
  __asm__ volatile ("": : : "memory");
  tmp = current_thread_info();
  __cil_tmp2 = tmp->preempt_count;
  tmp->preempt_count = __cil_tmp2 + -1;
  __asm__ volatile ("": : : "memory");
  }
  return;
}
}
extern int set_memory_wc(unsigned long , int ) ;
extern int set_memory_wb(unsigned long , int ) ;
__inline static void *kmap(struct page *page )
{ void *tmp ;

  {
  {
  __might_sleep("include/linux/highmem.h", 50, 0);
  tmp = lowmem_page_address(page);
  }
  return (tmp);
}
}
__inline static void kunmap(struct page *page )
{

  {
  return;
}
}
__inline static void *__kmap_atomic(struct page *page )
{ void *tmp ;

  {
  {
  pagefault_disable();
  tmp = lowmem_page_address(page);
  }
  return (tmp);
}
}
__inline static void __kunmap_atomic(void *addr )
{

  {
  {
  pagefault_enable();
  }
  return;
}
}
__inline static gfp_t mapping_gfp_mask(struct address_space *mapping )
{ unsigned long __cil_tmp2 ;
  gfp_t __cil_tmp3 ;

  {
  {
  __cil_tmp2 = mapping->flags;
  __cil_tmp3 = (gfp_t )__cil_tmp2;
  return (__cil_tmp3 & 8388607U);
  }
}
}
__inline static void mapping_set_gfp_mask(struct address_space *m , gfp_t mask )
{ unsigned long __cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  unsigned long __cil_tmp5 ;

  {
  __cil_tmp3 = (unsigned long )mask;
  __cil_tmp4 = m->flags;
  __cil_tmp5 = __cil_tmp4 & 1152921504598458368UL;
  m->flags = __cil_tmp5 | __cil_tmp3;
  return;
}
}
__inline static int fault_in_pages_writeable(char *uaddr , int size )
{ int ret ;
  long tmp ;
  int __pu_err ;
  char *end ;
  int __pu_err___0 ;
  int __cil_tmp8 ;
  long __cil_tmp9 ;
  struct __large_struct *__cil_tmp10 ;
  struct __large_struct *__cil_tmp11 ;
  struct __large_struct *__cil_tmp12 ;
  struct __large_struct *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  struct __large_struct *__cil_tmp20 ;
  struct __large_struct *__cil_tmp21 ;
  struct __large_struct *__cil_tmp22 ;
  struct __large_struct *__cil_tmp23 ;

  {
  {
  __cil_tmp8 = size == 0;
  __cil_tmp9 = (long )__cil_tmp8;
  tmp = __builtin_expect(__cil_tmp9, 0L);
  }
  if (tmp != 0L) {
    return (0);
  } else {

  }
  __pu_err = 0;
  if (1) {
    goto case_1;
  } else {
    goto switch_default;
    if (0) {
      case_1:
      __cil_tmp10 = (struct __large_struct *)uaddr;
      __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "iq" (0),
                           "m" (*__cil_tmp10), "i" (-14), "0" (__pu_err));
      goto ldv_28703;
      __cil_tmp11 = (struct __large_struct *)uaddr;
      __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" (0),
                           "m" (*__cil_tmp11), "i" (-14), "0" (__pu_err));
      goto ldv_28703;
      __cil_tmp12 = (struct __large_struct *)uaddr;
      __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" (0),
                           "m" (*__cil_tmp12), "i" (-14), "0" (__pu_err));
      goto ldv_28703;
      __cil_tmp13 = (struct __large_struct *)uaddr;
      __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "er" (0),
                           "m" (*__cil_tmp13), "i" (-14), "0" (__pu_err));
      goto ldv_28703;
      switch_default:
      {
      __put_user_bad();
      }
    } else {

    }
  }
  ldv_28703:
  ret = __pu_err;
  if (ret == 0) {
    __cil_tmp14 = (unsigned long )size;
    __cil_tmp15 = __cil_tmp14 + 1152921504606846975UL;
    end = uaddr + __cil_tmp15;
    {
    __cil_tmp16 = (unsigned long )end;
    __cil_tmp17 = (unsigned long )uaddr;
    __cil_tmp18 = __cil_tmp17 ^ __cil_tmp16;
    __cil_tmp19 = __cil_tmp18 & 1152921504606842880UL;
    if (__cil_tmp19 != 0UL) {
      __pu_err___0 = 0;
      if (1) {
        goto case_1___0;
      } else {
        goto switch_default___0;
        if (0) {
          case_1___0:
          __cil_tmp20 = (struct __large_struct *)end;
          __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "iq" (0),
                               "m" (*__cil_tmp20), "i" (-14), "0" (__pu_err___0));
          goto ldv_28712;
          __cil_tmp21 = (struct __large_struct *)end;
          __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "ir" (0),
                               "m" (*__cil_tmp21), "i" (-14), "0" (__pu_err___0));
          goto ldv_28712;
          __cil_tmp22 = (struct __large_struct *)end;
          __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "ir" (0),
                               "m" (*__cil_tmp22), "i" (-14), "0" (__pu_err___0));
          goto ldv_28712;
          __cil_tmp23 = (struct __large_struct *)end;
          __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "er" (0),
                               "m" (*__cil_tmp23), "i" (-14), "0" (__pu_err___0));
          goto ldv_28712;
          switch_default___0:
          {
          __put_user_bad();
          }
        } else {

        }
      }
      ldv_28712:
      ret = __pu_err___0;
    } else {

    }
    }
  } else {

  }
  return (ret);
}
}
__inline static int fault_in_pages_readable(char const *uaddr , int size )
{ char volatile c ;
  int ret ;
  long tmp ;
  int __gu_err ;
  unsigned long __gu_val ;
  int tmp___0 ;
  char const *end ;
  int __gu_err___0 ;
  unsigned long __gu_val___0 ;
  int tmp___1 ;
  int __cil_tmp13 ;
  long __cil_tmp14 ;
  struct __large_struct *__cil_tmp15 ;
  struct __large_struct *__cil_tmp16 ;
  struct __large_struct *__cil_tmp17 ;
  struct __large_struct *__cil_tmp18 ;
  char __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct __large_struct *__cil_tmp26 ;
  struct __large_struct *__cil_tmp27 ;
  struct __large_struct *__cil_tmp28 ;
  struct __large_struct *__cil_tmp29 ;
  char __cil_tmp30 ;

  {
  {
  __cil_tmp13 = size == 0;
  __cil_tmp14 = (long )__cil_tmp13;
  tmp = __builtin_expect(__cil_tmp14, 0L);
  }
  if (tmp != 0L) {
    return (0);
  } else {

  }
  __gu_err = 0;
  if (1) {
    goto case_1;
  } else {
    goto switch_default;
    if (0) {
      case_1:
      __cil_tmp15 = (struct __large_struct *)uaddr;
      __asm__ volatile ("1:\tmovb %2,%b1\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\txorb %b1,%b1\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__gu_err),
                           "=q" (__gu_val): "m" (*__cil_tmp15), "i" (-14), "0" (__gu_err));
      goto ldv_28727;
      __cil_tmp16 = (struct __large_struct *)uaddr;
      __asm__ volatile ("1:\tmovw %2,%w1\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\txorw %w1,%w1\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__gu_err),
                           "=r" (__gu_val): "m" (*__cil_tmp16), "i" (-14), "0" (__gu_err));
      goto ldv_28727;
      __cil_tmp17 = (struct __large_struct *)uaddr;
      __asm__ volatile ("1:\tmovl %2,%k1\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\txorl %k1,%k1\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__gu_err),
                           "=r" (__gu_val): "m" (*__cil_tmp17), "i" (-14), "0" (__gu_err));
      goto ldv_28727;
      __cil_tmp18 = (struct __large_struct *)uaddr;
      __asm__ volatile ("1:\tmovq %2,%1\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\txorq %1,%1\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__gu_err),
                           "=r" (__gu_val): "m" (*__cil_tmp18), "i" (-14), "0" (__gu_err));
      goto ldv_28727;
      switch_default:
      {
      tmp___0 = __get_user_bad();
      __gu_val = (unsigned long )tmp___0;
      }
    } else {

    }
  }
  ldv_28727:
  __cil_tmp19 = (char )__gu_val;
  c = (char volatile )__cil_tmp19;
  ret = __gu_err;
  if (ret == 0) {
    __cil_tmp20 = (unsigned long )size;
    __cil_tmp21 = __cil_tmp20 + 1152921504606846975UL;
    end = uaddr + __cil_tmp21;
    {
    __cil_tmp22 = (unsigned long )end;
    __cil_tmp23 = (unsigned long )uaddr;
    __cil_tmp24 = __cil_tmp23 ^ __cil_tmp22;
    __cil_tmp25 = __cil_tmp24 & 1152921504606842880UL;
    if (__cil_tmp25 != 0UL) {
      __gu_err___0 = 0;
      if (1) {
        goto case_1___0;
      } else {
        goto switch_default___0;
        if (0) {
          case_1___0:
          __cil_tmp26 = (struct __large_struct *)end;
          __asm__ volatile ("1:\tmovb %2,%b1\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\txorb %b1,%b1\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__gu_err___0),
                               "=q" (__gu_val___0): "m" (*__cil_tmp26), "i" (-14),
                               "0" (__gu_err___0));
          goto ldv_28737;
          __cil_tmp27 = (struct __large_struct *)end;
          __asm__ volatile ("1:\tmovw %2,%w1\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\txorw %w1,%w1\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__gu_err___0),
                               "=r" (__gu_val___0): "m" (*__cil_tmp27), "i" (-14),
                               "0" (__gu_err___0));
          goto ldv_28737;
          __cil_tmp28 = (struct __large_struct *)end;
          __asm__ volatile ("1:\tmovl %2,%k1\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\txorl %k1,%k1\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__gu_err___0),
                               "=r" (__gu_val___0): "m" (*__cil_tmp28), "i" (-14),
                               "0" (__gu_err___0));
          goto ldv_28737;
          __cil_tmp29 = (struct __large_struct *)end;
          __asm__ volatile ("1:\tmovq %2,%1\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\txorq %1,%1\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__gu_err___0),
                               "=r" (__gu_val___0): "m" (*__cil_tmp29), "i" (-14),
                               "0" (__gu_err___0));
          goto ldv_28737;
          switch_default___0:
          {
          tmp___1 = __get_user_bad();
          __gu_val___0 = (unsigned long )tmp___1;
          }
        } else {

        }
      }
      ldv_28737:
      __cil_tmp30 = (char )__gu_val___0;
      c = (char volatile )__cil_tmp30;
      ret = __gu_err___0;
    } else {

    }
    }
  } else {

  }
  return (ret);
}
}
extern int drm_ht_insert_item(struct drm_open_hash * , struct drm_hash_item * ) ;
extern int drm_ht_remove_item(struct drm_open_hash * , struct drm_hash_item * ) ;
extern struct drm_mm_node *drm_mm_get_block_range_generic(struct drm_mm_node * , unsigned long ,
                                                          unsigned int , unsigned long ,
                                                          unsigned long , int ) ;
extern struct drm_mm_node *drm_mm_search_free_in_range(struct drm_mm const * , unsigned long ,
                                                       unsigned int , unsigned long ,
                                                       unsigned long , int ) ;
extern void drm_clflush_pages(struct page ** , unsigned long ) ;
extern void drm_gem_object_release(struct drm_gem_object * ) ;
extern void drm_gem_object_free(struct kref * ) ;
extern int drm_gem_object_init(struct drm_device * , struct drm_gem_object * , size_t ) ;
__inline static void drm_gem_object_reference(struct drm_gem_object *obj )
{ struct kref *__cil_tmp2 ;

  {
  {
  __cil_tmp2 = & obj->refcount;
  kref_get(__cil_tmp2);
  }
  return;
}
}
__inline static void drm_gem_object_unreference(struct drm_gem_object *obj )
{ struct drm_gem_object *__cil_tmp2 ;
  unsigned long __cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  struct kref *__cil_tmp5 ;

  {
  {
  __cil_tmp2 = (struct drm_gem_object *)0;
  __cil_tmp3 = (unsigned long )__cil_tmp2;
  __cil_tmp4 = (unsigned long )obj;
  if (__cil_tmp4 != __cil_tmp3) {
    {
    __cil_tmp5 = & obj->refcount;
    kref_put(__cil_tmp5, & drm_gem_object_free);
    }
  } else {

  }
  }
  return;
}
}
__inline static void drm_gem_object_unreference_unlocked(struct drm_gem_object *obj )
{ struct drm_device *dev ;
  struct drm_gem_object *__cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  struct mutex *__cil_tmp6 ;
  struct kref *__cil_tmp7 ;
  struct mutex *__cil_tmp8 ;

  {
  {
  __cil_tmp3 = (struct drm_gem_object *)0;
  __cil_tmp4 = (unsigned long )__cil_tmp3;
  __cil_tmp5 = (unsigned long )obj;
  if (__cil_tmp5 != __cil_tmp4) {
    {
    dev = obj->dev;
    __cil_tmp6 = & dev->struct_mutex;
    mutex_lock_nested(__cil_tmp6, 0U);
    __cil_tmp7 = & obj->refcount;
    kref_put(__cil_tmp7, & drm_gem_object_free);
    __cil_tmp8 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp8);
    }
  } else {

  }
  }
  return;
}
}
extern int drm_gem_handle_create(struct drm_file * , struct drm_gem_object * , u32 * ) ;
extern int drm_gem_handle_delete(struct drm_file * , u32 ) ;
extern struct drm_gem_object *drm_gem_object_lookup(struct drm_device * , struct drm_file * ,
                                                    u32 ) ;
__inline static void *drm_malloc_ab(size_t nmemb , size_t size )
{ void *tmp ;
  pgprot_t __constr_expr_0 ;
  void *tmp___0 ;
  unsigned long __cil_tmp6 ;
  size_t __cil_tmp7 ;
  size_t __cil_tmp8 ;
  size_t __cil_tmp9 ;

  {
  if (size != 0UL) {
    {
    __cil_tmp6 = 1152921504606846975UL / size;
    if (__cil_tmp6 < nmemb) {
      return ((void *)0);
    } else {

    }
    }
  } else {

  }
  {
  __cil_tmp7 = size * nmemb;
  if (__cil_tmp7 <= 4096UL) {
    {
    __cil_tmp8 = nmemb * size;
    tmp = kmalloc(__cil_tmp8, 208U);
    }
    return (tmp);
  } else {

  }
  }
  {
  __constr_expr_0.pgprot = 355UL;
  __cil_tmp9 = size * nmemb;
  tmp___0 = __vmalloc(__cil_tmp9, 210U, __constr_expr_0);
  }
  return (tmp___0);
}
}
__inline static void drm_free_large(void *ptr )
{ int tmp ;
  void const *__cil_tmp3 ;
  void const *__cil_tmp4 ;

  {
  {
  __cil_tmp3 = (void const *)ptr;
  tmp = is_vmalloc_addr(__cil_tmp3);
  }
  if (tmp == 0) {
    return;
  } else {

  }
  {
  __cil_tmp4 = (void const *)ptr;
  vfree(__cil_tmp4);
  }
  return;
}
}
int intel_init_render_ring_buffer(struct drm_device *dev ) ;
int intel_init_bsd_ring_buffer(struct drm_device *dev ) ;
int intel_init_blt_ring_buffer(struct drm_device *dev ) ;
extern void intel_gtt_chipset_flush(void) ;
extern void intel_gtt_clear_range(unsigned int , unsigned int ) ;
struct tracepoint __tracepoint_i915_gem_object_create ;
__inline static void trace_i915_gem_object_create(struct drm_i915_gem_object *obj )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp10 ;
  struct tracepoint_func **__cil_tmp11 ;
  struct tracepoint_func * volatile *__cil_tmp12 ;
  struct tracepoint_func * volatile __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  struct tracepoint_func *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  void (*__cil_tmp19)(void * , struct drm_i915_gem_object * ) ;
  void *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;

  {
  {
  __cil_tmp10 = & __tracepoint_i915_gem_object_create.key;
  tmp___1 = static_branch(__cil_tmp10);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp11 = & __tracepoint_i915_gem_object_create.funcs;
    __cil_tmp12 = (struct tracepoint_func * volatile *)__cil_tmp11;
    __cil_tmp13 = *__cil_tmp12;
    _________p1 = (struct tracepoint_func *)__cil_tmp13;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp14 = (int const )34;
          __cil_tmp15 = (int )__cil_tmp14;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp15);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp16 = (struct tracepoint_func *)0;
    __cil_tmp17 = (unsigned long )__cil_tmp16;
    __cil_tmp18 = (unsigned long )it_func_ptr;
    if (__cil_tmp18 != __cil_tmp17) {
      ldv_35728:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp19 = (void (*)(void * , struct drm_i915_gem_object * ))it_func;
      (*__cil_tmp19)(__data, obj);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp20 = (void *)0;
      __cil_tmp21 = (unsigned long )__cil_tmp20;
      __cil_tmp22 = it_func_ptr->func;
      __cil_tmp23 = (unsigned long )__cil_tmp22;
      if (__cil_tmp23 != __cil_tmp21) {
        goto ldv_35728;
      } else {
        goto ldv_35729;
      }
      }
      ldv_35729: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
struct tracepoint __tracepoint_i915_gem_object_bind ;
__inline static void trace_i915_gem_object_bind(struct drm_i915_gem_object *obj ,
                                                bool mappable )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp11 ;
  struct tracepoint_func **__cil_tmp12 ;
  struct tracepoint_func * volatile *__cil_tmp13 ;
  struct tracepoint_func * volatile __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  struct tracepoint_func *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  void (*__cil_tmp20)(void * , struct drm_i915_gem_object * , bool ) ;
  int __cil_tmp21 ;
  bool __cil_tmp22 ;
  void *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  void *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;

  {
  {
  __cil_tmp11 = & __tracepoint_i915_gem_object_bind.key;
  tmp___1 = static_branch(__cil_tmp11);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp12 = & __tracepoint_i915_gem_object_bind.funcs;
    __cil_tmp13 = (struct tracepoint_func * volatile *)__cil_tmp12;
    __cil_tmp14 = *__cil_tmp13;
    _________p1 = (struct tracepoint_func *)__cil_tmp14;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp15 = (int const )57;
          __cil_tmp16 = (int )__cil_tmp15;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp16);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp17 = (struct tracepoint_func *)0;
    __cil_tmp18 = (unsigned long )__cil_tmp17;
    __cil_tmp19 = (unsigned long )it_func_ptr;
    if (__cil_tmp19 != __cil_tmp18) {
      ldv_35761:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp20 = (void (*)(void * , struct drm_i915_gem_object * , bool ))it_func;
      __cil_tmp21 = (int )mappable;
      __cil_tmp22 = (bool )__cil_tmp21;
      (*__cil_tmp20)(__data, obj, __cil_tmp22);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp23 = (void *)0;
      __cil_tmp24 = (unsigned long )__cil_tmp23;
      __cil_tmp25 = it_func_ptr->func;
      __cil_tmp26 = (unsigned long )__cil_tmp25;
      if (__cil_tmp26 != __cil_tmp24) {
        goto ldv_35761;
      } else {
        goto ldv_35762;
      }
      }
      ldv_35762: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
struct tracepoint __tracepoint_i915_gem_object_unbind ;
__inline static void trace_i915_gem_object_unbind(struct drm_i915_gem_object *obj )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp10 ;
  struct tracepoint_func **__cil_tmp11 ;
  struct tracepoint_func * volatile *__cil_tmp12 ;
  struct tracepoint_func * volatile __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  struct tracepoint_func *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  void (*__cil_tmp19)(void * , struct drm_i915_gem_object * ) ;
  void *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;

  {
  {
  __cil_tmp10 = & __tracepoint_i915_gem_object_unbind.key;
  tmp___1 = static_branch(__cil_tmp10);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp11 = & __tracepoint_i915_gem_object_unbind.funcs;
    __cil_tmp12 = (struct tracepoint_func * volatile *)__cil_tmp11;
    __cil_tmp13 = *__cil_tmp12;
    _________p1 = (struct tracepoint_func *)__cil_tmp13;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp14 = (int const )77;
          __cil_tmp15 = (int )__cil_tmp14;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp15);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp16 = (struct tracepoint_func *)0;
    __cil_tmp17 = (unsigned long )__cil_tmp16;
    __cil_tmp18 = (unsigned long )it_func_ptr;
    if (__cil_tmp18 != __cil_tmp17) {
      ldv_35795:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp19 = (void (*)(void * , struct drm_i915_gem_object * ))it_func;
      (*__cil_tmp19)(__data, obj);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp20 = (void *)0;
      __cil_tmp21 = (unsigned long )__cil_tmp20;
      __cil_tmp22 = it_func_ptr->func;
      __cil_tmp23 = (unsigned long )__cil_tmp22;
      if (__cil_tmp23 != __cil_tmp21) {
        goto ldv_35795;
      } else {
        goto ldv_35796;
      }
      }
      ldv_35796: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
struct tracepoint __tracepoint_i915_gem_object_change_domain ;
__inline static void trace_i915_gem_object_change_domain(struct drm_i915_gem_object *obj ,
                                                         u32 old_read , u32 old_write )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp12 ;
  struct tracepoint_func **__cil_tmp13 ;
  struct tracepoint_func * volatile *__cil_tmp14 ;
  struct tracepoint_func * volatile __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  struct tracepoint_func *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void (*__cil_tmp21)(void * , struct drm_i915_gem_object * , u32 , u32 ) ;
  void *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  void *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;

  {
  {
  __cil_tmp12 = & __tracepoint_i915_gem_object_change_domain.key;
  tmp___1 = static_branch(__cil_tmp12);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp13 = & __tracepoint_i915_gem_object_change_domain.funcs;
    __cil_tmp14 = (struct tracepoint_func * volatile *)__cil_tmp13;
    __cil_tmp15 = *__cil_tmp14;
    _________p1 = (struct tracepoint_func *)__cil_tmp15;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp16 = (int const )101;
          __cil_tmp17 = (int )__cil_tmp16;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp17);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp18 = (struct tracepoint_func *)0;
    __cil_tmp19 = (unsigned long )__cil_tmp18;
    __cil_tmp20 = (unsigned long )it_func_ptr;
    if (__cil_tmp20 != __cil_tmp19) {
      ldv_35830:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp21 = (void (*)(void * , struct drm_i915_gem_object * , u32 , u32 ))it_func;
      (*__cil_tmp21)(__data, obj, old_read, old_write);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp22 = (void *)0;
      __cil_tmp23 = (unsigned long )__cil_tmp22;
      __cil_tmp24 = it_func_ptr->func;
      __cil_tmp25 = (unsigned long )__cil_tmp24;
      if (__cil_tmp25 != __cil_tmp23) {
        goto ldv_35830;
      } else {
        goto ldv_35831;
      }
      }
      ldv_35831: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
struct tracepoint __tracepoint_i915_gem_object_pwrite ;
__inline static void trace_i915_gem_object_pwrite(struct drm_i915_gem_object *obj ,
                                                  u32 offset , u32 len )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp12 ;
  struct tracepoint_func **__cil_tmp13 ;
  struct tracepoint_func * volatile *__cil_tmp14 ;
  struct tracepoint_func * volatile __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  struct tracepoint_func *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void (*__cil_tmp21)(void * , struct drm_i915_gem_object * , u32 , u32 ) ;
  void *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  void *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;

  {
  {
  __cil_tmp12 = & __tracepoint_i915_gem_object_pwrite.key;
  tmp___1 = static_branch(__cil_tmp12);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp13 = & __tracepoint_i915_gem_object_pwrite.funcs;
    __cil_tmp14 = (struct tracepoint_func * volatile *)__cil_tmp13;
    __cil_tmp15 = *__cil_tmp14;
    _________p1 = (struct tracepoint_func *)__cil_tmp15;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp16 = (int const )121;
          __cil_tmp17 = (int )__cil_tmp16;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp17);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp18 = (struct tracepoint_func *)0;
    __cil_tmp19 = (unsigned long )__cil_tmp18;
    __cil_tmp20 = (unsigned long )it_func_ptr;
    if (__cil_tmp20 != __cil_tmp19) {
      ldv_35871:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp21 = (void (*)(void * , struct drm_i915_gem_object * , u32 , u32 ))it_func;
      (*__cil_tmp21)(__data, obj, offset, len);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp22 = (void *)0;
      __cil_tmp23 = (unsigned long )__cil_tmp22;
      __cil_tmp24 = it_func_ptr->func;
      __cil_tmp25 = (unsigned long )__cil_tmp24;
      if (__cil_tmp25 != __cil_tmp23) {
        goto ldv_35871;
      } else {
        goto ldv_35872;
      }
      }
      ldv_35872: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
struct tracepoint __tracepoint_i915_gem_object_pread ;
__inline static void trace_i915_gem_object_pread(struct drm_i915_gem_object *obj ,
                                                 u32 offset , u32 len )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp12 ;
  struct tracepoint_func **__cil_tmp13 ;
  struct tracepoint_func * volatile *__cil_tmp14 ;
  struct tracepoint_func * volatile __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  struct tracepoint_func *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void (*__cil_tmp21)(void * , struct drm_i915_gem_object * , u32 , u32 ) ;
  void *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  void *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;

  {
  {
  __cil_tmp12 = & __tracepoint_i915_gem_object_pread.key;
  tmp___1 = static_branch(__cil_tmp12);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp13 = & __tracepoint_i915_gem_object_pread.funcs;
    __cil_tmp14 = (struct tracepoint_func * volatile *)__cil_tmp13;
    __cil_tmp15 = *__cil_tmp14;
    _________p1 = (struct tracepoint_func *)__cil_tmp15;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp16 = (int const )141;
          __cil_tmp17 = (int )__cil_tmp16;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp17);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp18 = (struct tracepoint_func *)0;
    __cil_tmp19 = (unsigned long )__cil_tmp18;
    __cil_tmp20 = (unsigned long )it_func_ptr;
    if (__cil_tmp20 != __cil_tmp19) {
      ldv_35912:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp21 = (void (*)(void * , struct drm_i915_gem_object * , u32 , u32 ))it_func;
      (*__cil_tmp21)(__data, obj, offset, len);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp22 = (void *)0;
      __cil_tmp23 = (unsigned long )__cil_tmp22;
      __cil_tmp24 = it_func_ptr->func;
      __cil_tmp25 = (unsigned long )__cil_tmp24;
      if (__cil_tmp25 != __cil_tmp23) {
        goto ldv_35912;
      } else {
        goto ldv_35913;
      }
      }
      ldv_35913: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
struct tracepoint __tracepoint_i915_gem_object_fault ;
__inline static void trace_i915_gem_object_fault(struct drm_i915_gem_object *obj ,
                                                 u32 index , bool gtt , bool write )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp13 ;
  struct tracepoint_func **__cil_tmp14 ;
  struct tracepoint_func * volatile *__cil_tmp15 ;
  struct tracepoint_func * volatile __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  struct tracepoint_func *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void (*__cil_tmp22)(void * , struct drm_i915_gem_object * , u32 , bool , bool ) ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  int __cil_tmp25 ;
  bool __cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  void *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;

  {
  {
  __cil_tmp13 = & __tracepoint_i915_gem_object_fault.key;
  tmp___1 = static_branch(__cil_tmp13);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp14 = & __tracepoint_i915_gem_object_fault.funcs;
    __cil_tmp15 = (struct tracepoint_func * volatile *)__cil_tmp14;
    __cil_tmp16 = *__cil_tmp15;
    _________p1 = (struct tracepoint_func *)__cil_tmp16;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp17 = (int const )166;
          __cil_tmp18 = (int )__cil_tmp17;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp18);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp19 = (struct tracepoint_func *)0;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    __cil_tmp21 = (unsigned long )it_func_ptr;
    if (__cil_tmp21 != __cil_tmp20) {
      ldv_35955:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp22 = (void (*)(void * , struct drm_i915_gem_object * , u32 , bool ,
                              bool ))it_func;
      __cil_tmp23 = (int )gtt;
      __cil_tmp24 = (bool )__cil_tmp23;
      __cil_tmp25 = (int )write;
      __cil_tmp26 = (bool )__cil_tmp25;
      (*__cil_tmp22)(__data, obj, index, __cil_tmp24, __cil_tmp26);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp27 = (void *)0;
      __cil_tmp28 = (unsigned long )__cil_tmp27;
      __cil_tmp29 = it_func_ptr->func;
      __cil_tmp30 = (unsigned long )__cil_tmp29;
      if (__cil_tmp30 != __cil_tmp28) {
        goto ldv_35955;
      } else {
        goto ldv_35956;
      }
      }
      ldv_35956: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
struct tracepoint __tracepoint_i915_gem_object_clflush ;
__inline static void trace_i915_gem_object_clflush(struct drm_i915_gem_object *obj )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp10 ;
  struct tracepoint_func **__cil_tmp11 ;
  struct tracepoint_func * volatile *__cil_tmp12 ;
  struct tracepoint_func * volatile __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  struct tracepoint_func *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  void (*__cil_tmp19)(void * , struct drm_i915_gem_object * ) ;
  void *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;

  {
  {
  __cil_tmp10 = & __tracepoint_i915_gem_object_clflush.key;
  tmp___1 = static_branch(__cil_tmp10);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp11 = & __tracepoint_i915_gem_object_clflush.funcs;
    __cil_tmp12 = (struct tracepoint_func * volatile *)__cil_tmp11;
    __cil_tmp13 = *__cil_tmp12;
    _________p1 = (struct tracepoint_func *)__cil_tmp13;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp14 = (int const )186;
          __cil_tmp15 = (int )__cil_tmp14;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp15);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp16 = (struct tracepoint_func *)0;
    __cil_tmp17 = (unsigned long )__cil_tmp16;
    __cil_tmp18 = (unsigned long )it_func_ptr;
    if (__cil_tmp18 != __cil_tmp17) {
      ldv_35995:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp19 = (void (*)(void * , struct drm_i915_gem_object * ))it_func;
      (*__cil_tmp19)(__data, obj);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp20 = (void *)0;
      __cil_tmp21 = (unsigned long )__cil_tmp20;
      __cil_tmp22 = it_func_ptr->func;
      __cil_tmp23 = (unsigned long )__cil_tmp22;
      if (__cil_tmp23 != __cil_tmp21) {
        goto ldv_35995;
      } else {
        goto ldv_35996;
      }
      }
      ldv_35996: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
struct tracepoint __tracepoint_i915_gem_object_destroy ;
__inline static void trace_i915_gem_object_destroy(struct drm_i915_gem_object *obj )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp10 ;
  struct tracepoint_func **__cil_tmp11 ;
  struct tracepoint_func * volatile *__cil_tmp12 ;
  struct tracepoint_func * volatile __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  struct tracepoint_func *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  void (*__cil_tmp19)(void * , struct drm_i915_gem_object * ) ;
  void *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;

  {
  {
  __cil_tmp10 = & __tracepoint_i915_gem_object_destroy.key;
  tmp___1 = static_branch(__cil_tmp10);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp11 = & __tracepoint_i915_gem_object_destroy.funcs;
    __cil_tmp12 = (struct tracepoint_func * volatile *)__cil_tmp11;
    __cil_tmp13 = *__cil_tmp12;
    _________p1 = (struct tracepoint_func *)__cil_tmp13;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp14 = (int const )191;
          __cil_tmp15 = (int )__cil_tmp14;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp15);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp16 = (struct tracepoint_func *)0;
    __cil_tmp17 = (unsigned long )__cil_tmp16;
    __cil_tmp18 = (unsigned long )it_func_ptr;
    if (__cil_tmp18 != __cil_tmp17) {
      ldv_36026:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp19 = (void (*)(void * , struct drm_i915_gem_object * ))it_func;
      (*__cil_tmp19)(__data, obj);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp20 = (void *)0;
      __cil_tmp21 = (unsigned long )__cil_tmp20;
      __cil_tmp22 = it_func_ptr->func;
      __cil_tmp23 = (unsigned long )__cil_tmp22;
      if (__cil_tmp23 != __cil_tmp21) {
        goto ldv_36026;
      } else {
        goto ldv_36027;
      }
      }
      ldv_36027: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
struct tracepoint __tracepoint_i915_gem_ring_flush ;
__inline static void trace_i915_gem_ring_flush(struct intel_ring_buffer *ring , u32 invalidate ,
                                               u32 flush )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp12 ;
  struct tracepoint_func **__cil_tmp13 ;
  struct tracepoint_func * volatile *__cil_tmp14 ;
  struct tracepoint_func * volatile __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  struct tracepoint_func *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void (*__cil_tmp21)(void * , struct intel_ring_buffer * , u32 , u32 ) ;
  void *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  void *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;

  {
  {
  __cil_tmp12 = & __tracepoint_i915_gem_ring_flush.key;
  tmp___1 = static_branch(__cil_tmp12);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp13 = & __tracepoint_i915_gem_ring_flush.funcs;
    __cil_tmp14 = (struct tracepoint_func * volatile *)__cil_tmp13;
    __cil_tmp15 = *__cil_tmp14;
    _________p1 = (struct tracepoint_func *)__cil_tmp15;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp16 = (int const )277;
          __cil_tmp17 = (int )__cil_tmp16;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp17);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp18 = (struct tracepoint_func *)0;
    __cil_tmp19 = (unsigned long )__cil_tmp18;
    __cil_tmp20 = (unsigned long )it_func_ptr;
    if (__cil_tmp20 != __cil_tmp19) {
      ldv_36179:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp21 = (void (*)(void * , struct intel_ring_buffer * , u32 , u32 ))it_func;
      (*__cil_tmp21)(__data, ring, invalidate, flush);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp22 = (void *)0;
      __cil_tmp23 = (unsigned long )__cil_tmp22;
      __cil_tmp24 = it_func_ptr->func;
      __cil_tmp25 = (unsigned long )__cil_tmp24;
      if (__cil_tmp25 != __cil_tmp23) {
        goto ldv_36179;
      } else {
        goto ldv_36180;
      }
      }
      ldv_36180: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
struct tracepoint __tracepoint_i915_gem_request_add ;
__inline static void trace_i915_gem_request_add(struct intel_ring_buffer *ring , u32 seqno )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp11 ;
  struct tracepoint_func **__cil_tmp12 ;
  struct tracepoint_func * volatile *__cil_tmp13 ;
  struct tracepoint_func * volatile __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  struct tracepoint_func *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  void (*__cil_tmp20)(void * , struct intel_ring_buffer * , u32 ) ;
  void *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  void *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;

  {
  {
  __cil_tmp11 = & __tracepoint_i915_gem_request_add.key;
  tmp___1 = static_branch(__cil_tmp11);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp12 = & __tracepoint_i915_gem_request_add.funcs;
    __cil_tmp13 = (struct tracepoint_func * volatile *)__cil_tmp12;
    __cil_tmp14 = *__cil_tmp13;
    _________p1 = (struct tracepoint_func *)__cil_tmp14;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp15 = (int const )302;
          __cil_tmp16 = (int )__cil_tmp15;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp16);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp17 = (struct tracepoint_func *)0;
    __cil_tmp18 = (unsigned long )__cil_tmp17;
    __cil_tmp19 = (unsigned long )it_func_ptr;
    if (__cil_tmp19 != __cil_tmp18) {
      ldv_36218:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp20 = (void (*)(void * , struct intel_ring_buffer * , u32 ))it_func;
      (*__cil_tmp20)(__data, ring, seqno);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp21 = (void *)0;
      __cil_tmp22 = (unsigned long )__cil_tmp21;
      __cil_tmp23 = it_func_ptr->func;
      __cil_tmp24 = (unsigned long )__cil_tmp23;
      if (__cil_tmp24 != __cil_tmp22) {
        goto ldv_36218;
      } else {
        goto ldv_36219;
      }
      }
      ldv_36219: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
struct tracepoint __tracepoint_i915_gem_request_retire ;
__inline static void trace_i915_gem_request_retire(struct intel_ring_buffer *ring ,
                                                   u32 seqno )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp11 ;
  struct tracepoint_func **__cil_tmp12 ;
  struct tracepoint_func * volatile *__cil_tmp13 ;
  struct tracepoint_func * volatile __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  struct tracepoint_func *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  void (*__cil_tmp20)(void * , struct intel_ring_buffer * , u32 ) ;
  void *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  void *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;

  {
  {
  __cil_tmp11 = & __tracepoint_i915_gem_request_retire.key;
  tmp___1 = static_branch(__cil_tmp11);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp12 = & __tracepoint_i915_gem_request_retire.funcs;
    __cil_tmp13 = (struct tracepoint_func * volatile *)__cil_tmp12;
    __cil_tmp14 = *__cil_tmp13;
    _________p1 = (struct tracepoint_func *)__cil_tmp14;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp15 = (int const )312;
          __cil_tmp16 = (int )__cil_tmp15;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp16);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp17 = (struct tracepoint_func *)0;
    __cil_tmp18 = (unsigned long )__cil_tmp17;
    __cil_tmp19 = (unsigned long )it_func_ptr;
    if (__cil_tmp19 != __cil_tmp18) {
      ldv_36290:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp20 = (void (*)(void * , struct intel_ring_buffer * , u32 ))it_func;
      (*__cil_tmp20)(__data, ring, seqno);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp21 = (void *)0;
      __cil_tmp22 = (unsigned long )__cil_tmp21;
      __cil_tmp23 = it_func_ptr->func;
      __cil_tmp24 = (unsigned long )__cil_tmp23;
      if (__cil_tmp24 != __cil_tmp22) {
        goto ldv_36290;
      } else {
        goto ldv_36291;
      }
      }
      ldv_36291: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
struct tracepoint __tracepoint_i915_gem_request_wait_begin ;
__inline static void trace_i915_gem_request_wait_begin(struct intel_ring_buffer *ring ,
                                                       u32 seqno )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp11 ;
  struct tracepoint_func **__cil_tmp12 ;
  struct tracepoint_func * volatile *__cil_tmp13 ;
  struct tracepoint_func * volatile __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  struct tracepoint_func *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  void (*__cil_tmp20)(void * , struct intel_ring_buffer * , u32 ) ;
  void *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  void *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;

  {
  {
  __cil_tmp11 = & __tracepoint_i915_gem_request_wait_begin.key;
  tmp___1 = static_branch(__cil_tmp11);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp12 = & __tracepoint_i915_gem_request_wait_begin.funcs;
    __cil_tmp13 = (struct tracepoint_func * volatile *)__cil_tmp12;
    __cil_tmp14 = *__cil_tmp13;
    _________p1 = (struct tracepoint_func *)__cil_tmp14;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp15 = (int const )317;
          __cil_tmp16 = (int )__cil_tmp15;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp16);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp17 = (struct tracepoint_func *)0;
    __cil_tmp18 = (unsigned long )__cil_tmp17;
    __cil_tmp19 = (unsigned long )it_func_ptr;
    if (__cil_tmp19 != __cil_tmp18) {
      ldv_36326:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp20 = (void (*)(void * , struct intel_ring_buffer * , u32 ))it_func;
      (*__cil_tmp20)(__data, ring, seqno);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp21 = (void *)0;
      __cil_tmp22 = (unsigned long )__cil_tmp21;
      __cil_tmp23 = it_func_ptr->func;
      __cil_tmp24 = (unsigned long )__cil_tmp23;
      if (__cil_tmp24 != __cil_tmp22) {
        goto ldv_36326;
      } else {
        goto ldv_36327;
      }
      }
      ldv_36327: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
struct tracepoint __tracepoint_i915_gem_request_wait_end ;
__inline static void trace_i915_gem_request_wait_end(struct intel_ring_buffer *ring ,
                                                     u32 seqno )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp11 ;
  struct tracepoint_func **__cil_tmp12 ;
  struct tracepoint_func * volatile *__cil_tmp13 ;
  struct tracepoint_func * volatile __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  struct tracepoint_func *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  void (*__cil_tmp20)(void * , struct intel_ring_buffer * , u32 ) ;
  void *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  void *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;

  {
  {
  __cil_tmp11 = & __tracepoint_i915_gem_request_wait_end.key;
  tmp___1 = static_branch(__cil_tmp11);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp12 = & __tracepoint_i915_gem_request_wait_end.funcs;
    __cil_tmp13 = (struct tracepoint_func * volatile *)__cil_tmp12;
    __cil_tmp14 = *__cil_tmp13;
    _________p1 = (struct tracepoint_func *)__cil_tmp14;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp15 = (int const )322;
          __cil_tmp16 = (int )__cil_tmp15;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp16);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp17 = (struct tracepoint_func *)0;
    __cil_tmp18 = (unsigned long )__cil_tmp17;
    __cil_tmp19 = (unsigned long )it_func_ptr;
    if (__cil_tmp19 != __cil_tmp18) {
      ldv_36362:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp20 = (void (*)(void * , struct intel_ring_buffer * , u32 ))it_func;
      (*__cil_tmp20)(__data, ring, seqno);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp21 = (void *)0;
      __cil_tmp22 = (unsigned long )__cil_tmp21;
      __cil_tmp23 = it_func_ptr->func;
      __cil_tmp24 = (unsigned long )__cil_tmp23;
      if (__cil_tmp24 != __cil_tmp22) {
        goto ldv_36362;
      } else {
        goto ldv_36363;
      }
      }
      ldv_36363: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
int i915_gem_flush_ring(struct intel_ring_buffer *ring , uint32_t invalidate_domains ,
                        uint32_t flush_domains ) ;
struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev , size_t size ) ;
int i915_gem_object_pin(struct drm_i915_gem_object *obj , uint32_t alignment , bool map_and_fenceable ) ;
void i915_gem_object_unpin(struct drm_i915_gem_object *obj ) ;
int i915_gem_object_unbind(struct drm_i915_gem_object *obj ) ;
void i915_gem_release_mmap(struct drm_i915_gem_object *obj ) ;
int i915_mutex_lock_interruptible(struct drm_device *dev ) ;
int i915_gem_object_wait_rendering(struct drm_i915_gem_object *obj ) ;
void i915_gem_object_move_to_active(struct drm_i915_gem_object *obj , struct intel_ring_buffer *ring ,
                                    u32 seqno ) ;
__inline static u32 i915_gem_next_request_seqno(struct intel_ring_buffer *ring )
{ drm_i915_private_t *dev_priv ;
  u32 tmp ;
  struct drm_device *__cil_tmp4 ;
  void *__cil_tmp5 ;

  {
  __cil_tmp4 = ring->dev;
  __cil_tmp5 = __cil_tmp4->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  tmp = dev_priv->next_seqno;
  ring->outstanding_lazy_request = tmp;
  return (tmp);
}
}
int i915_gem_object_get_fence(struct drm_i915_gem_object *obj , struct intel_ring_buffer *pipelined ) ;
int i915_gem_object_put_fence(struct drm_i915_gem_object *obj ) ;
void i915_gem_retire_requests(struct drm_device *dev ) ;
void i915_gem_clflush_object(struct drm_i915_gem_object *obj ) ;
int i915_gem_object_flush_gpu(struct drm_i915_gem_object *obj ) ;
int i915_add_request(struct intel_ring_buffer *ring , struct drm_file *file , struct drm_i915_gem_request *request ) ;
int i915_wait_request(struct intel_ring_buffer *ring , uint32_t seqno ) ;
int i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj , bool write ) ;
int i915_gem_object_set_to_display_plane(struct drm_i915_gem_object *obj , struct intel_ring_buffer *pipelined ) ;
int i915_gem_attach_phys_object(struct drm_device *dev , struct drm_i915_gem_object *obj ,
                                int id , int align ) ;
void i915_gem_detach_phys_object(struct drm_device *dev , struct drm_i915_gem_object *obj ) ;
uint32_t i915_gem_get_unfenced_gtt_alignment(struct drm_device *dev , uint32_t size ,
                                             int tiling_mode ) ;
int i915_gem_gtt_bind_object(struct drm_i915_gem_object *obj ) ;
void i915_gem_gtt_unbind_object(struct drm_i915_gem_object *obj ) ;
int i915_gem_evict_something(struct drm_device *dev , int min_size , unsigned int alignment ,
                             bool mappable ) ;
int i915_gem_evict_everything(struct drm_device *dev , bool purgeable_only ) ;
int i915_gem_evict_inactive(struct drm_device *dev , bool purgeable_only ) ;
void i915_gem_detect_bit_6_swizzle(struct drm_device *dev ) ;
void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj ) ;
void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj ) ;
extern void mark_page_accessed(struct page * ) ;
extern struct page *shmem_read_mapping_page_gfp(struct address_space * , unsigned long ,
                                                gfp_t ) ;
extern void shmem_truncate_range(struct inode * , loff_t , loff_t ) ;
__inline static struct page *shmem_read_mapping_page(struct address_space *mapping ,
                                                     unsigned long index )
{ gfp_t tmp ;
  struct page *tmp___0 ;

  {
  {
  tmp = mapping_gfp_mask(mapping);
  tmp___0 = shmem_read_mapping_page_gfp(mapping, index, tmp);
  }
  return (tmp___0);
}
}
static int i915_gem_object_flush_gpu_write_domain(struct drm_i915_gem_object *obj ) ;
static void i915_gem_object_flush_gtt_write_domain(struct drm_i915_gem_object *obj ) ;
static void i915_gem_object_flush_cpu_write_domain(struct drm_i915_gem_object *obj ) ;
static int i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj , bool write ) ;
static int i915_gem_object_set_cpu_read_domain_range(struct drm_i915_gem_object *obj ,
                                                     uint64_t offset , uint64_t size ) ;
static void i915_gem_object_set_to_full_cpu_read_domain(struct drm_i915_gem_object *obj ) ;
static int i915_gem_object_bind_to_gtt(struct drm_i915_gem_object *obj , unsigned int alignment ,
                                       bool map_and_fenceable ) ;
static void i915_gem_clear_fence_reg(struct drm_device *dev , struct drm_i915_fence_reg *reg ) ;
static int i915_gem_phys_pwrite(struct drm_device *dev , struct drm_i915_gem_object *obj ,
                                struct drm_i915_gem_pwrite *args , struct drm_file *file_priv ) ;
static void i915_gem_free_object_tail(struct drm_i915_gem_object *obj ) ;
static int i915_gem_inactive_shrink(struct shrinker *shrinker , struct shrink_control *sc ) ;
static void i915_gem_info_add_obj(struct drm_i915_private *dev_priv , size_t size )
{ u32 __cil_tmp3 ;
  size_t __cil_tmp4 ;

  {
  __cil_tmp3 = dev_priv->mm.object_count;
  dev_priv->mm.object_count = __cil_tmp3 + 1U;
  __cil_tmp4 = dev_priv->mm.object_memory;
  dev_priv->mm.object_memory = __cil_tmp4 + size;
  return;
}
}
static void i915_gem_info_remove_obj(struct drm_i915_private *dev_priv , size_t size )
{ u32 __cil_tmp3 ;
  size_t __cil_tmp4 ;

  {
  __cil_tmp3 = dev_priv->mm.object_count;
  dev_priv->mm.object_count = __cil_tmp3 - 1U;
  __cil_tmp4 = dev_priv->mm.object_memory;
  dev_priv->mm.object_memory = __cil_tmp4 - size;
  return;
}
}
static int i915_gem_wait_for_error(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct completion *x ;
  unsigned long flags ;
  int ret ;
  int tmp ;
  raw_spinlock_t *tmp___0 ;
  int tmp___1 ;
  void *__cil_tmp9 ;
  atomic_t *__cil_tmp10 ;
  atomic_t const *__cil_tmp11 ;
  atomic_t *__cil_tmp12 ;
  atomic_t const *__cil_tmp13 ;
  spinlock_t *__cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  spinlock_t *__cil_tmp16 ;

  {
  {
  __cil_tmp9 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  x = & dev_priv->error_completion;
  __cil_tmp10 = & dev_priv->mm.wedged;
  __cil_tmp11 = (atomic_t const *)__cil_tmp10;
  tmp = atomic_read(__cil_tmp11);
  }
  if (tmp == 0) {
    return (0);
  } else {

  }
  {
  ret = wait_for_completion_interruptible(x);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp12 = & dev_priv->mm.wedged;
  __cil_tmp13 = (atomic_t const *)__cil_tmp12;
  tmp___1 = atomic_read(__cil_tmp13);
  }
  if (tmp___1 != 0) {
    {
    __cil_tmp14 = & x->wait.lock;
    tmp___0 = spinlock_check(__cil_tmp14);
    flags = _raw_spin_lock_irqsave(tmp___0);
    __cil_tmp15 = x->done;
    x->done = __cil_tmp15 + 1U;
    __cil_tmp16 = & x->wait.lock;
    spin_unlock_irqrestore(__cil_tmp16, flags);
    }
  } else {

  }
  return (0);
}
}
int i915_mutex_lock_interruptible(struct drm_device *dev )
{ int ret ;
  int __ret_warn_on ;
  long tmp ;
  struct mutex *__cil_tmp5 ;
  int __cil_tmp6 ;
  long __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  long __cil_tmp11 ;

  {
  {
  ret = i915_gem_wait_for_error(dev);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp5 = & dev->struct_mutex;
  ret = mutex_lock_interruptible_nested(__cil_tmp5, 0U);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __ret_warn_on = 0;
  __cil_tmp6 = __ret_warn_on != 0;
  __cil_tmp7 = (long )__cil_tmp6;
  tmp = __builtin_expect(__cil_tmp7, 0L);
  }
  if (tmp != 0L) {
    {
    __cil_tmp8 = (int const )124;
    __cil_tmp9 = (int )__cil_tmp8;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p",
                       __cil_tmp9);
    }
  } else {

  }
  {
  __cil_tmp10 = __ret_warn_on != 0;
  __cil_tmp11 = (long )__cil_tmp10;
  __builtin_expect(__cil_tmp11, 0L);
  }
  return (0);
}
}
__inline static bool i915_gem_object_is_inactive(struct drm_i915_gem_object *obj )
{ int tmp ;
  struct drm_mm_node *__cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  struct drm_mm_node *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  unsigned char *__cil_tmp7 ;
  unsigned char *__cil_tmp8 ;
  unsigned char __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int *__cil_tmp11 ;
  unsigned int *__cil_tmp12 ;
  unsigned int __cil_tmp13 ;

  {
  {
  __cil_tmp3 = (struct drm_mm_node *)0;
  __cil_tmp4 = (unsigned long )__cil_tmp3;
  __cil_tmp5 = obj->gtt_space;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  if (__cil_tmp6 != __cil_tmp4) {
    {
    __cil_tmp7 = (unsigned char *)obj;
    __cil_tmp8 = __cil_tmp7 + 224UL;
    __cil_tmp9 = *__cil_tmp8;
    __cil_tmp10 = (unsigned int )__cil_tmp9;
    if (__cil_tmp10 == 0U) {
      {
      __cil_tmp11 = (unsigned int *)obj;
      __cil_tmp12 = __cil_tmp11 + 56UL;
      __cil_tmp13 = *__cil_tmp12;
      if (__cil_tmp13 == 0U) {
        tmp = 1;
      } else {
        tmp = 0;
      }
      }
    } else {
      tmp = 0;
    }
    }
  } else {
    tmp = 0;
  }
  }
  return ((bool )tmp);
}
}
void i915_gem_do_init(struct drm_device *dev , unsigned long start , unsigned long mappable_end ,
                      unsigned long end )
{ drm_i915_private_t *dev_priv ;
  unsigned long _min1 ;
  unsigned long _min2 ;
  unsigned long tmp ;
  void *__cil_tmp9 ;
  struct drm_mm *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned int __cil_tmp16 ;

  {
  {
  __cil_tmp9 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp9;
  __cil_tmp10 = & dev_priv->mm.gtt_space;
  __cil_tmp11 = end - start;
  drm_mm_init(__cil_tmp10, start, __cil_tmp11);
  dev_priv->mm.gtt_start = start;
  dev_priv->mm.gtt_mappable_end = mappable_end;
  dev_priv->mm.gtt_end = end;
  dev_priv->mm.gtt_total = end - start;
  _min1 = end;
  _min2 = mappable_end;
  }
  if (_min1 < _min2) {
    tmp = _min1;
  } else {
    tmp = _min2;
  }
  {
  dev_priv->mm.mappable_gtt_total = tmp - start;
  __cil_tmp12 = start / 4096UL;
  __cil_tmp13 = (unsigned int )__cil_tmp12;
  __cil_tmp14 = end - start;
  __cil_tmp15 = __cil_tmp14 / 4096UL;
  __cil_tmp16 = (unsigned int )__cil_tmp15;
  intel_gtt_clear_range(__cil_tmp13, __cil_tmp16);
  }
  return;
}
}
int i915_gem_init_ioctl(struct drm_device *dev , void *data , struct drm_file *file )
{ struct drm_i915_gem_init *args ;
  __u64 __cil_tmp5 ;
  __u64 __cil_tmp6 ;
  __u64 __cil_tmp7 ;
  __u64 __cil_tmp8 ;
  unsigned long long __cil_tmp9 ;
  unsigned long long __cil_tmp10 ;
  struct mutex *__cil_tmp11 ;
  __u64 __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  __u64 __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  __u64 __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct mutex *__cil_tmp18 ;

  {
  args = (struct drm_i915_gem_init *)data;
  {
  __cil_tmp5 = args->gtt_end;
  __cil_tmp6 = args->gtt_start;
  if (__cil_tmp6 >= __cil_tmp5) {
    return (-22);
  } else {
    {
    __cil_tmp7 = args->gtt_start;
    __cil_tmp8 = args->gtt_end;
    __cil_tmp9 = __cil_tmp8 | __cil_tmp7;
    __cil_tmp10 = __cil_tmp9 & 4095ULL;
    if (__cil_tmp10 != 0ULL) {
      return (-22);
    } else {

    }
    }
  }
  }
  {
  __cil_tmp11 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp11, 0U);
  __cil_tmp12 = args->gtt_start;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = args->gtt_end;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = args->gtt_end;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  i915_gem_do_init(dev, __cil_tmp13, __cil_tmp15, __cil_tmp17);
  __cil_tmp18 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp18);
  }
  return (0);
}
}
int i915_gem_get_aperture_ioctl(struct drm_device *dev , void *data , struct drm_file *file )
{ struct drm_i915_private *dev_priv ;
  struct drm_i915_gem_get_aperture *args ;
  struct drm_i915_gem_object *obj ;
  size_t pinned ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  void *__cil_tmp10 ;
  struct drm_driver *__cil_tmp11 ;
  u32 __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  struct mutex *__cil_tmp14 ;
  struct list_head *__cil_tmp15 ;
  struct drm_i915_gem_object *__cil_tmp16 ;
  struct drm_mm_node *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  struct list_head *__cil_tmp19 ;
  struct drm_i915_gem_object *__cil_tmp20 ;
  struct list_head *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  struct list_head *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  struct mutex *__cil_tmp25 ;
  size_t __cil_tmp26 ;
  unsigned long long __cil_tmp27 ;
  __u64 __cil_tmp28 ;

  {
  __cil_tmp10 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  args = (struct drm_i915_gem_get_aperture *)data;
  {
  __cil_tmp11 = dev->driver;
  __cil_tmp12 = __cil_tmp11->driver_features;
  __cil_tmp13 = __cil_tmp12 & 4096U;
  if (__cil_tmp13 == 0U) {
    return (-19);
  } else {

  }
  }
  {
  pinned = 0UL;
  __cil_tmp14 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp14, 0U);
  __cil_tmp15 = dev_priv->mm.pinned_list.next;
  __mptr = (struct list_head const *)__cil_tmp15;
  __cil_tmp16 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp16 + 1152921504606846800UL;
  }
  goto ldv_38798;
  ldv_38797:
  __cil_tmp17 = obj->gtt_space;
  __cil_tmp18 = __cil_tmp17->size;
  pinned = __cil_tmp18 + pinned;
  __cil_tmp19 = obj->mm_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp19;
  __cil_tmp20 = (struct drm_i915_gem_object *)__mptr___0;
  obj = __cil_tmp20 + 1152921504606846800UL;
  ldv_38798: ;
  {
  __cil_tmp21 = & dev_priv->mm.pinned_list;
  __cil_tmp22 = (unsigned long )__cil_tmp21;
  __cil_tmp23 = & obj->mm_list;
  __cil_tmp24 = (unsigned long )__cil_tmp23;
  if (__cil_tmp24 != __cil_tmp22) {
    goto ldv_38797;
  } else {
    goto ldv_38799;
  }
  }
  ldv_38799:
  {
  __cil_tmp25 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp25);
  __cil_tmp26 = dev_priv->mm.gtt_total;
  args->aper_size = (__u64 )__cil_tmp26;
  __cil_tmp27 = (unsigned long long )pinned;
  __cil_tmp28 = args->aper_size;
  args->aper_available_size = __cil_tmp28 - __cil_tmp27;
  }
  return (0);
}
}
static int i915_gem_create(struct drm_file *file , struct drm_device *dev , uint64_t size ,
                           uint32_t *handle_p )
{ struct drm_i915_gem_object *obj ;
  int ret ;
  u32 handle ;
  unsigned long __y ;
  unsigned long long __cil_tmp9 ;
  unsigned long long __cil_tmp10 ;
  unsigned long long __cil_tmp11 ;
  unsigned long long __cil_tmp12 ;
  unsigned long long __cil_tmp13 ;
  unsigned long long __cil_tmp14 ;
  size_t __cil_tmp15 ;
  struct drm_i915_gem_object *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  struct drm_gem_object *__cil_tmp19 ;
  struct drm_gem_object *__cil_tmp20 ;
  void *__cil_tmp21 ;
  struct drm_i915_private *__cil_tmp22 ;
  size_t __cil_tmp23 ;
  void const *__cil_tmp24 ;
  struct drm_gem_object *__cil_tmp25 ;

  {
  {
  __y = 4096UL;
  __cil_tmp9 = (unsigned long long )__y;
  __cil_tmp10 = (unsigned long long )__y;
  __cil_tmp11 = (unsigned long long )__y;
  __cil_tmp12 = __cil_tmp11 + size;
  __cil_tmp13 = __cil_tmp12 - 1ULL;
  __cil_tmp14 = __cil_tmp13 / __cil_tmp10;
  size = __cil_tmp14 * __cil_tmp9;
  __cil_tmp15 = (size_t )size;
  obj = i915_gem_alloc_object(dev, __cil_tmp15);
  }
  {
  __cil_tmp16 = (struct drm_i915_gem_object *)0;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  __cil_tmp18 = (unsigned long )obj;
  if (__cil_tmp18 == __cil_tmp17) {
    return (-12);
  } else {

  }
  }
  {
  __cil_tmp19 = & obj->base;
  ret = drm_gem_handle_create(file, __cil_tmp19, & handle);
  }
  if (ret != 0) {
    {
    __cil_tmp20 = & obj->base;
    drm_gem_object_release(__cil_tmp20);
    __cil_tmp21 = dev->dev_private;
    __cil_tmp22 = (struct drm_i915_private *)__cil_tmp21;
    __cil_tmp23 = obj->base.size;
    i915_gem_info_remove_obj(__cil_tmp22, __cil_tmp23);
    __cil_tmp24 = (void const *)obj;
    kfree(__cil_tmp24);
    }
    return (ret);
  } else {

  }
  {
  __cil_tmp25 = & obj->base;
  drm_gem_object_unreference(__cil_tmp25);
  trace_i915_gem_object_create(obj);
  *handle_p = handle;
  }
  return (0);
}
}
int i915_gem_dumb_create(struct drm_file *file , struct drm_device *dev , struct drm_mode_create_dumb *args )
{ int tmp ;
  uint32_t __cil_tmp5 ;
  uint32_t __cil_tmp6 ;
  uint32_t __cil_tmp7 ;
  uint32_t __cil_tmp8 ;
  uint32_t __cil_tmp9 ;
  uint32_t __cil_tmp10 ;
  uint32_t __cil_tmp11 ;
  uint32_t __cil_tmp12 ;
  uint32_t __cil_tmp13 ;
  uint64_t __cil_tmp14 ;
  uint32_t *__cil_tmp15 ;

  {
  {
  __cil_tmp5 = args->bpp;
  __cil_tmp6 = __cil_tmp5 + 7U;
  __cil_tmp7 = __cil_tmp6 / 8U;
  __cil_tmp8 = args->width;
  __cil_tmp9 = __cil_tmp8 * __cil_tmp7;
  __cil_tmp10 = __cil_tmp9 + 63U;
  args->pitch = __cil_tmp10 & 4294967232U;
  __cil_tmp11 = args->height;
  __cil_tmp12 = args->pitch;
  __cil_tmp13 = __cil_tmp12 * __cil_tmp11;
  args->size = (uint64_t )__cil_tmp13;
  __cil_tmp14 = args->size;
  __cil_tmp15 = & args->handle;
  tmp = i915_gem_create(file, dev, __cil_tmp14, __cil_tmp15);
  }
  return (tmp);
}
}
int i915_gem_dumb_destroy(struct drm_file *file , struct drm_device *dev , uint32_t handle )
{ int tmp ;

  {
  {
  tmp = drm_gem_handle_delete(file, handle);
  }
  return (tmp);
}
}
int i915_gem_create_ioctl(struct drm_device *dev , void *data , struct drm_file *file )
{ struct drm_i915_gem_create *args ;
  int tmp ;
  __u64 __cil_tmp6 ;
  __u32 *__cil_tmp7 ;

  {
  {
  args = (struct drm_i915_gem_create *)data;
  __cil_tmp6 = args->size;
  __cil_tmp7 = & args->handle;
  tmp = i915_gem_create(file, dev, __cil_tmp6, __cil_tmp7);
  }
  return (tmp);
}
}
static int i915_gem_object_needs_bit17_swizzle(struct drm_i915_gem_object *obj )
{ drm_i915_private_t *dev_priv ;
  int tmp ;
  struct drm_device *__cil_tmp4 ;
  void *__cil_tmp5 ;
  uint32_t __cil_tmp6 ;
  unsigned char *__cil_tmp7 ;
  unsigned char *__cil_tmp8 ;
  unsigned char __cil_tmp9 ;
  unsigned int __cil_tmp10 ;

  {
  __cil_tmp4 = obj->base.dev;
  __cil_tmp5 = __cil_tmp4->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  {
  __cil_tmp6 = dev_priv->mm.bit_6_swizzle_x;
  if (__cil_tmp6 == 7U) {
    {
    __cil_tmp7 = (unsigned char *)obj;
    __cil_tmp8 = __cil_tmp7 + 225UL;
    __cil_tmp9 = *__cil_tmp8;
    __cil_tmp10 = (unsigned int )__cil_tmp9;
    if (__cil_tmp10 != 0U) {
      tmp = 1;
    } else {
      tmp = 0;
    }
    }
  } else {
    tmp = 0;
  }
  }
  return (tmp);
}
}
__inline static void slow_shmem_copy(struct page *dst_page , int dst_offset , struct page *src_page ,
                                     int src_offset , int length )
{ char *dst_vaddr ;
  char *src_vaddr ;
  void *tmp ;
  void *tmp___0 ;
  size_t __len ;
  void *__ret ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  void const *__cil_tmp16 ;
  void const *__cil_tmp17 ;

  {
  {
  tmp = kmap(dst_page);
  dst_vaddr = (char *)tmp;
  tmp___0 = kmap(src_page);
  src_vaddr = (char *)tmp___0;
  __len = (size_t )length;
  __cil_tmp12 = (unsigned long )dst_offset;
  __cil_tmp13 = (void *)dst_vaddr;
  __cil_tmp14 = __cil_tmp13 + __cil_tmp12;
  __cil_tmp15 = (unsigned long )src_offset;
  __cil_tmp16 = (void const *)src_vaddr;
  __cil_tmp17 = __cil_tmp16 + __cil_tmp15;
  __ret = __builtin_memcpy(__cil_tmp14, __cil_tmp17, __len);
  kunmap(src_page);
  kunmap(dst_page);
  }
  return;
}
}
__inline static void slow_shmem_bit17_copy(struct page *gpu_page , int gpu_offset ,
                                           struct page *cpu_page , int cpu_offset ,
                                           int length , int is_read )
{ char *gpu_vaddr ;
  char *cpu_vaddr ;
  void *tmp ;
  void *tmp___0 ;
  int cacheline_end ;
  int this_length ;
  int _min1 ;
  int _min2 ;
  int tmp___1 ;
  int swizzled_gpu_offset ;
  size_t __len ;
  void *__ret ;
  size_t __len___0 ;
  void *__ret___0 ;
  long __cil_tmp21 ;
  long __cil_tmp22 ;
  long __cil_tmp23 ;
  unsigned long long __cil_tmp24 ;
  unsigned long long __cil_tmp25 ;
  unsigned long long __cil_tmp26 ;
  int __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  void *__cil_tmp29 ;
  void *__cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  void const *__cil_tmp32 ;
  void const *__cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  void *__cil_tmp35 ;
  void *__cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  void const *__cil_tmp38 ;
  void const *__cil_tmp39 ;

  {
  {
  __cil_tmp21 = (long )gpu_page;
  __cil_tmp22 = __cil_tmp21 + 24189255811072L;
  __cil_tmp23 = __cil_tmp22 / 56L;
  __cil_tmp24 = (unsigned long long )__cil_tmp23;
  __cil_tmp25 = __cil_tmp24 << 12;
  __cil_tmp26 = __cil_tmp25 & 131072ULL;
  if (__cil_tmp26 == 0ULL) {
    if (is_read != 0) {
      return;
    } else {
      return;
    }
  } else {

  }
  }
  {
  tmp = kmap(gpu_page);
  gpu_vaddr = (char *)tmp;
  tmp___0 = kmap(cpu_page);
  cpu_vaddr = (char *)tmp___0;
  }
  goto ldv_38866;
  ldv_38865:
  __cil_tmp27 = gpu_offset + 64;
  cacheline_end = __cil_tmp27 & -64;
  _min1 = cacheline_end - gpu_offset;
  _min2 = length;
  if (_min1 < _min2) {
    tmp___1 = _min1;
  } else {
    tmp___1 = _min2;
  }
  this_length = tmp___1;
  swizzled_gpu_offset = gpu_offset ^ 64;
  if (is_read != 0) {
    {
    __len = (size_t )this_length;
    __cil_tmp28 = (unsigned long )cpu_offset;
    __cil_tmp29 = (void *)cpu_vaddr;
    __cil_tmp30 = __cil_tmp29 + __cil_tmp28;
    __cil_tmp31 = (unsigned long )swizzled_gpu_offset;
    __cil_tmp32 = (void const *)gpu_vaddr;
    __cil_tmp33 = __cil_tmp32 + __cil_tmp31;
    __ret = __builtin_memcpy(__cil_tmp30, __cil_tmp33, __len);
    }
  } else {
    {
    __len___0 = (size_t )this_length;
    __cil_tmp34 = (unsigned long )swizzled_gpu_offset;
    __cil_tmp35 = (void *)gpu_vaddr;
    __cil_tmp36 = __cil_tmp35 + __cil_tmp34;
    __cil_tmp37 = (unsigned long )cpu_offset;
    __cil_tmp38 = (void const *)cpu_vaddr;
    __cil_tmp39 = __cil_tmp38 + __cil_tmp37;
    __ret___0 = __builtin_memcpy(__cil_tmp36, __cil_tmp39, __len___0);
    }
  }
  cpu_offset = cpu_offset + this_length;
  gpu_offset = gpu_offset + this_length;
  length = length - this_length;
  ldv_38866: ;
  if (length > 0) {
    goto ldv_38865;
  } else {
    goto ldv_38867;
  }
  ldv_38867:
  {
  kunmap(cpu_page);
  kunmap(gpu_page);
  }
  return;
}
}
static int i915_gem_shmem_pread_fast(struct drm_device *dev , struct drm_i915_gem_object *obj ,
                                     struct drm_i915_gem_pread *args , struct drm_file *file )
{ struct address_space *mapping ;
  ssize_t remain ;
  loff_t offset ;
  char *user_data ;
  int page_offset___0 ;
  int page_length ;
  struct page *page ;
  char *vaddr ;
  int ret ;
  long tmp ;
  long tmp___0 ;
  void *tmp___1 ;
  struct file *__cil_tmp17 ;
  struct dentry *__cil_tmp18 ;
  struct inode *__cil_tmp19 ;
  __u64 __cil_tmp20 ;
  __u64 __cil_tmp21 ;
  __u64 __cil_tmp22 ;
  int __cil_tmp23 ;
  ssize_t __cil_tmp24 ;
  ssize_t __cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  loff_t __cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  void const *__cil_tmp31 ;
  void const *__cil_tmp32 ;
  void *__cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  void const *__cil_tmp35 ;
  void const *__cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  void *__cil_tmp38 ;
  ssize_t __cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  loff_t __cil_tmp41 ;

  {
  __cil_tmp17 = obj->base.filp;
  __cil_tmp18 = __cil_tmp17->f_path.dentry;
  __cil_tmp19 = __cil_tmp18->d_inode;
  mapping = __cil_tmp19->i_mapping;
  __cil_tmp20 = args->data_ptr;
  user_data = (char *)__cil_tmp20;
  __cil_tmp21 = args->size;
  remain = (ssize_t )__cil_tmp21;
  __cil_tmp22 = args->offset;
  offset = (loff_t )__cil_tmp22;
  goto ldv_38884;
  ldv_38883:
  __cil_tmp23 = (int )offset;
  page_offset___0 = __cil_tmp23 & 4095;
  page_length = (int )remain;
  {
  __cil_tmp24 = (ssize_t )page_offset___0;
  __cil_tmp25 = __cil_tmp24 + remain;
  __cil_tmp26 = (unsigned long )__cil_tmp25;
  if (__cil_tmp26 > 4096UL) {
    __cil_tmp27 = (unsigned int )page_offset___0;
    __cil_tmp28 = 4096U - __cil_tmp27;
    page_length = (int )__cil_tmp28;
  } else {

  }
  }
  {
  __cil_tmp29 = offset >> 12;
  __cil_tmp30 = (unsigned long )__cil_tmp29;
  page = shmem_read_mapping_page(mapping, __cil_tmp30);
  __cil_tmp31 = (void const *)page;
  tmp___0 = IS_ERR(__cil_tmp31);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp32 = (void const *)page;
    tmp = PTR_ERR(__cil_tmp32);
    }
    return ((int )tmp);
  } else {

  }
  {
  tmp___1 = __kmap_atomic(page);
  vaddr = (char *)tmp___1;
  __cil_tmp33 = (void *)user_data;
  __cil_tmp34 = (unsigned long )page_offset___0;
  __cil_tmp35 = (void const *)vaddr;
  __cil_tmp36 = __cil_tmp35 + __cil_tmp34;
  __cil_tmp37 = (unsigned int )page_length;
  ret = __copy_from_user_inatomic(__cil_tmp33, __cil_tmp36, __cil_tmp37);
  __cil_tmp38 = (void *)vaddr;
  __kunmap_atomic(__cil_tmp38);
  mark_page_accessed(page);
  put_page(page);
  }
  if (ret != 0) {
    return (-14);
  } else {

  }
  __cil_tmp39 = (ssize_t )page_length;
  remain = remain - __cil_tmp39;
  __cil_tmp40 = (unsigned long )page_length;
  user_data = user_data + __cil_tmp40;
  __cil_tmp41 = (loff_t )page_length;
  offset = __cil_tmp41 + offset;
  ldv_38884: ;
  if (remain > 0L) {
    goto ldv_38883;
  } else {
    goto ldv_38885;
  }
  ldv_38885: ;
  return (0);
}
}
static int i915_gem_shmem_pread_slow(struct drm_device *dev , struct drm_i915_gem_object *obj ,
                                     struct drm_i915_gem_pread *args , struct drm_file *file )
{ struct address_space *mapping ;
  struct mm_struct *mm ;
  struct task_struct *tmp ;
  struct page **user_pages ;
  ssize_t remain ;
  loff_t offset ;
  loff_t pinned_pages ;
  loff_t i ;
  loff_t first_data_page ;
  loff_t last_data_page ;
  loff_t num_pages ;
  int shmem_page_offset ;
  int data_page_index ;
  int data_page_offset ;
  int page_length ;
  int ret ;
  uint64_t data_ptr ;
  int do_bit17_swizzling ;
  void *tmp___0 ;
  struct task_struct *tmp___1 ;
  int tmp___2 ;
  struct page *page ;
  long tmp___3 ;
  long tmp___4 ;
  struct file *__cil_tmp29 ;
  struct dentry *__cil_tmp30 ;
  struct inode *__cil_tmp31 ;
  __u64 __cil_tmp32 ;
  uint64_t __cil_tmp33 ;
  __u64 __cil_tmp34 ;
  __u64 __cil_tmp35 ;
  __u64 __cil_tmp36 ;
  __u64 __cil_tmp37 ;
  loff_t __cil_tmp38 ;
  size_t __cil_tmp39 ;
  struct page **__cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  unsigned long __cil_tmp42 ;
  struct mutex *__cil_tmp43 ;
  struct rw_semaphore *__cil_tmp44 ;
  __u64 __cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  int __cil_tmp47 ;
  struct vm_area_struct **__cil_tmp48 ;
  struct rw_semaphore *__cil_tmp49 ;
  struct mutex *__cil_tmp50 ;
  __u64 __cil_tmp51 ;
  __u64 __cil_tmp52 ;
  __u64 __cil_tmp53 ;
  int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  uint64_t __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  int __cil_tmp59 ;
  int __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  int __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  loff_t __cil_tmp68 ;
  unsigned long __cil_tmp69 ;
  void const *__cil_tmp70 ;
  void const *__cil_tmp71 ;
  unsigned long __cil_tmp72 ;
  struct page **__cil_tmp73 ;
  struct page *__cil_tmp74 ;
  unsigned long __cil_tmp75 ;
  struct page **__cil_tmp76 ;
  struct page *__cil_tmp77 ;
  ssize_t __cil_tmp78 ;
  uint64_t __cil_tmp79 ;
  loff_t __cil_tmp80 ;
  unsigned long __cil_tmp81 ;
  struct page **__cil_tmp82 ;
  struct page *__cil_tmp83 ;
  unsigned long __cil_tmp84 ;
  struct page **__cil_tmp85 ;
  struct page *__cil_tmp86 ;
  unsigned long __cil_tmp87 ;
  struct page **__cil_tmp88 ;
  struct page *__cil_tmp89 ;
  void *__cil_tmp90 ;

  {
  {
  __cil_tmp29 = obj->base.filp;
  __cil_tmp30 = __cil_tmp29->f_path.dentry;
  __cil_tmp31 = __cil_tmp30->d_inode;
  mapping = __cil_tmp31->i_mapping;
  tmp = get_current();
  mm = tmp->mm;
  data_ptr = args->data_ptr;
  __cil_tmp32 = args->size;
  remain = (ssize_t )__cil_tmp32;
  __cil_tmp33 = data_ptr / 4096ULL;
  first_data_page = (loff_t )__cil_tmp33;
  __cil_tmp34 = args->size;
  __cil_tmp35 = __cil_tmp34 + data_ptr;
  __cil_tmp36 = __cil_tmp35 - 1ULL;
  __cil_tmp37 = __cil_tmp36 / 4096ULL;
  last_data_page = (loff_t )__cil_tmp37;
  __cil_tmp38 = last_data_page - first_data_page;
  num_pages = __cil_tmp38 + 1LL;
  __cil_tmp39 = (size_t )num_pages;
  tmp___0 = drm_malloc_ab(__cil_tmp39, 8UL);
  user_pages = (struct page **)tmp___0;
  }
  {
  __cil_tmp40 = (struct page **)0;
  __cil_tmp41 = (unsigned long )__cil_tmp40;
  __cil_tmp42 = (unsigned long )user_pages;
  if (__cil_tmp42 == __cil_tmp41) {
    return (-12);
  } else {

  }
  }
  {
  __cil_tmp43 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp43);
  __cil_tmp44 = & mm->mmap_sem;
  down_read(__cil_tmp44);
  tmp___1 = get_current();
  __cil_tmp45 = args->data_ptr;
  __cil_tmp46 = (unsigned long )__cil_tmp45;
  __cil_tmp47 = (int )num_pages;
  __cil_tmp48 = (struct vm_area_struct **)0;
  tmp___2 = get_user_pages(tmp___1, mm, __cil_tmp46, __cil_tmp47, 1, 0, user_pages,
                           __cil_tmp48);
  pinned_pages = (loff_t )tmp___2;
  __cil_tmp49 = & mm->mmap_sem;
  up_read(__cil_tmp49);
  __cil_tmp50 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp50, 0U);
  }
  if (pinned_pages < num_pages) {
    ret = -14;
    goto out;
  } else {

  }
  {
  __cil_tmp51 = args->offset;
  __cil_tmp52 = args->size;
  ret = i915_gem_object_set_cpu_read_domain_range(obj, __cil_tmp51, __cil_tmp52);
  }
  if (ret != 0) {
    goto out;
  } else {

  }
  {
  do_bit17_swizzling = i915_gem_object_needs_bit17_swizzle(obj);
  __cil_tmp53 = args->offset;
  offset = (loff_t )__cil_tmp53;
  }
  goto ldv_38912;
  ldv_38911:
  __cil_tmp54 = (int )offset;
  shmem_page_offset = __cil_tmp54 & 4095;
  __cil_tmp55 = (unsigned int )first_data_page;
  __cil_tmp56 = data_ptr / 4096ULL;
  __cil_tmp57 = (unsigned int )__cil_tmp56;
  __cil_tmp58 = __cil_tmp57 - __cil_tmp55;
  data_page_index = (int )__cil_tmp58;
  __cil_tmp59 = (int )data_ptr;
  data_page_offset = __cil_tmp59 & 4095;
  page_length = (int )remain;
  {
  __cil_tmp60 = shmem_page_offset + page_length;
  __cil_tmp61 = (unsigned int )__cil_tmp60;
  if (__cil_tmp61 > 4096U) {
    __cil_tmp62 = (unsigned int )shmem_page_offset;
    __cil_tmp63 = 4096U - __cil_tmp62;
    page_length = (int )__cil_tmp63;
  } else {

  }
  }
  {
  __cil_tmp64 = data_page_offset + page_length;
  __cil_tmp65 = (unsigned int )__cil_tmp64;
  if (__cil_tmp65 > 4096U) {
    __cil_tmp66 = (unsigned int )data_page_offset;
    __cil_tmp67 = 4096U - __cil_tmp66;
    page_length = (int )__cil_tmp67;
  } else {

  }
  }
  {
  __cil_tmp68 = offset >> 12;
  __cil_tmp69 = (unsigned long )__cil_tmp68;
  page = shmem_read_mapping_page(mapping, __cil_tmp69);
  __cil_tmp70 = (void const *)page;
  tmp___4 = IS_ERR(__cil_tmp70);
  }
  if (tmp___4 != 0L) {
    {
    __cil_tmp71 = (void const *)page;
    tmp___3 = PTR_ERR(__cil_tmp71);
    ret = (int )tmp___3;
    }
    goto out;
  } else {

  }
  if (do_bit17_swizzling != 0) {
    {
    __cil_tmp72 = (unsigned long )data_page_index;
    __cil_tmp73 = user_pages + __cil_tmp72;
    __cil_tmp74 = *__cil_tmp73;
    slow_shmem_bit17_copy(page, shmem_page_offset, __cil_tmp74, data_page_offset,
                          page_length, 1);
    }
  } else {
    {
    __cil_tmp75 = (unsigned long )data_page_index;
    __cil_tmp76 = user_pages + __cil_tmp75;
    __cil_tmp77 = *__cil_tmp76;
    slow_shmem_copy(__cil_tmp77, data_page_offset, page, shmem_page_offset, page_length);
    }
  }
  {
  mark_page_accessed(page);
  put_page(page);
  __cil_tmp78 = (ssize_t )page_length;
  remain = remain - __cil_tmp78;
  __cil_tmp79 = (uint64_t )page_length;
  data_ptr = __cil_tmp79 + data_ptr;
  __cil_tmp80 = (loff_t )page_length;
  offset = __cil_tmp80 + offset;
  }
  ldv_38912: ;
  if (remain > 0L) {
    goto ldv_38911;
  } else {
    goto ldv_38913;
  }
  ldv_38913: ;
  out:
  i = 0LL;
  goto ldv_38915;
  ldv_38914:
  {
  __cil_tmp81 = (unsigned long )i;
  __cil_tmp82 = user_pages + __cil_tmp81;
  __cil_tmp83 = *__cil_tmp82;
  SetPageDirty(__cil_tmp83);
  __cil_tmp84 = (unsigned long )i;
  __cil_tmp85 = user_pages + __cil_tmp84;
  __cil_tmp86 = *__cil_tmp85;
  mark_page_accessed(__cil_tmp86);
  __cil_tmp87 = (unsigned long )i;
  __cil_tmp88 = user_pages + __cil_tmp87;
  __cil_tmp89 = *__cil_tmp88;
  put_page(__cil_tmp89);
  i = i + 1LL;
  }
  ldv_38915: ;
  if (i < pinned_pages) {
    goto ldv_38914;
  } else {
    goto ldv_38916;
  }
  ldv_38916:
  {
  __cil_tmp90 = (void *)user_pages;
  drm_free_large(__cil_tmp90);
  }
  return (ret);
}
}
int i915_gem_pread_ioctl(struct drm_device *dev , void *data , struct drm_file *file )
{ struct drm_i915_gem_pread *args ;
  struct drm_i915_gem_object *obj ;
  int ret ;
  unsigned long flag ;
  unsigned long roksum ;
  struct thread_info *tmp ;
  long tmp___0 ;
  struct drm_gem_object const *__mptr ;
  struct drm_gem_object *tmp___1 ;
  int tmp___2 ;
  __u64 __cil_tmp14 ;
  __u64 __cil_tmp15 ;
  __u64 __cil_tmp16 ;
  int __cil_tmp17 ;
  long __cil_tmp18 ;
  __u64 __cil_tmp19 ;
  char *__cil_tmp20 ;
  __u64 __cil_tmp21 ;
  int __cil_tmp22 ;
  __u32 __cil_tmp23 ;
  struct drm_gem_object *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct drm_gem_object *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  size_t __cil_tmp28 ;
  unsigned long long __cil_tmp29 ;
  __u64 __cil_tmp30 ;
  __u64 __cil_tmp31 ;
  size_t __cil_tmp32 ;
  unsigned long long __cil_tmp33 ;
  unsigned long long __cil_tmp34 ;
  __u64 __cil_tmp35 ;
  __u64 __cil_tmp36 ;
  u32 __cil_tmp37 ;
  __u64 __cil_tmp38 ;
  u32 __cil_tmp39 ;
  __u64 __cil_tmp40 ;
  __u64 __cil_tmp41 ;
  struct drm_gem_object *__cil_tmp42 ;
  struct mutex *__cil_tmp43 ;

  {
  args = (struct drm_i915_gem_pread *)data;
  ret = 0;
  {
  __cil_tmp14 = args->size;
  if (__cil_tmp14 == 0ULL) {
    return (0);
  } else {

  }
  }
  {
  tmp = current_thread_info();
  __cil_tmp15 = args->data_ptr;
  __cil_tmp16 = args->size;
  __asm__ ("add %3,%1 ; sbb %0,%0 ; cmp %1,%4 ; sbb $0,%0": "=&r" (flag), "=r" (roksum): "1" ((char *)__cil_tmp15),
            "g" ((long )__cil_tmp16), "rm" (tmp->addr_limit.seg));
  __cil_tmp17 = flag == 0UL;
  __cil_tmp18 = (long )__cil_tmp17;
  tmp___0 = __builtin_expect(__cil_tmp18, 1L);
  }
  if (tmp___0 == 0L) {
    return (-14);
  } else {

  }
  {
  __cil_tmp19 = args->data_ptr;
  __cil_tmp20 = (char *)__cil_tmp19;
  __cil_tmp21 = args->size;
  __cil_tmp22 = (int )__cil_tmp21;
  ret = fault_in_pages_writeable(__cil_tmp20, __cil_tmp22);
  }
  if (ret != 0) {
    return (-14);
  } else {

  }
  {
  ret = i915_mutex_lock_interruptible(dev);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp23 = args->handle;
  tmp___1 = drm_gem_object_lookup(dev, file, __cil_tmp23);
  __mptr = (struct drm_gem_object const *)tmp___1;
  obj = (struct drm_i915_gem_object *)__mptr;
  }
  {
  __cil_tmp24 = (struct drm_gem_object *)0;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  __cil_tmp26 = & obj->base;
  __cil_tmp27 = (unsigned long )__cil_tmp26;
  if (__cil_tmp27 == __cil_tmp25) {
    ret = -2;
    goto unlock;
  } else {

  }
  }
  {
  __cil_tmp28 = obj->base.size;
  __cil_tmp29 = (unsigned long long )__cil_tmp28;
  __cil_tmp30 = args->offset;
  if (__cil_tmp30 > __cil_tmp29) {
    ret = -22;
    goto out;
  } else {
    {
    __cil_tmp31 = args->offset;
    __cil_tmp32 = obj->base.size;
    __cil_tmp33 = (unsigned long long )__cil_tmp32;
    __cil_tmp34 = __cil_tmp33 - __cil_tmp31;
    __cil_tmp35 = args->size;
    if (__cil_tmp35 > __cil_tmp34) {
      ret = -22;
      goto out;
    } else {

    }
    }
  }
  }
  {
  __cil_tmp36 = args->offset;
  __cil_tmp37 = (u32 )__cil_tmp36;
  __cil_tmp38 = args->size;
  __cil_tmp39 = (u32 )__cil_tmp38;
  trace_i915_gem_object_pread(obj, __cil_tmp37, __cil_tmp39);
  __cil_tmp40 = args->offset;
  __cil_tmp41 = args->size;
  ret = i915_gem_object_set_cpu_read_domain_range(obj, __cil_tmp40, __cil_tmp41);
  }
  if (ret != 0) {
    goto out;
  } else {

  }
  {
  ret = -14;
  tmp___2 = i915_gem_object_needs_bit17_swizzle(obj);
  }
  if (tmp___2 == 0) {
    {
    ret = i915_gem_shmem_pread_fast(dev, obj, args, file);
    }
  } else {

  }
  if (ret == -14) {
    {
    ret = i915_gem_shmem_pread_slow(dev, obj, args, file);
    }
  } else {

  }
  out:
  {
  __cil_tmp42 = & obj->base;
  drm_gem_object_unreference(__cil_tmp42);
  }
  unlock:
  {
  __cil_tmp43 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp43);
  }
  return (ret);
}
}
__inline static int fast_user_write(struct io_mapping *mapping , loff_t page_base ,
                                    int page_offset___0 , char *user_data , int length )
{ char *vaddr_atomic ;
  unsigned long unwritten ;
  void *tmp ;
  int tmp___0 ;
  unsigned long __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  void *__cil_tmp12 ;
  void *__cil_tmp13 ;
  void const *__cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  void *__cil_tmp16 ;

  {
  {
  __cil_tmp10 = (unsigned long )page_base;
  tmp = io_mapping_map_atomic_wc(mapping, __cil_tmp10);
  vaddr_atomic = (char *)tmp;
  __cil_tmp11 = (unsigned long )page_offset___0;
  __cil_tmp12 = (void *)vaddr_atomic;
  __cil_tmp13 = __cil_tmp12 + __cil_tmp11;
  __cil_tmp14 = (void const *)user_data;
  __cil_tmp15 = (unsigned int )length;
  tmp___0 = __copy_from_user_inatomic_nocache(__cil_tmp13, __cil_tmp14, __cil_tmp15);
  unwritten = (unsigned long )tmp___0;
  __cil_tmp16 = (void *)vaddr_atomic;
  io_mapping_unmap_atomic(__cil_tmp16);
  }
  return ((int )unwritten);
}
}
__inline static void slow_kernel_write(struct io_mapping *mapping , loff_t gtt_base ,
                                       int gtt_offset , struct page *user_page , int user_offset ,
                                       int length )
{ char *dst_vaddr ;
  char *src_vaddr ;
  void *tmp ;
  void *tmp___0 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void volatile *__cil_tmp13 ;
  void volatile *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  void const *__cil_tmp16 ;
  void const *__cil_tmp17 ;
  size_t __cil_tmp18 ;
  void *__cil_tmp19 ;

  {
  {
  __cil_tmp11 = (unsigned long )gtt_base;
  tmp = io_mapping_map_atomic_wc(mapping, __cil_tmp11);
  dst_vaddr = (char *)tmp;
  tmp___0 = kmap(user_page);
  src_vaddr = (char *)tmp___0;
  __cil_tmp12 = (unsigned long )gtt_offset;
  __cil_tmp13 = (void volatile *)dst_vaddr;
  __cil_tmp14 = __cil_tmp13 + __cil_tmp12;
  __cil_tmp15 = (unsigned long )user_offset;
  __cil_tmp16 = (void const *)src_vaddr;
  __cil_tmp17 = __cil_tmp16 + __cil_tmp15;
  __cil_tmp18 = (size_t )length;
  memcpy_toio(__cil_tmp14, __cil_tmp17, __cil_tmp18);
  kunmap(user_page);
  __cil_tmp19 = (void *)dst_vaddr;
  io_mapping_unmap_atomic(__cil_tmp19);
  }
  return;
}
}
static int i915_gem_gtt_pwrite_fast(struct drm_device *dev , struct drm_i915_gem_object *obj ,
                                    struct drm_i915_gem_pwrite *args , struct drm_file *file )
{ drm_i915_private_t *dev_priv ;
  ssize_t remain ;
  loff_t offset ;
  loff_t page_base ;
  char *user_data ;
  int page_offset___0 ;
  int page_length ;
  int tmp ;
  void *__cil_tmp13 ;
  __u64 __cil_tmp14 ;
  __u64 __cil_tmp15 ;
  __u64 __cil_tmp16 ;
  uint32_t __cil_tmp17 ;
  __u64 __cil_tmp18 ;
  __u64 __cil_tmp19 ;
  int __cil_tmp20 ;
  ssize_t __cil_tmp21 ;
  ssize_t __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  struct io_mapping *__cil_tmp26 ;
  ssize_t __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  loff_t __cil_tmp29 ;

  {
  __cil_tmp13 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp13;
  __cil_tmp14 = args->data_ptr;
  user_data = (char *)__cil_tmp14;
  __cil_tmp15 = args->size;
  remain = (ssize_t )__cil_tmp15;
  __cil_tmp16 = args->offset;
  __cil_tmp17 = obj->gtt_offset;
  __cil_tmp18 = (__u64 )__cil_tmp17;
  __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
  offset = (loff_t )__cil_tmp19;
  goto ldv_38965;
  ldv_38964:
  page_base = offset & -4096LL;
  __cil_tmp20 = (int )offset;
  page_offset___0 = __cil_tmp20 & 4095;
  page_length = (int )remain;
  {
  __cil_tmp21 = (ssize_t )page_offset___0;
  __cil_tmp22 = __cil_tmp21 + remain;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  if (__cil_tmp23 > 4096UL) {
    __cil_tmp24 = (unsigned int )page_offset___0;
    __cil_tmp25 = 4096U - __cil_tmp24;
    page_length = (int )__cil_tmp25;
  } else {

  }
  }
  {
  __cil_tmp26 = dev_priv->mm.gtt_mapping;
  tmp = fast_user_write(__cil_tmp26, page_base, page_offset___0, user_data, page_length);
  }
  if (tmp != 0) {
    return (-14);
  } else {

  }
  __cil_tmp27 = (ssize_t )page_length;
  remain = remain - __cil_tmp27;
  __cil_tmp28 = (unsigned long )page_length;
  user_data = user_data + __cil_tmp28;
  __cil_tmp29 = (loff_t )page_length;
  offset = __cil_tmp29 + offset;
  ldv_38965: ;
  if (remain > 0L) {
    goto ldv_38964;
  } else {
    goto ldv_38966;
  }
  ldv_38966: ;
  return (0);
}
}
static int i915_gem_gtt_pwrite_slow(struct drm_device *dev , struct drm_i915_gem_object *obj ,
                                    struct drm_i915_gem_pwrite *args , struct drm_file *file )
{ drm_i915_private_t *dev_priv ;
  ssize_t remain ;
  loff_t gtt_page_base ;
  loff_t offset ;
  loff_t first_data_page ;
  loff_t last_data_page ;
  loff_t num_pages ;
  loff_t pinned_pages ;
  loff_t i ;
  struct page **user_pages ;
  struct mm_struct *mm ;
  struct task_struct *tmp ;
  int gtt_page_offset ;
  int data_page_offset ;
  int data_page_index ;
  int page_length ;
  int ret ;
  uint64_t data_ptr ;
  void *tmp___0 ;
  struct task_struct *tmp___1 ;
  int tmp___2 ;
  void *__cil_tmp26 ;
  __u64 __cil_tmp27 ;
  uint64_t __cil_tmp28 ;
  __u64 __cil_tmp29 ;
  __u64 __cil_tmp30 ;
  __u64 __cil_tmp31 ;
  __u64 __cil_tmp32 ;
  loff_t __cil_tmp33 ;
  size_t __cil_tmp34 ;
  struct page **__cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  struct mutex *__cil_tmp38 ;
  struct rw_semaphore *__cil_tmp39 ;
  __u64 __cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  int __cil_tmp42 ;
  struct vm_area_struct **__cil_tmp43 ;
  struct rw_semaphore *__cil_tmp44 ;
  struct mutex *__cil_tmp45 ;
  bool __cil_tmp46 ;
  __u64 __cil_tmp47 ;
  uint32_t __cil_tmp48 ;
  __u64 __cil_tmp49 ;
  __u64 __cil_tmp50 ;
  int __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  uint64_t __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  int __cil_tmp56 ;
  int __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  int __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  struct io_mapping *__cil_tmp65 ;
  unsigned long __cil_tmp66 ;
  struct page **__cil_tmp67 ;
  struct page *__cil_tmp68 ;
  ssize_t __cil_tmp69 ;
  loff_t __cil_tmp70 ;
  uint64_t __cil_tmp71 ;
  unsigned long __cil_tmp72 ;
  struct page **__cil_tmp73 ;
  struct page *__cil_tmp74 ;
  void *__cil_tmp75 ;

  {
  {
  __cil_tmp26 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp26;
  tmp = get_current();
  mm = tmp->mm;
  data_ptr = args->data_ptr;
  __cil_tmp27 = args->size;
  remain = (ssize_t )__cil_tmp27;
  __cil_tmp28 = data_ptr / 4096ULL;
  first_data_page = (loff_t )__cil_tmp28;
  __cil_tmp29 = args->size;
  __cil_tmp30 = __cil_tmp29 + data_ptr;
  __cil_tmp31 = __cil_tmp30 - 1ULL;
  __cil_tmp32 = __cil_tmp31 / 4096ULL;
  last_data_page = (loff_t )__cil_tmp32;
  __cil_tmp33 = last_data_page - first_data_page;
  num_pages = __cil_tmp33 + 1LL;
  __cil_tmp34 = (size_t )num_pages;
  tmp___0 = drm_malloc_ab(__cil_tmp34, 8UL);
  user_pages = (struct page **)tmp___0;
  }
  {
  __cil_tmp35 = (struct page **)0;
  __cil_tmp36 = (unsigned long )__cil_tmp35;
  __cil_tmp37 = (unsigned long )user_pages;
  if (__cil_tmp37 == __cil_tmp36) {
    return (-12);
  } else {

  }
  }
  {
  __cil_tmp38 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp38);
  __cil_tmp39 = & mm->mmap_sem;
  down_read(__cil_tmp39);
  tmp___1 = get_current();
  __cil_tmp40 = args->data_ptr;
  __cil_tmp41 = (unsigned long )__cil_tmp40;
  __cil_tmp42 = (int )num_pages;
  __cil_tmp43 = (struct vm_area_struct **)0;
  tmp___2 = get_user_pages(tmp___1, mm, __cil_tmp41, __cil_tmp42, 0, 0, user_pages,
                           __cil_tmp43);
  pinned_pages = (loff_t )tmp___2;
  __cil_tmp44 = & mm->mmap_sem;
  up_read(__cil_tmp44);
  __cil_tmp45 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp45, 0U);
  }
  if (pinned_pages < num_pages) {
    ret = -14;
    goto out_unpin_pages;
  } else {

  }
  {
  __cil_tmp46 = (bool )1;
  ret = i915_gem_object_set_to_gtt_domain(obj, __cil_tmp46);
  }
  if (ret != 0) {
    goto out_unpin_pages;
  } else {

  }
  {
  ret = i915_gem_object_put_fence(obj);
  }
  if (ret != 0) {
    goto out_unpin_pages;
  } else {

  }
  __cil_tmp47 = args->offset;
  __cil_tmp48 = obj->gtt_offset;
  __cil_tmp49 = (__u64 )__cil_tmp48;
  __cil_tmp50 = __cil_tmp49 + __cil_tmp47;
  offset = (loff_t )__cil_tmp50;
  goto ldv_38992;
  ldv_38991:
  gtt_page_base = offset & -4096LL;
  __cil_tmp51 = (int )offset;
  gtt_page_offset = __cil_tmp51 & 4095;
  __cil_tmp52 = (unsigned int )first_data_page;
  __cil_tmp53 = data_ptr / 4096ULL;
  __cil_tmp54 = (unsigned int )__cil_tmp53;
  __cil_tmp55 = __cil_tmp54 - __cil_tmp52;
  data_page_index = (int )__cil_tmp55;
  __cil_tmp56 = (int )data_ptr;
  data_page_offset = __cil_tmp56 & 4095;
  page_length = (int )remain;
  {
  __cil_tmp57 = gtt_page_offset + page_length;
  __cil_tmp58 = (unsigned int )__cil_tmp57;
  if (__cil_tmp58 > 4096U) {
    __cil_tmp59 = (unsigned int )gtt_page_offset;
    __cil_tmp60 = 4096U - __cil_tmp59;
    page_length = (int )__cil_tmp60;
  } else {

  }
  }
  {
  __cil_tmp61 = data_page_offset + page_length;
  __cil_tmp62 = (unsigned int )__cil_tmp61;
  if (__cil_tmp62 > 4096U) {
    __cil_tmp63 = (unsigned int )data_page_offset;
    __cil_tmp64 = 4096U - __cil_tmp63;
    page_length = (int )__cil_tmp64;
  } else {

  }
  }
  {
  __cil_tmp65 = dev_priv->mm.gtt_mapping;
  __cil_tmp66 = (unsigned long )data_page_index;
  __cil_tmp67 = user_pages + __cil_tmp66;
  __cil_tmp68 = *__cil_tmp67;
  slow_kernel_write(__cil_tmp65, gtt_page_base, gtt_page_offset, __cil_tmp68, data_page_offset,
                    page_length);
  __cil_tmp69 = (ssize_t )page_length;
  remain = remain - __cil_tmp69;
  __cil_tmp70 = (loff_t )page_length;
  offset = __cil_tmp70 + offset;
  __cil_tmp71 = (uint64_t )page_length;
  data_ptr = __cil_tmp71 + data_ptr;
  }
  ldv_38992: ;
  if (remain > 0L) {
    goto ldv_38991;
  } else {
    goto ldv_38993;
  }
  ldv_38993: ;
  out_unpin_pages:
  i = 0LL;
  goto ldv_38995;
  ldv_38994:
  {
  __cil_tmp72 = (unsigned long )i;
  __cil_tmp73 = user_pages + __cil_tmp72;
  __cil_tmp74 = *__cil_tmp73;
  put_page(__cil_tmp74);
  i = i + 1LL;
  }
  ldv_38995: ;
  if (i < pinned_pages) {
    goto ldv_38994;
  } else {
    goto ldv_38996;
  }
  ldv_38996:
  {
  __cil_tmp75 = (void *)user_pages;
  drm_free_large(__cil_tmp75);
  }
  return (ret);
}
}
static int i915_gem_shmem_pwrite_fast(struct drm_device *dev , struct drm_i915_gem_object *obj ,
                                      struct drm_i915_gem_pwrite *args , struct drm_file *file )
{ struct address_space *mapping ;
  ssize_t remain ;
  loff_t offset ;
  char *user_data ;
  int page_offset___0 ;
  int page_length ;
  struct page *page ;
  char *vaddr ;
  int ret ;
  long tmp ;
  long tmp___0 ;
  void *tmp___1 ;
  struct file *__cil_tmp17 ;
  struct dentry *__cil_tmp18 ;
  struct inode *__cil_tmp19 ;
  __u64 __cil_tmp20 ;
  __u64 __cil_tmp21 ;
  __u64 __cil_tmp22 ;
  int __cil_tmp23 ;
  ssize_t __cil_tmp24 ;
  ssize_t __cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  loff_t __cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  void const *__cil_tmp31 ;
  void const *__cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  void *__cil_tmp34 ;
  void *__cil_tmp35 ;
  void const *__cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  void *__cil_tmp38 ;
  ssize_t __cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  loff_t __cil_tmp41 ;

  {
  __cil_tmp17 = obj->base.filp;
  __cil_tmp18 = __cil_tmp17->f_path.dentry;
  __cil_tmp19 = __cil_tmp18->d_inode;
  mapping = __cil_tmp19->i_mapping;
  __cil_tmp20 = args->data_ptr;
  user_data = (char *)__cil_tmp20;
  __cil_tmp21 = args->size;
  remain = (ssize_t )__cil_tmp21;
  __cil_tmp22 = args->offset;
  offset = (loff_t )__cil_tmp22;
  obj->dirty = (unsigned char)1;
  goto ldv_39013;
  ldv_39012:
  __cil_tmp23 = (int )offset;
  page_offset___0 = __cil_tmp23 & 4095;
  page_length = (int )remain;
  {
  __cil_tmp24 = (ssize_t )page_offset___0;
  __cil_tmp25 = __cil_tmp24 + remain;
  __cil_tmp26 = (unsigned long )__cil_tmp25;
  if (__cil_tmp26 > 4096UL) {
    __cil_tmp27 = (unsigned int )page_offset___0;
    __cil_tmp28 = 4096U - __cil_tmp27;
    page_length = (int )__cil_tmp28;
  } else {

  }
  }
  {
  __cil_tmp29 = offset >> 12;
  __cil_tmp30 = (unsigned long )__cil_tmp29;
  page = shmem_read_mapping_page(mapping, __cil_tmp30);
  __cil_tmp31 = (void const *)page;
  tmp___0 = IS_ERR(__cil_tmp31);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp32 = (void const *)page;
    tmp = PTR_ERR(__cil_tmp32);
    }
    return ((int )tmp);
  } else {

  }
  {
  tmp___1 = __kmap_atomic(page);
  vaddr = (char *)tmp___1;
  __cil_tmp33 = (unsigned long )page_offset___0;
  __cil_tmp34 = (void *)vaddr;
  __cil_tmp35 = __cil_tmp34 + __cil_tmp33;
  __cil_tmp36 = (void const *)user_data;
  __cil_tmp37 = (unsigned int )page_length;
  ret = __copy_from_user_inatomic(__cil_tmp35, __cil_tmp36, __cil_tmp37);
  __cil_tmp38 = (void *)vaddr;
  __kunmap_atomic(__cil_tmp38);
  set_page_dirty(page);
  mark_page_accessed(page);
  put_page(page);
  }
  if (ret != 0) {
    return (-14);
  } else {

  }
  __cil_tmp39 = (ssize_t )page_length;
  remain = remain - __cil_tmp39;
  __cil_tmp40 = (unsigned long )page_length;
  user_data = user_data + __cil_tmp40;
  __cil_tmp41 = (loff_t )page_length;
  offset = __cil_tmp41 + offset;
  ldv_39013: ;
  if (remain > 0L) {
    goto ldv_39012;
  } else {
    goto ldv_39014;
  }
  ldv_39014: ;
  return (0);
}
}
static int i915_gem_shmem_pwrite_slow(struct drm_device *dev , struct drm_i915_gem_object *obj ,
                                      struct drm_i915_gem_pwrite *args , struct drm_file *file )
{ struct address_space *mapping ;
  struct mm_struct *mm ;
  struct task_struct *tmp ;
  struct page **user_pages ;
  ssize_t remain ;
  loff_t offset ;
  loff_t pinned_pages ;
  loff_t i ;
  loff_t first_data_page ;
  loff_t last_data_page ;
  loff_t num_pages ;
  int shmem_page_offset ;
  int data_page_index ;
  int data_page_offset ;
  int page_length ;
  int ret ;
  uint64_t data_ptr ;
  int do_bit17_swizzling ;
  void *tmp___0 ;
  struct task_struct *tmp___1 ;
  int tmp___2 ;
  struct page *page ;
  long tmp___3 ;
  long tmp___4 ;
  struct file *__cil_tmp29 ;
  struct dentry *__cil_tmp30 ;
  struct inode *__cil_tmp31 ;
  __u64 __cil_tmp32 ;
  uint64_t __cil_tmp33 ;
  __u64 __cil_tmp34 ;
  __u64 __cil_tmp35 ;
  __u64 __cil_tmp36 ;
  __u64 __cil_tmp37 ;
  loff_t __cil_tmp38 ;
  size_t __cil_tmp39 ;
  struct page **__cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  unsigned long __cil_tmp42 ;
  struct mutex *__cil_tmp43 ;
  struct rw_semaphore *__cil_tmp44 ;
  __u64 __cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  int __cil_tmp47 ;
  struct vm_area_struct **__cil_tmp48 ;
  struct rw_semaphore *__cil_tmp49 ;
  struct mutex *__cil_tmp50 ;
  bool __cil_tmp51 ;
  __u64 __cil_tmp52 ;
  int __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  uint64_t __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  int __cil_tmp58 ;
  int __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  int __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  loff_t __cil_tmp67 ;
  unsigned long __cil_tmp68 ;
  void const *__cil_tmp69 ;
  void const *__cil_tmp70 ;
  unsigned long __cil_tmp71 ;
  struct page **__cil_tmp72 ;
  struct page *__cil_tmp73 ;
  unsigned long __cil_tmp74 ;
  struct page **__cil_tmp75 ;
  struct page *__cil_tmp76 ;
  ssize_t __cil_tmp77 ;
  uint64_t __cil_tmp78 ;
  loff_t __cil_tmp79 ;
  unsigned long __cil_tmp80 ;
  struct page **__cil_tmp81 ;
  struct page *__cil_tmp82 ;
  void *__cil_tmp83 ;

  {
  {
  __cil_tmp29 = obj->base.filp;
  __cil_tmp30 = __cil_tmp29->f_path.dentry;
  __cil_tmp31 = __cil_tmp30->d_inode;
  mapping = __cil_tmp31->i_mapping;
  tmp = get_current();
  mm = tmp->mm;
  data_ptr = args->data_ptr;
  __cil_tmp32 = args->size;
  remain = (ssize_t )__cil_tmp32;
  __cil_tmp33 = data_ptr / 4096ULL;
  first_data_page = (loff_t )__cil_tmp33;
  __cil_tmp34 = args->size;
  __cil_tmp35 = __cil_tmp34 + data_ptr;
  __cil_tmp36 = __cil_tmp35 - 1ULL;
  __cil_tmp37 = __cil_tmp36 / 4096ULL;
  last_data_page = (loff_t )__cil_tmp37;
  __cil_tmp38 = last_data_page - first_data_page;
  num_pages = __cil_tmp38 + 1LL;
  __cil_tmp39 = (size_t )num_pages;
  tmp___0 = drm_malloc_ab(__cil_tmp39, 8UL);
  user_pages = (struct page **)tmp___0;
  }
  {
  __cil_tmp40 = (struct page **)0;
  __cil_tmp41 = (unsigned long )__cil_tmp40;
  __cil_tmp42 = (unsigned long )user_pages;
  if (__cil_tmp42 == __cil_tmp41) {
    return (-12);
  } else {

  }
  }
  {
  __cil_tmp43 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp43);
  __cil_tmp44 = & mm->mmap_sem;
  down_read(__cil_tmp44);
  tmp___1 = get_current();
  __cil_tmp45 = args->data_ptr;
  __cil_tmp46 = (unsigned long )__cil_tmp45;
  __cil_tmp47 = (int )num_pages;
  __cil_tmp48 = (struct vm_area_struct **)0;
  tmp___2 = get_user_pages(tmp___1, mm, __cil_tmp46, __cil_tmp47, 0, 0, user_pages,
                           __cil_tmp48);
  pinned_pages = (loff_t )tmp___2;
  __cil_tmp49 = & mm->mmap_sem;
  up_read(__cil_tmp49);
  __cil_tmp50 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp50, 0U);
  }
  if (pinned_pages < num_pages) {
    ret = -14;
    goto out;
  } else {

  }
  {
  __cil_tmp51 = (bool )1;
  ret = i915_gem_object_set_to_cpu_domain(obj, __cil_tmp51);
  }
  if (ret != 0) {
    goto out;
  } else {

  }
  {
  do_bit17_swizzling = i915_gem_object_needs_bit17_swizzle(obj);
  __cil_tmp52 = args->offset;
  offset = (loff_t )__cil_tmp52;
  obj->dirty = (unsigned char)1;
  }
  goto ldv_39041;
  ldv_39040:
  __cil_tmp53 = (int )offset;
  shmem_page_offset = __cil_tmp53 & 4095;
  __cil_tmp54 = (unsigned int )first_data_page;
  __cil_tmp55 = data_ptr / 4096ULL;
  __cil_tmp56 = (unsigned int )__cil_tmp55;
  __cil_tmp57 = __cil_tmp56 - __cil_tmp54;
  data_page_index = (int )__cil_tmp57;
  __cil_tmp58 = (int )data_ptr;
  data_page_offset = __cil_tmp58 & 4095;
  page_length = (int )remain;
  {
  __cil_tmp59 = shmem_page_offset + page_length;
  __cil_tmp60 = (unsigned int )__cil_tmp59;
  if (__cil_tmp60 > 4096U) {
    __cil_tmp61 = (unsigned int )shmem_page_offset;
    __cil_tmp62 = 4096U - __cil_tmp61;
    page_length = (int )__cil_tmp62;
  } else {

  }
  }
  {
  __cil_tmp63 = data_page_offset + page_length;
  __cil_tmp64 = (unsigned int )__cil_tmp63;
  if (__cil_tmp64 > 4096U) {
    __cil_tmp65 = (unsigned int )data_page_offset;
    __cil_tmp66 = 4096U - __cil_tmp65;
    page_length = (int )__cil_tmp66;
  } else {

  }
  }
  {
  __cil_tmp67 = offset >> 12;
  __cil_tmp68 = (unsigned long )__cil_tmp67;
  page = shmem_read_mapping_page(mapping, __cil_tmp68);
  __cil_tmp69 = (void const *)page;
  tmp___4 = IS_ERR(__cil_tmp69);
  }
  if (tmp___4 != 0L) {
    {
    __cil_tmp70 = (void const *)page;
    tmp___3 = PTR_ERR(__cil_tmp70);
    ret = (int )tmp___3;
    }
    goto out;
  } else {

  }
  if (do_bit17_swizzling != 0) {
    {
    __cil_tmp71 = (unsigned long )data_page_index;
    __cil_tmp72 = user_pages + __cil_tmp71;
    __cil_tmp73 = *__cil_tmp72;
    slow_shmem_bit17_copy(page, shmem_page_offset, __cil_tmp73, data_page_offset,
                          page_length, 0);
    }
  } else {
    {
    __cil_tmp74 = (unsigned long )data_page_index;
    __cil_tmp75 = user_pages + __cil_tmp74;
    __cil_tmp76 = *__cil_tmp75;
    slow_shmem_copy(page, shmem_page_offset, __cil_tmp76, data_page_offset, page_length);
    }
  }
  {
  set_page_dirty(page);
  mark_page_accessed(page);
  put_page(page);
  __cil_tmp77 = (ssize_t )page_length;
  remain = remain - __cil_tmp77;
  __cil_tmp78 = (uint64_t )page_length;
  data_ptr = __cil_tmp78 + data_ptr;
  __cil_tmp79 = (loff_t )page_length;
  offset = __cil_tmp79 + offset;
  }
  ldv_39041: ;
  if (remain > 0L) {
    goto ldv_39040;
  } else {
    goto ldv_39042;
  }
  ldv_39042: ;
  out:
  i = 0LL;
  goto ldv_39044;
  ldv_39043:
  {
  __cil_tmp80 = (unsigned long )i;
  __cil_tmp81 = user_pages + __cil_tmp80;
  __cil_tmp82 = *__cil_tmp81;
  put_page(__cil_tmp82);
  i = i + 1LL;
  }
  ldv_39044: ;
  if (i < pinned_pages) {
    goto ldv_39043;
  } else {
    goto ldv_39045;
  }
  ldv_39045:
  {
  __cil_tmp83 = (void *)user_pages;
  drm_free_large(__cil_tmp83);
  }
  return (ret);
}
}
int i915_gem_pwrite_ioctl(struct drm_device *dev , void *data , struct drm_file *file )
{ struct drm_i915_gem_pwrite *args ;
  struct drm_i915_gem_object *obj ;
  int ret ;
  unsigned long flag ;
  unsigned long roksum ;
  struct thread_info *tmp ;
  long tmp___0 ;
  struct drm_gem_object const *__mptr ;
  struct drm_gem_object *tmp___1 ;
  int tmp___2 ;
  __u64 __cil_tmp14 ;
  __u64 __cil_tmp15 ;
  __u64 __cil_tmp16 ;
  int __cil_tmp17 ;
  long __cil_tmp18 ;
  __u64 __cil_tmp19 ;
  char const *__cil_tmp20 ;
  __u64 __cil_tmp21 ;
  int __cil_tmp22 ;
  __u32 __cil_tmp23 ;
  struct drm_gem_object *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct drm_gem_object *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  size_t __cil_tmp28 ;
  unsigned long long __cil_tmp29 ;
  __u64 __cil_tmp30 ;
  __u64 __cil_tmp31 ;
  size_t __cil_tmp32 ;
  unsigned long long __cil_tmp33 ;
  unsigned long long __cil_tmp34 ;
  __u64 __cil_tmp35 ;
  __u64 __cil_tmp36 ;
  u32 __cil_tmp37 ;
  __u64 __cil_tmp38 ;
  u32 __cil_tmp39 ;
  struct drm_i915_gem_phys_object *__cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  struct drm_i915_gem_phys_object *__cil_tmp42 ;
  unsigned long __cil_tmp43 ;
  struct drm_mm_node *__cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  struct drm_mm_node *__cil_tmp46 ;
  unsigned long __cil_tmp47 ;
  uint32_t __cil_tmp48 ;
  bool __cil_tmp49 ;
  bool __cil_tmp50 ;
  bool __cil_tmp51 ;
  struct drm_gem_object *__cil_tmp52 ;
  struct mutex *__cil_tmp53 ;

  {
  args = (struct drm_i915_gem_pwrite *)data;
  {
  __cil_tmp14 = args->size;
  if (__cil_tmp14 == 0ULL) {
    return (0);
  } else {

  }
  }
  {
  tmp = current_thread_info();
  __cil_tmp15 = args->data_ptr;
  __cil_tmp16 = args->size;
  __asm__ ("add %3,%1 ; sbb %0,%0 ; cmp %1,%4 ; sbb $0,%0": "=&r" (flag), "=r" (roksum): "1" ((char *)__cil_tmp15),
            "g" ((long )__cil_tmp16), "rm" (tmp->addr_limit.seg));
  __cil_tmp17 = flag == 0UL;
  __cil_tmp18 = (long )__cil_tmp17;
  tmp___0 = __builtin_expect(__cil_tmp18, 1L);
  }
  if (tmp___0 == 0L) {
    return (-14);
  } else {

  }
  {
  __cil_tmp19 = args->data_ptr;
  __cil_tmp20 = (char const *)__cil_tmp19;
  __cil_tmp21 = args->size;
  __cil_tmp22 = (int )__cil_tmp21;
  ret = fault_in_pages_readable(__cil_tmp20, __cil_tmp22);
  }
  if (ret != 0) {
    return (-14);
  } else {

  }
  {
  ret = i915_mutex_lock_interruptible(dev);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp23 = args->handle;
  tmp___1 = drm_gem_object_lookup(dev, file, __cil_tmp23);
  __mptr = (struct drm_gem_object const *)tmp___1;
  obj = (struct drm_i915_gem_object *)__mptr;
  }
  {
  __cil_tmp24 = (struct drm_gem_object *)0;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  __cil_tmp26 = & obj->base;
  __cil_tmp27 = (unsigned long )__cil_tmp26;
  if (__cil_tmp27 == __cil_tmp25) {
    ret = -2;
    goto unlock;
  } else {

  }
  }
  {
  __cil_tmp28 = obj->base.size;
  __cil_tmp29 = (unsigned long long )__cil_tmp28;
  __cil_tmp30 = args->offset;
  if (__cil_tmp30 > __cil_tmp29) {
    ret = -22;
    goto out;
  } else {
    {
    __cil_tmp31 = args->offset;
    __cil_tmp32 = obj->base.size;
    __cil_tmp33 = (unsigned long long )__cil_tmp32;
    __cil_tmp34 = __cil_tmp33 - __cil_tmp31;
    __cil_tmp35 = args->size;
    if (__cil_tmp35 > __cil_tmp34) {
      ret = -22;
      goto out;
    } else {

    }
    }
  }
  }
  {
  __cil_tmp36 = args->offset;
  __cil_tmp37 = (u32 )__cil_tmp36;
  __cil_tmp38 = args->size;
  __cil_tmp39 = (u32 )__cil_tmp38;
  trace_i915_gem_object_pwrite(obj, __cil_tmp37, __cil_tmp39);
  }
  {
  __cil_tmp40 = (struct drm_i915_gem_phys_object *)0;
  __cil_tmp41 = (unsigned long )__cil_tmp40;
  __cil_tmp42 = obj->phys_obj;
  __cil_tmp43 = (unsigned long )__cil_tmp42;
  if (__cil_tmp43 != __cil_tmp41) {
    {
    ret = i915_gem_phys_pwrite(dev, obj, args, file);
    }
  } else {
    {
    __cil_tmp44 = (struct drm_mm_node *)0;
    __cil_tmp45 = (unsigned long )__cil_tmp44;
    __cil_tmp46 = obj->gtt_space;
    __cil_tmp47 = (unsigned long )__cil_tmp46;
    if (__cil_tmp47 != __cil_tmp45) {
      {
      __cil_tmp48 = obj->base.write_domain;
      if (__cil_tmp48 != 1U) {
        {
        __cil_tmp49 = (bool )1;
        ret = i915_gem_object_pin(obj, 0U, __cil_tmp49);
        }
        if (ret != 0) {
          goto out;
        } else {

        }
        {
        __cil_tmp50 = (bool )1;
        ret = i915_gem_object_set_to_gtt_domain(obj, __cil_tmp50);
        }
        if (ret != 0) {
          goto out_unpin;
        } else {

        }
        {
        ret = i915_gem_object_put_fence(obj);
        }
        if (ret != 0) {
          goto out_unpin;
        } else {

        }
        {
        ret = i915_gem_gtt_pwrite_fast(dev, obj, args, file);
        }
        if (ret == -14) {
          {
          ret = i915_gem_gtt_pwrite_slow(dev, obj, args, file);
          }
        } else {

        }
        out_unpin:
        {
        i915_gem_object_unpin(obj);
        }
      } else {
        goto _L;
      }
      }
    } else {
      _L:
      {
      __cil_tmp51 = (bool )1;
      ret = i915_gem_object_set_to_cpu_domain(obj, __cil_tmp51);
      }
      if (ret != 0) {
        goto out;
      } else {

      }
      {
      ret = -14;
      tmp___2 = i915_gem_object_needs_bit17_swizzle(obj);
      }
      if (tmp___2 == 0) {
        {
        ret = i915_gem_shmem_pwrite_fast(dev, obj, args, file);
        }
      } else {

      }
      if (ret == -14) {
        {
        ret = i915_gem_shmem_pwrite_slow(dev, obj, args, file);
        }
      } else {

      }
    }
    }
  }
  }
  out:
  {
  __cil_tmp52 = & obj->base;
  drm_gem_object_unreference(__cil_tmp52);
  }
  unlock:
  {
  __cil_tmp53 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp53);
  }
  return (ret);
}
}
int i915_gem_set_domain_ioctl(struct drm_device *dev , void *data , struct drm_file *file )
{ struct drm_i915_gem_set_domain *args ;
  struct drm_i915_gem_object *obj ;
  uint32_t read_domains ;
  uint32_t write_domain ;
  int ret ;
  struct drm_gem_object const *__mptr ;
  struct drm_gem_object *tmp ;
  struct drm_driver *__cil_tmp11 ;
  u32 __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  __u32 __cil_tmp16 ;
  struct drm_gem_object *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  struct drm_gem_object *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  int __cil_tmp22 ;
  bool __cil_tmp23 ;
  int __cil_tmp24 ;
  bool __cil_tmp25 ;
  struct drm_gem_object *__cil_tmp26 ;
  struct mutex *__cil_tmp27 ;

  {
  args = (struct drm_i915_gem_set_domain *)data;
  read_domains = args->read_domains;
  write_domain = args->write_domain;
  {
  __cil_tmp11 = dev->driver;
  __cil_tmp12 = __cil_tmp11->driver_features;
  __cil_tmp13 = __cil_tmp12 & 4096U;
  if (__cil_tmp13 == 0U) {
    return (-19);
  } else {

  }
  }
  {
  __cil_tmp14 = write_domain & 4294967230U;
  if (__cil_tmp14 != 0U) {
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp15 = read_domains & 4294967230U;
  if (__cil_tmp15 != 0U) {
    return (-22);
  } else {

  }
  }
  if (write_domain != 0U) {
    if (read_domains != write_domain) {
      return (-22);
    } else {

    }
  } else {

  }
  {
  ret = i915_mutex_lock_interruptible(dev);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp16 = args->handle;
  tmp = drm_gem_object_lookup(dev, file, __cil_tmp16);
  __mptr = (struct drm_gem_object const *)tmp;
  obj = (struct drm_i915_gem_object *)__mptr;
  }
  {
  __cil_tmp17 = (struct drm_gem_object *)0;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  __cil_tmp19 = & obj->base;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  if (__cil_tmp20 == __cil_tmp18) {
    ret = -2;
    goto unlock;
  } else {

  }
  }
  {
  __cil_tmp21 = read_domains & 64U;
  if (__cil_tmp21 != 0U) {
    {
    __cil_tmp22 = write_domain != 0U;
    __cil_tmp23 = (bool )__cil_tmp22;
    ret = i915_gem_object_set_to_gtt_domain(obj, __cil_tmp23);
    }
    if (ret == -22) {
      ret = 0;
    } else {

    }
  } else {
    {
    __cil_tmp24 = write_domain != 0U;
    __cil_tmp25 = (bool )__cil_tmp24;
    ret = i915_gem_object_set_to_cpu_domain(obj, __cil_tmp25);
    }
  }
  }
  {
  __cil_tmp26 = & obj->base;
  drm_gem_object_unreference(__cil_tmp26);
  }
  unlock:
  {
  __cil_tmp27 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp27);
  }
  return (ret);
}
}
int i915_gem_sw_finish_ioctl(struct drm_device *dev , void *data , struct drm_file *file )
{ struct drm_i915_gem_sw_finish *args ;
  struct drm_i915_gem_object *obj ;
  int ret ;
  struct drm_gem_object const *__mptr ;
  struct drm_gem_object *tmp ;
  struct drm_driver *__cil_tmp9 ;
  u32 __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  __u32 __cil_tmp12 ;
  struct drm_gem_object *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct drm_gem_object *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  unsigned int *__cil_tmp17 ;
  unsigned int *__cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  struct drm_gem_object *__cil_tmp20 ;
  struct mutex *__cil_tmp21 ;

  {
  args = (struct drm_i915_gem_sw_finish *)data;
  ret = 0;
  {
  __cil_tmp9 = dev->driver;
  __cil_tmp10 = __cil_tmp9->driver_features;
  __cil_tmp11 = __cil_tmp10 & 4096U;
  if (__cil_tmp11 == 0U) {
    return (-19);
  } else {

  }
  }
  {
  ret = i915_mutex_lock_interruptible(dev);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp12 = args->handle;
  tmp = drm_gem_object_lookup(dev, file, __cil_tmp12);
  __mptr = (struct drm_gem_object const *)tmp;
  obj = (struct drm_i915_gem_object *)__mptr;
  }
  {
  __cil_tmp13 = (struct drm_gem_object *)0;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = & obj->base;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  if (__cil_tmp16 == __cil_tmp14) {
    ret = -2;
    goto unlock;
  } else {

  }
  }
  {
  __cil_tmp17 = (unsigned int *)obj;
  __cil_tmp18 = __cil_tmp17 + 56UL;
  __cil_tmp19 = *__cil_tmp18;
  if (__cil_tmp19 != 0U) {
    {
    i915_gem_object_flush_cpu_write_domain(obj);
    }
  } else {

  }
  }
  {
  __cil_tmp20 = & obj->base;
  drm_gem_object_unreference(__cil_tmp20);
  }
  unlock:
  {
  __cil_tmp21 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp21);
  }
  return (ret);
}
}
int i915_gem_mmap_ioctl(struct drm_device *dev , void *data , struct drm_file *file )
{ struct drm_i915_private *dev_priv ;
  struct drm_i915_gem_mmap *args ;
  struct drm_gem_object *obj ;
  unsigned long addr ;
  struct task_struct *tmp ;
  struct task_struct *tmp___0 ;
  long tmp___1 ;
  void *__cil_tmp11 ;
  struct drm_driver *__cil_tmp12 ;
  u32 __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  __u32 __cil_tmp15 ;
  struct drm_gem_object *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  size_t __cil_tmp20 ;
  struct mm_struct *__cil_tmp21 ;
  struct rw_semaphore *__cil_tmp22 ;
  struct file *__cil_tmp23 ;
  __u64 __cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  __u64 __cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  struct mm_struct *__cil_tmp28 ;
  struct rw_semaphore *__cil_tmp29 ;
  void const *__cil_tmp30 ;

  {
  __cil_tmp11 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp11;
  args = (struct drm_i915_gem_mmap *)data;
  {
  __cil_tmp12 = dev->driver;
  __cil_tmp13 = __cil_tmp12->driver_features;
  __cil_tmp14 = __cil_tmp13 & 4096U;
  if (__cil_tmp14 == 0U) {
    return (-19);
  } else {

  }
  }
  {
  __cil_tmp15 = args->handle;
  obj = drm_gem_object_lookup(dev, file, __cil_tmp15);
  }
  {
  __cil_tmp16 = (struct drm_gem_object *)0;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  __cil_tmp18 = (unsigned long )obj;
  if (__cil_tmp18 == __cil_tmp17) {
    return (-2);
  } else {

  }
  }
  {
  __cil_tmp19 = dev_priv->mm.gtt_mappable_end;
  __cil_tmp20 = obj->size;
  if (__cil_tmp20 > __cil_tmp19) {
    {
    drm_gem_object_unreference_unlocked(obj);
    }
    return (-7);
  } else {

  }
  }
  {
  tmp = get_current();
  __cil_tmp21 = tmp->mm;
  __cil_tmp22 = & __cil_tmp21->mmap_sem;
  down_write(__cil_tmp22);
  __cil_tmp23 = obj->filp;
  __cil_tmp24 = args->size;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  __cil_tmp26 = args->offset;
  __cil_tmp27 = (unsigned long )__cil_tmp26;
  addr = do_mmap(__cil_tmp23, 0UL, __cil_tmp25, 3UL, 1UL, __cil_tmp27);
  tmp___0 = get_current();
  __cil_tmp28 = tmp___0->mm;
  __cil_tmp29 = & __cil_tmp28->mmap_sem;
  up_write(__cil_tmp29);
  drm_gem_object_unreference_unlocked(obj);
  __cil_tmp30 = (void const *)addr;
  tmp___1 = IS_ERR(__cil_tmp30);
  }
  if (tmp___1 != 0L) {
    return ((int )addr);
  } else {

  }
  args->addr_ptr = (unsigned long long )addr;
  return (0);
}
}
int i915_gem_fault(struct vm_area_struct *vma , struct vm_fault *vmf )
{ struct drm_i915_gem_object *obj ;
  struct drm_gem_object const *__mptr ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  unsigned long page_offset___0 ;
  unsigned long pfn ;
  int ret ;
  bool write ;
  bool tmp ;
  struct thread_info *tmp___0 ;
  void *__cil_tmp13 ;
  void *__cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  void *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  u32 __cil_tmp23 ;
  bool __cil_tmp24 ;
  int __cil_tmp25 ;
  bool __cil_tmp26 ;
  unsigned char *__cil_tmp27 ;
  unsigned char *__cil_tmp28 ;
  unsigned char __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  struct drm_mm_node *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  struct drm_mm_node *__cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  bool __cil_tmp35 ;
  int __cil_tmp36 ;
  bool __cil_tmp37 ;
  unsigned char *__cil_tmp38 ;
  unsigned char *__cil_tmp39 ;
  unsigned char __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  struct intel_ring_buffer *__cil_tmp42 ;
  struct list_head *__cil_tmp43 ;
  struct list_head *__cil_tmp44 ;
  uint32_t __cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  struct drm_agp_head *__cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  unsigned long __cil_tmp49 ;
  unsigned long __cil_tmp50 ;
  void *__cil_tmp51 ;
  unsigned long __cil_tmp52 ;
  struct mutex *__cil_tmp53 ;

  {
  {
  __cil_tmp13 = vma->vm_private_data;
  __mptr = (struct drm_gem_object const *)__cil_tmp13;
  obj = (struct drm_i915_gem_object *)__mptr;
  dev = obj->base.dev;
  __cil_tmp14 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp14;
  ret = 0;
  __cil_tmp15 = vmf->flags;
  __cil_tmp16 = (int )__cil_tmp15;
  __cil_tmp17 = __cil_tmp16 & 1;
  __cil_tmp18 = __cil_tmp17 != 0;
  write = (bool )__cil_tmp18;
  __cil_tmp19 = vma->vm_start;
  __cil_tmp20 = vmf->virtual_address;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  __cil_tmp22 = __cil_tmp21 - __cil_tmp19;
  page_offset___0 = __cil_tmp22 >> 12;
  ret = i915_mutex_lock_interruptible(dev);
  }
  if (ret != 0) {
    goto out;
  } else {

  }
  {
  __cil_tmp23 = (u32 )page_offset___0;
  __cil_tmp24 = (bool )1;
  __cil_tmp25 = (int )write;
  __cil_tmp26 = (bool )__cil_tmp25;
  trace_i915_gem_object_fault(obj, __cil_tmp23, __cil_tmp24, __cil_tmp26);
  }
  {
  __cil_tmp27 = (unsigned char *)obj;
  __cil_tmp28 = __cil_tmp27 + 226UL;
  __cil_tmp29 = *__cil_tmp28;
  __cil_tmp30 = (unsigned int )__cil_tmp29;
  if (__cil_tmp30 == 0U) {
    {
    ret = i915_gem_object_unbind(obj);
    }
    if (ret != 0) {
      goto unlock;
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp31 = (struct drm_mm_node *)0;
  __cil_tmp32 = (unsigned long )__cil_tmp31;
  __cil_tmp33 = obj->gtt_space;
  __cil_tmp34 = (unsigned long )__cil_tmp33;
  if (__cil_tmp34 == __cil_tmp32) {
    {
    __cil_tmp35 = (bool )1;
    ret = i915_gem_object_bind_to_gtt(obj, 0U, __cil_tmp35);
    }
    if (ret != 0) {
      goto unlock;
    } else {

    }
    {
    __cil_tmp36 = (int )write;
    __cil_tmp37 = (bool )__cil_tmp36;
    ret = i915_gem_object_set_to_gtt_domain(obj, __cil_tmp37);
    }
    if (ret != 0) {
      goto unlock;
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp38 = (unsigned char *)obj;
  __cil_tmp39 = __cil_tmp38 + 225UL;
  __cil_tmp40 = *__cil_tmp39;
  __cil_tmp41 = (unsigned int )__cil_tmp40;
  if (__cil_tmp41 == 0U) {
    {
    ret = i915_gem_object_put_fence(obj);
    }
  } else {
    {
    __cil_tmp42 = (struct intel_ring_buffer *)0;
    ret = i915_gem_object_get_fence(obj, __cil_tmp42);
    }
  }
  }
  if (ret != 0) {
    goto unlock;
  } else {

  }
  {
  tmp = i915_gem_object_is_inactive(obj);
  }
  if ((int )tmp) {
    {
    __cil_tmp43 = & obj->mm_list;
    __cil_tmp44 = & dev_priv->mm.inactive_list;
    list_move_tail(__cil_tmp43, __cil_tmp44);
    }
  } else {

  }
  {
  obj->fault_mappable = (unsigned char)1;
  __cil_tmp45 = obj->gtt_offset;
  __cil_tmp46 = (unsigned long )__cil_tmp45;
  __cil_tmp47 = dev->agp;
  __cil_tmp48 = __cil_tmp47->base;
  __cil_tmp49 = __cil_tmp48 + __cil_tmp46;
  __cil_tmp50 = __cil_tmp49 >> 12;
  pfn = __cil_tmp50 + page_offset___0;
  __cil_tmp51 = vmf->virtual_address;
  __cil_tmp52 = (unsigned long )__cil_tmp51;
  ret = vm_insert_pfn(vma, __cil_tmp52, pfn);
  }
  unlock:
  {
  __cil_tmp53 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp53);
  }
  out: ;
  if (ret == -5) {
    goto case_neg_5;
  } else
  if (ret == -11) {
    goto case_neg_11;
  } else
  if (ret == 0) {
    goto case_0;
  } else
  if (ret == -512) {
    goto case_neg_512;
  } else
  if (ret == -4) {
    goto case_neg_4;
  } else
  if (ret == -12) {
    goto case_neg_12;
  } else {
    goto switch_default;
    if (0) {
      case_neg_5: ;
      case_neg_11:
      {
      tmp___0 = current_thread_info();
      set_ti_thread_flag(tmp___0, 3);
      }
      case_0: ;
      case_neg_512: ;
      case_neg_4: ;
      return (256);
      case_neg_12: ;
      return (1);
      switch_default: ;
      return (2);
    } else {

    }
  }
}
}
static int i915_gem_create_mmap_offset(struct drm_i915_gem_object *obj )
{ struct drm_device *dev ;
  struct drm_gem_mm *mm ;
  struct drm_map_list *list ;
  struct drm_local_map *map ;
  int ret ;
  void *tmp ;
  void *__cil_tmp8 ;
  struct drm_local_map *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct drm_local_map *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct drm_mm *__cil_tmp13 ;
  struct drm_mm const *__cil_tmp14 ;
  size_t __cil_tmp15 ;
  size_t __cil_tmp16 ;
  struct drm_mm_node *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  struct drm_mm_node *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  int __cil_tmp21 ;
  struct drm_mm_node *__cil_tmp22 ;
  size_t __cil_tmp23 ;
  size_t __cil_tmp24 ;
  struct drm_mm_node *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  struct drm_mm_node *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  struct drm_mm_node *__cil_tmp29 ;
  struct drm_open_hash *__cil_tmp30 ;
  struct drm_hash_item *__cil_tmp31 ;
  struct drm_mm_node *__cil_tmp32 ;
  struct drm_local_map *__cil_tmp33 ;
  void const *__cil_tmp34 ;

  {
  {
  dev = obj->base.dev;
  __cil_tmp8 = dev->mm_private;
  mm = (struct drm_gem_mm *)__cil_tmp8;
  ret = 0;
  list = & obj->base.map_list;
  tmp = kzalloc(72UL, 208U);
  list->map = (struct drm_local_map *)tmp;
  }
  {
  __cil_tmp9 = (struct drm_local_map *)0;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = list->map;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  if (__cil_tmp12 == __cil_tmp10) {
    return (-12);
  } else {

  }
  }
  {
  map = list->map;
  map->type = (enum drm_map_type )6;
  map->size = obj->base.size;
  map->handle = (void *)obj;
  __cil_tmp13 = & mm->offset_manager;
  __cil_tmp14 = (struct drm_mm const *)__cil_tmp13;
  __cil_tmp15 = obj->base.size;
  __cil_tmp16 = __cil_tmp15 / 4096UL;
  list->file_offset_node = drm_mm_search_free(__cil_tmp14, __cil_tmp16, 0U, 0);
  }
  {
  __cil_tmp17 = (struct drm_mm_node *)0;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  __cil_tmp19 = list->file_offset_node;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  if (__cil_tmp20 == __cil_tmp18) {
    {
    __cil_tmp21 = obj->base.name;
    drm_err("i915_gem_create_mmap_offset", "failed to allocate offset for bo %d\n",
            __cil_tmp21);
    ret = -28;
    }
    goto out_free_list;
  } else {

  }
  }
  {
  __cil_tmp22 = list->file_offset_node;
  __cil_tmp23 = obj->base.size;
  __cil_tmp24 = __cil_tmp23 / 4096UL;
  list->file_offset_node = drm_mm_get_block(__cil_tmp22, __cil_tmp24, 0U);
  }
  {
  __cil_tmp25 = (struct drm_mm_node *)0;
  __cil_tmp26 = (unsigned long )__cil_tmp25;
  __cil_tmp27 = list->file_offset_node;
  __cil_tmp28 = (unsigned long )__cil_tmp27;
  if (__cil_tmp28 == __cil_tmp26) {
    ret = -12;
    goto out_free_list;
  } else {

  }
  }
  {
  __cil_tmp29 = list->file_offset_node;
  list->hash.key = __cil_tmp29->start;
  __cil_tmp30 = & mm->offset_hash;
  __cil_tmp31 = & list->hash;
  ret = drm_ht_insert_item(__cil_tmp30, __cil_tmp31);
  }
  if (ret != 0) {
    {
    drm_err("i915_gem_create_mmap_offset", "failed to add to map hash\n");
    }
    goto out_free_mm;
  } else {

  }
  return (0);
  out_free_mm:
  {
  __cil_tmp32 = list->file_offset_node;
  drm_mm_put_block(__cil_tmp32);
  }
  out_free_list:
  {
  __cil_tmp33 = list->map;
  __cil_tmp34 = (void const *)__cil_tmp33;
  kfree(__cil_tmp34);
  list->map = (struct drm_local_map *)0;
  }
  return (ret);
}
}
void i915_gem_release_mmap(struct drm_i915_gem_object *obj )
{ unsigned char *__cil_tmp2 ;
  unsigned char *__cil_tmp3 ;
  unsigned char __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  struct address_space *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct drm_device *__cil_tmp8 ;
  struct address_space *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct drm_device *__cil_tmp11 ;
  struct address_space *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  long long __cil_tmp14 ;
  long long __cil_tmp15 ;
  loff_t __cil_tmp16 ;
  loff_t __cil_tmp17 ;
  size_t __cil_tmp18 ;
  loff_t __cil_tmp19 ;
  loff_t __cil_tmp20 ;

  {
  {
  __cil_tmp2 = (unsigned char *)obj;
  __cil_tmp3 = __cil_tmp2 + 226UL;
  __cil_tmp4 = *__cil_tmp3;
  __cil_tmp5 = (unsigned int )__cil_tmp4;
  if (__cil_tmp5 == 0U) {
    return;
  } else {

  }
  }
  {
  __cil_tmp6 = (struct address_space *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = obj->base.dev;
  __cil_tmp9 = __cil_tmp8->dev_mapping;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  if (__cil_tmp10 != __cil_tmp7) {
    {
    __cil_tmp11 = obj->base.dev;
    __cil_tmp12 = __cil_tmp11->dev_mapping;
    __cil_tmp13 = obj->base.map_list.hash.key;
    __cil_tmp14 = (long long )__cil_tmp13;
    __cil_tmp15 = __cil_tmp14 << 12;
    __cil_tmp16 = (loff_t const )__cil_tmp15;
    __cil_tmp17 = (loff_t )__cil_tmp16;
    __cil_tmp18 = obj->base.size;
    __cil_tmp19 = (loff_t const )__cil_tmp18;
    __cil_tmp20 = (loff_t )__cil_tmp19;
    unmap_mapping_range(__cil_tmp12, __cil_tmp17, __cil_tmp20, 1);
    }
  } else {

  }
  }
  obj->fault_mappable = (unsigned char)0;
  return;
}
}
static void i915_gem_free_mmap_offset(struct drm_i915_gem_object *obj )
{ struct drm_device *dev ;
  struct drm_gem_mm *mm ;
  struct drm_map_list *list ;
  void *__cil_tmp5 ;
  struct drm_open_hash *__cil_tmp6 ;
  struct drm_hash_item *__cil_tmp7 ;
  struct drm_mm_node *__cil_tmp8 ;
  struct drm_local_map *__cil_tmp9 ;
  void const *__cil_tmp10 ;

  {
  {
  dev = obj->base.dev;
  __cil_tmp5 = dev->mm_private;
  mm = (struct drm_gem_mm *)__cil_tmp5;
  list = & obj->base.map_list;
  __cil_tmp6 = & mm->offset_hash;
  __cil_tmp7 = & list->hash;
  drm_ht_remove_item(__cil_tmp6, __cil_tmp7);
  __cil_tmp8 = list->file_offset_node;
  drm_mm_put_block(__cil_tmp8);
  __cil_tmp9 = list->map;
  __cil_tmp10 = (void const *)__cil_tmp9;
  kfree(__cil_tmp10);
  list->map = (struct drm_local_map *)0;
  }
  return;
}
}
static uint32_t i915_gem_get_gtt_size(struct drm_device *dev , uint32_t size , int tiling_mode )
{ uint32_t gtt_size ;
  void *__cil_tmp5 ;
  struct drm_i915_private *__cil_tmp6 ;
  struct intel_device_info const *__cil_tmp7 ;
  u8 __cil_tmp8 ;
  unsigned char __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  void *__cil_tmp11 ;
  struct drm_i915_private *__cil_tmp12 ;
  struct intel_device_info const *__cil_tmp13 ;
  u8 __cil_tmp14 ;
  unsigned char __cil_tmp15 ;
  unsigned int __cil_tmp16 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  __cil_tmp6 = (struct drm_i915_private *)__cil_tmp5;
  __cil_tmp7 = __cil_tmp6->info;
  __cil_tmp8 = __cil_tmp7->gen;
  __cil_tmp9 = (unsigned char )__cil_tmp8;
  __cil_tmp10 = (unsigned int )__cil_tmp9;
  if (__cil_tmp10 > 3U) {
    return (size);
  } else
  if (tiling_mode == 0) {
    return (size);
  } else {

  }
  }
  {
  __cil_tmp11 = dev->dev_private;
  __cil_tmp12 = (struct drm_i915_private *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12->info;
  __cil_tmp14 = __cil_tmp13->gen;
  __cil_tmp15 = (unsigned char )__cil_tmp14;
  __cil_tmp16 = (unsigned int )__cil_tmp15;
  if (__cil_tmp16 == 3U) {
    gtt_size = 1048576U;
  } else {
    gtt_size = 524288U;
  }
  }
  goto ldv_39144;
  ldv_39143:
  gtt_size = gtt_size << 1;
  ldv_39144: ;
  if (gtt_size < size) {
    goto ldv_39143;
  } else {
    goto ldv_39145;
  }
  ldv_39145: ;
  return (gtt_size);
}
}
static uint32_t i915_gem_get_gtt_alignment(struct drm_device *dev , uint32_t size ,
                                           int tiling_mode )
{ uint32_t tmp ;
  void *__cil_tmp5 ;
  struct drm_i915_private *__cil_tmp6 ;
  struct intel_device_info const *__cil_tmp7 ;
  u8 __cil_tmp8 ;
  unsigned char __cil_tmp9 ;
  unsigned int __cil_tmp10 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  __cil_tmp6 = (struct drm_i915_private *)__cil_tmp5;
  __cil_tmp7 = __cil_tmp6->info;
  __cil_tmp8 = __cil_tmp7->gen;
  __cil_tmp9 = (unsigned char )__cil_tmp8;
  __cil_tmp10 = (unsigned int )__cil_tmp9;
  if (__cil_tmp10 > 3U) {
    return (4096U);
  } else
  if (tiling_mode == 0) {
    return (4096U);
  } else {

  }
  }
  {
  tmp = i915_gem_get_gtt_size(dev, size, tiling_mode);
  }
  return (tmp);
}
}
uint32_t i915_gem_get_unfenced_gtt_alignment(struct drm_device *dev , uint32_t size ,
                                             int tiling_mode )
{ uint32_t tmp ;
  void *__cil_tmp5 ;
  struct drm_i915_private *__cil_tmp6 ;
  struct intel_device_info const *__cil_tmp7 ;
  u8 __cil_tmp8 ;
  unsigned char __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  void *__cil_tmp11 ;
  struct drm_i915_private *__cil_tmp12 ;
  struct intel_device_info const *__cil_tmp13 ;
  unsigned char *__cil_tmp14 ;
  unsigned char *__cil_tmp15 ;
  unsigned char __cil_tmp16 ;
  unsigned int __cil_tmp17 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  __cil_tmp6 = (struct drm_i915_private *)__cil_tmp5;
  __cil_tmp7 = __cil_tmp6->info;
  __cil_tmp8 = __cil_tmp7->gen;
  __cil_tmp9 = (unsigned char )__cil_tmp8;
  __cil_tmp10 = (unsigned int )__cil_tmp9;
  if (__cil_tmp10 > 3U) {
    return (4096U);
  } else {
    {
    __cil_tmp11 = dev->dev_private;
    __cil_tmp12 = (struct drm_i915_private *)__cil_tmp11;
    __cil_tmp13 = __cil_tmp12->info;
    __cil_tmp14 = (unsigned char *)__cil_tmp13;
    __cil_tmp15 = __cil_tmp14 + 1UL;
    __cil_tmp16 = *__cil_tmp15;
    __cil_tmp17 = (unsigned int )__cil_tmp16;
    if (__cil_tmp17 != 0U) {
      return (4096U);
    } else
    if (tiling_mode == 0) {
      return (4096U);
    } else {

    }
    }
  }
  }
  {
  tmp = i915_gem_get_gtt_size(dev, size, tiling_mode);
  }
  return (tmp);
}
}
int i915_gem_mmap_gtt(struct drm_file *file , struct drm_device *dev , uint32_t handle ,
                      uint64_t *offset )
{ struct drm_i915_private *dev_priv ;
  struct drm_i915_gem_object *obj ;
  int ret ;
  struct drm_gem_object const *__mptr ;
  struct drm_gem_object *tmp ;
  void *__cil_tmp10 ;
  struct drm_driver *__cil_tmp11 ;
  u32 __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  struct drm_gem_object *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct drm_gem_object *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  size_t __cil_tmp19 ;
  unsigned char *__cil_tmp20 ;
  unsigned char *__cil_tmp21 ;
  unsigned char __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  struct drm_local_map *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct drm_local_map *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  unsigned long long __cil_tmp29 ;
  struct drm_gem_object *__cil_tmp30 ;
  struct mutex *__cil_tmp31 ;

  {
  __cil_tmp10 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  {
  __cil_tmp11 = dev->driver;
  __cil_tmp12 = __cil_tmp11->driver_features;
  __cil_tmp13 = __cil_tmp12 & 4096U;
  if (__cil_tmp13 == 0U) {
    return (-19);
  } else {

  }
  }
  {
  ret = i915_mutex_lock_interruptible(dev);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  tmp = drm_gem_object_lookup(dev, file, handle);
  __mptr = (struct drm_gem_object const *)tmp;
  obj = (struct drm_i915_gem_object *)__mptr;
  }
  {
  __cil_tmp14 = (struct drm_gem_object *)0;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = & obj->base;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  if (__cil_tmp17 == __cil_tmp15) {
    ret = -2;
    goto unlock;
  } else {

  }
  }
  {
  __cil_tmp18 = dev_priv->mm.gtt_mappable_end;
  __cil_tmp19 = obj->base.size;
  if (__cil_tmp19 > __cil_tmp18) {
    ret = -7;
    goto unlock;
  } else {

  }
  }
  {
  __cil_tmp20 = (unsigned char *)obj;
  __cil_tmp21 = __cil_tmp20 + 225UL;
  __cil_tmp22 = *__cil_tmp21;
  __cil_tmp23 = (unsigned int )__cil_tmp22;
  if (__cil_tmp23 != 0U) {
    {
    drm_err("i915_gem_mmap_gtt", "Attempting to mmap a purgeable buffer\n");
    ret = -22;
    }
    goto out;
  } else {

  }
  }
  {
  __cil_tmp24 = (struct drm_local_map *)0;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  __cil_tmp26 = obj->base.map_list.map;
  __cil_tmp27 = (unsigned long )__cil_tmp26;
  if (__cil_tmp27 == __cil_tmp25) {
    {
    ret = i915_gem_create_mmap_offset(obj);
    }
    if (ret != 0) {
      goto out;
    } else {

    }
  } else {

  }
  }
  __cil_tmp28 = obj->base.map_list.hash.key;
  __cil_tmp29 = (unsigned long long )__cil_tmp28;
  *offset = __cil_tmp29 << 12;
  out:
  {
  __cil_tmp30 = & obj->base;
  drm_gem_object_unreference(__cil_tmp30);
  }
  unlock:
  {
  __cil_tmp31 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp31);
  }
  return (ret);
}
}
int i915_gem_mmap_gtt_ioctl(struct drm_device *dev , void *data , struct drm_file *file )
{ struct drm_i915_gem_mmap_gtt *args ;
  int tmp ;
  struct drm_driver *__cil_tmp6 ;
  u32 __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  __u32 __cil_tmp9 ;
  __u64 *__cil_tmp10 ;

  {
  args = (struct drm_i915_gem_mmap_gtt *)data;
  {
  __cil_tmp6 = dev->driver;
  __cil_tmp7 = __cil_tmp6->driver_features;
  __cil_tmp8 = __cil_tmp7 & 4096U;
  if (__cil_tmp8 == 0U) {
    return (-19);
  } else {

  }
  }
  {
  __cil_tmp9 = args->handle;
  __cil_tmp10 = & args->offset;
  tmp = i915_gem_mmap_gtt(file, dev, __cil_tmp9, __cil_tmp10);
  }
  return (tmp);
}
}
static int i915_gem_object_get_pages_gtt(struct drm_i915_gem_object *obj , gfp_t gfpmask )
{ int page_count___0 ;
  int i ;
  struct address_space *mapping ;
  struct inode *inode ;
  struct page *page ;
  long tmp ;
  void *tmp___0 ;
  gfp_t tmp___1 ;
  long tmp___2 ;
  int tmp___3 ;
  long tmp___4 ;
  size_t __cil_tmp14 ;
  size_t __cil_tmp15 ;
  struct page **__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct page **__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  int __cil_tmp20 ;
  long __cil_tmp21 ;
  size_t __cil_tmp22 ;
  struct page **__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  struct page **__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  struct file *__cil_tmp27 ;
  struct dentry *__cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  void const *__cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  struct page **__cil_tmp32 ;
  struct page **__cil_tmp33 ;
  unsigned char *__cil_tmp34 ;
  unsigned char *__cil_tmp35 ;
  unsigned char __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  struct page **__cil_tmp39 ;
  struct page **__cil_tmp40 ;
  struct page *__cil_tmp41 ;
  struct page **__cil_tmp42 ;
  void *__cil_tmp43 ;
  void const *__cil_tmp44 ;

  {
  {
  __cil_tmp14 = obj->base.size;
  __cil_tmp15 = __cil_tmp14 / 4096UL;
  page_count___0 = (int )__cil_tmp15;
  __cil_tmp16 = (struct page **)0;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  __cil_tmp18 = obj->pages;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  __cil_tmp20 = __cil_tmp19 != __cil_tmp17;
  __cil_tmp21 = (long )__cil_tmp20;
  tmp = __builtin_expect(__cil_tmp21, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (1550), "i" (12UL));
    ldv_39185: ;
    goto ldv_39185;
  } else {

  }
  {
  __cil_tmp22 = (size_t )page_count___0;
  tmp___0 = drm_malloc_ab(__cil_tmp22, 8UL);
  obj->pages = (struct page **)tmp___0;
  }
  {
  __cil_tmp23 = (struct page **)0;
  __cil_tmp24 = (unsigned long )__cil_tmp23;
  __cil_tmp25 = obj->pages;
  __cil_tmp26 = (unsigned long )__cil_tmp25;
  if (__cil_tmp26 == __cil_tmp24) {
    return (-12);
  } else {

  }
  }
  {
  __cil_tmp27 = obj->base.filp;
  __cil_tmp28 = __cil_tmp27->f_path.dentry;
  inode = __cil_tmp28->d_inode;
  mapping = inode->i_mapping;
  tmp___1 = mapping_gfp_mask(mapping);
  gfpmask = tmp___1 | gfpmask;
  i = 0;
  }
  goto ldv_39188;
  ldv_39187:
  {
  __cil_tmp29 = (unsigned long )i;
  page = shmem_read_mapping_page_gfp(mapping, __cil_tmp29, gfpmask);
  __cil_tmp30 = (void const *)page;
  tmp___2 = IS_ERR(__cil_tmp30);
  }
  if (tmp___2 != 0L) {
    goto err_pages;
  } else {

  }
  __cil_tmp31 = (unsigned long )i;
  __cil_tmp32 = obj->pages;
  __cil_tmp33 = __cil_tmp32 + __cil_tmp31;
  *__cil_tmp33 = page;
  i = i + 1;
  ldv_39188: ;
  if (i < page_count___0) {
    goto ldv_39187;
  } else {
    goto ldv_39189;
  }
  ldv_39189: ;
  {
  __cil_tmp34 = (unsigned char *)obj;
  __cil_tmp35 = __cil_tmp34 + 225UL;
  __cil_tmp36 = *__cil_tmp35;
  __cil_tmp37 = (unsigned int )__cil_tmp36;
  if (__cil_tmp37 != 0U) {
    {
    i915_gem_object_do_bit_17_swizzle(obj);
    }
  } else {

  }
  }
  return (0);
  err_pages: ;
  goto ldv_39191;
  ldv_39190:
  {
  __cil_tmp38 = (unsigned long )i;
  __cil_tmp39 = obj->pages;
  __cil_tmp40 = __cil_tmp39 + __cil_tmp38;
  __cil_tmp41 = *__cil_tmp40;
  put_page(__cil_tmp41);
  }
  ldv_39191:
  tmp___3 = i;
  i = i - 1;
  if (tmp___3 != 0) {
    goto ldv_39190;
  } else {
    goto ldv_39192;
  }
  ldv_39192:
  {
  __cil_tmp42 = obj->pages;
  __cil_tmp43 = (void *)__cil_tmp42;
  drm_free_large(__cil_tmp43);
  obj->pages = (struct page **)0;
  __cil_tmp44 = (void const *)page;
  tmp___4 = PTR_ERR(__cil_tmp44);
  }
  return ((int )tmp___4);
}
}
static void i915_gem_object_put_pages_gtt(struct drm_i915_gem_object *obj )
{ int page_count___0 ;
  int i ;
  long tmp ;
  size_t __cil_tmp5 ;
  size_t __cil_tmp6 ;
  unsigned char *__cil_tmp7 ;
  unsigned char *__cil_tmp8 ;
  unsigned char __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  int __cil_tmp11 ;
  long __cil_tmp12 ;
  unsigned char *__cil_tmp13 ;
  unsigned char *__cil_tmp14 ;
  unsigned char __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned char *__cil_tmp17 ;
  unsigned char *__cil_tmp18 ;
  unsigned char __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned char *__cil_tmp21 ;
  unsigned char *__cil_tmp22 ;
  unsigned char __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct page **__cil_tmp26 ;
  struct page **__cil_tmp27 ;
  struct page *__cil_tmp28 ;
  unsigned char *__cil_tmp29 ;
  unsigned char *__cil_tmp30 ;
  unsigned char __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  struct page **__cil_tmp34 ;
  struct page **__cil_tmp35 ;
  struct page *__cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  struct page **__cil_tmp38 ;
  struct page **__cil_tmp39 ;
  struct page *__cil_tmp40 ;
  struct page **__cil_tmp41 ;
  void *__cil_tmp42 ;

  {
  {
  __cil_tmp5 = obj->base.size;
  __cil_tmp6 = __cil_tmp5 / 4096UL;
  page_count___0 = (int )__cil_tmp6;
  __cil_tmp7 = (unsigned char *)obj;
  __cil_tmp8 = __cil_tmp7 + 225UL;
  __cil_tmp9 = *__cil_tmp8;
  __cil_tmp10 = (unsigned int )__cil_tmp9;
  __cil_tmp11 = __cil_tmp10 == 2U;
  __cil_tmp12 = (long )__cil_tmp11;
  tmp = __builtin_expect(__cil_tmp12, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (1587), "i" (12UL));
    ldv_39198: ;
    goto ldv_39198;
  } else {

  }
  {
  __cil_tmp13 = (unsigned char *)obj;
  __cil_tmp14 = __cil_tmp13 + 225UL;
  __cil_tmp15 = *__cil_tmp14;
  __cil_tmp16 = (unsigned int )__cil_tmp15;
  if (__cil_tmp16 != 0U) {
    {
    i915_gem_object_save_bit_17_swizzle(obj);
    }
  } else {

  }
  }
  {
  __cil_tmp17 = (unsigned char *)obj;
  __cil_tmp18 = __cil_tmp17 + 225UL;
  __cil_tmp19 = *__cil_tmp18;
  __cil_tmp20 = (unsigned int )__cil_tmp19;
  if (__cil_tmp20 == 1U) {
    obj->dirty = (unsigned char)0;
  } else {

  }
  }
  i = 0;
  goto ldv_39200;
  ldv_39199: ;
  {
  __cil_tmp21 = (unsigned char *)obj;
  __cil_tmp22 = __cil_tmp21 + 224UL;
  __cil_tmp23 = *__cil_tmp22;
  __cil_tmp24 = (unsigned int )__cil_tmp23;
  if (__cil_tmp24 != 0U) {
    {
    __cil_tmp25 = (unsigned long )i;
    __cil_tmp26 = obj->pages;
    __cil_tmp27 = __cil_tmp26 + __cil_tmp25;
    __cil_tmp28 = *__cil_tmp27;
    set_page_dirty(__cil_tmp28);
    }
  } else {

  }
  }
  {
  __cil_tmp29 = (unsigned char *)obj;
  __cil_tmp30 = __cil_tmp29 + 225UL;
  __cil_tmp31 = *__cil_tmp30;
  __cil_tmp32 = (unsigned int )__cil_tmp31;
  if (__cil_tmp32 == 0U) {
    {
    __cil_tmp33 = (unsigned long )i;
    __cil_tmp34 = obj->pages;
    __cil_tmp35 = __cil_tmp34 + __cil_tmp33;
    __cil_tmp36 = *__cil_tmp35;
    mark_page_accessed(__cil_tmp36);
    }
  } else {

  }
  }
  {
  __cil_tmp37 = (unsigned long )i;
  __cil_tmp38 = obj->pages;
  __cil_tmp39 = __cil_tmp38 + __cil_tmp37;
  __cil_tmp40 = *__cil_tmp39;
  put_page(__cil_tmp40);
  i = i + 1;
  }
  ldv_39200: ;
  if (i < page_count___0) {
    goto ldv_39199;
  } else {
    goto ldv_39201;
  }
  ldv_39201:
  {
  obj->dirty = (unsigned char)0;
  __cil_tmp41 = obj->pages;
  __cil_tmp42 = (void *)__cil_tmp41;
  drm_free_large(__cil_tmp42);
  obj->pages = (struct page **)0;
  }
  return;
}
}
void i915_gem_object_move_to_active(struct drm_i915_gem_object *obj , struct intel_ring_buffer *ring ,
                                    u32 seqno )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  long tmp ;
  struct drm_i915_fence_reg *reg ;
  long tmp___0 ;
  void *__cil_tmp9 ;
  struct intel_ring_buffer *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  int __cil_tmp13 ;
  long __cil_tmp14 ;
  unsigned char *__cil_tmp15 ;
  unsigned char *__cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  struct drm_gem_object *__cil_tmp19 ;
  struct list_head *__cil_tmp20 ;
  struct list_head *__cil_tmp21 ;
  struct list_head *__cil_tmp22 ;
  struct list_head *__cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned char *__cil_tmp25 ;
  unsigned char __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned char *__cil_tmp28 ;
  unsigned char *__cil_tmp29 ;
  unsigned char __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  int __cil_tmp32 ;
  long __cil_tmp33 ;
  signed char __cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  struct drm_i915_fence_reg (*__cil_tmp36)[16U] ;
  struct drm_i915_fence_reg *__cil_tmp37 ;
  struct list_head *__cil_tmp38 ;
  struct list_head *__cil_tmp39 ;

  {
  {
  dev = obj->base.dev;
  __cil_tmp9 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  __cil_tmp10 = (struct intel_ring_buffer *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = (unsigned long )ring;
  __cil_tmp13 = __cil_tmp12 == __cil_tmp11;
  __cil_tmp14 = (long )__cil_tmp13;
  tmp = __builtin_expect(__cil_tmp14, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (1618), "i" (12UL));
    ldv_39209: ;
    goto ldv_39209;
  } else {

  }
  obj->ring = ring;
  {
  __cil_tmp15 = (unsigned char *)obj;
  __cil_tmp16 = __cil_tmp15 + 224UL;
  __cil_tmp17 = *__cil_tmp16;
  __cil_tmp18 = (unsigned int )__cil_tmp17;
  if (__cil_tmp18 == 0U) {
    {
    __cil_tmp19 = & obj->base;
    drm_gem_object_reference(__cil_tmp19);
    obj->active = (unsigned char)1;
    }
  } else {

  }
  }
  {
  __cil_tmp20 = & obj->mm_list;
  __cil_tmp21 = & dev_priv->mm.active_list;
  list_move_tail(__cil_tmp20, __cil_tmp21);
  __cil_tmp22 = & obj->ring_list;
  __cil_tmp23 = & ring->active_list;
  list_move_tail(__cil_tmp22, __cil_tmp23);
  obj->last_rendering_seqno = seqno;
  }
  {
  __cil_tmp24 = (unsigned char *)obj;
  __cil_tmp25 = __cil_tmp24 + 226UL;
  __cil_tmp26 = *__cil_tmp25;
  __cil_tmp27 = (unsigned int )__cil_tmp26;
  if (__cil_tmp27 != 0U) {
    {
    __cil_tmp28 = (unsigned char *)obj;
    __cil_tmp29 = __cil_tmp28 + 224UL;
    __cil_tmp30 = *__cil_tmp29;
    __cil_tmp31 = (unsigned int )__cil_tmp30;
    __cil_tmp32 = __cil_tmp31 == 248U;
    __cil_tmp33 = (long )__cil_tmp32;
    tmp___0 = __builtin_expect(__cil_tmp33, 0L);
    }
    if (tmp___0 != 0L) {
      __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                           "i" (1635), "i" (12UL));
      ldv_39211: ;
      goto ldv_39211;
    } else {

    }
    {
    obj->last_fenced_seqno = seqno;
    obj->last_fenced_ring = ring;
    __cil_tmp34 = obj->fence_reg;
    __cil_tmp35 = (unsigned long )__cil_tmp34;
    __cil_tmp36 = & dev_priv->fence_regs;
    __cil_tmp37 = (struct drm_i915_fence_reg *)__cil_tmp36;
    reg = __cil_tmp37 + __cil_tmp35;
    __cil_tmp38 = & reg->lru_list;
    __cil_tmp39 = & dev_priv->mm.fence_list;
    list_move_tail(__cil_tmp38, __cil_tmp39);
    }
  } else {

  }
  }
  return;
}
}
static void i915_gem_object_move_off_active(struct drm_i915_gem_object *obj )
{ struct list_head *__cil_tmp2 ;

  {
  {
  __cil_tmp2 = & obj->ring_list;
  list_del_init(__cil_tmp2);
  obj->last_rendering_seqno = 0U;
  }
  return;
}
}
static void i915_gem_object_move_to_flushing(struct drm_i915_gem_object *obj )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  long tmp ;
  void *__cil_tmp5 ;
  unsigned char *__cil_tmp6 ;
  unsigned char *__cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  int __cil_tmp10 ;
  long __cil_tmp11 ;
  struct list_head *__cil_tmp12 ;
  struct list_head *__cil_tmp13 ;

  {
  {
  dev = obj->base.dev;
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  __cil_tmp6 = (unsigned char *)obj;
  __cil_tmp7 = __cil_tmp6 + 224UL;
  __cil_tmp8 = *__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  __cil_tmp10 = __cil_tmp9 == 0U;
  __cil_tmp11 = (long )__cil_tmp10;
  tmp = __builtin_expect(__cil_tmp11, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (1658), "i" (12UL));
    ldv_39220: ;
    goto ldv_39220;
  } else {

  }
  {
  __cil_tmp12 = & obj->mm_list;
  __cil_tmp13 = & dev_priv->mm.flushing_list;
  list_move_tail(__cil_tmp12, __cil_tmp13);
  i915_gem_object_move_off_active(obj);
  }
  return;
}
}
static void i915_gem_object_move_to_inactive(struct drm_i915_gem_object *obj )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  int tmp ;
  long tmp___0 ;
  long tmp___1 ;
  int __ret_warn_on ;
  long tmp___2 ;
  void *__cil_tmp9 ;
  unsigned int *__cil_tmp10 ;
  unsigned int *__cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  struct list_head *__cil_tmp13 ;
  struct list_head *__cil_tmp14 ;
  struct list_head *__cil_tmp15 ;
  struct list_head *__cil_tmp16 ;
  struct list_head *__cil_tmp17 ;
  struct list_head const *__cil_tmp18 ;
  int __cil_tmp19 ;
  long __cil_tmp20 ;
  unsigned char *__cil_tmp21 ;
  unsigned char *__cil_tmp22 ;
  unsigned char __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  int __cil_tmp25 ;
  long __cil_tmp26 ;
  struct drm_gem_object *__cil_tmp27 ;
  int __cil_tmp28 ;
  long __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  long __cil_tmp33 ;

  {
  dev = obj->base.dev;
  __cil_tmp9 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  {
  __cil_tmp10 = (unsigned int *)obj;
  __cil_tmp11 = __cil_tmp10 + 56UL;
  __cil_tmp12 = *__cil_tmp11;
  if (__cil_tmp12 != 0U) {
    {
    __cil_tmp13 = & obj->mm_list;
    __cil_tmp14 = & dev_priv->mm.pinned_list;
    list_move_tail(__cil_tmp13, __cil_tmp14);
    }
  } else {
    {
    __cil_tmp15 = & obj->mm_list;
    __cil_tmp16 = & dev_priv->mm.inactive_list;
    list_move_tail(__cil_tmp15, __cil_tmp16);
    }
  }
  }
  {
  __cil_tmp17 = & obj->gpu_write_list;
  __cil_tmp18 = (struct list_head const *)__cil_tmp17;
  tmp = list_empty(__cil_tmp18);
  __cil_tmp19 = tmp == 0;
  __cil_tmp20 = (long )__cil_tmp19;
  tmp___0 = __builtin_expect(__cil_tmp20, 0L);
  }
  if (tmp___0 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (1675), "i" (12UL));
    ldv_39226: ;
    goto ldv_39226;
  } else {

  }
  {
  __cil_tmp21 = (unsigned char *)obj;
  __cil_tmp22 = __cil_tmp21 + 224UL;
  __cil_tmp23 = *__cil_tmp22;
  __cil_tmp24 = (unsigned int )__cil_tmp23;
  __cil_tmp25 = __cil_tmp24 == 0U;
  __cil_tmp26 = (long )__cil_tmp25;
  tmp___1 = __builtin_expect(__cil_tmp26, 0L);
  }
  if (tmp___1 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (1676), "i" (12UL));
    ldv_39227: ;
    goto ldv_39227;
  } else {

  }
  {
  obj->ring = (struct intel_ring_buffer *)0;
  i915_gem_object_move_off_active(obj);
  obj->fenced_gpu_access = (unsigned char)0;
  obj->active = (unsigned char)0;
  obj->pending_gpu_write = (unsigned char)0;
  __cil_tmp27 = & obj->base;
  drm_gem_object_unreference(__cil_tmp27);
  __ret_warn_on = 0;
  __cil_tmp28 = __ret_warn_on != 0;
  __cil_tmp29 = (long )__cil_tmp28;
  tmp___2 = __builtin_expect(__cil_tmp29, 0L);
  }
  if (tmp___2 != 0L) {
    {
    __cil_tmp30 = (int const )1686;
    __cil_tmp31 = (int )__cil_tmp30;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p",
                       __cil_tmp31);
    }
  } else {

  }
  {
  __cil_tmp32 = __ret_warn_on != 0;
  __cil_tmp33 = (long )__cil_tmp32;
  __builtin_expect(__cil_tmp33, 0L);
  }
  return;
}
}
static void i915_gem_object_truncate(struct drm_i915_gem_object *obj )
{ struct inode *inode ;
  struct file *__cil_tmp3 ;
  struct dentry *__cil_tmp4 ;

  {
  {
  __cil_tmp3 = obj->base.filp;
  __cil_tmp4 = __cil_tmp3->f_path.dentry;
  inode = __cil_tmp4->d_inode;
  shmem_truncate_range(inode, 0LL, -1LL);
  obj->madv = (unsigned char)2;
  }
  return;
}
}
__inline static int i915_gem_object_is_purgeable(struct drm_i915_gem_object *obj )
{ unsigned char *__cil_tmp2 ;
  unsigned char *__cil_tmp3 ;
  unsigned char __cil_tmp4 ;
  unsigned int __cil_tmp5 ;

  {
  {
  __cil_tmp2 = (unsigned char *)obj;
  __cil_tmp3 = __cil_tmp2 + 225UL;
  __cil_tmp4 = *__cil_tmp3;
  __cil_tmp5 = (unsigned int )__cil_tmp4;
  return (__cil_tmp5 == 1U);
  }
}
}
static void i915_gem_process_flushing_list(struct intel_ring_buffer *ring , uint32_t flush_domains )
{ struct drm_i915_gem_object *obj ;
  struct drm_i915_gem_object *next ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  uint32_t old_write_domain ;
  u32 tmp ;
  struct list_head const *__mptr___1 ;
  struct list_head *__cil_tmp10 ;
  struct drm_i915_gem_object *__cil_tmp11 ;
  struct list_head *__cil_tmp12 ;
  struct drm_i915_gem_object *__cil_tmp13 ;
  uint32_t __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  struct list_head *__cil_tmp16 ;
  uint32_t __cil_tmp17 ;
  struct list_head *__cil_tmp18 ;
  struct drm_i915_gem_object *__cil_tmp19 ;
  struct list_head *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  struct list_head *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;

  {
  __cil_tmp10 = ring->gpu_write_list.next;
  __mptr = (struct list_head const *)__cil_tmp10;
  __cil_tmp11 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp11 + 1152921504606846784UL;
  __cil_tmp12 = obj->gpu_write_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp12;
  __cil_tmp13 = (struct drm_i915_gem_object *)__mptr___0;
  next = __cil_tmp13 + 1152921504606846784UL;
  goto ldv_39251;
  ldv_39250: ;
  {
  __cil_tmp14 = obj->base.write_domain;
  __cil_tmp15 = __cil_tmp14 & flush_domains;
  if (__cil_tmp15 != 0U) {
    {
    old_write_domain = obj->base.write_domain;
    obj->base.write_domain = 0U;
    __cil_tmp16 = & obj->gpu_write_list;
    list_del_init(__cil_tmp16);
    tmp = i915_gem_next_request_seqno(ring);
    i915_gem_object_move_to_active(obj, ring, tmp);
    __cil_tmp17 = obj->base.read_domains;
    trace_i915_gem_object_change_domain(obj, __cil_tmp17, old_write_domain);
    }
  } else {

  }
  }
  obj = next;
  __cil_tmp18 = next->gpu_write_list.next;
  __mptr___1 = (struct list_head const *)__cil_tmp18;
  __cil_tmp19 = (struct drm_i915_gem_object *)__mptr___1;
  next = __cil_tmp19 + 1152921504606846784UL;
  ldv_39251: ;
  {
  __cil_tmp20 = & ring->gpu_write_list;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  __cil_tmp22 = & obj->gpu_write_list;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  if (__cil_tmp23 != __cil_tmp21) {
    goto ldv_39250;
  } else {
    goto ldv_39252;
  }
  }
  ldv_39252: ;
  return;
}
}
int i915_add_request(struct intel_ring_buffer *ring , struct drm_file *file , struct drm_i915_gem_request *request )
{ drm_i915_private_t *dev_priv ;
  uint32_t seqno ;
  int was_empty ;
  int ret ;
  long tmp ;
  struct drm_i915_file_private *file_priv ;
  unsigned long tmp___0 ;
  struct drm_device *__cil_tmp11 ;
  void *__cil_tmp12 ;
  struct drm_i915_gem_request *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  int __cil_tmp16 ;
  long __cil_tmp17 ;
  int (*__cil_tmp18)(struct intel_ring_buffer * , u32 * ) ;
  struct list_head *__cil_tmp19 ;
  struct list_head const *__cil_tmp20 ;
  struct list_head *__cil_tmp21 ;
  struct list_head *__cil_tmp22 ;
  struct drm_file *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  void *__cil_tmp26 ;
  struct spinlock *__cil_tmp27 ;
  struct list_head *__cil_tmp28 ;
  struct list_head *__cil_tmp29 ;
  struct spinlock *__cil_tmp30 ;
  int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  struct timer_list *__cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  struct workqueue_struct *__cil_tmp37 ;
  struct delayed_work *__cil_tmp38 ;

  {
  {
  __cil_tmp11 = ring->dev;
  __cil_tmp12 = __cil_tmp11->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp12;
  __cil_tmp13 = (struct drm_i915_gem_request *)0;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = (unsigned long )request;
  __cil_tmp16 = __cil_tmp15 == __cil_tmp14;
  __cil_tmp17 = (long )__cil_tmp16;
  tmp = __builtin_expect(__cil_tmp17, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (1746), "i" (12UL));
    ldv_39262: ;
    goto ldv_39262;
  } else {

  }
  {
  __cil_tmp18 = ring->add_request;
  ret = (*__cil_tmp18)(ring, & seqno);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  trace_i915_gem_request_add(ring, seqno);
  request->seqno = seqno;
  request->ring = ring;
  request->emitted_jiffies = (unsigned long )jiffies;
  __cil_tmp19 = & ring->request_list;
  __cil_tmp20 = (struct list_head const *)__cil_tmp19;
  was_empty = list_empty(__cil_tmp20);
  __cil_tmp21 = & request->list;
  __cil_tmp22 = & ring->request_list;
  list_add_tail(__cil_tmp21, __cil_tmp22);
  }
  {
  __cil_tmp23 = (struct drm_file *)0;
  __cil_tmp24 = (unsigned long )__cil_tmp23;
  __cil_tmp25 = (unsigned long )file;
  if (__cil_tmp25 != __cil_tmp24) {
    {
    __cil_tmp26 = file->driver_priv;
    file_priv = (struct drm_i915_file_private *)__cil_tmp26;
    __cil_tmp27 = & file_priv->mm.lock;
    spin_lock(__cil_tmp27);
    request->file_priv = file_priv;
    __cil_tmp28 = & request->client_list;
    __cil_tmp29 = & file_priv->mm.request_list;
    list_add_tail(__cil_tmp28, __cil_tmp29);
    __cil_tmp30 = & file_priv->mm.lock;
    spin_unlock(__cil_tmp30);
    }
  } else {

  }
  }
  ring->outstanding_lazy_request = 0U;
  {
  __cil_tmp31 = dev_priv->mm.suspended;
  if (__cil_tmp31 == 0) {
    {
    __cil_tmp32 = (unsigned int const )1500U;
    __cil_tmp33 = (unsigned int )__cil_tmp32;
    tmp___0 = msecs_to_jiffies(__cil_tmp33);
    __cil_tmp34 = & dev_priv->hangcheck_timer;
    __cil_tmp35 = (unsigned long )jiffies;
    __cil_tmp36 = tmp___0 + __cil_tmp35;
    mod_timer(__cil_tmp34, __cil_tmp36);
    }
    if (was_empty != 0) {
      {
      __cil_tmp37 = dev_priv->wq;
      __cil_tmp38 = & dev_priv->mm.retire_work;
      queue_delayed_work(__cil_tmp37, __cil_tmp38, 250UL);
      }
    } else {

    }
  } else {

  }
  }
  return (0);
}
}
__inline static void i915_gem_request_remove_from_client(struct drm_i915_gem_request *request )
{ struct drm_i915_file_private *file_priv ;
  struct drm_i915_file_private *__cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  struct spinlock *__cil_tmp6 ;
  struct drm_i915_file_private *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct drm_i915_file_private *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct list_head *__cil_tmp11 ;
  struct spinlock *__cil_tmp12 ;

  {
  file_priv = request->file_priv;
  {
  __cil_tmp3 = (struct drm_i915_file_private *)0;
  __cil_tmp4 = (unsigned long )__cil_tmp3;
  __cil_tmp5 = (unsigned long )file_priv;
  if (__cil_tmp5 == __cil_tmp4) {
    return;
  } else {

  }
  }
  {
  __cil_tmp6 = & file_priv->mm.lock;
  spin_lock(__cil_tmp6);
  }
  {
  __cil_tmp7 = (struct drm_i915_file_private *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = request->file_priv;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  if (__cil_tmp10 != __cil_tmp8) {
    {
    __cil_tmp11 = & request->client_list;
    list_del(__cil_tmp11);
    request->file_priv = (struct drm_i915_file_private *)0;
    }
  } else {

  }
  }
  {
  __cil_tmp12 = & file_priv->mm.lock;
  spin_unlock(__cil_tmp12);
  }
  return;
}
}
static void i915_gem_reset_ring_lists(struct drm_i915_private *dev_priv , struct intel_ring_buffer *ring )
{ struct drm_i915_gem_request *request ;
  struct list_head const *__mptr ;
  int tmp ;
  struct drm_i915_gem_object *obj ;
  struct list_head const *__mptr___0 ;
  int tmp___0 ;
  struct list_head *__cil_tmp9 ;
  struct drm_i915_gem_request *__cil_tmp10 ;
  struct list_head *__cil_tmp11 ;
  void const *__cil_tmp12 ;
  struct list_head *__cil_tmp13 ;
  struct list_head const *__cil_tmp14 ;
  struct list_head *__cil_tmp15 ;
  struct drm_i915_gem_object *__cil_tmp16 ;
  struct list_head *__cil_tmp17 ;
  struct list_head *__cil_tmp18 ;
  struct list_head const *__cil_tmp19 ;

  {
  goto ldv_39276;
  ldv_39275:
  {
  __cil_tmp9 = ring->request_list.next;
  __mptr = (struct list_head const *)__cil_tmp9;
  __cil_tmp10 = (struct drm_i915_gem_request *)__mptr;
  request = __cil_tmp10 + 1152921504606846952UL;
  __cil_tmp11 = & request->list;
  list_del(__cil_tmp11);
  i915_gem_request_remove_from_client(request);
  __cil_tmp12 = (void const *)request;
  kfree(__cil_tmp12);
  }
  ldv_39276:
  {
  __cil_tmp13 = & ring->request_list;
  __cil_tmp14 = (struct list_head const *)__cil_tmp13;
  tmp = list_empty(__cil_tmp14);
  }
  if (tmp == 0) {
    goto ldv_39275;
  } else {
    goto ldv_39277;
  }
  ldv_39277: ;
  goto ldv_39282;
  ldv_39281:
  {
  __cil_tmp15 = ring->active_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp15;
  __cil_tmp16 = (struct drm_i915_gem_object *)__mptr___0;
  obj = __cil_tmp16 + 1152921504606846816UL;
  obj->base.write_domain = 0U;
  __cil_tmp17 = & obj->gpu_write_list;
  list_del_init(__cil_tmp17);
  i915_gem_object_move_to_inactive(obj);
  }
  ldv_39282:
  {
  __cil_tmp18 = & ring->active_list;
  __cil_tmp19 = (struct list_head const *)__cil_tmp18;
  tmp___0 = list_empty(__cil_tmp19);
  }
  if (tmp___0 == 0) {
    goto ldv_39281;
  } else {
    goto ldv_39283;
  }
  ldv_39283: ;
  return;
}
}
static void i915_gem_reset_fences(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  int i ;
  struct drm_i915_fence_reg *reg ;
  struct drm_i915_gem_object *obj ;
  void *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct drm_i915_fence_reg (*__cil_tmp8)[16U] ;
  struct drm_i915_fence_reg *__cil_tmp9 ;
  struct drm_i915_gem_object *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned char *__cil_tmp13 ;
  unsigned char *__cil_tmp14 ;
  unsigned char __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  struct drm_i915_gem_object *__cil_tmp17 ;
  struct drm_i915_gem_object *__cil_tmp18 ;
  struct drm_i915_gem_object *__cil_tmp19 ;
  struct drm_i915_gem_object *__cil_tmp20 ;

  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  i = 0;
  goto ldv_39293;
  ldv_39292:
  __cil_tmp7 = (unsigned long )i;
  __cil_tmp8 = & dev_priv->fence_regs;
  __cil_tmp9 = (struct drm_i915_fence_reg *)__cil_tmp8;
  reg = __cil_tmp9 + __cil_tmp7;
  obj = reg->obj;
  {
  __cil_tmp10 = (struct drm_i915_gem_object *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = (unsigned long )obj;
  if (__cil_tmp12 == __cil_tmp11) {
    goto ldv_39291;
  } else {

  }
  }
  {
  __cil_tmp13 = (unsigned char *)obj;
  __cil_tmp14 = __cil_tmp13 + 225UL;
  __cil_tmp15 = *__cil_tmp14;
  __cil_tmp16 = (unsigned int )__cil_tmp15;
  if (__cil_tmp16 != 0U) {
    {
    i915_gem_release_mmap(obj);
    }
  } else {

  }
  }
  {
  __cil_tmp17 = reg->obj;
  __cil_tmp17->fence_reg = (signed char)-1;
  __cil_tmp18 = reg->obj;
  __cil_tmp18->fenced_gpu_access = (unsigned char)0;
  __cil_tmp19 = reg->obj;
  __cil_tmp19->last_fenced_seqno = 0U;
  __cil_tmp20 = reg->obj;
  __cil_tmp20->last_fenced_ring = (struct intel_ring_buffer *)0;
  i915_gem_clear_fence_reg(dev, reg);
  }
  ldv_39291:
  i = i + 1;
  ldv_39293: ;
  if (i <= 15) {
    goto ldv_39292;
  } else {
    goto ldv_39294;
  }
  ldv_39294: ;
  return;
}
}
void i915_gem_reset(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct drm_i915_gem_object *obj ;
  int i ;
  struct list_head const *__mptr ;
  int tmp ;
  struct list_head const *__mptr___0 ;
  struct list_head const *__mptr___1 ;
  void *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct intel_ring_buffer (*__cil_tmp11)[3U] ;
  struct intel_ring_buffer *__cil_tmp12 ;
  struct intel_ring_buffer *__cil_tmp13 ;
  struct list_head *__cil_tmp14 ;
  struct drm_i915_gem_object *__cil_tmp15 ;
  struct list_head *__cil_tmp16 ;
  struct list_head *__cil_tmp17 ;
  struct list_head const *__cil_tmp18 ;
  struct list_head *__cil_tmp19 ;
  struct drm_i915_gem_object *__cil_tmp20 ;
  uint32_t __cil_tmp21 ;
  struct list_head *__cil_tmp22 ;
  struct drm_i915_gem_object *__cil_tmp23 ;
  struct list_head *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct list_head *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;

  {
  __cil_tmp9 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  i = 0;
  goto ldv_39302;
  ldv_39301:
  {
  __cil_tmp10 = (unsigned long )i;
  __cil_tmp11 = & dev_priv->ring;
  __cil_tmp12 = (struct intel_ring_buffer *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 + __cil_tmp10;
  i915_gem_reset_ring_lists(dev_priv, __cil_tmp13);
  i = i + 1;
  }
  ldv_39302: ;
  if (i <= 2) {
    goto ldv_39301;
  } else {
    goto ldv_39303;
  }
  ldv_39303: ;
  goto ldv_39307;
  ldv_39306:
  {
  __cil_tmp14 = dev_priv->mm.flushing_list.next;
  __mptr = (struct list_head const *)__cil_tmp14;
  __cil_tmp15 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp15 + 1152921504606846800UL;
  obj->base.write_domain = 0U;
  __cil_tmp16 = & obj->gpu_write_list;
  list_del_init(__cil_tmp16);
  i915_gem_object_move_to_inactive(obj);
  }
  ldv_39307:
  {
  __cil_tmp17 = & dev_priv->mm.flushing_list;
  __cil_tmp18 = (struct list_head const *)__cil_tmp17;
  tmp = list_empty(__cil_tmp18);
  }
  if (tmp == 0) {
    goto ldv_39306;
  } else {
    goto ldv_39308;
  }
  ldv_39308:
  __cil_tmp19 = dev_priv->mm.inactive_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp19;
  __cil_tmp20 = (struct drm_i915_gem_object *)__mptr___0;
  obj = __cil_tmp20 + 1152921504606846800UL;
  goto ldv_39314;
  ldv_39313:
  __cil_tmp21 = obj->base.read_domains;
  obj->base.read_domains = __cil_tmp21 & 65U;
  __cil_tmp22 = obj->mm_list.next;
  __mptr___1 = (struct list_head const *)__cil_tmp22;
  __cil_tmp23 = (struct drm_i915_gem_object *)__mptr___1;
  obj = __cil_tmp23 + 1152921504606846800UL;
  ldv_39314: ;
  {
  __cil_tmp24 = & dev_priv->mm.inactive_list;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  __cil_tmp26 = & obj->mm_list;
  __cil_tmp27 = (unsigned long )__cil_tmp26;
  if (__cil_tmp27 != __cil_tmp25) {
    goto ldv_39313;
  } else {
    goto ldv_39315;
  }
  }
  ldv_39315:
  {
  i915_gem_reset_fences(dev);
  }
  return;
}
}
static void i915_gem_retire_requests_ring(struct intel_ring_buffer *ring )
{ uint32_t seqno ;
  int i ;
  int tmp ;
  int __ret_warn_on ;
  long tmp___0 ;
  struct drm_i915_gem_request *request ;
  struct list_head const *__mptr ;
  bool tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  struct drm_i915_gem_object *obj ;
  struct list_head const *__mptr___0 ;
  bool tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  long tmp___7 ;
  bool tmp___8 ;
  long tmp___9 ;
  int __ret_warn_on___0 ;
  long tmp___10 ;
  struct list_head *__cil_tmp22 ;
  struct list_head const *__cil_tmp23 ;
  int __cil_tmp24 ;
  long __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  long __cil_tmp29 ;
  u32 (*__cil_tmp30)(struct intel_ring_buffer * ) ;
  u32 __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  struct list_head *__cil_tmp33 ;
  struct drm_i915_gem_request *__cil_tmp34 ;
  uint32_t __cil_tmp35 ;
  uint32_t __cil_tmp36 ;
  struct list_head *__cil_tmp37 ;
  void const *__cil_tmp38 ;
  struct list_head *__cil_tmp39 ;
  struct list_head const *__cil_tmp40 ;
  struct list_head *__cil_tmp41 ;
  struct drm_i915_gem_object *__cil_tmp42 ;
  uint32_t __cil_tmp43 ;
  uint32_t __cil_tmp44 ;
  struct list_head *__cil_tmp45 ;
  struct list_head const *__cil_tmp46 ;
  u32 __cil_tmp47 ;
  int __cil_tmp48 ;
  long __cil_tmp49 ;
  u32 __cil_tmp50 ;
  long __cil_tmp51 ;
  void (*__cil_tmp52)(struct intel_ring_buffer * ) ;
  int __cil_tmp53 ;
  long __cil_tmp54 ;
  int __cil_tmp55 ;
  int __cil_tmp56 ;
  int __cil_tmp57 ;
  long __cil_tmp58 ;

  {
  {
  __cil_tmp22 = & ring->request_list;
  __cil_tmp23 = (struct list_head const *)__cil_tmp22;
  tmp = list_empty(__cil_tmp23);
  }
  if (tmp != 0) {
    return;
  } else {

  }
  {
  __ret_warn_on = 0;
  __cil_tmp24 = __ret_warn_on != 0;
  __cil_tmp25 = (long )__cil_tmp24;
  tmp___0 = __builtin_expect(__cil_tmp25, 0L);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp26 = (int const )1898;
    __cil_tmp27 = (int )__cil_tmp26;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p",
                       __cil_tmp27);
    }
  } else {

  }
  {
  __cil_tmp28 = __ret_warn_on != 0;
  __cil_tmp29 = (long )__cil_tmp28;
  __builtin_expect(__cil_tmp29, 0L);
  __cil_tmp30 = ring->get_seqno;
  seqno = (*__cil_tmp30)(ring);
  i = 0;
  }
  goto ldv_39326;
  ldv_39325: ;
  {
  __cil_tmp31 = ring->sync_seqno[i];
  if (__cil_tmp31 <= seqno) {
    ring->sync_seqno[i] = 0U;
  } else {

  }
  }
  i = i + 1;
  ldv_39326: ;
  {
  __cil_tmp32 = (unsigned int )i;
  if (__cil_tmp32 <= 1U) {
    goto ldv_39325;
  } else {
    goto ldv_39327;
  }
  }
  ldv_39327: ;
  goto ldv_39333;
  ldv_39332:
  {
  __cil_tmp33 = ring->request_list.next;
  __mptr = (struct list_head const *)__cil_tmp33;
  __cil_tmp34 = (struct drm_i915_gem_request *)__mptr;
  request = __cil_tmp34 + 1152921504606846952UL;
  __cil_tmp35 = request->seqno;
  tmp___1 = i915_seqno_passed(seqno, __cil_tmp35);
  }
  if (tmp___1) {
    tmp___2 = 0;
  } else {
    tmp___2 = 1;
  }
  if (tmp___2) {
    goto ldv_39331;
  } else {

  }
  {
  __cil_tmp36 = request->seqno;
  trace_i915_gem_request_retire(ring, __cil_tmp36);
  __cil_tmp37 = & request->list;
  list_del(__cil_tmp37);
  i915_gem_request_remove_from_client(request);
  __cil_tmp38 = (void const *)request;
  kfree(__cil_tmp38);
  }
  ldv_39333:
  {
  __cil_tmp39 = & ring->request_list;
  __cil_tmp40 = (struct list_head const *)__cil_tmp39;
  tmp___3 = list_empty(__cil_tmp40);
  }
  if (tmp___3 == 0) {
    goto ldv_39332;
  } else {
    goto ldv_39331;
  }
  ldv_39331: ;
  goto ldv_39339;
  ldv_39338:
  {
  __cil_tmp41 = ring->active_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp41;
  __cil_tmp42 = (struct drm_i915_gem_object *)__mptr___0;
  obj = __cil_tmp42 + 1152921504606846816UL;
  __cil_tmp43 = obj->last_rendering_seqno;
  tmp___4 = i915_seqno_passed(seqno, __cil_tmp43);
  }
  if (tmp___4) {
    tmp___5 = 0;
  } else {
    tmp___5 = 1;
  }
  if (tmp___5) {
    goto ldv_39337;
  } else {

  }
  {
  __cil_tmp44 = obj->base.write_domain;
  if (__cil_tmp44 != 0U) {
    {
    i915_gem_object_move_to_flushing(obj);
    }
  } else {
    {
    i915_gem_object_move_to_inactive(obj);
    }
  }
  }
  ldv_39339:
  {
  __cil_tmp45 = & ring->active_list;
  __cil_tmp46 = (struct list_head const *)__cil_tmp45;
  tmp___6 = list_empty(__cil_tmp46);
  }
  if (tmp___6 == 0) {
    goto ldv_39338;
  } else {
    goto ldv_39337;
  }
  ldv_39337:
  {
  __cil_tmp47 = ring->trace_irq_seqno;
  __cil_tmp48 = __cil_tmp47 != 0U;
  __cil_tmp49 = (long )__cil_tmp48;
  tmp___7 = __builtin_expect(__cil_tmp49, 0L);
  }
  if (tmp___7 != 0L) {
    {
    __cil_tmp50 = ring->trace_irq_seqno;
    tmp___8 = i915_seqno_passed(seqno, __cil_tmp50);
    __cil_tmp51 = (long )tmp___8;
    tmp___9 = __builtin_expect(__cil_tmp51, 0L);
    }
    if (tmp___9 != 0L) {
      {
      __cil_tmp52 = ring->irq_put;
      (*__cil_tmp52)(ring);
      ring->trace_irq_seqno = 0U;
      }
    } else {

    }
  } else {

  }
  {
  __ret_warn_on___0 = 0;
  __cil_tmp53 = __ret_warn_on___0 != 0;
  __cil_tmp54 = (long )__cil_tmp53;
  tmp___10 = __builtin_expect(__cil_tmp54, 0L);
  }
  if (tmp___10 != 0L) {
    {
    __cil_tmp55 = (int const )1948;
    __cil_tmp56 = (int )__cil_tmp55;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p",
                       __cil_tmp56);
    }
  } else {

  }
  {
  __cil_tmp57 = __ret_warn_on___0 != 0;
  __cil_tmp58 = (long )__cil_tmp57;
  __builtin_expect(__cil_tmp58, 0L);
  }
  return;
}
}
void i915_gem_retire_requests(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  int i ;
  struct drm_i915_gem_object *obj ;
  struct drm_i915_gem_object *next ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  struct list_head const *__mptr___1 ;
  int tmp ;
  void *__cil_tmp10 ;
  struct list_head *__cil_tmp11 ;
  struct list_head const *__cil_tmp12 ;
  struct list_head *__cil_tmp13 ;
  struct drm_i915_gem_object *__cil_tmp14 ;
  struct list_head *__cil_tmp15 ;
  struct drm_i915_gem_object *__cil_tmp16 ;
  struct list_head *__cil_tmp17 ;
  struct drm_i915_gem_object *__cil_tmp18 ;
  struct list_head *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  struct list_head *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  struct intel_ring_buffer (*__cil_tmp24)[3U] ;
  struct intel_ring_buffer *__cil_tmp25 ;
  struct intel_ring_buffer *__cil_tmp26 ;

  {
  {
  __cil_tmp10 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp10;
  __cil_tmp11 = & dev_priv->mm.deferred_free_list;
  __cil_tmp12 = (struct list_head const *)__cil_tmp11;
  tmp = list_empty(__cil_tmp12);
  }
  if (tmp == 0) {
    __cil_tmp13 = dev_priv->mm.deferred_free_list.next;
    __mptr = (struct list_head const *)__cil_tmp13;
    __cil_tmp14 = (struct drm_i915_gem_object *)__mptr;
    obj = __cil_tmp14 + 1152921504606846800UL;
    __cil_tmp15 = obj->mm_list.next;
    __mptr___0 = (struct list_head const *)__cil_tmp15;
    __cil_tmp16 = (struct drm_i915_gem_object *)__mptr___0;
    next = __cil_tmp16 + 1152921504606846800UL;
    goto ldv_39356;
    ldv_39355:
    {
    i915_gem_free_object_tail(obj);
    obj = next;
    __cil_tmp17 = next->mm_list.next;
    __mptr___1 = (struct list_head const *)__cil_tmp17;
    __cil_tmp18 = (struct drm_i915_gem_object *)__mptr___1;
    next = __cil_tmp18 + 1152921504606846800UL;
    }
    ldv_39356: ;
    {
    __cil_tmp19 = & dev_priv->mm.deferred_free_list;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    __cil_tmp21 = & obj->mm_list;
    __cil_tmp22 = (unsigned long )__cil_tmp21;
    if (__cil_tmp22 != __cil_tmp20) {
      goto ldv_39355;
    } else {
      goto ldv_39357;
    }
    }
    ldv_39357: ;
  } else {

  }
  i = 0;
  goto ldv_39359;
  ldv_39358:
  {
  __cil_tmp23 = (unsigned long )i;
  __cil_tmp24 = & dev_priv->ring;
  __cil_tmp25 = (struct intel_ring_buffer *)__cil_tmp24;
  __cil_tmp26 = __cil_tmp25 + __cil_tmp23;
  i915_gem_retire_requests_ring(__cil_tmp26);
  i = i + 1;
  }
  ldv_39359: ;
  if (i <= 2) {
    goto ldv_39358;
  } else {
    goto ldv_39360;
  }
  ldv_39360: ;
  return;
}
}
static void i915_gem_retire_work_handler(struct work_struct *work )
{ drm_i915_private_t *dev_priv ;
  struct drm_device *dev ;
  bool idle ;
  int i ;
  struct work_struct const *__mptr ;
  int tmp ;
  struct intel_ring_buffer *ring ;
  struct drm_i915_gem_request *request ;
  int ret ;
  void *tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  drm_i915_private_t *__cil_tmp15 ;
  struct mutex *__cil_tmp16 ;
  struct workqueue_struct *__cil_tmp17 ;
  struct delayed_work *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  struct intel_ring_buffer (*__cil_tmp20)[3U] ;
  struct intel_ring_buffer *__cil_tmp21 ;
  struct list_head *__cil_tmp22 ;
  struct list_head const *__cil_tmp23 ;
  void const *__cil_tmp24 ;
  struct drm_i915_gem_request *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  void const *__cil_tmp28 ;
  struct drm_file *__cil_tmp29 ;
  void const *__cil_tmp30 ;
  struct list_head *__cil_tmp31 ;
  struct list_head const *__cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  int __cil_tmp36 ;
  struct workqueue_struct *__cil_tmp37 ;
  struct delayed_work *__cil_tmp38 ;
  struct mutex *__cil_tmp39 ;

  {
  {
  __mptr = (struct work_struct const *)work;
  __cil_tmp15 = (drm_i915_private_t *)__mptr;
  dev_priv = __cil_tmp15 + 1152921504606840288UL;
  dev = dev_priv->dev;
  __cil_tmp16 = & dev->struct_mutex;
  tmp = mutex_trylock(__cil_tmp16);
  }
  if (tmp == 0) {
    {
    __cil_tmp17 = dev_priv->wq;
    __cil_tmp18 = & dev_priv->mm.retire_work;
    queue_delayed_work(__cil_tmp17, __cil_tmp18, 250UL);
    }
    return;
  } else {

  }
  {
  i915_gem_retire_requests(dev);
  idle = (bool )1;
  i = 0;
  }
  goto ldv_39374;
  ldv_39373:
  {
  __cil_tmp19 = (unsigned long )i;
  __cil_tmp20 = & dev_priv->ring;
  __cil_tmp21 = (struct intel_ring_buffer *)__cil_tmp20;
  ring = __cil_tmp21 + __cil_tmp19;
  __cil_tmp22 = & ring->gpu_write_list;
  __cil_tmp23 = (struct list_head const *)__cil_tmp22;
  tmp___2 = list_empty(__cil_tmp23);
  }
  if (tmp___2 == 0) {
    {
    ret = i915_gem_flush_ring(ring, 0U, 4294967230U);
    tmp___0 = kzalloc(64UL, 208U);
    request = (struct drm_i915_gem_request *)tmp___0;
    }
    if (ret != 0) {
      {
      __cil_tmp24 = (void const *)request;
      kfree(__cil_tmp24);
      }
    } else {
      {
      __cil_tmp25 = (struct drm_i915_gem_request *)0;
      __cil_tmp26 = (unsigned long )__cil_tmp25;
      __cil_tmp27 = (unsigned long )request;
      if (__cil_tmp27 == __cil_tmp26) {
        {
        __cil_tmp28 = (void const *)request;
        kfree(__cil_tmp28);
        }
      } else {
        {
        __cil_tmp29 = (struct drm_file *)0;
        tmp___1 = i915_add_request(ring, __cil_tmp29, request);
        }
        if (tmp___1 != 0) {
          {
          __cil_tmp30 = (void const *)request;
          kfree(__cil_tmp30);
          }
        } else {

        }
      }
      }
    }
  } else {

  }
  {
  __cil_tmp31 = & ring->request_list;
  __cil_tmp32 = (struct list_head const *)__cil_tmp31;
  tmp___3 = list_empty(__cil_tmp32);
  __cil_tmp33 = (int )idle;
  __cil_tmp34 = __cil_tmp33 & tmp___3;
  __cil_tmp35 = __cil_tmp34 != 0;
  idle = (bool )__cil_tmp35;
  i = i + 1;
  }
  ldv_39374: ;
  if (i <= 2) {
    goto ldv_39373;
  } else {
    goto ldv_39375;
  }
  ldv_39375: ;
  {
  __cil_tmp36 = dev_priv->mm.suspended;
  if (__cil_tmp36 == 0) {
    if (! idle) {
      {
      __cil_tmp37 = dev_priv->wq;
      __cil_tmp38 = & dev_priv->mm.retire_work;
      queue_delayed_work(__cil_tmp37, __cil_tmp38, 250UL);
      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp39 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp39);
  }
  return;
}
}
int i915_wait_request(struct intel_ring_buffer *ring , uint32_t seqno )
{ drm_i915_private_t *dev_priv ;
  u32 ier ;
  int ret ;
  long tmp ;
  struct completion *x ;
  bool recovery_complete ;
  unsigned long flags ;
  raw_spinlock_t *tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  struct drm_i915_gem_request *request ;
  void *tmp___3 ;
  u32 tmp___4 ;
  u32 tmp___5 ;
  int __ret ;
  wait_queue_t __wait ;
  struct task_struct *tmp___6 ;
  u32 tmp___7 ;
  bool tmp___8 ;
  int tmp___9 ;
  struct task_struct *tmp___10 ;
  int tmp___11 ;
  u32 tmp___12 ;
  bool tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  u32 tmp___16 ;
  bool tmp___17 ;
  int tmp___18 ;
  wait_queue_t __wait___0 ;
  struct task_struct *tmp___19 ;
  u32 tmp___20 ;
  bool tmp___21 ;
  int tmp___22 ;
  unsigned long timeout__ ;
  unsigned long tmp___23 ;
  int ret__ ;
  struct thread_info *tmp___24 ;
  int pfo_ret__ ;
  int tmp___25 ;
  u32 tmp___26 ;
  bool tmp___27 ;
  int tmp___28 ;
  int tmp___29 ;
  bool tmp___30 ;
  u32 tmp___31 ;
  bool tmp___32 ;
  int tmp___33 ;
  int tmp___34 ;
  u32 tmp___35 ;
  struct drm_device *__cil_tmp53 ;
  void *__cil_tmp54 ;
  int __cil_tmp55 ;
  long __cil_tmp56 ;
  atomic_t *__cil_tmp57 ;
  atomic_t const *__cil_tmp58 ;
  spinlock_t *__cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  int __cil_tmp61 ;
  spinlock_t *__cil_tmp62 ;
  u32 __cil_tmp63 ;
  struct drm_i915_gem_request *__cil_tmp64 ;
  unsigned long __cil_tmp65 ;
  unsigned long __cil_tmp66 ;
  struct drm_file *__cil_tmp67 ;
  void const *__cil_tmp68 ;
  u32 (*__cil_tmp69)(struct intel_ring_buffer * ) ;
  struct drm_device *__cil_tmp70 ;
  void *__cil_tmp71 ;
  struct drm_i915_private *__cil_tmp72 ;
  struct intel_device_info const *__cil_tmp73 ;
  u8 __cil_tmp74 ;
  unsigned char __cil_tmp75 ;
  unsigned int __cil_tmp76 ;
  struct drm_device *__cil_tmp77 ;
  void *__cil_tmp78 ;
  struct drm_i915_private *__cil_tmp79 ;
  struct intel_device_info const *__cil_tmp80 ;
  u8 __cil_tmp81 ;
  unsigned char __cil_tmp82 ;
  unsigned int __cil_tmp83 ;
  struct drm_device *__cil_tmp84 ;
  void *__cil_tmp85 ;
  struct drm_i915_private *__cil_tmp86 ;
  struct intel_device_info const *__cil_tmp87 ;
  unsigned char *__cil_tmp88 ;
  unsigned char *__cil_tmp89 ;
  unsigned char __cil_tmp90 ;
  unsigned int __cil_tmp91 ;
  struct drm_device *__cil_tmp92 ;
  struct drm_driver *__cil_tmp93 ;
  void (*__cil_tmp94)(struct drm_device * ) ;
  struct drm_device *__cil_tmp95 ;
  struct drm_device *__cil_tmp96 ;
  struct drm_driver *__cil_tmp97 ;
  int (*__cil_tmp98)(struct drm_device * ) ;
  struct drm_device *__cil_tmp99 ;
  bool (*__cil_tmp100)(struct intel_ring_buffer * ) ;
  bool __cil_tmp101 ;
  u32 (*__cil_tmp102)(struct intel_ring_buffer * ) ;
  atomic_t *__cil_tmp103 ;
  atomic_t const *__cil_tmp104 ;
  wait_queue_head_t *__cil_tmp105 ;
  u32 (*__cil_tmp106)(struct intel_ring_buffer * ) ;
  atomic_t *__cil_tmp107 ;
  atomic_t const *__cil_tmp108 ;
  wait_queue_head_t *__cil_tmp109 ;
  u32 (*__cil_tmp110)(struct intel_ring_buffer * ) ;
  atomic_t *__cil_tmp111 ;
  atomic_t const *__cil_tmp112 ;
  wait_queue_head_t *__cil_tmp113 ;
  u32 (*__cil_tmp114)(struct intel_ring_buffer * ) ;
  atomic_t *__cil_tmp115 ;
  atomic_t const *__cil_tmp116 ;
  wait_queue_head_t *__cil_tmp117 ;
  void (*__cil_tmp118)(struct intel_ring_buffer * ) ;
  unsigned int __cil_tmp119 ;
  unsigned int __cil_tmp120 ;
  unsigned long __cil_tmp121 ;
  long __cil_tmp122 ;
  long __cil_tmp123 ;
  long __cil_tmp124 ;
  int __cil_tmp125 ;
  int __cil_tmp126 ;
  atomic_t const *__cil_tmp127 ;
  u32 (*__cil_tmp128)(struct intel_ring_buffer * ) ;
  atomic_t *__cil_tmp129 ;
  atomic_t const *__cil_tmp130 ;
  atomic_t *__cil_tmp131 ;
  atomic_t const *__cil_tmp132 ;
  u32 (*__cil_tmp133)(struct intel_ring_buffer * ) ;
  uint32_t __cil_tmp134 ;

  {
  {
  __cil_tmp53 = ring->dev;
  __cil_tmp54 = __cil_tmp53->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp54;
  ret = 0;
  __cil_tmp55 = seqno == 0U;
  __cil_tmp56 = (long )__cil_tmp55;
  tmp = __builtin_expect(__cil_tmp56, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (2035), "i" (12UL));
    ldv_39383: ;
    goto ldv_39383;
  } else {

  }
  {
  __cil_tmp57 = & dev_priv->mm.wedged;
  __cil_tmp58 = (atomic_t const *)__cil_tmp57;
  tmp___2 = atomic_read(__cil_tmp58);
  }
  if (tmp___2 != 0) {
    {
    x = & dev_priv->error_completion;
    __cil_tmp59 = & x->wait.lock;
    tmp___0 = spinlock_check(__cil_tmp59);
    flags = _raw_spin_lock_irqsave(tmp___0);
    __cil_tmp60 = x->done;
    __cil_tmp61 = __cil_tmp60 != 0U;
    recovery_complete = (bool )__cil_tmp61;
    __cil_tmp62 = & x->wait.lock;
    spin_unlock_irqrestore(__cil_tmp62, flags);
    }
    if ((int )recovery_complete) {
      tmp___1 = -5;
    } else {
      tmp___1 = -11;
    }
    return (tmp___1);
  } else {

  }
  {
  __cil_tmp63 = ring->outstanding_lazy_request;
  if (__cil_tmp63 == seqno) {
    {
    tmp___3 = kzalloc(64UL, 208U);
    request = (struct drm_i915_gem_request *)tmp___3;
    }
    {
    __cil_tmp64 = (struct drm_i915_gem_request *)0;
    __cil_tmp65 = (unsigned long )__cil_tmp64;
    __cil_tmp66 = (unsigned long )request;
    if (__cil_tmp66 == __cil_tmp65) {
      return (-12);
    } else {

    }
    }
    {
    __cil_tmp67 = (struct drm_file *)0;
    ret = i915_add_request(ring, __cil_tmp67, request);
    }
    if (ret != 0) {
      {
      __cil_tmp68 = (void const *)request;
      kfree(__cil_tmp68);
      }
      return (ret);
    } else {

    }
    seqno = request->seqno;
  } else {

  }
  }
  {
  __cil_tmp69 = ring->get_seqno;
  tmp___31 = (*__cil_tmp69)(ring);
  tmp___32 = i915_seqno_passed(tmp___31, seqno);
  }
  if (tmp___32) {
    tmp___33 = 0;
  } else {
    tmp___33 = 1;
  }
  if (tmp___33) {
    {
    __cil_tmp70 = ring->dev;
    __cil_tmp71 = __cil_tmp70->dev_private;
    __cil_tmp72 = (struct drm_i915_private *)__cil_tmp71;
    __cil_tmp73 = __cil_tmp72->info;
    __cil_tmp74 = __cil_tmp73->gen;
    __cil_tmp75 = (unsigned char )__cil_tmp74;
    __cil_tmp76 = (unsigned int )__cil_tmp75;
    if (__cil_tmp76 == 5U) {
      {
      tmp___4 = i915_read32(dev_priv, 278540U);
      tmp___5 = i915_read32(dev_priv, 278556U);
      ier = tmp___4 | tmp___5;
      }
    } else {
      {
      __cil_tmp77 = ring->dev;
      __cil_tmp78 = __cil_tmp77->dev_private;
      __cil_tmp79 = (struct drm_i915_private *)__cil_tmp78;
      __cil_tmp80 = __cil_tmp79->info;
      __cil_tmp81 = __cil_tmp80->gen;
      __cil_tmp82 = (unsigned char )__cil_tmp81;
      __cil_tmp83 = (unsigned int )__cil_tmp82;
      if (__cil_tmp83 == 6U) {
        {
        tmp___4 = i915_read32(dev_priv, 278540U);
        tmp___5 = i915_read32(dev_priv, 278556U);
        ier = tmp___4 | tmp___5;
        }
      } else {
        {
        __cil_tmp84 = ring->dev;
        __cil_tmp85 = __cil_tmp84->dev_private;
        __cil_tmp86 = (struct drm_i915_private *)__cil_tmp85;
        __cil_tmp87 = __cil_tmp86->info;
        __cil_tmp88 = (unsigned char *)__cil_tmp87;
        __cil_tmp89 = __cil_tmp88 + 2UL;
        __cil_tmp90 = *__cil_tmp89;
        __cil_tmp91 = (unsigned int )__cil_tmp90;
        if (__cil_tmp91 != 0U) {
          {
          tmp___4 = i915_read32(dev_priv, 278540U);
          tmp___5 = i915_read32(dev_priv, 278556U);
          ier = tmp___4 | tmp___5;
          }
        } else {
          {
          ier = i915_read32(dev_priv, 8352U);
          }
        }
        }
      }
      }
    }
    }
    if (ier == 0U) {
      {
      drm_err("i915_wait_request", "something (likely vbetool) disabled interrupts, re-enabling\n");
      __cil_tmp92 = ring->dev;
      __cil_tmp93 = __cil_tmp92->driver;
      __cil_tmp94 = __cil_tmp93->irq_preinstall;
      __cil_tmp95 = ring->dev;
      (*__cil_tmp94)(__cil_tmp95);
      __cil_tmp96 = ring->dev;
      __cil_tmp97 = __cil_tmp96->driver;
      __cil_tmp98 = __cil_tmp97->irq_postinstall;
      __cil_tmp99 = ring->dev;
      (*__cil_tmp98)(__cil_tmp99);
      }
    } else {

    }
    {
    trace_i915_gem_request_wait_begin(ring, seqno);
    ring->waiting_seqno = seqno;
    __cil_tmp100 = ring->irq_get;
    tmp___30 = (*__cil_tmp100)(ring);
    }
    if ((int )tmp___30) {
      {
      __cil_tmp101 = dev_priv->mm.interruptible;
      if ((int )__cil_tmp101) {
        {
        __ret = 0;
        __cil_tmp102 = ring->get_seqno;
        tmp___12 = (*__cil_tmp102)(ring);
        tmp___13 = i915_seqno_passed(tmp___12, seqno);
        }
        if (tmp___13) {
          tmp___14 = 0;
        } else {
          tmp___14 = 1;
        }
        if (tmp___14) {
          {
          __cil_tmp103 = & dev_priv->mm.wedged;
          __cil_tmp104 = (atomic_t const *)__cil_tmp103;
          tmp___15 = atomic_read(__cil_tmp104);
          }
          if (tmp___15 == 0) {
            {
            tmp___6 = get_current();
            __wait.flags = 0U;
            __wait.private = (void *)tmp___6;
            __wait.func = & autoremove_wake_function;
            __wait.task_list.next = & __wait.task_list;
            __wait.task_list.prev = & __wait.task_list;
            }
            ldv_39396:
            {
            __cil_tmp105 = & ring->irq_queue;
            prepare_to_wait(__cil_tmp105, & __wait, 1);
            __cil_tmp106 = ring->get_seqno;
            tmp___7 = (*__cil_tmp106)(ring);
            tmp___8 = i915_seqno_passed(tmp___7, seqno);
            }
            if ((int )tmp___8) {
              goto ldv_39394;
            } else {
              {
              __cil_tmp107 = & dev_priv->mm.wedged;
              __cil_tmp108 = (atomic_t const *)__cil_tmp107;
              tmp___9 = atomic_read(__cil_tmp108);
              }
              if (tmp___9 != 0) {
                goto ldv_39394;
              } else {

              }
            }
            {
            tmp___10 = get_current();
            tmp___11 = signal_pending(tmp___10);
            }
            if (tmp___11 == 0) {
              {
              schedule();
              }
              goto ldv_39395;
            } else {

            }
            __ret = -512;
            goto ldv_39394;
            ldv_39395: ;
            goto ldv_39396;
            ldv_39394:
            {
            __cil_tmp109 = & ring->irq_queue;
            finish_wait(__cil_tmp109, & __wait);
            }
          } else {

          }
        } else {

        }
        ret = __ret;
      } else {
        {
        __cil_tmp110 = ring->get_seqno;
        tmp___16 = (*__cil_tmp110)(ring);
        tmp___17 = i915_seqno_passed(tmp___16, seqno);
        }
        if ((int )tmp___17) {
          goto ldv_39398;
        } else {
          {
          __cil_tmp111 = & dev_priv->mm.wedged;
          __cil_tmp112 = (atomic_t const *)__cil_tmp111;
          tmp___18 = atomic_read(__cil_tmp112);
          }
          if (tmp___18 != 0) {
            goto ldv_39398;
          } else {

          }
        }
        {
        tmp___19 = get_current();
        __wait___0.flags = 0U;
        __wait___0.private = (void *)tmp___19;
        __wait___0.func = & autoremove_wake_function;
        __wait___0.task_list.next = & __wait___0.task_list;
        __wait___0.task_list.prev = & __wait___0.task_list;
        }
        ldv_39401:
        {
        __cil_tmp113 = & ring->irq_queue;
        prepare_to_wait(__cil_tmp113, & __wait___0, 2);
        __cil_tmp114 = ring->get_seqno;
        tmp___20 = (*__cil_tmp114)(ring);
        tmp___21 = i915_seqno_passed(tmp___20, seqno);
        }
        if ((int )tmp___21) {
          goto ldv_39400;
        } else {
          {
          __cil_tmp115 = & dev_priv->mm.wedged;
          __cil_tmp116 = (atomic_t const *)__cil_tmp115;
          tmp___22 = atomic_read(__cil_tmp116);
          }
          if (tmp___22 != 0) {
            goto ldv_39400;
          } else {

          }
        }
        {
        schedule();
        }
        goto ldv_39401;
        ldv_39400:
        {
        __cil_tmp117 = & ring->irq_queue;
        finish_wait(__cil_tmp117, & __wait___0);
        }
        ldv_39398: ;
      }
      }
      {
      __cil_tmp118 = ring->irq_put;
      (*__cil_tmp118)(ring);
      }
    } else {
      {
      __cil_tmp119 = (unsigned int const )3000U;
      __cil_tmp120 = (unsigned int )__cil_tmp119;
      tmp___23 = msecs_to_jiffies(__cil_tmp120);
      __cil_tmp121 = (unsigned long )jiffies;
      timeout__ = tmp___23 + __cil_tmp121;
      ret__ = 0;
      }
      goto ldv_39420;
      ldv_39419: ;
      {
      __cil_tmp122 = (long )jiffies;
      __cil_tmp123 = (long )timeout__;
      __cil_tmp124 = __cil_tmp123 - __cil_tmp122;
      if (__cil_tmp124 < 0L) {
        ret__ = -110;
        goto ldv_39410;
      } else {

      }
      }
      {
      tmp___24 = current_thread_info();
      }
      {
      __cil_tmp125 = tmp___24->preempt_count;
      __cil_tmp126 = __cil_tmp125 & -268435457;
      if (__cil_tmp126 == 0) {
        if (1) {
          goto case_4;
        } else {
          goto switch_default;
          if (0) {
            __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
            goto ldv_39413;
            __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
            goto ldv_39413;
            case_4:
            __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
            goto ldv_39413;
            __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
            goto ldv_39413;
            switch_default:
            {
            __bad_percpu_size();
            }
          } else {

          }
        }
        ldv_39413:
        {
        __cil_tmp127 = (atomic_t const *)(& kgdb_active);
        tmp___25 = atomic_read(__cil_tmp127);
        }
        if (pfo_ret__ != tmp___25) {
          {
          msleep(1U);
          }
        } else {

        }
      } else {

      }
      }
      ldv_39420:
      {
      __cil_tmp128 = ring->get_seqno;
      tmp___26 = (*__cil_tmp128)(ring);
      tmp___27 = i915_seqno_passed(tmp___26, seqno);
      }
      if (tmp___27) {
        tmp___28 = 0;
      } else {
        tmp___28 = 1;
      }
      if (tmp___28) {
        {
        __cil_tmp129 = & dev_priv->mm.wedged;
        __cil_tmp130 = (atomic_t const *)__cil_tmp129;
        tmp___29 = atomic_read(__cil_tmp130);
        }
        if (tmp___29 == 0) {
          goto ldv_39419;
        } else {
          goto ldv_39410;
        }
      } else {
        goto ldv_39410;
      }
      ldv_39410: ;
      if (ret__ != 0) {
        ret = -16;
      } else {

      }
    }
    {
    ring->waiting_seqno = 0U;
    trace_i915_gem_request_wait_end(ring, seqno);
    }
  } else {

  }
  {
  __cil_tmp131 = & dev_priv->mm.wedged;
  __cil_tmp132 = (atomic_t const *)__cil_tmp131;
  tmp___34 = atomic_read(__cil_tmp132);
  }
  if (tmp___34 != 0) {
    ret = -11;
  } else {

  }
  if (ret != 0) {
    if (ret != -512) {
      {
      __cil_tmp133 = ring->get_seqno;
      tmp___35 = (*__cil_tmp133)(ring);
      __cil_tmp134 = dev_priv->next_seqno;
      drm_err("i915_wait_request", "%s returns %d (awaiting %d at %d, next %d)\n",
              "i915_wait_request", ret, seqno, tmp___35, __cil_tmp134);
      }
    } else {

    }
  } else {

  }
  if (ret == 0) {
    {
    i915_gem_retire_requests_ring(ring);
    }
  } else {

  }
  return (ret);
}
}
int i915_gem_object_wait_rendering(struct drm_i915_gem_object *obj )
{ int ret ;
  long tmp ;
  uint32_t __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  int __cil_tmp6 ;
  long __cil_tmp7 ;
  unsigned char *__cil_tmp8 ;
  unsigned char *__cil_tmp9 ;
  unsigned char __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  struct intel_ring_buffer *__cil_tmp12 ;
  uint32_t __cil_tmp13 ;

  {
  {
  __cil_tmp4 = obj->base.write_domain;
  __cil_tmp5 = __cil_tmp4 & 4294967230U;
  __cil_tmp6 = __cil_tmp5 != 0U;
  __cil_tmp7 = (long )__cil_tmp6;
  tmp = __builtin_expect(__cil_tmp7, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (2131), "i" (12UL));
    ldv_39426: ;
    goto ldv_39426;
  } else {

  }
  {
  __cil_tmp8 = (unsigned char *)obj;
  __cil_tmp9 = __cil_tmp8 + 224UL;
  __cil_tmp10 = *__cil_tmp9;
  __cil_tmp11 = (unsigned int )__cil_tmp10;
  if (__cil_tmp11 != 0U) {
    {
    __cil_tmp12 = obj->ring;
    __cil_tmp13 = obj->last_rendering_seqno;
    ret = i915_wait_request(__cil_tmp12, __cil_tmp13);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
  } else {

  }
  }
  return (0);
}
}
int i915_gem_object_unbind(struct drm_i915_gem_object *obj )
{ int ret ;
  uint32_t tmp ;
  int tmp___0 ;
  struct drm_mm_node *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  struct drm_mm_node *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned int *__cil_tmp9 ;
  unsigned int *__cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  bool __cil_tmp12 ;
  struct list_head *__cil_tmp13 ;
  struct list_head *__cil_tmp14 ;
  struct drm_mm_node *__cil_tmp15 ;

  {
  ret = 0;
  {
  __cil_tmp5 = (struct drm_mm_node *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = obj->gtt_space;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  if (__cil_tmp8 == __cil_tmp6) {
    return (0);
  } else {

  }
  }
  {
  __cil_tmp9 = (unsigned int *)obj;
  __cil_tmp10 = __cil_tmp9 + 56UL;
  __cil_tmp11 = *__cil_tmp10;
  if (__cil_tmp11 != 0U) {
    {
    drm_err("i915_gem_object_unbind", "Attempting to unbind pinned buffer\n");
    }
    return (-22);
  } else {

  }
  }
  {
  i915_gem_release_mmap(obj);
  __cil_tmp12 = (bool )1;
  ret = i915_gem_object_set_to_cpu_domain(obj, __cil_tmp12);
  }
  if (ret == -512) {
    return (ret);
  } else {

  }
  if (ret != 0) {
    {
    i915_gem_clflush_object(obj);
    tmp = 1U;
    obj->base.write_domain = tmp;
    obj->base.read_domains = tmp;
    }
  } else {

  }
  {
  ret = i915_gem_object_put_fence(obj);
  }
  if (ret == -512) {
    return (ret);
  } else {

  }
  {
  trace_i915_gem_object_unbind(obj);
  i915_gem_gtt_unbind_object(obj);
  i915_gem_object_put_pages_gtt(obj);
  __cil_tmp13 = & obj->gtt_list;
  list_del_init(__cil_tmp13);
  __cil_tmp14 = & obj->mm_list;
  list_del_init(__cil_tmp14);
  obj->map_and_fenceable = (unsigned char)1;
  __cil_tmp15 = obj->gtt_space;
  drm_mm_put_block(__cil_tmp15);
  obj->gtt_space = (struct drm_mm_node *)0;
  obj->gtt_offset = 0U;
  tmp___0 = i915_gem_object_is_purgeable(obj);
  }
  if (tmp___0 != 0) {
    {
    i915_gem_object_truncate(obj);
    }
  } else {

  }
  return (ret);
}
}
int i915_gem_flush_ring(struct intel_ring_buffer *ring , uint32_t invalidate_domains ,
                        uint32_t flush_domains )
{ int ret ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  int (*__cil_tmp7)(struct intel_ring_buffer * , u32 , u32 ) ;
  unsigned int __cil_tmp8 ;

  {
  {
  __cil_tmp5 = invalidate_domains | flush_domains;
  __cil_tmp6 = __cil_tmp5 & 4294967230U;
  if (__cil_tmp6 == 0U) {
    return (0);
  } else {

  }
  }
  {
  trace_i915_gem_ring_flush(ring, invalidate_domains, flush_domains);
  __cil_tmp7 = ring->flush;
  ret = (*__cil_tmp7)(ring, invalidate_domains, flush_domains);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp8 = flush_domains & 4294967230U;
  if (__cil_tmp8 != 0U) {
    {
    i915_gem_process_flushing_list(ring, flush_domains);
    }
  } else {

  }
  }
  return (0);
}
}
static int i915_ring_idle(struct intel_ring_buffer *ring )
{ int ret ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  u32 tmp___2 ;
  int tmp___3 ;
  struct list_head *__cil_tmp8 ;
  struct list_head const *__cil_tmp9 ;
  struct list_head *__cil_tmp10 ;
  struct list_head const *__cil_tmp11 ;
  struct list_head *__cil_tmp12 ;
  struct list_head const *__cil_tmp13 ;

  {
  {
  __cil_tmp8 = & ring->gpu_write_list;
  __cil_tmp9 = (struct list_head const *)__cil_tmp8;
  tmp = list_empty(__cil_tmp9);
  }
  if (tmp != 0) {
    {
    __cil_tmp10 = & ring->active_list;
    __cil_tmp11 = (struct list_head const *)__cil_tmp10;
    tmp___0 = list_empty(__cil_tmp11);
    }
    if (tmp___0 != 0) {
      return (0);
    } else {

    }
  } else {

  }
  {
  __cil_tmp12 = & ring->gpu_write_list;
  __cil_tmp13 = (struct list_head const *)__cil_tmp12;
  tmp___1 = list_empty(__cil_tmp13);
  }
  if (tmp___1 == 0) {
    {
    ret = i915_gem_flush_ring(ring, 4294967230U, 4294967230U);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
  } else {

  }
  {
  tmp___2 = i915_gem_next_request_seqno(ring);
  tmp___3 = i915_wait_request(ring, tmp___2);
  }
  return (tmp___3);
}
}
int i915_gpu_idle(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  bool lists_empty ;
  int ret ;
  int i ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  void *__cil_tmp9 ;
  struct list_head *__cil_tmp10 ;
  struct list_head const *__cil_tmp11 ;
  struct list_head *__cil_tmp12 ;
  struct list_head const *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct intel_ring_buffer (*__cil_tmp15)[3U] ;
  struct intel_ring_buffer *__cil_tmp16 ;
  struct intel_ring_buffer *__cil_tmp17 ;

  {
  {
  __cil_tmp9 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp9;
  __cil_tmp10 = & dev_priv->mm.flushing_list;
  __cil_tmp11 = (struct list_head const *)__cil_tmp10;
  tmp = list_empty(__cil_tmp11);
  }
  if (tmp != 0) {
    {
    __cil_tmp12 = & dev_priv->mm.active_list;
    __cil_tmp13 = (struct list_head const *)__cil_tmp12;
    tmp___0 = list_empty(__cil_tmp13);
    }
    if (tmp___0 != 0) {
      tmp___1 = 1;
    } else {
      tmp___1 = 0;
    }
  } else {
    tmp___1 = 0;
  }
  lists_empty = (bool )tmp___1;
  if ((int )lists_empty) {
    return (0);
  } else {

  }
  i = 0;
  goto ldv_39450;
  ldv_39449:
  {
  __cil_tmp14 = (unsigned long )i;
  __cil_tmp15 = & dev_priv->ring;
  __cil_tmp16 = (struct intel_ring_buffer *)__cil_tmp15;
  __cil_tmp17 = __cil_tmp16 + __cil_tmp14;
  ret = i915_ring_idle(__cil_tmp17);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  i = i + 1;
  ldv_39450: ;
  if (i <= 2) {
    goto ldv_39449;
  } else {
    goto ldv_39451;
  }
  ldv_39451: ;
  return (0);
}
}
static int sandybridge_write_fence_reg(struct drm_i915_gem_object *obj , struct intel_ring_buffer *pipelined )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  u32 size ;
  int regnum ;
  uint64_t val ;
  int ret ;
  int tmp ;
  void *__cil_tmp10 ;
  struct drm_mm_node *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  signed char __cil_tmp13 ;
  uint32_t __cil_tmp14 ;
  uint32_t __cil_tmp15 ;
  uint32_t __cil_tmp16 ;
  unsigned long long __cil_tmp17 ;
  unsigned long long __cil_tmp18 ;
  uint32_t __cil_tmp19 ;
  uint64_t __cil_tmp20 ;
  unsigned long long __cil_tmp21 ;
  uint32_t __cil_tmp22 ;
  uint32_t __cil_tmp23 ;
  uint32_t __cil_tmp24 ;
  unsigned long long __cil_tmp25 ;
  unsigned long long __cil_tmp26 ;
  unsigned char *__cil_tmp27 ;
  unsigned char *__cil_tmp28 ;
  unsigned char __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  struct intel_ring_buffer *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  u32 __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  u32 __cil_tmp41 ;
  uint64_t __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  int __cil_tmp44 ;
  int __cil_tmp45 ;
  u32 __cil_tmp46 ;

  {
  dev = obj->base.dev;
  __cil_tmp10 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp10;
  __cil_tmp11 = obj->gtt_space;
  __cil_tmp12 = __cil_tmp11->size;
  size = (u32 )__cil_tmp12;
  __cil_tmp13 = obj->fence_reg;
  regnum = (int )__cil_tmp13;
  __cil_tmp14 = obj->gtt_offset;
  __cil_tmp15 = __cil_tmp14 + size;
  __cil_tmp16 = __cil_tmp15 - 4096U;
  __cil_tmp17 = (unsigned long long )__cil_tmp16;
  __cil_tmp18 = __cil_tmp17 & 4294963200ULL;
  val = __cil_tmp18 << 32;
  __cil_tmp19 = obj->gtt_offset;
  __cil_tmp20 = (uint64_t )__cil_tmp19;
  __cil_tmp21 = __cil_tmp20 & 4294963200ULL;
  val = __cil_tmp21 | val;
  __cil_tmp22 = obj->stride;
  __cil_tmp23 = __cil_tmp22 / 128U;
  __cil_tmp24 = __cil_tmp23 - 1U;
  __cil_tmp25 = (unsigned long long )__cil_tmp24;
  __cil_tmp26 = __cil_tmp25 << 32;
  val = __cil_tmp26 | val;
  {
  __cil_tmp27 = (unsigned char *)obj;
  __cil_tmp28 = __cil_tmp27 + 225UL;
  __cil_tmp29 = *__cil_tmp28;
  __cil_tmp30 = (unsigned int )__cil_tmp29;
  if (__cil_tmp30 == 8U) {
    val = val | 2ULL;
  } else {

  }
  }
  val = val | 1ULL;
  {
  __cil_tmp31 = (struct intel_ring_buffer *)0;
  __cil_tmp32 = (unsigned long )__cil_tmp31;
  __cil_tmp33 = (unsigned long )pipelined;
  if (__cil_tmp33 != __cil_tmp32) {
    {
    tmp = intel_ring_begin(pipelined, 6);
    ret = tmp;
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
    {
    intel_ring_emit(pipelined, 0U);
    intel_ring_emit(pipelined, 285212675U);
    __cil_tmp34 = regnum + 131072;
    __cil_tmp35 = __cil_tmp34 * 8;
    __cil_tmp36 = (u32 )__cil_tmp35;
    intel_ring_emit(pipelined, __cil_tmp36);
    __cil_tmp37 = (unsigned int )val;
    intel_ring_emit(pipelined, __cil_tmp37);
    __cil_tmp38 = regnum + 131072;
    __cil_tmp39 = __cil_tmp38 * 8;
    __cil_tmp40 = __cil_tmp39 + 4;
    __cil_tmp41 = (u32 )__cil_tmp40;
    intel_ring_emit(pipelined, __cil_tmp41);
    __cil_tmp42 = val >> 32;
    __cil_tmp43 = (unsigned int )__cil_tmp42;
    intel_ring_emit(pipelined, __cil_tmp43);
    intel_ring_advance(pipelined);
    }
  } else {
    {
    __cil_tmp44 = regnum + 131072;
    __cil_tmp45 = __cil_tmp44 * 8;
    __cil_tmp46 = (u32 )__cil_tmp45;
    i915_write64(dev_priv, __cil_tmp46, val);
    }
  }
  }
  return (0);
}
}
static int i965_write_fence_reg(struct drm_i915_gem_object *obj , struct intel_ring_buffer *pipelined )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  u32 size ;
  int regnum ;
  uint64_t val ;
  int ret ;
  int tmp ;
  void *__cil_tmp10 ;
  struct drm_mm_node *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  signed char __cil_tmp13 ;
  uint32_t __cil_tmp14 ;
  uint32_t __cil_tmp15 ;
  uint32_t __cil_tmp16 ;
  unsigned long long __cil_tmp17 ;
  unsigned long long __cil_tmp18 ;
  uint32_t __cil_tmp19 ;
  uint64_t __cil_tmp20 ;
  unsigned long long __cil_tmp21 ;
  uint32_t __cil_tmp22 ;
  uint32_t __cil_tmp23 ;
  uint32_t __cil_tmp24 ;
  uint32_t __cil_tmp25 ;
  uint64_t __cil_tmp26 ;
  unsigned char *__cil_tmp27 ;
  unsigned char *__cil_tmp28 ;
  unsigned char __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  struct intel_ring_buffer *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  u32 __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  u32 __cil_tmp41 ;
  uint64_t __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  int __cil_tmp44 ;
  int __cil_tmp45 ;
  u32 __cil_tmp46 ;

  {
  dev = obj->base.dev;
  __cil_tmp10 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp10;
  __cil_tmp11 = obj->gtt_space;
  __cil_tmp12 = __cil_tmp11->size;
  size = (u32 )__cil_tmp12;
  __cil_tmp13 = obj->fence_reg;
  regnum = (int )__cil_tmp13;
  __cil_tmp14 = obj->gtt_offset;
  __cil_tmp15 = __cil_tmp14 + size;
  __cil_tmp16 = __cil_tmp15 - 4096U;
  __cil_tmp17 = (unsigned long long )__cil_tmp16;
  __cil_tmp18 = __cil_tmp17 & 4294963200ULL;
  val = __cil_tmp18 << 32;
  __cil_tmp19 = obj->gtt_offset;
  __cil_tmp20 = (uint64_t )__cil_tmp19;
  __cil_tmp21 = __cil_tmp20 & 4294963200ULL;
  val = __cil_tmp21 | val;
  __cil_tmp22 = obj->stride;
  __cil_tmp23 = __cil_tmp22 / 128U;
  __cil_tmp24 = __cil_tmp23 - 1U;
  __cil_tmp25 = __cil_tmp24 << 2;
  __cil_tmp26 = (uint64_t )__cil_tmp25;
  val = __cil_tmp26 | val;
  {
  __cil_tmp27 = (unsigned char *)obj;
  __cil_tmp28 = __cil_tmp27 + 225UL;
  __cil_tmp29 = *__cil_tmp28;
  __cil_tmp30 = (unsigned int )__cil_tmp29;
  if (__cil_tmp30 == 8U) {
    val = val | 2ULL;
  } else {

  }
  }
  val = val | 1ULL;
  {
  __cil_tmp31 = (struct intel_ring_buffer *)0;
  __cil_tmp32 = (unsigned long )__cil_tmp31;
  __cil_tmp33 = (unsigned long )pipelined;
  if (__cil_tmp33 != __cil_tmp32) {
    {
    tmp = intel_ring_begin(pipelined, 6);
    ret = tmp;
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
    {
    intel_ring_emit(pipelined, 0U);
    intel_ring_emit(pipelined, 285212675U);
    __cil_tmp34 = regnum + 1536;
    __cil_tmp35 = __cil_tmp34 * 8;
    __cil_tmp36 = (u32 )__cil_tmp35;
    intel_ring_emit(pipelined, __cil_tmp36);
    __cil_tmp37 = (unsigned int )val;
    intel_ring_emit(pipelined, __cil_tmp37);
    __cil_tmp38 = regnum + 1536;
    __cil_tmp39 = __cil_tmp38 * 8;
    __cil_tmp40 = __cil_tmp39 + 4;
    __cil_tmp41 = (u32 )__cil_tmp40;
    intel_ring_emit(pipelined, __cil_tmp41);
    __cil_tmp42 = val >> 32;
    __cil_tmp43 = (unsigned int )__cil_tmp42;
    intel_ring_emit(pipelined, __cil_tmp43);
    intel_ring_advance(pipelined);
    }
  } else {
    {
    __cil_tmp44 = regnum + 1536;
    __cil_tmp45 = __cil_tmp44 * 8;
    __cil_tmp46 = (u32 )__cil_tmp45;
    i915_write64(dev_priv, __cil_tmp46, val);
    }
  }
  }
  return (0);
}
}
static int i915_write_fence_reg(struct drm_i915_gem_object *obj , struct intel_ring_buffer *pipelined )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  u32 size ;
  u32 fence_reg ;
  u32 val ;
  u32 pitch_val ;
  int tile_width ;
  int __ret_warn_on ;
  int tmp ;
  long tmp___0 ;
  long tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int ret ;
  int tmp___4 ;
  void *__cil_tmp18 ;
  struct drm_mm_node *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  uint32_t __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  u32 __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  u32 __cil_tmp25 ;
  uint32_t __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  int __cil_tmp28 ;
  long __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  uint32_t __cil_tmp32 ;
  unsigned char __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  long __cil_tmp36 ;
  unsigned char *__cil_tmp37 ;
  unsigned char *__cil_tmp38 ;
  unsigned char __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  void *__cil_tmp41 ;
  struct drm_i915_private *__cil_tmp42 ;
  struct intel_device_info const *__cil_tmp43 ;
  u8 __cil_tmp44 ;
  unsigned char __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  void *__cil_tmp47 ;
  struct drm_i915_private *__cil_tmp48 ;
  struct intel_device_info const *__cil_tmp49 ;
  unsigned char *__cil_tmp50 ;
  unsigned char *__cil_tmp51 ;
  unsigned char __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  int __cil_tmp54 ;
  uint32_t __cil_tmp55 ;
  uint32_t __cil_tmp56 ;
  int __cil_tmp57 ;
  int __cil_tmp58 ;
  unsigned char *__cil_tmp59 ;
  unsigned char *__cil_tmp60 ;
  unsigned char __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  u32 __cil_tmp63 ;
  int __cil_tmp64 ;
  int __cil_tmp65 ;
  int __cil_tmp66 ;
  u32 __cil_tmp67 ;
  u32 __cil_tmp68 ;
  signed char __cil_tmp69 ;
  u32 __cil_tmp70 ;
  u32 __cil_tmp71 ;
  struct intel_ring_buffer *__cil_tmp72 ;
  unsigned long __cil_tmp73 ;
  unsigned long __cil_tmp74 ;

  {
  dev = obj->base.dev;
  __cil_tmp18 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp18;
  __cil_tmp19 = obj->gtt_space;
  __cil_tmp20 = __cil_tmp19->size;
  size = (u32 )__cil_tmp20;
  {
  __cil_tmp21 = obj->gtt_offset;
  __cil_tmp22 = __cil_tmp21 & 4027580415U;
  if (__cil_tmp22 != 0U) {
    tmp = 1;
  } else {
    {
    __cil_tmp23 = - size;
    __cil_tmp24 = __cil_tmp23 & size;
    if (__cil_tmp24 != size) {
      tmp = 1;
    } else {
      {
      __cil_tmp25 = size - 1U;
      __cil_tmp26 = obj->gtt_offset;
      __cil_tmp27 = __cil_tmp26 & __cil_tmp25;
      if (__cil_tmp27 != 0U) {
        tmp = 1;
      } else {
        tmp = 0;
      }
      }
    }
    }
  }
  }
  {
  __ret_warn_on = tmp;
  __cil_tmp28 = __ret_warn_on != 0;
  __cil_tmp29 = (long )__cil_tmp28;
  tmp___0 = __builtin_expect(__cil_tmp29, 0L);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp30 = (int const )2353;
    __cil_tmp31 = (int )__cil_tmp30;
    __cil_tmp32 = obj->gtt_offset;
    __cil_tmp33 = obj->map_and_fenceable;
    __cil_tmp34 = (int )__cil_tmp33;
    warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p",
                      __cil_tmp31, "object 0x%08x [fenceable? %d] not 1M or pot-size (0x%08x) aligned\n",
                      __cil_tmp32, __cil_tmp34, size);
    }
  } else {

  }
  {
  __cil_tmp35 = __ret_warn_on != 0;
  __cil_tmp36 = (long )__cil_tmp35;
  tmp___1 = __builtin_expect(__cil_tmp36, 0L);
  }
  if (tmp___1 != 0L) {
    return (-22);
  } else {

  }
  {
  __cil_tmp37 = (unsigned char *)obj;
  __cil_tmp38 = __cil_tmp37 + 225UL;
  __cil_tmp39 = *__cil_tmp38;
  __cil_tmp40 = (unsigned int )__cil_tmp39;
  if (__cil_tmp40 == 8U) {
    {
    __cil_tmp41 = dev->dev_private;
    __cil_tmp42 = (struct drm_i915_private *)__cil_tmp41;
    __cil_tmp43 = __cil_tmp42->info;
    __cil_tmp44 = __cil_tmp43->gen;
    __cil_tmp45 = (unsigned char )__cil_tmp44;
    __cil_tmp46 = (unsigned int )__cil_tmp45;
    if (__cil_tmp46 != 2U) {
      {
      __cil_tmp47 = dev->dev_private;
      __cil_tmp48 = (struct drm_i915_private *)__cil_tmp47;
      __cil_tmp49 = __cil_tmp48->info;
      __cil_tmp50 = (unsigned char *)__cil_tmp49;
      __cil_tmp51 = __cil_tmp50 + 1UL;
      __cil_tmp52 = *__cil_tmp51;
      __cil_tmp53 = (unsigned int )__cil_tmp52;
      if (__cil_tmp53 == 0U) {
        {
        __cil_tmp54 = dev->pci_device;
        if (__cil_tmp54 != 9618) {
          tile_width = 128;
        } else {
          tile_width = 512;
        }
        }
      } else {
        tile_width = 512;
      }
      }
    } else {
      tile_width = 512;
    }
    }
  } else {
    tile_width = 512;
  }
  }
  {
  __cil_tmp55 = (uint32_t )tile_width;
  __cil_tmp56 = obj->stride;
  pitch_val = __cil_tmp56 / __cil_tmp55;
  __cil_tmp57 = (int )pitch_val;
  tmp___2 = ffs(__cil_tmp57);
  __cil_tmp58 = tmp___2 + -1;
  pitch_val = (u32 )__cil_tmp58;
  val = obj->gtt_offset;
  }
  {
  __cil_tmp59 = (unsigned char *)obj;
  __cil_tmp60 = __cil_tmp59 + 225UL;
  __cil_tmp61 = *__cil_tmp60;
  __cil_tmp62 = (unsigned int )__cil_tmp61;
  if (__cil_tmp62 == 8U) {
    val = val | 4096U;
  } else {

  }
  }
  {
  __cil_tmp63 = size >> 20;
  __cil_tmp64 = (int )__cil_tmp63;
  tmp___3 = ffs(__cil_tmp64);
  __cil_tmp65 = tmp___3 + -1;
  __cil_tmp66 = __cil_tmp65 << 8;
  __cil_tmp67 = (u32 )__cil_tmp66;
  val = __cil_tmp67 | val;
  __cil_tmp68 = pitch_val << 4;
  val = __cil_tmp68 | val;
  val = val | 1U;
  __cil_tmp69 = obj->fence_reg;
  fence_reg = (u32 )__cil_tmp69;
  }
  if (fence_reg <= 7U) {
    __cil_tmp70 = fence_reg + 2048U;
    fence_reg = __cil_tmp70 * 4U;
  } else {
    __cil_tmp71 = fence_reg + 3064U;
    fence_reg = __cil_tmp71 * 4U;
  }
  {
  __cil_tmp72 = (struct intel_ring_buffer *)0;
  __cil_tmp73 = (unsigned long )__cil_tmp72;
  __cil_tmp74 = (unsigned long )pipelined;
  if (__cil_tmp74 != __cil_tmp73) {
    {
    tmp___4 = intel_ring_begin(pipelined, 4);
    ret = tmp___4;
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
    {
    intel_ring_emit(pipelined, 0U);
    intel_ring_emit(pipelined, 285212673U);
    intel_ring_emit(pipelined, fence_reg);
    intel_ring_emit(pipelined, val);
    intel_ring_advance(pipelined);
    }
  } else {
    {
    i915_write32(dev_priv, fence_reg, val);
    }
  }
  }
  return (0);
}
}
static int i830_write_fence_reg(struct drm_i915_gem_object *obj , struct intel_ring_buffer *pipelined )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  u32 size ;
  int regnum ;
  uint32_t val ;
  uint32_t pitch_val ;
  int __ret_warn_on ;
  int tmp ;
  long tmp___0 ;
  long tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int ret ;
  int tmp___4 ;
  void *__cil_tmp17 ;
  struct drm_mm_node *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  signed char __cil_tmp20 ;
  uint32_t __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  u32 __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  u32 __cil_tmp25 ;
  uint32_t __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  int __cil_tmp28 ;
  long __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  uint32_t __cil_tmp32 ;
  int __cil_tmp33 ;
  long __cil_tmp34 ;
  uint32_t __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  unsigned char *__cil_tmp38 ;
  unsigned char *__cil_tmp39 ;
  unsigned char __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  u32 __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;
  int __cil_tmp45 ;
  uint32_t __cil_tmp46 ;
  uint32_t __cil_tmp47 ;
  struct intel_ring_buffer *__cil_tmp48 ;
  unsigned long __cil_tmp49 ;
  unsigned long __cil_tmp50 ;
  int __cil_tmp51 ;
  int __cil_tmp52 ;
  u32 __cil_tmp53 ;
  int __cil_tmp54 ;
  int __cil_tmp55 ;
  u32 __cil_tmp56 ;

  {
  dev = obj->base.dev;
  __cil_tmp17 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp17;
  __cil_tmp18 = obj->gtt_space;
  __cil_tmp19 = __cil_tmp18->size;
  size = (u32 )__cil_tmp19;
  __cil_tmp20 = obj->fence_reg;
  regnum = (int )__cil_tmp20;
  {
  __cil_tmp21 = obj->gtt_offset;
  __cil_tmp22 = __cil_tmp21 & 4161273855U;
  if (__cil_tmp22 != 0U) {
    tmp = 1;
  } else {
    {
    __cil_tmp23 = - size;
    __cil_tmp24 = __cil_tmp23 & size;
    if (__cil_tmp24 != size) {
      tmp = 1;
    } else {
      {
      __cil_tmp25 = size - 1U;
      __cil_tmp26 = obj->gtt_offset;
      __cil_tmp27 = __cil_tmp26 & __cil_tmp25;
      if (__cil_tmp27 != 0U) {
        tmp = 1;
      } else {
        tmp = 0;
      }
      }
    }
    }
  }
  }
  {
  __ret_warn_on = tmp;
  __cil_tmp28 = __ret_warn_on != 0;
  __cil_tmp29 = (long )__cil_tmp28;
  tmp___0 = __builtin_expect(__cil_tmp29, 0L);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp30 = (int const )2408;
    __cil_tmp31 = (int )__cil_tmp30;
    __cil_tmp32 = obj->gtt_offset;
    warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p",
                      __cil_tmp31, "object 0x%08x not 512K or pot-size 0x%08x aligned\n",
                      __cil_tmp32, size);
    }
  } else {

  }
  {
  __cil_tmp33 = __ret_warn_on != 0;
  __cil_tmp34 = (long )__cil_tmp33;
  tmp___1 = __builtin_expect(__cil_tmp34, 0L);
  }
  if (tmp___1 != 0L) {
    return (-22);
  } else {

  }
  {
  __cil_tmp35 = obj->stride;
  pitch_val = __cil_tmp35 / 128U;
  __cil_tmp36 = (int )pitch_val;
  tmp___2 = ffs(__cil_tmp36);
  __cil_tmp37 = tmp___2 + -1;
  pitch_val = (uint32_t )__cil_tmp37;
  val = obj->gtt_offset;
  }
  {
  __cil_tmp38 = (unsigned char *)obj;
  __cil_tmp39 = __cil_tmp38 + 225UL;
  __cil_tmp40 = *__cil_tmp39;
  __cil_tmp41 = (unsigned int )__cil_tmp40;
  if (__cil_tmp41 == 8U) {
    val = val | 4096U;
  } else {

  }
  }
  {
  __cil_tmp42 = size >> 19;
  __cil_tmp43 = (int )__cil_tmp42;
  tmp___3 = ffs(__cil_tmp43);
  __cil_tmp44 = tmp___3 + -1;
  __cil_tmp45 = __cil_tmp44 << 8;
  __cil_tmp46 = (uint32_t )__cil_tmp45;
  val = __cil_tmp46 | val;
  __cil_tmp47 = pitch_val << 4;
  val = __cil_tmp47 | val;
  val = val | 1U;
  }
  {
  __cil_tmp48 = (struct intel_ring_buffer *)0;
  __cil_tmp49 = (unsigned long )__cil_tmp48;
  __cil_tmp50 = (unsigned long )pipelined;
  if (__cil_tmp50 != __cil_tmp49) {
    {
    tmp___4 = intel_ring_begin(pipelined, 4);
    ret = tmp___4;
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
    {
    intel_ring_emit(pipelined, 0U);
    intel_ring_emit(pipelined, 285212673U);
    __cil_tmp51 = regnum + 2048;
    __cil_tmp52 = __cil_tmp51 * 4;
    __cil_tmp53 = (u32 )__cil_tmp52;
    intel_ring_emit(pipelined, __cil_tmp53);
    intel_ring_emit(pipelined, val);
    intel_ring_advance(pipelined);
    }
  } else {
    {
    __cil_tmp54 = regnum + 2048;
    __cil_tmp55 = __cil_tmp54 * 4;
    __cil_tmp56 = (u32 )__cil_tmp55;
    i915_write32(dev_priv, __cil_tmp56, val);
    }
  }
  }
  return (0);
}
}
static bool ring_passed_seqno(struct intel_ring_buffer *ring , u32 seqno )
{ u32 tmp ;
  bool tmp___0 ;
  u32 (*__cil_tmp5)(struct intel_ring_buffer * ) ;

  {
  {
  __cil_tmp5 = ring->get_seqno;
  tmp = (*__cil_tmp5)(ring);
  tmp___0 = i915_seqno_passed(tmp, seqno);
  }
  return (tmp___0);
}
}
static int i915_gem_object_flush_fence(struct drm_i915_gem_object *obj , struct intel_ring_buffer *pipelined )
{ int ret ;
  bool tmp ;
  int tmp___0 ;
  unsigned char *__cil_tmp6 ;
  unsigned char *__cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  uint32_t __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  struct intel_ring_buffer *__cil_tmp12 ;
  uint32_t __cil_tmp13 ;
  uint32_t __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct intel_ring_buffer *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct intel_ring_buffer *__cil_tmp18 ;
  uint32_t __cil_tmp19 ;
  struct intel_ring_buffer *__cil_tmp20 ;
  uint32_t __cil_tmp21 ;
  uint32_t __cil_tmp22 ;
  unsigned int __cil_tmp23 ;

  {
  {
  __cil_tmp6 = (unsigned char *)obj;
  __cil_tmp7 = __cil_tmp6 + 226UL;
  __cil_tmp8 = *__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 != 0U) {
    {
    __cil_tmp10 = obj->base.write_domain;
    __cil_tmp11 = __cil_tmp10 & 4294967230U;
    if (__cil_tmp11 != 0U) {
      {
      __cil_tmp12 = obj->last_fenced_ring;
      __cil_tmp13 = obj->base.write_domain;
      ret = i915_gem_flush_ring(__cil_tmp12, 0U, __cil_tmp13);
      }
      if (ret != 0) {
        return (ret);
      } else {

      }
    } else {

    }
    }
    obj->fenced_gpu_access = (unsigned char)0;
  } else {

  }
  }
  {
  __cil_tmp14 = obj->last_fenced_seqno;
  if (__cil_tmp14 != 0U) {
    {
    __cil_tmp15 = (unsigned long )pipelined;
    __cil_tmp16 = obj->last_fenced_ring;
    __cil_tmp17 = (unsigned long )__cil_tmp16;
    if (__cil_tmp17 != __cil_tmp15) {
      {
      __cil_tmp18 = obj->last_fenced_ring;
      __cil_tmp19 = obj->last_fenced_seqno;
      tmp = ring_passed_seqno(__cil_tmp18, __cil_tmp19);
      }
      if (tmp) {
        tmp___0 = 0;
      } else {
        tmp___0 = 1;
      }
      if (tmp___0) {
        {
        __cil_tmp20 = obj->last_fenced_ring;
        __cil_tmp21 = obj->last_fenced_seqno;
        ret = i915_wait_request(__cil_tmp20, __cil_tmp21);
        }
        if (ret != 0) {
          return (ret);
        } else {

        }
      } else {

      }
      obj->last_fenced_seqno = 0U;
      obj->last_fenced_ring = (struct intel_ring_buffer *)0;
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp22 = obj->base.read_domains;
  __cil_tmp23 = __cil_tmp22 & 64U;
  if (__cil_tmp23 != 0U) {
    __asm__ volatile ("mfence": : : "memory");
  } else {

  }
  }
  return (0);
}
}
int i915_gem_object_put_fence(struct drm_i915_gem_object *obj )
{ int ret ;
  struct drm_i915_private *dev_priv ;
  unsigned char *__cil_tmp4 ;
  unsigned char *__cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  struct intel_ring_buffer *__cil_tmp8 ;
  unsigned char *__cil_tmp9 ;
  unsigned char *__cil_tmp10 ;
  unsigned char __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  struct drm_device *__cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_device *__cil_tmp15 ;
  signed char __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct drm_i915_fence_reg (*__cil_tmp18)[16U] ;
  struct drm_i915_fence_reg *__cil_tmp19 ;
  struct drm_i915_fence_reg *__cil_tmp20 ;

  {
  {
  __cil_tmp4 = (unsigned char *)obj;
  __cil_tmp5 = __cil_tmp4 + 225UL;
  __cil_tmp6 = *__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 != 0U) {
    {
    i915_gem_release_mmap(obj);
    }
  } else {

  }
  }
  {
  __cil_tmp8 = (struct intel_ring_buffer *)0;
  ret = i915_gem_object_flush_fence(obj, __cil_tmp8);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp9 = (unsigned char *)obj;
  __cil_tmp10 = __cil_tmp9 + 224UL;
  __cil_tmp11 = *__cil_tmp10;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  if (__cil_tmp12 != 248U) {
    {
    __cil_tmp13 = obj->base.dev;
    __cil_tmp14 = __cil_tmp13->dev_private;
    dev_priv = (struct drm_i915_private *)__cil_tmp14;
    __cil_tmp15 = obj->base.dev;
    __cil_tmp16 = obj->fence_reg;
    __cil_tmp17 = (unsigned long )__cil_tmp16;
    __cil_tmp18 = & dev_priv->fence_regs;
    __cil_tmp19 = (struct drm_i915_fence_reg *)__cil_tmp18;
    __cil_tmp20 = __cil_tmp19 + __cil_tmp17;
    i915_gem_clear_fence_reg(__cil_tmp15, __cil_tmp20);
    obj->fence_reg = (signed char)-1;
    }
  } else {

  }
  }
  return (0);
}
}
static struct drm_i915_fence_reg *i915_find_fence_reg(struct drm_device *dev , struct intel_ring_buffer *pipelined )
{ struct drm_i915_private *dev_priv ;
  struct drm_i915_fence_reg *reg ;
  struct drm_i915_fence_reg *first ;
  struct drm_i915_fence_reg *avail ;
  int i ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  void *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct drm_i915_fence_reg (*__cil_tmp12)[16U] ;
  struct drm_i915_fence_reg *__cil_tmp13 ;
  struct drm_i915_gem_object *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct drm_i915_gem_object *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct drm_i915_gem_object *__cil_tmp18 ;
  unsigned int *__cil_tmp19 ;
  unsigned int *__cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  int __cil_tmp22 ;
  struct drm_i915_fence_reg *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct list_head *__cil_tmp26 ;
  struct drm_i915_gem_object *__cil_tmp27 ;
  unsigned int *__cil_tmp28 ;
  unsigned int *__cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  struct drm_i915_fence_reg *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  struct intel_ring_buffer *__cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  struct intel_ring_buffer *__cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  struct drm_i915_gem_object *__cil_tmp39 ;
  struct intel_ring_buffer *__cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  unsigned long __cil_tmp42 ;
  struct drm_i915_gem_object *__cil_tmp43 ;
  struct intel_ring_buffer *__cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  struct list_head *__cil_tmp46 ;
  struct list_head *__cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  struct list_head *__cil_tmp49 ;
  unsigned long __cil_tmp50 ;
  struct drm_i915_fence_reg *__cil_tmp51 ;
  unsigned long __cil_tmp52 ;
  unsigned long __cil_tmp53 ;

  {
  __cil_tmp10 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  avail = (struct drm_i915_fence_reg *)0;
  i = dev_priv->fence_reg_start;
  goto ldv_39523;
  ldv_39522:
  __cil_tmp11 = (unsigned long )i;
  __cil_tmp12 = & dev_priv->fence_regs;
  __cil_tmp13 = (struct drm_i915_fence_reg *)__cil_tmp12;
  reg = __cil_tmp13 + __cil_tmp11;
  {
  __cil_tmp14 = (struct drm_i915_gem_object *)0;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = reg->obj;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  if (__cil_tmp17 == __cil_tmp15) {
    return (reg);
  } else {

  }
  }
  {
  __cil_tmp18 = reg->obj;
  __cil_tmp19 = (unsigned int *)__cil_tmp18;
  __cil_tmp20 = __cil_tmp19 + 56UL;
  __cil_tmp21 = *__cil_tmp20;
  if (__cil_tmp21 == 0U) {
    avail = reg;
  } else {

  }
  }
  i = i + 1;
  ldv_39523: ;
  {
  __cil_tmp22 = dev_priv->num_fence_regs;
  if (__cil_tmp22 > i) {
    goto ldv_39522;
  } else {
    goto ldv_39524;
  }
  }
  ldv_39524: ;
  {
  __cil_tmp23 = (struct drm_i915_fence_reg *)0;
  __cil_tmp24 = (unsigned long )__cil_tmp23;
  __cil_tmp25 = (unsigned long )avail;
  if (__cil_tmp25 == __cil_tmp24) {
    return ((struct drm_i915_fence_reg *)0);
  } else {

  }
  }
  first = (struct drm_i915_fence_reg *)0;
  avail = first;
  __cil_tmp26 = dev_priv->mm.fence_list.next;
  __mptr = (struct list_head const *)__cil_tmp26;
  reg = (struct drm_i915_fence_reg *)__mptr;
  goto ldv_39532;
  ldv_39531: ;
  {
  __cil_tmp27 = reg->obj;
  __cil_tmp28 = (unsigned int *)__cil_tmp27;
  __cil_tmp29 = __cil_tmp28 + 56UL;
  __cil_tmp30 = *__cil_tmp29;
  if (__cil_tmp30 != 0U) {
    goto ldv_39529;
  } else {

  }
  }
  {
  __cil_tmp31 = (struct drm_i915_fence_reg *)0;
  __cil_tmp32 = (unsigned long )__cil_tmp31;
  __cil_tmp33 = (unsigned long )first;
  if (__cil_tmp33 == __cil_tmp32) {
    first = reg;
  } else {

  }
  }
  {
  __cil_tmp34 = (struct intel_ring_buffer *)0;
  __cil_tmp35 = (unsigned long )__cil_tmp34;
  __cil_tmp36 = (unsigned long )pipelined;
  if (__cil_tmp36 == __cil_tmp35) {
    avail = reg;
    goto ldv_39530;
  } else {
    {
    __cil_tmp37 = (struct intel_ring_buffer *)0;
    __cil_tmp38 = (unsigned long )__cil_tmp37;
    __cil_tmp39 = reg->obj;
    __cil_tmp40 = __cil_tmp39->last_fenced_ring;
    __cil_tmp41 = (unsigned long )__cil_tmp40;
    if (__cil_tmp41 == __cil_tmp38) {
      avail = reg;
      goto ldv_39530;
    } else {
      {
      __cil_tmp42 = (unsigned long )pipelined;
      __cil_tmp43 = reg->obj;
      __cil_tmp44 = __cil_tmp43->last_fenced_ring;
      __cil_tmp45 = (unsigned long )__cil_tmp44;
      if (__cil_tmp45 == __cil_tmp42) {
        avail = reg;
        goto ldv_39530;
      } else {

      }
      }
    }
    }
  }
  }
  ldv_39529:
  __cil_tmp46 = reg->lru_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp46;
  reg = (struct drm_i915_fence_reg *)__mptr___0;
  ldv_39532: ;
  {
  __cil_tmp47 = & dev_priv->mm.fence_list;
  __cil_tmp48 = (unsigned long )__cil_tmp47;
  __cil_tmp49 = & reg->lru_list;
  __cil_tmp50 = (unsigned long )__cil_tmp49;
  if (__cil_tmp50 != __cil_tmp48) {
    goto ldv_39531;
  } else {
    goto ldv_39530;
  }
  }
  ldv_39530: ;
  {
  __cil_tmp51 = (struct drm_i915_fence_reg *)0;
  __cil_tmp52 = (unsigned long )__cil_tmp51;
  __cil_tmp53 = (unsigned long )avail;
  if (__cil_tmp53 == __cil_tmp52) {
    avail = first;
  } else {

  }
  }
  return (avail);
}
}
int i915_gem_object_get_fence(struct drm_i915_gem_object *obj , struct intel_ring_buffer *pipelined )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct drm_i915_fence_reg *reg ;
  int ret ;
  bool tmp ;
  int tmp___0 ;
  struct drm_i915_gem_object *old ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  void *__cil_tmp12 ;
  unsigned char *__cil_tmp13 ;
  unsigned char *__cil_tmp14 ;
  unsigned char __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  signed char __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  struct drm_i915_fence_reg (*__cil_tmp19)[16U] ;
  struct drm_i915_fence_reg *__cil_tmp20 ;
  struct list_head *__cil_tmp21 ;
  struct list_head *__cil_tmp22 ;
  unsigned char *__cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned char __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned char *__cil_tmp27 ;
  unsigned char *__cil_tmp28 ;
  unsigned char __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  uint32_t __cil_tmp31 ;
  struct intel_ring_buffer *__cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  struct intel_ring_buffer *__cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  uint32_t __cil_tmp38 ;
  struct intel_ring_buffer *__cil_tmp39 ;
  uint32_t __cil_tmp40 ;
  struct intel_ring_buffer *__cil_tmp41 ;
  uint32_t __cil_tmp42 ;
  struct intel_ring_buffer *__cil_tmp43 ;
  unsigned long __cil_tmp44 ;
  struct intel_ring_buffer *__cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  unsigned long __cil_tmp47 ;
  struct intel_ring_buffer *__cil_tmp48 ;
  unsigned long __cil_tmp49 ;
  struct drm_i915_fence_reg *__cil_tmp50 ;
  unsigned long __cil_tmp51 ;
  unsigned long __cil_tmp52 ;
  struct drm_i915_gem_object *__cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  struct drm_i915_gem_object *__cil_tmp55 ;
  unsigned long __cil_tmp56 ;
  struct drm_gem_object *__cil_tmp57 ;
  unsigned char *__cil_tmp58 ;
  unsigned char *__cil_tmp59 ;
  unsigned char __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  struct drm_gem_object *__cil_tmp62 ;
  uint32_t __cil_tmp63 ;
  uint32_t __cil_tmp64 ;
  struct intel_ring_buffer *__cil_tmp65 ;
  unsigned long __cil_tmp66 ;
  unsigned long __cil_tmp67 ;
  struct drm_gem_object *__cil_tmp68 ;
  uint32_t __cil_tmp69 ;
  struct list_head *__cil_tmp70 ;
  struct list_head *__cil_tmp71 ;
  struct drm_i915_fence_reg (*__cil_tmp72)[16U] ;
  long __cil_tmp73 ;
  long __cil_tmp74 ;
  long __cil_tmp75 ;
  long __cil_tmp76 ;
  struct intel_ring_buffer *__cil_tmp77 ;
  unsigned long __cil_tmp78 ;
  unsigned long __cil_tmp79 ;
  void *__cil_tmp80 ;
  struct drm_i915_private *__cil_tmp81 ;
  struct intel_device_info const *__cil_tmp82 ;
  u8 __cil_tmp83 ;
  int __cil_tmp84 ;
  void *__cil_tmp85 ;
  struct drm_i915_private *__cil_tmp86 ;
  struct intel_device_info const *__cil_tmp87 ;
  u8 __cil_tmp88 ;
  int __cil_tmp89 ;
  void *__cil_tmp90 ;
  struct drm_i915_private *__cil_tmp91 ;
  struct intel_device_info const *__cil_tmp92 ;
  u8 __cil_tmp93 ;
  int __cil_tmp94 ;
  void *__cil_tmp95 ;
  struct drm_i915_private *__cil_tmp96 ;
  struct intel_device_info const *__cil_tmp97 ;
  u8 __cil_tmp98 ;
  int __cil_tmp99 ;
  void *__cil_tmp100 ;
  struct drm_i915_private *__cil_tmp101 ;
  struct intel_device_info const *__cil_tmp102 ;
  u8 __cil_tmp103 ;
  int __cil_tmp104 ;
  void *__cil_tmp105 ;
  struct drm_i915_private *__cil_tmp106 ;
  struct intel_device_info const *__cil_tmp107 ;
  u8 __cil_tmp108 ;
  int __cil_tmp109 ;

  {
  dev = obj->base.dev;
  __cil_tmp12 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp12;
  pipelined = (struct intel_ring_buffer *)0;
  {
  __cil_tmp13 = (unsigned char *)obj;
  __cil_tmp14 = __cil_tmp13 + 224UL;
  __cil_tmp15 = *__cil_tmp14;
  __cil_tmp16 = (unsigned int )__cil_tmp15;
  if (__cil_tmp16 != 248U) {
    {
    __cil_tmp17 = obj->fence_reg;
    __cil_tmp18 = (unsigned long )__cil_tmp17;
    __cil_tmp19 = & dev_priv->fence_regs;
    __cil_tmp20 = (struct drm_i915_fence_reg *)__cil_tmp19;
    reg = __cil_tmp20 + __cil_tmp18;
    __cil_tmp21 = & reg->lru_list;
    __cil_tmp22 = & dev_priv->mm.fence_list;
    list_move_tail(__cil_tmp21, __cil_tmp22);
    }
    {
    __cil_tmp23 = (unsigned char *)obj;
    __cil_tmp24 = __cil_tmp23 + 225UL;
    __cil_tmp25 = *__cil_tmp24;
    __cil_tmp26 = (unsigned int )__cil_tmp25;
    if (__cil_tmp26 != 0U) {
      {
      ret = i915_gem_object_flush_fence(obj, pipelined);
      }
      if (ret != 0) {
        return (ret);
      } else {

      }
      {
      __cil_tmp27 = (unsigned char *)obj;
      __cil_tmp28 = __cil_tmp27 + 226UL;
      __cil_tmp29 = *__cil_tmp28;
      __cil_tmp30 = (unsigned int )__cil_tmp29;
      if (__cil_tmp30 == 0U) {
        {
        __cil_tmp31 = obj->last_fenced_seqno;
        if (__cil_tmp31 == 0U) {
          pipelined = (struct intel_ring_buffer *)0;
        } else {

        }
        }
      } else {

      }
      }
      {
      __cil_tmp32 = (struct intel_ring_buffer *)0;
      __cil_tmp33 = (unsigned long )__cil_tmp32;
      __cil_tmp34 = (unsigned long )pipelined;
      if (__cil_tmp34 != __cil_tmp33) {
        {
        reg->setup_seqno = i915_gem_next_request_seqno(pipelined);
        obj->last_fenced_seqno = reg->setup_seqno;
        obj->last_fenced_ring = pipelined;
        }
      } else {

      }
      }
      goto update;
    } else {

    }
    }
    {
    __cil_tmp35 = (struct intel_ring_buffer *)0;
    __cil_tmp36 = (unsigned long )__cil_tmp35;
    __cil_tmp37 = (unsigned long )pipelined;
    if (__cil_tmp37 == __cil_tmp36) {
      {
      __cil_tmp38 = reg->setup_seqno;
      if (__cil_tmp38 != 0U) {
        {
        __cil_tmp39 = obj->last_fenced_ring;
        __cil_tmp40 = reg->setup_seqno;
        tmp = ring_passed_seqno(__cil_tmp39, __cil_tmp40);
        }
        if (tmp) {
          tmp___0 = 0;
        } else {
          tmp___0 = 1;
        }
        if (tmp___0) {
          {
          __cil_tmp41 = obj->last_fenced_ring;
          __cil_tmp42 = reg->setup_seqno;
          ret = i915_wait_request(__cil_tmp41, __cil_tmp42);
          }
          if (ret != 0) {
            return (ret);
          } else {

          }
        } else {

        }
        reg->setup_seqno = 0U;
      } else {
        {
        __cil_tmp43 = (struct intel_ring_buffer *)0;
        __cil_tmp44 = (unsigned long )__cil_tmp43;
        __cil_tmp45 = obj->last_fenced_ring;
        __cil_tmp46 = (unsigned long )__cil_tmp45;
        if (__cil_tmp46 != __cil_tmp44) {
          {
          __cil_tmp47 = (unsigned long )pipelined;
          __cil_tmp48 = obj->last_fenced_ring;
          __cil_tmp49 = (unsigned long )__cil_tmp48;
          if (__cil_tmp49 != __cil_tmp47) {
            {
            ret = i915_gem_object_flush_fence(obj, pipelined);
            }
            if (ret != 0) {
              return (ret);
            } else {

            }
          } else {

          }
          }
        } else {

        }
        }
      }
      }
    } else {

    }
    }
    return (0);
  } else {

  }
  }
  {
  reg = i915_find_fence_reg(dev, pipelined);
  }
  {
  __cil_tmp50 = (struct drm_i915_fence_reg *)0;
  __cil_tmp51 = (unsigned long )__cil_tmp50;
  __cil_tmp52 = (unsigned long )reg;
  if (__cil_tmp52 == __cil_tmp51) {
    return (-28);
  } else {

  }
  }
  {
  ret = i915_gem_object_flush_fence(obj, pipelined);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp53 = (struct drm_i915_gem_object *)0;
  __cil_tmp54 = (unsigned long )__cil_tmp53;
  __cil_tmp55 = reg->obj;
  __cil_tmp56 = (unsigned long )__cil_tmp55;
  if (__cil_tmp56 != __cil_tmp54) {
    {
    old = reg->obj;
    __cil_tmp57 = & old->base;
    drm_gem_object_reference(__cil_tmp57);
    }
    {
    __cil_tmp58 = (unsigned char *)old;
    __cil_tmp59 = __cil_tmp58 + 225UL;
    __cil_tmp60 = *__cil_tmp59;
    __cil_tmp61 = (unsigned int )__cil_tmp60;
    if (__cil_tmp61 != 0U) {
      {
      i915_gem_release_mmap(old);
      }
    } else {

    }
    }
    {
    ret = i915_gem_object_flush_fence(old, pipelined);
    }
    if (ret != 0) {
      {
      __cil_tmp62 = & old->base;
      drm_gem_object_unreference(__cil_tmp62);
      }
      return (ret);
    } else {

    }
    {
    __cil_tmp63 = old->last_fenced_seqno;
    if (__cil_tmp63 == 0U) {
      {
      __cil_tmp64 = obj->last_fenced_seqno;
      if (__cil_tmp64 == 0U) {
        pipelined = (struct intel_ring_buffer *)0;
      } else {

      }
      }
    } else {

    }
    }
    old->fence_reg = (signed char)-1;
    old->last_fenced_ring = pipelined;
    {
    __cil_tmp65 = (struct intel_ring_buffer *)0;
    __cil_tmp66 = (unsigned long )__cil_tmp65;
    __cil_tmp67 = (unsigned long )pipelined;
    if (__cil_tmp67 != __cil_tmp66) {
      {
      tmp___1 = i915_gem_next_request_seqno(pipelined);
      old->last_fenced_seqno = tmp___1;
      }
    } else {
      old->last_fenced_seqno = 0U;
    }
    }
    {
    __cil_tmp68 = & old->base;
    drm_gem_object_unreference(__cil_tmp68);
    }
  } else {
    {
    __cil_tmp69 = obj->last_fenced_seqno;
    if (__cil_tmp69 == 0U) {
      pipelined = (struct intel_ring_buffer *)0;
    } else {

    }
    }
  }
  }
  {
  reg->obj = obj;
  __cil_tmp70 = & reg->lru_list;
  __cil_tmp71 = & dev_priv->mm.fence_list;
  list_move_tail(__cil_tmp70, __cil_tmp71);
  __cil_tmp72 = & dev_priv->fence_regs;
  __cil_tmp73 = (long )__cil_tmp72;
  __cil_tmp74 = (long )reg;
  __cil_tmp75 = __cil_tmp74 - __cil_tmp73;
  __cil_tmp76 = __cil_tmp75 / 32L;
  obj->fence_reg = (signed char )__cil_tmp76;
  obj->last_fenced_ring = pipelined;
  }
  {
  __cil_tmp77 = (struct intel_ring_buffer *)0;
  __cil_tmp78 = (unsigned long )__cil_tmp77;
  __cil_tmp79 = (unsigned long )pipelined;
  if (__cil_tmp79 != __cil_tmp78) {
    {
    tmp___2 = i915_gem_next_request_seqno(pipelined);
    reg->setup_seqno = tmp___2;
    }
  } else {
    reg->setup_seqno = 0U;
  }
  }
  obj->last_fenced_seqno = reg->setup_seqno;
  update:
  obj->tiling_changed = (unsigned char)0;
  {
  __cil_tmp80 = dev->dev_private;
  __cil_tmp81 = (struct drm_i915_private *)__cil_tmp80;
  __cil_tmp82 = __cil_tmp81->info;
  __cil_tmp83 = __cil_tmp82->gen;
  __cil_tmp84 = (int )__cil_tmp83;
  if (__cil_tmp84 == 7) {
    goto case_7;
  } else {
    {
    __cil_tmp85 = dev->dev_private;
    __cil_tmp86 = (struct drm_i915_private *)__cil_tmp85;
    __cil_tmp87 = __cil_tmp86->info;
    __cil_tmp88 = __cil_tmp87->gen;
    __cil_tmp89 = (int )__cil_tmp88;
    if (__cil_tmp89 == 6) {
      goto case_6;
    } else {
      {
      __cil_tmp90 = dev->dev_private;
      __cil_tmp91 = (struct drm_i915_private *)__cil_tmp90;
      __cil_tmp92 = __cil_tmp91->info;
      __cil_tmp93 = __cil_tmp92->gen;
      __cil_tmp94 = (int )__cil_tmp93;
      if (__cil_tmp94 == 5) {
        goto case_5;
      } else {
        {
        __cil_tmp95 = dev->dev_private;
        __cil_tmp96 = (struct drm_i915_private *)__cil_tmp95;
        __cil_tmp97 = __cil_tmp96->info;
        __cil_tmp98 = __cil_tmp97->gen;
        __cil_tmp99 = (int )__cil_tmp98;
        if (__cil_tmp99 == 4) {
          goto case_4;
        } else {
          {
          __cil_tmp100 = dev->dev_private;
          __cil_tmp101 = (struct drm_i915_private *)__cil_tmp100;
          __cil_tmp102 = __cil_tmp101->info;
          __cil_tmp103 = __cil_tmp102->gen;
          __cil_tmp104 = (int )__cil_tmp103;
          if (__cil_tmp104 == 3) {
            goto case_3;
          } else {
            {
            __cil_tmp105 = dev->dev_private;
            __cil_tmp106 = (struct drm_i915_private *)__cil_tmp105;
            __cil_tmp107 = __cil_tmp106->info;
            __cil_tmp108 = __cil_tmp107->gen;
            __cil_tmp109 = (int )__cil_tmp108;
            if (__cil_tmp109 == 2) {
              goto case_2;
            } else
            if (0) {
              case_7: ;
              case_6:
              {
              ret = sandybridge_write_fence_reg(obj, pipelined);
              }
              goto ldv_39545;
              case_5: ;
              case_4:
              {
              ret = i965_write_fence_reg(obj, pipelined);
              }
              goto ldv_39545;
              case_3:
              {
              ret = i915_write_fence_reg(obj, pipelined);
              }
              goto ldv_39545;
              case_2:
              {
              ret = i830_write_fence_reg(obj, pipelined);
              }
              goto ldv_39545;
            } else {

            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_39545: ;
  return (ret);
}
}
static void i915_gem_clear_fence_reg(struct drm_device *dev , struct drm_i915_fence_reg *reg )
{ drm_i915_private_t *dev_priv ;
  uint32_t fence_reg ;
  void *__cil_tmp5 ;
  struct drm_i915_fence_reg (*__cil_tmp6)[16U] ;
  long __cil_tmp7 ;
  long __cil_tmp8 ;
  long __cil_tmp9 ;
  long __cil_tmp10 ;
  void *__cil_tmp11 ;
  struct drm_i915_private *__cil_tmp12 ;
  struct intel_device_info const *__cil_tmp13 ;
  u8 __cil_tmp14 ;
  int __cil_tmp15 ;
  void *__cil_tmp16 ;
  struct drm_i915_private *__cil_tmp17 ;
  struct intel_device_info const *__cil_tmp18 ;
  u8 __cil_tmp19 ;
  int __cil_tmp20 ;
  void *__cil_tmp21 ;
  struct drm_i915_private *__cil_tmp22 ;
  struct intel_device_info const *__cil_tmp23 ;
  u8 __cil_tmp24 ;
  int __cil_tmp25 ;
  void *__cil_tmp26 ;
  struct drm_i915_private *__cil_tmp27 ;
  struct intel_device_info const *__cil_tmp28 ;
  u8 __cil_tmp29 ;
  int __cil_tmp30 ;
  void *__cil_tmp31 ;
  struct drm_i915_private *__cil_tmp32 ;
  struct intel_device_info const *__cil_tmp33 ;
  u8 __cil_tmp34 ;
  int __cil_tmp35 ;
  void *__cil_tmp36 ;
  struct drm_i915_private *__cil_tmp37 ;
  struct intel_device_info const *__cil_tmp38 ;
  u8 __cil_tmp39 ;
  int __cil_tmp40 ;
  uint32_t __cil_tmp41 ;
  uint32_t __cil_tmp42 ;
  uint32_t __cil_tmp43 ;
  uint32_t __cil_tmp44 ;
  uint32_t __cil_tmp45 ;
  uint32_t __cil_tmp46 ;
  struct list_head *__cil_tmp47 ;

  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  __cil_tmp6 = & dev_priv->fence_regs;
  __cil_tmp7 = (long )__cil_tmp6;
  __cil_tmp8 = (long )reg;
  __cil_tmp9 = __cil_tmp8 - __cil_tmp7;
  __cil_tmp10 = __cil_tmp9 / 32L;
  fence_reg = (uint32_t )__cil_tmp10;
  {
  __cil_tmp11 = dev->dev_private;
  __cil_tmp12 = (struct drm_i915_private *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12->info;
  __cil_tmp14 = __cil_tmp13->gen;
  __cil_tmp15 = (int )__cil_tmp14;
  if (__cil_tmp15 == 7) {
    goto case_7;
  } else {
    {
    __cil_tmp16 = dev->dev_private;
    __cil_tmp17 = (struct drm_i915_private *)__cil_tmp16;
    __cil_tmp18 = __cil_tmp17->info;
    __cil_tmp19 = __cil_tmp18->gen;
    __cil_tmp20 = (int )__cil_tmp19;
    if (__cil_tmp20 == 6) {
      goto case_6;
    } else {
      {
      __cil_tmp21 = dev->dev_private;
      __cil_tmp22 = (struct drm_i915_private *)__cil_tmp21;
      __cil_tmp23 = __cil_tmp22->info;
      __cil_tmp24 = __cil_tmp23->gen;
      __cil_tmp25 = (int )__cil_tmp24;
      if (__cil_tmp25 == 5) {
        goto case_5;
      } else {
        {
        __cil_tmp26 = dev->dev_private;
        __cil_tmp27 = (struct drm_i915_private *)__cil_tmp26;
        __cil_tmp28 = __cil_tmp27->info;
        __cil_tmp29 = __cil_tmp28->gen;
        __cil_tmp30 = (int )__cil_tmp29;
        if (__cil_tmp30 == 4) {
          goto case_4;
        } else {
          {
          __cil_tmp31 = dev->dev_private;
          __cil_tmp32 = (struct drm_i915_private *)__cil_tmp31;
          __cil_tmp33 = __cil_tmp32->info;
          __cil_tmp34 = __cil_tmp33->gen;
          __cil_tmp35 = (int )__cil_tmp34;
          if (__cil_tmp35 == 3) {
            goto case_3;
          } else {
            {
            __cil_tmp36 = dev->dev_private;
            __cil_tmp37 = (struct drm_i915_private *)__cil_tmp36;
            __cil_tmp38 = __cil_tmp37->info;
            __cil_tmp39 = __cil_tmp38->gen;
            __cil_tmp40 = (int )__cil_tmp39;
            if (__cil_tmp40 == 2) {
              goto case_2;
            } else
            if (0) {
              case_7: ;
              case_6:
              {
              __cil_tmp41 = fence_reg + 131072U;
              __cil_tmp42 = __cil_tmp41 * 8U;
              i915_write64(dev_priv, __cil_tmp42, 0ULL);
              }
              goto ldv_39558;
              case_5: ;
              case_4:
              {
              __cil_tmp43 = fence_reg + 1536U;
              __cil_tmp44 = __cil_tmp43 * 8U;
              i915_write64(dev_priv, __cil_tmp44, 0ULL);
              }
              goto ldv_39558;
              case_3: ;
              if (fence_reg > 7U) {
                __cil_tmp45 = fence_reg + 3064U;
                fence_reg = __cil_tmp45 * 4U;
              } else {
                case_2:
                __cil_tmp46 = fence_reg + 2048U;
                fence_reg = __cil_tmp46 * 4U;
              }
              {
              i915_write32(dev_priv, fence_reg, 0U);
              }
              goto ldv_39558;
            } else {

            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_39558:
  {
  __cil_tmp47 = & reg->lru_list;
  list_del_init(__cil_tmp47);
  reg->obj = (struct drm_i915_gem_object *)0;
  reg->setup_seqno = 0U;
  }
  return;
}
}
static int i915_gem_object_bind_to_gtt(struct drm_i915_gem_object *obj , unsigned int alignment ,
                                       bool map_and_fenceable )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct drm_mm_node *free_space ;
  gfp_t gfpmask ;
  u32 size ;
  u32 fence_size ;
  u32 fence_alignment ;
  u32 unfenced_alignment ;
  bool mappable ;
  bool fenceable ;
  int ret ;
  unsigned long tmp ;
  int tmp___0 ;
  long tmp___1 ;
  long tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  void *__cil_tmp21 ;
  unsigned char *__cil_tmp22 ;
  unsigned char *__cil_tmp23 ;
  unsigned char __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  size_t __cil_tmp26 ;
  uint32_t __cil_tmp27 ;
  unsigned char __cil_tmp28 ;
  int __cil_tmp29 ;
  size_t __cil_tmp30 ;
  uint32_t __cil_tmp31 ;
  unsigned char __cil_tmp32 ;
  int __cil_tmp33 ;
  size_t __cil_tmp34 ;
  uint32_t __cil_tmp35 ;
  unsigned char __cil_tmp36 ;
  int __cil_tmp37 ;
  u32 __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  size_t __cil_tmp40 ;
  size_t __cil_tmp41 ;
  struct drm_mm *__cil_tmp42 ;
  struct drm_mm const *__cil_tmp43 ;
  unsigned long __cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  struct drm_mm *__cil_tmp46 ;
  struct drm_mm const *__cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  struct drm_mm_node *__cil_tmp49 ;
  unsigned long __cil_tmp50 ;
  unsigned long __cil_tmp51 ;
  unsigned long __cil_tmp52 ;
  unsigned long __cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  struct drm_mm_node *__cil_tmp55 ;
  unsigned long __cil_tmp56 ;
  struct drm_mm_node *__cil_tmp57 ;
  unsigned long __cil_tmp58 ;
  int __cil_tmp59 ;
  int __cil_tmp60 ;
  bool __cil_tmp61 ;
  struct drm_mm_node *__cil_tmp62 ;
  bool __cil_tmp63 ;
  struct drm_mm_node *__cil_tmp64 ;
  bool __cil_tmp65 ;
  struct list_head *__cil_tmp66 ;
  struct list_head *__cil_tmp67 ;
  struct list_head *__cil_tmp68 ;
  struct list_head *__cil_tmp69 ;
  uint32_t __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  int __cil_tmp72 ;
  long __cil_tmp73 ;
  uint32_t __cil_tmp74 ;
  unsigned int __cil_tmp75 ;
  int __cil_tmp76 ;
  long __cil_tmp77 ;
  struct drm_mm_node *__cil_tmp78 ;
  unsigned long __cil_tmp79 ;
  unsigned long __cil_tmp80 ;
  struct drm_mm_node *__cil_tmp81 ;
  unsigned long __cil_tmp82 ;
  u32 __cil_tmp83 ;
  unsigned long __cil_tmp84 ;
  struct drm_mm_node *__cil_tmp85 ;
  unsigned long __cil_tmp86 ;
  unsigned long __cil_tmp87 ;
  unsigned long __cil_tmp88 ;
  size_t __cil_tmp89 ;
  uint32_t __cil_tmp90 ;
  size_t __cil_tmp91 ;
  size_t __cil_tmp92 ;
  int __cil_tmp93 ;
  int __cil_tmp94 ;
  bool __cil_tmp95 ;

  {
  dev = obj->base.dev;
  __cil_tmp21 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp21;
  gfpmask = 4608U;
  {
  __cil_tmp22 = (unsigned char *)obj;
  __cil_tmp23 = __cil_tmp22 + 225UL;
  __cil_tmp24 = *__cil_tmp23;
  __cil_tmp25 = (unsigned int )__cil_tmp24;
  if (__cil_tmp25 != 0U) {
    {
    drm_err("i915_gem_object_bind_to_gtt", "Attempting to bind a purgeable object\n");
    }
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp26 = obj->base.size;
  __cil_tmp27 = (uint32_t )__cil_tmp26;
  __cil_tmp28 = obj->tiling_mode;
  __cil_tmp29 = (int )__cil_tmp28;
  fence_size = i915_gem_get_gtt_size(dev, __cil_tmp27, __cil_tmp29);
  __cil_tmp30 = obj->base.size;
  __cil_tmp31 = (uint32_t )__cil_tmp30;
  __cil_tmp32 = obj->tiling_mode;
  __cil_tmp33 = (int )__cil_tmp32;
  fence_alignment = i915_gem_get_gtt_alignment(dev, __cil_tmp31, __cil_tmp33);
  __cil_tmp34 = obj->base.size;
  __cil_tmp35 = (uint32_t )__cil_tmp34;
  __cil_tmp36 = obj->tiling_mode;
  __cil_tmp37 = (int )__cil_tmp36;
  unfenced_alignment = i915_gem_get_unfenced_gtt_alignment(dev, __cil_tmp35, __cil_tmp37);
  }
  if (alignment == 0U) {
    if ((int )map_and_fenceable) {
      alignment = fence_alignment;
    } else {
      alignment = unfenced_alignment;
    }
  } else {

  }
  if ((int )map_and_fenceable) {
    {
    __cil_tmp38 = fence_alignment - 1U;
    __cil_tmp39 = __cil_tmp38 & alignment;
    if (__cil_tmp39 != 0U) {
      {
      drm_err("i915_gem_object_bind_to_gtt", "Invalid object alignment requested %u\n",
              alignment);
      }
      return (-22);
    } else {

    }
    }
  } else {

  }
  if ((int )map_and_fenceable) {
    size = fence_size;
  } else {
    __cil_tmp40 = obj->base.size;
    size = (u32 )__cil_tmp40;
  }
  if ((int )map_and_fenceable) {
    tmp = dev_priv->mm.gtt_mappable_end;
  } else {
    tmp = dev_priv->mm.gtt_total;
  }
  {
  __cil_tmp41 = obj->base.size;
  if (__cil_tmp41 > tmp) {
    {
    drm_err("i915_gem_object_bind_to_gtt", "Attempting to bind an object larger than the aperture\n");
    }
    return (-7);
  } else {

  }
  }
  search_free: ;
  if ((int )map_and_fenceable) {
    {
    __cil_tmp42 = & dev_priv->mm.gtt_space;
    __cil_tmp43 = (struct drm_mm const *)__cil_tmp42;
    __cil_tmp44 = (unsigned long )size;
    __cil_tmp45 = dev_priv->mm.gtt_mappable_end;
    free_space = drm_mm_search_free_in_range(__cil_tmp43, __cil_tmp44, alignment,
                                             0UL, __cil_tmp45, 0);
    }
  } else {
    {
    __cil_tmp46 = & dev_priv->mm.gtt_space;
    __cil_tmp47 = (struct drm_mm const *)__cil_tmp46;
    __cil_tmp48 = (unsigned long )size;
    free_space = drm_mm_search_free(__cil_tmp47, __cil_tmp48, alignment, 0);
    }
  }
  {
  __cil_tmp49 = (struct drm_mm_node *)0;
  __cil_tmp50 = (unsigned long )__cil_tmp49;
  __cil_tmp51 = (unsigned long )free_space;
  if (__cil_tmp51 != __cil_tmp50) {
    if ((int )map_and_fenceable) {
      {
      __cil_tmp52 = (unsigned long )size;
      __cil_tmp53 = dev_priv->mm.gtt_mappable_end;
      obj->gtt_space = drm_mm_get_block_range_generic(free_space, __cil_tmp52, alignment,
                                                      0UL, __cil_tmp53, 0);
      }
    } else {
      {
      __cil_tmp54 = (unsigned long )size;
      obj->gtt_space = drm_mm_get_block(free_space, __cil_tmp54, alignment);
      }
    }
  } else {

  }
  }
  {
  __cil_tmp55 = (struct drm_mm_node *)0;
  __cil_tmp56 = (unsigned long )__cil_tmp55;
  __cil_tmp57 = obj->gtt_space;
  __cil_tmp58 = (unsigned long )__cil_tmp57;
  if (__cil_tmp58 == __cil_tmp56) {
    {
    __cil_tmp59 = (int )size;
    __cil_tmp60 = (int )map_and_fenceable;
    __cil_tmp61 = (bool )__cil_tmp60;
    ret = i915_gem_evict_something(dev, __cil_tmp59, alignment, __cil_tmp61);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
    goto search_free;
  } else {

  }
  }
  {
  ret = i915_gem_object_get_pages_gtt(obj, gfpmask);
  }
  if (ret != 0) {
    {
    __cil_tmp62 = obj->gtt_space;
    drm_mm_put_block(__cil_tmp62);
    obj->gtt_space = (struct drm_mm_node *)0;
    }
    if (ret == -12) {
      {
      __cil_tmp63 = (bool )0;
      ret = i915_gem_evict_everything(dev, __cil_tmp63);
      }
      if (ret != 0) {
        if (gfpmask != 0U) {
          gfpmask = 0U;
          goto search_free;
        } else {

        }
        return (-12);
      } else {

      }
      goto search_free;
    } else {

    }
    return (ret);
  } else {

  }
  {
  ret = i915_gem_gtt_bind_object(obj);
  }
  if (ret != 0) {
    {
    i915_gem_object_put_pages_gtt(obj);
    __cil_tmp64 = obj->gtt_space;
    drm_mm_put_block(__cil_tmp64);
    obj->gtt_space = (struct drm_mm_node *)0;
    __cil_tmp65 = (bool )0;
    tmp___0 = i915_gem_evict_everything(dev, __cil_tmp65);
    }
    if (tmp___0 != 0) {
      return (ret);
    } else {

    }
    goto search_free;
  } else {

  }
  {
  __cil_tmp66 = & obj->gtt_list;
  __cil_tmp67 = & dev_priv->mm.gtt_list;
  list_add_tail(__cil_tmp66, __cil_tmp67);
  __cil_tmp68 = & obj->mm_list;
  __cil_tmp69 = & dev_priv->mm.inactive_list;
  list_add_tail(__cil_tmp68, __cil_tmp69);
  __cil_tmp70 = obj->base.read_domains;
  __cil_tmp71 = __cil_tmp70 & 4294967230U;
  __cil_tmp72 = __cil_tmp71 != 0U;
  __cil_tmp73 = (long )__cil_tmp72;
  tmp___1 = __builtin_expect(__cil_tmp73, 0L);
  }
  if (tmp___1 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (2853), "i" (12UL));
    ldv_39581: ;
    goto ldv_39581;
  } else {

  }
  {
  __cil_tmp74 = obj->base.write_domain;
  __cil_tmp75 = __cil_tmp74 & 4294967230U;
  __cil_tmp76 = __cil_tmp75 != 0U;
  __cil_tmp77 = (long )__cil_tmp76;
  tmp___2 = __builtin_expect(__cil_tmp77, 0L);
  }
  if (tmp___2 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (2854), "i" (12UL));
    ldv_39582: ;
    goto ldv_39582;
  } else {

  }
  __cil_tmp78 = obj->gtt_space;
  __cil_tmp79 = __cil_tmp78->start;
  obj->gtt_offset = (uint32_t )__cil_tmp79;
  {
  __cil_tmp80 = (unsigned long )fence_size;
  __cil_tmp81 = obj->gtt_space;
  __cil_tmp82 = __cil_tmp81->size;
  if (__cil_tmp82 == __cil_tmp80) {
    {
    __cil_tmp83 = fence_alignment - 1U;
    __cil_tmp84 = (unsigned long )__cil_tmp83;
    __cil_tmp85 = obj->gtt_space;
    __cil_tmp86 = __cil_tmp85->start;
    __cil_tmp87 = __cil_tmp86 & __cil_tmp84;
    if (__cil_tmp87 == 0UL) {
      tmp___3 = 1;
    } else {
      tmp___3 = 0;
    }
    }
  } else {
    tmp___3 = 0;
  }
  }
  fenceable = (bool )tmp___3;
  __cil_tmp88 = dev_priv->mm.gtt_mappable_end;
  __cil_tmp89 = obj->base.size;
  __cil_tmp90 = obj->gtt_offset;
  __cil_tmp91 = (size_t )__cil_tmp90;
  __cil_tmp92 = __cil_tmp91 + __cil_tmp89;
  __cil_tmp93 = __cil_tmp92 <= __cil_tmp88;
  mappable = (bool )__cil_tmp93;
  if ((int )mappable) {
    if ((int )fenceable) {
      tmp___4 = 1;
    } else {
      tmp___4 = 0;
    }
  } else {
    tmp___4 = 0;
  }
  {
  obj->map_and_fenceable = (unsigned char )tmp___4;
  __cil_tmp94 = (int )map_and_fenceable;
  __cil_tmp95 = (bool )__cil_tmp94;
  trace_i915_gem_object_bind(obj, __cil_tmp95);
  }
  return (0);
}
}
void i915_gem_clflush_object(struct drm_i915_gem_object *obj )
{ struct page **__cil_tmp2 ;
  unsigned long __cil_tmp3 ;
  struct page **__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  unsigned char *__cil_tmp6 ;
  unsigned char *__cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  struct page **__cil_tmp10 ;
  size_t __cil_tmp11 ;
  size_t __cil_tmp12 ;

  {
  {
  __cil_tmp2 = (struct page **)0;
  __cil_tmp3 = (unsigned long )__cil_tmp2;
  __cil_tmp4 = obj->pages;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  if (__cil_tmp5 == __cil_tmp3) {
    return;
  } else {

  }
  }
  {
  __cil_tmp6 = (unsigned char *)obj;
  __cil_tmp7 = __cil_tmp6 + 226UL;
  __cil_tmp8 = *__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 != 0U) {
    return;
  } else {

  }
  }
  {
  trace_i915_gem_object_clflush(obj);
  __cil_tmp10 = obj->pages;
  __cil_tmp11 = obj->base.size;
  __cil_tmp12 = __cil_tmp11 / 4096UL;
  drm_clflush_pages(__cil_tmp10, __cil_tmp12);
  }
  return;
}
}
static int i915_gem_object_flush_gpu_write_domain(struct drm_i915_gem_object *obj )
{ int tmp ;
  uint32_t __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  struct intel_ring_buffer *__cil_tmp5 ;
  uint32_t __cil_tmp6 ;

  {
  {
  __cil_tmp3 = obj->base.write_domain;
  __cil_tmp4 = __cil_tmp3 & 4294967230U;
  if (__cil_tmp4 == 0U) {
    return (0);
  } else {

  }
  }
  {
  __cil_tmp5 = obj->ring;
  __cil_tmp6 = obj->base.write_domain;
  tmp = i915_gem_flush_ring(__cil_tmp5, 0U, __cil_tmp6);
  }
  return (tmp);
}
}
static void i915_gem_object_flush_gtt_write_domain(struct drm_i915_gem_object *obj )
{ uint32_t old_write_domain ;
  uint32_t __cil_tmp3 ;
  uint32_t __cil_tmp4 ;

  {
  {
  __cil_tmp3 = obj->base.write_domain;
  if (__cil_tmp3 != 64U) {
    return;
  } else {

  }
  }
  {
  __asm__ volatile ("sfence": : : "memory");
  old_write_domain = obj->base.write_domain;
  obj->base.write_domain = 0U;
  __cil_tmp4 = obj->base.read_domains;
  trace_i915_gem_object_change_domain(obj, __cil_tmp4, old_write_domain);
  }
  return;
}
}
static void i915_gem_object_flush_cpu_write_domain(struct drm_i915_gem_object *obj )
{ uint32_t old_write_domain ;
  uint32_t __cil_tmp3 ;
  uint32_t __cil_tmp4 ;

  {
  {
  __cil_tmp3 = obj->base.write_domain;
  if (__cil_tmp3 != 1U) {
    return;
  } else {

  }
  }
  {
  i915_gem_clflush_object(obj);
  intel_gtt_chipset_flush();
  old_write_domain = obj->base.write_domain;
  obj->base.write_domain = 0U;
  __cil_tmp4 = obj->base.read_domains;
  trace_i915_gem_object_change_domain(obj, __cil_tmp4, old_write_domain);
  }
  return;
}
}
int i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj , bool write )
{ uint32_t old_write_domain ;
  uint32_t old_read_domains ;
  int ret ;
  long tmp ;
  struct drm_mm_node *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct drm_mm_node *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  uint32_t __cil_tmp11 ;
  unsigned char *__cil_tmp12 ;
  unsigned char *__cil_tmp13 ;
  unsigned char __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  uint32_t __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  int __cil_tmp18 ;
  long __cil_tmp19 ;
  uint32_t __cil_tmp20 ;

  {
  {
  __cil_tmp7 = (struct drm_mm_node *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = obj->gtt_space;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  if (__cil_tmp10 == __cil_tmp8) {
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp11 = obj->base.write_domain;
  if (__cil_tmp11 == 64U) {
    return (0);
  } else {

  }
  }
  {
  ret = i915_gem_object_flush_gpu_write_domain(obj);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp12 = (unsigned char *)obj;
  __cil_tmp13 = __cil_tmp12 + 224UL;
  __cil_tmp14 = *__cil_tmp13;
  __cil_tmp15 = (unsigned int )__cil_tmp14;
  if (__cil_tmp15 != 0U) {
    goto _L;
  } else
  if ((int )write) {
    _L:
    {
    ret = i915_gem_object_wait_rendering(obj);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
  } else {

  }
  }
  {
  i915_gem_object_flush_cpu_write_domain(obj);
  old_write_domain = obj->base.write_domain;
  old_read_domains = obj->base.read_domains;
  __cil_tmp16 = obj->base.write_domain;
  __cil_tmp17 = __cil_tmp16 & 4294967231U;
  __cil_tmp18 = __cil_tmp17 != 0U;
  __cil_tmp19 = (long )__cil_tmp18;
  tmp = __builtin_expect(__cil_tmp19, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (2991), "i" (12UL));
    ldv_39604: ;
    goto ldv_39604;
  } else {

  }
  __cil_tmp20 = obj->base.read_domains;
  obj->base.read_domains = __cil_tmp20 | 64U;
  if ((int )write) {
    obj->base.read_domains = 64U;
    obj->base.write_domain = 64U;
    obj->dirty = (unsigned char)1;
  } else {

  }
  {
  trace_i915_gem_object_change_domain(obj, old_read_domains, old_write_domain);
  }
  return (0);
}
}
int i915_gem_object_set_to_display_plane(struct drm_i915_gem_object *obj , struct intel_ring_buffer *pipelined )
{ uint32_t old_read_domains ;
  int ret ;
  struct drm_mm_node *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  struct drm_mm_node *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  struct intel_ring_buffer *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  uint32_t __cil_tmp12 ;
  uint32_t __cil_tmp13 ;

  {
  {
  __cil_tmp5 = (struct drm_mm_node *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = obj->gtt_space;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  if (__cil_tmp8 == __cil_tmp6) {
    return (-22);
  } else {

  }
  }
  {
  ret = i915_gem_object_flush_gpu_write_domain(obj);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp9 = (unsigned long )pipelined;
  __cil_tmp10 = obj->ring;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  if (__cil_tmp11 != __cil_tmp9) {
    {
    ret = i915_gem_object_wait_rendering(obj);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
  } else {

  }
  }
  {
  i915_gem_object_flush_cpu_write_domain(obj);
  old_read_domains = obj->base.read_domains;
  __cil_tmp12 = obj->base.read_domains;
  obj->base.read_domains = __cil_tmp12 | 64U;
  __cil_tmp13 = obj->base.write_domain;
  trace_i915_gem_object_change_domain(obj, old_read_domains, __cil_tmp13);
  }
  return (0);
}
}
int i915_gem_object_flush_gpu(struct drm_i915_gem_object *obj )
{ int ret ;
  int tmp ;
  unsigned char *__cil_tmp4 ;
  unsigned char *__cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  uint32_t __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  struct intel_ring_buffer *__cil_tmp10 ;
  uint32_t __cil_tmp11 ;

  {
  {
  __cil_tmp4 = (unsigned char *)obj;
  __cil_tmp5 = __cil_tmp4 + 224UL;
  __cil_tmp6 = *__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 == 0U) {
    return (0);
  } else {

  }
  }
  {
  __cil_tmp8 = obj->base.write_domain;
  __cil_tmp9 = __cil_tmp8 & 4294967230U;
  if (__cil_tmp9 != 0U) {
    {
    __cil_tmp10 = obj->ring;
    __cil_tmp11 = obj->base.write_domain;
    ret = i915_gem_flush_ring(__cil_tmp10, 0U, __cil_tmp11);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
  } else {

  }
  }
  {
  tmp = i915_gem_object_wait_rendering(obj);
  }
  return (tmp);
}
}
static int i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj , bool write )
{ uint32_t old_write_domain ;
  uint32_t old_read_domains ;
  int ret ;
  long tmp ;
  uint32_t __cil_tmp7 ;
  uint32_t __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  uint32_t __cil_tmp10 ;
  uint32_t __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  int __cil_tmp13 ;
  long __cil_tmp14 ;

  {
  {
  __cil_tmp7 = obj->base.write_domain;
  if (__cil_tmp7 == 1U) {
    return (0);
  } else {

  }
  }
  {
  ret = i915_gem_object_flush_gpu_write_domain(obj);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  ret = i915_gem_object_wait_rendering(obj);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  i915_gem_object_flush_gtt_write_domain(obj);
  i915_gem_object_set_to_full_cpu_read_domain(obj);
  old_write_domain = obj->base.write_domain;
  old_read_domains = obj->base.read_domains;
  }
  {
  __cil_tmp8 = obj->base.read_domains;
  __cil_tmp9 = __cil_tmp8 & 1U;
  if (__cil_tmp9 == 0U) {
    {
    i915_gem_clflush_object(obj);
    __cil_tmp10 = obj->base.read_domains;
    obj->base.read_domains = __cil_tmp10 | 1U;
    }
  } else {

  }
  }
  {
  __cil_tmp11 = obj->base.write_domain;
  __cil_tmp12 = __cil_tmp11 & 4294967294U;
  __cil_tmp13 = __cil_tmp12 != 0U;
  __cil_tmp14 = (long )__cil_tmp13;
  tmp = __builtin_expect(__cil_tmp14, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (3105), "i" (12UL));
    ldv_39622: ;
    goto ldv_39622;
  } else {

  }
  if ((int )write) {
    obj->base.read_domains = 1U;
    obj->base.write_domain = 1U;
  } else {

  }
  {
  trace_i915_gem_object_change_domain(obj, old_read_domains, old_write_domain);
  }
  return (0);
}
}
static void i915_gem_object_set_to_full_cpu_read_domain(struct drm_i915_gem_object *obj )
{ int i ;
  uint8_t *__cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  uint8_t *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  uint32_t __cil_tmp7 ;
  int __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  uint8_t *__cil_tmp10 ;
  uint8_t *__cil_tmp11 ;
  uint8_t __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct page **__cil_tmp15 ;
  struct page **__cil_tmp16 ;
  size_t __cil_tmp17 ;
  size_t __cil_tmp18 ;
  size_t __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  uint8_t *__cil_tmp21 ;
  void const *__cil_tmp22 ;

  {
  {
  __cil_tmp3 = (uint8_t *)0;
  __cil_tmp4 = (unsigned long )__cil_tmp3;
  __cil_tmp5 = obj->page_cpu_valid;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  if (__cil_tmp6 == __cil_tmp4) {
    return;
  } else {

  }
  }
  {
  __cil_tmp7 = obj->base.read_domains;
  __cil_tmp8 = (int )__cil_tmp7;
  if (__cil_tmp8 & 1) {
    i = 0;
    goto ldv_39629;
    ldv_39628: ;
    {
    __cil_tmp9 = (unsigned long )i;
    __cil_tmp10 = obj->page_cpu_valid;
    __cil_tmp11 = __cil_tmp10 + __cil_tmp9;
    __cil_tmp12 = *__cil_tmp11;
    __cil_tmp13 = (unsigned int )__cil_tmp12;
    if (__cil_tmp13 != 0U) {
      goto ldv_39627;
    } else {

    }
    }
    {
    __cil_tmp14 = (unsigned long )i;
    __cil_tmp15 = obj->pages;
    __cil_tmp16 = __cil_tmp15 + __cil_tmp14;
    drm_clflush_pages(__cil_tmp16, 1UL);
    }
    ldv_39627:
    i = i + 1;
    ldv_39629: ;
    {
    __cil_tmp17 = obj->base.size;
    __cil_tmp18 = __cil_tmp17 - 1UL;
    __cil_tmp19 = __cil_tmp18 / 4096UL;
    __cil_tmp20 = (unsigned long )i;
    if (__cil_tmp20 <= __cil_tmp19) {
      goto ldv_39628;
    } else {
      goto ldv_39630;
    }
    }
    ldv_39630: ;
  } else {

  }
  }
  {
  __cil_tmp21 = obj->page_cpu_valid;
  __cil_tmp22 = (void const *)__cil_tmp21;
  kfree(__cil_tmp22);
  obj->page_cpu_valid = (uint8_t *)0;
  }
  return;
}
}
static int i915_gem_object_set_cpu_read_domain_range(struct drm_i915_gem_object *obj ,
                                                     uint64_t offset , uint64_t size )
{ uint32_t old_read_domains ;
  int i ;
  int ret ;
  int tmp ;
  void *tmp___0 ;
  long tmp___1 ;
  size_t __cil_tmp10 ;
  unsigned long long __cil_tmp11 ;
  bool __cil_tmp12 ;
  uint8_t *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  uint8_t *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  uint32_t __cil_tmp17 ;
  int __cil_tmp18 ;
  uint8_t *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  uint8_t *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  size_t __cil_tmp23 ;
  size_t __cil_tmp24 ;
  uint8_t *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  uint8_t *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  uint32_t __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  uint8_t *__cil_tmp31 ;
  void *__cil_tmp32 ;
  size_t __cil_tmp33 ;
  size_t __cil_tmp34 ;
  uint64_t __cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  uint8_t *__cil_tmp37 ;
  uint8_t *__cil_tmp38 ;
  uint8_t __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  struct page **__cil_tmp42 ;
  struct page **__cil_tmp43 ;
  unsigned long __cil_tmp44 ;
  uint8_t *__cil_tmp45 ;
  uint8_t *__cil_tmp46 ;
  uint64_t __cil_tmp47 ;
  uint64_t __cil_tmp48 ;
  uint64_t __cil_tmp49 ;
  unsigned long long __cil_tmp50 ;
  uint32_t __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  int __cil_tmp53 ;
  long __cil_tmp54 ;
  uint32_t __cil_tmp55 ;
  uint32_t __cil_tmp56 ;

  {
  if (offset == 0ULL) {
    {
    __cil_tmp10 = obj->base.size;
    __cil_tmp11 = (unsigned long long )__cil_tmp10;
    if (__cil_tmp11 == size) {
      {
      __cil_tmp12 = (bool )0;
      tmp = i915_gem_object_set_to_cpu_domain(obj, __cil_tmp12);
      }
      return (tmp);
    } else {

    }
    }
  } else {

  }
  {
  ret = i915_gem_object_flush_gpu_write_domain(obj);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  ret = i915_gem_object_wait_rendering(obj);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  i915_gem_object_flush_gtt_write_domain(obj);
  }
  {
  __cil_tmp13 = (uint8_t *)0;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = obj->page_cpu_valid;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  if (__cil_tmp16 == __cil_tmp14) {
    {
    __cil_tmp17 = obj->base.read_domains;
    __cil_tmp18 = (int )__cil_tmp17;
    if (__cil_tmp18 & 1) {
      return (0);
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp19 = (uint8_t *)0;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  __cil_tmp21 = obj->page_cpu_valid;
  __cil_tmp22 = (unsigned long )__cil_tmp21;
  if (__cil_tmp22 == __cil_tmp20) {
    {
    __cil_tmp23 = obj->base.size;
    __cil_tmp24 = __cil_tmp23 / 4096UL;
    tmp___0 = kzalloc(__cil_tmp24, 208U);
    obj->page_cpu_valid = (uint8_t *)tmp___0;
    }
    {
    __cil_tmp25 = (uint8_t *)0;
    __cil_tmp26 = (unsigned long )__cil_tmp25;
    __cil_tmp27 = obj->page_cpu_valid;
    __cil_tmp28 = (unsigned long )__cil_tmp27;
    if (__cil_tmp28 == __cil_tmp26) {
      return (-12);
    } else {

    }
    }
  } else {
    {
    __cil_tmp29 = obj->base.read_domains;
    __cil_tmp30 = __cil_tmp29 & 1U;
    if (__cil_tmp30 == 0U) {
      {
      __cil_tmp31 = obj->page_cpu_valid;
      __cil_tmp32 = (void *)__cil_tmp31;
      __cil_tmp33 = obj->base.size;
      __cil_tmp34 = __cil_tmp33 / 4096UL;
      memset(__cil_tmp32, 0, __cil_tmp34);
      }
    } else {

    }
    }
  }
  }
  __cil_tmp35 = offset / 4096ULL;
  i = (int )__cil_tmp35;
  goto ldv_39641;
  ldv_39640: ;
  {
  __cil_tmp36 = (unsigned long )i;
  __cil_tmp37 = obj->page_cpu_valid;
  __cil_tmp38 = __cil_tmp37 + __cil_tmp36;
  __cil_tmp39 = *__cil_tmp38;
  __cil_tmp40 = (unsigned int )__cil_tmp39;
  if (__cil_tmp40 != 0U) {
    goto ldv_39639;
  } else {

  }
  }
  {
  __cil_tmp41 = (unsigned long )i;
  __cil_tmp42 = obj->pages;
  __cil_tmp43 = __cil_tmp42 + __cil_tmp41;
  drm_clflush_pages(__cil_tmp43, 1UL);
  __cil_tmp44 = (unsigned long )i;
  __cil_tmp45 = obj->page_cpu_valid;
  __cil_tmp46 = __cil_tmp45 + __cil_tmp44;
  *__cil_tmp46 = (uint8_t )1U;
  }
  ldv_39639:
  i = i + 1;
  ldv_39641: ;
  {
  __cil_tmp47 = offset + size;
  __cil_tmp48 = __cil_tmp47 - 1ULL;
  __cil_tmp49 = __cil_tmp48 / 4096ULL;
  __cil_tmp50 = (unsigned long long )i;
  if (__cil_tmp50 <= __cil_tmp49) {
    goto ldv_39640;
  } else {
    goto ldv_39642;
  }
  }
  ldv_39642:
  {
  __cil_tmp51 = obj->base.write_domain;
  __cil_tmp52 = __cil_tmp51 & 4294967294U;
  __cil_tmp53 = __cil_tmp52 != 0U;
  __cil_tmp54 = (long )__cil_tmp53;
  tmp___1 = __builtin_expect(__cil_tmp54, 0L);
  }
  if (tmp___1 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (3217), "i" (12UL));
    ldv_39643: ;
    goto ldv_39643;
  } else {

  }
  {
  old_read_domains = obj->base.read_domains;
  __cil_tmp55 = obj->base.read_domains;
  obj->base.read_domains = __cil_tmp55 | 1U;
  __cil_tmp56 = obj->base.write_domain;
  trace_i915_gem_object_change_domain(obj, old_read_domains, __cil_tmp56);
  }
  return (0);
}
}
static int i915_gem_ring_throttle(struct drm_device *dev , struct drm_file *file )
{ struct drm_i915_private *dev_priv ;
  struct drm_i915_file_private *file_priv ;
  unsigned long recent_enough ;
  unsigned long tmp ;
  struct drm_i915_gem_request *request ;
  struct intel_ring_buffer *ring ;
  u32 seqno ;
  int ret ;
  int tmp___0 ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  int __ret ;
  wait_queue_t __wait ;
  struct task_struct *tmp___1 ;
  u32 tmp___2 ;
  bool tmp___3 ;
  int tmp___4 ;
  struct task_struct *tmp___5 ;
  int tmp___6 ;
  u32 tmp___7 ;
  bool tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  int tmp___11 ;
  bool tmp___12 ;
  u32 tmp___13 ;
  bool tmp___14 ;
  int tmp___15 ;
  void *__cil_tmp31 ;
  void *__cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  atomic_t *__cil_tmp36 ;
  atomic_t const *__cil_tmp37 ;
  struct spinlock *__cil_tmp38 ;
  struct list_head *__cil_tmp39 ;
  struct drm_i915_gem_request *__cil_tmp40 ;
  long __cil_tmp41 ;
  unsigned long __cil_tmp42 ;
  long __cil_tmp43 ;
  long __cil_tmp44 ;
  struct list_head *__cil_tmp45 ;
  struct drm_i915_gem_request *__cil_tmp46 ;
  struct list_head *__cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  struct list_head *__cil_tmp49 ;
  unsigned long __cil_tmp50 ;
  struct spinlock *__cil_tmp51 ;
  u32 (*__cil_tmp52)(struct intel_ring_buffer * ) ;
  bool (*__cil_tmp53)(struct intel_ring_buffer * ) ;
  u32 (*__cil_tmp54)(struct intel_ring_buffer * ) ;
  atomic_t *__cil_tmp55 ;
  atomic_t const *__cil_tmp56 ;
  wait_queue_head_t *__cil_tmp57 ;
  u32 (*__cil_tmp58)(struct intel_ring_buffer * ) ;
  atomic_t *__cil_tmp59 ;
  atomic_t const *__cil_tmp60 ;
  wait_queue_head_t *__cil_tmp61 ;
  void (*__cil_tmp62)(struct intel_ring_buffer * ) ;
  atomic_t *__cil_tmp63 ;
  atomic_t const *__cil_tmp64 ;
  struct workqueue_struct *__cil_tmp65 ;
  struct delayed_work *__cil_tmp66 ;

  {
  {
  __cil_tmp31 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp31;
  __cil_tmp32 = file->driver_priv;
  file_priv = (struct drm_i915_file_private *)__cil_tmp32;
  __cil_tmp33 = (unsigned int const )20U;
  __cil_tmp34 = (unsigned int )__cil_tmp33;
  tmp = msecs_to_jiffies(__cil_tmp34);
  __cil_tmp35 = (unsigned long )jiffies;
  recent_enough = __cil_tmp35 - tmp;
  ring = (struct intel_ring_buffer *)0;
  seqno = 0U;
  __cil_tmp36 = & dev_priv->mm.wedged;
  __cil_tmp37 = (atomic_t const *)__cil_tmp36;
  tmp___0 = atomic_read(__cil_tmp37);
  }
  if (tmp___0 != 0) {
    return (-5);
  } else {

  }
  {
  __cil_tmp38 = & file_priv->mm.lock;
  spin_lock(__cil_tmp38);
  __cil_tmp39 = file_priv->mm.request_list.next;
  __mptr = (struct list_head const *)__cil_tmp39;
  __cil_tmp40 = (struct drm_i915_gem_request *)__mptr;
  request = __cil_tmp40 + 1152921504606846928UL;
  }
  goto ldv_39667;
  ldv_39666: ;
  {
  __cil_tmp41 = (long )recent_enough;
  __cil_tmp42 = request->emitted_jiffies;
  __cil_tmp43 = (long )__cil_tmp42;
  __cil_tmp44 = __cil_tmp43 - __cil_tmp41;
  if (__cil_tmp44 >= 0L) {
    goto ldv_39665;
  } else {

  }
  }
  ring = request->ring;
  seqno = request->seqno;
  __cil_tmp45 = request->client_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp45;
  __cil_tmp46 = (struct drm_i915_gem_request *)__mptr___0;
  request = __cil_tmp46 + 1152921504606846928UL;
  ldv_39667: ;
  {
  __cil_tmp47 = & file_priv->mm.request_list;
  __cil_tmp48 = (unsigned long )__cil_tmp47;
  __cil_tmp49 = & request->client_list;
  __cil_tmp50 = (unsigned long )__cil_tmp49;
  if (__cil_tmp50 != __cil_tmp48) {
    goto ldv_39666;
  } else {
    goto ldv_39665;
  }
  }
  ldv_39665:
  {
  __cil_tmp51 = & file_priv->mm.lock;
  spin_unlock(__cil_tmp51);
  }
  if (seqno == 0U) {
    return (0);
  } else {

  }
  {
  ret = 0;
  __cil_tmp52 = ring->get_seqno;
  tmp___13 = (*__cil_tmp52)(ring);
  tmp___14 = i915_seqno_passed(tmp___13, seqno);
  }
  if (tmp___14) {
    tmp___15 = 0;
  } else {
    tmp___15 = 1;
  }
  if (tmp___15) {
    {
    __cil_tmp53 = ring->irq_get;
    tmp___12 = (*__cil_tmp53)(ring);
    }
    if ((int )tmp___12) {
      {
      __ret = 0;
      __cil_tmp54 = ring->get_seqno;
      tmp___7 = (*__cil_tmp54)(ring);
      tmp___8 = i915_seqno_passed(tmp___7, seqno);
      }
      if (tmp___8) {
        tmp___9 = 0;
      } else {
        tmp___9 = 1;
      }
      if (tmp___9) {
        {
        __cil_tmp55 = & dev_priv->mm.wedged;
        __cil_tmp56 = (atomic_t const *)__cil_tmp55;
        tmp___10 = atomic_read(__cil_tmp56);
        }
        if (tmp___10 == 0) {
          {
          tmp___1 = get_current();
          __wait.flags = 0U;
          __wait.private = (void *)tmp___1;
          __wait.func = & autoremove_wake_function;
          __wait.task_list.next = & __wait.task_list;
          __wait.task_list.prev = & __wait.task_list;
          }
          ldv_39672:
          {
          __cil_tmp57 = & ring->irq_queue;
          prepare_to_wait(__cil_tmp57, & __wait, 1);
          __cil_tmp58 = ring->get_seqno;
          tmp___2 = (*__cil_tmp58)(ring);
          tmp___3 = i915_seqno_passed(tmp___2, seqno);
          }
          if ((int )tmp___3) {
            goto ldv_39670;
          } else {
            {
            __cil_tmp59 = & dev_priv->mm.wedged;
            __cil_tmp60 = (atomic_t const *)__cil_tmp59;
            tmp___4 = atomic_read(__cil_tmp60);
            }
            if (tmp___4 != 0) {
              goto ldv_39670;
            } else {

            }
          }
          {
          tmp___5 = get_current();
          tmp___6 = signal_pending(tmp___5);
          }
          if (tmp___6 == 0) {
            {
            schedule();
            }
            goto ldv_39671;
          } else {

          }
          __ret = -512;
          goto ldv_39670;
          ldv_39671: ;
          goto ldv_39672;
          ldv_39670:
          {
          __cil_tmp61 = & ring->irq_queue;
          finish_wait(__cil_tmp61, & __wait);
          }
        } else {

        }
      } else {

      }
      {
      ret = __ret;
      __cil_tmp62 = ring->irq_put;
      (*__cil_tmp62)(ring);
      }
      if (ret == 0) {
        {
        __cil_tmp63 = & dev_priv->mm.wedged;
        __cil_tmp64 = (atomic_t const *)__cil_tmp63;
        tmp___11 = atomic_read(__cil_tmp64);
        }
        if (tmp___11 != 0) {
          ret = -5;
        } else {

        }
      } else {

      }
    } else {

    }
  } else {

  }
  if (ret == 0) {
    {
    __cil_tmp65 = dev_priv->wq;
    __cil_tmp66 = & dev_priv->mm.retire_work;
    queue_delayed_work(__cil_tmp65, __cil_tmp66, 0UL);
    }
  } else {

  }
  return (ret);
}
}
int i915_gem_object_pin(struct drm_i915_gem_object *obj , uint32_t alignment , bool map_and_fenceable )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  int ret ;
  long tmp ;
  int __ret_warn_on ;
  long tmp___0 ;
  int __ret_warn_on___0 ;
  long tmp___1 ;
  unsigned char tmp___2 ;
  int __ret_warn_on___1 ;
  long tmp___3 ;
  void *__cil_tmp15 ;
  unsigned int *__cil_tmp16 ;
  unsigned int *__cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  int __cil_tmp19 ;
  long __cil_tmp20 ;
  int __cil_tmp21 ;
  long __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  long __cil_tmp26 ;
  struct drm_mm_node *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  struct drm_mm_node *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  uint32_t __cil_tmp31 ;
  uint32_t __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned char *__cil_tmp34 ;
  unsigned char *__cil_tmp35 ;
  unsigned char __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int *__cil_tmp38 ;
  unsigned int *__cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  int __cil_tmp41 ;
  long __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;
  uint32_t __cil_tmp45 ;
  int __cil_tmp46 ;
  unsigned char __cil_tmp47 ;
  int __cil_tmp48 ;
  int __cil_tmp49 ;
  long __cil_tmp50 ;
  struct drm_mm_node *__cil_tmp51 ;
  unsigned long __cil_tmp52 ;
  struct drm_mm_node *__cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  int __cil_tmp55 ;
  bool __cil_tmp56 ;
  unsigned char __cil_tmp57 ;
  int __cil_tmp58 ;
  int __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  unsigned char *__cil_tmp61 ;
  unsigned char *__cil_tmp62 ;
  unsigned char __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  struct list_head *__cil_tmp65 ;
  struct list_head *__cil_tmp66 ;
  unsigned char __cil_tmp67 ;
  int __cil_tmp68 ;
  unsigned char __cil_tmp69 ;
  int __cil_tmp70 ;
  int __cil_tmp71 ;
  int __cil_tmp72 ;
  long __cil_tmp73 ;
  int __cil_tmp74 ;
  int __cil_tmp75 ;
  int __cil_tmp76 ;
  long __cil_tmp77 ;

  {
  {
  dev = obj->base.dev;
  __cil_tmp15 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp15;
  __cil_tmp16 = (unsigned int *)obj;
  __cil_tmp17 = __cil_tmp16 + 56UL;
  __cil_tmp18 = *__cil_tmp17;
  __cil_tmp19 = __cil_tmp18 == 122880U;
  __cil_tmp20 = (long )__cil_tmp19;
  tmp = __builtin_expect(__cil_tmp20, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (3299), "i" (12UL));
    ldv_39682: ;
    goto ldv_39682;
  } else {

  }
  {
  __ret_warn_on = 0;
  __cil_tmp21 = __ret_warn_on != 0;
  __cil_tmp22 = (long )__cil_tmp21;
  tmp___0 = __builtin_expect(__cil_tmp22, 0L);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp23 = (int const )3300;
    __cil_tmp24 = (int )__cil_tmp23;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p",
                       __cil_tmp24);
    }
  } else {

  }
  {
  __cil_tmp25 = __ret_warn_on != 0;
  __cil_tmp26 = (long )__cil_tmp25;
  __builtin_expect(__cil_tmp26, 0L);
  }
  {
  __cil_tmp27 = (struct drm_mm_node *)0;
  __cil_tmp28 = (unsigned long )__cil_tmp27;
  __cil_tmp29 = obj->gtt_space;
  __cil_tmp30 = (unsigned long )__cil_tmp29;
  if (__cil_tmp30 != __cil_tmp28) {
    if (alignment != 0U) {
      {
      __cil_tmp31 = alignment - 1U;
      __cil_tmp32 = obj->gtt_offset;
      __cil_tmp33 = __cil_tmp32 & __cil_tmp31;
      if (__cil_tmp33 != 0U) {
        goto _L;
      } else {
        goto _L___0;
      }
      }
    } else
    _L___0:
    if ((int )map_and_fenceable) {
      {
      __cil_tmp34 = (unsigned char *)obj;
      __cil_tmp35 = __cil_tmp34 + 226UL;
      __cil_tmp36 = *__cil_tmp35;
      __cil_tmp37 = (unsigned int )__cil_tmp36;
      if (__cil_tmp37 == 0U) {
        _L:
        {
        __cil_tmp38 = (unsigned int *)obj;
        __cil_tmp39 = __cil_tmp38 + 56UL;
        __cil_tmp40 = *__cil_tmp39;
        __ret_warn_on___0 = __cil_tmp40 != 0U;
        __cil_tmp41 = __ret_warn_on___0 != 0;
        __cil_tmp42 = (long )__cil_tmp41;
        tmp___1 = __builtin_expect(__cil_tmp42, 0L);
        }
        if (tmp___1 != 0L) {
          {
          __cil_tmp43 = (int const )3311;
          __cil_tmp44 = (int )__cil_tmp43;
          __cil_tmp45 = obj->gtt_offset;
          __cil_tmp46 = (int )map_and_fenceable;
          __cil_tmp47 = obj->map_and_fenceable;
          __cil_tmp48 = (int )__cil_tmp47;
          warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p",
                            __cil_tmp44, "bo is already pinned with incorrect alignment: offset=%x, req.alignment=%x, req.map_and_fenceable=%d, obj->map_and_fenceable=%d\n",
                            __cil_tmp45, alignment, __cil_tmp46, __cil_tmp48);
          }
        } else {

        }
        {
        __cil_tmp49 = __ret_warn_on___0 != 0;
        __cil_tmp50 = (long )__cil_tmp49;
        __builtin_expect(__cil_tmp50, 0L);
        ret = i915_gem_object_unbind(obj);
        }
        if (ret != 0) {
          return (ret);
        } else {

        }
      } else {

      }
      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp51 = (struct drm_mm_node *)0;
  __cil_tmp52 = (unsigned long )__cil_tmp51;
  __cil_tmp53 = obj->gtt_space;
  __cil_tmp54 = (unsigned long )__cil_tmp53;
  if (__cil_tmp54 == __cil_tmp52) {
    {
    __cil_tmp55 = (int )map_and_fenceable;
    __cil_tmp56 = (bool )__cil_tmp55;
    ret = i915_gem_object_bind_to_gtt(obj, alignment, __cil_tmp56);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
  } else {

  }
  }
  tmp___2 = obj->pin_count;
  __cil_tmp57 = obj->pin_count;
  __cil_tmp58 = (int )__cil_tmp57;
  __cil_tmp59 = __cil_tmp58 + 1;
  obj->pin_count = (unsigned char )__cil_tmp59;
  {
  __cil_tmp60 = (unsigned int )tmp___2;
  if (__cil_tmp60 == 0U) {
    {
    __cil_tmp61 = (unsigned char *)obj;
    __cil_tmp62 = __cil_tmp61 + 224UL;
    __cil_tmp63 = *__cil_tmp62;
    __cil_tmp64 = (unsigned int )__cil_tmp63;
    if (__cil_tmp64 == 0U) {
      {
      __cil_tmp65 = & obj->mm_list;
      __cil_tmp66 = & dev_priv->mm.pinned_list;
      list_move_tail(__cil_tmp65, __cil_tmp66);
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp67 = (unsigned char )map_and_fenceable;
  __cil_tmp68 = (int )__cil_tmp67;
  __cil_tmp69 = obj->pin_mappable;
  __cil_tmp70 = (int )__cil_tmp69;
  __cil_tmp71 = __cil_tmp70 | __cil_tmp68;
  obj->pin_mappable = (unsigned char )__cil_tmp71;
  __ret_warn_on___1 = 0;
  __cil_tmp72 = __ret_warn_on___1 != 0;
  __cil_tmp73 = (long )__cil_tmp72;
  tmp___3 = __builtin_expect(__cil_tmp73, 0L);
  }
  if (tmp___3 != 0L) {
    {
    __cil_tmp74 = (int const )3332;
    __cil_tmp75 = (int )__cil_tmp74;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p",
                       __cil_tmp75);
    }
  } else {

  }
  {
  __cil_tmp76 = __ret_warn_on___1 != 0;
  __cil_tmp77 = (long )__cil_tmp76;
  __builtin_expect(__cil_tmp77, 0L);
  }
  return (0);
}
}
void i915_gem_object_unpin(struct drm_i915_gem_object *obj )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  int __ret_warn_on ;
  long tmp ;
  long tmp___0 ;
  long tmp___1 ;
  int __ret_warn_on___0 ;
  long tmp___2 ;
  void *__cil_tmp10 ;
  int __cil_tmp11 ;
  long __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  long __cil_tmp16 ;
  unsigned int *__cil_tmp17 ;
  unsigned int *__cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  int __cil_tmp20 ;
  long __cil_tmp21 ;
  struct drm_mm_node *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  struct drm_mm_node *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  int __cil_tmp26 ;
  long __cil_tmp27 ;
  unsigned char __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  unsigned char __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned char *__cil_tmp33 ;
  unsigned char *__cil_tmp34 ;
  unsigned char __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  struct list_head *__cil_tmp37 ;
  struct list_head *__cil_tmp38 ;
  int __cil_tmp39 ;
  long __cil_tmp40 ;
  int __cil_tmp41 ;
  int __cil_tmp42 ;
  int __cil_tmp43 ;
  long __cil_tmp44 ;

  {
  {
  dev = obj->base.dev;
  __cil_tmp10 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp10;
  __ret_warn_on = 0;
  __cil_tmp11 = __ret_warn_on != 0;
  __cil_tmp12 = (long )__cil_tmp11;
  tmp = __builtin_expect(__cil_tmp12, 0L);
  }
  if (tmp != 0L) {
    {
    __cil_tmp13 = (int const )3342;
    __cil_tmp14 = (int )__cil_tmp13;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p",
                       __cil_tmp14);
    }
  } else {

  }
  {
  __cil_tmp15 = __ret_warn_on != 0;
  __cil_tmp16 = (long )__cil_tmp15;
  __builtin_expect(__cil_tmp16, 0L);
  __cil_tmp17 = (unsigned int *)obj;
  __cil_tmp18 = __cil_tmp17 + 56UL;
  __cil_tmp19 = *__cil_tmp18;
  __cil_tmp20 = __cil_tmp19 == 0U;
  __cil_tmp21 = (long )__cil_tmp20;
  tmp___0 = __builtin_expect(__cil_tmp21, 0L);
  }
  if (tmp___0 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (3343), "i" (12UL));
    ldv_39696: ;
    goto ldv_39696;
  } else {

  }
  {
  __cil_tmp22 = (struct drm_mm_node *)0;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  __cil_tmp24 = obj->gtt_space;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  __cil_tmp26 = __cil_tmp25 == __cil_tmp23;
  __cil_tmp27 = (long )__cil_tmp26;
  tmp___1 = __builtin_expect(__cil_tmp27, 0L);
  }
  if (tmp___1 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (3344), "i" (12UL));
    ldv_39697: ;
    goto ldv_39697;
  } else {

  }
  __cil_tmp28 = obj->pin_count;
  __cil_tmp29 = (int )__cil_tmp28;
  __cil_tmp30 = __cil_tmp29 - 1;
  obj->pin_count = (unsigned char )__cil_tmp30;
  {
  __cil_tmp31 = obj->pin_count;
  __cil_tmp32 = (unsigned int )__cil_tmp31;
  if (__cil_tmp32 == 0U) {
    {
    __cil_tmp33 = (unsigned char *)obj;
    __cil_tmp34 = __cil_tmp33 + 224UL;
    __cil_tmp35 = *__cil_tmp34;
    __cil_tmp36 = (unsigned int )__cil_tmp35;
    if (__cil_tmp36 == 0U) {
      {
      __cil_tmp37 = & obj->mm_list;
      __cil_tmp38 = & dev_priv->mm.inactive_list;
      list_move_tail(__cil_tmp37, __cil_tmp38);
      }
    } else {

    }
    }
    obj->pin_mappable = (unsigned char)0;
  } else {

  }
  }
  {
  __ret_warn_on___0 = 0;
  __cil_tmp39 = __ret_warn_on___0 != 0;
  __cil_tmp40 = (long )__cil_tmp39;
  tmp___2 = __builtin_expect(__cil_tmp40, 0L);
  }
  if (tmp___2 != 0L) {
    {
    __cil_tmp41 = (int const )3352;
    __cil_tmp42 = (int )__cil_tmp41;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p",
                       __cil_tmp42);
    }
  } else {

  }
  {
  __cil_tmp43 = __ret_warn_on___0 != 0;
  __cil_tmp44 = (long )__cil_tmp43;
  __builtin_expect(__cil_tmp44, 0L);
  }
  return;
}
}
int i915_gem_pin_ioctl(struct drm_device *dev , void *data , struct drm_file *file )
{ struct drm_i915_gem_pin *args ;
  struct drm_i915_gem_object *obj ;
  int ret ;
  struct drm_gem_object const *__mptr ;
  struct drm_gem_object *tmp ;
  __u32 __cil_tmp9 ;
  struct drm_gem_object *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct drm_gem_object *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned char *__cil_tmp14 ;
  unsigned char *__cil_tmp15 ;
  unsigned char __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  struct drm_file *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  struct drm_file *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  struct drm_file *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  __u32 __cil_tmp25 ;
  uint32_t __cil_tmp26 ;
  uint32_t __cil_tmp27 ;
  __u64 __cil_tmp28 ;
  uint32_t __cil_tmp29 ;
  bool __cil_tmp30 ;
  uint32_t __cil_tmp31 ;
  struct drm_gem_object *__cil_tmp32 ;
  struct mutex *__cil_tmp33 ;

  {
  {
  args = (struct drm_i915_gem_pin *)data;
  ret = i915_mutex_lock_interruptible(dev);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp9 = args->handle;
  tmp = drm_gem_object_lookup(dev, file, __cil_tmp9);
  __mptr = (struct drm_gem_object const *)tmp;
  obj = (struct drm_i915_gem_object *)__mptr;
  }
  {
  __cil_tmp10 = (struct drm_gem_object *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = & obj->base;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  if (__cil_tmp13 == __cil_tmp11) {
    ret = -2;
    goto unlock;
  } else {

  }
  }
  {
  __cil_tmp14 = (unsigned char *)obj;
  __cil_tmp15 = __cil_tmp14 + 225UL;
  __cil_tmp16 = *__cil_tmp15;
  __cil_tmp17 = (unsigned int )__cil_tmp16;
  if (__cil_tmp17 != 0U) {
    {
    drm_err("i915_gem_pin_ioctl", "Attempting to pin a purgeable buffer\n");
    ret = -22;
    }
    goto out;
  } else {

  }
  }
  {
  __cil_tmp18 = (struct drm_file *)0;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  __cil_tmp20 = obj->pin_filp;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  if (__cil_tmp21 != __cil_tmp19) {
    {
    __cil_tmp22 = (unsigned long )file;
    __cil_tmp23 = obj->pin_filp;
    __cil_tmp24 = (unsigned long )__cil_tmp23;
    if (__cil_tmp24 != __cil_tmp22) {
      {
      __cil_tmp25 = args->handle;
      drm_err("i915_gem_pin_ioctl", "Already pinned in i915_gem_pin_ioctl(): %d\n",
              __cil_tmp25);
      ret = -22;
      }
      goto out;
    } else {

    }
    }
  } else {

  }
  }
  __cil_tmp26 = obj->user_pin_count;
  obj->user_pin_count = __cil_tmp26 + 1U;
  obj->pin_filp = file;
  {
  __cil_tmp27 = obj->user_pin_count;
  if (__cil_tmp27 == 1U) {
    {
    __cil_tmp28 = args->alignment;
    __cil_tmp29 = (uint32_t )__cil_tmp28;
    __cil_tmp30 = (bool )1;
    ret = i915_gem_object_pin(obj, __cil_tmp29, __cil_tmp30);
    }
    if (ret != 0) {
      goto out;
    } else {

    }
  } else {

  }
  }
  {
  i915_gem_object_flush_cpu_write_domain(obj);
  __cil_tmp31 = obj->gtt_offset;
  args->offset = (__u64 )__cil_tmp31;
  }
  out:
  {
  __cil_tmp32 = & obj->base;
  drm_gem_object_unreference(__cil_tmp32);
  }
  unlock:
  {
  __cil_tmp33 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp33);
  }
  return (ret);
}
}
int i915_gem_unpin_ioctl(struct drm_device *dev , void *data , struct drm_file *file )
{ struct drm_i915_gem_pin *args ;
  struct drm_i915_gem_object *obj ;
  int ret ;
  struct drm_gem_object const *__mptr ;
  struct drm_gem_object *tmp ;
  __u32 __cil_tmp9 ;
  struct drm_gem_object *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct drm_gem_object *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct drm_file *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  __u32 __cil_tmp17 ;
  uint32_t __cil_tmp18 ;
  uint32_t __cil_tmp19 ;
  struct drm_gem_object *__cil_tmp20 ;
  struct mutex *__cil_tmp21 ;

  {
  {
  args = (struct drm_i915_gem_pin *)data;
  ret = i915_mutex_lock_interruptible(dev);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp9 = args->handle;
  tmp = drm_gem_object_lookup(dev, file, __cil_tmp9);
  __mptr = (struct drm_gem_object const *)tmp;
  obj = (struct drm_i915_gem_object *)__mptr;
  }
  {
  __cil_tmp10 = (struct drm_gem_object *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = & obj->base;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  if (__cil_tmp13 == __cil_tmp11) {
    ret = -2;
    goto unlock;
  } else {

  }
  }
  {
  __cil_tmp14 = (unsigned long )file;
  __cil_tmp15 = obj->pin_filp;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  if (__cil_tmp16 != __cil_tmp14) {
    {
    __cil_tmp17 = args->handle;
    drm_err("i915_gem_unpin_ioctl", "Not pinned by caller in i915_gem_pin_ioctl(): %d\n",
            __cil_tmp17);
    ret = -22;
    }
    goto out;
  } else {

  }
  }
  __cil_tmp18 = obj->user_pin_count;
  obj->user_pin_count = __cil_tmp18 - 1U;
  {
  __cil_tmp19 = obj->user_pin_count;
  if (__cil_tmp19 == 0U) {
    {
    obj->pin_filp = (struct drm_file *)0;
    i915_gem_object_unpin(obj);
    }
  } else {

  }
  }
  out:
  {
  __cil_tmp20 = & obj->base;
  drm_gem_object_unreference(__cil_tmp20);
  }
  unlock:
  {
  __cil_tmp21 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp21);
  }
  return (ret);
}
}
int i915_gem_busy_ioctl(struct drm_device *dev , void *data , struct drm_file *file )
{ struct drm_i915_gem_busy *args ;
  struct drm_i915_gem_object *obj ;
  int ret ;
  struct drm_gem_object const *__mptr ;
  struct drm_gem_object *tmp ;
  struct drm_i915_gem_request *request ;
  void *tmp___0 ;
  __u32 __cil_tmp11 ;
  struct drm_gem_object *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct drm_gem_object *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned char __cil_tmp16 ;
  __u32 __cil_tmp17 ;
  uint32_t __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  struct intel_ring_buffer *__cil_tmp20 ;
  uint32_t __cil_tmp21 ;
  uint32_t __cil_tmp22 ;
  struct intel_ring_buffer *__cil_tmp23 ;
  u32 __cil_tmp24 ;
  struct drm_i915_gem_request *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  struct intel_ring_buffer *__cil_tmp28 ;
  struct drm_file *__cil_tmp29 ;
  struct intel_ring_buffer *__cil_tmp30 ;
  unsigned char __cil_tmp31 ;
  struct drm_gem_object *__cil_tmp32 ;
  struct mutex *__cil_tmp33 ;

  {
  {
  args = (struct drm_i915_gem_busy *)data;
  ret = i915_mutex_lock_interruptible(dev);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp11 = args->handle;
  tmp = drm_gem_object_lookup(dev, file, __cil_tmp11);
  __mptr = (struct drm_gem_object const *)tmp;
  obj = (struct drm_i915_gem_object *)__mptr;
  }
  {
  __cil_tmp12 = (struct drm_gem_object *)0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = & obj->base;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  if (__cil_tmp15 == __cil_tmp13) {
    ret = -2;
    goto unlock;
  } else {

  }
  }
  __cil_tmp16 = obj->active;
  args->busy = (__u32 )__cil_tmp16;
  {
  __cil_tmp17 = args->busy;
  if (__cil_tmp17 != 0U) {
    {
    __cil_tmp18 = obj->base.write_domain;
    __cil_tmp19 = __cil_tmp18 & 4294967230U;
    if (__cil_tmp19 != 0U) {
      {
      __cil_tmp20 = obj->ring;
      __cil_tmp21 = obj->base.write_domain;
      ret = i915_gem_flush_ring(__cil_tmp20, 0U, __cil_tmp21);
      }
    } else {
      {
      __cil_tmp22 = obj->last_rendering_seqno;
      __cil_tmp23 = obj->ring;
      __cil_tmp24 = __cil_tmp23->outstanding_lazy_request;
      if (__cil_tmp24 == __cil_tmp22) {
        {
        tmp___0 = kzalloc(64UL, 208U);
        request = (struct drm_i915_gem_request *)tmp___0;
        }
        {
        __cil_tmp25 = (struct drm_i915_gem_request *)0;
        __cil_tmp26 = (unsigned long )__cil_tmp25;
        __cil_tmp27 = (unsigned long )request;
        if (__cil_tmp27 != __cil_tmp26) {
          {
          __cil_tmp28 = obj->ring;
          __cil_tmp29 = (struct drm_file *)0;
          ret = i915_add_request(__cil_tmp28, __cil_tmp29, request);
          }
        } else {
          ret = -12;
        }
        }
      } else {

      }
      }
    }
    }
    {
    __cil_tmp30 = obj->ring;
    i915_gem_retire_requests_ring(__cil_tmp30);
    __cil_tmp31 = obj->active;
    args->busy = (__u32 )__cil_tmp31;
    }
  } else {

  }
  }
  {
  __cil_tmp32 = & obj->base;
  drm_gem_object_unreference(__cil_tmp32);
  }
  unlock:
  {
  __cil_tmp33 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp33);
  }
  return (ret);
}
}
int i915_gem_throttle_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ int tmp ;

  {
  {
  tmp = i915_gem_ring_throttle(dev, file_priv);
  }
  return (tmp);
}
}
int i915_gem_madvise_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ struct drm_i915_gem_madvise *args ;
  struct drm_i915_gem_object *obj ;
  int ret ;
  struct drm_gem_object const *__mptr ;
  struct drm_gem_object *tmp ;
  int tmp___0 ;
  __u32 __cil_tmp10 ;
  int __cil_tmp11 ;
  __u32 __cil_tmp12 ;
  int __cil_tmp13 ;
  __u32 __cil_tmp14 ;
  struct drm_gem_object *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct drm_gem_object *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned int *__cil_tmp19 ;
  unsigned int *__cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned char *__cil_tmp22 ;
  unsigned char *__cil_tmp23 ;
  unsigned char __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  __u32 __cil_tmp26 ;
  struct drm_mm_node *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  struct drm_mm_node *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  unsigned char *__cil_tmp31 ;
  unsigned char *__cil_tmp32 ;
  unsigned char __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  int __cil_tmp35 ;
  struct drm_gem_object *__cil_tmp36 ;
  struct mutex *__cil_tmp37 ;

  {
  args = (struct drm_i915_gem_madvise *)data;
  {
  __cil_tmp10 = args->madv;
  __cil_tmp11 = (int )__cil_tmp10;
  if (__cil_tmp11 == 1) {
    goto case_1;
  } else {
    {
    __cil_tmp12 = args->madv;
    __cil_tmp13 = (int )__cil_tmp12;
    if (__cil_tmp13 == 0) {
      goto case_0;
    } else {
      goto switch_default;
      if (0) {
        case_1: ;
        case_0: ;
        goto ldv_39753;
        switch_default: ;
        return (-22);
      } else {

      }
    }
    }
  }
  }
  ldv_39753:
  {
  ret = i915_mutex_lock_interruptible(dev);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp14 = args->handle;
  tmp = drm_gem_object_lookup(dev, file_priv, __cil_tmp14);
  __mptr = (struct drm_gem_object const *)tmp;
  obj = (struct drm_i915_gem_object *)__mptr;
  }
  {
  __cil_tmp15 = (struct drm_gem_object *)0;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  __cil_tmp17 = & obj->base;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  if (__cil_tmp18 == __cil_tmp16) {
    ret = -2;
    goto unlock;
  } else {

  }
  }
  {
  __cil_tmp19 = (unsigned int *)obj;
  __cil_tmp20 = __cil_tmp19 + 56UL;
  __cil_tmp21 = *__cil_tmp20;
  if (__cil_tmp21 != 0U) {
    ret = -22;
    goto out;
  } else {

  }
  }
  {
  __cil_tmp22 = (unsigned char *)obj;
  __cil_tmp23 = __cil_tmp22 + 225UL;
  __cil_tmp24 = *__cil_tmp23;
  __cil_tmp25 = (unsigned int )__cil_tmp24;
  if (__cil_tmp25 != 2U) {
    __cil_tmp26 = args->madv;
    obj->madv = (unsigned char )__cil_tmp26;
  } else {

  }
  }
  {
  tmp___0 = i915_gem_object_is_purgeable(obj);
  }
  if (tmp___0 != 0) {
    {
    __cil_tmp27 = (struct drm_mm_node *)0;
    __cil_tmp28 = (unsigned long )__cil_tmp27;
    __cil_tmp29 = obj->gtt_space;
    __cil_tmp30 = (unsigned long )__cil_tmp29;
    if (__cil_tmp30 == __cil_tmp28) {
      {
      i915_gem_object_truncate(obj);
      }
    } else {

    }
    }
  } else {

  }
  __cil_tmp31 = (unsigned char *)obj;
  __cil_tmp32 = __cil_tmp31 + 225UL;
  __cil_tmp33 = *__cil_tmp32;
  __cil_tmp34 = (unsigned int )__cil_tmp33;
  __cil_tmp35 = __cil_tmp34 != 2U;
  args->retained = (__u32 )__cil_tmp35;
  out:
  {
  __cil_tmp36 = & obj->base;
  drm_gem_object_unreference(__cil_tmp36);
  }
  unlock:
  {
  __cil_tmp37 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp37);
  }
  return (ret);
}
}
struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev , size_t size )
{ struct drm_i915_private *dev_priv ;
  struct drm_i915_gem_object *obj ;
  struct address_space *mapping ;
  void *tmp ;
  int tmp___0 ;
  void *__cil_tmp8 ;
  struct drm_i915_gem_object *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct drm_gem_object *__cil_tmp12 ;
  void const *__cil_tmp13 ;
  struct file *__cil_tmp14 ;
  struct dentry *__cil_tmp15 ;
  struct inode *__cil_tmp16 ;
  struct list_head *__cil_tmp17 ;
  struct list_head *__cil_tmp18 ;
  struct list_head *__cil_tmp19 ;
  struct list_head *__cil_tmp20 ;
  struct list_head *__cil_tmp21 ;

  {
  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  tmp = kzalloc(376UL, 208U);
  obj = (struct drm_i915_gem_object *)tmp;
  }
  {
  __cil_tmp9 = (struct drm_i915_gem_object *)0;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = (unsigned long )obj;
  if (__cil_tmp11 == __cil_tmp10) {
    return ((struct drm_i915_gem_object *)0);
  } else {

  }
  }
  {
  __cil_tmp12 = & obj->base;
  tmp___0 = drm_gem_object_init(dev, __cil_tmp12, size);
  }
  if (tmp___0 != 0) {
    {
    __cil_tmp13 = (void const *)obj;
    kfree(__cil_tmp13);
    }
    return ((struct drm_i915_gem_object *)0);
  } else {

  }
  {
  __cil_tmp14 = obj->base.filp;
  __cil_tmp15 = __cil_tmp14->f_path.dentry;
  __cil_tmp16 = __cil_tmp15->d_inode;
  mapping = __cil_tmp16->i_mapping;
  mapping_set_gfp_mask(mapping, 655570U);
  i915_gem_info_add_obj(dev_priv, size);
  obj->base.write_domain = 1U;
  obj->base.read_domains = 1U;
  obj->cache_level = (unsigned char)0;
  obj->base.driver_private = (void *)0;
  obj->fence_reg = (signed char)-1;
  __cil_tmp17 = & obj->mm_list;
  INIT_LIST_HEAD(__cil_tmp17);
  __cil_tmp18 = & obj->gtt_list;
  INIT_LIST_HEAD(__cil_tmp18);
  __cil_tmp19 = & obj->ring_list;
  INIT_LIST_HEAD(__cil_tmp19);
  __cil_tmp20 = & obj->exec_list;
  INIT_LIST_HEAD(__cil_tmp20);
  __cil_tmp21 = & obj->gpu_write_list;
  INIT_LIST_HEAD(__cil_tmp21);
  obj->madv = (unsigned char)0;
  obj->map_and_fenceable = (unsigned char)1;
  }
  return (obj);
}
}
int i915_gem_init_object(struct drm_gem_object *obj )
{

  {
  __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                       "i" (3602), "i" (12UL));
  ldv_39769: ;
  goto ldv_39769;
  return (0);
}
}
static void i915_gem_free_object_tail(struct drm_i915_gem_object *obj )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  int ret ;
  void *__cil_tmp5 ;
  struct list_head *__cil_tmp6 ;
  struct list_head *__cil_tmp7 ;
  struct drm_local_map *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  struct drm_local_map *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct drm_gem_object *__cil_tmp12 ;
  size_t __cil_tmp13 ;
  uint8_t *__cil_tmp14 ;
  void const *__cil_tmp15 ;
  unsigned long *__cil_tmp16 ;
  void const *__cil_tmp17 ;
  void const *__cil_tmp18 ;

  {
  {
  dev = obj->base.dev;
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  ret = i915_gem_object_unbind(obj);
  }
  if (ret == -512) {
    {
    __cil_tmp6 = & obj->mm_list;
    __cil_tmp7 = & dev_priv->mm.deferred_free_list;
    list_move(__cil_tmp6, __cil_tmp7);
    }
    return;
  } else {

  }
  {
  trace_i915_gem_object_destroy(obj);
  }
  {
  __cil_tmp8 = (struct drm_local_map *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = obj->base.map_list.map;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  if (__cil_tmp11 != __cil_tmp9) {
    {
    i915_gem_free_mmap_offset(obj);
    }
  } else {

  }
  }
  {
  __cil_tmp12 = & obj->base;
  drm_gem_object_release(__cil_tmp12);
  __cil_tmp13 = obj->base.size;
  i915_gem_info_remove_obj(dev_priv, __cil_tmp13);
  __cil_tmp14 = obj->page_cpu_valid;
  __cil_tmp15 = (void const *)__cil_tmp14;
  kfree(__cil_tmp15);
  __cil_tmp16 = obj->bit_17;
  __cil_tmp17 = (void const *)__cil_tmp16;
  kfree(__cil_tmp17);
  __cil_tmp18 = (void const *)obj;
  kfree(__cil_tmp18);
  }
  return;
}
}
void i915_gem_free_object(struct drm_gem_object *gem_obj )
{ struct drm_i915_gem_object *obj ;
  struct drm_gem_object const *__mptr ;
  struct drm_device *dev ;
  unsigned char __cil_tmp5 ;
  int __cil_tmp6 ;
  struct drm_i915_gem_phys_object *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct drm_i915_gem_phys_object *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;

  {
  __mptr = (struct drm_gem_object const *)gem_obj;
  obj = (struct drm_i915_gem_object *)__mptr;
  dev = obj->base.dev;
  goto ldv_39784;
  ldv_39783:
  {
  i915_gem_object_unpin(obj);
  }
  ldv_39784: ;
  {
  __cil_tmp5 = obj->pin_count;
  __cil_tmp6 = (int )__cil_tmp5;
  if (__cil_tmp6 > 0) {
    goto ldv_39783;
  } else {
    goto ldv_39785;
  }
  }
  ldv_39785: ;
  {
  __cil_tmp7 = (struct drm_i915_gem_phys_object *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = obj->phys_obj;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  if (__cil_tmp10 != __cil_tmp8) {
    {
    i915_gem_detach_phys_object(dev, obj);
    }
  } else {

  }
  }
  {
  i915_gem_free_object_tail(obj);
  }
  return;
}
}
int i915_gem_idle(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  int ret ;
  int tmp ;
  void *__cil_tmp5 ;
  struct mutex *__cil_tmp6 ;
  int __cil_tmp7 ;
  struct mutex *__cil_tmp8 ;
  struct mutex *__cil_tmp9 ;
  bool __cil_tmp10 ;
  struct mutex *__cil_tmp11 ;
  struct timer_list *__cil_tmp12 ;
  struct mutex *__cil_tmp13 ;
  struct delayed_work *__cil_tmp14 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  __cil_tmp6 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp6, 0U);
  }
  {
  __cil_tmp7 = dev_priv->mm.suspended;
  if (__cil_tmp7 != 0) {
    {
    __cil_tmp8 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp8);
    }
    return (0);
  } else {

  }
  }
  {
  ret = i915_gpu_idle(dev);
  }
  if (ret != 0) {
    {
    __cil_tmp9 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp9);
    }
    return (ret);
  } else {

  }
  {
  tmp = drm_core_check_feature(dev, 8192);
  }
  if (tmp == 0) {
    {
    __cil_tmp10 = (bool )0;
    ret = i915_gem_evict_inactive(dev, __cil_tmp10);
    }
    if (ret != 0) {
      {
      __cil_tmp11 = & dev->struct_mutex;
      mutex_unlock(__cil_tmp11);
      }
      return (ret);
    } else {

    }
  } else {

  }
  {
  i915_gem_reset_fences(dev);
  dev_priv->mm.suspended = 1;
  __cil_tmp12 = & dev_priv->hangcheck_timer;
  del_timer_sync(__cil_tmp12);
  i915_kernel_lost_context(dev);
  i915_gem_cleanup_ringbuffer(dev);
  __cil_tmp13 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp13);
  __cil_tmp14 = & dev_priv->mm.retire_work;
  cancel_delayed_work_sync(__cil_tmp14);
  }
  return (0);
}
}
int i915_gem_init_ringbuffer(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  int ret ;
  void *__cil_tmp4 ;
  void *__cil_tmp5 ;
  struct drm_i915_private *__cil_tmp6 ;
  struct intel_device_info const *__cil_tmp7 ;
  unsigned char *__cil_tmp8 ;
  unsigned char *__cil_tmp9 ;
  unsigned char __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  void *__cil_tmp12 ;
  struct drm_i915_private *__cil_tmp13 ;
  struct intel_device_info const *__cil_tmp14 ;
  unsigned char *__cil_tmp15 ;
  unsigned char *__cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  struct intel_ring_buffer (*__cil_tmp19)[3U] ;
  struct intel_ring_buffer *__cil_tmp20 ;
  struct intel_ring_buffer *__cil_tmp21 ;
  struct intel_ring_buffer (*__cil_tmp22)[3U] ;
  struct intel_ring_buffer *__cil_tmp23 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp4;
  ret = intel_init_render_ring_buffer(dev);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp5 = dev->dev_private;
  __cil_tmp6 = (struct drm_i915_private *)__cil_tmp5;
  __cil_tmp7 = __cil_tmp6->info;
  __cil_tmp8 = (unsigned char *)__cil_tmp7;
  __cil_tmp9 = __cil_tmp8 + 3UL;
  __cil_tmp10 = *__cil_tmp9;
  __cil_tmp11 = (unsigned int )__cil_tmp10;
  if (__cil_tmp11 != 0U) {
    {
    ret = intel_init_bsd_ring_buffer(dev);
    }
    if (ret != 0) {
      goto cleanup_render_ring;
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp12 = dev->dev_private;
  __cil_tmp13 = (struct drm_i915_private *)__cil_tmp12;
  __cil_tmp14 = __cil_tmp13->info;
  __cil_tmp15 = (unsigned char *)__cil_tmp14;
  __cil_tmp16 = __cil_tmp15 + 3UL;
  __cil_tmp17 = *__cil_tmp16;
  __cil_tmp18 = (unsigned int )__cil_tmp17;
  if (__cil_tmp18 != 0U) {
    {
    ret = intel_init_blt_ring_buffer(dev);
    }
    if (ret != 0) {
      goto cleanup_bsd_ring;
    } else {

    }
  } else {

  }
  }
  dev_priv->next_seqno = 1U;
  return (0);
  cleanup_bsd_ring:
  {
  __cil_tmp19 = & dev_priv->ring;
  __cil_tmp20 = (struct intel_ring_buffer *)__cil_tmp19;
  __cil_tmp21 = __cil_tmp20 + 1UL;
  intel_cleanup_ring_buffer(__cil_tmp21);
  }
  cleanup_render_ring:
  {
  __cil_tmp22 = & dev_priv->ring;
  __cil_tmp23 = (struct intel_ring_buffer *)__cil_tmp22;
  intel_cleanup_ring_buffer(__cil_tmp23);
  }
  return (ret);
}
}
void i915_gem_cleanup_ringbuffer(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  int i ;
  void *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  struct intel_ring_buffer (*__cil_tmp6)[3U] ;
  struct intel_ring_buffer *__cil_tmp7 ;
  struct intel_ring_buffer *__cil_tmp8 ;

  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp4;
  i = 0;
  goto ldv_39804;
  ldv_39803:
  {
  __cil_tmp5 = (unsigned long )i;
  __cil_tmp6 = & dev_priv->ring;
  __cil_tmp7 = (struct intel_ring_buffer *)__cil_tmp6;
  __cil_tmp8 = __cil_tmp7 + __cil_tmp5;
  intel_cleanup_ring_buffer(__cil_tmp8);
  i = i + 1;
  }
  ldv_39804: ;
  if (i <= 2) {
    goto ldv_39803;
  } else {
    goto ldv_39805;
  }
  ldv_39805: ;
  return;
}
}
int i915_gem_entervt_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ drm_i915_private_t *dev_priv ;
  int ret ;
  int i ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  long tmp___2 ;
  int tmp___3 ;
  long tmp___4 ;
  int tmp___5 ;
  long tmp___6 ;
  int tmp___7 ;
  long tmp___8 ;
  int tmp___9 ;
  long tmp___10 ;
  void *__cil_tmp19 ;
  atomic_t *__cil_tmp20 ;
  atomic_t const *__cil_tmp21 ;
  atomic_t *__cil_tmp22 ;
  struct mutex *__cil_tmp23 ;
  struct mutex *__cil_tmp24 ;
  struct list_head *__cil_tmp25 ;
  struct list_head const *__cil_tmp26 ;
  int __cil_tmp27 ;
  long __cil_tmp28 ;
  struct list_head *__cil_tmp29 ;
  struct list_head const *__cil_tmp30 ;
  int __cil_tmp31 ;
  long __cil_tmp32 ;
  struct list_head *__cil_tmp33 ;
  struct list_head const *__cil_tmp34 ;
  int __cil_tmp35 ;
  long __cil_tmp36 ;
  struct list_head *__cil_tmp37 ;
  struct list_head const *__cil_tmp38 ;
  int __cil_tmp39 ;
  long __cil_tmp40 ;
  struct list_head *__cil_tmp41 ;
  struct list_head const *__cil_tmp42 ;
  int __cil_tmp43 ;
  long __cil_tmp44 ;
  struct mutex *__cil_tmp45 ;
  struct mutex *__cil_tmp46 ;
  struct mutex *__cil_tmp47 ;

  {
  {
  __cil_tmp19 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp19;
  tmp = drm_core_check_feature(dev, 8192);
  }
  if (tmp != 0) {
    return (0);
  } else {

  }
  {
  __cil_tmp20 = & dev_priv->mm.wedged;
  __cil_tmp21 = (atomic_t const *)__cil_tmp20;
  tmp___0 = atomic_read(__cil_tmp21);
  }
  if (tmp___0 != 0) {
    {
    drm_err("i915_gem_entervt_ioctl", "Reenabling wedged hardware, good luck\n");
    __cil_tmp22 = & dev_priv->mm.wedged;
    atomic_set(__cil_tmp22, 0);
    }
  } else {

  }
  {
  __cil_tmp23 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp23, 0U);
  dev_priv->mm.suspended = 0;
  ret = i915_gem_init_ringbuffer(dev);
  }
  if (ret != 0) {
    {
    __cil_tmp24 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp24);
    }
    return (ret);
  } else {

  }
  {
  __cil_tmp25 = & dev_priv->mm.active_list;
  __cil_tmp26 = (struct list_head const *)__cil_tmp25;
  tmp___1 = list_empty(__cil_tmp26);
  __cil_tmp27 = tmp___1 == 0;
  __cil_tmp28 = (long )__cil_tmp27;
  tmp___2 = __builtin_expect(__cil_tmp28, 0L);
  }
  if (tmp___2 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (3762), "i" (12UL));
    ldv_39815: ;
    goto ldv_39815;
  } else {

  }
  {
  __cil_tmp29 = & dev_priv->mm.flushing_list;
  __cil_tmp30 = (struct list_head const *)__cil_tmp29;
  tmp___3 = list_empty(__cil_tmp30);
  __cil_tmp31 = tmp___3 == 0;
  __cil_tmp32 = (long )__cil_tmp31;
  tmp___4 = __builtin_expect(__cil_tmp32, 0L);
  }
  if (tmp___4 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (3763), "i" (12UL));
    ldv_39816: ;
    goto ldv_39816;
  } else {

  }
  {
  __cil_tmp33 = & dev_priv->mm.inactive_list;
  __cil_tmp34 = (struct list_head const *)__cil_tmp33;
  tmp___5 = list_empty(__cil_tmp34);
  __cil_tmp35 = tmp___5 == 0;
  __cil_tmp36 = (long )__cil_tmp35;
  tmp___6 = __builtin_expect(__cil_tmp36, 0L);
  }
  if (tmp___6 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (3764), "i" (12UL));
    ldv_39817: ;
    goto ldv_39817;
  } else {

  }
  i = 0;
  goto ldv_39821;
  ldv_39820:
  {
  __cil_tmp37 = & dev_priv->ring[i].active_list;
  __cil_tmp38 = (struct list_head const *)__cil_tmp37;
  tmp___7 = list_empty(__cil_tmp38);
  __cil_tmp39 = tmp___7 == 0;
  __cil_tmp40 = (long )__cil_tmp39;
  tmp___8 = __builtin_expect(__cil_tmp40, 0L);
  }
  if (tmp___8 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (3766), "i" (12UL));
    ldv_39818: ;
    goto ldv_39818;
  } else {

  }
  {
  __cil_tmp41 = & dev_priv->ring[i].request_list;
  __cil_tmp42 = (struct list_head const *)__cil_tmp41;
  tmp___9 = list_empty(__cil_tmp42);
  __cil_tmp43 = tmp___9 == 0;
  __cil_tmp44 = (long )__cil_tmp43;
  tmp___10 = __builtin_expect(__cil_tmp44, 0L);
  }
  if (tmp___10 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem.c.p"),
                         "i" (3767), "i" (12UL));
    ldv_39819: ;
    goto ldv_39819;
  } else {

  }
  i = i + 1;
  ldv_39821: ;
  if (i <= 2) {
    goto ldv_39820;
  } else {
    goto ldv_39822;
  }
  ldv_39822:
  {
  __cil_tmp45 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp45);
  ret = drm_irq_install(dev);
  }
  if (ret != 0) {
    goto cleanup_ringbuffer;
  } else {

  }
  return (0);
  cleanup_ringbuffer:
  {
  __cil_tmp46 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp46, 0U);
  i915_gem_cleanup_ringbuffer(dev);
  dev_priv->mm.suspended = 1;
  __cil_tmp47 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp47);
  }
  return (ret);
}
}
int i915_gem_leavevt_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ int tmp ;
  int tmp___0 ;

  {
  {
  tmp = drm_core_check_feature(dev, 8192);
  }
  if (tmp != 0) {
    return (0);
  } else {

  }
  {
  drm_irq_uninstall(dev);
  tmp___0 = i915_gem_idle(dev);
  }
  return (tmp___0);
}
}
void i915_gem_lastclose(struct drm_device *dev )
{ int ret ;
  int tmp ;

  {
  {
  tmp = drm_core_check_feature(dev, 8192);
  }
  if (tmp != 0) {
    return;
  } else {

  }
  {
  ret = i915_gem_idle(dev);
  }
  if (ret != 0) {
    {
    drm_err("i915_gem_lastclose", "failed to idle hardware: %d\n", ret);
    }
  } else {

  }
  return;
}
}
static void init_ring_lists(struct intel_ring_buffer *ring )
{ struct list_head *__cil_tmp2 ;
  struct list_head *__cil_tmp3 ;
  struct list_head *__cil_tmp4 ;

  {
  {
  __cil_tmp2 = & ring->active_list;
  INIT_LIST_HEAD(__cil_tmp2);
  __cil_tmp3 = & ring->request_list;
  INIT_LIST_HEAD(__cil_tmp3);
  __cil_tmp4 = & ring->gpu_write_list;
  INIT_LIST_HEAD(__cil_tmp4);
  }
  return;
}
}
void i915_gem_load(struct drm_device *dev )
{ int i ;
  drm_i915_private_t *dev_priv ;
  struct lock_class_key __key ;
  atomic_long_t __constr_expr_0 ;
  struct lock_class_key __key___0 ;
  u32 tmp ;
  u32 tmp___0 ;
  int tmp___1 ;
  struct lock_class_key __key___1 ;
  void *__cil_tmp11 ;
  struct list_head *__cil_tmp12 ;
  struct list_head *__cil_tmp13 ;
  struct list_head *__cil_tmp14 ;
  struct list_head *__cil_tmp15 ;
  struct list_head *__cil_tmp16 ;
  struct list_head *__cil_tmp17 ;
  struct list_head *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  struct intel_ring_buffer (*__cil_tmp20)[3U] ;
  struct intel_ring_buffer *__cil_tmp21 ;
  struct intel_ring_buffer *__cil_tmp22 ;
  struct list_head *__cil_tmp23 ;
  struct work_struct *__cil_tmp24 ;
  struct lockdep_map *__cil_tmp25 ;
  struct list_head *__cil_tmp26 ;
  struct timer_list *__cil_tmp27 ;
  struct completion *__cil_tmp28 ;
  void *__cil_tmp29 ;
  struct drm_i915_private *__cil_tmp30 ;
  struct intel_device_info const *__cil_tmp31 ;
  u8 __cil_tmp32 ;
  unsigned char __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  void *__cil_tmp36 ;
  struct drm_i915_private *__cil_tmp37 ;
  struct intel_device_info const *__cil_tmp38 ;
  u8 __cil_tmp39 ;
  unsigned char __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  int __cil_tmp42 ;
  void *__cil_tmp43 ;
  struct drm_i915_private *__cil_tmp44 ;
  struct intel_device_info const *__cil_tmp45 ;
  unsigned char *__cil_tmp46 ;
  unsigned char *__cil_tmp47 ;
  unsigned char __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  void *__cil_tmp50 ;
  struct drm_i915_private *__cil_tmp51 ;
  struct intel_device_info const *__cil_tmp52 ;
  unsigned char *__cil_tmp53 ;
  unsigned char *__cil_tmp54 ;
  unsigned char __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  unsigned long __cil_tmp57 ;
  struct drm_i915_fence_reg (*__cil_tmp58)[16U] ;
  struct drm_i915_fence_reg *__cil_tmp59 ;
  struct drm_i915_fence_reg *__cil_tmp60 ;
  int __cil_tmp61 ;
  wait_queue_head_t *__cil_tmp62 ;
  struct shrinker *__cil_tmp63 ;

  {
  {
  __cil_tmp11 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp11;
  __cil_tmp12 = & dev_priv->mm.active_list;
  INIT_LIST_HEAD(__cil_tmp12);
  __cil_tmp13 = & dev_priv->mm.flushing_list;
  INIT_LIST_HEAD(__cil_tmp13);
  __cil_tmp14 = & dev_priv->mm.inactive_list;
  INIT_LIST_HEAD(__cil_tmp14);
  __cil_tmp15 = & dev_priv->mm.pinned_list;
  INIT_LIST_HEAD(__cil_tmp15);
  __cil_tmp16 = & dev_priv->mm.fence_list;
  INIT_LIST_HEAD(__cil_tmp16);
  __cil_tmp17 = & dev_priv->mm.deferred_free_list;
  INIT_LIST_HEAD(__cil_tmp17);
  __cil_tmp18 = & dev_priv->mm.gtt_list;
  INIT_LIST_HEAD(__cil_tmp18);
  i = 0;
  }
  goto ldv_39843;
  ldv_39842:
  {
  __cil_tmp19 = (unsigned long )i;
  __cil_tmp20 = & dev_priv->ring;
  __cil_tmp21 = (struct intel_ring_buffer *)__cil_tmp20;
  __cil_tmp22 = __cil_tmp21 + __cil_tmp19;
  init_ring_lists(__cil_tmp22);
  i = i + 1;
  }
  ldv_39843: ;
  if (i <= 2) {
    goto ldv_39842;
  } else {
    goto ldv_39844;
  }
  ldv_39844:
  i = 0;
  goto ldv_39846;
  ldv_39845:
  {
  __cil_tmp23 = & dev_priv->fence_regs[i].lru_list;
  INIT_LIST_HEAD(__cil_tmp23);
  i = i + 1;
  }
  ldv_39846: ;
  if (i <= 15) {
    goto ldv_39845;
  } else {
    goto ldv_39847;
  }
  ldv_39847:
  {
  __cil_tmp24 = & dev_priv->mm.retire_work.work;
  __init_work(__cil_tmp24, 0);
  __constr_expr_0.counter = 2097664L;
  dev_priv->mm.retire_work.work.data = __constr_expr_0;
  __cil_tmp25 = & dev_priv->mm.retire_work.work.lockdep_map;
  lockdep_init_map(__cil_tmp25, "(&(&dev_priv->mm.retire_work)->work)", & __key, 0);
  __cil_tmp26 = & dev_priv->mm.retire_work.work.entry;
  INIT_LIST_HEAD(__cil_tmp26);
  dev_priv->mm.retire_work.work.func = & i915_gem_retire_work_handler;
  __cil_tmp27 = & dev_priv->mm.retire_work.timer;
  init_timer_key(__cil_tmp27, "&(&dev_priv->mm.retire_work)->timer", & __key___0);
  __cil_tmp28 = & dev_priv->error_completion;
  init_completion(__cil_tmp28);
  }
  {
  __cil_tmp29 = dev->dev_private;
  __cil_tmp30 = (struct drm_i915_private *)__cil_tmp29;
  __cil_tmp31 = __cil_tmp30->info;
  __cil_tmp32 = __cil_tmp31->gen;
  __cil_tmp33 = (unsigned char )__cil_tmp32;
  __cil_tmp34 = (unsigned int )__cil_tmp33;
  if (__cil_tmp34 == 3U) {
    {
    tmp___0 = i915_read32(dev_priv, 8420U);
    tmp = tmp___0;
    }
    {
    __cil_tmp35 = tmp & 2048U;
    if (__cil_tmp35 == 0U) {
      {
      tmp = 134219776U;
      i915_write32(dev_priv, 8420U, tmp);
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  dev_priv->relative_constants_mode = 0;
  tmp___1 = drm_core_check_feature(dev, 8192);
  }
  if (tmp___1 == 0) {
    dev_priv->fence_reg_start = 3;
  } else {

  }
  {
  __cil_tmp36 = dev->dev_private;
  __cil_tmp37 = (struct drm_i915_private *)__cil_tmp36;
  __cil_tmp38 = __cil_tmp37->info;
  __cil_tmp39 = __cil_tmp38->gen;
  __cil_tmp40 = (unsigned char )__cil_tmp39;
  __cil_tmp41 = (unsigned int )__cil_tmp40;
  if (__cil_tmp41 > 3U) {
    dev_priv->num_fence_regs = 16;
  } else {
    {
    __cil_tmp42 = dev->pci_device;
    if (__cil_tmp42 == 10098) {
      dev_priv->num_fence_regs = 16;
    } else {
      {
      __cil_tmp43 = dev->dev_private;
      __cil_tmp44 = (struct drm_i915_private *)__cil_tmp43;
      __cil_tmp45 = __cil_tmp44->info;
      __cil_tmp46 = (unsigned char *)__cil_tmp45;
      __cil_tmp47 = __cil_tmp46 + 1UL;
      __cil_tmp48 = *__cil_tmp47;
      __cil_tmp49 = (unsigned int )__cil_tmp48;
      if (__cil_tmp49 != 0U) {
        dev_priv->num_fence_regs = 16;
      } else {
        {
        __cil_tmp50 = dev->dev_private;
        __cil_tmp51 = (struct drm_i915_private *)__cil_tmp50;
        __cil_tmp52 = __cil_tmp51->info;
        __cil_tmp53 = (unsigned char *)__cil_tmp52;
        __cil_tmp54 = __cil_tmp53 + 1UL;
        __cil_tmp55 = *__cil_tmp54;
        __cil_tmp56 = (unsigned int )__cil_tmp55;
        if (__cil_tmp56 != 0U) {
          dev_priv->num_fence_regs = 16;
        } else {
          dev_priv->num_fence_regs = 8;
        }
        }
      }
      }
    }
    }
  }
  }
  i = 0;
  goto ldv_39853;
  ldv_39852:
  {
  __cil_tmp57 = (unsigned long )i;
  __cil_tmp58 = & dev_priv->fence_regs;
  __cil_tmp59 = (struct drm_i915_fence_reg *)__cil_tmp58;
  __cil_tmp60 = __cil_tmp59 + __cil_tmp57;
  i915_gem_clear_fence_reg(dev, __cil_tmp60);
  i = i + 1;
  }
  ldv_39853: ;
  {
  __cil_tmp61 = dev_priv->num_fence_regs;
  if (__cil_tmp61 > i) {
    goto ldv_39852;
  } else {
    goto ldv_39854;
  }
  }
  ldv_39854:
  {
  i915_gem_detect_bit_6_swizzle(dev);
  __cil_tmp62 = & dev_priv->pending_flip_queue;
  __init_waitqueue_head(__cil_tmp62, & __key___1);
  dev_priv->mm.interruptible = (bool )1;
  dev_priv->mm.inactive_shrinker.shrink = & i915_gem_inactive_shrink;
  dev_priv->mm.inactive_shrinker.seeks = 2;
  __cil_tmp63 = & dev_priv->mm.inactive_shrinker;
  register_shrinker(__cil_tmp63);
  }
  return;
}
}
static int i915_gem_init_phys_object(struct drm_device *dev , int id , int size ,
                                     int align )
{ drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_phys_object *phys_obj ;
  int ret ;
  void *tmp ;
  void *__cil_tmp9 ;
  struct drm_i915_gem_phys_object *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct drm_i915_gem_phys_object *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct drm_i915_gem_phys_object *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  size_t __cil_tmp17 ;
  size_t __cil_tmp18 ;
  drm_dma_handle_t *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  drm_dma_handle_t *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  drm_dma_handle_t *__cil_tmp23 ;
  void *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  drm_dma_handle_t *__cil_tmp26 ;
  size_t __cil_tmp27 ;
  size_t __cil_tmp28 ;
  int __cil_tmp29 ;
  void const *__cil_tmp30 ;

  {
  __cil_tmp9 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp9;
  {
  __cil_tmp10 = (struct drm_i915_gem_phys_object *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = dev_priv->mm.phys_objs[id + -1];
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  if (__cil_tmp13 != __cil_tmp11) {
    return (0);
  } else
  if (size == 0) {
    return (0);
  } else {

  }
  }
  {
  tmp = kzalloc(32UL, 208U);
  phys_obj = (struct drm_i915_gem_phys_object *)tmp;
  }
  {
  __cil_tmp14 = (struct drm_i915_gem_phys_object *)0;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = (unsigned long )phys_obj;
  if (__cil_tmp16 == __cil_tmp15) {
    return (-12);
  } else {

  }
  }
  {
  phys_obj->id = id;
  __cil_tmp17 = (size_t )size;
  __cil_tmp18 = (size_t )align;
  phys_obj->handle = drm_pci_alloc(dev, __cil_tmp17, __cil_tmp18);
  }
  {
  __cil_tmp19 = (drm_dma_handle_t *)0;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  __cil_tmp21 = phys_obj->handle;
  __cil_tmp22 = (unsigned long )__cil_tmp21;
  if (__cil_tmp22 == __cil_tmp20) {
    ret = -12;
    goto kfree_obj;
  } else {

  }
  }
  {
  __cil_tmp23 = phys_obj->handle;
  __cil_tmp24 = __cil_tmp23->vaddr;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  __cil_tmp26 = phys_obj->handle;
  __cil_tmp27 = __cil_tmp26->size;
  __cil_tmp28 = __cil_tmp27 / 4096UL;
  __cil_tmp29 = (int )__cil_tmp28;
  set_memory_wc(__cil_tmp25, __cil_tmp29);
  dev_priv->mm.phys_objs[id + -1] = phys_obj;
  }
  return (0);
  kfree_obj:
  {
  __cil_tmp30 = (void const *)phys_obj;
  kfree(__cil_tmp30);
  }
  return (ret);
}
}
static void i915_gem_free_phys_object(struct drm_device *dev , int id )
{ drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_phys_object *phys_obj ;
  void *__cil_tmp5 ;
  struct drm_i915_gem_phys_object *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct drm_i915_gem_phys_object *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  struct drm_i915_gem_object *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct drm_i915_gem_object *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct drm_i915_gem_object *__cil_tmp14 ;
  drm_dma_handle_t *__cil_tmp15 ;
  void *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  drm_dma_handle_t *__cil_tmp18 ;
  size_t __cil_tmp19 ;
  size_t __cil_tmp20 ;
  int __cil_tmp21 ;
  drm_dma_handle_t *__cil_tmp22 ;
  void const *__cil_tmp23 ;

  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  {
  __cil_tmp6 = (struct drm_i915_gem_phys_object *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = dev_priv->mm.phys_objs[id + -1];
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  if (__cil_tmp9 == __cil_tmp7) {
    return;
  } else {

  }
  }
  phys_obj = dev_priv->mm.phys_objs[id + -1];
  {
  __cil_tmp10 = (struct drm_i915_gem_object *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = phys_obj->cur_obj;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  if (__cil_tmp13 != __cil_tmp11) {
    {
    __cil_tmp14 = phys_obj->cur_obj;
    i915_gem_detach_phys_object(dev, __cil_tmp14);
    }
  } else {

  }
  }
  {
  __cil_tmp15 = phys_obj->handle;
  __cil_tmp16 = __cil_tmp15->vaddr;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  __cil_tmp18 = phys_obj->handle;
  __cil_tmp19 = __cil_tmp18->size;
  __cil_tmp20 = __cil_tmp19 / 4096UL;
  __cil_tmp21 = (int )__cil_tmp20;
  set_memory_wb(__cil_tmp17, __cil_tmp21);
  __cil_tmp22 = phys_obj->handle;
  drm_pci_free(dev, __cil_tmp22);
  __cil_tmp23 = (void const *)phys_obj;
  kfree(__cil_tmp23);
  dev_priv->mm.phys_objs[id + -1] = (struct drm_i915_gem_phys_object *)0;
  }
  return;
}
}
void i915_gem_free_all_phys_object(struct drm_device *dev )
{ int i ;

  {
  i = 1;
  goto ldv_39877;
  ldv_39876:
  {
  i915_gem_free_phys_object(dev, i);
  i = i + 1;
  }
  ldv_39877: ;
  if (i <= 3) {
    goto ldv_39876;
  } else {
    goto ldv_39878;
  }
  ldv_39878: ;
  return;
}
}
void i915_gem_detach_phys_object(struct drm_device *dev , struct drm_i915_gem_object *obj )
{ struct address_space *mapping ;
  char *vaddr ;
  int i ;
  int page_count___0 ;
  struct page *page ;
  struct page *tmp ;
  char *dst ;
  void *tmp___0 ;
  size_t __len ;
  void *__ret ;
  long tmp___1 ;
  struct file *__cil_tmp14 ;
  struct dentry *__cil_tmp15 ;
  struct inode *__cil_tmp16 ;
  struct drm_i915_gem_phys_object *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  struct drm_i915_gem_phys_object *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  struct drm_i915_gem_phys_object *__cil_tmp21 ;
  drm_dma_handle_t *__cil_tmp22 ;
  void *__cil_tmp23 ;
  size_t __cil_tmp24 ;
  size_t __cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  void const *__cil_tmp27 ;
  void *__cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  char *__cil_tmp31 ;
  void const *__cil_tmp32 ;
  void *__cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  char *__cil_tmp36 ;
  void const *__cil_tmp37 ;
  void *__cil_tmp38 ;
  struct drm_i915_gem_phys_object *__cil_tmp39 ;

  {
  __cil_tmp14 = obj->base.filp;
  __cil_tmp15 = __cil_tmp14->f_path.dentry;
  __cil_tmp16 = __cil_tmp15->d_inode;
  mapping = __cil_tmp16->i_mapping;
  {
  __cil_tmp17 = (struct drm_i915_gem_phys_object *)0;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  __cil_tmp19 = obj->phys_obj;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  if (__cil_tmp20 == __cil_tmp18) {
    return;
  } else {

  }
  }
  __cil_tmp21 = obj->phys_obj;
  __cil_tmp22 = __cil_tmp21->handle;
  __cil_tmp23 = __cil_tmp22->vaddr;
  vaddr = (char *)__cil_tmp23;
  __cil_tmp24 = obj->base.size;
  __cil_tmp25 = __cil_tmp24 / 4096UL;
  page_count___0 = (int )__cil_tmp25;
  i = 0;
  goto ldv_39893;
  ldv_39892:
  {
  __cil_tmp26 = (unsigned long )i;
  tmp = shmem_read_mapping_page(mapping, __cil_tmp26);
  page = tmp;
  __cil_tmp27 = (void const *)page;
  tmp___1 = IS_ERR(__cil_tmp27);
  }
  if (tmp___1 == 0L) {
    {
    tmp___0 = __kmap_atomic(page);
    dst = (char *)tmp___0;
    __len = 4096UL;
    }
    if (__len > 63UL) {
      {
      __cil_tmp28 = (void *)dst;
      __cil_tmp29 = (unsigned long )i;
      __cil_tmp30 = __cil_tmp29 * 4096UL;
      __cil_tmp31 = vaddr + __cil_tmp30;
      __cil_tmp32 = (void const *)__cil_tmp31;
      __ret = __memcpy(__cil_tmp28, __cil_tmp32, __len);
      }
    } else {
      {
      __cil_tmp33 = (void *)dst;
      __cil_tmp34 = (unsigned long )i;
      __cil_tmp35 = __cil_tmp34 * 4096UL;
      __cil_tmp36 = vaddr + __cil_tmp35;
      __cil_tmp37 = (void const *)__cil_tmp36;
      __ret = __builtin_memcpy(__cil_tmp33, __cil_tmp37, __len);
      }
    }
    {
    __cil_tmp38 = (void *)dst;
    __kunmap_atomic(__cil_tmp38);
    drm_clflush_pages(& page, 1UL);
    set_page_dirty(page);
    mark_page_accessed(page);
    put_page(page);
    }
  } else {

  }
  i = i + 1;
  ldv_39893: ;
  if (i < page_count___0) {
    goto ldv_39892;
  } else {
    goto ldv_39894;
  }
  ldv_39894:
  {
  intel_gtt_chipset_flush();
  __cil_tmp39 = obj->phys_obj;
  __cil_tmp39->cur_obj = (struct drm_i915_gem_object *)0;
  obj->phys_obj = (struct drm_i915_gem_phys_object *)0;
  }
  return;
}
}
int i915_gem_attach_phys_object(struct drm_device *dev , struct drm_i915_gem_object *obj ,
                                int id , int align )
{ struct address_space *mapping ;
  drm_i915_private_t *dev_priv ;
  int ret ;
  int page_count___0 ;
  int i ;
  struct page *page ;
  char *dst ;
  char *src ;
  long tmp ;
  long tmp___0 ;
  void *tmp___1 ;
  size_t __len ;
  void *__ret ;
  struct file *__cil_tmp18 ;
  struct dentry *__cil_tmp19 ;
  struct inode *__cil_tmp20 ;
  void *__cil_tmp21 ;
  struct drm_i915_gem_phys_object *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  struct drm_i915_gem_phys_object *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct drm_i915_gem_phys_object *__cil_tmp26 ;
  int __cil_tmp27 ;
  struct drm_i915_gem_phys_object *__cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  struct drm_i915_gem_phys_object *__cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  size_t __cil_tmp32 ;
  int __cil_tmp33 ;
  size_t __cil_tmp34 ;
  struct drm_i915_gem_phys_object *__cil_tmp35 ;
  size_t __cil_tmp36 ;
  size_t __cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  void const *__cil_tmp39 ;
  void const *__cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  unsigned long __cil_tmp42 ;
  struct drm_i915_gem_phys_object *__cil_tmp43 ;
  drm_dma_handle_t *__cil_tmp44 ;
  void *__cil_tmp45 ;
  void *__cil_tmp46 ;
  void *__cil_tmp47 ;
  void const *__cil_tmp48 ;
  void *__cil_tmp49 ;
  void const *__cil_tmp50 ;
  void *__cil_tmp51 ;

  {
  __cil_tmp18 = obj->base.filp;
  __cil_tmp19 = __cil_tmp18->f_path.dentry;
  __cil_tmp20 = __cil_tmp19->d_inode;
  mapping = __cil_tmp20->i_mapping;
  __cil_tmp21 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp21;
  ret = 0;
  if (id > 3) {
    return (-22);
  } else {

  }
  {
  __cil_tmp22 = (struct drm_i915_gem_phys_object *)0;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  __cil_tmp24 = obj->phys_obj;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  if (__cil_tmp25 != __cil_tmp23) {
    {
    __cil_tmp26 = obj->phys_obj;
    __cil_tmp27 = __cil_tmp26->id;
    if (__cil_tmp27 == id) {
      return (0);
    } else {

    }
    }
    {
    i915_gem_detach_phys_object(dev, obj);
    }
  } else {

  }
  }
  {
  __cil_tmp28 = (struct drm_i915_gem_phys_object *)0;
  __cil_tmp29 = (unsigned long )__cil_tmp28;
  __cil_tmp30 = dev_priv->mm.phys_objs[id + -1];
  __cil_tmp31 = (unsigned long )__cil_tmp30;
  if (__cil_tmp31 == __cil_tmp29) {
    {
    __cil_tmp32 = obj->base.size;
    __cil_tmp33 = (int )__cil_tmp32;
    ret = i915_gem_init_phys_object(dev, id, __cil_tmp33, align);
    }
    if (ret != 0) {
      {
      __cil_tmp34 = obj->base.size;
      drm_err("i915_gem_attach_phys_object", "failed to init phys object %d size: %zu\n",
              id, __cil_tmp34);
      }
      return (ret);
    } else {

    }
  } else {

  }
  }
  obj->phys_obj = dev_priv->mm.phys_objs[id + -1];
  __cil_tmp35 = obj->phys_obj;
  __cil_tmp35->cur_obj = obj;
  __cil_tmp36 = obj->base.size;
  __cil_tmp37 = __cil_tmp36 / 4096UL;
  page_count___0 = (int )__cil_tmp37;
  i = 0;
  goto ldv_39914;
  ldv_39913:
  {
  __cil_tmp38 = (unsigned long )i;
  page = shmem_read_mapping_page(mapping, __cil_tmp38);
  __cil_tmp39 = (void const *)page;
  tmp___0 = IS_ERR(__cil_tmp39);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp40 = (void const *)page;
    tmp = PTR_ERR(__cil_tmp40);
    }
    return ((int )tmp);
  } else {

  }
  {
  tmp___1 = __kmap_atomic(page);
  src = (char *)tmp___1;
  __cil_tmp41 = (unsigned long )i;
  __cil_tmp42 = __cil_tmp41 * 4096UL;
  __cil_tmp43 = obj->phys_obj;
  __cil_tmp44 = __cil_tmp43->handle;
  __cil_tmp45 = __cil_tmp44->vaddr;
  __cil_tmp46 = __cil_tmp45 + __cil_tmp42;
  dst = (char *)__cil_tmp46;
  __len = 4096UL;
  }
  if (__len > 63UL) {
    {
    __cil_tmp47 = (void *)dst;
    __cil_tmp48 = (void const *)src;
    __ret = __memcpy(__cil_tmp47, __cil_tmp48, __len);
    }
  } else {
    {
    __cil_tmp49 = (void *)dst;
    __cil_tmp50 = (void const *)src;
    __ret = __builtin_memcpy(__cil_tmp49, __cil_tmp50, __len);
    }
  }
  {
  __cil_tmp51 = (void *)src;
  __kunmap_atomic(__cil_tmp51);
  mark_page_accessed(page);
  put_page(page);
  i = i + 1;
  }
  ldv_39914: ;
  if (i < page_count___0) {
    goto ldv_39913;
  } else {
    goto ldv_39915;
  }
  ldv_39915: ;
  return (0);
}
}
static int i915_gem_phys_pwrite(struct drm_device *dev , struct drm_i915_gem_object *obj ,
                                struct drm_i915_gem_pwrite *args , struct drm_file *file_priv )
{ void *vaddr ;
  char *user_data ;
  unsigned long unwritten ;
  int tmp ;
  __u64 __cil_tmp9 ;
  struct drm_i915_gem_phys_object *__cil_tmp10 ;
  drm_dma_handle_t *__cil_tmp11 ;
  void *__cil_tmp12 ;
  __u64 __cil_tmp13 ;
  void const *__cil_tmp14 ;
  __u64 __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  struct mutex *__cil_tmp17 ;
  void const *__cil_tmp18 ;
  __u64 __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  struct mutex *__cil_tmp21 ;

  {
  {
  __cil_tmp9 = args->offset;
  __cil_tmp10 = obj->phys_obj;
  __cil_tmp11 = __cil_tmp10->handle;
  __cil_tmp12 = __cil_tmp11->vaddr;
  vaddr = __cil_tmp12 + __cil_tmp9;
  __cil_tmp13 = args->data_ptr;
  user_data = (char *)__cil_tmp13;
  __cil_tmp14 = (void const *)user_data;
  __cil_tmp15 = args->size;
  __cil_tmp16 = (unsigned int )__cil_tmp15;
  tmp = __copy_from_user_inatomic_nocache(vaddr, __cil_tmp14, __cil_tmp16);
  }
  if (tmp != 0) {
    {
    __cil_tmp17 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp17);
    __cil_tmp18 = (void const *)user_data;
    __cil_tmp19 = args->size;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    unwritten = copy_from_user(vaddr, __cil_tmp18, __cil_tmp20);
    __cil_tmp21 = & dev->struct_mutex;
    mutex_lock_nested(__cil_tmp21, 0U);
    }
    if (unwritten != 0UL) {
      return (-14);
    } else {

    }
  } else {

  }
  {
  intel_gtt_chipset_flush();
  }
  return (0);
}
}
void i915_gem_release(struct drm_device *dev , struct drm_file *file )
{ struct drm_i915_file_private *file_priv ;
  struct drm_i915_gem_request *request ;
  struct list_head const *__mptr ;
  int tmp ;
  void *__cil_tmp7 ;
  struct spinlock *__cil_tmp8 ;
  struct list_head *__cil_tmp9 ;
  struct drm_i915_gem_request *__cil_tmp10 ;
  struct list_head *__cil_tmp11 ;
  struct list_head *__cil_tmp12 ;
  struct list_head const *__cil_tmp13 ;
  struct spinlock *__cil_tmp14 ;

  {
  {
  __cil_tmp7 = file->driver_priv;
  file_priv = (struct drm_i915_file_private *)__cil_tmp7;
  __cil_tmp8 = & file_priv->mm.lock;
  spin_lock(__cil_tmp8);
  }
  goto ldv_39934;
  ldv_39933:
  {
  __cil_tmp9 = file_priv->mm.request_list.next;
  __mptr = (struct list_head const *)__cil_tmp9;
  __cil_tmp10 = (struct drm_i915_gem_request *)__mptr;
  request = __cil_tmp10 + 1152921504606846928UL;
  __cil_tmp11 = & request->client_list;
  list_del(__cil_tmp11);
  request->file_priv = (struct drm_i915_file_private *)0;
  }
  ldv_39934:
  {
  __cil_tmp12 = & file_priv->mm.request_list;
  __cil_tmp13 = (struct list_head const *)__cil_tmp12;
  tmp = list_empty(__cil_tmp13);
  }
  if (tmp == 0) {
    goto ldv_39933;
  } else {
    goto ldv_39935;
  }
  ldv_39935:
  {
  __cil_tmp14 = & file_priv->mm.lock;
  spin_unlock(__cil_tmp14);
  }
  return;
}
}
static int i915_gpu_is_active(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  int lists_empty ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  void *__cil_tmp7 ;
  struct list_head *__cil_tmp8 ;
  struct list_head const *__cil_tmp9 ;
  struct list_head *__cil_tmp10 ;
  struct list_head const *__cil_tmp11 ;

  {
  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp7;
  __cil_tmp8 = & dev_priv->mm.flushing_list;
  __cil_tmp9 = (struct list_head const *)__cil_tmp8;
  tmp = list_empty(__cil_tmp9);
  }
  if (tmp != 0) {
    {
    __cil_tmp10 = & dev_priv->mm.active_list;
    __cil_tmp11 = (struct list_head const *)__cil_tmp10;
    tmp___0 = list_empty(__cil_tmp11);
    }
    if (tmp___0 != 0) {
      tmp___1 = 1;
    } else {
      tmp___1 = 0;
    }
  } else {
    tmp___1 = 0;
  }
  lists_empty = tmp___1;
  return (lists_empty == 0);
}
}
static int i915_gem_inactive_shrink(struct shrinker *shrinker , struct shrink_control *sc )
{ struct drm_i915_private *dev_priv ;
  struct shrinker const *__mptr ;
  struct drm_device *dev ;
  struct drm_i915_gem_object *obj ;
  struct drm_i915_gem_object *next ;
  int nr_to_scan ;
  int cnt ;
  int tmp ;
  struct list_head const *__mptr___0 ;
  struct list_head const *__mptr___1 ;
  struct list_head const *__mptr___2 ;
  struct list_head const *__mptr___3 ;
  int tmp___0 ;
  int tmp___1 ;
  struct list_head const *__mptr___4 ;
  struct list_head const *__mptr___5 ;
  struct list_head const *__mptr___6 ;
  int tmp___2 ;
  struct list_head const *__mptr___7 ;
  int tmp___3 ;
  int tmp___4 ;
  struct drm_i915_private *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct mutex *__cil_tmp26 ;
  struct list_head *__cil_tmp27 ;
  struct drm_i915_gem_object *__cil_tmp28 ;
  struct list_head *__cil_tmp29 ;
  struct drm_i915_gem_object *__cil_tmp30 ;
  struct list_head *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  struct list_head *__cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  struct mutex *__cil_tmp35 ;
  int __cil_tmp36 ;
  struct list_head *__cil_tmp37 ;
  struct drm_i915_gem_object *__cil_tmp38 ;
  struct list_head *__cil_tmp39 ;
  struct drm_i915_gem_object *__cil_tmp40 ;
  struct list_head *__cil_tmp41 ;
  struct drm_i915_gem_object *__cil_tmp42 ;
  struct list_head *__cil_tmp43 ;
  unsigned long __cil_tmp44 ;
  struct list_head *__cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  struct list_head *__cil_tmp47 ;
  struct drm_i915_gem_object *__cil_tmp48 ;
  struct list_head *__cil_tmp49 ;
  struct drm_i915_gem_object *__cil_tmp50 ;
  struct list_head *__cil_tmp51 ;
  struct drm_i915_gem_object *__cil_tmp52 ;
  struct list_head *__cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  struct list_head *__cil_tmp55 ;
  unsigned long __cil_tmp56 ;
  struct mutex *__cil_tmp57 ;
  int __cil_tmp58 ;

  {
  {
  __mptr = (struct shrinker const *)shrinker;
  __cil_tmp24 = (struct drm_i915_private *)__mptr;
  dev_priv = __cil_tmp24 + 1152921504606840424UL;
  dev = dev_priv->dev;
  __cil_tmp25 = sc->nr_to_scan;
  nr_to_scan = (int )__cil_tmp25;
  __cil_tmp26 = & dev->struct_mutex;
  tmp = mutex_trylock(__cil_tmp26);
  }
  if (tmp == 0) {
    return (0);
  } else {

  }
  if (nr_to_scan == 0) {
    cnt = 0;
    __cil_tmp27 = dev_priv->mm.inactive_list.next;
    __mptr___0 = (struct list_head const *)__cil_tmp27;
    __cil_tmp28 = (struct drm_i915_gem_object *)__mptr___0;
    obj = __cil_tmp28 + 1152921504606846800UL;
    goto ldv_39958;
    ldv_39957:
    cnt = cnt + 1;
    __cil_tmp29 = obj->mm_list.next;
    __mptr___1 = (struct list_head const *)__cil_tmp29;
    __cil_tmp30 = (struct drm_i915_gem_object *)__mptr___1;
    obj = __cil_tmp30 + 1152921504606846800UL;
    ldv_39958: ;
    {
    __cil_tmp31 = & dev_priv->mm.inactive_list;
    __cil_tmp32 = (unsigned long )__cil_tmp31;
    __cil_tmp33 = & obj->mm_list;
    __cil_tmp34 = (unsigned long )__cil_tmp33;
    if (__cil_tmp34 != __cil_tmp32) {
      goto ldv_39957;
    } else {
      goto ldv_39959;
    }
    }
    ldv_39959:
    {
    __cil_tmp35 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp35);
    }
    {
    __cil_tmp36 = cnt / 100;
    return (__cil_tmp36 * sysctl_vfs_cache_pressure);
    }
  } else {

  }
  rescan:
  {
  i915_gem_retire_requests(dev);
  __cil_tmp37 = dev_priv->mm.inactive_list.next;
  __mptr___2 = (struct list_head const *)__cil_tmp37;
  __cil_tmp38 = (struct drm_i915_gem_object *)__mptr___2;
  obj = __cil_tmp38 + 1152921504606846800UL;
  __cil_tmp39 = obj->mm_list.next;
  __mptr___3 = (struct list_head const *)__cil_tmp39;
  __cil_tmp40 = (struct drm_i915_gem_object *)__mptr___3;
  next = __cil_tmp40 + 1152921504606846800UL;
  }
  goto ldv_39969;
  ldv_39968:
  {
  tmp___1 = i915_gem_object_is_purgeable(obj);
  }
  if (tmp___1 != 0) {
    {
    tmp___0 = i915_gem_object_unbind(obj);
    }
    if (tmp___0 == 0) {
      nr_to_scan = nr_to_scan - 1;
      if (nr_to_scan == 0) {
        goto ldv_39967;
      } else {

      }
    } else {

    }
  } else {

  }
  obj = next;
  __cil_tmp41 = next->mm_list.next;
  __mptr___4 = (struct list_head const *)__cil_tmp41;
  __cil_tmp42 = (struct drm_i915_gem_object *)__mptr___4;
  next = __cil_tmp42 + 1152921504606846800UL;
  ldv_39969: ;
  {
  __cil_tmp43 = & dev_priv->mm.inactive_list;
  __cil_tmp44 = (unsigned long )__cil_tmp43;
  __cil_tmp45 = & obj->mm_list;
  __cil_tmp46 = (unsigned long )__cil_tmp45;
  if (__cil_tmp46 != __cil_tmp44) {
    goto ldv_39968;
  } else {
    goto ldv_39967;
  }
  }
  ldv_39967:
  cnt = 0;
  __cil_tmp47 = dev_priv->mm.inactive_list.next;
  __mptr___5 = (struct list_head const *)__cil_tmp47;
  __cil_tmp48 = (struct drm_i915_gem_object *)__mptr___5;
  obj = __cil_tmp48 + 1152921504606846800UL;
  __cil_tmp49 = obj->mm_list.next;
  __mptr___6 = (struct list_head const *)__cil_tmp49;
  __cil_tmp50 = (struct drm_i915_gem_object *)__mptr___6;
  next = __cil_tmp50 + 1152921504606846800UL;
  goto ldv_39977;
  ldv_39976: ;
  if (nr_to_scan != 0) {
    {
    tmp___2 = i915_gem_object_unbind(obj);
    }
    if (tmp___2 == 0) {
      nr_to_scan = nr_to_scan - 1;
    } else {
      cnt = cnt + 1;
    }
  } else {
    cnt = cnt + 1;
  }
  obj = next;
  __cil_tmp51 = next->mm_list.next;
  __mptr___7 = (struct list_head const *)__cil_tmp51;
  __cil_tmp52 = (struct drm_i915_gem_object *)__mptr___7;
  next = __cil_tmp52 + 1152921504606846800UL;
  ldv_39977: ;
  {
  __cil_tmp53 = & dev_priv->mm.inactive_list;
  __cil_tmp54 = (unsigned long )__cil_tmp53;
  __cil_tmp55 = & obj->mm_list;
  __cil_tmp56 = (unsigned long )__cil_tmp55;
  if (__cil_tmp56 != __cil_tmp54) {
    goto ldv_39976;
  } else {
    goto ldv_39978;
  }
  }
  ldv_39978: ;
  if (nr_to_scan != 0) {
    {
    tmp___4 = i915_gpu_is_active(dev);
    }
    if (tmp___4 != 0) {
      {
      tmp___3 = i915_gpu_idle(dev);
      }
      if (tmp___3 == 0) {
        goto rescan;
      } else {

      }
    } else {

    }
  } else {

  }
  {
  __cil_tmp57 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp57);
  }
  {
  __cil_tmp58 = cnt / 100;
  return (__cil_tmp58 * sysctl_vfs_cache_pressure);
  }
}
}
extern void drm_mm_init_scan(struct drm_mm * , unsigned long , unsigned int ) ;
extern void drm_mm_init_scan_with_range(struct drm_mm * , unsigned long , unsigned int ,
                                        unsigned long , unsigned long ) ;
extern int drm_mm_scan_add_block(struct drm_mm_node * ) ;
extern int drm_mm_scan_remove_block(struct drm_mm_node * ) ;
struct tracepoint __tracepoint_i915_gem_evict ;
__inline static void trace_i915_gem_evict(struct drm_device *dev , u32 size , u32 align ,
                                          bool mappable )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp13 ;
  struct tracepoint_func **__cil_tmp14 ;
  struct tracepoint_func * volatile *__cil_tmp15 ;
  struct tracepoint_func * volatile __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  struct tracepoint_func *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void (*__cil_tmp22)(void * , struct drm_device * , u32 , u32 , bool ) ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  void *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;

  {
  {
  __cil_tmp13 = & __tracepoint_i915_gem_evict.key;
  tmp___1 = static_branch(__cil_tmp13);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp14 = & __tracepoint_i915_gem_evict.funcs;
    __cil_tmp15 = (struct tracepoint_func * volatile *)__cil_tmp14;
    __cil_tmp16 = *__cil_tmp15;
    _________p1 = (struct tracepoint_func *)__cil_tmp16;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp17 = (int const )214;
          __cil_tmp18 = (int )__cil_tmp17;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp18);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp19 = (struct tracepoint_func *)0;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    __cil_tmp21 = (unsigned long )it_func_ptr;
    if (__cil_tmp21 != __cil_tmp20) {
      ldv_35781:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp22 = (void (*)(void * , struct drm_device * , u32 , u32 , bool ))it_func;
      __cil_tmp23 = (int )mappable;
      __cil_tmp24 = (bool )__cil_tmp23;
      (*__cil_tmp22)(__data, dev, size, align, __cil_tmp24);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp25 = (void *)0;
      __cil_tmp26 = (unsigned long )__cil_tmp25;
      __cil_tmp27 = it_func_ptr->func;
      __cil_tmp28 = (unsigned long )__cil_tmp27;
      if (__cil_tmp28 != __cil_tmp26) {
        goto ldv_35781;
      } else {
        goto ldv_35782;
      }
      }
      ldv_35782: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
struct tracepoint __tracepoint_i915_gem_evict_everything ;
__inline static void trace_i915_gem_evict_everything(struct drm_device *dev , bool purgeable )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp11 ;
  struct tracepoint_func **__cil_tmp12 ;
  struct tracepoint_func * volatile *__cil_tmp13 ;
  struct tracepoint_func * volatile __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  struct tracepoint_func *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  void (*__cil_tmp20)(void * , struct drm_device * , bool ) ;
  int __cil_tmp21 ;
  bool __cil_tmp22 ;
  void *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  void *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;

  {
  {
  __cil_tmp11 = & __tracepoint_i915_gem_evict_everything.key;
  tmp___1 = static_branch(__cil_tmp11);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp12 = & __tracepoint_i915_gem_evict_everything.funcs;
    __cil_tmp13 = (struct tracepoint_func * volatile *)__cil_tmp12;
    __cil_tmp14 = *__cil_tmp13;
    _________p1 = (struct tracepoint_func *)__cil_tmp14;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp15 = (int const )233;
          __cil_tmp16 = (int )__cil_tmp15;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp16);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp17 = (struct tracepoint_func *)0;
    __cil_tmp18 = (unsigned long )__cil_tmp17;
    __cil_tmp19 = (unsigned long )it_func_ptr;
    if (__cil_tmp19 != __cil_tmp18) {
      ldv_35823:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp20 = (void (*)(void * , struct drm_device * , bool ))it_func;
      __cil_tmp21 = (int )purgeable;
      __cil_tmp22 = (bool )__cil_tmp21;
      (*__cil_tmp20)(__data, dev, __cil_tmp22);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp23 = (void *)0;
      __cil_tmp24 = (unsigned long )__cil_tmp23;
      __cil_tmp25 = it_func_ptr->func;
      __cil_tmp26 = (unsigned long )__cil_tmp25;
      if (__cil_tmp26 != __cil_tmp24) {
        goto ldv_35823;
      } else {
        goto ldv_35824;
      }
      }
      ldv_35824: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
static bool mark_free(struct drm_i915_gem_object *obj , struct list_head *unwind )
{ int tmp ;
  struct list_head *__cil_tmp4 ;
  struct drm_gem_object *__cil_tmp5 ;
  struct drm_mm_node *__cil_tmp6 ;
  int __cil_tmp7 ;

  {
  {
  __cil_tmp4 = & obj->exec_list;
  list_add(__cil_tmp4, unwind);
  __cil_tmp5 = & obj->base;
  drm_gem_object_reference(__cil_tmp5);
  __cil_tmp6 = obj->gtt_space;
  tmp = drm_mm_scan_add_block(__cil_tmp6);
  }
  {
  __cil_tmp7 = tmp != 0;
  return ((bool )__cil_tmp7);
  }
}
}
int i915_gem_evict_something(struct drm_device *dev , int min_size , unsigned int alignment ,
                             bool mappable )
{ drm_i915_private_t *dev_priv ;
  struct list_head eviction_list ;
  struct list_head unwind_list ;
  struct drm_i915_gem_object *obj ;
  int ret ;
  struct drm_mm_node *tmp ;
  struct drm_mm_node *tmp___0 ;
  struct list_head const *__mptr ;
  bool tmp___1 ;
  struct list_head const *__mptr___0 ;
  struct list_head const *__mptr___1 ;
  bool tmp___2 ;
  struct list_head const *__mptr___2 ;
  struct list_head const *__mptr___3 ;
  bool tmp___3 ;
  struct list_head const *__mptr___4 ;
  struct list_head const *__mptr___5 ;
  bool tmp___4 ;
  struct list_head const *__mptr___6 ;
  struct list_head const *__mptr___7 ;
  long tmp___5 ;
  int tmp___6 ;
  struct list_head const *__mptr___8 ;
  int tmp___7 ;
  int tmp___8 ;
  struct list_head const *__mptr___9 ;
  int tmp___9 ;
  void *__cil_tmp32 ;
  struct drm_mm *__cil_tmp33 ;
  struct drm_mm const *__cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  struct drm_mm_node *__cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  struct drm_mm *__cil_tmp40 ;
  struct drm_mm const *__cil_tmp41 ;
  unsigned long __cil_tmp42 ;
  struct drm_mm_node *__cil_tmp43 ;
  unsigned long __cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  u32 __cil_tmp46 ;
  int __cil_tmp47 ;
  bool __cil_tmp48 ;
  struct drm_mm *__cil_tmp49 ;
  unsigned long __cil_tmp50 ;
  unsigned long __cil_tmp51 ;
  struct drm_mm *__cil_tmp52 ;
  unsigned long __cil_tmp53 ;
  struct list_head *__cil_tmp54 ;
  struct drm_i915_gem_object *__cil_tmp55 ;
  struct list_head *__cil_tmp56 ;
  struct drm_i915_gem_object *__cil_tmp57 ;
  struct list_head *__cil_tmp58 ;
  unsigned long __cil_tmp59 ;
  struct list_head *__cil_tmp60 ;
  unsigned long __cil_tmp61 ;
  struct list_head *__cil_tmp62 ;
  struct drm_i915_gem_object *__cil_tmp63 ;
  uint32_t __cil_tmp64 ;
  unsigned int *__cil_tmp65 ;
  unsigned int *__cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  struct list_head *__cil_tmp68 ;
  struct drm_i915_gem_object *__cil_tmp69 ;
  struct list_head *__cil_tmp70 ;
  unsigned long __cil_tmp71 ;
  struct list_head *__cil_tmp72 ;
  unsigned long __cil_tmp73 ;
  struct list_head *__cil_tmp74 ;
  struct drm_i915_gem_object *__cil_tmp75 ;
  unsigned int *__cil_tmp76 ;
  unsigned int *__cil_tmp77 ;
  unsigned int __cil_tmp78 ;
  struct list_head *__cil_tmp79 ;
  struct drm_i915_gem_object *__cil_tmp80 ;
  struct list_head *__cil_tmp81 ;
  unsigned long __cil_tmp82 ;
  struct list_head *__cil_tmp83 ;
  unsigned long __cil_tmp84 ;
  struct list_head *__cil_tmp85 ;
  struct drm_i915_gem_object *__cil_tmp86 ;
  uint32_t __cil_tmp87 ;
  unsigned int *__cil_tmp88 ;
  unsigned int *__cil_tmp89 ;
  unsigned int __cil_tmp90 ;
  struct list_head *__cil_tmp91 ;
  struct drm_i915_gem_object *__cil_tmp92 ;
  struct list_head *__cil_tmp93 ;
  unsigned long __cil_tmp94 ;
  struct list_head *__cil_tmp95 ;
  unsigned long __cil_tmp96 ;
  struct drm_i915_gem_object *__cil_tmp97 ;
  struct drm_mm_node *__cil_tmp98 ;
  int __cil_tmp99 ;
  long __cil_tmp100 ;
  struct list_head *__cil_tmp101 ;
  struct drm_gem_object *__cil_tmp102 ;
  struct list_head const *__cil_tmp103 ;
  struct drm_i915_gem_object *__cil_tmp104 ;
  struct drm_mm_node *__cil_tmp105 ;
  struct list_head *__cil_tmp106 ;
  struct list_head *__cil_tmp107 ;
  struct drm_gem_object *__cil_tmp108 ;
  struct list_head const *__cil_tmp109 ;
  struct drm_i915_gem_object *__cil_tmp110 ;
  struct list_head *__cil_tmp111 ;
  struct drm_gem_object *__cil_tmp112 ;
  struct list_head const *__cil_tmp113 ;

  {
  {
  __cil_tmp32 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp32;
  ret = 0;
  i915_gem_retire_requests(dev);
  }
  if ((int )mappable) {
    {
    __cil_tmp33 = & dev_priv->mm.gtt_space;
    __cil_tmp34 = (struct drm_mm const *)__cil_tmp33;
    __cil_tmp35 = (unsigned long )min_size;
    __cil_tmp36 = dev_priv->mm.gtt_mappable_end;
    tmp___0 = drm_mm_search_free_in_range(__cil_tmp34, __cil_tmp35, alignment, 0UL,
                                          __cil_tmp36, 0);
    }
    {
    __cil_tmp37 = (struct drm_mm_node *)0;
    __cil_tmp38 = (unsigned long )__cil_tmp37;
    __cil_tmp39 = (unsigned long )tmp___0;
    if (__cil_tmp39 != __cil_tmp38) {
      return (0);
    } else {
      {
      __cil_tmp40 = & dev_priv->mm.gtt_space;
      __cil_tmp41 = (struct drm_mm const *)__cil_tmp40;
      __cil_tmp42 = (unsigned long )min_size;
      tmp = drm_mm_search_free(__cil_tmp41, __cil_tmp42, alignment, 0);
      }
      {
      __cil_tmp43 = (struct drm_mm_node *)0;
      __cil_tmp44 = (unsigned long )__cil_tmp43;
      __cil_tmp45 = (unsigned long )tmp;
      if (__cil_tmp45 != __cil_tmp44) {
        return (0);
      } else {

      }
      }
    }
    }
  } else {

  }
  {
  __cil_tmp46 = (u32 )min_size;
  __cil_tmp47 = (int )mappable;
  __cil_tmp48 = (bool )__cil_tmp47;
  trace_i915_gem_evict(dev, __cil_tmp46, alignment, __cil_tmp48);
  INIT_LIST_HEAD(& unwind_list);
  }
  if ((int )mappable) {
    {
    __cil_tmp49 = & dev_priv->mm.gtt_space;
    __cil_tmp50 = (unsigned long )min_size;
    __cil_tmp51 = dev_priv->mm.gtt_mappable_end;
    drm_mm_init_scan_with_range(__cil_tmp49, __cil_tmp50, alignment, 0UL, __cil_tmp51);
    }
  } else {
    {
    __cil_tmp52 = & dev_priv->mm.gtt_space;
    __cil_tmp53 = (unsigned long )min_size;
    drm_mm_init_scan(__cil_tmp52, __cil_tmp53, alignment);
    }
  }
  __cil_tmp54 = dev_priv->mm.inactive_list.next;
  __mptr = (struct list_head const *)__cil_tmp54;
  __cil_tmp55 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp55 + 1152921504606846800UL;
  goto ldv_37077;
  ldv_37076:
  {
  tmp___1 = mark_free(obj, & unwind_list);
  }
  if ((int )tmp___1) {
    goto found;
  } else {

  }
  __cil_tmp56 = obj->mm_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp56;
  __cil_tmp57 = (struct drm_i915_gem_object *)__mptr___0;
  obj = __cil_tmp57 + 1152921504606846800UL;
  ldv_37077: ;
  {
  __cil_tmp58 = & dev_priv->mm.inactive_list;
  __cil_tmp59 = (unsigned long )__cil_tmp58;
  __cil_tmp60 = & obj->mm_list;
  __cil_tmp61 = (unsigned long )__cil_tmp60;
  if (__cil_tmp61 != __cil_tmp59) {
    goto ldv_37076;
  } else {
    goto ldv_37078;
  }
  }
  ldv_37078:
  __cil_tmp62 = dev_priv->mm.active_list.next;
  __mptr___1 = (struct list_head const *)__cil_tmp62;
  __cil_tmp63 = (struct drm_i915_gem_object *)__mptr___1;
  obj = __cil_tmp63 + 1152921504606846800UL;
  goto ldv_37085;
  ldv_37084: ;
  {
  __cil_tmp64 = obj->base.write_domain;
  if (__cil_tmp64 != 0U) {
    goto ldv_37083;
  } else {
    {
    __cil_tmp65 = (unsigned int *)obj;
    __cil_tmp66 = __cil_tmp65 + 56UL;
    __cil_tmp67 = *__cil_tmp66;
    if (__cil_tmp67 != 0U) {
      goto ldv_37083;
    } else {

    }
    }
  }
  }
  {
  tmp___2 = mark_free(obj, & unwind_list);
  }
  if ((int )tmp___2) {
    goto found;
  } else {

  }
  ldv_37083:
  __cil_tmp68 = obj->mm_list.next;
  __mptr___2 = (struct list_head const *)__cil_tmp68;
  __cil_tmp69 = (struct drm_i915_gem_object *)__mptr___2;
  obj = __cil_tmp69 + 1152921504606846800UL;
  ldv_37085: ;
  {
  __cil_tmp70 = & dev_priv->mm.active_list;
  __cil_tmp71 = (unsigned long )__cil_tmp70;
  __cil_tmp72 = & obj->mm_list;
  __cil_tmp73 = (unsigned long )__cil_tmp72;
  if (__cil_tmp73 != __cil_tmp71) {
    goto ldv_37084;
  } else {
    goto ldv_37086;
  }
  }
  ldv_37086:
  __cil_tmp74 = dev_priv->mm.flushing_list.next;
  __mptr___3 = (struct list_head const *)__cil_tmp74;
  __cil_tmp75 = (struct drm_i915_gem_object *)__mptr___3;
  obj = __cil_tmp75 + 1152921504606846800UL;
  goto ldv_37093;
  ldv_37092: ;
  {
  __cil_tmp76 = (unsigned int *)obj;
  __cil_tmp77 = __cil_tmp76 + 56UL;
  __cil_tmp78 = *__cil_tmp77;
  if (__cil_tmp78 != 0U) {
    goto ldv_37091;
  } else {

  }
  }
  {
  tmp___3 = mark_free(obj, & unwind_list);
  }
  if ((int )tmp___3) {
    goto found;
  } else {

  }
  ldv_37091:
  __cil_tmp79 = obj->mm_list.next;
  __mptr___4 = (struct list_head const *)__cil_tmp79;
  __cil_tmp80 = (struct drm_i915_gem_object *)__mptr___4;
  obj = __cil_tmp80 + 1152921504606846800UL;
  ldv_37093: ;
  {
  __cil_tmp81 = & dev_priv->mm.flushing_list;
  __cil_tmp82 = (unsigned long )__cil_tmp81;
  __cil_tmp83 = & obj->mm_list;
  __cil_tmp84 = (unsigned long )__cil_tmp83;
  if (__cil_tmp84 != __cil_tmp82) {
    goto ldv_37092;
  } else {
    goto ldv_37094;
  }
  }
  ldv_37094:
  __cil_tmp85 = dev_priv->mm.active_list.next;
  __mptr___5 = (struct list_head const *)__cil_tmp85;
  __cil_tmp86 = (struct drm_i915_gem_object *)__mptr___5;
  obj = __cil_tmp86 + 1152921504606846800UL;
  goto ldv_37101;
  ldv_37100: ;
  {
  __cil_tmp87 = obj->base.write_domain;
  if (__cil_tmp87 == 0U) {
    goto ldv_37099;
  } else {
    {
    __cil_tmp88 = (unsigned int *)obj;
    __cil_tmp89 = __cil_tmp88 + 56UL;
    __cil_tmp90 = *__cil_tmp89;
    if (__cil_tmp90 != 0U) {
      goto ldv_37099;
    } else {

    }
    }
  }
  }
  {
  tmp___4 = mark_free(obj, & unwind_list);
  }
  if ((int )tmp___4) {
    goto found;
  } else {

  }
  ldv_37099:
  __cil_tmp91 = obj->mm_list.next;
  __mptr___6 = (struct list_head const *)__cil_tmp91;
  __cil_tmp92 = (struct drm_i915_gem_object *)__mptr___6;
  obj = __cil_tmp92 + 1152921504606846800UL;
  ldv_37101: ;
  {
  __cil_tmp93 = & dev_priv->mm.active_list;
  __cil_tmp94 = (unsigned long )__cil_tmp93;
  __cil_tmp95 = & obj->mm_list;
  __cil_tmp96 = (unsigned long )__cil_tmp95;
  if (__cil_tmp96 != __cil_tmp94) {
    goto ldv_37100;
  } else {
    goto ldv_37102;
  }
  }
  ldv_37102: ;
  goto ldv_37107;
  ldv_37106:
  {
  __mptr___7 = (struct list_head const *)unwind_list.next;
  __cil_tmp97 = (struct drm_i915_gem_object *)__mptr___7;
  obj = __cil_tmp97 + 1152921504606846768UL;
  __cil_tmp98 = obj->gtt_space;
  ret = drm_mm_scan_remove_block(__cil_tmp98);
  __cil_tmp99 = ret != 0;
  __cil_tmp100 = (long )__cil_tmp99;
  tmp___5 = __builtin_expect(__cil_tmp100, 0L);
  }
  if (tmp___5 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem_evict.c.p"),
                         "i" (146), "i" (12UL));
    ldv_37105: ;
    goto ldv_37105;
  } else {

  }
  {
  __cil_tmp101 = & obj->exec_list;
  list_del_init(__cil_tmp101);
  __cil_tmp102 = & obj->base;
  drm_gem_object_unreference(__cil_tmp102);
  }
  ldv_37107:
  {
  __cil_tmp103 = (struct list_head const *)(& unwind_list);
  tmp___6 = list_empty(__cil_tmp103);
  }
  if (tmp___6 == 0) {
    goto ldv_37106;
  } else {
    goto ldv_37108;
  }
  ldv_37108: ;
  return (-28);
  found:
  {
  INIT_LIST_HEAD(& eviction_list);
  }
  goto ldv_37111;
  ldv_37112:
  {
  __mptr___8 = (struct list_head const *)unwind_list.next;
  __cil_tmp104 = (struct drm_i915_gem_object *)__mptr___8;
  obj = __cil_tmp104 + 1152921504606846768UL;
  __cil_tmp105 = obj->gtt_space;
  tmp___7 = drm_mm_scan_remove_block(__cil_tmp105);
  }
  if (tmp___7 != 0) {
    {
    __cil_tmp106 = & obj->exec_list;
    list_move(__cil_tmp106, & eviction_list);
    }
    goto ldv_37111;
  } else {

  }
  {
  __cil_tmp107 = & obj->exec_list;
  list_del_init(__cil_tmp107);
  __cil_tmp108 = & obj->base;
  drm_gem_object_unreference(__cil_tmp108);
  }
  ldv_37111:
  {
  __cil_tmp109 = (struct list_head const *)(& unwind_list);
  tmp___8 = list_empty(__cil_tmp109);
  }
  if (tmp___8 == 0) {
    goto ldv_37112;
  } else {
    goto ldv_37113;
  }
  ldv_37113: ;
  goto ldv_37117;
  ldv_37116:
  __mptr___9 = (struct list_head const *)eviction_list.next;
  __cil_tmp110 = (struct drm_i915_gem_object *)__mptr___9;
  obj = __cil_tmp110 + 1152921504606846768UL;
  if (ret == 0) {
    {
    ret = i915_gem_object_unbind(obj);
    }
  } else {

  }
  {
  __cil_tmp111 = & obj->exec_list;
  list_del_init(__cil_tmp111);
  __cil_tmp112 = & obj->base;
  drm_gem_object_unreference(__cil_tmp112);
  }
  ldv_37117:
  {
  __cil_tmp113 = (struct list_head const *)(& eviction_list);
  tmp___9 = list_empty(__cil_tmp113);
  }
  if (tmp___9 == 0) {
    goto ldv_37116;
  } else {
    goto ldv_37118;
  }
  ldv_37118: ;
  return (ret);
}
}
int i915_gem_evict_everything(struct drm_device *dev , bool purgeable_only )
{ drm_i915_private_t *dev_priv ;
  int ret ;
  bool lists_empty ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  long tmp___4 ;
  int tmp___5 ;
  void *__cil_tmp13 ;
  struct list_head *__cil_tmp14 ;
  struct list_head const *__cil_tmp15 ;
  struct list_head *__cil_tmp16 ;
  struct list_head const *__cil_tmp17 ;
  struct list_head *__cil_tmp18 ;
  struct list_head const *__cil_tmp19 ;
  int __cil_tmp20 ;
  bool __cil_tmp21 ;
  struct list_head *__cil_tmp22 ;
  struct list_head const *__cil_tmp23 ;
  int __cil_tmp24 ;
  long __cil_tmp25 ;
  int __cil_tmp26 ;
  bool __cil_tmp27 ;

  {
  {
  __cil_tmp13 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp13;
  __cil_tmp14 = & dev_priv->mm.inactive_list;
  __cil_tmp15 = (struct list_head const *)__cil_tmp14;
  tmp = list_empty(__cil_tmp15);
  }
  if (tmp != 0) {
    {
    __cil_tmp16 = & dev_priv->mm.flushing_list;
    __cil_tmp17 = (struct list_head const *)__cil_tmp16;
    tmp___0 = list_empty(__cil_tmp17);
    }
    if (tmp___0 != 0) {
      {
      __cil_tmp18 = & dev_priv->mm.active_list;
      __cil_tmp19 = (struct list_head const *)__cil_tmp18;
      tmp___1 = list_empty(__cil_tmp19);
      }
      if (tmp___1 != 0) {
        tmp___2 = 1;
      } else {
        tmp___2 = 0;
      }
    } else {
      tmp___2 = 0;
    }
  } else {
    tmp___2 = 0;
  }
  lists_empty = (bool )tmp___2;
  if ((int )lists_empty) {
    return (-28);
  } else {

  }
  {
  __cil_tmp20 = (int )purgeable_only;
  __cil_tmp21 = (bool )__cil_tmp20;
  trace_i915_gem_evict_everything(dev, __cil_tmp21);
  ret = i915_gpu_idle(dev);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp22 = & dev_priv->mm.flushing_list;
  __cil_tmp23 = (struct list_head const *)__cil_tmp22;
  tmp___3 = list_empty(__cil_tmp23);
  __cil_tmp24 = tmp___3 == 0;
  __cil_tmp25 = (long )__cil_tmp24;
  tmp___4 = __builtin_expect(__cil_tmp25, 0L);
  }
  if (tmp___4 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem_evict.c.p"),
                         "i" (209), "i" (12UL));
    ldv_37126: ;
    goto ldv_37126;
  } else {

  }
  {
  __cil_tmp26 = (int )purgeable_only;
  __cil_tmp27 = (bool )__cil_tmp26;
  tmp___5 = i915_gem_evict_inactive(dev, __cil_tmp27);
  }
  return (tmp___5);
}
}
int i915_gem_evict_inactive(struct drm_device *dev , bool purgeable_only )
{ drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_object *obj ;
  struct drm_i915_gem_object *next ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  int ret ;
  int tmp ;
  struct list_head const *__mptr___1 ;
  void *__cil_tmp11 ;
  struct list_head *__cil_tmp12 ;
  struct drm_i915_gem_object *__cil_tmp13 ;
  struct list_head *__cil_tmp14 ;
  struct drm_i915_gem_object *__cil_tmp15 ;
  unsigned char *__cil_tmp16 ;
  unsigned char *__cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  struct list_head *__cil_tmp20 ;
  struct drm_i915_gem_object *__cil_tmp21 ;
  struct list_head *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  struct list_head *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;

  {
  __cil_tmp11 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp11;
  __cil_tmp12 = dev_priv->mm.inactive_list.next;
  __mptr = (struct list_head const *)__cil_tmp12;
  __cil_tmp13 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp13 + 1152921504606846800UL;
  __cil_tmp14 = obj->mm_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp14;
  __cil_tmp15 = (struct drm_i915_gem_object *)__mptr___0;
  next = __cil_tmp15 + 1152921504606846800UL;
  goto ldv_37142;
  ldv_37141: ;
  if (! purgeable_only) {
    goto _L;
  } else {
    {
    __cil_tmp16 = (unsigned char *)obj;
    __cil_tmp17 = __cil_tmp16 + 225UL;
    __cil_tmp18 = *__cil_tmp17;
    __cil_tmp19 = (unsigned int )__cil_tmp18;
    if (__cil_tmp19 != 0U) {
      _L:
      {
      tmp = i915_gem_object_unbind(obj);
      ret = tmp;
      }
      if (ret != 0) {
        return (ret);
      } else {

      }
    } else {

    }
    }
  }
  obj = next;
  __cil_tmp20 = next->mm_list.next;
  __mptr___1 = (struct list_head const *)__cil_tmp20;
  __cil_tmp21 = (struct drm_i915_gem_object *)__mptr___1;
  next = __cil_tmp21 + 1152921504606846800UL;
  ldv_37142: ;
  {
  __cil_tmp22 = & dev_priv->mm.inactive_list;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  __cil_tmp24 = & obj->mm_list;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  if (__cil_tmp25 != __cil_tmp23) {
    goto ldv_37141;
  } else {
    goto ldv_37143;
  }
  }
  ldv_37143: ;
  return (0);
}
}
__inline static void __list_splice(struct list_head const *list , struct list_head *prev ,
                                   struct list_head *next )
{ struct list_head *first ;
  struct list_head *last ;
  struct list_head *__cil_tmp6 ;
  struct list_head *__cil_tmp7 ;

  {
  __cil_tmp6 = list->next;
  first = (struct list_head *)__cil_tmp6;
  __cil_tmp7 = list->prev;
  last = (struct list_head *)__cil_tmp7;
  first->prev = prev;
  prev->next = first;
  last->next = next;
  next->prev = last;
  return;
}
}
__inline static void list_splice(struct list_head const *list , struct list_head *head )
{ int tmp ;
  struct list_head *__cil_tmp4 ;

  {
  {
  tmp = list_empty(list);
  }
  if (tmp == 0) {
    {
    __cil_tmp4 = head->next;
    __list_splice(list, head, __cil_tmp4);
    }
  } else {

  }
  return;
}
}
__inline static void hlist_add_head(struct hlist_node *n , struct hlist_head *h )
{ struct hlist_node *first ;
  struct hlist_node *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  unsigned long __cil_tmp6 ;

  {
  first = h->first;
  n->next = first;
  {
  __cil_tmp4 = (struct hlist_node *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = (unsigned long )first;
  if (__cil_tmp6 != __cil_tmp5) {
    first->pprev = & n->next;
  } else {

  }
  }
  h->first = n;
  n->pprev = & h->first;
  return;
}
}
__inline static u32 intel_ring_sync_index(struct intel_ring_buffer *ring , struct intel_ring_buffer *other )
{ int idx ;
  long __cil_tmp4 ;
  long __cil_tmp5 ;
  long __cil_tmp6 ;
  long __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;

  {
  __cil_tmp4 = (long )ring;
  __cil_tmp5 = (long )other;
  __cil_tmp6 = __cil_tmp5 - __cil_tmp4;
  __cil_tmp7 = __cil_tmp6 / 456L;
  __cil_tmp8 = (unsigned int )__cil_tmp7;
  __cil_tmp9 = __cil_tmp8 + 4294967295U;
  idx = (int )__cil_tmp9;
  if (idx < 0) {
    idx = idx + 3;
  } else {

  }
  return ((u32 )idx);
}
}
int intel_ring_sync(struct intel_ring_buffer *ring , struct intel_ring_buffer *to ,
                    u32 seqno ) ;
struct tracepoint __tracepoint_i915_gem_ring_dispatch ;
__inline static void trace_i915_gem_ring_dispatch(struct intel_ring_buffer *ring ,
                                                  u32 seqno )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp11 ;
  struct tracepoint_func **__cil_tmp12 ;
  struct tracepoint_func * volatile *__cil_tmp13 ;
  struct tracepoint_func * volatile __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  struct tracepoint_func *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  void (*__cil_tmp20)(void * , struct intel_ring_buffer * , u32 ) ;
  void *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  void *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;

  {
  {
  __cil_tmp11 = & __tracepoint_i915_gem_ring_dispatch.key;
  tmp___1 = static_branch(__cil_tmp11);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp12 = & __tracepoint_i915_gem_ring_dispatch.funcs;
    __cil_tmp13 = (struct tracepoint_func * volatile *)__cil_tmp12;
    __cil_tmp14 = *__cil_tmp13;
    _________p1 = (struct tracepoint_func *)__cil_tmp14;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp15 = (int const )254;
          __cil_tmp16 = (int )__cil_tmp15;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp16);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp17 = (struct tracepoint_func *)0;
    __cil_tmp18 = (unsigned long )__cil_tmp17;
    __cil_tmp19 = (unsigned long )it_func_ptr;
    if (__cil_tmp19 != __cil_tmp18) {
      ldv_36141:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp20 = (void (*)(void * , struct intel_ring_buffer * , u32 ))it_func;
      (*__cil_tmp20)(__data, ring, seqno);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp21 = (void *)0;
      __cil_tmp22 = (unsigned long )__cil_tmp21;
      __cil_tmp23 = it_func_ptr->func;
      __cil_tmp24 = (unsigned long )__cil_tmp23;
      if (__cil_tmp24 != __cil_tmp22) {
        goto ldv_36141;
      } else {
        goto ldv_36142;
      }
      }
      ldv_36142: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
void intel_mark_busy(struct drm_device *dev , struct drm_i915_gem_object *obj ) ;
static void i915_gem_object_set_to_gpu_domain(struct drm_i915_gem_object *obj , struct intel_ring_buffer *ring ,
                                              struct change_domains *cd )
{ uint32_t invalidate_domains ;
  uint32_t flush_domains ;
  int tmp ;
  uint32_t __cil_tmp7 ;
  uint32_t __cil_tmp8 ;
  uint32_t __cil_tmp9 ;
  uint32_t __cil_tmp10 ;
  uint32_t __cil_tmp11 ;
  uint32_t __cil_tmp12 ;
  uint32_t __cil_tmp13 ;
  uint32_t __cil_tmp14 ;
  uint32_t __cil_tmp15 ;
  uint32_t __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  struct intel_ring_buffer *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  uint32_t __cil_tmp21 ;
  uint32_t __cil_tmp22 ;
  uint32_t __cil_tmp23 ;
  uint32_t __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned char *__cil_tmp26 ;
  unsigned char *__cil_tmp27 ;
  unsigned char __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned char *__cil_tmp30 ;
  unsigned char *__cil_tmp31 ;
  unsigned char __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  uint32_t __cil_tmp34 ;
  uint32_t __cil_tmp35 ;
  uint32_t __cil_tmp36 ;
  uint32_t __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  uint32_t __cil_tmp39 ;
  uint32_t __cil_tmp40 ;
  uint32_t __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  int __cil_tmp44 ;
  uint32_t __cil_tmp45 ;
  atomic_t *__cil_tmp46 ;
  atomic_t const *__cil_tmp47 ;
  uint32_t __cil_tmp48 ;
  uint32_t __cil_tmp49 ;
  uint32_t __cil_tmp50 ;
  uint32_t __cil_tmp51 ;
  uint32_t __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  struct intel_ring_buffer *__cil_tmp54 ;
  enum intel_ring_id __cil_tmp55 ;
  uint32_t __cil_tmp56 ;
  uint32_t __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  enum intel_ring_id __cil_tmp59 ;
  uint32_t __cil_tmp60 ;
  uint32_t __cil_tmp61 ;

  {
  invalidate_domains = 0U;
  flush_domains = 0U;
  {
  __cil_tmp7 = obj->base.pending_write_domain;
  if (__cil_tmp7 == 0U) {
    __cil_tmp8 = obj->base.read_domains;
    __cil_tmp9 = obj->base.pending_read_domains;
    obj->base.pending_read_domains = __cil_tmp9 | __cil_tmp8;
  } else {

  }
  }
  {
  __cil_tmp10 = obj->base.write_domain;
  if (__cil_tmp10 != 0U) {
    {
    __cil_tmp11 = obj->base.pending_read_domains;
    __cil_tmp12 = obj->base.write_domain;
    if (__cil_tmp12 != __cil_tmp11) {
      __cil_tmp13 = obj->base.write_domain;
      flush_domains = __cil_tmp13 | flush_domains;
      __cil_tmp14 = obj->base.write_domain;
      __cil_tmp15 = ~ __cil_tmp14;
      __cil_tmp16 = obj->base.pending_read_domains;
      __cil_tmp17 = __cil_tmp16 & __cil_tmp15;
      invalidate_domains = __cil_tmp17 | invalidate_domains;
    } else {
      {
      __cil_tmp18 = (unsigned long )ring;
      __cil_tmp19 = obj->ring;
      __cil_tmp20 = (unsigned long )__cil_tmp19;
      if (__cil_tmp20 != __cil_tmp18) {
        __cil_tmp21 = obj->base.write_domain;
        flush_domains = __cil_tmp21 | flush_domains;
        __cil_tmp22 = obj->base.write_domain;
        __cil_tmp23 = ~ __cil_tmp22;
        __cil_tmp24 = obj->base.pending_read_domains;
        __cil_tmp25 = __cil_tmp24 & __cil_tmp23;
        invalidate_domains = __cil_tmp25 | invalidate_domains;
      } else {
        {
        __cil_tmp26 = (unsigned char *)obj;
        __cil_tmp27 = __cil_tmp26 + 226UL;
        __cil_tmp28 = *__cil_tmp27;
        __cil_tmp29 = (unsigned int )__cil_tmp28;
        if (__cil_tmp29 != 0U) {
          {
          __cil_tmp30 = (unsigned char *)obj;
          __cil_tmp31 = __cil_tmp30 + 226UL;
          __cil_tmp32 = *__cil_tmp31;
          __cil_tmp33 = (unsigned int )__cil_tmp32;
          if (__cil_tmp33 == 0U) {
            __cil_tmp34 = obj->base.write_domain;
            flush_domains = __cil_tmp34 | flush_domains;
            __cil_tmp35 = obj->base.write_domain;
            __cil_tmp36 = ~ __cil_tmp35;
            __cil_tmp37 = obj->base.pending_read_domains;
            __cil_tmp38 = __cil_tmp37 & __cil_tmp36;
            invalidate_domains = __cil_tmp38 | invalidate_domains;
          } else {

          }
          }
        } else {

        }
        }
      }
      }
    }
    }
  } else {

  }
  }
  __cil_tmp39 = obj->base.read_domains;
  __cil_tmp40 = ~ __cil_tmp39;
  __cil_tmp41 = obj->base.pending_read_domains;
  __cil_tmp42 = __cil_tmp41 & __cil_tmp40;
  invalidate_domains = __cil_tmp42 | invalidate_domains;
  {
  __cil_tmp43 = flush_domains | invalidate_domains;
  __cil_tmp44 = (int )__cil_tmp43;
  if (__cil_tmp44 & 1) {
    {
    i915_gem_clflush_object(obj);
    }
  } else {

  }
  }
  {
  __cil_tmp45 = obj->base.pending_write_domain;
  if (__cil_tmp45 != 0U) {
    {
    __cil_tmp46 = & obj->pending_flip;
    __cil_tmp47 = (atomic_t const *)__cil_tmp46;
    tmp = atomic_read(__cil_tmp47);
    __cil_tmp48 = (uint32_t )tmp;
    __cil_tmp49 = cd->flips;
    cd->flips = __cil_tmp49 | __cil_tmp48;
    }
  } else {

  }
  }
  if (flush_domains == 0U) {
    {
    __cil_tmp50 = obj->base.pending_write_domain;
    if (__cil_tmp50 == 0U) {
      obj->base.pending_write_domain = obj->base.write_domain;
    } else {

    }
    }
  } else {

  }
  __cil_tmp51 = cd->invalidate_domains;
  cd->invalidate_domains = __cil_tmp51 | invalidate_domains;
  __cil_tmp52 = cd->flush_domains;
  cd->flush_domains = __cil_tmp52 | flush_domains;
  {
  __cil_tmp53 = flush_domains & 4294967230U;
  if (__cil_tmp53 != 0U) {
    __cil_tmp54 = obj->ring;
    __cil_tmp55 = __cil_tmp54->id;
    __cil_tmp56 = (uint32_t )__cil_tmp55;
    __cil_tmp57 = cd->flush_rings;
    cd->flush_rings = __cil_tmp57 | __cil_tmp56;
  } else {

  }
  }
  {
  __cil_tmp58 = invalidate_domains & 4294967230U;
  if (__cil_tmp58 != 0U) {
    __cil_tmp59 = ring->id;
    __cil_tmp60 = (uint32_t )__cil_tmp59;
    __cil_tmp61 = cd->flush_rings;
    cd->flush_rings = __cil_tmp61 | __cil_tmp60;
  } else {

  }
  }
  return;
}
}
static struct eb_objects *eb_create(int size )
{ struct eb_objects *eb ;
  int count ;
  void *tmp ;
  unsigned long __cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct eb_objects *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;

  {
  count = 256;
  goto ldv_37569;
  ldv_37568:
  count = count >> 1;
  ldv_37569: ;
  if (count > size) {
    goto ldv_37568;
  } else {
    goto ldv_37570;
  }
  ldv_37570:
  {
  __cil_tmp5 = (unsigned long )count;
  __cil_tmp6 = __cil_tmp5 + 1UL;
  __cil_tmp7 = __cil_tmp6 * 8UL;
  tmp = kzalloc(__cil_tmp7, 208U);
  eb = (struct eb_objects *)tmp;
  }
  {
  __cil_tmp8 = (struct eb_objects *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = (unsigned long )eb;
  if (__cil_tmp10 == __cil_tmp9) {
    return (eb);
  } else {

  }
  }
  eb->and = count + -1;
  return (eb);
}
}
static void eb_reset(struct eb_objects *eb )
{ struct hlist_head (*__cil_tmp2)[0U] ;
  void *__cil_tmp3 ;
  int __cil_tmp4 ;
  int __cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  unsigned long __cil_tmp7 ;

  {
  {
  __cil_tmp2 = & eb->buckets;
  __cil_tmp3 = (void *)__cil_tmp2;
  __cil_tmp4 = eb->and;
  __cil_tmp5 = __cil_tmp4 + 1;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = __cil_tmp6 * 8UL;
  memset(__cil_tmp3, 0, __cil_tmp7);
  }
  return;
}
}
static void eb_add_object(struct eb_objects *eb , struct drm_i915_gem_object *obj )
{ struct hlist_node *__cil_tmp3 ;
  int __cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct hlist_head (*__cil_tmp8)[0U] ;
  struct hlist_head *__cil_tmp9 ;
  struct hlist_head *__cil_tmp10 ;

  {
  {
  __cil_tmp3 = & obj->exec_node;
  __cil_tmp4 = eb->and;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = obj->exec_handle;
  __cil_tmp7 = __cil_tmp6 & __cil_tmp5;
  __cil_tmp8 = & eb->buckets;
  __cil_tmp9 = (struct hlist_head *)__cil_tmp8;
  __cil_tmp10 = __cil_tmp9 + __cil_tmp7;
  hlist_add_head(__cil_tmp3, __cil_tmp10);
  }
  return;
}
}
static struct drm_i915_gem_object *eb_get_object(struct eb_objects *eb , unsigned long handle )
{ struct hlist_head *head ;
  struct hlist_node *node ;
  struct drm_i915_gem_object *obj ;
  struct hlist_node const *__mptr ;
  int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  struct hlist_head (*__cil_tmp10)[0U] ;
  struct hlist_head *__cil_tmp11 ;
  struct drm_i915_gem_object *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct hlist_node *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;

  {
  __cil_tmp7 = eb->and;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = __cil_tmp8 & handle;
  __cil_tmp10 = & eb->buckets;
  __cil_tmp11 = (struct hlist_head *)__cil_tmp10;
  head = __cil_tmp11 + __cil_tmp9;
  node = head->first;
  goto ldv_37588;
  ldv_37587:
  __mptr = (struct hlist_node const *)node;
  __cil_tmp12 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp12 + 1152921504606846720UL;
  {
  __cil_tmp13 = obj->exec_handle;
  if (__cil_tmp13 == handle) {
    return (obj);
  } else {

  }
  }
  node = node->next;
  ldv_37588: ;
  {
  __cil_tmp14 = (struct hlist_node *)0;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = (unsigned long )node;
  if (__cil_tmp16 != __cil_tmp15) {
    goto ldv_37587;
  } else {
    goto ldv_37589;
  }
  }
  ldv_37589: ;
  return ((struct drm_i915_gem_object *)0);
}
}
static void eb_destroy(struct eb_objects *eb )
{ void const *__cil_tmp2 ;

  {
  {
  __cil_tmp2 = (void const *)eb;
  kfree(__cil_tmp2);
  }
  return;
}
}
static int i915_gem_execbuffer_relocate_entry(struct drm_i915_gem_object *obj , struct eb_objects *eb ,
                                              struct drm_i915_gem_relocation_entry *reloc )
{ struct drm_device *dev ;
  struct drm_gem_object *target_obj ;
  uint32_t target_offset ;
  int ret ;
  struct drm_i915_gem_object *tmp ;
  long tmp___0 ;
  struct drm_gem_object const *__mptr ;
  long tmp___1 ;
  long tmp___2 ;
  long tmp___3 ;
  long tmp___4 ;
  long tmp___5 ;
  int tmp___6 ;
  long tmp___7 ;
  long tmp___8 ;
  long tmp___9 ;
  uint32_t page_offset___0 ;
  char *vaddr ;
  void *tmp___10 ;
  struct drm_i915_private *dev_priv ;
  uint32_t *reloc_entry ;
  void *reloc_page ;
  struct thread_info *tmp___11 ;
  __u32 __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  struct drm_gem_object *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  int __cil_tmp32 ;
  long __cil_tmp33 ;
  struct drm_i915_gem_object *__cil_tmp34 ;
  int __cil_tmp35 ;
  long __cil_tmp36 ;
  __u32 __cil_tmp37 ;
  __u32 __cil_tmp38 ;
  __u32 __cil_tmp39 ;
  __u32 __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  int __cil_tmp42 ;
  long __cil_tmp43 ;
  __u32 __cil_tmp44 ;
  __u64 __cil_tmp45 ;
  int __cil_tmp46 ;
  __u32 __cil_tmp47 ;
  __u32 __cil_tmp48 ;
  __u32 __cil_tmp49 ;
  __u32 __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  int __cil_tmp52 ;
  long __cil_tmp53 ;
  long __cil_tmp54 ;
  __u32 __cil_tmp55 ;
  __u64 __cil_tmp56 ;
  int __cil_tmp57 ;
  __u32 __cil_tmp58 ;
  __u32 __cil_tmp59 ;
  __u32 __cil_tmp60 ;
  int __cil_tmp61 ;
  long __cil_tmp62 ;
  uint32_t __cil_tmp63 ;
  int __cil_tmp64 ;
  long __cil_tmp65 ;
  uint32_t __cil_tmp66 ;
  __u32 __cil_tmp67 ;
  int __cil_tmp68 ;
  long __cil_tmp69 ;
  __u32 __cil_tmp70 ;
  __u64 __cil_tmp71 ;
  int __cil_tmp72 ;
  __u32 __cil_tmp73 ;
  uint32_t __cil_tmp74 ;
  __u32 __cil_tmp75 ;
  uint32_t __cil_tmp76 ;
  __u32 __cil_tmp77 ;
  uint32_t __cil_tmp78 ;
  __u64 __cil_tmp79 ;
  __u64 __cil_tmp80 ;
  size_t __cil_tmp81 ;
  size_t __cil_tmp82 ;
  unsigned long long __cil_tmp83 ;
  __u64 __cil_tmp84 ;
  int __cil_tmp85 ;
  long __cil_tmp86 ;
  __u32 __cil_tmp87 ;
  __u64 __cil_tmp88 ;
  int __cil_tmp89 ;
  size_t __cil_tmp90 ;
  int __cil_tmp91 ;
  __u64 __cil_tmp92 ;
  unsigned long long __cil_tmp93 ;
  int __cil_tmp94 ;
  long __cil_tmp95 ;
  __u32 __cil_tmp96 ;
  __u64 __cil_tmp97 ;
  int __cil_tmp98 ;
  __u32 __cil_tmp99 ;
  uint32_t __cil_tmp100 ;
  __u64 __cil_tmp101 ;
  uint32_t __cil_tmp102 ;
  __u64 __cil_tmp103 ;
  __u64 __cil_tmp104 ;
  struct page **__cil_tmp105 ;
  struct page **__cil_tmp106 ;
  struct page *__cil_tmp107 ;
  unsigned long __cil_tmp108 ;
  uint32_t *__cil_tmp109 ;
  uint32_t *__cil_tmp110 ;
  void *__cil_tmp111 ;
  void *__cil_tmp112 ;
  unsigned char *__cil_tmp113 ;
  unsigned char *__cil_tmp114 ;
  unsigned char __cil_tmp115 ;
  unsigned int __cil_tmp116 ;
  int __cil_tmp117 ;
  int __cil_tmp118 ;
  bool __cil_tmp119 ;
  uint32_t __cil_tmp120 ;
  __u64 __cil_tmp121 ;
  __u64 __cil_tmp122 ;
  struct io_mapping *__cil_tmp123 ;
  __u64 __cil_tmp124 ;
  unsigned long __cil_tmp125 ;
  unsigned long __cil_tmp126 ;
  __u64 __cil_tmp127 ;
  unsigned long long __cil_tmp128 ;
  void *__cil_tmp129 ;
  __u32 __cil_tmp130 ;
  void *__cil_tmp131 ;

  {
  {
  dev = obj->base.dev;
  ret = -22;
  __cil_tmp27 = reloc->target_handle;
  __cil_tmp28 = (unsigned long )__cil_tmp27;
  tmp = eb_get_object(eb, __cil_tmp28);
  target_obj = & tmp->base;
  __cil_tmp29 = (struct drm_gem_object *)0;
  __cil_tmp30 = (unsigned long )__cil_tmp29;
  __cil_tmp31 = (unsigned long )target_obj;
  __cil_tmp32 = __cil_tmp31 == __cil_tmp30;
  __cil_tmp33 = (long )__cil_tmp32;
  tmp___0 = __builtin_expect(__cil_tmp33, 0L);
  }
  if (tmp___0 != 0L) {
    return (-2);
  } else {

  }
  {
  __mptr = (struct drm_gem_object const *)target_obj;
  __cil_tmp34 = (struct drm_i915_gem_object *)__mptr;
  target_offset = __cil_tmp34->gtt_offset;
  __cil_tmp35 = target_offset == 0U;
  __cil_tmp36 = (long )__cil_tmp35;
  tmp___1 = __builtin_expect(__cil_tmp36, 0L);
  }
  if (tmp___1 != 0L) {
    {
    __cil_tmp37 = reloc->target_handle;
    drm_err("i915_gem_execbuffer_relocate_entry", "No GTT space found for object %d\n",
            __cil_tmp37);
    }
    return (ret);
  } else {

  }
  {
  __cil_tmp38 = reloc->write_domain;
  __cil_tmp39 = __cil_tmp38 - 1U;
  __cil_tmp40 = reloc->write_domain;
  __cil_tmp41 = __cil_tmp40 & __cil_tmp39;
  __cil_tmp42 = __cil_tmp41 != 0U;
  __cil_tmp43 = (long )__cil_tmp42;
  tmp___2 = __builtin_expect(__cil_tmp43, 0L);
  }
  if (tmp___2 != 0L) {
    {
    __cil_tmp44 = reloc->target_handle;
    __cil_tmp45 = reloc->offset;
    __cil_tmp46 = (int )__cil_tmp45;
    __cil_tmp47 = reloc->read_domains;
    __cil_tmp48 = reloc->write_domain;
    drm_err("i915_gem_execbuffer_relocate_entry", "reloc with multiple write domains: obj %p target %d offset %d read %08x write %08x",
            obj, __cil_tmp44, __cil_tmp46, __cil_tmp47, __cil_tmp48);
    }
    return (ret);
  } else {

  }
  {
  __cil_tmp49 = reloc->read_domains;
  __cil_tmp50 = reloc->write_domain;
  __cil_tmp51 = __cil_tmp50 | __cil_tmp49;
  __cil_tmp52 = (int )__cil_tmp51;
  __cil_tmp53 = (long )__cil_tmp52;
  __cil_tmp54 = __cil_tmp53 & 1L;
  tmp___3 = __builtin_expect(__cil_tmp54, 0L);
  }
  if (tmp___3 != 0L) {
    {
    __cil_tmp55 = reloc->target_handle;
    __cil_tmp56 = reloc->offset;
    __cil_tmp57 = (int )__cil_tmp56;
    __cil_tmp58 = reloc->read_domains;
    __cil_tmp59 = reloc->write_domain;
    drm_err("i915_gem_execbuffer_relocate_entry", "reloc with read/write CPU domains: obj %p target %d offset %d read %08x write %08x",
            obj, __cil_tmp55, __cil_tmp57, __cil_tmp58, __cil_tmp59);
    }
    return (ret);
  } else {

  }
  {
  __cil_tmp60 = reloc->write_domain;
  __cil_tmp61 = __cil_tmp60 != 0U;
  __cil_tmp62 = (long )__cil_tmp61;
  tmp___4 = __builtin_expect(__cil_tmp62, 0L);
  }
  if (tmp___4 != 0L) {
    {
    __cil_tmp63 = target_obj->pending_write_domain;
    __cil_tmp64 = __cil_tmp63 != 0U;
    __cil_tmp65 = (long )__cil_tmp64;
    tmp___5 = __builtin_expect(__cil_tmp65, 0L);
    }
    if (tmp___5 != 0L) {
      tmp___6 = 1;
    } else {
      tmp___6 = 0;
    }
  } else {
    tmp___6 = 0;
  }
  if (tmp___6 != 0) {
    {
    __cil_tmp66 = target_obj->pending_write_domain;
    __cil_tmp67 = reloc->write_domain;
    __cil_tmp68 = __cil_tmp67 != __cil_tmp66;
    __cil_tmp69 = (long )__cil_tmp68;
    tmp___7 = __builtin_expect(__cil_tmp69, 0L);
    }
    if (tmp___7 != 0L) {
      {
      __cil_tmp70 = reloc->target_handle;
      __cil_tmp71 = reloc->offset;
      __cil_tmp72 = (int )__cil_tmp71;
      __cil_tmp73 = reloc->write_domain;
      __cil_tmp74 = target_obj->pending_write_domain;
      drm_err("i915_gem_execbuffer_relocate_entry", "Write domain conflict: obj %p target %d offset %d new %08x old %08x\n",
              obj, __cil_tmp70, __cil_tmp72, __cil_tmp73, __cil_tmp74);
      }
      return (ret);
    } else {

    }
  } else {

  }
  __cil_tmp75 = reloc->read_domains;
  __cil_tmp76 = target_obj->pending_read_domains;
  target_obj->pending_read_domains = __cil_tmp76 | __cil_tmp75;
  __cil_tmp77 = reloc->write_domain;
  __cil_tmp78 = target_obj->pending_write_domain;
  target_obj->pending_write_domain = __cil_tmp78 | __cil_tmp77;
  {
  __cil_tmp79 = reloc->presumed_offset;
  __cil_tmp80 = (__u64 )target_offset;
  if (__cil_tmp80 == __cil_tmp79) {
    return (0);
  } else {

  }
  }
  {
  __cil_tmp81 = obj->base.size;
  __cil_tmp82 = __cil_tmp81 - 4UL;
  __cil_tmp83 = (unsigned long long )__cil_tmp82;
  __cil_tmp84 = reloc->offset;
  __cil_tmp85 = __cil_tmp84 > __cil_tmp83;
  __cil_tmp86 = (long )__cil_tmp85;
  tmp___8 = __builtin_expect(__cil_tmp86, 0L);
  }
  if (tmp___8 != 0L) {
    {
    __cil_tmp87 = reloc->target_handle;
    __cil_tmp88 = reloc->offset;
    __cil_tmp89 = (int )__cil_tmp88;
    __cil_tmp90 = obj->base.size;
    __cil_tmp91 = (int )__cil_tmp90;
    drm_err("i915_gem_execbuffer_relocate_entry", "Relocation beyond object bounds: obj %p target %d offset %d size %d.\n",
            obj, __cil_tmp87, __cil_tmp89, __cil_tmp91);
    }
    return (ret);
  } else {

  }
  {
  __cil_tmp92 = reloc->offset;
  __cil_tmp93 = __cil_tmp92 & 3ULL;
  __cil_tmp94 = __cil_tmp93 != 0ULL;
  __cil_tmp95 = (long )__cil_tmp94;
  tmp___9 = __builtin_expect(__cil_tmp95, 0L);
  }
  if (tmp___9 != 0L) {
    {
    __cil_tmp96 = reloc->target_handle;
    __cil_tmp97 = reloc->offset;
    __cil_tmp98 = (int )__cil_tmp97;
    drm_err("i915_gem_execbuffer_relocate_entry", "Relocation not 4-byte aligned: obj %p target %d offset %d.\n",
            obj, __cil_tmp96, __cil_tmp98);
    }
    return (ret);
  } else {

  }
  __cil_tmp99 = reloc->delta;
  reloc->delta = __cil_tmp99 + target_offset;
  {
  __cil_tmp100 = obj->base.write_domain;
  if (__cil_tmp100 == 1U) {
    {
    __cil_tmp101 = reloc->offset;
    __cil_tmp102 = (uint32_t )__cil_tmp101;
    page_offset___0 = __cil_tmp102 & 4095U;
    __cil_tmp103 = reloc->offset;
    __cil_tmp104 = __cil_tmp103 >> 12;
    __cil_tmp105 = obj->pages;
    __cil_tmp106 = __cil_tmp105 + __cil_tmp104;
    __cil_tmp107 = *__cil_tmp106;
    tmp___10 = __kmap_atomic(__cil_tmp107);
    vaddr = (char *)tmp___10;
    __cil_tmp108 = (unsigned long )page_offset___0;
    __cil_tmp109 = (uint32_t *)vaddr;
    __cil_tmp110 = __cil_tmp109 + __cil_tmp108;
    *__cil_tmp110 = reloc->delta;
    __cil_tmp111 = (void *)vaddr;
    __kunmap_atomic(__cil_tmp111);
    }
  } else {
    __cil_tmp112 = dev->dev_private;
    dev_priv = (struct drm_i915_private *)__cil_tmp112;
    {
    __cil_tmp113 = (unsigned char *)obj;
    __cil_tmp114 = __cil_tmp113 + 224UL;
    __cil_tmp115 = *__cil_tmp114;
    __cil_tmp116 = (unsigned int )__cil_tmp115;
    if (__cil_tmp116 != 0U) {
      {
      tmp___11 = current_thread_info();
      }
      {
      __cil_tmp117 = tmp___11->preempt_count;
      __cil_tmp118 = __cil_tmp117 & -268435457;
      if (__cil_tmp118 != 0) {
        return (-14);
      } else {

      }
      }
    } else {

    }
    }
    {
    __cil_tmp119 = (bool )1;
    ret = i915_gem_object_set_to_gtt_domain(obj, __cil_tmp119);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
    {
    __cil_tmp120 = obj->gtt_offset;
    __cil_tmp121 = (__u64 )__cil_tmp120;
    __cil_tmp122 = reloc->offset;
    reloc->offset = __cil_tmp122 + __cil_tmp121;
    __cil_tmp123 = dev_priv->mm.gtt_mapping;
    __cil_tmp124 = reloc->offset;
    __cil_tmp125 = (unsigned long )__cil_tmp124;
    __cil_tmp126 = __cil_tmp125 & 1152921504606842880UL;
    reloc_page = io_mapping_map_atomic_wc(__cil_tmp123, __cil_tmp126);
    __cil_tmp127 = reloc->offset;
    __cil_tmp128 = __cil_tmp127 & 4095ULL;
    __cil_tmp129 = reloc_page + __cil_tmp128;
    reloc_entry = (uint32_t *)__cil_tmp129;
    __cil_tmp130 = reloc->delta;
    __cil_tmp131 = (void *)reloc_entry;
    iowrite32(__cil_tmp130, __cil_tmp131);
    io_mapping_unmap_atomic(reloc_page);
    }
  }
  }
  reloc->presumed_offset = (__u64 )target_offset;
  return (0);
}
}
static int i915_gem_execbuffer_relocate_object(struct drm_i915_gem_object *obj , struct eb_objects *eb )
{ struct drm_i915_gem_relocation_entry *user_relocs ;
  struct drm_i915_gem_exec_object2 *entry ;
  int i ;
  int ret ;
  struct drm_i915_gem_relocation_entry reloc ;
  int tmp ;
  int tmp___0 ;
  __u64 __cil_tmp10 ;
  void *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void const *__cil_tmp13 ;
  void const *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct drm_i915_gem_relocation_entry *__cil_tmp16 ;
  __u64 *__cil_tmp17 ;
  void *__cil_tmp18 ;
  __u64 *__cil_tmp19 ;
  void const *__cil_tmp20 ;
  __u32 __cil_tmp21 ;
  __u32 __cil_tmp22 ;

  {
  entry = obj->exec_entry;
  __cil_tmp10 = entry->relocs_ptr;
  user_relocs = (struct drm_i915_gem_relocation_entry *)__cil_tmp10;
  i = 0;
  goto ldv_37620;
  ldv_37619:
  {
  __cil_tmp11 = (void *)(& reloc);
  __cil_tmp12 = (unsigned long )i;
  __cil_tmp13 = (void const *)user_relocs;
  __cil_tmp14 = __cil_tmp13 + __cil_tmp12;
  tmp = __copy_from_user_inatomic(__cil_tmp11, __cil_tmp14, 32U);
  }
  if (tmp != 0) {
    return (-14);
  } else {

  }
  {
  ret = i915_gem_execbuffer_relocate_entry(obj, eb, & reloc);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp15 = (unsigned long )i;
  __cil_tmp16 = user_relocs + __cil_tmp15;
  __cil_tmp17 = & __cil_tmp16->presumed_offset;
  __cil_tmp18 = (void *)__cil_tmp17;
  __cil_tmp19 = & reloc.presumed_offset;
  __cil_tmp20 = (void const *)__cil_tmp19;
  tmp___0 = __copy_from_user_inatomic(__cil_tmp18, __cil_tmp20, 8U);
  }
  if (tmp___0 != 0) {
    return (-14);
  } else {

  }
  i = i + 1;
  ldv_37620: ;
  {
  __cil_tmp21 = entry->relocation_count;
  __cil_tmp22 = (__u32 )i;
  if (__cil_tmp22 < __cil_tmp21) {
    goto ldv_37619;
  } else {
    goto ldv_37621;
  }
  }
  ldv_37621: ;
  return (0);
}
}
static int i915_gem_execbuffer_relocate_object_slow(struct drm_i915_gem_object *obj ,
                                                    struct eb_objects *eb , struct drm_i915_gem_relocation_entry *relocs )
{ struct drm_i915_gem_exec_object2 const *entry ;
  int i ;
  int ret ;
  struct drm_i915_gem_exec_object2 *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct drm_i915_gem_relocation_entry *__cil_tmp9 ;
  __u32 __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;

  {
  __cil_tmp7 = obj->exec_entry;
  entry = (struct drm_i915_gem_exec_object2 const *)__cil_tmp7;
  i = 0;
  goto ldv_37631;
  ldv_37630:
  {
  __cil_tmp8 = (unsigned long )i;
  __cil_tmp9 = relocs + __cil_tmp8;
  ret = i915_gem_execbuffer_relocate_entry(obj, eb, __cil_tmp9);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  i = i + 1;
  ldv_37631: ;
  {
  __cil_tmp10 = entry->relocation_count;
  __cil_tmp11 = (unsigned int )__cil_tmp10;
  __cil_tmp12 = (unsigned int )i;
  if (__cil_tmp12 < __cil_tmp11) {
    goto ldv_37630;
  } else {
    goto ldv_37632;
  }
  }
  ldv_37632: ;
  return (0);
}
}
static int i915_gem_execbuffer_relocate(struct drm_device *dev , struct eb_objects *eb ,
                                        struct list_head *objects )
{ struct drm_i915_gem_object *obj ;
  int ret ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  struct list_head *__cil_tmp8 ;
  struct drm_i915_gem_object *__cil_tmp9 ;
  struct list_head *__cil_tmp10 ;
  struct drm_i915_gem_object *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct list_head *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;

  {
  {
  ret = 0;
  pagefault_disable();
  __cil_tmp8 = objects->next;
  __mptr = (struct list_head const *)__cil_tmp8;
  __cil_tmp9 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp9 + 1152921504606846768UL;
  }
  goto ldv_37646;
  ldv_37645:
  {
  ret = i915_gem_execbuffer_relocate_object(obj, eb);
  }
  if (ret != 0) {
    goto ldv_37644;
  } else {

  }
  __cil_tmp10 = obj->exec_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp10;
  __cil_tmp11 = (struct drm_i915_gem_object *)__mptr___0;
  obj = __cil_tmp11 + 1152921504606846768UL;
  ldv_37646: ;
  {
  __cil_tmp12 = (unsigned long )objects;
  __cil_tmp13 = & obj->exec_list;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  if (__cil_tmp14 != __cil_tmp12) {
    goto ldv_37645;
  } else {
    goto ldv_37644;
  }
  }
  ldv_37644:
  {
  pagefault_enable();
  }
  return (ret);
}
}
static int i915_gem_execbuffer_reserve(struct intel_ring_buffer *ring , struct drm_file *file ,
                                       struct list_head *objects )
{ struct drm_i915_gem_object *obj ;
  int ret ;
  int retry ;
  bool has_fenced_gpu_access ;
  struct list_head ordered_objects ;
  struct drm_i915_gem_exec_object2 *entry ;
  bool need_fence ;
  bool need_mappable ;
  struct list_head const *__mptr ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  struct list_head const *__mptr___0 ;
  struct drm_i915_gem_exec_object2 *entry___0 ;
  bool need_fence___0 ;
  bool need_mappable___0 ;
  int tmp___2 ;
  int tmp___3 ;
  struct list_head const *__mptr___1 ;
  struct list_head const *__mptr___2 ;
  struct drm_i915_gem_exec_object2 *entry___1 ;
  bool need_fence___1 ;
  int tmp___4 ;
  bool need_mappable___1 ;
  int tmp___5 ;
  struct list_head const *__mptr___3 ;
  struct list_head const *__mptr___4 ;
  struct list_head const *__mptr___5 ;
  struct list_head const *__mptr___6 ;
  struct list_head const *__mptr___7 ;
  struct drm_device *__cil_tmp34 ;
  void *__cil_tmp35 ;
  struct drm_i915_private *__cil_tmp36 ;
  struct intel_device_info const *__cil_tmp37 ;
  u8 __cil_tmp38 ;
  unsigned char __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  int __cil_tmp41 ;
  struct list_head *__cil_tmp42 ;
  struct drm_i915_gem_object *__cil_tmp43 ;
  __u64 __cil_tmp44 ;
  int __cil_tmp45 ;
  unsigned char *__cil_tmp46 ;
  unsigned char *__cil_tmp47 ;
  unsigned char __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  __u32 __cil_tmp50 ;
  int __cil_tmp51 ;
  struct list_head *__cil_tmp52 ;
  struct list_head *__cil_tmp53 ;
  struct list_head const *__cil_tmp54 ;
  struct list_head const *__cil_tmp55 ;
  struct list_head *__cil_tmp56 ;
  struct drm_i915_gem_object *__cil_tmp57 ;
  struct drm_mm_node *__cil_tmp58 ;
  unsigned long __cil_tmp59 ;
  struct drm_mm_node *__cil_tmp60 ;
  unsigned long __cil_tmp61 ;
  __u64 __cil_tmp62 ;
  int __cil_tmp63 ;
  unsigned char *__cil_tmp64 ;
  unsigned char *__cil_tmp65 ;
  unsigned char __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  __u32 __cil_tmp68 ;
  int __cil_tmp69 ;
  __u64 __cil_tmp70 ;
  __u64 __cil_tmp71 ;
  __u64 __cil_tmp72 ;
  uint32_t __cil_tmp73 ;
  __u64 __cil_tmp74 ;
  unsigned long long __cil_tmp75 ;
  unsigned char *__cil_tmp76 ;
  unsigned char *__cil_tmp77 ;
  unsigned char __cil_tmp78 ;
  unsigned int __cil_tmp79 ;
  __u64 __cil_tmp80 ;
  uint32_t __cil_tmp81 ;
  int __cil_tmp82 ;
  bool __cil_tmp83 ;
  __u64 __cil_tmp84 ;
  uint32_t __cil_tmp85 ;
  int __cil_tmp86 ;
  bool __cil_tmp87 ;
  struct list_head *__cil_tmp88 ;
  struct drm_i915_gem_object *__cil_tmp89 ;
  unsigned long __cil_tmp90 ;
  struct list_head *__cil_tmp91 ;
  unsigned long __cil_tmp92 ;
  struct list_head *__cil_tmp93 ;
  struct drm_i915_gem_object *__cil_tmp94 ;
  __u64 __cil_tmp95 ;
  int __cil_tmp96 ;
  unsigned char *__cil_tmp97 ;
  unsigned char *__cil_tmp98 ;
  unsigned char __cil_tmp99 ;
  unsigned int __cil_tmp100 ;
  struct drm_mm_node *__cil_tmp101 ;
  unsigned long __cil_tmp102 ;
  struct drm_mm_node *__cil_tmp103 ;
  unsigned long __cil_tmp104 ;
  __u32 __cil_tmp105 ;
  int __cil_tmp106 ;
  __u64 __cil_tmp107 ;
  uint32_t __cil_tmp108 ;
  int __cil_tmp109 ;
  bool __cil_tmp110 ;
  __u64 __cil_tmp111 ;
  int __cil_tmp112 ;
  unsigned char *__cil_tmp113 ;
  unsigned char *__cil_tmp114 ;
  unsigned char __cil_tmp115 ;
  unsigned int __cil_tmp116 ;
  uint32_t __cil_tmp117 ;
  struct list_head *__cil_tmp118 ;
  struct drm_i915_gem_object *__cil_tmp119 ;
  unsigned long __cil_tmp120 ;
  struct list_head *__cil_tmp121 ;
  unsigned long __cil_tmp122 ;
  struct list_head *__cil_tmp123 ;
  struct drm_i915_gem_object *__cil_tmp124 ;
  struct drm_mm_node *__cil_tmp125 ;
  unsigned long __cil_tmp126 ;
  struct drm_mm_node *__cil_tmp127 ;
  unsigned long __cil_tmp128 ;
  struct list_head *__cil_tmp129 ;
  struct drm_i915_gem_object *__cil_tmp130 ;
  unsigned long __cil_tmp131 ;
  struct list_head *__cil_tmp132 ;
  unsigned long __cil_tmp133 ;
  struct drm_device *__cil_tmp134 ;
  int __cil_tmp135 ;
  bool __cil_tmp136 ;
  struct list_head *__cil_tmp137 ;
  struct drm_i915_gem_object *__cil_tmp138 ;
  struct drm_mm_node *__cil_tmp139 ;
  unsigned long __cil_tmp140 ;
  struct drm_mm_node *__cil_tmp141 ;
  unsigned long __cil_tmp142 ;
  struct list_head *__cil_tmp143 ;
  struct drm_i915_gem_object *__cil_tmp144 ;
  unsigned long __cil_tmp145 ;
  struct list_head *__cil_tmp146 ;
  unsigned long __cil_tmp147 ;

  {
  {
  __cil_tmp34 = ring->dev;
  __cil_tmp35 = __cil_tmp34->dev_private;
  __cil_tmp36 = (struct drm_i915_private *)__cil_tmp35;
  __cil_tmp37 = __cil_tmp36->info;
  __cil_tmp38 = __cil_tmp37->gen;
  __cil_tmp39 = (unsigned char )__cil_tmp38;
  __cil_tmp40 = (unsigned int )__cil_tmp39;
  __cil_tmp41 = __cil_tmp40 <= 3U;
  has_fenced_gpu_access = (bool )__cil_tmp41;
  INIT_LIST_HEAD(& ordered_objects);
  }
  goto ldv_37663;
  ldv_37662:
  __cil_tmp42 = objects->next;
  __mptr = (struct list_head const *)__cil_tmp42;
  __cil_tmp43 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp43 + 1152921504606846768UL;
  entry = obj->exec_entry;
  if ((int )has_fenced_gpu_access) {
    {
    __cil_tmp44 = entry->flags;
    __cil_tmp45 = (int )__cil_tmp44;
    if (__cil_tmp45 & 1) {
      {
      __cil_tmp46 = (unsigned char *)obj;
      __cil_tmp47 = __cil_tmp46 + 225UL;
      __cil_tmp48 = *__cil_tmp47;
      __cil_tmp49 = (unsigned int )__cil_tmp48;
      if (__cil_tmp49 != 0U) {
        tmp = 1;
      } else {
        tmp = 0;
      }
      }
    } else {
      tmp = 0;
    }
    }
  } else {
    tmp = 0;
  }
  need_fence = (bool )tmp;
  {
  __cil_tmp50 = entry->relocation_count;
  if (__cil_tmp50 != 0U) {
    tmp___0 = 1;
  } else {
    {
    __cil_tmp51 = (int )need_fence;
    if (__cil_tmp51 != 0) {
      tmp___0 = 1;
    } else {
      tmp___0 = 0;
    }
    }
  }
  }
  need_mappable = (bool )tmp___0;
  if ((int )need_mappable) {
    {
    __cil_tmp52 = & obj->exec_list;
    list_move(__cil_tmp52, & ordered_objects);
    }
  } else {
    {
    __cil_tmp53 = & obj->exec_list;
    list_move_tail(__cil_tmp53, & ordered_objects);
    }
  }
  obj->base.pending_read_domains = 0U;
  obj->base.pending_write_domain = 0U;
  ldv_37663:
  {
  __cil_tmp54 = (struct list_head const *)objects;
  tmp___1 = list_empty(__cil_tmp54);
  }
  if (tmp___1 == 0) {
    goto ldv_37662;
  } else {
    goto ldv_37664;
  }
  ldv_37664:
  {
  __cil_tmp55 = (struct list_head const *)(& ordered_objects);
  list_splice(__cil_tmp55, objects);
  retry = 0;
  }
  ldv_37694:
  ret = 0;
  __cil_tmp56 = objects->next;
  __mptr___0 = (struct list_head const *)__cil_tmp56;
  __cil_tmp57 = (struct drm_i915_gem_object *)__mptr___0;
  obj = __cil_tmp57 + 1152921504606846768UL;
  goto ldv_37675;
  ldv_37674:
  entry___0 = obj->exec_entry;
  {
  __cil_tmp58 = (struct drm_mm_node *)0;
  __cil_tmp59 = (unsigned long )__cil_tmp58;
  __cil_tmp60 = obj->gtt_space;
  __cil_tmp61 = (unsigned long )__cil_tmp60;
  if (__cil_tmp61 == __cil_tmp59) {
    goto ldv_37672;
  } else {

  }
  }
  if ((int )has_fenced_gpu_access) {
    {
    __cil_tmp62 = entry___0->flags;
    __cil_tmp63 = (int )__cil_tmp62;
    if (__cil_tmp63 & 1) {
      {
      __cil_tmp64 = (unsigned char *)obj;
      __cil_tmp65 = __cil_tmp64 + 225UL;
      __cil_tmp66 = *__cil_tmp65;
      __cil_tmp67 = (unsigned int )__cil_tmp66;
      if (__cil_tmp67 != 0U) {
        tmp___2 = 1;
      } else {
        tmp___2 = 0;
      }
      }
    } else {
      tmp___2 = 0;
    }
    }
  } else {
    tmp___2 = 0;
  }
  need_fence___0 = (bool )tmp___2;
  {
  __cil_tmp68 = entry___0->relocation_count;
  if (__cil_tmp68 != 0U) {
    tmp___3 = 1;
  } else {
    {
    __cil_tmp69 = (int )need_fence___0;
    if (__cil_tmp69 != 0) {
      tmp___3 = 1;
    } else {
      tmp___3 = 0;
    }
    }
  }
  }
  need_mappable___0 = (bool )tmp___3;
  {
  __cil_tmp70 = entry___0->alignment;
  if (__cil_tmp70 != 0ULL) {
    {
    __cil_tmp71 = entry___0->alignment;
    __cil_tmp72 = __cil_tmp71 - 1ULL;
    __cil_tmp73 = obj->gtt_offset;
    __cil_tmp74 = (__u64 )__cil_tmp73;
    __cil_tmp75 = __cil_tmp74 & __cil_tmp72;
    if (__cil_tmp75 != 0ULL) {
      {
      ret = i915_gem_object_unbind(obj);
      }
    } else {
      goto _L;
    }
    }
  } else
  _L:
  if ((int )need_mappable___0) {
    {
    __cil_tmp76 = (unsigned char *)obj;
    __cil_tmp77 = __cil_tmp76 + 226UL;
    __cil_tmp78 = *__cil_tmp77;
    __cil_tmp79 = (unsigned int )__cil_tmp78;
    if (__cil_tmp79 == 0U) {
      {
      ret = i915_gem_object_unbind(obj);
      }
    } else {
      {
      __cil_tmp80 = entry___0->alignment;
      __cil_tmp81 = (uint32_t )__cil_tmp80;
      __cil_tmp82 = (int )need_mappable___0;
      __cil_tmp83 = (bool )__cil_tmp82;
      ret = i915_gem_object_pin(obj, __cil_tmp81, __cil_tmp83);
      }
    }
    }
  } else {
    {
    __cil_tmp84 = entry___0->alignment;
    __cil_tmp85 = (uint32_t )__cil_tmp84;
    __cil_tmp86 = (int )need_mappable___0;
    __cil_tmp87 = (bool )__cil_tmp86;
    ret = i915_gem_object_pin(obj, __cil_tmp85, __cil_tmp87);
    }
  }
  }
  if (ret != 0) {
    goto err;
  } else {

  }
  entry___0 = entry___0 + 1;
  ldv_37672:
  __cil_tmp88 = obj->exec_list.next;
  __mptr___1 = (struct list_head const *)__cil_tmp88;
  __cil_tmp89 = (struct drm_i915_gem_object *)__mptr___1;
  obj = __cil_tmp89 + 1152921504606846768UL;
  ldv_37675: ;
  {
  __cil_tmp90 = (unsigned long )objects;
  __cil_tmp91 = & obj->exec_list;
  __cil_tmp92 = (unsigned long )__cil_tmp91;
  if (__cil_tmp92 != __cil_tmp90) {
    goto ldv_37674;
  } else {
    goto ldv_37676;
  }
  }
  ldv_37676:
  __cil_tmp93 = objects->next;
  __mptr___2 = (struct list_head const *)__cil_tmp93;
  __cil_tmp94 = (struct drm_i915_gem_object *)__mptr___2;
  obj = __cil_tmp94 + 1152921504606846768UL;
  goto ldv_37686;
  ldv_37685:
  entry___1 = obj->exec_entry;
  if ((int )has_fenced_gpu_access) {
    {
    __cil_tmp95 = entry___1->flags;
    __cil_tmp96 = (int )__cil_tmp95;
    if (__cil_tmp96 & 1) {
      {
      __cil_tmp97 = (unsigned char *)obj;
      __cil_tmp98 = __cil_tmp97 + 225UL;
      __cil_tmp99 = *__cil_tmp98;
      __cil_tmp100 = (unsigned int )__cil_tmp99;
      if (__cil_tmp100 != 0U) {
        tmp___4 = 1;
      } else {
        tmp___4 = 0;
      }
      }
    } else {
      tmp___4 = 0;
    }
    }
  } else {
    tmp___4 = 0;
  }
  need_fence___1 = (bool )tmp___4;
  {
  __cil_tmp101 = (struct drm_mm_node *)0;
  __cil_tmp102 = (unsigned long )__cil_tmp101;
  __cil_tmp103 = obj->gtt_space;
  __cil_tmp104 = (unsigned long )__cil_tmp103;
  if (__cil_tmp104 == __cil_tmp102) {
    {
    __cil_tmp105 = entry___1->relocation_count;
    if (__cil_tmp105 != 0U) {
      tmp___5 = 1;
    } else {
      {
      __cil_tmp106 = (int )need_fence___1;
      if (__cil_tmp106 != 0) {
        tmp___5 = 1;
      } else {
        tmp___5 = 0;
      }
      }
    }
    }
    {
    need_mappable___1 = (bool )tmp___5;
    __cil_tmp107 = entry___1->alignment;
    __cil_tmp108 = (uint32_t )__cil_tmp107;
    __cil_tmp109 = (int )need_mappable___1;
    __cil_tmp110 = (bool )__cil_tmp109;
    ret = i915_gem_object_pin(obj, __cil_tmp108, __cil_tmp110);
    }
    if (ret != 0) {
      goto ldv_37684;
    } else {

    }
  } else {

  }
  }
  if ((int )has_fenced_gpu_access) {
    if ((int )need_fence___1) {
      {
      ret = i915_gem_object_get_fence(obj, ring);
      }
      if (ret != 0) {
        goto ldv_37684;
      } else {

      }
    } else {
      {
      __cil_tmp111 = entry___1->flags;
      __cil_tmp112 = (int )__cil_tmp111;
      if (__cil_tmp112 & 1) {
        {
        __cil_tmp113 = (unsigned char *)obj;
        __cil_tmp114 = __cil_tmp113 + 225UL;
        __cil_tmp115 = *__cil_tmp114;
        __cil_tmp116 = (unsigned int )__cil_tmp115;
        if (__cil_tmp116 == 0U) {
          {
          ret = i915_gem_object_put_fence(obj);
          }
          if (ret != 0) {
            goto ldv_37684;
          } else {

          }
        } else {

        }
        }
      } else {

      }
      }
    }
    obj->pending_fenced_gpu_access = (unsigned char )need_fence___1;
  } else {

  }
  __cil_tmp117 = obj->gtt_offset;
  entry___1->offset = (__u64 )__cil_tmp117;
  __cil_tmp118 = obj->exec_list.next;
  __mptr___3 = (struct list_head const *)__cil_tmp118;
  __cil_tmp119 = (struct drm_i915_gem_object *)__mptr___3;
  obj = __cil_tmp119 + 1152921504606846768UL;
  ldv_37686: ;
  {
  __cil_tmp120 = (unsigned long )objects;
  __cil_tmp121 = & obj->exec_list;
  __cil_tmp122 = (unsigned long )__cil_tmp121;
  if (__cil_tmp122 != __cil_tmp120) {
    goto ldv_37685;
  } else {
    goto ldv_37684;
  }
  }
  ldv_37684:
  __cil_tmp123 = objects->next;
  __mptr___4 = (struct list_head const *)__cil_tmp123;
  __cil_tmp124 = (struct drm_i915_gem_object *)__mptr___4;
  obj = __cil_tmp124 + 1152921504606846768UL;
  goto ldv_37692;
  ldv_37691: ;
  {
  __cil_tmp125 = (struct drm_mm_node *)0;
  __cil_tmp126 = (unsigned long )__cil_tmp125;
  __cil_tmp127 = obj->gtt_space;
  __cil_tmp128 = (unsigned long )__cil_tmp127;
  if (__cil_tmp128 != __cil_tmp126) {
    {
    i915_gem_object_unpin(obj);
    }
  } else {

  }
  }
  __cil_tmp129 = obj->exec_list.next;
  __mptr___5 = (struct list_head const *)__cil_tmp129;
  __cil_tmp130 = (struct drm_i915_gem_object *)__mptr___5;
  obj = __cil_tmp130 + 1152921504606846768UL;
  ldv_37692: ;
  {
  __cil_tmp131 = (unsigned long )objects;
  __cil_tmp132 = & obj->exec_list;
  __cil_tmp133 = (unsigned long )__cil_tmp132;
  if (__cil_tmp133 != __cil_tmp131) {
    goto ldv_37691;
  } else {
    goto ldv_37693;
  }
  }
  ldv_37693: ;
  if (ret != -28) {
    return (ret);
  } else
  if (retry > 1) {
    return (ret);
  } else {

  }
  {
  __cil_tmp134 = ring->dev;
  __cil_tmp135 = retry == 0;
  __cil_tmp136 = (bool )__cil_tmp135;
  ret = i915_gem_evict_everything(__cil_tmp134, __cil_tmp136);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  retry = retry + 1;
  goto ldv_37694;
  err:
  __cil_tmp137 = obj->exec_list.prev;
  __mptr___6 = (struct list_head const *)__cil_tmp137;
  __cil_tmp138 = (struct drm_i915_gem_object *)__mptr___6;
  obj = __cil_tmp138 + 1152921504606846768UL;
  goto ldv_37700;
  ldv_37699: ;
  {
  __cil_tmp139 = (struct drm_mm_node *)0;
  __cil_tmp140 = (unsigned long )__cil_tmp139;
  __cil_tmp141 = obj->gtt_space;
  __cil_tmp142 = (unsigned long )__cil_tmp141;
  if (__cil_tmp142 != __cil_tmp140) {
    {
    i915_gem_object_unpin(obj);
    }
  } else {

  }
  }
  __cil_tmp143 = obj->exec_list.prev;
  __mptr___7 = (struct list_head const *)__cil_tmp143;
  __cil_tmp144 = (struct drm_i915_gem_object *)__mptr___7;
  obj = __cil_tmp144 + 1152921504606846768UL;
  ldv_37700: ;
  {
  __cil_tmp145 = (unsigned long )objects;
  __cil_tmp146 = & obj->exec_list;
  __cil_tmp147 = (unsigned long )__cil_tmp146;
  if (__cil_tmp147 != __cil_tmp145) {
    goto ldv_37699;
  } else {
    goto ldv_37701;
  }
  }
  ldv_37701: ;
  return (ret);
}
}
static int i915_gem_execbuffer_relocate_slow(struct drm_device *dev , struct drm_file *file ,
                                             struct intel_ring_buffer *ring , struct list_head *objects ,
                                             struct eb_objects *eb , struct drm_i915_gem_exec_object2 *exec ,
                                             int count )
{ struct drm_i915_gem_relocation_entry *reloc ;
  struct drm_i915_gem_object *obj ;
  int *reloc_offset ;
  int i ;
  int total ;
  int ret ;
  struct list_head const *__mptr ;
  int tmp ;
  void *tmp___0 ;
  void *tmp___1 ;
  struct drm_i915_gem_relocation_entry *user_relocs ;
  unsigned long tmp___2 ;
  struct drm_gem_object const *__mptr___0 ;
  struct drm_gem_object *tmp___3 ;
  struct list_head const *__mptr___1 ;
  int offset ;
  struct list_head const *__mptr___2 ;
  struct list_head *__cil_tmp25 ;
  struct drm_i915_gem_object *__cil_tmp26 ;
  struct list_head *__cil_tmp27 ;
  struct drm_gem_object *__cil_tmp28 ;
  struct list_head const *__cil_tmp29 ;
  struct mutex *__cil_tmp30 ;
  __u32 __cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp33 ;
  __u32 __cil_tmp34 ;
  __u32 __cil_tmp35 ;
  size_t __cil_tmp36 ;
  size_t __cil_tmp37 ;
  struct drm_i915_gem_relocation_entry *__cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  void *__cil_tmp41 ;
  void *__cil_tmp42 ;
  struct mutex *__cil_tmp43 ;
  int *__cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  void *__cil_tmp47 ;
  void *__cil_tmp48 ;
  struct mutex *__cil_tmp49 ;
  unsigned long __cil_tmp50 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp51 ;
  __u64 __cil_tmp52 ;
  unsigned long __cil_tmp53 ;
  void *__cil_tmp54 ;
  void *__cil_tmp55 ;
  void const *__cil_tmp56 ;
  unsigned long __cil_tmp57 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp58 ;
  __u32 __cil_tmp59 ;
  unsigned long __cil_tmp60 ;
  unsigned long __cil_tmp61 ;
  struct mutex *__cil_tmp62 ;
  unsigned long __cil_tmp63 ;
  int *__cil_tmp64 ;
  __u32 __cil_tmp65 ;
  unsigned long __cil_tmp66 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp67 ;
  __u32 __cil_tmp68 ;
  __u32 __cil_tmp69 ;
  struct mutex *__cil_tmp70 ;
  unsigned long __cil_tmp71 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp72 ;
  __u32 __cil_tmp73 ;
  struct drm_gem_object *__cil_tmp74 ;
  unsigned long __cil_tmp75 ;
  struct drm_gem_object *__cil_tmp76 ;
  unsigned long __cil_tmp77 ;
  unsigned long __cil_tmp78 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp79 ;
  __u32 __cil_tmp80 ;
  struct list_head *__cil_tmp81 ;
  unsigned long __cil_tmp82 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp83 ;
  __u32 __cil_tmp84 ;
  unsigned long __cil_tmp85 ;
  struct list_head *__cil_tmp86 ;
  struct drm_i915_gem_object *__cil_tmp87 ;
  long __cil_tmp88 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp89 ;
  long __cil_tmp90 ;
  long __cil_tmp91 ;
  long __cil_tmp92 ;
  unsigned long __cil_tmp93 ;
  int *__cil_tmp94 ;
  int __cil_tmp95 ;
  unsigned long __cil_tmp96 ;
  struct drm_i915_gem_relocation_entry *__cil_tmp97 ;
  struct list_head *__cil_tmp98 ;
  struct drm_i915_gem_object *__cil_tmp99 ;
  unsigned long __cil_tmp100 ;
  struct list_head *__cil_tmp101 ;
  unsigned long __cil_tmp102 ;
  void *__cil_tmp103 ;
  void *__cil_tmp104 ;

  {
  goto ldv_37720;
  ldv_37719:
  {
  __cil_tmp25 = objects->next;
  __mptr = (struct list_head const *)__cil_tmp25;
  __cil_tmp26 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp26 + 1152921504606846768UL;
  __cil_tmp27 = & obj->exec_list;
  list_del_init(__cil_tmp27);
  __cil_tmp28 = & obj->base;
  drm_gem_object_unreference(__cil_tmp28);
  }
  ldv_37720:
  {
  __cil_tmp29 = (struct list_head const *)objects;
  tmp = list_empty(__cil_tmp29);
  }
  if (tmp == 0) {
    goto ldv_37719;
  } else {
    goto ldv_37721;
  }
  ldv_37721:
  {
  __cil_tmp30 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp30);
  total = 0;
  i = 0;
  }
  goto ldv_37723;
  ldv_37722:
  __cil_tmp31 = (__u32 )total;
  __cil_tmp32 = (unsigned long )i;
  __cil_tmp33 = exec + __cil_tmp32;
  __cil_tmp34 = __cil_tmp33->relocation_count;
  __cil_tmp35 = __cil_tmp34 + __cil_tmp31;
  total = (int )__cil_tmp35;
  i = i + 1;
  ldv_37723: ;
  if (i < count) {
    goto ldv_37722;
  } else {
    goto ldv_37724;
  }
  ldv_37724:
  {
  __cil_tmp36 = (size_t )count;
  tmp___0 = drm_malloc_ab(__cil_tmp36, 4UL);
  reloc_offset = (int *)tmp___0;
  __cil_tmp37 = (size_t )total;
  tmp___1 = drm_malloc_ab(__cil_tmp37, 32UL);
  reloc = (struct drm_i915_gem_relocation_entry *)tmp___1;
  }
  {
  __cil_tmp38 = (struct drm_i915_gem_relocation_entry *)0;
  __cil_tmp39 = (unsigned long )__cil_tmp38;
  __cil_tmp40 = (unsigned long )reloc;
  if (__cil_tmp40 == __cil_tmp39) {
    {
    __cil_tmp41 = (void *)reloc;
    drm_free_large(__cil_tmp41);
    __cil_tmp42 = (void *)reloc_offset;
    drm_free_large(__cil_tmp42);
    __cil_tmp43 = & dev->struct_mutex;
    mutex_lock_nested(__cil_tmp43, 0U);
    }
    return (-12);
  } else {
    {
    __cil_tmp44 = (int *)0;
    __cil_tmp45 = (unsigned long )__cil_tmp44;
    __cil_tmp46 = (unsigned long )reloc_offset;
    if (__cil_tmp46 == __cil_tmp45) {
      {
      __cil_tmp47 = (void *)reloc;
      drm_free_large(__cil_tmp47);
      __cil_tmp48 = (void *)reloc_offset;
      drm_free_large(__cil_tmp48);
      __cil_tmp49 = & dev->struct_mutex;
      mutex_lock_nested(__cil_tmp49, 0U);
      }
      return (-12);
    } else {

    }
    }
  }
  }
  total = 0;
  i = 0;
  goto ldv_37728;
  ldv_37727:
  {
  __cil_tmp50 = (unsigned long )i;
  __cil_tmp51 = exec + __cil_tmp50;
  __cil_tmp52 = __cil_tmp51->relocs_ptr;
  user_relocs = (struct drm_i915_gem_relocation_entry *)__cil_tmp52;
  __cil_tmp53 = (unsigned long )total;
  __cil_tmp54 = (void *)reloc;
  __cil_tmp55 = __cil_tmp54 + __cil_tmp53;
  __cil_tmp56 = (void const *)user_relocs;
  __cil_tmp57 = (unsigned long )i;
  __cil_tmp58 = exec + __cil_tmp57;
  __cil_tmp59 = __cil_tmp58->relocation_count;
  __cil_tmp60 = (unsigned long )__cil_tmp59;
  __cil_tmp61 = __cil_tmp60 * 32UL;
  tmp___2 = copy_from_user(__cil_tmp55, __cil_tmp56, __cil_tmp61);
  }
  if (tmp___2 != 0UL) {
    {
    ret = -14;
    __cil_tmp62 = & dev->struct_mutex;
    mutex_lock_nested(__cil_tmp62, 0U);
    }
    goto err;
  } else {

  }
  __cil_tmp63 = (unsigned long )i;
  __cil_tmp64 = reloc_offset + __cil_tmp63;
  *__cil_tmp64 = total;
  __cil_tmp65 = (__u32 )total;
  __cil_tmp66 = (unsigned long )i;
  __cil_tmp67 = exec + __cil_tmp66;
  __cil_tmp68 = __cil_tmp67->relocation_count;
  __cil_tmp69 = __cil_tmp68 + __cil_tmp65;
  total = (int )__cil_tmp69;
  i = i + 1;
  ldv_37728: ;
  if (i < count) {
    goto ldv_37727;
  } else {
    goto ldv_37729;
  }
  ldv_37729:
  {
  ret = i915_mutex_lock_interruptible(dev);
  }
  if (ret != 0) {
    {
    __cil_tmp70 = & dev->struct_mutex;
    mutex_lock_nested(__cil_tmp70, 0U);
    }
    goto err;
  } else {

  }
  {
  eb_reset(eb);
  i = 0;
  }
  goto ldv_37734;
  ldv_37733:
  {
  __cil_tmp71 = (unsigned long )i;
  __cil_tmp72 = exec + __cil_tmp71;
  __cil_tmp73 = __cil_tmp72->handle;
  tmp___3 = drm_gem_object_lookup(dev, file, __cil_tmp73);
  __mptr___0 = (struct drm_gem_object const *)tmp___3;
  obj = (struct drm_i915_gem_object *)__mptr___0;
  }
  {
  __cil_tmp74 = (struct drm_gem_object *)0;
  __cil_tmp75 = (unsigned long )__cil_tmp74;
  __cil_tmp76 = & obj->base;
  __cil_tmp77 = (unsigned long )__cil_tmp76;
  if (__cil_tmp77 == __cil_tmp75) {
    {
    __cil_tmp78 = (unsigned long )i;
    __cil_tmp79 = exec + __cil_tmp78;
    __cil_tmp80 = __cil_tmp79->handle;
    drm_err("i915_gem_execbuffer_relocate_slow", "Invalid object handle %d at index %d\n",
            __cil_tmp80, i);
    ret = -2;
    }
    goto err;
  } else {

  }
  }
  {
  __cil_tmp81 = & obj->exec_list;
  list_add_tail(__cil_tmp81, objects);
  __cil_tmp82 = (unsigned long )i;
  __cil_tmp83 = exec + __cil_tmp82;
  __cil_tmp84 = __cil_tmp83->handle;
  obj->exec_handle = (unsigned long )__cil_tmp84;
  __cil_tmp85 = (unsigned long )i;
  obj->exec_entry = exec + __cil_tmp85;
  eb_add_object(eb, obj);
  i = i + 1;
  }
  ldv_37734: ;
  if (i < count) {
    goto ldv_37733;
  } else {
    goto ldv_37735;
  }
  ldv_37735:
  {
  ret = i915_gem_execbuffer_reserve(ring, file, objects);
  }
  if (ret != 0) {
    goto err;
  } else {

  }
  __cil_tmp86 = objects->next;
  __mptr___1 = (struct list_head const *)__cil_tmp86;
  __cil_tmp87 = (struct drm_i915_gem_object *)__mptr___1;
  obj = __cil_tmp87 + 1152921504606846768UL;
  goto ldv_37742;
  ldv_37741:
  {
  __cil_tmp88 = (long )exec;
  __cil_tmp89 = obj->exec_entry;
  __cil_tmp90 = (long )__cil_tmp89;
  __cil_tmp91 = __cil_tmp90 - __cil_tmp88;
  __cil_tmp92 = __cil_tmp91 / 56L;
  offset = (int )__cil_tmp92;
  __cil_tmp93 = (unsigned long )offset;
  __cil_tmp94 = reloc_offset + __cil_tmp93;
  __cil_tmp95 = *__cil_tmp94;
  __cil_tmp96 = (unsigned long )__cil_tmp95;
  __cil_tmp97 = reloc + __cil_tmp96;
  ret = i915_gem_execbuffer_relocate_object_slow(obj, eb, __cil_tmp97);
  }
  if (ret != 0) {
    goto err;
  } else {

  }
  __cil_tmp98 = obj->exec_list.next;
  __mptr___2 = (struct list_head const *)__cil_tmp98;
  __cil_tmp99 = (struct drm_i915_gem_object *)__mptr___2;
  obj = __cil_tmp99 + 1152921504606846768UL;
  ldv_37742: ;
  {
  __cil_tmp100 = (unsigned long )objects;
  __cil_tmp101 = & obj->exec_list;
  __cil_tmp102 = (unsigned long )__cil_tmp101;
  if (__cil_tmp102 != __cil_tmp100) {
    goto ldv_37741;
  } else {
    goto ldv_37743;
  }
  }
  ldv_37743: ;
  err:
  {
  __cil_tmp103 = (void *)reloc;
  drm_free_large(__cil_tmp103);
  __cil_tmp104 = (void *)reloc_offset;
  drm_free_large(__cil_tmp104);
  }
  return (ret);
}
}
static int i915_gem_execbuffer_flush(struct drm_device *dev , uint32_t invalidate_domains ,
                                     uint32_t flush_domains , uint32_t flush_rings )
{ drm_i915_private_t *dev_priv ;
  int i ;
  int ret ;
  void *__cil_tmp8 ;
  int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  int __cil_tmp13 ;
  uint32_t __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct intel_ring_buffer (*__cil_tmp17)[3U] ;
  struct intel_ring_buffer *__cil_tmp18 ;
  struct intel_ring_buffer *__cil_tmp19 ;

  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp8;
  {
  __cil_tmp9 = (int )flush_domains;
  if (__cil_tmp9 & 1) {
    {
    intel_gtt_chipset_flush();
    }
  } else {

  }
  }
  {
  __cil_tmp10 = flush_domains & 64U;
  if (__cil_tmp10 != 0U) {
    __asm__ volatile ("sfence": : : "memory");
  } else {

  }
  }
  {
  __cil_tmp11 = flush_domains | invalidate_domains;
  __cil_tmp12 = __cil_tmp11 & 4294967230U;
  if (__cil_tmp12 != 0U) {
    i = 0;
    goto ldv_37754;
    ldv_37753: ;
    {
    __cil_tmp13 = 1 << i;
    __cil_tmp14 = (uint32_t )__cil_tmp13;
    __cil_tmp15 = __cil_tmp14 & flush_rings;
    if (__cil_tmp15 != 0U) {
      {
      __cil_tmp16 = (unsigned long )i;
      __cil_tmp17 = & dev_priv->ring;
      __cil_tmp18 = (struct intel_ring_buffer *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      ret = i915_gem_flush_ring(__cil_tmp19, invalidate_domains, flush_domains);
      }
      if (ret != 0) {
        return (ret);
      } else {

      }
    } else {

    }
    }
    i = i + 1;
    ldv_37754: ;
    if (i <= 2) {
      goto ldv_37753;
    } else {
      goto ldv_37755;
    }
    ldv_37755: ;
  } else {

  }
  }
  return (0);
}
}
static int i915_gem_execbuffer_sync_rings(struct drm_i915_gem_object *obj , struct intel_ring_buffer *to )
{ struct intel_ring_buffer *from ;
  u32 seqno ;
  int ret ;
  int idx ;
  int tmp ;
  u32 tmp___0 ;
  struct drm_i915_gem_request *request ;
  void *tmp___1 ;
  int tmp___2 ;
  struct intel_ring_buffer *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct drm_device *__cil_tmp17 ;
  void *__cil_tmp18 ;
  struct drm_i915_private *__cil_tmp19 ;
  struct intel_device_info const *__cil_tmp20 ;
  u8 __cil_tmp21 ;
  unsigned char __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  u32 __cil_tmp24 ;
  u32 __cil_tmp25 ;
  struct drm_i915_gem_request *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  struct drm_file *__cil_tmp29 ;
  void const *__cil_tmp30 ;
  u32 __cil_tmp31 ;

  {
  from = obj->ring;
  {
  __cil_tmp12 = (struct intel_ring_buffer *)0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = (unsigned long )from;
  if (__cil_tmp14 == __cil_tmp13) {
    return (0);
  } else {
    {
    __cil_tmp15 = (unsigned long )from;
    __cil_tmp16 = (unsigned long )to;
    if (__cil_tmp16 == __cil_tmp15) {
      return (0);
    } else {

    }
    }
  }
  }
  {
  __cil_tmp17 = obj->base.dev;
  __cil_tmp18 = __cil_tmp17->dev_private;
  __cil_tmp19 = (struct drm_i915_private *)__cil_tmp18;
  __cil_tmp20 = __cil_tmp19->info;
  __cil_tmp21 = __cil_tmp20->gen;
  __cil_tmp22 = (unsigned char )__cil_tmp21;
  __cil_tmp23 = (unsigned int )__cil_tmp22;
  if (__cil_tmp23 <= 5U) {
    {
    tmp = i915_gem_object_wait_rendering(obj);
    }
    return (tmp);
  } else
  if (i915_semaphores == 0U) {
    {
    tmp = i915_gem_object_wait_rendering(obj);
    }
    return (tmp);
  } else {

  }
  }
  {
  tmp___0 = intel_ring_sync_index(from, to);
  idx = (int )tmp___0;
  seqno = obj->last_rendering_seqno;
  }
  {
  __cil_tmp24 = from->sync_seqno[idx];
  if (__cil_tmp24 >= seqno) {
    return (0);
  } else {

  }
  }
  {
  __cil_tmp25 = from->outstanding_lazy_request;
  if (__cil_tmp25 == seqno) {
    {
    tmp___1 = kzalloc(64UL, 208U);
    request = (struct drm_i915_gem_request *)tmp___1;
    }
    {
    __cil_tmp26 = (struct drm_i915_gem_request *)0;
    __cil_tmp27 = (unsigned long )__cil_tmp26;
    __cil_tmp28 = (unsigned long )request;
    if (__cil_tmp28 == __cil_tmp27) {
      return (-12);
    } else {

    }
    }
    {
    __cil_tmp29 = (struct drm_file *)0;
    ret = i915_add_request(from, __cil_tmp29, request);
    }
    if (ret != 0) {
      {
      __cil_tmp30 = (void const *)request;
      kfree(__cil_tmp30);
      }
      return (ret);
    } else {

    }
    seqno = request->seqno;
  } else {

  }
  }
  {
  from->sync_seqno[idx] = seqno;
  __cil_tmp31 = seqno - 1U;
  tmp___2 = intel_ring_sync(to, from, __cil_tmp31);
  }
  return (tmp___2);
}
}
static int i915_gem_execbuffer_wait_for_flips(struct intel_ring_buffer *ring , u32 flips )
{ u32 plane ;
  u32 flip_mask ;
  int ret ;
  int __cil_tmp6 ;
  u32 __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  int __cil_tmp10 ;
  u32 __cil_tmp11 ;

  {
  plane = 0U;
  goto ldv_37774;
  ldv_37773: ;
  {
  __cil_tmp6 = (int )plane;
  __cil_tmp7 = flips >> __cil_tmp6;
  __cil_tmp8 = __cil_tmp7 & 1U;
  if (__cil_tmp8 == 0U) {
    goto ldv_37772;
  } else {

  }
  }
  if (plane != 0U) {
    flip_mask = 64U;
  } else {
    flip_mask = 4U;
  }
  {
  ret = intel_ring_begin(ring, 2);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp9 = flip_mask | 25165824U;
  intel_ring_emit(ring, __cil_tmp9);
  intel_ring_emit(ring, 0U);
  intel_ring_advance(ring);
  }
  ldv_37772:
  plane = plane + 1U;
  ldv_37774: ;
  {
  __cil_tmp10 = (int )plane;
  __cil_tmp11 = flips >> __cil_tmp10;
  if (__cil_tmp11 != 0U) {
    goto ldv_37773;
  } else {
    goto ldv_37775;
  }
  }
  ldv_37775: ;
  return (0);
}
}
static int i915_gem_execbuffer_move_to_gpu(struct intel_ring_buffer *ring , struct list_head *objects )
{ struct drm_i915_gem_object *obj ;
  struct change_domains cd ;
  int ret ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  struct list_head const *__mptr___1 ;
  struct list_head const *__mptr___2 ;
  void *__cil_tmp10 ;
  struct list_head *__cil_tmp11 ;
  struct drm_i915_gem_object *__cil_tmp12 ;
  struct list_head *__cil_tmp13 ;
  struct drm_i915_gem_object *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct list_head *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  struct drm_device *__cil_tmp19 ;
  struct list_head *__cil_tmp20 ;
  struct drm_i915_gem_object *__cil_tmp21 ;
  struct list_head *__cil_tmp22 ;
  struct drm_i915_gem_object *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  struct list_head *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;

  {
  {
  __cil_tmp10 = (void *)(& cd);
  memset(__cil_tmp10, 0, 16UL);
  __cil_tmp11 = objects->next;
  __mptr = (struct list_head const *)__cil_tmp11;
  __cil_tmp12 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp12 + 1152921504606846768UL;
  }
  goto ldv_37788;
  ldv_37787:
  {
  i915_gem_object_set_to_gpu_domain(obj, ring, & cd);
  __cil_tmp13 = obj->exec_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp13;
  __cil_tmp14 = (struct drm_i915_gem_object *)__mptr___0;
  obj = __cil_tmp14 + 1152921504606846768UL;
  }
  ldv_37788: ;
  {
  __cil_tmp15 = (unsigned long )objects;
  __cil_tmp16 = & obj->exec_list;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  if (__cil_tmp17 != __cil_tmp15) {
    goto ldv_37787;
  } else {
    goto ldv_37789;
  }
  }
  ldv_37789: ;
  {
  __cil_tmp18 = cd.invalidate_domains | cd.flush_domains;
  if (__cil_tmp18 != 0U) {
    {
    __cil_tmp19 = ring->dev;
    ret = i915_gem_execbuffer_flush(__cil_tmp19, cd.invalidate_domains, cd.flush_domains,
                                    cd.flush_rings);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
  } else {

  }
  }
  if (cd.flips != 0U) {
    {
    ret = i915_gem_execbuffer_wait_for_flips(ring, cd.flips);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
  } else {

  }
  __cil_tmp20 = objects->next;
  __mptr___1 = (struct list_head const *)__cil_tmp20;
  __cil_tmp21 = (struct drm_i915_gem_object *)__mptr___1;
  obj = __cil_tmp21 + 1152921504606846768UL;
  goto ldv_37795;
  ldv_37794:
  {
  ret = i915_gem_execbuffer_sync_rings(obj, ring);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  __cil_tmp22 = obj->exec_list.next;
  __mptr___2 = (struct list_head const *)__cil_tmp22;
  __cil_tmp23 = (struct drm_i915_gem_object *)__mptr___2;
  obj = __cil_tmp23 + 1152921504606846768UL;
  ldv_37795: ;
  {
  __cil_tmp24 = (unsigned long )objects;
  __cil_tmp25 = & obj->exec_list;
  __cil_tmp26 = (unsigned long )__cil_tmp25;
  if (__cil_tmp26 != __cil_tmp24) {
    goto ldv_37794;
  } else {
    goto ldv_37796;
  }
  }
  ldv_37796: ;
  return (0);
}
}
static bool i915_gem_check_execbuffer(struct drm_i915_gem_execbuffer2 *exec )
{ __u32 __cil_tmp2 ;
  __u32 __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  int __cil_tmp6 ;

  {
  {
  __cil_tmp2 = exec->batch_len;
  __cil_tmp3 = exec->batch_start_offset;
  __cil_tmp4 = __cil_tmp3 | __cil_tmp2;
  __cil_tmp5 = __cil_tmp4 & 7U;
  __cil_tmp6 = __cil_tmp5 == 0U;
  return ((bool )__cil_tmp6);
  }
}
}
static int validate_exec_list(struct drm_i915_gem_exec_object2 *exec , int count )
{ int i ;
  char *ptr ;
  int length ;
  unsigned long flag ;
  unsigned long roksum ;
  struct thread_info *tmp ;
  long tmp___0 ;
  unsigned long flag___0 ;
  unsigned long roksum___0 ;
  struct thread_info *tmp___1 ;
  long tmp___2 ;
  int tmp___3 ;
  unsigned long __cil_tmp15 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp16 ;
  __u64 __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp19 ;
  __u32 __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp22 ;
  __u32 __cil_tmp23 ;
  __u32 __cil_tmp24 ;
  int __cil_tmp25 ;
  long __cil_tmp26 ;
  int __cil_tmp27 ;
  long __cil_tmp28 ;
  char const *__cil_tmp29 ;

  {
  i = 0;
  goto ldv_37814;
  ldv_37813:
  __cil_tmp15 = (unsigned long )i;
  __cil_tmp16 = exec + __cil_tmp15;
  __cil_tmp17 = __cil_tmp16->relocs_ptr;
  ptr = (char *)__cil_tmp17;
  {
  __cil_tmp18 = (unsigned long )i;
  __cil_tmp19 = exec + __cil_tmp18;
  __cil_tmp20 = __cil_tmp19->relocation_count;
  if (__cil_tmp20 > 67108863U) {
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp21 = (unsigned long )i;
  __cil_tmp22 = exec + __cil_tmp21;
  __cil_tmp23 = __cil_tmp22->relocation_count;
  __cil_tmp24 = __cil_tmp23 * 32U;
  length = (int )__cil_tmp24;
  tmp = current_thread_info();
  __asm__ ("add %3,%1 ; sbb %0,%0 ; cmp %1,%4 ; sbb $0,%0": "=&r" (flag), "=r" (roksum): "1" (ptr),
            "g" ((long )length), "rm" (tmp->addr_limit.seg));
  __cil_tmp25 = flag == 0UL;
  __cil_tmp26 = (long )__cil_tmp25;
  tmp___0 = __builtin_expect(__cil_tmp26, 1L);
  }
  if (tmp___0 == 0L) {
    return (-14);
  } else {

  }
  {
  tmp___1 = current_thread_info();
  __asm__ ("add %3,%1 ; sbb %0,%0 ; cmp %1,%4 ; sbb $0,%0": "=&r" (flag___0), "=r" (roksum___0): "1" (ptr),
            "g" ((long )length), "rm" (tmp___1->addr_limit.seg));
  __cil_tmp27 = flag___0 == 0UL;
  __cil_tmp28 = (long )__cil_tmp27;
  tmp___2 = __builtin_expect(__cil_tmp28, 1L);
  }
  if (tmp___2 == 0L) {
    return (-14);
  } else {

  }
  {
  __cil_tmp29 = (char const *)ptr;
  tmp___3 = fault_in_pages_readable(__cil_tmp29, length);
  }
  if (tmp___3 != 0) {
    return (-14);
  } else {

  }
  i = i + 1;
  ldv_37814: ;
  if (i < count) {
    goto ldv_37813;
  } else {
    goto ldv_37815;
  }
  ldv_37815: ;
  return (0);
}
}
static void i915_gem_execbuffer_move_to_active(struct list_head *objects , struct intel_ring_buffer *ring ,
                                               u32 seqno )
{ struct drm_i915_gem_object *obj ;
  struct list_head const *__mptr ;
  u32 old_read ;
  u32 old_write ;
  struct list_head const *__mptr___0 ;
  struct list_head *__cil_tmp9 ;
  struct drm_i915_gem_object *__cil_tmp10 ;
  uint32_t __cil_tmp11 ;
  struct list_head *__cil_tmp12 ;
  struct list_head *__cil_tmp13 ;
  struct drm_device *__cil_tmp14 ;
  struct list_head *__cil_tmp15 ;
  struct drm_i915_gem_object *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct list_head *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;

  {
  __cil_tmp9 = objects->next;
  __mptr = (struct list_head const *)__cil_tmp9;
  __cil_tmp10 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp10 + 1152921504606846768UL;
  goto ldv_37829;
  ldv_37828:
  {
  old_read = obj->base.read_domains;
  old_write = obj->base.write_domain;
  obj->base.read_domains = obj->base.pending_read_domains;
  obj->base.write_domain = obj->base.pending_write_domain;
  obj->fenced_gpu_access = obj->pending_fenced_gpu_access;
  i915_gem_object_move_to_active(obj, ring, seqno);
  }
  {
  __cil_tmp11 = obj->base.write_domain;
  if (__cil_tmp11 != 0U) {
    {
    obj->dirty = (unsigned char)1;
    obj->pending_gpu_write = (unsigned char)1;
    __cil_tmp12 = & obj->gpu_write_list;
    __cil_tmp13 = & ring->gpu_write_list;
    list_move_tail(__cil_tmp12, __cil_tmp13);
    __cil_tmp14 = ring->dev;
    intel_mark_busy(__cil_tmp14, obj);
    }
  } else {

  }
  }
  {
  trace_i915_gem_object_change_domain(obj, old_read, old_write);
  __cil_tmp15 = obj->exec_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp15;
  __cil_tmp16 = (struct drm_i915_gem_object *)__mptr___0;
  obj = __cil_tmp16 + 1152921504606846768UL;
  }
  ldv_37829: ;
  {
  __cil_tmp17 = (unsigned long )objects;
  __cil_tmp18 = & obj->exec_list;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  if (__cil_tmp19 != __cil_tmp17) {
    goto ldv_37828;
  } else {
    goto ldv_37830;
  }
  }
  ldv_37830: ;
  return;
}
}
static void i915_gem_execbuffer_retire_commands(struct drm_device *dev , struct drm_file *file ,
                                                struct intel_ring_buffer *ring )
{ struct drm_i915_gem_request *request ;
  u32 invalidate ;
  int tmp ;
  void *tmp___0 ;
  int tmp___1 ;
  void *__cil_tmp9 ;
  struct drm_i915_private *__cil_tmp10 ;
  struct intel_device_info const *__cil_tmp11 ;
  u8 __cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  int (*__cil_tmp15)(struct intel_ring_buffer * , u32 , u32 ) ;
  struct drm_i915_gem_request *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  void const *__cil_tmp19 ;
  void const *__cil_tmp20 ;

  {
  invalidate = 8U;
  {
  __cil_tmp9 = dev->dev_private;
  __cil_tmp10 = (struct drm_i915_private *)__cil_tmp9;
  __cil_tmp11 = __cil_tmp10->info;
  __cil_tmp12 = __cil_tmp11->gen;
  __cil_tmp13 = (unsigned char )__cil_tmp12;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  if (__cil_tmp14 > 3U) {
    invalidate = invalidate | 4U;
  } else {

  }
  }
  {
  __cil_tmp15 = ring->flush;
  tmp = (*__cil_tmp15)(ring, invalidate, 0U);
  }
  if (tmp != 0) {
    {
    i915_gem_next_request_seqno(ring);
    }
    return;
  } else {

  }
  {
  tmp___0 = kzalloc(64UL, 208U);
  request = (struct drm_i915_gem_request *)tmp___0;
  }
  {
  __cil_tmp16 = (struct drm_i915_gem_request *)0;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  __cil_tmp18 = (unsigned long )request;
  if (__cil_tmp18 == __cil_tmp17) {
    {
    i915_gem_next_request_seqno(ring);
    __cil_tmp19 = (void const *)request;
    kfree(__cil_tmp19);
    }
  } else {
    {
    tmp___1 = i915_add_request(ring, file, request);
    }
    if (tmp___1 != 0) {
      {
      i915_gem_next_request_seqno(ring);
      __cil_tmp20 = (void const *)request;
      kfree(__cil_tmp20);
      }
    } else {

    }
  }
  }
  return;
}
}
static int i915_gem_do_execbuffer(struct drm_device *dev , void *data , struct drm_file *file ,
                                  struct drm_i915_gem_execbuffer2 *args , struct drm_i915_gem_exec_object2 *exec )
{ drm_i915_private_t *dev_priv ;
  struct list_head objects ;
  struct eb_objects *eb ;
  struct drm_i915_gem_object *batch_obj ;
  struct drm_clip_rect *cliprects ;
  struct intel_ring_buffer *ring ;
  u32 exec_start ;
  u32 exec_len ;
  u32 seqno ;
  int ret ;
  int mode ;
  int i ;
  bool tmp ;
  int tmp___0 ;
  void *tmp___1 ;
  unsigned long tmp___2 ;
  struct drm_i915_gem_object *obj ;
  struct drm_gem_object const *__mptr ;
  struct drm_gem_object *tmp___3 ;
  int tmp___4 ;
  struct list_head const *__mptr___0 ;
  int tmp___5 ;
  long tmp___6 ;
  long tmp___7 ;
  struct drm_i915_gem_object *obj___0 ;
  struct list_head const *__mptr___1 ;
  int tmp___8 ;
  void *__cil_tmp33 ;
  __u32 __cil_tmp34 ;
  int __cil_tmp35 ;
  __u64 __cil_tmp36 ;
  unsigned long long __cil_tmp37 ;
  int __cil_tmp38 ;
  __u64 __cil_tmp39 ;
  unsigned long long __cil_tmp40 ;
  int __cil_tmp41 ;
  __u64 __cil_tmp42 ;
  unsigned long long __cil_tmp43 ;
  int __cil_tmp44 ;
  __u64 __cil_tmp45 ;
  unsigned long long __cil_tmp46 ;
  int __cil_tmp47 ;
  struct intel_ring_buffer (*__cil_tmp48)[3U] ;
  void *__cil_tmp49 ;
  struct drm_i915_private *__cil_tmp50 ;
  struct intel_device_info const *__cil_tmp51 ;
  unsigned char *__cil_tmp52 ;
  unsigned char *__cil_tmp53 ;
  unsigned char __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  struct intel_ring_buffer (*__cil_tmp56)[3U] ;
  struct intel_ring_buffer *__cil_tmp57 ;
  void *__cil_tmp58 ;
  struct drm_i915_private *__cil_tmp59 ;
  struct intel_device_info const *__cil_tmp60 ;
  unsigned char *__cil_tmp61 ;
  unsigned char *__cil_tmp62 ;
  unsigned char __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  struct intel_ring_buffer (*__cil_tmp65)[3U] ;
  struct intel_ring_buffer *__cil_tmp66 ;
  __u64 __cil_tmp67 ;
  int __cil_tmp68 ;
  int __cil_tmp69 ;
  __u64 __cil_tmp70 ;
  int __cil_tmp71 ;
  unsigned long __cil_tmp72 ;
  struct intel_ring_buffer (*__cil_tmp73)[3U] ;
  struct intel_ring_buffer *__cil_tmp74 ;
  unsigned long __cil_tmp75 ;
  int __cil_tmp76 ;
  void *__cil_tmp77 ;
  struct drm_i915_private *__cil_tmp78 ;
  struct intel_device_info const *__cil_tmp79 ;
  u8 __cil_tmp80 ;
  unsigned char __cil_tmp81 ;
  unsigned int __cil_tmp82 ;
  void *__cil_tmp83 ;
  struct drm_i915_private *__cil_tmp84 ;
  struct intel_device_info const *__cil_tmp85 ;
  u8 __cil_tmp86 ;
  unsigned char __cil_tmp87 ;
  unsigned int __cil_tmp88 ;
  int __cil_tmp89 ;
  u32 __cil_tmp90 ;
  __u32 __cil_tmp91 ;
  __u32 __cil_tmp92 ;
  __u32 __cil_tmp93 ;
  unsigned long __cil_tmp94 ;
  struct intel_ring_buffer (*__cil_tmp95)[3U] ;
  struct intel_ring_buffer *__cil_tmp96 ;
  unsigned long __cil_tmp97 ;
  __u32 __cil_tmp98 ;
  unsigned long __cil_tmp99 ;
  unsigned long __cil_tmp100 ;
  struct drm_clip_rect *__cil_tmp101 ;
  unsigned long __cil_tmp102 ;
  unsigned long __cil_tmp103 ;
  void *__cil_tmp104 ;
  __u64 __cil_tmp105 ;
  void const *__cil_tmp106 ;
  __u32 __cil_tmp107 ;
  unsigned long __cil_tmp108 ;
  unsigned long __cil_tmp109 ;
  int __cil_tmp110 ;
  struct mutex *__cil_tmp111 ;
  __u32 __cil_tmp112 ;
  int __cil_tmp113 ;
  struct eb_objects *__cil_tmp114 ;
  unsigned long __cil_tmp115 ;
  unsigned long __cil_tmp116 ;
  struct mutex *__cil_tmp117 ;
  unsigned long __cil_tmp118 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp119 ;
  __u32 __cil_tmp120 ;
  struct drm_gem_object *__cil_tmp121 ;
  unsigned long __cil_tmp122 ;
  struct drm_gem_object *__cil_tmp123 ;
  unsigned long __cil_tmp124 ;
  unsigned long __cil_tmp125 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp126 ;
  __u32 __cil_tmp127 ;
  struct list_head *__cil_tmp128 ;
  struct list_head const *__cil_tmp129 ;
  unsigned long __cil_tmp130 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp131 ;
  __u32 __cil_tmp132 ;
  struct list_head *__cil_tmp133 ;
  unsigned long __cil_tmp134 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp135 ;
  __u32 __cil_tmp136 ;
  unsigned long __cil_tmp137 ;
  __u32 __cil_tmp138 ;
  __u32 __cil_tmp139 ;
  struct drm_i915_gem_object *__cil_tmp140 ;
  __u32 __cil_tmp141 ;
  int __cil_tmp142 ;
  struct mutex *__cil_tmp143 ;
  int __cil_tmp144 ;
  long __cil_tmp145 ;
  uint32_t __cil_tmp146 ;
  uint32_t __cil_tmp147 ;
  u32 __cil_tmp148 ;
  u32 __cil_tmp149 ;
  int __cil_tmp150 ;
  long __cil_tmp151 ;
  unsigned int __cil_tmp152 ;
  __u32 __cil_tmp153 ;
  uint32_t __cil_tmp154 ;
  struct drm_clip_rect *__cil_tmp155 ;
  unsigned long __cil_tmp156 ;
  unsigned long __cil_tmp157 ;
  unsigned long __cil_tmp158 ;
  struct drm_clip_rect *__cil_tmp159 ;
  __u32 __cil_tmp160 ;
  int __cil_tmp161 ;
  __u32 __cil_tmp162 ;
  int __cil_tmp163 ;
  int (*__cil_tmp164)(struct intel_ring_buffer * , u32 , u32 ) ;
  __u32 __cil_tmp165 ;
  __u32 __cil_tmp166 ;
  int (*__cil_tmp167)(struct intel_ring_buffer * , u32 , u32 ) ;
  struct drm_i915_gem_object *__cil_tmp168 ;
  struct list_head *__cil_tmp169 ;
  struct drm_gem_object *__cil_tmp170 ;
  struct list_head const *__cil_tmp171 ;
  struct mutex *__cil_tmp172 ;
  void const *__cil_tmp173 ;

  {
  {
  __cil_tmp33 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp33;
  cliprects = (struct drm_clip_rect *)0;
  tmp = i915_gem_check_execbuffer(args);
  }
  if (tmp) {
    tmp___0 = 0;
  } else {
    tmp___0 = 1;
  }
  if (tmp___0) {
    {
    drm_err("i915_gem_do_execbuffer", "execbuf with invalid offset/length\n");
    }
    return (-22);
  } else {

  }
  {
  __cil_tmp34 = args->buffer_count;
  __cil_tmp35 = (int )__cil_tmp34;
  ret = validate_exec_list(exec, __cil_tmp35);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp36 = args->flags;
  __cil_tmp37 = __cil_tmp36 & 7ULL;
  __cil_tmp38 = (int )__cil_tmp37;
  if (__cil_tmp38 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp39 = args->flags;
    __cil_tmp40 = __cil_tmp39 & 7ULL;
    __cil_tmp41 = (int )__cil_tmp40;
    if (__cil_tmp41 == 1) {
      goto case_1;
    } else {
      {
      __cil_tmp42 = args->flags;
      __cil_tmp43 = __cil_tmp42 & 7ULL;
      __cil_tmp44 = (int )__cil_tmp43;
      if (__cil_tmp44 == 2) {
        goto case_2;
      } else {
        {
        __cil_tmp45 = args->flags;
        __cil_tmp46 = __cil_tmp45 & 7ULL;
        __cil_tmp47 = (int )__cil_tmp46;
        if (__cil_tmp47 == 3) {
          goto case_3;
        } else {
          goto switch_default;
          if (0) {
            case_0: ;
            case_1:
            __cil_tmp48 = & dev_priv->ring;
            ring = (struct intel_ring_buffer *)__cil_tmp48;
            goto ldv_37860;
            case_2: ;
            {
            __cil_tmp49 = dev->dev_private;
            __cil_tmp50 = (struct drm_i915_private *)__cil_tmp49;
            __cil_tmp51 = __cil_tmp50->info;
            __cil_tmp52 = (unsigned char *)__cil_tmp51;
            __cil_tmp53 = __cil_tmp52 + 3UL;
            __cil_tmp54 = *__cil_tmp53;
            __cil_tmp55 = (unsigned int )__cil_tmp54;
            if (__cil_tmp55 == 0U) {
              {
              drm_err("i915_gem_do_execbuffer", "execbuf with invalid ring (BSD)\n");
              }
              return (-22);
            } else {

            }
            }
            __cil_tmp56 = & dev_priv->ring;
            __cil_tmp57 = (struct intel_ring_buffer *)__cil_tmp56;
            ring = __cil_tmp57 + 1UL;
            goto ldv_37860;
            case_3: ;
            {
            __cil_tmp58 = dev->dev_private;
            __cil_tmp59 = (struct drm_i915_private *)__cil_tmp58;
            __cil_tmp60 = __cil_tmp59->info;
            __cil_tmp61 = (unsigned char *)__cil_tmp60;
            __cil_tmp62 = __cil_tmp61 + 3UL;
            __cil_tmp63 = *__cil_tmp62;
            __cil_tmp64 = (unsigned int )__cil_tmp63;
            if (__cil_tmp64 == 0U) {
              {
              drm_err("i915_gem_do_execbuffer", "execbuf with invalid ring (BLT)\n");
              }
              return (-22);
            } else {

            }
            }
            __cil_tmp65 = & dev_priv->ring;
            __cil_tmp66 = (struct intel_ring_buffer *)__cil_tmp65;
            ring = __cil_tmp66 + 2UL;
            goto ldv_37860;
            switch_default:
            {
            __cil_tmp67 = args->flags;
            __cil_tmp68 = (int )__cil_tmp67;
            __cil_tmp69 = __cil_tmp68 & 7;
            drm_err("i915_gem_do_execbuffer", "execbuf with unknown ring: %d\n", __cil_tmp69);
            }
            return (-22);
          } else {

          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_37860:
  __cil_tmp70 = args->flags;
  __cil_tmp71 = (int )__cil_tmp70;
  mode = __cil_tmp71 & 192;
  if (mode == 0) {
    goto case_0___0;
  } else
  if (mode == 64) {
    goto case_64;
  } else
  if (mode == 128) {
    goto case_128;
  } else {
    goto switch_default___0;
    if (0) {
      case_0___0: ;
      case_64: ;
      case_128: ;
      {
      __cil_tmp72 = (unsigned long )ring;
      __cil_tmp73 = & dev_priv->ring;
      __cil_tmp74 = (struct intel_ring_buffer *)__cil_tmp73;
      __cil_tmp75 = (unsigned long )__cil_tmp74;
      if (__cil_tmp75 == __cil_tmp72) {
        {
        __cil_tmp76 = dev_priv->relative_constants_mode;
        if (__cil_tmp76 != mode) {
          {
          __cil_tmp77 = dev->dev_private;
          __cil_tmp78 = (struct drm_i915_private *)__cil_tmp77;
          __cil_tmp79 = __cil_tmp78->info;
          __cil_tmp80 = __cil_tmp79->gen;
          __cil_tmp81 = (unsigned char )__cil_tmp80;
          __cil_tmp82 = (unsigned int )__cil_tmp81;
          if (__cil_tmp82 <= 3U) {
            return (-22);
          } else {

          }
          }
          {
          __cil_tmp83 = dev->dev_private;
          __cil_tmp84 = (struct drm_i915_private *)__cil_tmp83;
          __cil_tmp85 = __cil_tmp84->info;
          __cil_tmp86 = __cil_tmp85->gen;
          __cil_tmp87 = (unsigned char )__cil_tmp86;
          __cil_tmp88 = (unsigned int )__cil_tmp87;
          if (__cil_tmp88 > 5U) {
            if (mode == 128) {
              return (-22);
            } else {

            }
          } else {

          }
          }
          {
          ret = intel_ring_begin(ring, 4);
          }
          if (ret != 0) {
            return (ret);
          } else {

          }
          {
          intel_ring_emit(ring, 0U);
          intel_ring_emit(ring, 285212673U);
          intel_ring_emit(ring, 8384U);
          __cil_tmp89 = mode | 12582912;
          __cil_tmp90 = (u32 )__cil_tmp89;
          intel_ring_emit(ring, __cil_tmp90);
          intel_ring_advance(ring);
          dev_priv->relative_constants_mode = mode;
          }
        } else {

        }
        }
      } else {

      }
      }
      goto ldv_37867;
      switch_default___0:
      {
      drm_err("i915_gem_do_execbuffer", "execbuf with unknown constants: %d\n", mode);
      }
      return (-22);
    } else {

    }
  }
  ldv_37867: ;
  {
  __cil_tmp91 = args->buffer_count;
  if (__cil_tmp91 == 0U) {
    {
    __cil_tmp92 = args->buffer_count;
    drm_err("i915_gem_do_execbuffer", "execbuf with %d buffers\n", __cil_tmp92);
    }
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp93 = args->num_cliprects;
  if (__cil_tmp93 != 0U) {
    {
    __cil_tmp94 = (unsigned long )ring;
    __cil_tmp95 = & dev_priv->ring;
    __cil_tmp96 = (struct intel_ring_buffer *)__cil_tmp95;
    __cil_tmp97 = (unsigned long )__cil_tmp96;
    if (__cil_tmp97 != __cil_tmp94) {
      {
      drm_err("i915_gem_do_execbuffer", "clip rectangles are only valid with the render ring\n");
      }
      return (-22);
    } else {

    }
    }
    {
    __cil_tmp98 = args->num_cliprects;
    __cil_tmp99 = (unsigned long )__cil_tmp98;
    __cil_tmp100 = __cil_tmp99 * 8UL;
    tmp___1 = kmalloc(__cil_tmp100, 208U);
    cliprects = (struct drm_clip_rect *)tmp___1;
    }
    {
    __cil_tmp101 = (struct drm_clip_rect *)0;
    __cil_tmp102 = (unsigned long )__cil_tmp101;
    __cil_tmp103 = (unsigned long )cliprects;
    if (__cil_tmp103 == __cil_tmp102) {
      ret = -12;
      goto pre_mutex_err;
    } else {

    }
    }
    {
    __cil_tmp104 = (void *)cliprects;
    __cil_tmp105 = args->cliprects_ptr;
    __cil_tmp106 = (void const *)__cil_tmp105;
    __cil_tmp107 = args->num_cliprects;
    __cil_tmp108 = (unsigned long )__cil_tmp107;
    __cil_tmp109 = __cil_tmp108 * 8UL;
    tmp___2 = copy_from_user(__cil_tmp104, __cil_tmp106, __cil_tmp109);
    }
    if (tmp___2 != 0UL) {
      ret = -14;
      goto pre_mutex_err;
    } else {

    }
  } else {

  }
  }
  {
  ret = i915_mutex_lock_interruptible(dev);
  }
  if (ret != 0) {
    goto pre_mutex_err;
  } else {

  }
  {
  __cil_tmp110 = dev_priv->mm.suspended;
  if (__cil_tmp110 != 0) {
    {
    __cil_tmp111 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp111);
    ret = -16;
    }
    goto pre_mutex_err;
  } else {

  }
  }
  {
  __cil_tmp112 = args->buffer_count;
  __cil_tmp113 = (int )__cil_tmp112;
  eb = eb_create(__cil_tmp113);
  }
  {
  __cil_tmp114 = (struct eb_objects *)0;
  __cil_tmp115 = (unsigned long )__cil_tmp114;
  __cil_tmp116 = (unsigned long )eb;
  if (__cil_tmp116 == __cil_tmp115) {
    {
    __cil_tmp117 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp117);
    ret = -12;
    }
    goto pre_mutex_err;
  } else {

  }
  }
  {
  INIT_LIST_HEAD(& objects);
  i = 0;
  }
  goto ldv_37875;
  ldv_37874:
  {
  __cil_tmp118 = (unsigned long )i;
  __cil_tmp119 = exec + __cil_tmp118;
  __cil_tmp120 = __cil_tmp119->handle;
  tmp___3 = drm_gem_object_lookup(dev, file, __cil_tmp120);
  __mptr = (struct drm_gem_object const *)tmp___3;
  obj = (struct drm_i915_gem_object *)__mptr;
  }
  {
  __cil_tmp121 = (struct drm_gem_object *)0;
  __cil_tmp122 = (unsigned long )__cil_tmp121;
  __cil_tmp123 = & obj->base;
  __cil_tmp124 = (unsigned long )__cil_tmp123;
  if (__cil_tmp124 == __cil_tmp122) {
    {
    __cil_tmp125 = (unsigned long )i;
    __cil_tmp126 = exec + __cil_tmp125;
    __cil_tmp127 = __cil_tmp126->handle;
    drm_err("i915_gem_do_execbuffer", "Invalid object handle %d at index %d\n", __cil_tmp127,
            i);
    ret = -2;
    }
    goto err;
  } else {

  }
  }
  {
  __cil_tmp128 = & obj->exec_list;
  __cil_tmp129 = (struct list_head const *)__cil_tmp128;
  tmp___4 = list_empty(__cil_tmp129);
  }
  if (tmp___4 == 0) {
    {
    __cil_tmp130 = (unsigned long )i;
    __cil_tmp131 = exec + __cil_tmp130;
    __cil_tmp132 = __cil_tmp131->handle;
    drm_err("i915_gem_do_execbuffer", "Object %p [handle %d, index %d] appears more than once in object list\n",
            obj, __cil_tmp132, i);
    ret = -22;
    }
    goto err;
  } else {

  }
  {
  __cil_tmp133 = & obj->exec_list;
  list_add_tail(__cil_tmp133, & objects);
  __cil_tmp134 = (unsigned long )i;
  __cil_tmp135 = exec + __cil_tmp134;
  __cil_tmp136 = __cil_tmp135->handle;
  obj->exec_handle = (unsigned long )__cil_tmp136;
  __cil_tmp137 = (unsigned long )i;
  obj->exec_entry = exec + __cil_tmp137;
  eb_add_object(eb, obj);
  i = i + 1;
  }
  ldv_37875: ;
  {
  __cil_tmp138 = args->buffer_count;
  __cil_tmp139 = (__u32 )i;
  if (__cil_tmp139 < __cil_tmp138) {
    goto ldv_37874;
  } else {
    goto ldv_37876;
  }
  }
  ldv_37876:
  {
  __mptr___0 = (struct list_head const *)objects.prev;
  __cil_tmp140 = (struct drm_i915_gem_object *)__mptr___0;
  batch_obj = __cil_tmp140 + 1152921504606846768UL;
  ret = i915_gem_execbuffer_reserve(ring, file, & objects);
  }
  if (ret != 0) {
    goto err;
  } else {

  }
  {
  ret = i915_gem_execbuffer_relocate(dev, eb, & objects);
  }
  if (ret != 0) {
    if (ret == -14) {
      {
      __cil_tmp141 = args->buffer_count;
      __cil_tmp142 = (int )__cil_tmp141;
      ret = i915_gem_execbuffer_relocate_slow(dev, file, ring, & objects, eb, exec,
                                              __cil_tmp142);
      __cil_tmp143 = & dev->struct_mutex;
      tmp___5 = mutex_is_locked(__cil_tmp143);
      __cil_tmp144 = tmp___5 == 0;
      __cil_tmp145 = (long )__cil_tmp144;
      tmp___6 = __builtin_expect(__cil_tmp145, 0L);
      }
      if (tmp___6 != 0L) {
        __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem_execbuffer.c.p"),
                             "i" (1135), "i" (12UL));
        ldv_37879: ;
        goto ldv_37879;
      } else {

      }
    } else {

    }
    if (ret != 0) {
      goto err;
    } else {

    }
  } else {

  }
  {
  __cil_tmp146 = batch_obj->base.pending_write_domain;
  if (__cil_tmp146 != 0U) {
    {
    drm_err("i915_gem_do_execbuffer", "Attempting to use self-modifying batch buffer\n");
    ret = -22;
    }
    goto err;
  } else {

  }
  }
  {
  __cil_tmp147 = batch_obj->base.pending_read_domains;
  batch_obj->base.pending_read_domains = __cil_tmp147 | 8U;
  ret = i915_gem_execbuffer_move_to_gpu(ring, & objects);
  }
  if (ret != 0) {
    goto err;
  } else {

  }
  {
  seqno = i915_gem_next_request_seqno(ring);
  i = 0;
  }
  goto ldv_37884;
  ldv_37883: ;
  {
  __cil_tmp148 = ring->sync_seqno[i];
  if (__cil_tmp148 > seqno) {
    {
    ret = i915_gpu_idle(dev);
    }
    if (ret != 0) {
      goto err;
    } else {

    }
    {
    __cil_tmp149 = ring->sync_seqno[i];
    __cil_tmp150 = __cil_tmp149 != 0U;
    __cil_tmp151 = (long )__cil_tmp150;
    tmp___7 = __builtin_expect(__cil_tmp151, 0L);
    }
    if (tmp___7 != 0L) {
      __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem_execbuffer.c.p"),
                           "i" (1164), "i" (12UL));
      ldv_37882: ;
      goto ldv_37882;
    } else {

    }
  } else {

  }
  }
  i = i + 1;
  ldv_37884: ;
  {
  __cil_tmp152 = (unsigned int )i;
  if (__cil_tmp152 <= 1U) {
    goto ldv_37883;
  } else {
    goto ldv_37885;
  }
  }
  ldv_37885:
  {
  trace_i915_gem_ring_dispatch(ring, seqno);
  __cil_tmp153 = args->batch_start_offset;
  __cil_tmp154 = batch_obj->gtt_offset;
  exec_start = __cil_tmp154 + __cil_tmp153;
  exec_len = args->batch_len;
  }
  {
  __cil_tmp155 = (struct drm_clip_rect *)0;
  __cil_tmp156 = (unsigned long )__cil_tmp155;
  __cil_tmp157 = (unsigned long )cliprects;
  if (__cil_tmp157 != __cil_tmp156) {
    i = 0;
    goto ldv_37887;
    ldv_37886:
    {
    __cil_tmp158 = (unsigned long )i;
    __cil_tmp159 = cliprects + __cil_tmp158;
    __cil_tmp160 = args->DR1;
    __cil_tmp161 = (int )__cil_tmp160;
    __cil_tmp162 = args->DR4;
    __cil_tmp163 = (int )__cil_tmp162;
    ret = i915_emit_box(dev, __cil_tmp159, __cil_tmp161, __cil_tmp163);
    }
    if (ret != 0) {
      goto err;
    } else {

    }
    {
    __cil_tmp164 = ring->dispatch_execbuffer;
    ret = (*__cil_tmp164)(ring, exec_start, exec_len);
    }
    if (ret != 0) {
      goto err;
    } else {

    }
    i = i + 1;
    ldv_37887: ;
    {
    __cil_tmp165 = args->num_cliprects;
    __cil_tmp166 = (__u32 )i;
    if (__cil_tmp166 < __cil_tmp165) {
      goto ldv_37886;
    } else {
      goto ldv_37888;
    }
    }
    ldv_37888: ;
  } else {
    {
    __cil_tmp167 = ring->dispatch_execbuffer;
    ret = (*__cil_tmp167)(ring, exec_start, exec_len);
    }
    if (ret != 0) {
      goto err;
    } else {

    }
  }
  }
  {
  i915_gem_execbuffer_move_to_active(& objects, ring, seqno);
  i915_gem_execbuffer_retire_commands(dev, file, ring);
  }
  err:
  {
  eb_destroy(eb);
  }
  goto ldv_37893;
  ldv_37892:
  {
  __mptr___1 = (struct list_head const *)objects.next;
  __cil_tmp168 = (struct drm_i915_gem_object *)__mptr___1;
  obj___0 = __cil_tmp168 + 1152921504606846768UL;
  __cil_tmp169 = & obj___0->exec_list;
  list_del_init(__cil_tmp169);
  __cil_tmp170 = & obj___0->base;
  drm_gem_object_unreference(__cil_tmp170);
  }
  ldv_37893:
  {
  __cil_tmp171 = (struct list_head const *)(& objects);
  tmp___8 = list_empty(__cil_tmp171);
  }
  if (tmp___8 == 0) {
    goto ldv_37892;
  } else {
    goto ldv_37894;
  }
  ldv_37894:
  {
  __cil_tmp172 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp172);
  }
  pre_mutex_err:
  {
  __cil_tmp173 = (void const *)cliprects;
  kfree(__cil_tmp173);
  }
  return (ret);
}
}
int i915_gem_execbuffer(struct drm_device *dev , void *data , struct drm_file *file )
{ struct drm_i915_gem_execbuffer *args ;
  struct drm_i915_gem_execbuffer2 exec2 ;
  struct drm_i915_gem_exec_object *exec_list ;
  struct drm_i915_gem_exec_object2 *exec2_list ;
  int ret ;
  int i ;
  void *tmp ;
  void *tmp___0 ;
  unsigned long tmp___1 ;
  __u32 __cil_tmp13 ;
  __u32 __cil_tmp14 ;
  __u32 __cil_tmp15 ;
  size_t __cil_tmp16 ;
  __u32 __cil_tmp17 ;
  size_t __cil_tmp18 ;
  struct drm_i915_gem_exec_object *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  __u32 __cil_tmp22 ;
  void *__cil_tmp23 ;
  void *__cil_tmp24 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  __u32 __cil_tmp28 ;
  void *__cil_tmp29 ;
  void *__cil_tmp30 ;
  void *__cil_tmp31 ;
  __u64 __cil_tmp32 ;
  void const *__cil_tmp33 ;
  __u32 __cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  __u32 __cil_tmp37 ;
  void *__cil_tmp38 ;
  void *__cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp41 ;
  unsigned long __cil_tmp42 ;
  struct drm_i915_gem_exec_object *__cil_tmp43 ;
  unsigned long __cil_tmp44 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  struct drm_i915_gem_exec_object *__cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp49 ;
  unsigned long __cil_tmp50 ;
  struct drm_i915_gem_exec_object *__cil_tmp51 ;
  unsigned long __cil_tmp52 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  struct drm_i915_gem_exec_object *__cil_tmp55 ;
  unsigned long __cil_tmp56 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp57 ;
  unsigned long __cil_tmp58 ;
  struct drm_i915_gem_exec_object *__cil_tmp59 ;
  void *__cil_tmp60 ;
  struct drm_i915_private *__cil_tmp61 ;
  struct intel_device_info const *__cil_tmp62 ;
  u8 __cil_tmp63 ;
  unsigned char __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  unsigned long __cil_tmp66 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp67 ;
  unsigned long __cil_tmp68 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp69 ;
  __u32 __cil_tmp70 ;
  __u32 __cil_tmp71 ;
  unsigned long __cil_tmp72 ;
  struct drm_i915_gem_exec_object *__cil_tmp73 ;
  unsigned long __cil_tmp74 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp75 ;
  __u32 __cil_tmp76 ;
  __u32 __cil_tmp77 ;
  __u64 __cil_tmp78 ;
  void *__cil_tmp79 ;
  void const *__cil_tmp80 ;
  __u32 __cil_tmp81 ;
  __u32 __cil_tmp82 ;
  __u32 __cil_tmp83 ;
  void *__cil_tmp84 ;
  void *__cil_tmp85 ;

  {
  args = (struct drm_i915_gem_execbuffer *)data;
  exec_list = (struct drm_i915_gem_exec_object *)0;
  exec2_list = (struct drm_i915_gem_exec_object2 *)0;
  {
  __cil_tmp13 = args->buffer_count;
  if (__cil_tmp13 == 0U) {
    {
    __cil_tmp14 = args->buffer_count;
    drm_err("i915_gem_execbuffer", "execbuf with %d buffers\n", __cil_tmp14);
    }
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp15 = args->buffer_count;
  __cil_tmp16 = (size_t )__cil_tmp15;
  tmp = drm_malloc_ab(32UL, __cil_tmp16);
  exec_list = (struct drm_i915_gem_exec_object *)tmp;
  __cil_tmp17 = args->buffer_count;
  __cil_tmp18 = (size_t )__cil_tmp17;
  tmp___0 = drm_malloc_ab(56UL, __cil_tmp18);
  exec2_list = (struct drm_i915_gem_exec_object2 *)tmp___0;
  }
  {
  __cil_tmp19 = (struct drm_i915_gem_exec_object *)0;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  __cil_tmp21 = (unsigned long )exec_list;
  if (__cil_tmp21 == __cil_tmp20) {
    {
    __cil_tmp22 = args->buffer_count;
    drm_err("i915_gem_execbuffer", "Failed to allocate exec list for %d buffers\n",
            __cil_tmp22);
    __cil_tmp23 = (void *)exec_list;
    drm_free_large(__cil_tmp23);
    __cil_tmp24 = (void *)exec2_list;
    drm_free_large(__cil_tmp24);
    }
    return (-12);
  } else {
    {
    __cil_tmp25 = (struct drm_i915_gem_exec_object2 *)0;
    __cil_tmp26 = (unsigned long )__cil_tmp25;
    __cil_tmp27 = (unsigned long )exec2_list;
    if (__cil_tmp27 == __cil_tmp26) {
      {
      __cil_tmp28 = args->buffer_count;
      drm_err("i915_gem_execbuffer", "Failed to allocate exec list for %d buffers\n",
              __cil_tmp28);
      __cil_tmp29 = (void *)exec_list;
      drm_free_large(__cil_tmp29);
      __cil_tmp30 = (void *)exec2_list;
      drm_free_large(__cil_tmp30);
      }
      return (-12);
    } else {

    }
    }
  }
  }
  {
  __cil_tmp31 = (void *)exec_list;
  __cil_tmp32 = args->buffers_ptr;
  __cil_tmp33 = (void const *)__cil_tmp32;
  __cil_tmp34 = args->buffer_count;
  __cil_tmp35 = (unsigned long )__cil_tmp34;
  __cil_tmp36 = __cil_tmp35 * 32UL;
  tmp___1 = copy_from_user(__cil_tmp31, __cil_tmp33, __cil_tmp36);
  ret = (int )tmp___1;
  }
  if (ret != 0) {
    {
    __cil_tmp37 = args->buffer_count;
    drm_err("i915_gem_execbuffer", "copy %d exec entries failed %d\n", __cil_tmp37,
            ret);
    __cil_tmp38 = (void *)exec_list;
    drm_free_large(__cil_tmp38);
    __cil_tmp39 = (void *)exec2_list;
    drm_free_large(__cil_tmp39);
    }
    return (-14);
  } else {

  }
  i = 0;
  goto ldv_37909;
  ldv_37908:
  __cil_tmp40 = (unsigned long )i;
  __cil_tmp41 = exec2_list + __cil_tmp40;
  __cil_tmp42 = (unsigned long )i;
  __cil_tmp43 = exec_list + __cil_tmp42;
  __cil_tmp41->handle = __cil_tmp43->handle;
  __cil_tmp44 = (unsigned long )i;
  __cil_tmp45 = exec2_list + __cil_tmp44;
  __cil_tmp46 = (unsigned long )i;
  __cil_tmp47 = exec_list + __cil_tmp46;
  __cil_tmp45->relocation_count = __cil_tmp47->relocation_count;
  __cil_tmp48 = (unsigned long )i;
  __cil_tmp49 = exec2_list + __cil_tmp48;
  __cil_tmp50 = (unsigned long )i;
  __cil_tmp51 = exec_list + __cil_tmp50;
  __cil_tmp49->relocs_ptr = __cil_tmp51->relocs_ptr;
  __cil_tmp52 = (unsigned long )i;
  __cil_tmp53 = exec2_list + __cil_tmp52;
  __cil_tmp54 = (unsigned long )i;
  __cil_tmp55 = exec_list + __cil_tmp54;
  __cil_tmp53->alignment = __cil_tmp55->alignment;
  __cil_tmp56 = (unsigned long )i;
  __cil_tmp57 = exec2_list + __cil_tmp56;
  __cil_tmp58 = (unsigned long )i;
  __cil_tmp59 = exec_list + __cil_tmp58;
  __cil_tmp57->offset = __cil_tmp59->offset;
  {
  __cil_tmp60 = dev->dev_private;
  __cil_tmp61 = (struct drm_i915_private *)__cil_tmp60;
  __cil_tmp62 = __cil_tmp61->info;
  __cil_tmp63 = __cil_tmp62->gen;
  __cil_tmp64 = (unsigned char )__cil_tmp63;
  __cil_tmp65 = (unsigned int )__cil_tmp64;
  if (__cil_tmp65 <= 3U) {
    __cil_tmp66 = (unsigned long )i;
    __cil_tmp67 = exec2_list + __cil_tmp66;
    __cil_tmp67->flags = 1ULL;
  } else {
    __cil_tmp68 = (unsigned long )i;
    __cil_tmp69 = exec2_list + __cil_tmp68;
    __cil_tmp69->flags = 0ULL;
  }
  }
  i = i + 1;
  ldv_37909: ;
  {
  __cil_tmp70 = args->buffer_count;
  __cil_tmp71 = (__u32 )i;
  if (__cil_tmp71 < __cil_tmp70) {
    goto ldv_37908;
  } else {
    goto ldv_37910;
  }
  }
  ldv_37910:
  {
  exec2.buffers_ptr = args->buffers_ptr;
  exec2.buffer_count = args->buffer_count;
  exec2.batch_start_offset = args->batch_start_offset;
  exec2.batch_len = args->batch_len;
  exec2.DR1 = args->DR1;
  exec2.DR4 = args->DR4;
  exec2.num_cliprects = args->num_cliprects;
  exec2.cliprects_ptr = args->cliprects_ptr;
  exec2.flags = 1ULL;
  ret = i915_gem_do_execbuffer(dev, data, file, & exec2, exec2_list);
  }
  if (ret == 0) {
    i = 0;
    goto ldv_37912;
    ldv_37911:
    __cil_tmp72 = (unsigned long )i;
    __cil_tmp73 = exec_list + __cil_tmp72;
    __cil_tmp74 = (unsigned long )i;
    __cil_tmp75 = exec2_list + __cil_tmp74;
    __cil_tmp73->offset = __cil_tmp75->offset;
    i = i + 1;
    ldv_37912: ;
    {
    __cil_tmp76 = args->buffer_count;
    __cil_tmp77 = (__u32 )i;
    if (__cil_tmp77 < __cil_tmp76) {
      goto ldv_37911;
    } else {
      goto ldv_37913;
    }
    }
    ldv_37913:
    {
    __cil_tmp78 = args->buffers_ptr;
    __cil_tmp79 = (void *)__cil_tmp78;
    __cil_tmp80 = (void const *)exec_list;
    __cil_tmp81 = args->buffer_count;
    __cil_tmp82 = __cil_tmp81 * 32U;
    ret = copy_to_user(__cil_tmp79, __cil_tmp80, __cil_tmp82);
    }
    if (ret != 0) {
      {
      ret = -14;
      __cil_tmp83 = args->buffer_count;
      drm_err("i915_gem_execbuffer", "failed to copy %d exec entries back to user (%d)\n",
              __cil_tmp83, ret);
      }
    } else {

    }
  } else {

  }
  {
  __cil_tmp84 = (void *)exec_list;
  drm_free_large(__cil_tmp84);
  __cil_tmp85 = (void *)exec2_list;
  drm_free_large(__cil_tmp85);
  }
  return (ret);
}
}
int i915_gem_execbuffer2(struct drm_device *dev , void *data , struct drm_file *file )
{ struct drm_i915_gem_execbuffer2 *args ;
  struct drm_i915_gem_exec_object2 *exec2_list ;
  int ret ;
  void *tmp ;
  void *tmp___0 ;
  unsigned long tmp___1 ;
  __u32 __cil_tmp10 ;
  __u32 __cil_tmp11 ;
  __u32 __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  __u32 __cil_tmp18 ;
  size_t __cil_tmp19 ;
  struct drm_i915_gem_exec_object2 *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  __u32 __cil_tmp23 ;
  void *__cil_tmp24 ;
  __u64 __cil_tmp25 ;
  void const *__cil_tmp26 ;
  __u32 __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  __u32 __cil_tmp30 ;
  void *__cil_tmp31 ;
  __u64 __cil_tmp32 ;
  void *__cil_tmp33 ;
  void const *__cil_tmp34 ;
  __u32 __cil_tmp35 ;
  __u32 __cil_tmp36 ;
  __u32 __cil_tmp37 ;
  void *__cil_tmp38 ;

  {
  args = (struct drm_i915_gem_execbuffer2 *)data;
  exec2_list = (struct drm_i915_gem_exec_object2 *)0;
  {
  __cil_tmp10 = args->buffer_count;
  if (__cil_tmp10 == 0U) {
    {
    __cil_tmp11 = args->buffer_count;
    drm_err("i915_gem_execbuffer2", "execbuf2 with %d buffers\n", __cil_tmp11);
    }
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp12 = args->buffer_count;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = __cil_tmp13 * 56UL;
  tmp = kmalloc(__cil_tmp14, 4816U);
  exec2_list = (struct drm_i915_gem_exec_object2 *)tmp;
  }
  {
  __cil_tmp15 = (struct drm_i915_gem_exec_object2 *)0;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  __cil_tmp17 = (unsigned long )exec2_list;
  if (__cil_tmp17 == __cil_tmp16) {
    {
    __cil_tmp18 = args->buffer_count;
    __cil_tmp19 = (size_t )__cil_tmp18;
    tmp___0 = drm_malloc_ab(56UL, __cil_tmp19);
    exec2_list = (struct drm_i915_gem_exec_object2 *)tmp___0;
    }
  } else {

  }
  }
  {
  __cil_tmp20 = (struct drm_i915_gem_exec_object2 *)0;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  __cil_tmp22 = (unsigned long )exec2_list;
  if (__cil_tmp22 == __cil_tmp21) {
    {
    __cil_tmp23 = args->buffer_count;
    drm_err("i915_gem_execbuffer2", "Failed to allocate exec list for %d buffers\n",
            __cil_tmp23);
    }
    return (-12);
  } else {

  }
  }
  {
  __cil_tmp24 = (void *)exec2_list;
  __cil_tmp25 = args->buffers_ptr;
  __cil_tmp26 = (void const *)__cil_tmp25;
  __cil_tmp27 = args->buffer_count;
  __cil_tmp28 = (unsigned long )__cil_tmp27;
  __cil_tmp29 = __cil_tmp28 * 56UL;
  tmp___1 = copy_from_user(__cil_tmp24, __cil_tmp26, __cil_tmp29);
  ret = (int )tmp___1;
  }
  if (ret != 0) {
    {
    __cil_tmp30 = args->buffer_count;
    drm_err("i915_gem_execbuffer2", "copy %d exec entries failed %d\n", __cil_tmp30,
            ret);
    __cil_tmp31 = (void *)exec2_list;
    drm_free_large(__cil_tmp31);
    }
    return (-14);
  } else {

  }
  {
  ret = i915_gem_do_execbuffer(dev, data, file, args, exec2_list);
  }
  if (ret == 0) {
    {
    __cil_tmp32 = args->buffers_ptr;
    __cil_tmp33 = (void *)__cil_tmp32;
    __cil_tmp34 = (void const *)exec2_list;
    __cil_tmp35 = args->buffer_count;
    __cil_tmp36 = __cil_tmp35 * 56U;
    ret = copy_to_user(__cil_tmp33, __cil_tmp34, __cil_tmp36);
    }
    if (ret != 0) {
      {
      ret = -14;
      __cil_tmp37 = args->buffer_count;
      drm_err("i915_gem_execbuffer2", "failed to copy %d exec entries back to user (%d)\n",
              __cil_tmp37, ret);
      }
    } else {

    }
  } else {

  }
  {
  __cil_tmp38 = (void *)exec2_list;
  drm_free_large(__cil_tmp38);
  }
  return (ret);
}
}
extern void intel_gtt_unmap_memory(struct scatterlist * , int ) ;
extern int intel_gtt_map_memory(struct page ** , unsigned int , struct scatterlist ** ,
                                int * ) ;
extern void intel_gtt_insert_sg_entries(struct scatterlist * , unsigned int , unsigned int ,
                                        unsigned int ) ;
extern void intel_gtt_insert_pages(unsigned int , unsigned int , struct page ** ,
                                   unsigned int ) ;
static unsigned int cache_level_to_agp_type(struct drm_device *dev , enum i915_cache_level cache_level )
{ unsigned int __cil_tmp3 ;
  int __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  int __cil_tmp8 ;
  void *__cil_tmp9 ;
  struct drm_i915_private *__cil_tmp10 ;
  struct intel_device_info const *__cil_tmp11 ;
  u8 __cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;

  {
  {
  __cil_tmp3 = (unsigned int )cache_level;
  __cil_tmp4 = (int )__cil_tmp3;
  if (__cil_tmp4 == 2) {
    goto case_2;
  } else {
    {
    __cil_tmp5 = (unsigned int )cache_level;
    __cil_tmp6 = (int )__cil_tmp5;
    if (__cil_tmp6 == 1) {
      goto case_1;
    } else {
      {
      __cil_tmp7 = (unsigned int )cache_level;
      __cil_tmp8 = (int )__cil_tmp7;
      if (__cil_tmp8 == 0) {
        goto case_0;
      } else {
        goto switch_default;
        if (0) {
          case_2: ;
          {
          __cil_tmp9 = dev->dev_private;
          __cil_tmp10 = (struct drm_i915_private *)__cil_tmp9;
          __cil_tmp11 = __cil_tmp10->info;
          __cil_tmp12 = __cil_tmp11->gen;
          __cil_tmp13 = (unsigned char )__cil_tmp12;
          __cil_tmp14 = (unsigned int )__cil_tmp13;
          if (__cil_tmp14 > 5U) {
            return (65538U);
          } else {

          }
          }
          case_1: ;
          return (65537U);
          switch_default: ;
          case_0: ;
          return (65536U);
        } else {

        }
      }
      }
    }
    }
  }
  }
}
}
void i915_gem_restore_gtt_mappings(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct drm_i915_gem_object *obj ;
  struct list_head const *__mptr ;
  unsigned int agp_type ;
  unsigned int tmp ;
  long tmp___0 ;
  struct list_head const *__mptr___0 ;
  void *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  struct list_head *__cil_tmp18 ;
  struct drm_i915_gem_object *__cil_tmp19 ;
  unsigned char __cil_tmp20 ;
  enum i915_cache_level __cil_tmp21 ;
  struct intel_gtt const *__cil_tmp22 ;
  unsigned char *__cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned char __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  struct scatterlist *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  struct scatterlist *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  int __cil_tmp31 ;
  long __cil_tmp32 ;
  struct scatterlist *__cil_tmp33 ;
  int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  struct drm_mm_node *__cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  struct drm_mm_node *__cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  unsigned long __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  size_t __cil_tmp44 ;
  size_t __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  struct page **__cil_tmp47 ;
  struct list_head *__cil_tmp48 ;
  struct drm_i915_gem_object *__cil_tmp49 ;
  struct list_head *__cil_tmp50 ;
  unsigned long __cil_tmp51 ;
  struct list_head *__cil_tmp52 ;
  unsigned long __cil_tmp53 ;

  {
  {
  __cil_tmp9 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  __cil_tmp10 = dev_priv->mm.gtt_start;
  __cil_tmp11 = __cil_tmp10 / 4096UL;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  __cil_tmp13 = dev_priv->mm.gtt_start;
  __cil_tmp14 = dev_priv->mm.gtt_end;
  __cil_tmp15 = __cil_tmp14 - __cil_tmp13;
  __cil_tmp16 = __cil_tmp15 / 4096UL;
  __cil_tmp17 = (unsigned int )__cil_tmp16;
  intel_gtt_clear_range(__cil_tmp12, __cil_tmp17);
  __cil_tmp18 = dev_priv->mm.gtt_list.next;
  __mptr = (struct list_head const *)__cil_tmp18;
  __cil_tmp19 = (struct drm_i915_gem_object *)__mptr;
  obj = __cil_tmp19 + 1152921504606846832UL;
  }
  goto ldv_37568;
  ldv_37567:
  {
  __cil_tmp20 = obj->cache_level;
  __cil_tmp21 = (enum i915_cache_level )__cil_tmp20;
  tmp = cache_level_to_agp_type(dev, __cil_tmp21);
  agp_type = tmp;
  i915_gem_clflush_object(obj);
  }
  {
  __cil_tmp22 = dev_priv->mm.gtt;
  __cil_tmp23 = (unsigned char *)__cil_tmp22;
  __cil_tmp24 = __cil_tmp23 + 12UL;
  __cil_tmp25 = *__cil_tmp24;
  __cil_tmp26 = (unsigned int )__cil_tmp25;
  if (__cil_tmp26 != 0U) {
    {
    __cil_tmp27 = (struct scatterlist *)0;
    __cil_tmp28 = (unsigned long )__cil_tmp27;
    __cil_tmp29 = obj->sg_list;
    __cil_tmp30 = (unsigned long )__cil_tmp29;
    __cil_tmp31 = __cil_tmp30 == __cil_tmp28;
    __cil_tmp32 = (long )__cil_tmp31;
    tmp___0 = __builtin_expect(__cil_tmp32, 0L);
    }
    if (tmp___0 != 0L) {
      __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/i915_gem_gtt.c.p"),
                           "i" (75), "i" (12UL));
      ldv_37566: ;
      goto ldv_37566;
    } else {

    }
    {
    __cil_tmp33 = obj->sg_list;
    __cil_tmp34 = obj->num_sg;
    __cil_tmp35 = (unsigned int )__cil_tmp34;
    __cil_tmp36 = obj->gtt_space;
    __cil_tmp37 = __cil_tmp36->start;
    __cil_tmp38 = __cil_tmp37 >> 12;
    __cil_tmp39 = (unsigned int )__cil_tmp38;
    intel_gtt_insert_sg_entries(__cil_tmp33, __cil_tmp35, __cil_tmp39, agp_type);
    }
  } else {
    {
    __cil_tmp40 = obj->gtt_space;
    __cil_tmp41 = __cil_tmp40->start;
    __cil_tmp42 = __cil_tmp41 >> 12;
    __cil_tmp43 = (unsigned int )__cil_tmp42;
    __cil_tmp44 = obj->base.size;
    __cil_tmp45 = __cil_tmp44 >> 12;
    __cil_tmp46 = (unsigned int )__cil_tmp45;
    __cil_tmp47 = obj->pages;
    intel_gtt_insert_pages(__cil_tmp43, __cil_tmp46, __cil_tmp47, agp_type);
    }
  }
  }
  __cil_tmp48 = obj->gtt_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp48;
  __cil_tmp49 = (struct drm_i915_gem_object *)__mptr___0;
  obj = __cil_tmp49 + 1152921504606846832UL;
  ldv_37568: ;
  {
  __cil_tmp50 = & dev_priv->mm.gtt_list;
  __cil_tmp51 = (unsigned long )__cil_tmp50;
  __cil_tmp52 = & obj->gtt_list;
  __cil_tmp53 = (unsigned long )__cil_tmp52;
  if (__cil_tmp53 != __cil_tmp51) {
    goto ldv_37567;
  } else {
    goto ldv_37569;
  }
  }
  ldv_37569:
  {
  intel_gtt_chipset_flush();
  }
  return;
}
}
int i915_gem_gtt_bind_object(struct drm_i915_gem_object *obj )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  unsigned int agp_type ;
  unsigned int tmp ;
  int ret ;
  void *__cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  enum i915_cache_level __cil_tmp9 ;
  struct intel_gtt const *__cil_tmp10 ;
  unsigned char *__cil_tmp11 ;
  unsigned char *__cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  struct page **__cil_tmp15 ;
  size_t __cil_tmp16 ;
  size_t __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  struct scatterlist **__cil_tmp19 ;
  int *__cil_tmp20 ;
  struct scatterlist *__cil_tmp21 ;
  int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  struct drm_mm_node *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  struct drm_mm_node *__cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  size_t __cil_tmp32 ;
  size_t __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  struct page **__cil_tmp35 ;

  {
  {
  dev = obj->base.dev;
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp8 = obj->cache_level;
  __cil_tmp9 = (enum i915_cache_level )__cil_tmp8;
  tmp = cache_level_to_agp_type(dev, __cil_tmp9);
  agp_type = tmp;
  }
  {
  __cil_tmp10 = dev_priv->mm.gtt;
  __cil_tmp11 = (unsigned char *)__cil_tmp10;
  __cil_tmp12 = __cil_tmp11 + 12UL;
  __cil_tmp13 = *__cil_tmp12;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  if (__cil_tmp14 != 0U) {
    {
    __cil_tmp15 = obj->pages;
    __cil_tmp16 = obj->base.size;
    __cil_tmp17 = __cil_tmp16 >> 12;
    __cil_tmp18 = (unsigned int )__cil_tmp17;
    __cil_tmp19 = & obj->sg_list;
    __cil_tmp20 = & obj->num_sg;
    ret = intel_gtt_map_memory(__cil_tmp15, __cil_tmp18, __cil_tmp19, __cil_tmp20);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
    {
    __cil_tmp21 = obj->sg_list;
    __cil_tmp22 = obj->num_sg;
    __cil_tmp23 = (unsigned int )__cil_tmp22;
    __cil_tmp24 = obj->gtt_space;
    __cil_tmp25 = __cil_tmp24->start;
    __cil_tmp26 = __cil_tmp25 >> 12;
    __cil_tmp27 = (unsigned int )__cil_tmp26;
    intel_gtt_insert_sg_entries(__cil_tmp21, __cil_tmp23, __cil_tmp27, agp_type);
    }
  } else {
    {
    __cil_tmp28 = obj->gtt_space;
    __cil_tmp29 = __cil_tmp28->start;
    __cil_tmp30 = __cil_tmp29 >> 12;
    __cil_tmp31 = (unsigned int )__cil_tmp30;
    __cil_tmp32 = obj->base.size;
    __cil_tmp33 = __cil_tmp32 >> 12;
    __cil_tmp34 = (unsigned int )__cil_tmp33;
    __cil_tmp35 = obj->pages;
    intel_gtt_insert_pages(__cil_tmp31, __cil_tmp34, __cil_tmp35, agp_type);
    }
  }
  }
  return (0);
}
}
void i915_gem_gtt_unbind_object(struct drm_i915_gem_object *obj )
{ struct drm_mm_node *__cil_tmp2 ;
  unsigned long __cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  size_t __cil_tmp6 ;
  size_t __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  struct scatterlist *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct scatterlist *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct scatterlist *__cil_tmp13 ;
  int __cil_tmp14 ;

  {
  {
  __cil_tmp2 = obj->gtt_space;
  __cil_tmp3 = __cil_tmp2->start;
  __cil_tmp4 = __cil_tmp3 >> 12;
  __cil_tmp5 = (unsigned int )__cil_tmp4;
  __cil_tmp6 = obj->base.size;
  __cil_tmp7 = __cil_tmp6 >> 12;
  __cil_tmp8 = (unsigned int )__cil_tmp7;
  intel_gtt_clear_range(__cil_tmp5, __cil_tmp8);
  }
  {
  __cil_tmp9 = (struct scatterlist *)0;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = obj->sg_list;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  if (__cil_tmp12 != __cil_tmp10) {
    {
    __cil_tmp13 = obj->sg_list;
    __cil_tmp14 = obj->num_sg;
    intel_gtt_unmap_memory(__cil_tmp13, __cil_tmp14);
    obj->sg_list = (struct scatterlist *)0;
    }
  } else {

  }
  }
  return;
}
}
__inline static void __set_bit(int nr , unsigned long volatile *addr )
{ long volatile *__cil_tmp3 ;

  {
  __cil_tmp3 = (long volatile *)addr;
  __asm__ volatile ("bts %1,%0": "+m" (*__cil_tmp3): "Ir" (nr): "memory");
  return;
}
}
__inline static void __clear_bit(int nr , unsigned long volatile *addr )
{ long volatile *__cil_tmp3 ;

  {
  __cil_tmp3 = (long volatile *)addr;
  __asm__ volatile ("btr %1,%0": "+m" (*__cil_tmp3): "Ir" (nr));
  return;
}
}
__inline static u16 i915_read16___1(struct drm_i915_private *dev_priv , u32 reg )
{ u16 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = (u16 )0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readw(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readw(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readw(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readw(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw(__cil_tmp24, reg, __cil_tmp25, 2);
  }
  return (val);
}
}
void i915_gem_detect_bit_6_swizzle(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  uint32_t swizzle_x ;
  uint32_t swizzle_y ;
  uint32_t dcc ;
  u16 tmp ;
  u16 tmp___0 ;
  void *__cil_tmp8 ;
  void *__cil_tmp9 ;
  struct drm_i915_private *__cil_tmp10 ;
  struct intel_device_info const *__cil_tmp11 ;
  u8 __cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  void *__cil_tmp15 ;
  struct drm_i915_private *__cil_tmp16 ;
  struct intel_device_info const *__cil_tmp17 ;
  u8 __cil_tmp18 ;
  unsigned char __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  void *__cil_tmp21 ;
  struct drm_i915_private *__cil_tmp22 ;
  struct intel_device_info const *__cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned char *__cil_tmp25 ;
  unsigned char __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;

  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp8;
  swizzle_x = 5U;
  swizzle_y = 5U;
  {
  __cil_tmp9 = dev->dev_private;
  __cil_tmp10 = (struct drm_i915_private *)__cil_tmp9;
  __cil_tmp11 = __cil_tmp10->info;
  __cil_tmp12 = __cil_tmp11->gen;
  __cil_tmp13 = (unsigned char )__cil_tmp12;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  if (__cil_tmp14 > 4U) {
    swizzle_x = 2U;
    swizzle_y = 1U;
  } else {
    {
    __cil_tmp15 = dev->dev_private;
    __cil_tmp16 = (struct drm_i915_private *)__cil_tmp15;
    __cil_tmp17 = __cil_tmp16->info;
    __cil_tmp18 = __cil_tmp17->gen;
    __cil_tmp19 = (unsigned char )__cil_tmp18;
    __cil_tmp20 = (unsigned int )__cil_tmp19;
    if (__cil_tmp20 == 2U) {
      swizzle_x = 0U;
      swizzle_y = 0U;
    } else {
      {
      __cil_tmp21 = dev->dev_private;
      __cil_tmp22 = (struct drm_i915_private *)__cil_tmp21;
      __cil_tmp23 = __cil_tmp22->info;
      __cil_tmp24 = (unsigned char *)__cil_tmp23;
      __cil_tmp25 = __cil_tmp24 + 1UL;
      __cil_tmp26 = *__cil_tmp25;
      __cil_tmp27 = (unsigned int )__cil_tmp26;
      if (__cil_tmp27 != 0U) {
        {
        dcc = i915_read32(dev_priv, 66048U);
        }
        {
        __cil_tmp28 = dcc & 3U;
        __cil_tmp29 = (int )__cil_tmp28;
        if (__cil_tmp29 == 0) {
          goto case_0;
        } else {
          {
          __cil_tmp30 = dcc & 3U;
          __cil_tmp31 = (int )__cil_tmp30;
          if (__cil_tmp31 == 1) {
            goto case_1;
          } else {
            {
            __cil_tmp32 = dcc & 3U;
            __cil_tmp33 = (int )__cil_tmp32;
            if (__cil_tmp33 == 2) {
              goto case_2;
            } else
            if (0) {
              case_0: ;
              case_1:
              swizzle_x = 0U;
              swizzle_y = 0U;
              goto ldv_37065;
              case_2: ;
              {
              __cil_tmp34 = dcc & 1024U;
              if (__cil_tmp34 != 0U) {
                swizzle_x = 2U;
                swizzle_y = 1U;
              } else {
                {
                __cil_tmp35 = dcc & 512U;
                if (__cil_tmp35 == 0U) {
                  swizzle_x = 4U;
                  swizzle_y = 3U;
                } else {
                  swizzle_x = 7U;
                  swizzle_y = 6U;
                }
                }
              }
              }
              goto ldv_37065;
            } else {

            }
            }
          }
          }
        }
        }
        ldv_37065: ;
        if (dcc == 4294967295U) {
          {
          drm_err("i915_gem_detect_bit_6_swizzle", "Couldn\'t read from MCHBAR.  Disabling tiling.\n");
          swizzle_x = 5U;
          swizzle_y = 5U;
          }
        } else {

        }
      } else {
        {
        tmp = i915_read16___1(dev_priv, 66054U);
        tmp___0 = i915_read16___1(dev_priv, 67078U);
        }
        {
        __cil_tmp36 = (int )tmp___0;
        __cil_tmp37 = (int )tmp;
        if (__cil_tmp37 != __cil_tmp36) {
          swizzle_x = 0U;
          swizzle_y = 0U;
        } else {
          swizzle_x = 2U;
          swizzle_y = 1U;
        }
        }
      }
      }
    }
    }
  }
  }
  dev_priv->mm.bit_6_swizzle_x = swizzle_x;
  dev_priv->mm.bit_6_swizzle_y = swizzle_y;
  return;
}
}
static bool i915_tiling_ok(struct drm_device *dev , int stride , int size , int tiling_mode )
{ int tile_width ;
  void *__cil_tmp6 ;
  struct drm_i915_private *__cil_tmp7 ;
  struct intel_device_info const *__cil_tmp8 ;
  u8 __cil_tmp9 ;
  unsigned char __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  void *__cil_tmp12 ;
  struct drm_i915_private *__cil_tmp13 ;
  struct intel_device_info const *__cil_tmp14 ;
  u8 __cil_tmp15 ;
  unsigned char __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  void *__cil_tmp18 ;
  struct drm_i915_private *__cil_tmp19 ;
  struct intel_device_info const *__cil_tmp20 ;
  unsigned char *__cil_tmp21 ;
  unsigned char *__cil_tmp22 ;
  unsigned char __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  int __cil_tmp25 ;
  void *__cil_tmp26 ;
  struct drm_i915_private *__cil_tmp27 ;
  struct intel_device_info const *__cil_tmp28 ;
  u8 __cil_tmp29 ;
  unsigned char __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  void *__cil_tmp32 ;
  struct drm_i915_private *__cil_tmp33 ;
  struct intel_device_info const *__cil_tmp34 ;
  u8 __cil_tmp35 ;
  unsigned char __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  void *__cil_tmp38 ;
  struct drm_i915_private *__cil_tmp39 ;
  struct intel_device_info const *__cil_tmp40 ;
  u8 __cil_tmp41 ;
  unsigned char __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  int __cil_tmp44 ;
  int __cil_tmp45 ;
  int __cil_tmp46 ;
  int __cil_tmp47 ;

  {
  if (tiling_mode == 0) {
    return ((bool )1);
  } else {

  }
  {
  __cil_tmp6 = dev->dev_private;
  __cil_tmp7 = (struct drm_i915_private *)__cil_tmp6;
  __cil_tmp8 = __cil_tmp7->info;
  __cil_tmp9 = __cil_tmp8->gen;
  __cil_tmp10 = (unsigned char )__cil_tmp9;
  __cil_tmp11 = (unsigned int )__cil_tmp10;
  if (__cil_tmp11 == 2U) {
    tile_width = 128;
  } else
  if (tiling_mode == 2) {
    {
    __cil_tmp12 = dev->dev_private;
    __cil_tmp13 = (struct drm_i915_private *)__cil_tmp12;
    __cil_tmp14 = __cil_tmp13->info;
    __cil_tmp15 = __cil_tmp14->gen;
    __cil_tmp16 = (unsigned char )__cil_tmp15;
    __cil_tmp17 = (unsigned int )__cil_tmp16;
    if (__cil_tmp17 != 2U) {
      {
      __cil_tmp18 = dev->dev_private;
      __cil_tmp19 = (struct drm_i915_private *)__cil_tmp18;
      __cil_tmp20 = __cil_tmp19->info;
      __cil_tmp21 = (unsigned char *)__cil_tmp20;
      __cil_tmp22 = __cil_tmp21 + 1UL;
      __cil_tmp23 = *__cil_tmp22;
      __cil_tmp24 = (unsigned int )__cil_tmp23;
      if (__cil_tmp24 == 0U) {
        {
        __cil_tmp25 = dev->pci_device;
        if (__cil_tmp25 != 9618) {
          tile_width = 128;
        } else {
          tile_width = 512;
        }
        }
      } else {
        tile_width = 512;
      }
      }
    } else {
      tile_width = 512;
    }
    }
  } else {
    tile_width = 512;
  }
  }
  {
  __cil_tmp26 = dev->dev_private;
  __cil_tmp27 = (struct drm_i915_private *)__cil_tmp26;
  __cil_tmp28 = __cil_tmp27->info;
  __cil_tmp29 = __cil_tmp28->gen;
  __cil_tmp30 = (unsigned char )__cil_tmp29;
  __cil_tmp31 = (unsigned int )__cil_tmp30;
  if (__cil_tmp31 > 3U) {
    if (stride > 131199) {
      return ((bool )0);
    } else {
      if (stride > 8192) {
        return ((bool )0);
      } else {

      }
      {
      __cil_tmp32 = dev->dev_private;
      __cil_tmp33 = (struct drm_i915_private *)__cil_tmp32;
      __cil_tmp34 = __cil_tmp33->info;
      __cil_tmp35 = __cil_tmp34->gen;
      __cil_tmp36 = (unsigned char )__cil_tmp35;
      __cil_tmp37 = (unsigned int )__cil_tmp36;
      if (__cil_tmp37 == 3U) {
        if (size > 268435456) {
          return ((bool )0);
        } else
        if (size > 134217728) {
          return ((bool )0);
        } else {

        }
      } else {

      }
      }
    }
  } else {

  }
  }
  {
  __cil_tmp38 = dev->dev_private;
  __cil_tmp39 = (struct drm_i915_private *)__cil_tmp38;
  __cil_tmp40 = __cil_tmp39->info;
  __cil_tmp41 = __cil_tmp40->gen;
  __cil_tmp42 = (unsigned char )__cil_tmp41;
  __cil_tmp43 = (unsigned int )__cil_tmp42;
  if (__cil_tmp43 > 3U) {
    {
    __cil_tmp44 = tile_width + -1;
    __cil_tmp45 = __cil_tmp44 & stride;
    if (__cil_tmp45 != 0) {
      return ((bool )0);
    } else {

    }
    }
    return ((bool )1);
  } else {

  }
  }
  if (stride < tile_width) {
    return ((bool )0);
  } else {

  }
  {
  __cil_tmp46 = stride + -1;
  __cil_tmp47 = __cil_tmp46 & stride;
  if (__cil_tmp47 != 0) {
    return ((bool )0);
  } else {

  }
  }
  return ((bool )1);
}
}
static bool i915_gem_object_fence_ok(struct drm_i915_gem_object *obj , int tiling_mode )
{ u32 size ;
  struct drm_device *__cil_tmp4 ;
  void *__cil_tmp5 ;
  struct drm_i915_private *__cil_tmp6 ;
  struct intel_device_info const *__cil_tmp7 ;
  u8 __cil_tmp8 ;
  unsigned char __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  struct drm_device *__cil_tmp11 ;
  void *__cil_tmp12 ;
  struct drm_i915_private *__cil_tmp13 ;
  struct intel_device_info const *__cil_tmp14 ;
  u8 __cil_tmp15 ;
  unsigned char __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  uint32_t __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  uint32_t __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  struct drm_device *__cil_tmp22 ;
  void *__cil_tmp23 ;
  struct drm_i915_private *__cil_tmp24 ;
  struct intel_device_info const *__cil_tmp25 ;
  u8 __cil_tmp26 ;
  unsigned char __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  size_t __cil_tmp29 ;
  size_t __cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  struct drm_mm_node *__cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  u32 __cil_tmp34 ;
  uint32_t __cil_tmp35 ;
  unsigned int __cil_tmp36 ;

  {
  if (tiling_mode == 0) {
    return ((bool )1);
  } else {

  }
  {
  __cil_tmp4 = obj->base.dev;
  __cil_tmp5 = __cil_tmp4->dev_private;
  __cil_tmp6 = (struct drm_i915_private *)__cil_tmp5;
  __cil_tmp7 = __cil_tmp6->info;
  __cil_tmp8 = __cil_tmp7->gen;
  __cil_tmp9 = (unsigned char )__cil_tmp8;
  __cil_tmp10 = (unsigned int )__cil_tmp9;
  if (__cil_tmp10 > 3U) {
    return ((bool )1);
  } else {

  }
  }
  {
  __cil_tmp11 = obj->base.dev;
  __cil_tmp12 = __cil_tmp11->dev_private;
  __cil_tmp13 = (struct drm_i915_private *)__cil_tmp12;
  __cil_tmp14 = __cil_tmp13->info;
  __cil_tmp15 = __cil_tmp14->gen;
  __cil_tmp16 = (unsigned char )__cil_tmp15;
  __cil_tmp17 = (unsigned int )__cil_tmp16;
  if (__cil_tmp17 == 3U) {
    {
    __cil_tmp18 = obj->gtt_offset;
    __cil_tmp19 = __cil_tmp18 & 4027580415U;
    if (__cil_tmp19 != 0U) {
      return ((bool )0);
    } else {
      {
      __cil_tmp20 = obj->gtt_offset;
      __cil_tmp21 = __cil_tmp20 & 4161273855U;
      if (__cil_tmp21 != 0U) {
        return ((bool )0);
      } else {

      }
      }
    }
    }
  } else {

  }
  }
  {
  __cil_tmp22 = obj->base.dev;
  __cil_tmp23 = __cil_tmp22->dev_private;
  __cil_tmp24 = (struct drm_i915_private *)__cil_tmp23;
  __cil_tmp25 = __cil_tmp24->info;
  __cil_tmp26 = __cil_tmp25->gen;
  __cil_tmp27 = (unsigned char )__cil_tmp26;
  __cil_tmp28 = (unsigned int )__cil_tmp27;
  if (__cil_tmp28 == 3U) {
    size = 1048576U;
  } else {
    size = 524288U;
  }
  }
  goto ldv_37081;
  ldv_37080:
  size = size << 1;
  ldv_37081: ;
  {
  __cil_tmp29 = obj->base.size;
  __cil_tmp30 = (size_t )size;
  if (__cil_tmp30 < __cil_tmp29) {
    goto ldv_37080;
  } else {
    goto ldv_37082;
  }
  }
  ldv_37082: ;
  {
  __cil_tmp31 = (unsigned long )size;
  __cil_tmp32 = obj->gtt_space;
  __cil_tmp33 = __cil_tmp32->size;
  if (__cil_tmp33 != __cil_tmp31) {
    return ((bool )0);
  } else {

  }
  }
  {
  __cil_tmp34 = size - 1U;
  __cil_tmp35 = obj->gtt_offset;
  __cil_tmp36 = __cil_tmp35 & __cil_tmp34;
  if (__cil_tmp36 != 0U) {
    return ((bool )0);
  } else {

  }
  }
  return ((bool )1);
}
}
int i915_gem_set_tiling(struct drm_device *dev , void *data , struct drm_file *file )
{ struct drm_i915_gem_set_tiling *args ;
  drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_object *obj ;
  int ret ;
  struct drm_gem_object const *__mptr ;
  struct drm_gem_object *tmp ;
  bool tmp___0 ;
  int tmp___1 ;
  bool tmp___2 ;
  int tmp___3 ;
  u32 unfenced_alignment ;
  uint32_t tmp___4 ;
  void *__cil_tmp16 ;
  __u32 __cil_tmp17 ;
  struct drm_gem_object *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  struct drm_gem_object *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  __u32 __cil_tmp22 ;
  int __cil_tmp23 ;
  size_t __cil_tmp24 ;
  int __cil_tmp25 ;
  __u32 __cil_tmp26 ;
  int __cil_tmp27 ;
  struct drm_gem_object *__cil_tmp28 ;
  unsigned int *__cil_tmp29 ;
  unsigned int *__cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  struct drm_gem_object *__cil_tmp32 ;
  __u32 __cil_tmp33 ;
  __u32 __cil_tmp34 ;
  __u32 __cil_tmp35 ;
  __u32 __cil_tmp36 ;
  __u32 __cil_tmp37 ;
  struct mutex *__cil_tmp38 ;
  unsigned char __cil_tmp39 ;
  __u32 __cil_tmp40 ;
  __u32 __cil_tmp41 ;
  uint32_t __cil_tmp42 ;
  __u32 __cil_tmp43 ;
  struct drm_mm_node *__cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  struct drm_mm_node *__cil_tmp46 ;
  unsigned long __cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  size_t __cil_tmp49 ;
  uint32_t __cil_tmp50 ;
  size_t __cil_tmp51 ;
  size_t __cil_tmp52 ;
  __u32 __cil_tmp53 ;
  int __cil_tmp54 ;
  unsigned char *__cil_tmp55 ;
  unsigned char *__cil_tmp56 ;
  unsigned char __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  size_t __cil_tmp59 ;
  uint32_t __cil_tmp60 ;
  __u32 __cil_tmp61 ;
  int __cil_tmp62 ;
  u32 __cil_tmp63 ;
  uint32_t __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  __u32 __cil_tmp66 ;
  unsigned char __cil_tmp67 ;
  struct drm_gem_object *__cil_tmp68 ;
  struct mutex *__cil_tmp69 ;

  {
  {
  args = (struct drm_i915_gem_set_tiling *)data;
  __cil_tmp16 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp16;
  ret = 0;
  __cil_tmp17 = args->handle;
  tmp = drm_gem_object_lookup(dev, file, __cil_tmp17);
  __mptr = (struct drm_gem_object const *)tmp;
  obj = (struct drm_i915_gem_object *)__mptr;
  }
  {
  __cil_tmp18 = (struct drm_gem_object *)0;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  __cil_tmp20 = & obj->base;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  if (__cil_tmp21 == __cil_tmp19) {
    return (-2);
  } else {

  }
  }
  {
  __cil_tmp22 = args->stride;
  __cil_tmp23 = (int )__cil_tmp22;
  __cil_tmp24 = obj->base.size;
  __cil_tmp25 = (int )__cil_tmp24;
  __cil_tmp26 = args->tiling_mode;
  __cil_tmp27 = (int )__cil_tmp26;
  tmp___0 = i915_tiling_ok(dev, __cil_tmp23, __cil_tmp25, __cil_tmp27);
  }
  if (tmp___0) {
    tmp___1 = 0;
  } else {
    tmp___1 = 1;
  }
  if (tmp___1) {
    {
    __cil_tmp28 = & obj->base;
    drm_gem_object_unreference_unlocked(__cil_tmp28);
    }
    return (-22);
  } else {

  }
  {
  __cil_tmp29 = (unsigned int *)obj;
  __cil_tmp30 = __cil_tmp29 + 56UL;
  __cil_tmp31 = *__cil_tmp30;
  if (__cil_tmp31 != 0U) {
    {
    __cil_tmp32 = & obj->base;
    drm_gem_object_unreference_unlocked(__cil_tmp32);
    }
    return (-16);
  } else {

  }
  }
  {
  __cil_tmp33 = args->tiling_mode;
  if (__cil_tmp33 == 0U) {
    args->swizzle_mode = 0U;
    args->stride = 0U;
  } else {
    {
    __cil_tmp34 = args->tiling_mode;
    if (__cil_tmp34 == 1U) {
      args->swizzle_mode = dev_priv->mm.bit_6_swizzle_x;
    } else {
      args->swizzle_mode = dev_priv->mm.bit_6_swizzle_y;
    }
    }
    {
    __cil_tmp35 = args->swizzle_mode;
    if (__cil_tmp35 == 6U) {
      args->swizzle_mode = 1U;
    } else {

    }
    }
    {
    __cil_tmp36 = args->swizzle_mode;
    if (__cil_tmp36 == 7U) {
      args->swizzle_mode = 2U;
    } else {

    }
    }
    {
    __cil_tmp37 = args->swizzle_mode;
    if (__cil_tmp37 == 5U) {
      args->tiling_mode = 0U;
      args->swizzle_mode = 0U;
      args->stride = 0U;
    } else {

    }
    }
  }
  }
  {
  __cil_tmp38 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp38, 0U);
  }
  {
  __cil_tmp39 = obj->tiling_mode;
  __cil_tmp40 = (__u32 )__cil_tmp39;
  __cil_tmp41 = args->tiling_mode;
  if (__cil_tmp41 != __cil_tmp40) {
    goto _L;
  } else {
    {
    __cil_tmp42 = obj->stride;
    __cil_tmp43 = args->stride;
    if (__cil_tmp43 != __cil_tmp42) {
      _L:
      {
      i915_gem_release_mmap(obj);
      }
      {
      __cil_tmp44 = (struct drm_mm_node *)0;
      __cil_tmp45 = (unsigned long )__cil_tmp44;
      __cil_tmp46 = obj->gtt_space;
      __cil_tmp47 = (unsigned long )__cil_tmp46;
      if (__cil_tmp47 == __cil_tmp45) {
        tmp___3 = 1;
      } else {
        {
        __cil_tmp48 = dev_priv->mm.gtt_mappable_end;
        __cil_tmp49 = obj->base.size;
        __cil_tmp50 = obj->gtt_offset;
        __cil_tmp51 = (size_t )__cil_tmp50;
        __cil_tmp52 = __cil_tmp51 + __cil_tmp49;
        if (__cil_tmp52 <= __cil_tmp48) {
          {
          __cil_tmp53 = args->tiling_mode;
          __cil_tmp54 = (int )__cil_tmp53;
          tmp___2 = i915_gem_object_fence_ok(obj, __cil_tmp54);
          }
          if ((int )tmp___2) {
            tmp___3 = 1;
          } else {
            tmp___3 = 0;
          }
        } else {
          tmp___3 = 0;
        }
        }
      }
      }
      obj->map_and_fenceable = (unsigned char )tmp___3;
      {
      __cil_tmp55 = (unsigned char *)obj;
      __cil_tmp56 = __cil_tmp55 + 226UL;
      __cil_tmp57 = *__cil_tmp56;
      __cil_tmp58 = (unsigned int )__cil_tmp57;
      if (__cil_tmp58 == 0U) {
        {
        __cil_tmp59 = obj->base.size;
        __cil_tmp60 = (uint32_t )__cil_tmp59;
        __cil_tmp61 = args->tiling_mode;
        __cil_tmp62 = (int )__cil_tmp61;
        tmp___4 = i915_gem_get_unfenced_gtt_alignment(dev, __cil_tmp60, __cil_tmp62);
        unfenced_alignment = tmp___4;
        }
        {
        __cil_tmp63 = unfenced_alignment - 1U;
        __cil_tmp64 = obj->gtt_offset;
        __cil_tmp65 = __cil_tmp64 & __cil_tmp63;
        if (__cil_tmp65 != 0U) {
          {
          ret = i915_gem_object_unbind(obj);
          }
        } else {

        }
        }
      } else {

      }
      }
      if (ret == 0) {
        obj->tiling_changed = (unsigned char)1;
        __cil_tmp66 = args->tiling_mode;
        obj->tiling_mode = (unsigned char )__cil_tmp66;
        obj->stride = args->stride;
      } else {

      }
    } else {

    }
    }
  }
  }
  {
  args->stride = obj->stride;
  __cil_tmp67 = obj->tiling_mode;
  args->tiling_mode = (__u32 )__cil_tmp67;
  __cil_tmp68 = & obj->base;
  drm_gem_object_unreference(__cil_tmp68);
  __cil_tmp69 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp69);
  }
  return (ret);
}
}
int i915_gem_get_tiling(struct drm_device *dev , void *data , struct drm_file *file )
{ struct drm_i915_gem_get_tiling *args ;
  drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_object *obj ;
  struct drm_gem_object const *__mptr ;
  struct drm_gem_object *tmp ;
  void *__cil_tmp9 ;
  __u32 __cil_tmp10 ;
  struct drm_gem_object *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct drm_gem_object *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct mutex *__cil_tmp15 ;
  unsigned char __cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  int __cil_tmp18 ;
  unsigned char __cil_tmp19 ;
  int __cil_tmp20 ;
  unsigned char __cil_tmp21 ;
  int __cil_tmp22 ;
  __u32 __cil_tmp23 ;
  __u32 __cil_tmp24 ;
  struct drm_gem_object *__cil_tmp25 ;
  struct mutex *__cil_tmp26 ;

  {
  {
  args = (struct drm_i915_gem_get_tiling *)data;
  __cil_tmp9 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp9;
  __cil_tmp10 = args->handle;
  tmp = drm_gem_object_lookup(dev, file, __cil_tmp10);
  __mptr = (struct drm_gem_object const *)tmp;
  obj = (struct drm_i915_gem_object *)__mptr;
  }
  {
  __cil_tmp11 = (struct drm_gem_object *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = & obj->base;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  if (__cil_tmp14 == __cil_tmp12) {
    return (-2);
  } else {

  }
  }
  {
  __cil_tmp15 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp15, 0U);
  __cil_tmp16 = obj->tiling_mode;
  args->tiling_mode = (__u32 )__cil_tmp16;
  }
  {
  __cil_tmp17 = obj->tiling_mode;
  __cil_tmp18 = (int )__cil_tmp17;
  if (__cil_tmp18 == 1) {
    goto case_1;
  } else {
    {
    __cil_tmp19 = obj->tiling_mode;
    __cil_tmp20 = (int )__cil_tmp19;
    if (__cil_tmp20 == 2) {
      goto case_2;
    } else {
      {
      __cil_tmp21 = obj->tiling_mode;
      __cil_tmp22 = (int )__cil_tmp21;
      if (__cil_tmp22 == 0) {
        goto case_0;
      } else {
        goto switch_default;
        if (0) {
          case_1:
          args->swizzle_mode = dev_priv->mm.bit_6_swizzle_x;
          goto ldv_37106;
          case_2:
          args->swizzle_mode = dev_priv->mm.bit_6_swizzle_y;
          goto ldv_37106;
          case_0:
          args->swizzle_mode = 0U;
          goto ldv_37106;
          switch_default:
          {
          drm_err("i915_gem_get_tiling", "unknown tiling mode\n");
          }
        } else {

        }
      }
      }
    }
    }
  }
  }
  ldv_37106: ;
  {
  __cil_tmp23 = args->swizzle_mode;
  if (__cil_tmp23 == 6U) {
    args->swizzle_mode = 1U;
  } else {

  }
  }
  {
  __cil_tmp24 = args->swizzle_mode;
  if (__cil_tmp24 == 7U) {
    args->swizzle_mode = 2U;
  } else {

  }
  }
  {
  __cil_tmp25 = & obj->base;
  drm_gem_object_unreference(__cil_tmp25);
  __cil_tmp26 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp26);
  }
  return (0);
}
}
static void i915_gem_swizzle_page(struct page *page )
{ char temp[64U] ;
  char *vaddr ;
  int i ;
  void *tmp ;
  size_t __len ;
  void *__ret ;
  size_t __len___0 ;
  void *__ret___0 ;
  size_t __len___1 ;
  void *__ret___1 ;
  void *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  void const *__cil_tmp14 ;
  void const *__cil_tmp15 ;
  void *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  void const *__cil_tmp18 ;
  void const *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  char *__cil_tmp25 ;
  void const *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  void *__cil_tmp28 ;
  void *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  char *__cil_tmp32 ;
  void const *__cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  char *__cil_tmp36 ;
  void *__cil_tmp37 ;
  void const *__cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  char *__cil_tmp41 ;
  void *__cil_tmp42 ;
  void const *__cil_tmp43 ;
  unsigned int __cil_tmp44 ;

  {
  {
  tmp = kmap(page);
  vaddr = (char *)tmp;
  i = 0;
  }
  goto ldv_37127;
  ldv_37126:
  __len = 64UL;
  if (__len > 63UL) {
    {
    __cil_tmp12 = (void *)(& temp);
    __cil_tmp13 = (unsigned long )i;
    __cil_tmp14 = (void const *)vaddr;
    __cil_tmp15 = __cil_tmp14 + __cil_tmp13;
    __ret = __memcpy(__cil_tmp12, __cil_tmp15, __len);
    }
  } else {
    {
    __cil_tmp16 = (void *)(& temp);
    __cil_tmp17 = (unsigned long )i;
    __cil_tmp18 = (void const *)vaddr;
    __cil_tmp19 = __cil_tmp18 + __cil_tmp17;
    __ret = __builtin_memcpy(__cil_tmp16, __cil_tmp19, __len);
    }
  }
  __len___0 = 64UL;
  if (__len___0 > 63UL) {
    {
    __cil_tmp20 = (unsigned long )i;
    __cil_tmp21 = (void *)vaddr;
    __cil_tmp22 = __cil_tmp21 + __cil_tmp20;
    __cil_tmp23 = (unsigned long )i;
    __cil_tmp24 = __cil_tmp23 + 64UL;
    __cil_tmp25 = vaddr + __cil_tmp24;
    __cil_tmp26 = (void const *)__cil_tmp25;
    __ret___0 = __memcpy(__cil_tmp22, __cil_tmp26, __len___0);
    }
  } else {
    {
    __cil_tmp27 = (unsigned long )i;
    __cil_tmp28 = (void *)vaddr;
    __cil_tmp29 = __cil_tmp28 + __cil_tmp27;
    __cil_tmp30 = (unsigned long )i;
    __cil_tmp31 = __cil_tmp30 + 64UL;
    __cil_tmp32 = vaddr + __cil_tmp31;
    __cil_tmp33 = (void const *)__cil_tmp32;
    __ret___0 = __builtin_memcpy(__cil_tmp29, __cil_tmp33, __len___0);
    }
  }
  __len___1 = 64UL;
  if (__len___1 > 63UL) {
    {
    __cil_tmp34 = (unsigned long )i;
    __cil_tmp35 = __cil_tmp34 + 64UL;
    __cil_tmp36 = vaddr + __cil_tmp35;
    __cil_tmp37 = (void *)__cil_tmp36;
    __cil_tmp38 = (void const *)(& temp);
    __ret___1 = __memcpy(__cil_tmp37, __cil_tmp38, __len___1);
    }
  } else {
    {
    __cil_tmp39 = (unsigned long )i;
    __cil_tmp40 = __cil_tmp39 + 64UL;
    __cil_tmp41 = vaddr + __cil_tmp40;
    __cil_tmp42 = (void *)__cil_tmp41;
    __cil_tmp43 = (void const *)(& temp);
    __ret___1 = __builtin_memcpy(__cil_tmp42, __cil_tmp43, __len___1);
    }
  }
  i = i + 128;
  ldv_37127: ;
  {
  __cil_tmp44 = (unsigned int )i;
  if (__cil_tmp44 <= 4095U) {
    goto ldv_37126;
  } else {
    goto ldv_37128;
  }
  }
  ldv_37128:
  {
  kunmap(page);
  }
  return;
}
}
void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  int page_count___0 ;
  int i ;
  char new_bit_17 ;
  int tmp ;
  void *__cil_tmp8 ;
  size_t __cil_tmp9 ;
  size_t __cil_tmp10 ;
  uint32_t __cil_tmp11 ;
  unsigned long *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned long *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct page **__cil_tmp17 ;
  struct page **__cil_tmp18 ;
  struct page *__cil_tmp19 ;
  long __cil_tmp20 ;
  long __cil_tmp21 ;
  long __cil_tmp22 ;
  unsigned long long __cil_tmp23 ;
  unsigned long long __cil_tmp24 ;
  unsigned long long __cil_tmp25 ;
  unsigned long *__cil_tmp26 ;
  unsigned long const volatile *__cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  _Bool __cil_tmp31 ;
  int __cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  struct page **__cil_tmp34 ;
  struct page **__cil_tmp35 ;
  struct page *__cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  struct page **__cil_tmp38 ;
  struct page **__cil_tmp39 ;
  struct page *__cil_tmp40 ;

  {
  dev = obj->base.dev;
  __cil_tmp8 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp8;
  __cil_tmp9 = obj->base.size;
  __cil_tmp10 = __cil_tmp9 >> 12;
  page_count___0 = (int )__cil_tmp10;
  {
  __cil_tmp11 = dev_priv->mm.bit_6_swizzle_x;
  if (__cil_tmp11 != 7U) {
    return;
  } else {

  }
  }
  {
  __cil_tmp12 = (unsigned long *)0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = obj->bit_17;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  if (__cil_tmp15 == __cil_tmp13) {
    return;
  } else {

  }
  }
  i = 0;
  goto ldv_37138;
  ldv_37137:
  {
  __cil_tmp16 = (unsigned long )i;
  __cil_tmp17 = obj->pages;
  __cil_tmp18 = __cil_tmp17 + __cil_tmp16;
  __cil_tmp19 = *__cil_tmp18;
  __cil_tmp20 = (long )__cil_tmp19;
  __cil_tmp21 = __cil_tmp20 + 24189255811072L;
  __cil_tmp22 = __cil_tmp21 / 56L;
  __cil_tmp23 = (unsigned long long )__cil_tmp22;
  __cil_tmp24 = __cil_tmp23 << 12;
  __cil_tmp25 = __cil_tmp24 >> 17;
  new_bit_17 = (char )__cil_tmp25;
  __cil_tmp26 = obj->bit_17;
  __cil_tmp27 = (unsigned long const volatile *)__cil_tmp26;
  tmp = variable_test_bit(i, __cil_tmp27);
  }
  {
  __cil_tmp28 = tmp != 0;
  __cil_tmp29 = (int )new_bit_17;
  __cil_tmp30 = __cil_tmp29 & 1;
  __cil_tmp31 = (_Bool )__cil_tmp30;
  __cil_tmp32 = (int )__cil_tmp31;
  if (__cil_tmp32 ^ __cil_tmp28) {
    {
    __cil_tmp33 = (unsigned long )i;
    __cil_tmp34 = obj->pages;
    __cil_tmp35 = __cil_tmp34 + __cil_tmp33;
    __cil_tmp36 = *__cil_tmp35;
    i915_gem_swizzle_page(__cil_tmp36);
    __cil_tmp37 = (unsigned long )i;
    __cil_tmp38 = obj->pages;
    __cil_tmp39 = __cil_tmp38 + __cil_tmp37;
    __cil_tmp40 = *__cil_tmp39;
    set_page_dirty(__cil_tmp40);
    }
  } else {

  }
  }
  i = i + 1;
  ldv_37138: ;
  if (i < page_count___0) {
    goto ldv_37137;
  } else {
    goto ldv_37139;
  }
  ldv_37139: ;
  return;
}
}
void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  int page_count___0 ;
  int i ;
  void *tmp ;
  void *__cil_tmp7 ;
  size_t __cil_tmp8 ;
  size_t __cil_tmp9 ;
  uint32_t __cil_tmp10 ;
  unsigned long *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  struct page **__cil_tmp24 ;
  struct page **__cil_tmp25 ;
  struct page *__cil_tmp26 ;
  long __cil_tmp27 ;
  long __cil_tmp28 ;
  long __cil_tmp29 ;
  unsigned long long __cil_tmp30 ;
  unsigned long long __cil_tmp31 ;
  unsigned long long __cil_tmp32 ;
  unsigned long *__cil_tmp33 ;
  unsigned long volatile *__cil_tmp34 ;
  unsigned long *__cil_tmp35 ;
  unsigned long volatile *__cil_tmp36 ;

  {
  dev = obj->base.dev;
  __cil_tmp7 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp7;
  __cil_tmp8 = obj->base.size;
  __cil_tmp9 = __cil_tmp8 >> 12;
  page_count___0 = (int )__cil_tmp9;
  {
  __cil_tmp10 = dev_priv->mm.bit_6_swizzle_x;
  if (__cil_tmp10 != 7U) {
    return;
  } else {

  }
  }
  {
  __cil_tmp11 = (unsigned long *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = obj->bit_17;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  if (__cil_tmp14 == __cil_tmp12) {
    {
    __cil_tmp15 = (unsigned long )page_count___0;
    __cil_tmp16 = __cil_tmp15 + 63UL;
    __cil_tmp17 = __cil_tmp16 / 64UL;
    __cil_tmp18 = __cil_tmp17 * 8UL;
    tmp = kmalloc(__cil_tmp18, 208U);
    obj->bit_17 = (unsigned long *)tmp;
    }
    {
    __cil_tmp19 = (unsigned long *)0;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    __cil_tmp21 = obj->bit_17;
    __cil_tmp22 = (unsigned long )__cil_tmp21;
    if (__cil_tmp22 == __cil_tmp20) {
      {
      drm_err("i915_gem_object_save_bit_17_swizzle", "Failed to allocate memory for bit 17 record\n");
      }
      return;
    } else {

    }
    }
  } else {

  }
  }
  i = 0;
  goto ldv_37149;
  ldv_37148: ;
  {
  __cil_tmp23 = (unsigned long )i;
  __cil_tmp24 = obj->pages;
  __cil_tmp25 = __cil_tmp24 + __cil_tmp23;
  __cil_tmp26 = *__cil_tmp25;
  __cil_tmp27 = (long )__cil_tmp26;
  __cil_tmp28 = __cil_tmp27 + 24189255811072L;
  __cil_tmp29 = __cil_tmp28 / 56L;
  __cil_tmp30 = (unsigned long long )__cil_tmp29;
  __cil_tmp31 = __cil_tmp30 << 12;
  __cil_tmp32 = __cil_tmp31 & 131072ULL;
  if (__cil_tmp32 != 0ULL) {
    {
    __cil_tmp33 = obj->bit_17;
    __cil_tmp34 = (unsigned long volatile *)__cil_tmp33;
    __set_bit(i, __cil_tmp34);
    }
  } else {
    {
    __cil_tmp35 = obj->bit_17;
    __cil_tmp36 = (unsigned long volatile *)__cil_tmp35;
    __clear_bit(i, __cil_tmp36);
    }
  }
  }
  i = i + 1;
  ldv_37149: ;
  if (i < page_count___0) {
    goto ldv_37148;
  } else {
    goto ldv_37150;
  }
  ldv_37150: ;
  return;
}
}
struct tracepoint __tracepoint_i915_ring_wait_begin ;
struct tracepoint __tracepoint_i915_ring_wait_end ;
struct tracepoint __tracepoint_i915_flip_request ;
struct tracepoint __tracepoint_i915_flip_complete ;
static char const __tpstrtab_i915_gem_object_create[23U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'g', (char const )'e', (char const )'m',
        (char const )'_', (char const )'o', (char const )'b', (char const )'j',
        (char const )'e', (char const )'c', (char const )'t', (char const )'_',
        (char const )'c', (char const )'r', (char const )'e', (char const )'a',
        (char const )'t', (char const )'e', (char const )'\000'};
struct tracepoint __tracepoint_i915_gem_object_create = {(char const *)(& __tpstrtab_i915_gem_object_create), {{0}}, (void (*)(void))0,
    (void (*)(void))0, (struct tracepoint_func *)0};
static char const __tpstrtab_i915_gem_object_bind[21U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'g', (char const )'e', (char const )'m',
        (char const )'_', (char const )'o', (char const )'b', (char const )'j',
        (char const )'e', (char const )'c', (char const )'t', (char const )'_',
        (char const )'b', (char const )'i', (char const )'n', (char const )'d',
        (char const )'\000'};
struct tracepoint __tracepoint_i915_gem_object_bind = {(char const *)(& __tpstrtab_i915_gem_object_bind), {{0}}, (void (*)(void))0,
    (void (*)(void))0, (struct tracepoint_func *)0};
static char const __tpstrtab_i915_gem_object_unbind[23U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'g', (char const )'e', (char const )'m',
        (char const )'_', (char const )'o', (char const )'b', (char const )'j',
        (char const )'e', (char const )'c', (char const )'t', (char const )'_',
        (char const )'u', (char const )'n', (char const )'b', (char const )'i',
        (char const )'n', (char const )'d', (char const )'\000'};
struct tracepoint __tracepoint_i915_gem_object_unbind = {(char const *)(& __tpstrtab_i915_gem_object_unbind), {{0}}, (void (*)(void))0,
    (void (*)(void))0, (struct tracepoint_func *)0};
static char const __tpstrtab_i915_gem_object_change_domain[30U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'g', (char const )'e', (char const )'m',
        (char const )'_', (char const )'o', (char const )'b', (char const )'j',
        (char const )'e', (char const )'c', (char const )'t', (char const )'_',
        (char const )'c', (char const )'h', (char const )'a', (char const )'n',
        (char const )'g', (char const )'e', (char const )'_', (char const )'d',
        (char const )'o', (char const )'m', (char const )'a', (char const )'i',
        (char const )'n', (char const )'\000'};
struct tracepoint __tracepoint_i915_gem_object_change_domain = {(char const *)(& __tpstrtab_i915_gem_object_change_domain), {{0}}, (void (*)(void))0,
    (void (*)(void))0, (struct tracepoint_func *)0};
static char const __tpstrtab_i915_gem_object_pwrite[23U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'g', (char const )'e', (char const )'m',
        (char const )'_', (char const )'o', (char const )'b', (char const )'j',
        (char const )'e', (char const )'c', (char const )'t', (char const )'_',
        (char const )'p', (char const )'w', (char const )'r', (char const )'i',
        (char const )'t', (char const )'e', (char const )'\000'};
struct tracepoint __tracepoint_i915_gem_object_pwrite = {(char const *)(& __tpstrtab_i915_gem_object_pwrite), {{0}}, (void (*)(void))0,
    (void (*)(void))0, (struct tracepoint_func *)0};
static char const __tpstrtab_i915_gem_object_pread[22U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'g', (char const )'e', (char const )'m',
        (char const )'_', (char const )'o', (char const )'b', (char const )'j',
        (char const )'e', (char const )'c', (char const )'t', (char const )'_',
        (char const )'p', (char const )'r', (char const )'e', (char const )'a',
        (char const )'d', (char const )'\000'};
struct tracepoint __tracepoint_i915_gem_object_pread = {(char const *)(& __tpstrtab_i915_gem_object_pread), {{0}}, (void (*)(void))0,
    (void (*)(void))0, (struct tracepoint_func *)0};
static char const __tpstrtab_i915_gem_object_fault[22U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'g', (char const )'e', (char const )'m',
        (char const )'_', (char const )'o', (char const )'b', (char const )'j',
        (char const )'e', (char const )'c', (char const )'t', (char const )'_',
        (char const )'f', (char const )'a', (char const )'u', (char const )'l',
        (char const )'t', (char const )'\000'};
struct tracepoint __tracepoint_i915_gem_object_fault = {(char const *)(& __tpstrtab_i915_gem_object_fault), {{0}}, (void (*)(void))0,
    (void (*)(void))0, (struct tracepoint_func *)0};
static char const __tpstrtab_i915_gem_object_clflush[24U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'g', (char const )'e', (char const )'m',
        (char const )'_', (char const )'o', (char const )'b', (char const )'j',
        (char const )'e', (char const )'c', (char const )'t', (char const )'_',
        (char const )'c', (char const )'l', (char const )'f', (char const )'l',
        (char const )'u', (char const )'s', (char const )'h', (char const )'\000'};
struct tracepoint __tracepoint_i915_gem_object_clflush = {(char const *)(& __tpstrtab_i915_gem_object_clflush), {{0}}, (void (*)(void))0,
    (void (*)(void))0, (struct tracepoint_func *)0};
static char const __tpstrtab_i915_gem_object_destroy[24U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'g', (char const )'e', (char const )'m',
        (char const )'_', (char const )'o', (char const )'b', (char const )'j',
        (char const )'e', (char const )'c', (char const )'t', (char const )'_',
        (char const )'d', (char const )'e', (char const )'s', (char const )'t',
        (char const )'r', (char const )'o', (char const )'y', (char const )'\000'};
struct tracepoint __tracepoint_i915_gem_object_destroy = {(char const *)(& __tpstrtab_i915_gem_object_destroy), {{0}}, (void (*)(void))0,
    (void (*)(void))0, (struct tracepoint_func *)0};
static char const __tpstrtab_i915_gem_evict[15U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'g', (char const )'e', (char const )'m',
        (char const )'_', (char const )'e', (char const )'v', (char const )'i',
        (char const )'c', (char const )'t', (char const )'\000'};
struct tracepoint __tracepoint_i915_gem_evict = {(char const *)(& __tpstrtab_i915_gem_evict), {{0}}, (void (*)(void))0, (void (*)(void))0,
    (struct tracepoint_func *)0};
static char const __tpstrtab_i915_gem_evict_everything[26U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'g', (char const )'e', (char const )'m',
        (char const )'_', (char const )'e', (char const )'v', (char const )'i',
        (char const )'c', (char const )'t', (char const )'_', (char const )'e',
        (char const )'v', (char const )'e', (char const )'r', (char const )'y',
        (char const )'t', (char const )'h', (char const )'i', (char const )'n',
        (char const )'g', (char const )'\000'};
struct tracepoint __tracepoint_i915_gem_evict_everything = {(char const *)(& __tpstrtab_i915_gem_evict_everything), {{0}}, (void (*)(void))0,
    (void (*)(void))0, (struct tracepoint_func *)0};
static char const __tpstrtab_i915_gem_ring_dispatch[23U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'g', (char const )'e', (char const )'m',
        (char const )'_', (char const )'r', (char const )'i', (char const )'n',
        (char const )'g', (char const )'_', (char const )'d', (char const )'i',
        (char const )'s', (char const )'p', (char const )'a', (char const )'t',
        (char const )'c', (char const )'h', (char const )'\000'};
struct tracepoint __tracepoint_i915_gem_ring_dispatch = {(char const *)(& __tpstrtab_i915_gem_ring_dispatch), {{0}}, (void (*)(void))0,
    (void (*)(void))0, (struct tracepoint_func *)0};
static char const __tpstrtab_i915_gem_ring_flush[20U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'g', (char const )'e', (char const )'m',
        (char const )'_', (char const )'r', (char const )'i', (char const )'n',
        (char const )'g', (char const )'_', (char const )'f', (char const )'l',
        (char const )'u', (char const )'s', (char const )'h', (char const )'\000'};
struct tracepoint __tracepoint_i915_gem_ring_flush = {(char const *)(& __tpstrtab_i915_gem_ring_flush), {{0}}, (void (*)(void))0,
    (void (*)(void))0, (struct tracepoint_func *)0};
static char const __tpstrtab_i915_gem_request_add[21U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'g', (char const )'e', (char const )'m',
        (char const )'_', (char const )'r', (char const )'e', (char const )'q',
        (char const )'u', (char const )'e', (char const )'s', (char const )'t',
        (char const )'_', (char const )'a', (char const )'d', (char const )'d',
        (char const )'\000'};
struct tracepoint __tracepoint_i915_gem_request_add = {(char const *)(& __tpstrtab_i915_gem_request_add), {{0}}, (void (*)(void))0,
    (void (*)(void))0, (struct tracepoint_func *)0};
static char const __tpstrtab_i915_gem_request_complete[26U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'g', (char const )'e', (char const )'m',
        (char const )'_', (char const )'r', (char const )'e', (char const )'q',
        (char const )'u', (char const )'e', (char const )'s', (char const )'t',
        (char const )'_', (char const )'c', (char const )'o', (char const )'m',
        (char const )'p', (char const )'l', (char const )'e', (char const )'t',
        (char const )'e', (char const )'\000'};
struct tracepoint __tracepoint_i915_gem_request_complete = {(char const *)(& __tpstrtab_i915_gem_request_complete), {{0}}, (void (*)(void))0,
    (void (*)(void))0, (struct tracepoint_func *)0};
static char const __tpstrtab_i915_gem_request_retire[24U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'g', (char const )'e', (char const )'m',
        (char const )'_', (char const )'r', (char const )'e', (char const )'q',
        (char const )'u', (char const )'e', (char const )'s', (char const )'t',
        (char const )'_', (char const )'r', (char const )'e', (char const )'t',
        (char const )'i', (char const )'r', (char const )'e', (char const )'\000'};
struct tracepoint __tracepoint_i915_gem_request_retire = {(char const *)(& __tpstrtab_i915_gem_request_retire), {{0}}, (void (*)(void))0,
    (void (*)(void))0, (struct tracepoint_func *)0};
static char const __tpstrtab_i915_gem_request_wait_begin[28U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'g', (char const )'e', (char const )'m',
        (char const )'_', (char const )'r', (char const )'e', (char const )'q',
        (char const )'u', (char const )'e', (char const )'s', (char const )'t',
        (char const )'_', (char const )'w', (char const )'a', (char const )'i',
        (char const )'t', (char const )'_', (char const )'b', (char const )'e',
        (char const )'g', (char const )'i', (char const )'n', (char const )'\000'};
struct tracepoint __tracepoint_i915_gem_request_wait_begin = {(char const *)(& __tpstrtab_i915_gem_request_wait_begin), {{0}}, (void (*)(void))0,
    (void (*)(void))0, (struct tracepoint_func *)0};
static char const __tpstrtab_i915_gem_request_wait_end[26U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'g', (char const )'e', (char const )'m',
        (char const )'_', (char const )'r', (char const )'e', (char const )'q',
        (char const )'u', (char const )'e', (char const )'s', (char const )'t',
        (char const )'_', (char const )'w', (char const )'a', (char const )'i',
        (char const )'t', (char const )'_', (char const )'e', (char const )'n',
        (char const )'d', (char const )'\000'};
struct tracepoint __tracepoint_i915_gem_request_wait_end = {(char const *)(& __tpstrtab_i915_gem_request_wait_end), {{0}}, (void (*)(void))0,
    (void (*)(void))0, (struct tracepoint_func *)0};
static char const __tpstrtab_i915_ring_wait_begin[21U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'r', (char const )'i', (char const )'n',
        (char const )'g', (char const )'_', (char const )'w', (char const )'a',
        (char const )'i', (char const )'t', (char const )'_', (char const )'b',
        (char const )'e', (char const )'g', (char const )'i', (char const )'n',
        (char const )'\000'};
struct tracepoint __tracepoint_i915_ring_wait_begin = {(char const *)(& __tpstrtab_i915_ring_wait_begin), {{0}}, (void (*)(void))0,
    (void (*)(void))0, (struct tracepoint_func *)0};
static char const __tpstrtab_i915_ring_wait_end[19U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'r', (char const )'i', (char const )'n',
        (char const )'g', (char const )'_', (char const )'w', (char const )'a',
        (char const )'i', (char const )'t', (char const )'_', (char const )'e',
        (char const )'n', (char const )'d', (char const )'\000'};
struct tracepoint __tracepoint_i915_ring_wait_end = {(char const *)(& __tpstrtab_i915_ring_wait_end), {{0}}, (void (*)(void))0, (void (*)(void))0,
    (struct tracepoint_func *)0};
static char const __tpstrtab_i915_flip_request[18U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'f', (char const )'l', (char const )'i',
        (char const )'p', (char const )'_', (char const )'r', (char const )'e',
        (char const )'q', (char const )'u', (char const )'e', (char const )'s',
        (char const )'t', (char const )'\000'};
struct tracepoint __tracepoint_i915_flip_request = {(char const *)(& __tpstrtab_i915_flip_request), {{0}}, (void (*)(void))0, (void (*)(void))0,
    (struct tracepoint_func *)0};
static char const __tpstrtab_i915_flip_complete[19U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'f', (char const )'l', (char const )'i',
        (char const )'p', (char const )'_', (char const )'c', (char const )'o',
        (char const )'m', (char const )'p', (char const )'l', (char const )'e',
        (char const )'t', (char const )'e', (char const )'\000'};
struct tracepoint __tracepoint_i915_flip_complete = {(char const *)(& __tpstrtab_i915_flip_complete), {{0}}, (void (*)(void))0, (void (*)(void))0,
    (struct tracepoint_func *)0};
static char const __tpstrtab_i915_reg_rw[12U] =
  { (char const )'i', (char const )'9', (char const )'1', (char const )'5',
        (char const )'_', (char const )'r', (char const )'e', (char const )'g',
        (char const )'_', (char const )'r', (char const )'w', (char const )'\000'};
struct tracepoint __tracepoint_i915_reg_rw = {(char const *)(& __tpstrtab_i915_reg_rw), {{0}}, (void (*)(void))0, (void (*)(void))0,
    (struct tracepoint_func *)0};
__inline static bool is_power_of_2(unsigned long n )
{ int tmp ;
  unsigned long __cil_tmp3 ;
  unsigned long __cil_tmp4 ;

  {
  if (n != 0UL) {
    {
    __cil_tmp3 = n - 1UL;
    __cil_tmp4 = __cil_tmp3 & n;
    if (__cil_tmp4 == 0UL) {
      tmp = 1;
    } else {
      tmp = 0;
    }
    }
  } else {
    tmp = 0;
  }
  return ((bool )tmp);
}
}
__inline static void *ERR_PTR(long error )
{

  {
  return ((void *)error);
}
}
__inline static void atomic_add(int i , atomic_t *v )
{

  {
  __asm__ volatile (".section .smp_locks,\"a\"\n.balign 4\n.long 671f - .\n.previous\n671:\n\tlock; addl %1,%0": "+m" (v->counter): "ir" (i));
  return;
}
}
__inline static void atomic_sub(int i , atomic_t *v )
{

  {
  __asm__ volatile (".section .smp_locks,\"a\"\n.balign 4\n.long 671f - .\n.previous\n671:\n\tlock; subl %1,%0": "+m" (v->counter): "ir" (i));
  return;
}
}
__inline static s64 timeval_to_ns(struct timeval const *tv )
{ __kernel_suseconds_t __cil_tmp2 ;
  long __cil_tmp3 ;
  long __cil_tmp4 ;
  long long __cil_tmp5 ;
  __kernel_time_t __cil_tmp6 ;
  long long __cil_tmp7 ;
  long long __cil_tmp8 ;

  {
  {
  __cil_tmp2 = tv->tv_usec;
  __cil_tmp3 = (long )__cil_tmp2;
  __cil_tmp4 = __cil_tmp3 * 1000L;
  __cil_tmp5 = (long long )__cil_tmp4;
  __cil_tmp6 = tv->tv_sec;
  __cil_tmp7 = (long long )__cil_tmp6;
  __cil_tmp8 = __cil_tmp7 * 1000000000LL;
  return (__cil_tmp8 + __cil_tmp5);
  }
}
}
extern struct timeval ns_to_timeval(s64 ) ;
extern int schedule_work(struct work_struct * ) ;
__inline static void outb(unsigned char value , int port )
{

  {
  __asm__ volatile ("outb %b0, %w1": : "a" (value), "Nd" (port));
  return;
}
}
__inline static unsigned char inb(int port )
{ unsigned char value ;

  {
  __asm__ volatile ("inb %w1, %b0": "=a" (value): "Nd" (port));
  return (value);
}
}
extern int vga_get(struct pci_dev * , unsigned int , int ) ;
__inline static int vga_get_uninterruptible(struct pci_dev *pdev , unsigned int rsrc )
{ int tmp ;

  {
  {
  tmp = vga_get(pdev, rsrc, 0);
  }
  return (tmp);
}
}
extern void vga_put(struct pci_dev * , unsigned int ) ;
extern int pci_bus_write_config_word(struct pci_bus * , unsigned int , int , u16 ) ;
__inline static int pci_write_config_word(struct pci_dev *dev , int where , u16 val )
{ int tmp ;
  struct pci_bus *__cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  int __cil_tmp7 ;
  u16 __cil_tmp8 ;

  {
  {
  __cil_tmp5 = dev->bus;
  __cil_tmp6 = dev->devfn;
  __cil_tmp7 = (int )val;
  __cil_tmp8 = (u16 )__cil_tmp7;
  tmp = pci_bus_write_config_word(__cil_tmp5, __cil_tmp6, where, __cil_tmp8);
  }
  return (tmp);
}
}
extern void drm_crtc_init(struct drm_device * , struct drm_crtc * , struct drm_crtc_funcs const * ) ;
extern void drm_crtc_cleanup(struct drm_crtc * ) ;
extern void drm_encoder_cleanup(struct drm_encoder * ) ;
extern char *drm_get_connector_name(struct drm_connector * ) ;
extern void drm_mode_debug_printmodeline(struct drm_display_mode * ) ;
extern void drm_mode_config_init(struct drm_device * ) ;
extern void drm_mode_config_cleanup(struct drm_device * ) ;
extern void drm_mode_set_name(struct drm_display_mode * ) ;
extern void drm_mode_set_crtcinfo(struct drm_display_mode * , int ) ;
extern int drm_framebuffer_init(struct drm_device * , struct drm_framebuffer * , struct drm_framebuffer_funcs const * ) ;
extern void drm_framebuffer_cleanup(struct drm_framebuffer * ) ;
extern char *drm_get_encoder_name(struct drm_encoder * ) ;
extern int drm_mode_connector_attach_encoder(struct drm_connector * , struct drm_encoder * ) ;
extern bool drm_mode_crtc_set_gamma_size(struct drm_crtc * , int ) ;
extern struct drm_mode_object *drm_mode_object_find(struct drm_device * , uint32_t ,
                                                    uint32_t ) ;
extern u32 drm_vblank_count_and_time(struct drm_device * , int , struct timeval * ) ;
extern int drm_vblank_get(struct drm_device * , int ) ;
extern void drm_vblank_put(struct drm_device * , int ) ;
extern void drm_vblank_off(struct drm_device * , int ) ;
extern void drm_vblank_pre_modeset(struct drm_device * , int ) ;
extern void drm_vblank_post_modeset(struct drm_device * , int ) ;
__inline static void trace_i915_flip_request(int plane , struct drm_i915_gem_object *obj )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp11 ;
  struct tracepoint_func **__cil_tmp12 ;
  struct tracepoint_func * volatile *__cil_tmp13 ;
  struct tracepoint_func * volatile __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  struct tracepoint_func *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  void (*__cil_tmp20)(void * , int , struct drm_i915_gem_object * ) ;
  void *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  void *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;

  {
  {
  __cil_tmp11 = & __tracepoint_i915_flip_request.key;
  tmp___1 = static_branch(__cil_tmp11);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp12 = & __tracepoint_i915_flip_request.funcs;
    __cil_tmp13 = (struct tracepoint_func * volatile *)__cil_tmp12;
    __cil_tmp14 = *__cil_tmp13;
    _________p1 = (struct tracepoint_func *)__cil_tmp14;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp15 = (int const )367;
          __cil_tmp16 = (int )__cil_tmp15;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp16);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp17 = (struct tracepoint_func *)0;
    __cil_tmp18 = (unsigned long )__cil_tmp17;
    __cil_tmp19 = (unsigned long )it_func_ptr;
    if (__cil_tmp19 != __cil_tmp18) {
      ldv_36608:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp20 = (void (*)(void * , int , struct drm_i915_gem_object * ))it_func;
      (*__cil_tmp20)(__data, plane, obj);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp21 = (void *)0;
      __cil_tmp22 = (unsigned long )__cil_tmp21;
      __cil_tmp23 = it_func_ptr->func;
      __cil_tmp24 = (unsigned long )__cil_tmp23;
      if (__cil_tmp24 != __cil_tmp22) {
        goto ldv_36608;
      } else {
        goto ldv_36609;
      }
      }
      ldv_36609: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
__inline static void trace_i915_flip_complete(int plane , struct drm_i915_gem_object *obj )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp11 ;
  struct tracepoint_func **__cil_tmp12 ;
  struct tracepoint_func * volatile *__cil_tmp13 ;
  struct tracepoint_func * volatile __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  struct tracepoint_func *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  void (*__cil_tmp20)(void * , int , struct drm_i915_gem_object * ) ;
  void *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  void *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;

  {
  {
  __cil_tmp11 = & __tracepoint_i915_flip_complete.key;
  tmp___1 = static_branch(__cil_tmp11);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp12 = & __tracepoint_i915_flip_complete.funcs;
    __cil_tmp13 = (struct tracepoint_func * volatile *)__cil_tmp12;
    __cil_tmp14 = *__cil_tmp13;
    _________p1 = (struct tracepoint_func *)__cil_tmp14;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp15 = (int const )385;
          __cil_tmp16 = (int )__cil_tmp15;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp16);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp17 = (struct tracepoint_func *)0;
    __cil_tmp18 = (unsigned long )__cil_tmp17;
    __cil_tmp19 = (unsigned long )it_func_ptr;
    if (__cil_tmp19 != __cil_tmp18) {
      ldv_36644:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp20 = (void (*)(void * , int , struct drm_i915_gem_object * ))it_func;
      (*__cil_tmp20)(__data, plane, obj);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp21 = (void *)0;
      __cil_tmp22 = (unsigned long )__cil_tmp21;
      __cil_tmp23 = it_func_ptr->func;
      __cil_tmp24 = (unsigned long )__cil_tmp23;
      if (__cil_tmp24 != __cil_tmp22) {
        goto ldv_36644;
      } else {
        goto ldv_36645;
      }
      }
      ldv_36645: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
__inline static void trace_i915_reg_rw___6(bool write , u32 reg , u64 val , int len )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp13 ;
  struct tracepoint_func **__cil_tmp14 ;
  struct tracepoint_func * volatile *__cil_tmp15 ;
  struct tracepoint_func * volatile __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  struct tracepoint_func *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void (*__cil_tmp22)(void * , bool , u32 , u64 , int ) ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  void *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;

  {
  {
  __cil_tmp13 = & __tracepoint_i915_reg_rw.key;
  tmp___1 = static_branch(__cil_tmp13);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp14 = & __tracepoint_i915_reg_rw.funcs;
    __cil_tmp15 = (struct tracepoint_func * volatile *)__cil_tmp14;
    __cil_tmp16 = *__cil_tmp15;
    _________p1 = (struct tracepoint_func *)__cil_tmp16;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp17 = (int const )411;
          __cil_tmp18 = (int )__cil_tmp17;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp18);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp19 = (struct tracepoint_func *)0;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    __cil_tmp21 = (unsigned long )it_func_ptr;
    if (__cil_tmp21 != __cil_tmp20) {
      ldv_36684:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp22 = (void (*)(void * , bool , u32 , u64 , int ))it_func;
      __cil_tmp23 = (int )write;
      __cil_tmp24 = (bool )__cil_tmp23;
      (*__cil_tmp22)(__data, __cil_tmp24, reg, val, len);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp25 = (void *)0;
      __cil_tmp26 = (unsigned long )__cil_tmp25;
      __cil_tmp27 = it_func_ptr->func;
      __cil_tmp28 = (unsigned long )__cil_tmp27;
      if (__cil_tmp28 != __cil_tmp26) {
        goto ldv_36684;
      } else {
        goto ldv_36685;
      }
      }
      ldv_36685: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
void intel_unregister_dsm_handler(void) ;
void intel_enable_fbc(struct drm_crtc *crtc , unsigned long interval ) ;
int intel_trans_dp_port_sel(struct drm_crtc *crtc ) ;
__inline static u16 i915_read16___2(struct drm_i915_private *dev_priv , u32 reg )
{ u16 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = (u16 )0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readw(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readw(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readw(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readw(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw___6(__cil_tmp24, reg, __cil_tmp25, 2);
  }
  return (val);
}
}
__inline static u32 i915_read32___6(struct drm_i915_private *dev_priv , u32 reg )
{ u32 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = 0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readl(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readl(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readl(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readl(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw___6(__cil_tmp24, reg, __cil_tmp25, 4);
  }
  return (val);
}
}
__inline static void i915_write16___0(struct drm_i915_private *dev_priv , u32 reg ,
                                      u16 val )
{ bool __cil_tmp4 ;
  u64 __cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  int __cil_tmp10 ;
  unsigned short __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void volatile *__cil_tmp14 ;
  void volatile *__cil_tmp15 ;

  {
  {
  __cil_tmp4 = (bool )1;
  __cil_tmp5 = (u64 )val;
  trace_i915_reg_rw___6(__cil_tmp4, reg, __cil_tmp5, 2);
  }
  {
  __cil_tmp6 = dev_priv->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        __gen6_gt_wait_for_fifo(dev_priv);
        }
      } else {

      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp10 = (int )val;
  __cil_tmp11 = (unsigned short )__cil_tmp10;
  __cil_tmp12 = (unsigned long )reg;
  __cil_tmp13 = dev_priv->regs;
  __cil_tmp14 = (void volatile *)__cil_tmp13;
  __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
  writew(__cil_tmp11, __cil_tmp15);
  }
  return;
}
}
__inline static void i915_write32___4(struct drm_i915_private *dev_priv , u32 reg ,
                                      u32 val )
{ bool __cil_tmp4 ;
  u64 __cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  void *__cil_tmp11 ;
  void volatile *__cil_tmp12 ;
  void volatile *__cil_tmp13 ;

  {
  {
  __cil_tmp4 = (bool )1;
  __cil_tmp5 = (u64 )val;
  trace_i915_reg_rw___6(__cil_tmp4, reg, __cil_tmp5, 4);
  }
  {
  __cil_tmp6 = dev_priv->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        __gen6_gt_wait_for_fifo(dev_priv);
        }
      } else {

      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp10 = (unsigned long )reg;
  __cil_tmp11 = dev_priv->regs;
  __cil_tmp12 = (void volatile *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 + __cil_tmp10;
  writel(val, __cil_tmp13);
  }
  return;
}
}
extern void drm_helper_disable_unused_functions(struct drm_device * ) ;
extern int drm_crtc_helper_set_config(struct drm_mode_set * ) ;
extern bool drm_crtc_helper_set_mode(struct drm_crtc * , struct drm_display_mode * ,
                                     int , int , struct drm_framebuffer * ) ;
extern int drm_helper_mode_fill_fb_struct(struct drm_framebuffer * , struct drm_mode_fb_cmd * ) ;
__inline static void drm_crtc_helper_add(struct drm_crtc *crtc , struct drm_crtc_helper_funcs const *funcs )
{

  {
  crtc->helper_private = (void *)funcs;
  return;
}
}
extern void drm_kms_helper_poll_fini(struct drm_device * ) ;
__inline static int intel_mode_get_pixel_multiplier(struct drm_display_mode const *mode )
{ int __cil_tmp2 ;
  int __cil_tmp3 ;

  {
  {
  __cil_tmp2 = mode->private_flags;
  __cil_tmp3 = (int )__cil_tmp2;
  return (__cil_tmp3 & 15);
  }
}
}
__inline static struct drm_crtc *intel_get_crtc_for_plane(struct drm_device *dev ,
                                                          int plane )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp4 ;

  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  return (dev_priv->plane_to_crtc_mapping[plane]);
}
}
void intel_crt_init(struct drm_device *dev ) ;
void intel_hdmi_init(struct drm_device *dev , int sdvox_reg ) ;
bool intel_sdvo_init(struct drm_device *dev , int sdvo_reg ) ;
void intel_dvo_init(struct drm_device *dev ) ;
void intel_tv_init(struct drm_device *dev ) ;
bool intel_lvds_init(struct drm_device *dev ) ;
void intel_dp_init(struct drm_device *dev , int output_reg ) ;
void intel_dp_set_m_n(struct drm_crtc *crtc , struct drm_display_mode *mode , struct drm_display_mode *adjusted_mode ) ;
bool intel_dpd_is_edp(struct drm_device *dev ) ;
void intel_edp_link_config(struct intel_encoder *intel_encoder , int *lane_num , int *link_bw ) ;
bool intel_encoder_is_pch_edp(struct drm_encoder *encoder ) ;
void intel_panel_setup_backlight(struct drm_device *dev ) ;
void intel_crtc_load_lut(struct drm_crtc *crtc ) ;
void intel_encoder_prepare(struct drm_encoder *encoder ) ;
void intel_encoder_commit(struct drm_encoder *encoder ) ;
void intel_encoder_destroy(struct drm_encoder *encoder ) ;
__inline static struct intel_encoder *intel_attached_encoder(struct drm_connector *connector )
{ struct drm_connector const *__mptr ;
  struct intel_connector *__cil_tmp3 ;

  {
  __mptr = (struct drm_connector const *)connector;
  {
  __cil_tmp3 = (struct intel_connector *)__mptr;
  return (__cil_tmp3->encoder);
  }
}
}
void intel_connector_attach_encoder(struct intel_connector *connector , struct intel_encoder *encoder ) ;
struct drm_encoder *intel_best_encoder(struct drm_connector *connector ) ;
struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev , struct drm_crtc *crtc ) ;
void intel_wait_for_vblank(struct drm_device *dev , int pipe ) ;
void intel_wait_for_pipe_off(struct drm_device *dev , int pipe ) ;
bool intel_get_load_detect_pipe(struct intel_encoder *intel_encoder , struct drm_connector *connector ,
                                struct drm_display_mode *mode , struct intel_load_detect_pipe *old ) ;
void intel_release_load_detect_pipe(struct intel_encoder *intel_encoder , struct drm_connector *connector ,
                                    struct intel_load_detect_pipe *old ) ;
void intel_crtc_fb_gamma_set(struct drm_crtc *crtc , u16 red , u16 green , u16 blue ,
                             int regno ) ;
void intel_crtc_fb_gamma_get(struct drm_crtc *crtc , u16 *red , u16 *green , u16 *blue ,
                             int regno ) ;
int intel_pin_and_fence_fb_obj(struct drm_device *dev , struct drm_i915_gem_object *obj ,
                               struct intel_ring_buffer *pipelined ) ;
int intel_framebuffer_init(struct drm_device *dev , struct intel_framebuffer *intel_fb ,
                           struct drm_mode_fb_cmd *mode_cmd , struct drm_i915_gem_object *obj ) ;
void intel_setup_overlay(struct drm_device *dev ) ;
int intel_overlay_switch_off(struct intel_overlay *overlay ) ;
void intel_fb_output_poll_changed(struct drm_device *dev ) ;
bool intel_pipe_has_type(struct drm_crtc *crtc , int type ) ;
static void intel_update_watermarks(struct drm_device *dev ) ;
static void intel_increase_pllclock(struct drm_crtc *crtc ) ;
static void intel_crtc_update_cursor(struct drm_crtc *crtc , bool on ) ;
static bool intel_find_best_PLL(intel_limit_t const *limit , struct drm_crtc *crtc ,
                                int target , int refclk , intel_clock_t *best_clock ) ;
static bool intel_g4x_find_best_PLL(intel_limit_t const *limit , struct drm_crtc *crtc ,
                                    int target , int refclk , intel_clock_t *best_clock ) ;
static bool intel_find_pll_g4x_dp(intel_limit_t const *limit , struct drm_crtc *crtc ,
                                  int target , int refclk , intel_clock_t *best_clock ) ;
static bool intel_find_pll_ironlake_dp(intel_limit_t const *limit , struct drm_crtc *crtc ,
                                       int target , int refclk , intel_clock_t *best_clock ) ;
__inline static u32 intel_fdi_link_freq(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 tmp ;
  void *__cil_tmp4 ;
  struct drm_i915_private *__cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  void *__cil_tmp10 ;
  unsigned int __cil_tmp11 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  __cil_tmp5 = (struct drm_i915_private *)__cil_tmp4;
  __cil_tmp6 = __cil_tmp5->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 == 5U) {
    {
    __cil_tmp10 = dev->dev_private;
    dev_priv = (struct drm_i915_private *)__cil_tmp10;
    tmp = i915_read32___6(dev_priv, 286720U);
    }
    {
    __cil_tmp11 = tmp & 255U;
    return (__cil_tmp11 + 2U);
    }
  } else {
    return (27U);
  }
  }
}
}
static struct intel_limit const intel_limits_i8xx_dvo =
     {{25000, 350000}, {930000, 1400000}, {3, 16}, {96, 140}, {18, 26}, {6, 16}, {4,
                                                                                128},
    {2, 33}, {165000, 4, 2}, & intel_find_best_PLL};
static struct intel_limit const intel_limits_i8xx_lvds =
     {{25000, 350000}, {930000, 1400000}, {3, 16}, {96, 140}, {18, 26}, {6, 16}, {4,
                                                                                128},
    {1, 6}, {165000, 14, 7}, & intel_find_best_PLL};
static struct intel_limit const intel_limits_i9xx_sdvo =
     {{20000, 400000}, {1400000, 2800000}, {1, 6}, {70, 120}, {10, 22}, {5, 9}, {5,
                                                                               80},
    {1, 8}, {200000, 10, 5}, & intel_find_best_PLL};
static struct intel_limit const intel_limits_i9xx_lvds =
     {{20000, 400000}, {1400000, 2800000}, {1, 6}, {70, 120}, {10, 22}, {5, 9}, {7,
                                                                               98},
    {1, 8}, {112000, 14, 7}, & intel_find_best_PLL};
static struct intel_limit const intel_limits_g4x_sdvo =
     {{25000, 270000}, {1750000, 3500000}, {1, 4}, {104, 138}, {17, 23}, {5, 11}, {10,
                                                                                 30},
    {1, 3}, {270000, 10, 10}, & intel_g4x_find_best_PLL};
static struct intel_limit const intel_limits_g4x_hdmi =
     {{22000, 400000}, {1750000, 3500000}, {1, 4}, {104, 138}, {16, 23}, {5, 11}, {5,
                                                                                 80},
    {1, 8}, {165000, 10, 5}, & intel_g4x_find_best_PLL};
static struct intel_limit const intel_limits_g4x_single_channel_lvds =
     {{20000, 115000}, {1750000, 3500000}, {1, 3}, {104, 138}, {17, 23}, {5, 11}, {28,
                                                                                 112},
    {2, 8}, {0, 14, 14}, & intel_g4x_find_best_PLL};
static struct intel_limit const intel_limits_g4x_dual_channel_lvds =
     {{80000, 224000}, {1750000, 3500000}, {1, 3}, {104, 138}, {17, 23}, {5, 11}, {14,
                                                                                 42},
    {2, 6}, {0, 7, 7}, & intel_g4x_find_best_PLL};
static struct intel_limit const intel_limits_g4x_display_port =
     {{161670, 227000}, {1750000, 3500000}, {1, 2}, {97, 108}, {16, 18}, {5, 6}, {10,
                                                                                20},
    {1, 2}, {0, 10, 10}, & intel_find_pll_g4x_dp};
static struct intel_limit const intel_limits_pineview_sdvo =
     {{20000, 400000}, {1700000, 3500000}, {3, 6}, {2, 256}, {0, 0}, {0, 254}, {5, 80},
    {1, 8}, {200000, 10, 5}, & intel_find_best_PLL};
static struct intel_limit const intel_limits_pineview_lvds =
     {{20000, 400000}, {1700000, 3500000}, {3, 6}, {2, 256}, {0, 0}, {0, 254}, {7, 112},
    {1, 8}, {112000, 14, 14}, & intel_find_best_PLL};
static struct intel_limit const intel_limits_ironlake_dac =
     {{25000, 350000}, {1760000, 3510000}, {1, 5}, {79, 127}, {12, 22}, {5, 9}, {5,
                                                                               80},
    {1, 8}, {225000, 10, 5}, & intel_g4x_find_best_PLL};
static struct intel_limit const intel_limits_ironlake_single_lvds =
     {{25000, 350000}, {1760000, 3510000}, {1, 3}, {79, 118}, {12, 22}, {5, 9}, {28,
                                                                               112},
    {2, 8}, {225000, 14, 14}, & intel_g4x_find_best_PLL};
static struct intel_limit const intel_limits_ironlake_dual_lvds =
     {{25000, 350000}, {1760000, 3510000}, {1, 3}, {79, 127}, {12, 22}, {5, 9}, {14,
                                                                               56},
    {2, 8}, {225000, 7, 7}, & intel_g4x_find_best_PLL};
static struct intel_limit const intel_limits_ironlake_single_lvds_100m =
     {{25000, 350000}, {1760000, 3510000}, {1, 2}, {79, 126}, {12, 22}, {5, 9}, {28,
                                                                               112},
    {2, 8}, {225000, 14, 14}, & intel_g4x_find_best_PLL};
static struct intel_limit const intel_limits_ironlake_dual_lvds_100m =
     {{25000, 350000}, {1760000, 3510000}, {1, 3}, {79, 126}, {12, 22}, {5, 9}, {14,
                                                                               42},
    {2, 6}, {225000, 7, 7}, & intel_g4x_find_best_PLL};
static struct intel_limit const intel_limits_ironlake_display_port =
     {{25000, 350000}, {1760000, 3510000}, {1, 2}, {81, 90}, {12, 22}, {5, 9}, {10,
                                                                              20},
    {1, 2}, {0, 10, 10}, & intel_find_pll_ironlake_dp};
static intel_limit_t const *intel_ironlake_limit(struct drm_crtc *crtc , int refclk )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  intel_limit_t const *limit ;
  u32 tmp ;
  bool tmp___0 ;
  bool tmp___1 ;
  bool tmp___2 ;
  void *__cil_tmp10 ;
  unsigned int __cil_tmp11 ;

  {
  {
  dev = crtc->dev;
  __cil_tmp10 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  tmp___2 = intel_pipe_has_type(crtc, 4);
  }
  if ((int )tmp___2) {
    {
    tmp = i915_read32___6(dev_priv, 921984U);
    }
    {
    __cil_tmp11 = tmp & 48U;
    if (__cil_tmp11 == 48U) {
      if (refclk == 100000) {
        limit = & intel_limits_ironlake_dual_lvds_100m;
      } else {
        limit = & intel_limits_ironlake_dual_lvds;
      }
    } else
    if (refclk == 100000) {
      limit = & intel_limits_ironlake_single_lvds_100m;
    } else {
      limit = & intel_limits_ironlake_single_lvds;
    }
    }
  } else {
    {
    tmp___0 = intel_pipe_has_type(crtc, 7);
    }
    if ((int )tmp___0) {
      limit = & intel_limits_ironlake_display_port;
    } else {
      {
      tmp___1 = intel_pipe_has_type(crtc, 8);
      }
      if ((int )tmp___1) {
        limit = & intel_limits_ironlake_display_port;
      } else {
        limit = & intel_limits_ironlake_dac;
      }
    }
  }
  return (limit);
}
}
static intel_limit_t const *intel_g4x_limit(struct drm_crtc *crtc )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  intel_limit_t const *limit ;
  u32 tmp ;
  bool tmp___0 ;
  bool tmp___1 ;
  bool tmp___2 ;
  bool tmp___3 ;
  bool tmp___4 ;
  void *__cil_tmp11 ;
  unsigned int __cil_tmp12 ;

  {
  {
  dev = crtc->dev;
  __cil_tmp11 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp11;
  tmp___4 = intel_pipe_has_type(crtc, 4);
  }
  if ((int )tmp___4) {
    {
    tmp = i915_read32___6(dev_priv, 397696U);
    }
    {
    __cil_tmp12 = tmp & 48U;
    if (__cil_tmp12 == 48U) {
      limit = & intel_limits_g4x_dual_channel_lvds;
    } else {
      limit = & intel_limits_g4x_single_channel_lvds;
    }
    }
  } else {
    {
    tmp___2 = intel_pipe_has_type(crtc, 6);
    }
    if ((int )tmp___2) {
      limit = & intel_limits_g4x_hdmi;
    } else {
      {
      tmp___3 = intel_pipe_has_type(crtc, 1);
      }
      if ((int )tmp___3) {
        limit = & intel_limits_g4x_hdmi;
      } else {
        {
        tmp___1 = intel_pipe_has_type(crtc, 3);
        }
        if ((int )tmp___1) {
          limit = & intel_limits_g4x_sdvo;
        } else {
          {
          tmp___0 = intel_pipe_has_type(crtc, 7);
          }
          if ((int )tmp___0) {
            limit = & intel_limits_g4x_display_port;
          } else {
            limit = & intel_limits_i9xx_sdvo;
          }
        }
      }
    }
  }
  return (limit);
}
}
static intel_limit_t const *intel_limit(struct drm_crtc *crtc , int refclk )
{ struct drm_device *dev ;
  intel_limit_t const *limit ;
  bool tmp ;
  bool tmp___0 ;
  bool tmp___1 ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  u8 __cil_tmp11 ;
  unsigned char __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  u8 __cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  void *__cil_tmp20 ;
  struct drm_i915_private *__cil_tmp21 ;
  struct intel_device_info const *__cil_tmp22 ;
  unsigned char *__cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned char __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  void *__cil_tmp27 ;
  struct drm_i915_private *__cil_tmp28 ;
  struct intel_device_info const *__cil_tmp29 ;
  unsigned char *__cil_tmp30 ;
  unsigned char *__cil_tmp31 ;
  unsigned char __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  void *__cil_tmp34 ;
  struct drm_i915_private *__cil_tmp35 ;
  struct intel_device_info const *__cil_tmp36 ;
  unsigned char *__cil_tmp37 ;
  unsigned char *__cil_tmp38 ;
  unsigned char __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  void *__cil_tmp41 ;
  struct drm_i915_private *__cil_tmp42 ;
  struct intel_device_info const *__cil_tmp43 ;
  u8 __cil_tmp44 ;
  unsigned char __cil_tmp45 ;
  unsigned int __cil_tmp46 ;

  {
  dev = crtc->dev;
  {
  __cil_tmp8 = dev->dev_private;
  __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
  __cil_tmp10 = __cil_tmp9->info;
  __cil_tmp11 = __cil_tmp10->gen;
  __cil_tmp12 = (unsigned char )__cil_tmp11;
  __cil_tmp13 = (unsigned int )__cil_tmp12;
  if (__cil_tmp13 == 5U) {
    {
    limit = intel_ironlake_limit(crtc, refclk);
    }
  } else {
    {
    __cil_tmp14 = dev->dev_private;
    __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
    __cil_tmp16 = __cil_tmp15->info;
    __cil_tmp17 = __cil_tmp16->gen;
    __cil_tmp18 = (unsigned char )__cil_tmp17;
    __cil_tmp19 = (unsigned int )__cil_tmp18;
    if (__cil_tmp19 == 6U) {
      {
      limit = intel_ironlake_limit(crtc, refclk);
      }
    } else {
      {
      __cil_tmp20 = dev->dev_private;
      __cil_tmp21 = (struct drm_i915_private *)__cil_tmp20;
      __cil_tmp22 = __cil_tmp21->info;
      __cil_tmp23 = (unsigned char *)__cil_tmp22;
      __cil_tmp24 = __cil_tmp23 + 2UL;
      __cil_tmp25 = *__cil_tmp24;
      __cil_tmp26 = (unsigned int )__cil_tmp25;
      if (__cil_tmp26 != 0U) {
        {
        limit = intel_ironlake_limit(crtc, refclk);
        }
      } else {
        {
        __cil_tmp27 = dev->dev_private;
        __cil_tmp28 = (struct drm_i915_private *)__cil_tmp27;
        __cil_tmp29 = __cil_tmp28->info;
        __cil_tmp30 = (unsigned char *)__cil_tmp29;
        __cil_tmp31 = __cil_tmp30 + 1UL;
        __cil_tmp32 = *__cil_tmp31;
        __cil_tmp33 = (unsigned int )__cil_tmp32;
        if (__cil_tmp33 != 0U) {
          {
          limit = intel_g4x_limit(crtc);
          }
        } else {
          {
          __cil_tmp34 = dev->dev_private;
          __cil_tmp35 = (struct drm_i915_private *)__cil_tmp34;
          __cil_tmp36 = __cil_tmp35->info;
          __cil_tmp37 = (unsigned char *)__cil_tmp36;
          __cil_tmp38 = __cil_tmp37 + 1UL;
          __cil_tmp39 = *__cil_tmp38;
          __cil_tmp40 = (unsigned int )__cil_tmp39;
          if (__cil_tmp40 != 0U) {
            {
            tmp = intel_pipe_has_type(crtc, 4);
            }
            if ((int )tmp) {
              limit = & intel_limits_pineview_lvds;
            } else {
              limit = & intel_limits_pineview_sdvo;
            }
          } else {
            {
            __cil_tmp41 = dev->dev_private;
            __cil_tmp42 = (struct drm_i915_private *)__cil_tmp41;
            __cil_tmp43 = __cil_tmp42->info;
            __cil_tmp44 = __cil_tmp43->gen;
            __cil_tmp45 = (unsigned char )__cil_tmp44;
            __cil_tmp46 = (unsigned int )__cil_tmp45;
            if (__cil_tmp46 != 2U) {
              {
              tmp___0 = intel_pipe_has_type(crtc, 4);
              }
              if ((int )tmp___0) {
                limit = & intel_limits_i9xx_lvds;
              } else {
                limit = & intel_limits_i9xx_sdvo;
              }
            } else {
              {
              tmp___1 = intel_pipe_has_type(crtc, 4);
              }
              if ((int )tmp___1) {
                limit = & intel_limits_i8xx_lvds;
              } else {
                limit = & intel_limits_i8xx_dvo;
              }
            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  return (limit);
}
}
static void pineview_clock(int refclk , intel_clock_t *clock )
{ int __cil_tmp3 ;
  int __cil_tmp4 ;
  int __cil_tmp5 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;

  {
  __cil_tmp3 = clock->m2;
  clock->m = __cil_tmp3 + 2;
  __cil_tmp4 = clock->p2;
  __cil_tmp5 = clock->p1;
  clock->p = __cil_tmp5 * __cil_tmp4;
  __cil_tmp6 = clock->n;
  __cil_tmp7 = clock->m;
  __cil_tmp8 = __cil_tmp7 * refclk;
  clock->vco = __cil_tmp8 / __cil_tmp6;
  __cil_tmp9 = clock->p;
  __cil_tmp10 = clock->vco;
  clock->dot = __cil_tmp10 / __cil_tmp9;
  return;
}
}
static void intel_clock(struct drm_device *dev , int refclk , intel_clock_t *clock )
{ void *__cil_tmp4 ;
  struct drm_i915_private *__cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  unsigned char *__cil_tmp7 ;
  unsigned char *__cil_tmp8 ;
  unsigned char __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  __cil_tmp5 = (struct drm_i915_private *)__cil_tmp4;
  __cil_tmp6 = __cil_tmp5->info;
  __cil_tmp7 = (unsigned char *)__cil_tmp6;
  __cil_tmp8 = __cil_tmp7 + 1UL;
  __cil_tmp9 = *__cil_tmp8;
  __cil_tmp10 = (unsigned int )__cil_tmp9;
  if (__cil_tmp10 != 0U) {
    {
    pineview_clock(refclk, clock);
    }
    return;
  } else {

  }
  }
  __cil_tmp11 = clock->m2;
  __cil_tmp12 = __cil_tmp11 + 2;
  __cil_tmp13 = clock->m1;
  __cil_tmp14 = __cil_tmp13 * 5;
  __cil_tmp15 = __cil_tmp14 + 10;
  clock->m = __cil_tmp15 + __cil_tmp12;
  __cil_tmp16 = clock->p2;
  __cil_tmp17 = clock->p1;
  clock->p = __cil_tmp17 * __cil_tmp16;
  __cil_tmp18 = clock->n;
  __cil_tmp19 = __cil_tmp18 + 2;
  __cil_tmp20 = clock->m;
  __cil_tmp21 = __cil_tmp20 * refclk;
  clock->vco = __cil_tmp21 / __cil_tmp19;
  __cil_tmp22 = clock->p;
  __cil_tmp23 = clock->vco;
  clock->dot = __cil_tmp23 / __cil_tmp22;
  return;
}
}
bool intel_pipe_has_type(struct drm_crtc *crtc , int type )
{ struct drm_device *dev ;
  struct drm_mode_config *mode_config ;
  struct intel_encoder *encoder ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  struct list_head *__cil_tmp8 ;
  struct intel_encoder *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct drm_crtc *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  int __cil_tmp13 ;
  struct list_head *__cil_tmp14 ;
  struct intel_encoder *__cil_tmp15 ;
  struct list_head *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct list_head *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;

  {
  dev = crtc->dev;
  mode_config = & dev->mode_config;
  __cil_tmp8 = mode_config->encoder_list.next;
  __mptr = (struct list_head const *)__cil_tmp8;
  __cil_tmp9 = (struct intel_encoder *)__mptr;
  encoder = __cil_tmp9 + 1152921504606846968UL;
  goto ldv_38120;
  ldv_38119: ;
  {
  __cil_tmp10 = (unsigned long )crtc;
  __cil_tmp11 = encoder->base.crtc;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  if (__cil_tmp12 == __cil_tmp10) {
    {
    __cil_tmp13 = encoder->type;
    if (__cil_tmp13 == type) {
      return ((bool )1);
    } else {

    }
    }
  } else {

  }
  }
  __cil_tmp14 = encoder->base.head.next;
  __mptr___0 = (struct list_head const *)__cil_tmp14;
  __cil_tmp15 = (struct intel_encoder *)__mptr___0;
  encoder = __cil_tmp15 + 1152921504606846968UL;
  ldv_38120: ;
  {
  __cil_tmp16 = & mode_config->encoder_list;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  __cil_tmp18 = & encoder->base.head;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  if (__cil_tmp19 != __cil_tmp17) {
    goto ldv_38119;
  } else {
    goto ldv_38121;
  }
  }
  ldv_38121: ;
  return ((bool )0);
}
}
static bool intel_PLL_is_valid(struct drm_device *dev , intel_limit_t const *limit ,
                               intel_clock_t const *clock )
{ int __cil_tmp4 ;
  int __cil_tmp5 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  void *__cil_tmp40 ;
  struct drm_i915_private *__cil_tmp41 ;
  struct intel_device_info const *__cil_tmp42 ;
  unsigned char *__cil_tmp43 ;
  unsigned char *__cil_tmp44 ;
  unsigned char __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  int __cil_tmp47 ;
  int __cil_tmp48 ;
  int __cil_tmp49 ;
  int __cil_tmp50 ;
  int __cil_tmp51 ;
  int __cil_tmp52 ;
  int __cil_tmp53 ;
  int __cil_tmp54 ;
  int __cil_tmp55 ;
  int __cil_tmp56 ;
  int __cil_tmp57 ;
  int __cil_tmp58 ;
  int __cil_tmp59 ;
  int __cil_tmp60 ;
  int __cil_tmp61 ;
  int __cil_tmp62 ;
  int __cil_tmp63 ;
  int __cil_tmp64 ;
  int __cil_tmp65 ;
  int __cil_tmp66 ;
  int __cil_tmp67 ;
  int __cil_tmp68 ;
  int __cil_tmp69 ;
  int __cil_tmp70 ;
  int __cil_tmp71 ;
  int __cil_tmp72 ;
  int __cil_tmp73 ;
  int __cil_tmp74 ;
  int __cil_tmp75 ;
  int __cil_tmp76 ;
  int __cil_tmp77 ;
  int __cil_tmp78 ;

  {
  {
  __cil_tmp4 = limit->p1.min;
  __cil_tmp5 = (int )__cil_tmp4;
  __cil_tmp6 = clock->p1;
  __cil_tmp7 = (int )__cil_tmp6;
  if (__cil_tmp7 < __cil_tmp5) {
    return ((bool )0);
  } else {
    {
    __cil_tmp8 = clock->p1;
    __cil_tmp9 = (int )__cil_tmp8;
    __cil_tmp10 = limit->p1.max;
    __cil_tmp11 = (int )__cil_tmp10;
    if (__cil_tmp11 < __cil_tmp9) {
      return ((bool )0);
    } else {

    }
    }
  }
  }
  {
  __cil_tmp12 = limit->p.min;
  __cil_tmp13 = (int )__cil_tmp12;
  __cil_tmp14 = clock->p;
  __cil_tmp15 = (int )__cil_tmp14;
  if (__cil_tmp15 < __cil_tmp13) {
    return ((bool )0);
  } else {
    {
    __cil_tmp16 = clock->p;
    __cil_tmp17 = (int )__cil_tmp16;
    __cil_tmp18 = limit->p.max;
    __cil_tmp19 = (int )__cil_tmp18;
    if (__cil_tmp19 < __cil_tmp17) {
      return ((bool )0);
    } else {

    }
    }
  }
  }
  {
  __cil_tmp20 = limit->m2.min;
  __cil_tmp21 = (int )__cil_tmp20;
  __cil_tmp22 = clock->m2;
  __cil_tmp23 = (int )__cil_tmp22;
  if (__cil_tmp23 < __cil_tmp21) {
    return ((bool )0);
  } else {
    {
    __cil_tmp24 = clock->m2;
    __cil_tmp25 = (int )__cil_tmp24;
    __cil_tmp26 = limit->m2.max;
    __cil_tmp27 = (int )__cil_tmp26;
    if (__cil_tmp27 < __cil_tmp25) {
      return ((bool )0);
    } else {

    }
    }
  }
  }
  {
  __cil_tmp28 = limit->m1.min;
  __cil_tmp29 = (int )__cil_tmp28;
  __cil_tmp30 = clock->m1;
  __cil_tmp31 = (int )__cil_tmp30;
  if (__cil_tmp31 < __cil_tmp29) {
    return ((bool )0);
  } else {
    {
    __cil_tmp32 = clock->m1;
    __cil_tmp33 = (int )__cil_tmp32;
    __cil_tmp34 = limit->m1.max;
    __cil_tmp35 = (int )__cil_tmp34;
    if (__cil_tmp35 < __cil_tmp33) {
      return ((bool )0);
    } else {

    }
    }
  }
  }
  {
  __cil_tmp36 = clock->m2;
  __cil_tmp37 = (int )__cil_tmp36;
  __cil_tmp38 = clock->m1;
  __cil_tmp39 = (int )__cil_tmp38;
  if (__cil_tmp39 <= __cil_tmp37) {
    {
    __cil_tmp40 = dev->dev_private;
    __cil_tmp41 = (struct drm_i915_private *)__cil_tmp40;
    __cil_tmp42 = __cil_tmp41->info;
    __cil_tmp43 = (unsigned char *)__cil_tmp42;
    __cil_tmp44 = __cil_tmp43 + 1UL;
    __cil_tmp45 = *__cil_tmp44;
    __cil_tmp46 = (unsigned int )__cil_tmp45;
    if (__cil_tmp46 == 0U) {
      return ((bool )0);
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp47 = limit->m.min;
  __cil_tmp48 = (int )__cil_tmp47;
  __cil_tmp49 = clock->m;
  __cil_tmp50 = (int )__cil_tmp49;
  if (__cil_tmp50 < __cil_tmp48) {
    return ((bool )0);
  } else {
    {
    __cil_tmp51 = clock->m;
    __cil_tmp52 = (int )__cil_tmp51;
    __cil_tmp53 = limit->m.max;
    __cil_tmp54 = (int )__cil_tmp53;
    if (__cil_tmp54 < __cil_tmp52) {
      return ((bool )0);
    } else {

    }
    }
  }
  }
  {
  __cil_tmp55 = limit->n.min;
  __cil_tmp56 = (int )__cil_tmp55;
  __cil_tmp57 = clock->n;
  __cil_tmp58 = (int )__cil_tmp57;
  if (__cil_tmp58 < __cil_tmp56) {
    return ((bool )0);
  } else {
    {
    __cil_tmp59 = clock->n;
    __cil_tmp60 = (int )__cil_tmp59;
    __cil_tmp61 = limit->n.max;
    __cil_tmp62 = (int )__cil_tmp61;
    if (__cil_tmp62 < __cil_tmp60) {
      return ((bool )0);
    } else {

    }
    }
  }
  }
  {
  __cil_tmp63 = limit->vco.min;
  __cil_tmp64 = (int )__cil_tmp63;
  __cil_tmp65 = clock->vco;
  __cil_tmp66 = (int )__cil_tmp65;
  if (__cil_tmp66 < __cil_tmp64) {
    return ((bool )0);
  } else {
    {
    __cil_tmp67 = clock->vco;
    __cil_tmp68 = (int )__cil_tmp67;
    __cil_tmp69 = limit->vco.max;
    __cil_tmp70 = (int )__cil_tmp69;
    if (__cil_tmp70 < __cil_tmp68) {
      return ((bool )0);
    } else {

    }
    }
  }
  }
  {
  __cil_tmp71 = limit->dot.min;
  __cil_tmp72 = (int )__cil_tmp71;
  __cil_tmp73 = clock->dot;
  __cil_tmp74 = (int )__cil_tmp73;
  if (__cil_tmp74 < __cil_tmp72) {
    return ((bool )0);
  } else {
    {
    __cil_tmp75 = clock->dot;
    __cil_tmp76 = (int )__cil_tmp75;
    __cil_tmp77 = limit->dot.max;
    __cil_tmp78 = (int )__cil_tmp77;
    if (__cil_tmp78 < __cil_tmp76) {
      return ((bool )0);
    } else {

    }
    }
  }
  }
  return ((bool )1);
}
}
static bool intel_find_best_PLL(intel_limit_t const *limit , struct drm_crtc *crtc ,
                                int target , int refclk , intel_clock_t *best_clock )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  intel_clock_t clock ;
  int err ;
  u32 tmp ;
  bool tmp___0 ;
  u32 tmp___1 ;
  int this_err ;
  bool tmp___2 ;
  int tmp___3 ;
  long ret ;
  int __x___0 ;
  int tmp___4 ;
  void *__cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  void *__cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  void *__cil_tmp30 ;
  struct drm_i915_private *__cil_tmp31 ;
  struct intel_device_info const *__cil_tmp32 ;
  unsigned char *__cil_tmp33 ;
  unsigned char *__cil_tmp34 ;
  unsigned char __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  int __cil_tmp37 ;
  int __cil_tmp38 ;
  intel_clock_t const *__cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  int __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;
  int __cil_tmp45 ;
  int __cil_tmp46 ;
  int __cil_tmp47 ;
  int __cil_tmp48 ;

  {
  {
  dev = crtc->dev;
  __cil_tmp19 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp19;
  err = target;
  tmp___0 = intel_pipe_has_type(crtc, 4);
  }
  if ((int )tmp___0) {
    {
    tmp___1 = i915_read32___6(dev_priv, 397696U);
    }
    if (tmp___1 != 0U) {
      {
      tmp = i915_read32___6(dev_priv, 397696U);
      }
      {
      __cil_tmp20 = tmp & 48U;
      if (__cil_tmp20 == 48U) {
        __cil_tmp21 = limit->p2.p2_fast;
        clock.p2 = (int )__cil_tmp21;
      } else {
        __cil_tmp22 = limit->p2.p2_slow;
        clock.p2 = (int )__cil_tmp22;
      }
      }
    } else {
      goto _L;
    }
  } else {
    _L:
    {
    __cil_tmp23 = limit->p2.dot_limit;
    __cil_tmp24 = (int )__cil_tmp23;
    if (__cil_tmp24 > target) {
      __cil_tmp25 = limit->p2.p2_slow;
      clock.p2 = (int )__cil_tmp25;
    } else {
      __cil_tmp26 = limit->p2.p2_fast;
      clock.p2 = (int )__cil_tmp26;
    }
    }
  }
  {
  __cil_tmp27 = (void *)best_clock;
  memset(__cil_tmp27, 0, 36UL);
  __cil_tmp28 = limit->m1.min;
  clock.m1 = (int )__cil_tmp28;
  }
  goto ldv_38154;
  ldv_38153:
  __cil_tmp29 = limit->m2.min;
  clock.m2 = (int )__cil_tmp29;
  goto ldv_38152;
  ldv_38151: ;
  if (clock.m2 >= clock.m1) {
    {
    __cil_tmp30 = dev->dev_private;
    __cil_tmp31 = (struct drm_i915_private *)__cil_tmp30;
    __cil_tmp32 = __cil_tmp31->info;
    __cil_tmp33 = (unsigned char *)__cil_tmp32;
    __cil_tmp34 = __cil_tmp33 + 1UL;
    __cil_tmp35 = *__cil_tmp34;
    __cil_tmp36 = (unsigned int )__cil_tmp35;
    if (__cil_tmp36 == 0U) {
      goto ldv_38138;
    } else {

    }
    }
  } else {

  }
  __cil_tmp37 = limit->n.min;
  clock.n = (int )__cil_tmp37;
  goto ldv_38149;
  ldv_38148:
  __cil_tmp38 = limit->p1.min;
  clock.p1 = (int )__cil_tmp38;
  goto ldv_38146;
  ldv_38145:
  {
  intel_clock(dev, refclk, & clock);
  __cil_tmp39 = (intel_clock_t const *)(& clock);
  tmp___2 = intel_PLL_is_valid(dev, limit, __cil_tmp39);
  }
  if (tmp___2) {
    tmp___3 = 0;
  } else {
    tmp___3 = 1;
  }
  if (tmp___3) {
    goto ldv_38140;
  } else {

  }
  __x___0 = clock.dot - target;
  if (__x___0 < 0) {
    tmp___4 = - __x___0;
  } else {
    tmp___4 = __x___0;
  }
  ret = (long )tmp___4;
  this_err = (int )ret;
  if (this_err < err) {
    *best_clock = clock;
    err = this_err;
  } else {

  }
  ldv_38140:
  clock.p1 = clock.p1 + 1;
  ldv_38146: ;
  {
  __cil_tmp40 = limit->p1.max;
  __cil_tmp41 = (int )__cil_tmp40;
  if (clock.p1 <= __cil_tmp41) {
    goto ldv_38145;
  } else {
    goto ldv_38147;
  }
  }
  ldv_38147:
  clock.n = clock.n + 1;
  ldv_38149: ;
  {
  __cil_tmp42 = limit->n.max;
  __cil_tmp43 = (int )__cil_tmp42;
  if (clock.n <= __cil_tmp43) {
    goto ldv_38148;
  } else {
    goto ldv_38150;
  }
  }
  ldv_38150:
  clock.m2 = clock.m2 + 1;
  ldv_38152: ;
  {
  __cil_tmp44 = limit->m2.max;
  __cil_tmp45 = (int )__cil_tmp44;
  if (clock.m2 <= __cil_tmp45) {
    goto ldv_38151;
  } else {
    goto ldv_38138;
  }
  }
  ldv_38138:
  clock.m1 = clock.m1 + 1;
  ldv_38154: ;
  {
  __cil_tmp46 = limit->m1.max;
  __cil_tmp47 = (int )__cil_tmp46;
  if (clock.m1 <= __cil_tmp47) {
    goto ldv_38153;
  } else {
    goto ldv_38155;
  }
  }
  ldv_38155: ;
  {
  __cil_tmp48 = err != target;
  return ((bool )__cil_tmp48);
  }
}
}
static bool intel_g4x_find_best_PLL(intel_limit_t const *limit , struct drm_crtc *crtc ,
                                    int target , int refclk , intel_clock_t *best_clock )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  intel_clock_t clock ;
  int max_n ;
  bool found ;
  int err_most ;
  int lvds_reg ;
  u32 tmp ;
  bool tmp___0 ;
  int this_err ;
  bool tmp___1 ;
  int tmp___2 ;
  long ret ;
  int __x___0 ;
  int tmp___3 ;
  void *__cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  void *__cil_tmp24 ;
  struct drm_i915_private *__cil_tmp25 ;
  struct intel_device_info const *__cil_tmp26 ;
  u8 __cil_tmp27 ;
  unsigned char __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  void *__cil_tmp30 ;
  struct drm_i915_private *__cil_tmp31 ;
  struct intel_device_info const *__cil_tmp32 ;
  u8 __cil_tmp33 ;
  unsigned char __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  void *__cil_tmp36 ;
  struct drm_i915_private *__cil_tmp37 ;
  struct intel_device_info const *__cil_tmp38 ;
  unsigned char *__cil_tmp39 ;
  unsigned char *__cil_tmp40 ;
  unsigned char __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  u32 __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  int __cil_tmp45 ;
  int __cil_tmp46 ;
  int __cil_tmp47 ;
  int __cil_tmp48 ;
  int __cil_tmp49 ;
  int __cil_tmp50 ;
  void *__cil_tmp51 ;
  int __cil_tmp52 ;
  int __cil_tmp53 ;
  int __cil_tmp54 ;
  int __cil_tmp55 ;
  int __cil_tmp56 ;
  intel_clock_t const *__cil_tmp57 ;
  int __cil_tmp58 ;
  int __cil_tmp59 ;
  int __cil_tmp60 ;
  int __cil_tmp61 ;
  int __cil_tmp62 ;
  int __cil_tmp63 ;

  {
  {
  dev = crtc->dev;
  __cil_tmp21 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp21;
  __cil_tmp22 = target >> 9;
  __cil_tmp23 = target >> 8;
  err_most = __cil_tmp23 + __cil_tmp22;
  found = (bool )0;
  tmp___0 = intel_pipe_has_type(crtc, 4);
  }
  if ((int )tmp___0) {
    {
    __cil_tmp24 = dev->dev_private;
    __cil_tmp25 = (struct drm_i915_private *)__cil_tmp24;
    __cil_tmp26 = __cil_tmp25->info;
    __cil_tmp27 = __cil_tmp26->gen;
    __cil_tmp28 = (unsigned char )__cil_tmp27;
    __cil_tmp29 = (unsigned int )__cil_tmp28;
    if (__cil_tmp29 == 5U) {
      lvds_reg = 921984;
    } else {
      {
      __cil_tmp30 = dev->dev_private;
      __cil_tmp31 = (struct drm_i915_private *)__cil_tmp30;
      __cil_tmp32 = __cil_tmp31->info;
      __cil_tmp33 = __cil_tmp32->gen;
      __cil_tmp34 = (unsigned char )__cil_tmp33;
      __cil_tmp35 = (unsigned int )__cil_tmp34;
      if (__cil_tmp35 == 6U) {
        lvds_reg = 921984;
      } else {
        {
        __cil_tmp36 = dev->dev_private;
        __cil_tmp37 = (struct drm_i915_private *)__cil_tmp36;
        __cil_tmp38 = __cil_tmp37->info;
        __cil_tmp39 = (unsigned char *)__cil_tmp38;
        __cil_tmp40 = __cil_tmp39 + 2UL;
        __cil_tmp41 = *__cil_tmp40;
        __cil_tmp42 = (unsigned int )__cil_tmp41;
        if (__cil_tmp42 != 0U) {
          lvds_reg = 921984;
        } else {
          lvds_reg = 397696;
        }
        }
      }
      }
    }
    }
    {
    __cil_tmp43 = (u32 )lvds_reg;
    tmp = i915_read32___6(dev_priv, __cil_tmp43);
    }
    {
    __cil_tmp44 = tmp & 48U;
    if (__cil_tmp44 == 48U) {
      __cil_tmp45 = limit->p2.p2_fast;
      clock.p2 = (int )__cil_tmp45;
    } else {
      __cil_tmp46 = limit->p2.p2_slow;
      clock.p2 = (int )__cil_tmp46;
    }
    }
  } else {
    {
    __cil_tmp47 = limit->p2.dot_limit;
    __cil_tmp48 = (int )__cil_tmp47;
    if (__cil_tmp48 > target) {
      __cil_tmp49 = limit->p2.p2_slow;
      clock.p2 = (int )__cil_tmp49;
    } else {
      __cil_tmp50 = limit->p2.p2_fast;
      clock.p2 = (int )__cil_tmp50;
    }
    }
  }
  {
  __cil_tmp51 = (void *)best_clock;
  memset(__cil_tmp51, 0, 36UL);
  __cil_tmp52 = limit->n.max;
  max_n = (int )__cil_tmp52;
  __cil_tmp53 = limit->n.min;
  clock.n = (int )__cil_tmp53;
  }
  goto ldv_38186;
  ldv_38185:
  __cil_tmp54 = limit->m1.max;
  clock.m1 = (int )__cil_tmp54;
  goto ldv_38183;
  ldv_38182:
  __cil_tmp55 = limit->m2.max;
  clock.m2 = (int )__cil_tmp55;
  goto ldv_38180;
  ldv_38179:
  __cil_tmp56 = limit->p1.max;
  clock.p1 = (int )__cil_tmp56;
  goto ldv_38177;
  ldv_38176:
  {
  intel_clock(dev, refclk, & clock);
  __cil_tmp57 = (intel_clock_t const *)(& clock);
  tmp___1 = intel_PLL_is_valid(dev, limit, __cil_tmp57);
  }
  if (tmp___1) {
    tmp___2 = 0;
  } else {
    tmp___2 = 1;
  }
  if (tmp___2) {
    goto ldv_38171;
  } else {

  }
  __x___0 = clock.dot - target;
  if (__x___0 < 0) {
    tmp___3 = - __x___0;
  } else {
    tmp___3 = __x___0;
  }
  ret = (long )tmp___3;
  this_err = (int )ret;
  if (this_err < err_most) {
    *best_clock = clock;
    err_most = this_err;
    max_n = clock.n;
    found = (bool )1;
  } else {

  }
  ldv_38171:
  clock.p1 = clock.p1 - 1;
  ldv_38177: ;
  {
  __cil_tmp58 = limit->p1.min;
  __cil_tmp59 = (int )__cil_tmp58;
  if (clock.p1 >= __cil_tmp59) {
    goto ldv_38176;
  } else {
    goto ldv_38178;
  }
  }
  ldv_38178:
  clock.m2 = clock.m2 - 1;
  ldv_38180: ;
  {
  __cil_tmp60 = limit->m2.min;
  __cil_tmp61 = (int )__cil_tmp60;
  if (clock.m2 >= __cil_tmp61) {
    goto ldv_38179;
  } else {
    goto ldv_38181;
  }
  }
  ldv_38181:
  clock.m1 = clock.m1 - 1;
  ldv_38183: ;
  {
  __cil_tmp62 = limit->m1.min;
  __cil_tmp63 = (int )__cil_tmp62;
  if (clock.m1 >= __cil_tmp63) {
    goto ldv_38182;
  } else {
    goto ldv_38184;
  }
  }
  ldv_38184:
  clock.n = clock.n + 1;
  ldv_38186: ;
  if (clock.n <= max_n) {
    goto ldv_38185;
  } else {
    goto ldv_38187;
  }
  ldv_38187: ;
  return (found);
}
}
static bool intel_find_pll_ironlake_dp(intel_limit_t const *limit , struct drm_crtc *crtc ,
                                       int target , int refclk , intel_clock_t *best_clock )
{ struct drm_device *dev ;
  intel_clock_t clock ;
  size_t __len ;
  void *__ret ;
  void *__cil_tmp10 ;
  void const *__cil_tmp11 ;
  void *__cil_tmp12 ;
  void const *__cil_tmp13 ;

  {
  dev = crtc->dev;
  if (target <= 199999) {
    clock.n = 1;
    clock.p1 = 2;
    clock.p2 = 10;
    clock.m1 = 12;
    clock.m2 = 9;
  } else {
    clock.n = 2;
    clock.p1 = 1;
    clock.p2 = 10;
    clock.m1 = 14;
    clock.m2 = 8;
  }
  {
  intel_clock(dev, refclk, & clock);
  __len = 36UL;
  }
  if (__len > 63UL) {
    {
    __cil_tmp10 = (void *)best_clock;
    __cil_tmp11 = (void const *)(& clock);
    __ret = __memcpy(__cil_tmp10, __cil_tmp11, __len);
    }
  } else {
    {
    __cil_tmp12 = (void *)best_clock;
    __cil_tmp13 = (void const *)(& clock);
    __ret = __builtin_memcpy(__cil_tmp12, __cil_tmp13, __len);
    }
  }
  return ((bool )1);
}
}
static bool intel_find_pll_g4x_dp(intel_limit_t const *limit , struct drm_crtc *crtc ,
                                  int target , int refclk , intel_clock_t *best_clock )
{ intel_clock_t clock ;
  size_t __len ;
  void *__ret ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  void *__cil_tmp15 ;
  void const *__cil_tmp16 ;
  void *__cil_tmp17 ;
  void const *__cil_tmp18 ;

  {
  if (target <= 199999) {
    clock.p1 = 2;
    clock.p2 = 10;
    clock.n = 2;
    clock.m1 = 23;
    clock.m2 = 8;
  } else {
    clock.p1 = 1;
    clock.p2 = 10;
    clock.n = 1;
    clock.m1 = 14;
    clock.m2 = 2;
  }
  __cil_tmp9 = clock.m2 + 2;
  __cil_tmp10 = clock.m1 * 5;
  __cil_tmp11 = __cil_tmp10 + 10;
  clock.m = __cil_tmp11 + __cil_tmp9;
  clock.p = clock.p1 * clock.p2;
  __cil_tmp12 = clock.n + 2;
  __cil_tmp13 = clock.m * 96000;
  __cil_tmp14 = __cil_tmp13 / __cil_tmp12;
  clock.dot = __cil_tmp14 / clock.p;
  clock.vco = 0;
  __len = 36UL;
  if (__len > 63UL) {
    {
    __cil_tmp15 = (void *)best_clock;
    __cil_tmp16 = (void const *)(& clock);
    __ret = __memcpy(__cil_tmp15, __cil_tmp16, __len);
    }
  } else {
    {
    __cil_tmp17 = (void *)best_clock;
    __cil_tmp18 = (void const *)(& clock);
    __ret = __builtin_memcpy(__cil_tmp17, __cil_tmp18, __len);
    }
  }
  return ((bool )1);
}
}
void intel_wait_for_vblank(struct drm_device *dev , int pipe )
{ struct drm_i915_private *dev_priv ;
  int pipestat_reg ;
  u32 tmp ;
  unsigned long timeout__ ;
  unsigned long tmp___0 ;
  int ret__ ;
  struct thread_info *tmp___1 ;
  int pfo_ret__ ;
  int tmp___2 ;
  u32 tmp___3 ;
  void *__cil_tmp13 ;
  int __cil_tmp14 ;
  u32 __cil_tmp15 ;
  u32 __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  long __cil_tmp21 ;
  long __cil_tmp22 ;
  long __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  atomic_t const *__cil_tmp26 ;
  u32 __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  unsigned long __cil_tmp29 ;

  {
  {
  __cil_tmp13 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp13;
  __cil_tmp14 = pipe * 4096;
  pipestat_reg = __cil_tmp14 + 458788;
  __cil_tmp15 = (u32 )pipestat_reg;
  tmp = i915_read32___6(dev_priv, __cil_tmp15);
  __cil_tmp16 = (u32 )pipestat_reg;
  __cil_tmp17 = tmp | 2U;
  i915_write32___4(dev_priv, __cil_tmp16, __cil_tmp17);
  __cil_tmp18 = (unsigned int const )50U;
  __cil_tmp19 = (unsigned int )__cil_tmp18;
  tmp___0 = msecs_to_jiffies(__cil_tmp19);
  __cil_tmp20 = (unsigned long )jiffies;
  timeout__ = tmp___0 + __cil_tmp20;
  ret__ = 0;
  }
  goto ldv_38235;
  ldv_38234: ;
  {
  __cil_tmp21 = (long )jiffies;
  __cil_tmp22 = (long )timeout__;
  __cil_tmp23 = __cil_tmp22 - __cil_tmp21;
  if (__cil_tmp23 < 0L) {
    ret__ = -110;
    goto ldv_38225;
  } else {

  }
  }
  {
  tmp___1 = current_thread_info();
  }
  {
  __cil_tmp24 = tmp___1->preempt_count;
  __cil_tmp25 = __cil_tmp24 & -268435457;
  if (__cil_tmp25 == 0) {
    if (1) {
      goto case_4;
    } else {
      goto switch_default;
      if (0) {
        __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
        goto ldv_38228;
        __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_38228;
        case_4:
        __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_38228;
        __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_38228;
        switch_default:
        {
        __bad_percpu_size();
        }
      } else {

      }
    }
    ldv_38228:
    {
    __cil_tmp26 = (atomic_t const *)(& kgdb_active);
    tmp___2 = atomic_read(__cil_tmp26);
    }
    if (pfo_ret__ != tmp___2) {
      {
      msleep(1U);
      }
    } else {

    }
  } else {

  }
  }
  ldv_38235:
  {
  __cil_tmp27 = (u32 )pipestat_reg;
  tmp___3 = i915_read32___6(dev_priv, __cil_tmp27);
  }
  {
  __cil_tmp28 = (unsigned long )tmp___3;
  __cil_tmp29 = __cil_tmp28 & 2UL;
  if (__cil_tmp29 == 0UL) {
    goto ldv_38234;
  } else {
    goto ldv_38225;
  }
  }
  ldv_38225: ;
  if (ret__ != 0) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_wait_for_vblank", "vblank wait timed out\n");
    }
  } else {

  }
  return;
}
}
void intel_wait_for_pipe_off(struct drm_device *dev , int pipe )
{ struct drm_i915_private *dev_priv ;
  int reg ;
  unsigned long timeout__ ;
  unsigned long tmp ;
  int ret__ ;
  struct thread_info *tmp___0 ;
  int pfo_ret__ ;
  int tmp___1 ;
  u32 tmp___2 ;
  u32 last_line ;
  int reg___0 ;
  unsigned long timeout ;
  unsigned long tmp___3 ;
  u32 tmp___4 ;
  unsigned long __ms ;
  unsigned long tmp___5 ;
  u32 tmp___6 ;
  void *__cil_tmp20 ;
  void *__cil_tmp21 ;
  struct drm_i915_private *__cil_tmp22 ;
  struct intel_device_info const *__cil_tmp23 ;
  u8 __cil_tmp24 ;
  unsigned char __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  long __cil_tmp31 ;
  long __cil_tmp32 ;
  long __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  atomic_t const *__cil_tmp36 ;
  u32 __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  unsigned long __cil_tmp42 ;
  u32 __cil_tmp43 ;
  u32 __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  long __cil_tmp46 ;
  long __cil_tmp47 ;
  long __cil_tmp48 ;
  long __cil_tmp49 ;
  long __cil_tmp50 ;
  long __cil_tmp51 ;

  {
  __cil_tmp20 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp20;
  {
  __cil_tmp21 = dev->dev_private;
  __cil_tmp22 = (struct drm_i915_private *)__cil_tmp21;
  __cil_tmp23 = __cil_tmp22->info;
  __cil_tmp24 = __cil_tmp23->gen;
  __cil_tmp25 = (unsigned char )__cil_tmp24;
  __cil_tmp26 = (unsigned int )__cil_tmp25;
  if (__cil_tmp26 > 3U) {
    {
    __cil_tmp27 = pipe * 4096;
    reg = __cil_tmp27 + 458760;
    __cil_tmp28 = (unsigned int const )100U;
    __cil_tmp29 = (unsigned int )__cil_tmp28;
    tmp = msecs_to_jiffies(__cil_tmp29);
    __cil_tmp30 = (unsigned long )jiffies;
    timeout__ = tmp + __cil_tmp30;
    ret__ = 0;
    }
    goto ldv_38262;
    ldv_38261: ;
    {
    __cil_tmp31 = (long )jiffies;
    __cil_tmp32 = (long )timeout__;
    __cil_tmp33 = __cil_tmp32 - __cil_tmp31;
    if (__cil_tmp33 < 0L) {
      ret__ = -110;
      goto ldv_38252;
    } else {

    }
    }
    {
    tmp___0 = current_thread_info();
    }
    {
    __cil_tmp34 = tmp___0->preempt_count;
    __cil_tmp35 = __cil_tmp34 & -268435457;
    if (__cil_tmp35 == 0) {
      if (1) {
        goto case_4;
      } else {
        goto switch_default;
        if (0) {
          __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
          goto ldv_38255;
          __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_38255;
          case_4:
          __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_38255;
          __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_38255;
          switch_default:
          {
          __bad_percpu_size();
          }
        } else {

        }
      }
      ldv_38255:
      {
      __cil_tmp36 = (atomic_t const *)(& kgdb_active);
      tmp___1 = atomic_read(__cil_tmp36);
      }
      if (pfo_ret__ != tmp___1) {
        {
        msleep(1U);
        }
      } else {

      }
    } else {

    }
    }
    ldv_38262:
    {
    __cil_tmp37 = (u32 )reg;
    tmp___2 = i915_read32___6(dev_priv, __cil_tmp37);
    }
    {
    __cil_tmp38 = tmp___2 & 1073741824U;
    if (__cil_tmp38 != 0U) {
      goto ldv_38261;
    } else {
      goto ldv_38252;
    }
    }
    ldv_38252: ;
    if (ret__ != 0) {
      {
      drm_ut_debug_printk(4U, "drm", "intel_wait_for_pipe_off", "pipe_off wait timed out\n");
      }
    } else {

    }
  } else {
    {
    __cil_tmp39 = pipe + 112;
    reg___0 = __cil_tmp39 * 4096;
    __cil_tmp40 = (unsigned int const )100U;
    __cil_tmp41 = (unsigned int )__cil_tmp40;
    tmp___3 = msecs_to_jiffies(__cil_tmp41);
    __cil_tmp42 = (unsigned long )jiffies;
    timeout = tmp___3 + __cil_tmp42;
    }
    ldv_38278:
    {
    __cil_tmp43 = (u32 )reg___0;
    tmp___4 = i915_read32___6(dev_priv, __cil_tmp43);
    last_line = tmp___4 & 4095U;
    }
    if (1) {
      {
      __const_udelay(21475000UL);
      }
    } else {
      __ms = 5UL;
      goto ldv_38270;
      ldv_38269:
      {
      __const_udelay(4295000UL);
      }
      ldv_38270:
      tmp___5 = __ms;
      __ms = __ms - 1UL;
      if (tmp___5 != 0UL) {
        goto ldv_38269;
      } else {
        goto ldv_38271;
      }
      ldv_38271: ;
    }
    {
    __cil_tmp44 = (u32 )reg___0;
    tmp___6 = i915_read32___6(dev_priv, __cil_tmp44);
    }
    {
    __cil_tmp45 = tmp___6 & 4095U;
    if (__cil_tmp45 != last_line) {
      {
      __cil_tmp46 = (long )timeout;
      __cil_tmp47 = (long )jiffies;
      __cil_tmp48 = __cil_tmp47 - __cil_tmp46;
      if (__cil_tmp48 < 0L) {
        goto ldv_38278;
      } else {
        goto ldv_38279;
      }
      }
    } else {
      goto ldv_38279;
    }
    }
    ldv_38279: ;
    {
    __cil_tmp49 = (long )jiffies;
    __cil_tmp50 = (long )timeout;
    __cil_tmp51 = __cil_tmp50 - __cil_tmp49;
    if (__cil_tmp51 < 0L) {
      {
      drm_ut_debug_printk(4U, "drm", "intel_wait_for_pipe_off", "pipe_off wait timed out\n");
      }
    } else {

    }
    }
  }
  }
  return;
}
}
static char const *state_string(bool enabled )
{ char const *tmp ;

  {
  if ((int )enabled) {
    tmp = "on";
  } else {
    tmp = "off";
  }
  return (tmp);
}
}
static void assert_pll(struct drm_i915_private *dev_priv , enum pipe pipe , bool state )
{ int reg ;
  u32 val ;
  bool cur_state ;
  int __ret_warn_on ;
  char const *tmp ;
  char const *tmp___0 ;
  long tmp___1 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  u32 __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  long __cil_tmp20 ;
  int __cil_tmp21 ;
  bool __cil_tmp22 ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  long __cil_tmp28 ;

  {
  {
  __cil_tmp11 = (unsigned int )pipe;
  __cil_tmp12 = __cil_tmp11 + 6149U;
  __cil_tmp13 = __cil_tmp12 * 4U;
  reg = (int )__cil_tmp13;
  __cil_tmp14 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp14);
  __cil_tmp15 = (int )val;
  __cil_tmp16 = __cil_tmp15 < 0;
  cur_state = (bool )__cil_tmp16;
  __cil_tmp17 = (int )state;
  __cil_tmp18 = (int )cur_state;
  __ret_warn_on = __cil_tmp18 != __cil_tmp17;
  __cil_tmp19 = __ret_warn_on != 0;
  __cil_tmp20 = (long )__cil_tmp19;
  tmp___1 = __builtin_expect(__cil_tmp20, 0L);
  }
  if (tmp___1 != 0L) {
    {
    __cil_tmp21 = (int )cur_state;
    __cil_tmp22 = (bool )__cil_tmp21;
    tmp = state_string(__cil_tmp22);
    __cil_tmp23 = (int )state;
    __cil_tmp24 = (bool )__cil_tmp23;
    tmp___0 = state_string(__cil_tmp24);
    __cil_tmp25 = (int const )799;
    __cil_tmp26 = (int )__cil_tmp25;
    warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p",
                      __cil_tmp26, "PLL state assertion failure (expected %s, current %s)\n",
                      tmp___0, tmp);
    }
  } else {

  }
  {
  __cil_tmp27 = __ret_warn_on != 0;
  __cil_tmp28 = (long )__cil_tmp27;
  __builtin_expect(__cil_tmp28, 0L);
  }
  return;
}
}
static void assert_pch_pll(struct drm_i915_private *dev_priv , enum pipe pipe , bool state )
{ int reg ;
  u32 val ;
  bool cur_state ;
  int __ret_warn_on ;
  char const *tmp ;
  char const *tmp___0 ;
  long tmp___1 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  u32 __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  long __cil_tmp20 ;
  int __cil_tmp21 ;
  bool __cil_tmp22 ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  long __cil_tmp28 ;

  {
  {
  __cil_tmp11 = (unsigned int )pipe;
  __cil_tmp12 = __cil_tmp11 + 202757U;
  __cil_tmp13 = __cil_tmp12 * 4U;
  reg = (int )__cil_tmp13;
  __cil_tmp14 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp14);
  __cil_tmp15 = (int )val;
  __cil_tmp16 = __cil_tmp15 < 0;
  cur_state = (bool )__cil_tmp16;
  __cil_tmp17 = (int )state;
  __cil_tmp18 = (int )cur_state;
  __ret_warn_on = __cil_tmp18 != __cil_tmp17;
  __cil_tmp19 = __ret_warn_on != 0;
  __cil_tmp20 = (long )__cil_tmp19;
  tmp___1 = __builtin_expect(__cil_tmp20, 0L);
  }
  if (tmp___1 != 0L) {
    {
    __cil_tmp21 = (int )cur_state;
    __cil_tmp22 = (bool )__cil_tmp21;
    tmp = state_string(__cil_tmp22);
    __cil_tmp23 = (int )state;
    __cil_tmp24 = (bool )__cil_tmp23;
    tmp___0 = state_string(__cil_tmp24);
    __cil_tmp25 = (int const )817;
    __cil_tmp26 = (int )__cil_tmp25;
    warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p",
                      __cil_tmp26, "PCH PLL state assertion failure (expected %s, current %s)\n",
                      tmp___0, tmp);
    }
  } else {

  }
  {
  __cil_tmp27 = __ret_warn_on != 0;
  __cil_tmp28 = (long )__cil_tmp27;
  __builtin_expect(__cil_tmp28, 0L);
  }
  return;
}
}
static void assert_fdi_tx(struct drm_i915_private *dev_priv , enum pipe pipe , bool state )
{ int reg ;
  u32 val ;
  bool cur_state ;
  int __ret_warn_on ;
  char const *tmp ;
  char const *tmp___0 ;
  long tmp___1 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  u32 __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  long __cil_tmp20 ;
  int __cil_tmp21 ;
  bool __cil_tmp22 ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  long __cil_tmp28 ;

  {
  {
  __cil_tmp11 = (unsigned int )pipe;
  __cil_tmp12 = __cil_tmp11 * 4096U;
  __cil_tmp13 = __cil_tmp12 + 393472U;
  reg = (int )__cil_tmp13;
  __cil_tmp14 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp14);
  __cil_tmp15 = (int )val;
  __cil_tmp16 = __cil_tmp15 < 0;
  cur_state = (bool )__cil_tmp16;
  __cil_tmp17 = (int )state;
  __cil_tmp18 = (int )cur_state;
  __ret_warn_on = __cil_tmp18 != __cil_tmp17;
  __cil_tmp19 = __ret_warn_on != 0;
  __cil_tmp20 = (long )__cil_tmp19;
  tmp___1 = __builtin_expect(__cil_tmp20, 0L);
  }
  if (tmp___1 != 0L) {
    {
    __cil_tmp21 = (int )cur_state;
    __cil_tmp22 = (bool )__cil_tmp21;
    tmp = state_string(__cil_tmp22);
    __cil_tmp23 = (int )state;
    __cil_tmp24 = (bool )__cil_tmp23;
    tmp___0 = state_string(__cil_tmp24);
    __cil_tmp25 = (int const )834;
    __cil_tmp26 = (int )__cil_tmp25;
    warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p",
                      __cil_tmp26, "FDI TX state assertion failure (expected %s, current %s)\n",
                      tmp___0, tmp);
    }
  } else {

  }
  {
  __cil_tmp27 = __ret_warn_on != 0;
  __cil_tmp28 = (long )__cil_tmp27;
  __builtin_expect(__cil_tmp28, 0L);
  }
  return;
}
}
static void assert_fdi_rx(struct drm_i915_private *dev_priv , enum pipe pipe , bool state )
{ int reg ;
  u32 val ;
  bool cur_state ;
  int __ret_warn_on ;
  char const *tmp ;
  char const *tmp___0 ;
  long tmp___1 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  u32 __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  long __cil_tmp20 ;
  int __cil_tmp21 ;
  bool __cil_tmp22 ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  long __cil_tmp28 ;

  {
  {
  __cil_tmp11 = (unsigned int )pipe;
  __cil_tmp12 = __cil_tmp11 * 4096U;
  __cil_tmp13 = __cil_tmp12 + 983052U;
  reg = (int )__cil_tmp13;
  __cil_tmp14 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp14);
  __cil_tmp15 = (int )val;
  __cil_tmp16 = __cil_tmp15 < 0;
  cur_state = (bool )__cil_tmp16;
  __cil_tmp17 = (int )state;
  __cil_tmp18 = (int )cur_state;
  __ret_warn_on = __cil_tmp18 != __cil_tmp17;
  __cil_tmp19 = __ret_warn_on != 0;
  __cil_tmp20 = (long )__cil_tmp19;
  tmp___1 = __builtin_expect(__cil_tmp20, 0L);
  }
  if (tmp___1 != 0L) {
    {
    __cil_tmp21 = (int )cur_state;
    __cil_tmp22 = (bool )__cil_tmp21;
    tmp = state_string(__cil_tmp22);
    __cil_tmp23 = (int )state;
    __cil_tmp24 = (bool )__cil_tmp23;
    tmp___0 = state_string(__cil_tmp24);
    __cil_tmp25 = (int const )851;
    __cil_tmp26 = (int )__cil_tmp25;
    warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p",
                      __cil_tmp26, "FDI RX state assertion failure (expected %s, current %s)\n",
                      tmp___0, tmp);
    }
  } else {

  }
  {
  __cil_tmp27 = __ret_warn_on != 0;
  __cil_tmp28 = (long )__cil_tmp27;
  __builtin_expect(__cil_tmp28, 0L);
  }
  return;
}
}
static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv , enum pipe pipe )
{ int reg ;
  u32 val ;
  int __ret_warn_on ;
  long tmp ;
  struct intel_device_info const *__cil_tmp7 ;
  u8 __cil_tmp8 ;
  unsigned char __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  u32 __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  int __cil_tmp16 ;
  long __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  long __cil_tmp21 ;

  {
  {
  __cil_tmp7 = dev_priv->info;
  __cil_tmp8 = __cil_tmp7->gen;
  __cil_tmp9 = (unsigned char )__cil_tmp8;
  __cil_tmp10 = (unsigned int )__cil_tmp9;
  if (__cil_tmp10 == 5U) {
    return;
  } else {

  }
  }
  {
  __cil_tmp11 = (unsigned int )pipe;
  __cil_tmp12 = __cil_tmp11 * 4096U;
  __cil_tmp13 = __cil_tmp12 + 393472U;
  reg = (int )__cil_tmp13;
  __cil_tmp14 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp14);
  __cil_tmp15 = val & 16384U;
  __ret_warn_on = __cil_tmp15 == 0U;
  __cil_tmp16 = __ret_warn_on != 0;
  __cil_tmp17 = (long )__cil_tmp16;
  tmp = __builtin_expect(__cil_tmp17, 0L);
  }
  if (tmp != 0L) {
    {
    __cil_tmp18 = (int const )868;
    __cil_tmp19 = (int )__cil_tmp18;
    warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p",
                      __cil_tmp19, "FDI TX PLL assertion failure, should be active but is disabled\n");
    }
  } else {

  }
  {
  __cil_tmp20 = __ret_warn_on != 0;
  __cil_tmp21 = (long )__cil_tmp20;
  __builtin_expect(__cil_tmp21, 0L);
  }
  return;
}
}
static void assert_fdi_rx_pll_enabled(struct drm_i915_private *dev_priv , enum pipe pipe )
{ int reg ;
  u32 val ;
  int __ret_warn_on ;
  long tmp ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  u32 __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  int __cil_tmp12 ;
  long __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  long __cil_tmp17 ;

  {
  {
  __cil_tmp7 = (unsigned int )pipe;
  __cil_tmp8 = __cil_tmp7 * 4096U;
  __cil_tmp9 = __cil_tmp8 + 983052U;
  reg = (int )__cil_tmp9;
  __cil_tmp10 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp10);
  __cil_tmp11 = val & 8192U;
  __ret_warn_on = __cil_tmp11 == 0U;
  __cil_tmp12 = __ret_warn_on != 0;
  __cil_tmp13 = (long )__cil_tmp12;
  tmp = __builtin_expect(__cil_tmp13, 0L);
  }
  if (tmp != 0L) {
    {
    __cil_tmp14 = (int const )879;
    __cil_tmp15 = (int )__cil_tmp14;
    warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p",
                      __cil_tmp15, "FDI RX PLL assertion failure, should be active but is disabled\n");
    }
  } else {

  }
  {
  __cil_tmp16 = __ret_warn_on != 0;
  __cil_tmp17 = (long )__cil_tmp16;
  __builtin_expect(__cil_tmp17, 0L);
  }
  return;
}
}
static void assert_panel_unlocked(struct drm_i915_private *dev_priv , enum pipe pipe )
{ int pp_reg ;
  int lvds_reg ;
  u32 val ;
  enum pipe panel_pipe ;
  bool locked ;
  u32 tmp ;
  int __ret_warn_on ;
  int tmp___0 ;
  long tmp___1 ;
  struct drm_device *__cil_tmp12 ;
  void *__cil_tmp13 ;
  struct drm_i915_private *__cil_tmp14 ;
  struct intel_device_info const *__cil_tmp15 ;
  u8 __cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  struct drm_device *__cil_tmp19 ;
  void *__cil_tmp20 ;
  struct drm_i915_private *__cil_tmp21 ;
  struct intel_device_info const *__cil_tmp22 ;
  u8 __cil_tmp23 ;
  unsigned char __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  struct drm_device *__cil_tmp26 ;
  void *__cil_tmp27 ;
  struct drm_i915_private *__cil_tmp28 ;
  struct intel_device_info const *__cil_tmp29 ;
  unsigned char *__cil_tmp30 ;
  unsigned char *__cil_tmp31 ;
  unsigned char __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  u32 __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  u32 __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  int __cil_tmp41 ;
  long __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  int __cil_tmp47 ;
  long __cil_tmp48 ;

  {
  panel_pipe = (enum pipe )0;
  locked = locked;
  {
  __cil_tmp12 = dev_priv->dev;
  __cil_tmp13 = __cil_tmp12->dev_private;
  __cil_tmp14 = (struct drm_i915_private *)__cil_tmp13;
  __cil_tmp15 = __cil_tmp14->info;
  __cil_tmp16 = __cil_tmp15->gen;
  __cil_tmp17 = (unsigned char )__cil_tmp16;
  __cil_tmp18 = (unsigned int )__cil_tmp17;
  if (__cil_tmp18 == 5U) {
    pp_reg = 815620;
    lvds_reg = 921984;
  } else {
    {
    __cil_tmp19 = dev_priv->dev;
    __cil_tmp20 = __cil_tmp19->dev_private;
    __cil_tmp21 = (struct drm_i915_private *)__cil_tmp20;
    __cil_tmp22 = __cil_tmp21->info;
    __cil_tmp23 = __cil_tmp22->gen;
    __cil_tmp24 = (unsigned char )__cil_tmp23;
    __cil_tmp25 = (unsigned int )__cil_tmp24;
    if (__cil_tmp25 == 6U) {
      pp_reg = 815620;
      lvds_reg = 921984;
    } else {
      {
      __cil_tmp26 = dev_priv->dev;
      __cil_tmp27 = __cil_tmp26->dev_private;
      __cil_tmp28 = (struct drm_i915_private *)__cil_tmp27;
      __cil_tmp29 = __cil_tmp28->info;
      __cil_tmp30 = (unsigned char *)__cil_tmp29;
      __cil_tmp31 = __cil_tmp30 + 2UL;
      __cil_tmp32 = *__cil_tmp31;
      __cil_tmp33 = (unsigned int )__cil_tmp32;
      if (__cil_tmp33 != 0U) {
        pp_reg = 815620;
        lvds_reg = 921984;
      } else {
        pp_reg = 397828;
        lvds_reg = 397696;
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp34 = (u32 )pp_reg;
  val = i915_read32___6(dev_priv, __cil_tmp34);
  }
  {
  __cil_tmp35 = val & 1U;
  if (__cil_tmp35 == 0U) {
    locked = (bool )0;
  } else {
    {
    __cil_tmp36 = val & 2882338816U;
    if (__cil_tmp36 == 2882338816U) {
      locked = (bool )0;
    } else {

    }
    }
  }
  }
  {
  __cil_tmp37 = (u32 )lvds_reg;
  tmp = i915_read32___6(dev_priv, __cil_tmp37);
  }
  {
  __cil_tmp38 = tmp & 1073741824U;
  if (__cil_tmp38 != 0U) {
    panel_pipe = (enum pipe )1;
  } else {

  }
  }
  {
  __cil_tmp39 = (unsigned int )pipe;
  __cil_tmp40 = (unsigned int )panel_pipe;
  if (__cil_tmp40 == __cil_tmp39) {
    if ((int )locked) {
      tmp___0 = 1;
    } else {
      tmp___0 = 0;
    }
  } else {
    tmp___0 = 0;
  }
  }
  {
  __ret_warn_on = tmp___0;
  __cil_tmp41 = __ret_warn_on != 0;
  __cil_tmp42 = (long )__cil_tmp41;
  tmp___1 = __builtin_expect(__cil_tmp42, 0L);
  }
  if (tmp___1 != 0L) {
    {
    __cil_tmp43 = (int const )908;
    __cil_tmp44 = (int )__cil_tmp43;
    __cil_tmp45 = (unsigned int )pipe;
    __cil_tmp46 = __cil_tmp45 + 65U;
    warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p",
                      __cil_tmp44, "panel assertion failure, pipe %c regs locked\n",
                      __cil_tmp46);
    }
  } else {

  }
  {
  __cil_tmp47 = __ret_warn_on != 0;
  __cil_tmp48 = (long )__cil_tmp47;
  __builtin_expect(__cil_tmp48, 0L);
  }
  return;
}
}
static void assert_pipe(struct drm_i915_private *dev_priv , enum pipe pipe , bool state )
{ int reg ;
  u32 val ;
  bool cur_state ;
  int __ret_warn_on ;
  char const *tmp ;
  char const *tmp___0 ;
  long tmp___1 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  u32 __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  long __cil_tmp20 ;
  int __cil_tmp21 ;
  bool __cil_tmp22 ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  int __cil_tmp29 ;
  long __cil_tmp30 ;

  {
  {
  __cil_tmp11 = (unsigned int )pipe;
  __cil_tmp12 = __cil_tmp11 * 4096U;
  __cil_tmp13 = __cil_tmp12 + 458760U;
  reg = (int )__cil_tmp13;
  __cil_tmp14 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp14);
  __cil_tmp15 = (int )val;
  __cil_tmp16 = __cil_tmp15 < 0;
  cur_state = (bool )__cil_tmp16;
  __cil_tmp17 = (int )state;
  __cil_tmp18 = (int )cur_state;
  __ret_warn_on = __cil_tmp18 != __cil_tmp17;
  __cil_tmp19 = __ret_warn_on != 0;
  __cil_tmp20 = (long )__cil_tmp19;
  tmp___1 = __builtin_expect(__cil_tmp20, 0L);
  }
  if (tmp___1 != 0L) {
    {
    __cil_tmp21 = (int )cur_state;
    __cil_tmp22 = (bool )__cil_tmp21;
    tmp = state_string(__cil_tmp22);
    __cil_tmp23 = (int )state;
    __cil_tmp24 = (bool )__cil_tmp23;
    tmp___0 = state_string(__cil_tmp24);
    __cil_tmp25 = (int const )923;
    __cil_tmp26 = (int )__cil_tmp25;
    __cil_tmp27 = (unsigned int )pipe;
    __cil_tmp28 = __cil_tmp27 + 65U;
    warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p",
                      __cil_tmp26, "pipe %c assertion failure (expected %s, current %s)\n",
                      __cil_tmp28, tmp___0, tmp);
    }
  } else {

  }
  {
  __cil_tmp29 = __ret_warn_on != 0;
  __cil_tmp30 = (long )__cil_tmp29;
  __builtin_expect(__cil_tmp30, 0L);
  }
  return;
}
}
static void assert_plane_enabled(struct drm_i915_private *dev_priv , enum plane plane )
{ int reg ;
  u32 val ;
  int __ret_warn_on ;
  long tmp ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  u32 __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  long __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  int __cil_tmp18 ;
  long __cil_tmp19 ;

  {
  {
  __cil_tmp7 = (unsigned int )plane;
  __cil_tmp8 = __cil_tmp7 * 4096U;
  __cil_tmp9 = __cil_tmp8 + 459136U;
  reg = (int )__cil_tmp9;
  __cil_tmp10 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp10);
  __cil_tmp11 = (int )val;
  __ret_warn_on = __cil_tmp11 >= 0;
  __cil_tmp12 = __ret_warn_on != 0;
  __cil_tmp13 = (long )__cil_tmp12;
  tmp = __builtin_expect(__cil_tmp13, 0L);
  }
  if (tmp != 0L) {
    {
    __cil_tmp14 = (int const )938;
    __cil_tmp15 = (int )__cil_tmp14;
    __cil_tmp16 = (unsigned int )plane;
    __cil_tmp17 = __cil_tmp16 + 65U;
    warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p",
                      __cil_tmp15, "plane %c assertion failure, should be active but is disabled\n",
                      __cil_tmp17);
    }
  } else {

  }
  {
  __cil_tmp18 = __ret_warn_on != 0;
  __cil_tmp19 = (long )__cil_tmp18;
  __builtin_expect(__cil_tmp19, 0L);
  }
  return;
}
}
static void assert_planes_disabled(struct drm_i915_private *dev_priv , enum pipe pipe )
{ int reg ;
  int i ;
  u32 val ;
  int cur_pipe ;
  int __ret_warn_on ;
  int tmp ;
  long tmp___0 ;
  struct drm_device *__cil_tmp10 ;
  void *__cil_tmp11 ;
  struct drm_i915_private *__cil_tmp12 ;
  struct intel_device_info const *__cil_tmp13 ;
  u8 __cil_tmp14 ;
  unsigned char __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  struct drm_device *__cil_tmp17 ;
  void *__cil_tmp18 ;
  struct drm_i915_private *__cil_tmp19 ;
  struct intel_device_info const *__cil_tmp20 ;
  u8 __cil_tmp21 ;
  unsigned char __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  struct drm_device *__cil_tmp24 ;
  void *__cil_tmp25 ;
  struct drm_i915_private *__cil_tmp26 ;
  struct intel_device_info const *__cil_tmp27 ;
  unsigned char *__cil_tmp28 ;
  unsigned char *__cil_tmp29 ;
  unsigned char __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  int __cil_tmp32 ;
  u32 __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  int __cil_tmp39 ;
  long __cil_tmp40 ;
  int __cil_tmp41 ;
  int __cil_tmp42 ;
  int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  int __cil_tmp46 ;
  long __cil_tmp47 ;

  {
  {
  __cil_tmp10 = dev_priv->dev;
  __cil_tmp11 = __cil_tmp10->dev_private;
  __cil_tmp12 = (struct drm_i915_private *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12->info;
  __cil_tmp14 = __cil_tmp13->gen;
  __cil_tmp15 = (unsigned char )__cil_tmp14;
  __cil_tmp16 = (unsigned int )__cil_tmp15;
  if (__cil_tmp16 == 5U) {
    return;
  } else {
    {
    __cil_tmp17 = dev_priv->dev;
    __cil_tmp18 = __cil_tmp17->dev_private;
    __cil_tmp19 = (struct drm_i915_private *)__cil_tmp18;
    __cil_tmp20 = __cil_tmp19->info;
    __cil_tmp21 = __cil_tmp20->gen;
    __cil_tmp22 = (unsigned char )__cil_tmp21;
    __cil_tmp23 = (unsigned int )__cil_tmp22;
    if (__cil_tmp23 == 6U) {
      return;
    } else {
      {
      __cil_tmp24 = dev_priv->dev;
      __cil_tmp25 = __cil_tmp24->dev_private;
      __cil_tmp26 = (struct drm_i915_private *)__cil_tmp25;
      __cil_tmp27 = __cil_tmp26->info;
      __cil_tmp28 = (unsigned char *)__cil_tmp27;
      __cil_tmp29 = __cil_tmp28 + 2UL;
      __cil_tmp30 = *__cil_tmp29;
      __cil_tmp31 = (unsigned int )__cil_tmp30;
      if (__cil_tmp31 != 0U) {
        return;
      } else {

      }
      }
    }
    }
  }
  }
  i = 0;
  goto ldv_38385;
  ldv_38384:
  {
  __cil_tmp32 = i * 4096;
  reg = __cil_tmp32 + 459136;
  __cil_tmp33 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp33);
  __cil_tmp34 = val & 50331648U;
  __cil_tmp35 = __cil_tmp34 >> 24;
  cur_pipe = (int )__cil_tmp35;
  }
  {
  __cil_tmp36 = (int )val;
  if (__cil_tmp36 < 0) {
    {
    __cil_tmp37 = (unsigned int )pipe;
    __cil_tmp38 = (unsigned int )cur_pipe;
    if (__cil_tmp38 == __cil_tmp37) {
      tmp = 1;
    } else {
      tmp = 0;
    }
    }
  } else {
    tmp = 0;
  }
  }
  {
  __ret_warn_on = tmp;
  __cil_tmp39 = __ret_warn_on != 0;
  __cil_tmp40 = (long )__cil_tmp39;
  tmp___0 = __builtin_expect(__cil_tmp40, 0L);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp41 = (int const )960;
    __cil_tmp42 = (int )__cil_tmp41;
    __cil_tmp43 = i + 65;
    __cil_tmp44 = (unsigned int )pipe;
    __cil_tmp45 = __cil_tmp44 + 65U;
    warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p",
                      __cil_tmp42, "plane %c assertion failure, should be off on pipe %c but is still active\n",
                      __cil_tmp43, __cil_tmp45);
    }
  } else {

  }
  {
  __cil_tmp46 = __ret_warn_on != 0;
  __cil_tmp47 = (long )__cil_tmp46;
  __builtin_expect(__cil_tmp47, 0L);
  i = i + 1;
  }
  ldv_38385: ;
  if (i <= 1) {
    goto ldv_38384;
  } else {
    goto ldv_38386;
  }
  ldv_38386: ;
  return;
}
}
static void assert_pch_refclk_enabled(struct drm_i915_private *dev_priv )
{ u32 val ;
  bool enabled ;
  int __ret_warn_on ;
  long tmp ;
  unsigned int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  long __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  long __cil_tmp13 ;

  {
  {
  val = i915_read32___6(dev_priv, 811520U);
  __cil_tmp6 = val & 8064U;
  __cil_tmp7 = __cil_tmp6 != 0U;
  enabled = (bool )__cil_tmp7;
  __ret_warn_on = ! enabled;
  __cil_tmp8 = __ret_warn_on != 0;
  __cil_tmp9 = (long )__cil_tmp8;
  tmp = __builtin_expect(__cil_tmp9, 0L);
  }
  if (tmp != 0L) {
    {
    __cil_tmp10 = (int const )972;
    __cil_tmp11 = (int )__cil_tmp10;
    warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p",
                      __cil_tmp11, "PCH refclk assertion failure, should be active but is disabled\n");
    }
  } else {

  }
  {
  __cil_tmp12 = __ret_warn_on != 0;
  __cil_tmp13 = (long )__cil_tmp12;
  __builtin_expect(__cil_tmp13, 0L);
  }
  return;
}
}
static void assert_transcoder_disabled(struct drm_i915_private *dev_priv , enum pipe pipe )
{ int reg ;
  u32 val ;
  bool enabled ;
  int __ret_warn_on ;
  long tmp ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  u32 __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  long __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  int __cil_tmp20 ;
  long __cil_tmp21 ;

  {
  {
  __cil_tmp8 = (unsigned int )pipe;
  __cil_tmp9 = __cil_tmp8 * 4096U;
  __cil_tmp10 = __cil_tmp9 + 983048U;
  reg = (int )__cil_tmp10;
  __cil_tmp11 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp11);
  __cil_tmp12 = (int )val;
  __cil_tmp13 = __cil_tmp12 < 0;
  enabled = (bool )__cil_tmp13;
  __ret_warn_on = (int )enabled;
  __cil_tmp14 = __ret_warn_on != 0;
  __cil_tmp15 = (long )__cil_tmp14;
  tmp = __builtin_expect(__cil_tmp15, 0L);
  }
  if (tmp != 0L) {
    {
    __cil_tmp16 = (int const )987;
    __cil_tmp17 = (int )__cil_tmp16;
    __cil_tmp18 = (unsigned int )pipe;
    __cil_tmp19 = __cil_tmp18 + 65U;
    warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p",
                      __cil_tmp17, "transcoder assertion failed, should be off on pipe %c but is still active\n",
                      __cil_tmp19);
    }
  } else {

  }
  {
  __cil_tmp20 = __ret_warn_on != 0;
  __cil_tmp21 = (long )__cil_tmp20;
  __builtin_expect(__cil_tmp21, 0L);
  }
  return;
}
}
static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv , enum pipe pipe ,
                                   int reg )
{ u32 val ;
  u32 tmp ;
  int __ret_warn_on ;
  long tmp___0 ;
  u32 __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  int __cil_tmp13 ;
  long __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  int __cil_tmp19 ;
  long __cil_tmp20 ;

  {
  {
  __cil_tmp8 = (u32 )reg;
  tmp = i915_read32___6(dev_priv, __cil_tmp8);
  val = tmp;
  __cil_tmp9 = (unsigned int )pipe;
  __cil_tmp10 = __cil_tmp9 << 30;
  __cil_tmp11 = __cil_tmp10 | 2147483648U;
  __cil_tmp12 = val & 3221225472U;
  __ret_warn_on = __cil_tmp12 == __cil_tmp11;
  __cil_tmp13 = __ret_warn_on != 0;
  __cil_tmp14 = (long )__cil_tmp13;
  tmp___0 = __builtin_expect(__cil_tmp14, 0L);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp15 = (int const )996;
    __cil_tmp16 = (int )__cil_tmp15;
    __cil_tmp17 = (unsigned int )pipe;
    __cil_tmp18 = __cil_tmp17 + 65U;
    warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p",
                      __cil_tmp16, "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
                      reg, __cil_tmp18);
    }
  } else {

  }
  {
  __cil_tmp19 = __ret_warn_on != 0;
  __cil_tmp20 = (long )__cil_tmp19;
  __builtin_expect(__cil_tmp20, 0L);
  }
  return;
}
}
static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv , enum pipe pipe ,
                                     int reg )
{ u32 val ;
  u32 tmp ;
  int __ret_warn_on ;
  long tmp___0 ;
  u32 __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  int __cil_tmp13 ;
  long __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  int __cil_tmp19 ;
  long __cil_tmp20 ;

  {
  {
  __cil_tmp8 = (u32 )reg;
  tmp = i915_read32___6(dev_priv, __cil_tmp8);
  val = tmp;
  __cil_tmp9 = (unsigned int )pipe;
  __cil_tmp10 = __cil_tmp9 << 30;
  __cil_tmp11 = __cil_tmp10 | 2147483648U;
  __cil_tmp12 = val & 3221225472U;
  __ret_warn_on = __cil_tmp12 == __cil_tmp11;
  __cil_tmp13 = __ret_warn_on != 0;
  __cil_tmp14 = (long )__cil_tmp13;
  tmp___0 = __builtin_expect(__cil_tmp14, 0L);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp15 = (int const )1005;
    __cil_tmp16 = (int )__cil_tmp15;
    __cil_tmp17 = (unsigned int )pipe;
    __cil_tmp18 = __cil_tmp17 + 65U;
    warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p",
                      __cil_tmp16, "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
                      reg, __cil_tmp18);
    }
  } else {

  }
  {
  __cil_tmp19 = __ret_warn_on != 0;
  __cil_tmp20 = (long )__cil_tmp19;
  __builtin_expect(__cil_tmp20, 0L);
  }
  return;
}
}
static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv , enum pipe pipe )
{ int reg ;
  u32 val ;
  int __ret_warn_on ;
  long tmp ;
  int __ret_warn_on___0 ;
  long tmp___0 ;
  u32 __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  int __cil_tmp14 ;
  long __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  int __cil_tmp20 ;
  long __cil_tmp21 ;
  u32 __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  int __cil_tmp27 ;
  long __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  int __cil_tmp33 ;
  long __cil_tmp34 ;

  {
  {
  assert_pch_dp_disabled(dev_priv, pipe, 934144);
  assert_pch_dp_disabled(dev_priv, pipe, 934400);
  assert_pch_dp_disabled(dev_priv, pipe, 934656);
  reg = 921856;
  __cil_tmp9 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp9);
  __cil_tmp10 = (unsigned int )pipe;
  __cil_tmp11 = __cil_tmp10 << 30;
  __cil_tmp12 = __cil_tmp11 | 2147483648U;
  __cil_tmp13 = val & 3221225472U;
  __ret_warn_on = __cil_tmp13 == __cil_tmp12;
  __cil_tmp14 = __ret_warn_on != 0;
  __cil_tmp15 = (long )__cil_tmp14;
  tmp = __builtin_expect(__cil_tmp15, 0L);
  }
  if (tmp != 0L) {
    {
    __cil_tmp16 = (int const )1022;
    __cil_tmp17 = (int )__cil_tmp16;
    __cil_tmp18 = (unsigned int )pipe;
    __cil_tmp19 = __cil_tmp18 + 65U;
    warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p",
                      __cil_tmp17, "PCH VGA enabled on transcoder %c, should be disabled\n",
                      __cil_tmp19);
    }
  } else {

  }
  {
  __cil_tmp20 = __ret_warn_on != 0;
  __cil_tmp21 = (long )__cil_tmp20;
  __builtin_expect(__cil_tmp21, 0L);
  reg = 921984;
  __cil_tmp22 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp22);
  __cil_tmp23 = (unsigned int )pipe;
  __cil_tmp24 = __cil_tmp23 << 30;
  __cil_tmp25 = __cil_tmp24 | 2147483648U;
  __cil_tmp26 = val & 3221225472U;
  __ret_warn_on___0 = __cil_tmp26 == __cil_tmp25;
  __cil_tmp27 = __ret_warn_on___0 != 0;
  __cil_tmp28 = (long )__cil_tmp27;
  tmp___0 = __builtin_expect(__cil_tmp28, 0L);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp29 = (int const )1028;
    __cil_tmp30 = (int )__cil_tmp29;
    __cil_tmp31 = (unsigned int )pipe;
    __cil_tmp32 = __cil_tmp31 + 65U;
    warn_slowpath_fmt("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p",
                      __cil_tmp30, "PCH LVDS enabled on transcoder %c, should be disabled\n",
                      __cil_tmp32);
    }
  } else {

  }
  {
  __cil_tmp33 = __ret_warn_on___0 != 0;
  __cil_tmp34 = (long )__cil_tmp33;
  __builtin_expect(__cil_tmp34, 0L);
  assert_pch_hdmi_disabled(dev_priv, pipe, 921920);
  assert_pch_hdmi_disabled(dev_priv, pipe, 921936);
  assert_pch_hdmi_disabled(dev_priv, pipe, 921952);
  }
  return;
}
}
static void intel_enable_pll(struct drm_i915_private *dev_priv , enum pipe pipe )
{ int reg ;
  u32 val ;
  long tmp ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  int __cil_tmp10 ;
  long __cil_tmp11 ;
  struct drm_device *__cil_tmp12 ;
  void *__cil_tmp13 ;
  struct drm_i915_private *__cil_tmp14 ;
  struct intel_device_info const *__cil_tmp15 ;
  unsigned char *__cil_tmp16 ;
  unsigned char *__cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  struct drm_device *__cil_tmp20 ;
  int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  u32 __cil_tmp25 ;
  u32 __cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  void *__cil_tmp28 ;
  void const volatile *__cil_tmp29 ;
  void const volatile *__cil_tmp30 ;
  u32 __cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  void *__cil_tmp33 ;
  void const volatile *__cil_tmp34 ;
  void const volatile *__cil_tmp35 ;
  u32 __cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  void *__cil_tmp38 ;
  void const volatile *__cil_tmp39 ;
  void const volatile *__cil_tmp40 ;

  {
  {
  __cil_tmp6 = dev_priv->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  __cil_tmp10 = __cil_tmp9 > 4U;
  __cil_tmp11 = (long )__cil_tmp10;
  tmp = __builtin_expect(__cil_tmp11, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p"),
                         "i" (1052), "i" (12UL));
    ldv_38435: ;
    goto ldv_38435;
  } else {

  }
  {
  __cil_tmp12 = dev_priv->dev;
  __cil_tmp13 = __cil_tmp12->dev_private;
  __cil_tmp14 = (struct drm_i915_private *)__cil_tmp13;
  __cil_tmp15 = __cil_tmp14->info;
  __cil_tmp16 = (unsigned char *)__cil_tmp15;
  __cil_tmp17 = __cil_tmp16 + 1UL;
  __cil_tmp18 = *__cil_tmp17;
  __cil_tmp19 = (unsigned int )__cil_tmp18;
  if (__cil_tmp19 != 0U) {
    {
    __cil_tmp20 = dev_priv->dev;
    __cil_tmp21 = __cil_tmp20->pci_device;
    if (__cil_tmp21 != 13687) {
      {
      assert_panel_unlocked(dev_priv, pipe);
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp22 = (unsigned int )pipe;
  __cil_tmp23 = __cil_tmp22 + 6149U;
  __cil_tmp24 = __cil_tmp23 * 4U;
  reg = (int )__cil_tmp24;
  __cil_tmp25 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp25);
  val = val | 2147483648U;
  __cil_tmp26 = (u32 )reg;
  i915_write32___4(dev_priv, __cil_tmp26, val);
  __cil_tmp27 = (unsigned long )reg;
  __cil_tmp28 = dev_priv->regs;
  __cil_tmp29 = (void const volatile *)__cil_tmp28;
  __cil_tmp30 = __cil_tmp29 + __cil_tmp27;
  readl(__cil_tmp30);
  __const_udelay(644250UL);
  __cil_tmp31 = (u32 )reg;
  i915_write32___4(dev_priv, __cil_tmp31, val);
  __cil_tmp32 = (unsigned long )reg;
  __cil_tmp33 = dev_priv->regs;
  __cil_tmp34 = (void const volatile *)__cil_tmp33;
  __cil_tmp35 = __cil_tmp34 + __cil_tmp32;
  readl(__cil_tmp35);
  __const_udelay(644250UL);
  __cil_tmp36 = (u32 )reg;
  i915_write32___4(dev_priv, __cil_tmp36, val);
  __cil_tmp37 = (unsigned long )reg;
  __cil_tmp38 = dev_priv->regs;
  __cil_tmp39 = (void const volatile *)__cil_tmp38;
  __cil_tmp40 = __cil_tmp39 + __cil_tmp37;
  readl(__cil_tmp40);
  __const_udelay(644250UL);
  }
  return;
}
}
static void intel_disable_pll(struct drm_i915_private *dev_priv , enum pipe pipe )
{ int reg ;
  u32 val ;
  unsigned int __cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  int __cil_tmp7 ;
  bool __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  u32 __cil_tmp12 ;
  u32 __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  void *__cil_tmp15 ;
  void const volatile *__cil_tmp16 ;
  void const volatile *__cil_tmp17 ;

  {
  {
  __cil_tmp5 = (unsigned int )pipe;
  if (__cil_tmp5 == 0U) {
    {
    __cil_tmp6 = dev_priv->quirks;
    __cil_tmp7 = (int )__cil_tmp6;
    if (__cil_tmp7 & 1) {
      return;
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp8 = (bool )0;
  assert_pipe(dev_priv, pipe, __cil_tmp8);
  __cil_tmp9 = (unsigned int )pipe;
  __cil_tmp10 = __cil_tmp9 + 6149U;
  __cil_tmp11 = __cil_tmp10 * 4U;
  reg = (int )__cil_tmp11;
  __cil_tmp12 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp12);
  val = val & 2147483647U;
  __cil_tmp13 = (u32 )reg;
  i915_write32___4(dev_priv, __cil_tmp13, val);
  __cil_tmp14 = (unsigned long )reg;
  __cil_tmp15 = dev_priv->regs;
  __cil_tmp16 = (void const volatile *)__cil_tmp15;
  __cil_tmp17 = __cil_tmp16 + __cil_tmp14;
  readl(__cil_tmp17);
  }
  return;
}
}
static void intel_enable_pch_pll(struct drm_i915_private *dev_priv , enum pipe pipe )
{ int reg ;
  u32 val ;
  long tmp ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  int __cil_tmp10 ;
  long __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  u32 __cil_tmp15 ;
  u32 __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  void *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  void const volatile *__cil_tmp20 ;

  {
  {
  __cil_tmp6 = dev_priv->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  __cil_tmp10 = __cil_tmp9 <= 4U;
  __cil_tmp11 = (long )__cil_tmp10;
  tmp = __builtin_expect(__cil_tmp11, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p"),
                         "i" (1117), "i" (12UL));
    ldv_38448: ;
    goto ldv_38448;
  } else {

  }
  {
  assert_pch_refclk_enabled(dev_priv);
  __cil_tmp12 = (unsigned int )pipe;
  __cil_tmp13 = __cil_tmp12 + 202757U;
  __cil_tmp14 = __cil_tmp13 * 4U;
  reg = (int )__cil_tmp14;
  __cil_tmp15 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp15);
  val = val | 2147483648U;
  __cil_tmp16 = (u32 )reg;
  i915_write32___4(dev_priv, __cil_tmp16, val);
  __cil_tmp17 = (unsigned long )reg;
  __cil_tmp18 = dev_priv->regs;
  __cil_tmp19 = (void const volatile *)__cil_tmp18;
  __cil_tmp20 = __cil_tmp19 + __cil_tmp17;
  readl(__cil_tmp20);
  __const_udelay(859000UL);
  }
  return;
}
}
static void intel_disable_pch_pll(struct drm_i915_private *dev_priv , enum pipe pipe )
{ int reg ;
  u32 val ;
  long tmp ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  int __cil_tmp10 ;
  long __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  u32 __cil_tmp15 ;
  u32 __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  void *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  void const volatile *__cil_tmp20 ;

  {
  {
  __cil_tmp6 = dev_priv->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  __cil_tmp10 = __cil_tmp9 <= 4U;
  __cil_tmp11 = (long )__cil_tmp10;
  tmp = __builtin_expect(__cil_tmp11, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p"),
                         "i" (1137), "i" (12UL));
    ldv_38455: ;
    goto ldv_38455;
  } else {

  }
  {
  assert_transcoder_disabled(dev_priv, pipe);
  __cil_tmp12 = (unsigned int )pipe;
  __cil_tmp13 = __cil_tmp12 + 202757U;
  __cil_tmp14 = __cil_tmp13 * 4U;
  reg = (int )__cil_tmp14;
  __cil_tmp15 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp15);
  val = val & 2147483647U;
  __cil_tmp16 = (u32 )reg;
  i915_write32___4(dev_priv, __cil_tmp16, val);
  __cil_tmp17 = (unsigned long )reg;
  __cil_tmp18 = dev_priv->regs;
  __cil_tmp19 = (void const volatile *)__cil_tmp18;
  __cil_tmp20 = __cil_tmp19 + __cil_tmp17;
  readl(__cil_tmp20);
  __const_udelay(859000UL);
  }
  return;
}
}
static void intel_enable_transcoder(struct drm_i915_private *dev_priv , enum pipe pipe )
{ int reg ;
  u32 val ;
  long tmp ;
  u32 tmp___0 ;
  unsigned long timeout__ ;
  unsigned long tmp___1 ;
  int ret__ ;
  struct thread_info *tmp___2 ;
  int pfo_ret__ ;
  int tmp___3 ;
  u32 tmp___4 ;
  struct intel_device_info const *__cil_tmp14 ;
  u8 __cil_tmp15 ;
  unsigned char __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  int __cil_tmp18 ;
  long __cil_tmp19 ;
  bool __cil_tmp20 ;
  bool __cil_tmp21 ;
  bool __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  u32 __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  u32 __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  long __cil_tmp36 ;
  long __cil_tmp37 ;
  long __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  atomic_t const *__cil_tmp41 ;
  u32 __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;

  {
  {
  __cil_tmp14 = dev_priv->info;
  __cil_tmp15 = __cil_tmp14->gen;
  __cil_tmp16 = (unsigned char )__cil_tmp15;
  __cil_tmp17 = (unsigned int )__cil_tmp16;
  __cil_tmp18 = __cil_tmp17 <= 4U;
  __cil_tmp19 = (long )__cil_tmp18;
  tmp = __builtin_expect(__cil_tmp19, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p"),
                         "i" (1157), "i" (12UL));
    ldv_38462: ;
    goto ldv_38462;
  } else {

  }
  {
  __cil_tmp20 = (bool )1;
  assert_pch_pll(dev_priv, pipe, __cil_tmp20);
  __cil_tmp21 = (bool )1;
  assert_fdi_tx(dev_priv, pipe, __cil_tmp21);
  __cil_tmp22 = (bool )1;
  assert_fdi_rx(dev_priv, pipe, __cil_tmp22);
  __cil_tmp23 = (unsigned int )pipe;
  __cil_tmp24 = __cil_tmp23 * 4096U;
  __cil_tmp25 = __cil_tmp24 + 983048U;
  reg = (int )__cil_tmp25;
  __cil_tmp26 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp26);
  val = val & 4294967071U;
  __cil_tmp27 = (unsigned int )pipe;
  __cil_tmp28 = __cil_tmp27 * 4096U;
  __cil_tmp29 = __cil_tmp28 + 458760U;
  tmp___0 = i915_read32___6(dev_priv, __cil_tmp29);
  __cil_tmp30 = tmp___0 & 224U;
  val = __cil_tmp30 | val;
  __cil_tmp31 = (u32 )reg;
  __cil_tmp32 = val | 2147483648U;
  i915_write32___4(dev_priv, __cil_tmp31, __cil_tmp32);
  __cil_tmp33 = (unsigned int const )100U;
  __cil_tmp34 = (unsigned int )__cil_tmp33;
  tmp___1 = msecs_to_jiffies(__cil_tmp34);
  __cil_tmp35 = (unsigned long )jiffies;
  timeout__ = tmp___1 + __cil_tmp35;
  ret__ = 0;
  }
  goto ldv_38481;
  ldv_38480: ;
  {
  __cil_tmp36 = (long )jiffies;
  __cil_tmp37 = (long )timeout__;
  __cil_tmp38 = __cil_tmp37 - __cil_tmp36;
  if (__cil_tmp38 < 0L) {
    ret__ = -110;
    goto ldv_38471;
  } else {

  }
  }
  {
  tmp___2 = current_thread_info();
  }
  {
  __cil_tmp39 = tmp___2->preempt_count;
  __cil_tmp40 = __cil_tmp39 & -268435457;
  if (__cil_tmp40 == 0) {
    if (1) {
      goto case_4;
    } else {
      goto switch_default;
      if (0) {
        __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
        goto ldv_38474;
        __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_38474;
        case_4:
        __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_38474;
        __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_38474;
        switch_default:
        {
        __bad_percpu_size();
        }
      } else {

      }
    }
    ldv_38474:
    {
    __cil_tmp41 = (atomic_t const *)(& kgdb_active);
    tmp___3 = atomic_read(__cil_tmp41);
    }
    if (pfo_ret__ != tmp___3) {
      {
      msleep(1U);
      }
    } else {

    }
  } else {

  }
  }
  ldv_38481:
  {
  __cil_tmp42 = (u32 )reg;
  tmp___4 = i915_read32___6(dev_priv, __cil_tmp42);
  }
  {
  __cil_tmp43 = tmp___4 & 1073741824U;
  if (__cil_tmp43 == 0U) {
    goto ldv_38480;
  } else {
    goto ldv_38471;
  }
  }
  ldv_38471: ;
  if (ret__ != 0) {
    {
    __cil_tmp44 = (unsigned int )pipe;
    drm_err("intel_enable_transcoder", "failed to enable transcoder %d\n", __cil_tmp44);
    }
  } else {

  }
  return;
}
}
static void intel_disable_transcoder(struct drm_i915_private *dev_priv , enum pipe pipe )
{ int reg ;
  u32 val ;
  unsigned long timeout__ ;
  unsigned long tmp ;
  int ret__ ;
  struct thread_info *tmp___0 ;
  int pfo_ret__ ;
  int tmp___1 ;
  u32 tmp___2 ;
  bool __cil_tmp12 ;
  bool __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  u32 __cil_tmp17 ;
  u32 __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  long __cil_tmp22 ;
  long __cil_tmp23 ;
  long __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  atomic_t const *__cil_tmp27 ;
  u32 __cil_tmp28 ;
  unsigned int __cil_tmp29 ;

  {
  {
  __cil_tmp12 = (bool )0;
  assert_fdi_tx(dev_priv, pipe, __cil_tmp12);
  __cil_tmp13 = (bool )0;
  assert_fdi_rx(dev_priv, pipe, __cil_tmp13);
  assert_pch_ports_disabled(dev_priv, pipe);
  __cil_tmp14 = (unsigned int )pipe;
  __cil_tmp15 = __cil_tmp14 * 4096U;
  __cil_tmp16 = __cil_tmp15 + 983048U;
  reg = (int )__cil_tmp16;
  __cil_tmp17 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp17);
  val = val & 2147483647U;
  __cil_tmp18 = (u32 )reg;
  i915_write32___4(dev_priv, __cil_tmp18, val);
  __cil_tmp19 = (unsigned int const )50U;
  __cil_tmp20 = (unsigned int )__cil_tmp19;
  tmp = msecs_to_jiffies(__cil_tmp20);
  __cil_tmp21 = (unsigned long )jiffies;
  timeout__ = tmp + __cil_tmp21;
  ret__ = 0;
  }
  goto ldv_38508;
  ldv_38507: ;
  {
  __cil_tmp22 = (long )jiffies;
  __cil_tmp23 = (long )timeout__;
  __cil_tmp24 = __cil_tmp23 - __cil_tmp22;
  if (__cil_tmp24 < 0L) {
    ret__ = -110;
    goto ldv_38498;
  } else {

  }
  }
  {
  tmp___0 = current_thread_info();
  }
  {
  __cil_tmp25 = tmp___0->preempt_count;
  __cil_tmp26 = __cil_tmp25 & -268435457;
  if (__cil_tmp26 == 0) {
    if (1) {
      goto case_4;
    } else {
      goto switch_default;
      if (0) {
        __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
        goto ldv_38501;
        __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_38501;
        case_4:
        __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_38501;
        __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_38501;
        switch_default:
        {
        __bad_percpu_size();
        }
      } else {

      }
    }
    ldv_38501:
    {
    __cil_tmp27 = (atomic_t const *)(& kgdb_active);
    tmp___1 = atomic_read(__cil_tmp27);
    }
    if (pfo_ret__ != tmp___1) {
      {
      msleep(1U);
      }
    } else {

    }
  } else {

  }
  }
  ldv_38508:
  {
  __cil_tmp28 = (u32 )reg;
  tmp___2 = i915_read32___6(dev_priv, __cil_tmp28);
  }
  {
  __cil_tmp29 = tmp___2 & 1073741824U;
  if (__cil_tmp29 != 0U) {
    goto ldv_38507;
  } else {
    goto ldv_38498;
  }
  }
  ldv_38498: ;
  if (ret__ != 0) {
    {
    drm_err("intel_disable_transcoder", "failed to disable transcoder\n");
    }
  } else {

  }
  return;
}
}
static void intel_enable_pipe(struct drm_i915_private *dev_priv , enum pipe pipe ,
                              bool pch_port )
{ int reg ;
  u32 val ;
  struct drm_device *__cil_tmp6 ;
  void *__cil_tmp7 ;
  struct drm_i915_private *__cil_tmp8 ;
  struct intel_device_info const *__cil_tmp9 ;
  u8 __cil_tmp10 ;
  unsigned char __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  struct drm_device *__cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  u8 __cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  struct drm_device *__cil_tmp20 ;
  void *__cil_tmp21 ;
  struct drm_i915_private *__cil_tmp22 ;
  struct intel_device_info const *__cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned char *__cil_tmp25 ;
  unsigned char __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  bool __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  u32 __cil_tmp32 ;
  int __cil_tmp33 ;
  u32 __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  struct drm_device *__cil_tmp36 ;
  int __cil_tmp37 ;

  {
  {
  __cil_tmp6 = dev_priv->dev;
  __cil_tmp7 = __cil_tmp6->dev_private;
  __cil_tmp8 = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp9 = __cil_tmp8->info;
  __cil_tmp10 = __cil_tmp9->gen;
  __cil_tmp11 = (unsigned char )__cil_tmp10;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  if (__cil_tmp12 != 5U) {
    {
    __cil_tmp13 = dev_priv->dev;
    __cil_tmp14 = __cil_tmp13->dev_private;
    __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
    __cil_tmp16 = __cil_tmp15->info;
    __cil_tmp17 = __cil_tmp16->gen;
    __cil_tmp18 = (unsigned char )__cil_tmp17;
    __cil_tmp19 = (unsigned int )__cil_tmp18;
    if (__cil_tmp19 != 6U) {
      {
      __cil_tmp20 = dev_priv->dev;
      __cil_tmp21 = __cil_tmp20->dev_private;
      __cil_tmp22 = (struct drm_i915_private *)__cil_tmp21;
      __cil_tmp23 = __cil_tmp22->info;
      __cil_tmp24 = (unsigned char *)__cil_tmp23;
      __cil_tmp25 = __cil_tmp24 + 2UL;
      __cil_tmp26 = *__cil_tmp25;
      __cil_tmp27 = (unsigned int )__cil_tmp26;
      if (__cil_tmp27 == 0U) {
        {
        __cil_tmp28 = (bool )1;
        assert_pll(dev_priv, pipe, __cil_tmp28);
        }
      } else {
        goto _L___0;
      }
      }
    } else {
      goto _L___0;
    }
    }
  } else
  _L___0:
  if ((int )pch_port) {
    {
    assert_fdi_rx_pll_enabled(dev_priv, pipe);
    assert_fdi_tx_pll_enabled(dev_priv, pipe);
    }
  } else {

  }
  }
  {
  __cil_tmp29 = (unsigned int )pipe;
  __cil_tmp30 = __cil_tmp29 * 4096U;
  __cil_tmp31 = __cil_tmp30 + 458760U;
  reg = (int )__cil_tmp31;
  __cil_tmp32 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp32);
  }
  {
  __cil_tmp33 = (int )val;
  if (__cil_tmp33 < 0) {
    return;
  } else {

  }
  }
  {
  __cil_tmp34 = (u32 )reg;
  __cil_tmp35 = val | 2147483648U;
  i915_write32___4(dev_priv, __cil_tmp34, __cil_tmp35);
  __cil_tmp36 = dev_priv->dev;
  __cil_tmp37 = (int )pipe;
  intel_wait_for_vblank(__cil_tmp36, __cil_tmp37);
  }
  return;
}
}
static void intel_disable_pipe(struct drm_i915_private *dev_priv , enum pipe pipe )
{ int reg ;
  u32 val ;
  unsigned int __cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  u32 __cil_tmp11 ;
  int __cil_tmp12 ;
  u32 __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  struct drm_device *__cil_tmp15 ;
  int __cil_tmp16 ;

  {
  {
  assert_planes_disabled(dev_priv, pipe);
  }
  {
  __cil_tmp5 = (unsigned int )pipe;
  if (__cil_tmp5 == 0U) {
    {
    __cil_tmp6 = dev_priv->quirks;
    __cil_tmp7 = (int )__cil_tmp6;
    if (__cil_tmp7 & 1) {
      return;
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp8 = (unsigned int )pipe;
  __cil_tmp9 = __cil_tmp8 * 4096U;
  __cil_tmp10 = __cil_tmp9 + 458760U;
  reg = (int )__cil_tmp10;
  __cil_tmp11 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp11);
  }
  {
  __cil_tmp12 = (int )val;
  if (__cil_tmp12 >= 0) {
    return;
  } else {

  }
  }
  {
  __cil_tmp13 = (u32 )reg;
  __cil_tmp14 = val & 2147483647U;
  i915_write32___4(dev_priv, __cil_tmp13, __cil_tmp14);
  __cil_tmp15 = dev_priv->dev;
  __cil_tmp16 = (int )pipe;
  intel_wait_for_pipe_off(__cil_tmp15, __cil_tmp16);
  }
  return;
}
}
static void intel_enable_plane(struct drm_i915_private *dev_priv , enum plane plane ,
                               enum pipe pipe )
{ int reg ;
  u32 val ;
  bool __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  u32 __cil_tmp10 ;
  int __cil_tmp11 ;
  u32 __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  struct drm_device *__cil_tmp14 ;
  int __cil_tmp15 ;

  {
  {
  __cil_tmp6 = (bool )1;
  assert_pipe(dev_priv, pipe, __cil_tmp6);
  __cil_tmp7 = (unsigned int )plane;
  __cil_tmp8 = __cil_tmp7 * 4096U;
  __cil_tmp9 = __cil_tmp8 + 459136U;
  reg = (int )__cil_tmp9;
  __cil_tmp10 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp10);
  }
  {
  __cil_tmp11 = (int )val;
  if (__cil_tmp11 < 0) {
    return;
  } else {

  }
  }
  {
  __cil_tmp12 = (u32 )reg;
  __cil_tmp13 = val | 2147483648U;
  i915_write32___4(dev_priv, __cil_tmp12, __cil_tmp13);
  __cil_tmp14 = dev_priv->dev;
  __cil_tmp15 = (int )pipe;
  intel_wait_for_vblank(__cil_tmp14, __cil_tmp15);
  }
  return;
}
}
static void intel_flush_display_plane(struct drm_i915_private *dev_priv , enum plane plane )
{ u32 reg ;
  u32 tmp ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;

  {
  {
  __cil_tmp5 = (unsigned int )plane;
  __cil_tmp6 = __cil_tmp5 * 4096U;
  reg = __cil_tmp6 + 459140U;
  tmp = i915_read32___6(dev_priv, reg);
  i915_write32___4(dev_priv, reg, tmp);
  }
  return;
}
}
static void intel_disable_plane(struct drm_i915_private *dev_priv , enum plane plane ,
                                enum pipe pipe )
{ int reg ;
  u32 val ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  u32 __cil_tmp9 ;
  int __cil_tmp10 ;
  u32 __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  struct drm_device *__cil_tmp13 ;
  int __cil_tmp14 ;

  {
  {
  __cil_tmp6 = (unsigned int )plane;
  __cil_tmp7 = __cil_tmp6 * 4096U;
  __cil_tmp8 = __cil_tmp7 + 459136U;
  reg = (int )__cil_tmp8;
  __cil_tmp9 = (u32 )reg;
  val = i915_read32___6(dev_priv, __cil_tmp9);
  }
  {
  __cil_tmp10 = (int )val;
  if (__cil_tmp10 >= 0) {
    return;
  } else {

  }
  }
  {
  __cil_tmp11 = (u32 )reg;
  __cil_tmp12 = val & 2147483647U;
  i915_write32___4(dev_priv, __cil_tmp11, __cil_tmp12);
  intel_flush_display_plane(dev_priv, plane);
  __cil_tmp13 = dev_priv->dev;
  __cil_tmp14 = (int )pipe;
  intel_wait_for_vblank(__cil_tmp13, __cil_tmp14);
  }
  return;
}
}
static void disable_pch_dp(struct drm_i915_private *dev_priv , enum pipe pipe , int reg )
{ u32 val ;
  u32 tmp ;
  u32 __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  u32 __cil_tmp11 ;
  unsigned int __cil_tmp12 ;

  {
  {
  __cil_tmp6 = (u32 )reg;
  tmp = i915_read32___6(dev_priv, __cil_tmp6);
  val = tmp;
  }
  {
  __cil_tmp7 = (unsigned int )pipe;
  __cil_tmp8 = __cil_tmp7 << 30;
  __cil_tmp9 = __cil_tmp8 | 2147483648U;
  __cil_tmp10 = val & 3221225472U;
  if (__cil_tmp10 == __cil_tmp9) {
    {
    __cil_tmp11 = (u32 )reg;
    __cil_tmp12 = val & 2147483647U;
    i915_write32___4(dev_priv, __cil_tmp11, __cil_tmp12);
    }
  } else {

  }
  }
  return;
}
}
static void disable_pch_hdmi(struct drm_i915_private *dev_priv , enum pipe pipe ,
                             int reg )
{ u32 val ;
  u32 tmp ;
  u32 __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  u32 __cil_tmp11 ;
  unsigned int __cil_tmp12 ;

  {
  {
  __cil_tmp6 = (u32 )reg;
  tmp = i915_read32___6(dev_priv, __cil_tmp6);
  val = tmp;
  }
  {
  __cil_tmp7 = (unsigned int )pipe;
  __cil_tmp8 = __cil_tmp7 << 30;
  __cil_tmp9 = __cil_tmp8 | 2147483648U;
  __cil_tmp10 = val & 3221225472U;
  if (__cil_tmp10 == __cil_tmp9) {
    {
    __cil_tmp11 = (u32 )reg;
    __cil_tmp12 = val & 2147483647U;
    i915_write32___4(dev_priv, __cil_tmp11, __cil_tmp12);
    }
  } else {

  }
  }
  return;
}
}
static void intel_disable_pch_ports(struct drm_i915_private *dev_priv , enum pipe pipe )
{ u32 reg ;
  u32 val ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;

  {
  {
  val = i915_read32___6(dev_priv, 815620U);
  __cil_tmp5 = val | 2882338816U;
  i915_write32___4(dev_priv, 815620U, __cil_tmp5);
  disable_pch_dp(dev_priv, pipe, 934144);
  disable_pch_dp(dev_priv, pipe, 934400);
  disable_pch_dp(dev_priv, pipe, 934656);
  reg = 921856U;
  val = i915_read32___6(dev_priv, reg);
  }
  {
  __cil_tmp6 = (unsigned int )pipe;
  __cil_tmp7 = __cil_tmp6 << 30;
  __cil_tmp8 = __cil_tmp7 | 2147483648U;
  __cil_tmp9 = val & 3221225472U;
  if (__cil_tmp9 == __cil_tmp8) {
    {
    __cil_tmp10 = val & 2147483647U;
    i915_write32___4(dev_priv, reg, __cil_tmp10);
    }
  } else {

  }
  }
  {
  reg = 921984U;
  val = i915_read32___6(dev_priv, reg);
  }
  {
  __cil_tmp11 = (unsigned int )pipe;
  __cil_tmp12 = __cil_tmp11 << 30;
  __cil_tmp13 = __cil_tmp12 | 2147483648U;
  __cil_tmp14 = val & 3221225472U;
  if (__cil_tmp14 == __cil_tmp13) {
    {
    __cil_tmp15 = val & 2147483647U;
    i915_write32___4(dev_priv, reg, __cil_tmp15);
    __cil_tmp16 = (unsigned long )reg;
    __cil_tmp17 = dev_priv->regs;
    __cil_tmp18 = (void const volatile *)__cil_tmp17;
    __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
    readl(__cil_tmp19);
    __const_udelay(429500UL);
    }
  } else {

  }
  }
  {
  disable_pch_hdmi(dev_priv, pipe, 921920);
  disable_pch_hdmi(dev_priv, pipe, 921936);
  disable_pch_hdmi(dev_priv, pipe, 921952);
  }
  return;
}
}
static void i8xx_enable_fbc(struct drm_crtc *crtc , unsigned long interval )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct drm_framebuffer *fb ;
  struct intel_framebuffer *intel_fb ;
  struct drm_framebuffer const *__mptr ;
  struct drm_i915_gem_object *obj ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr___0 ;
  int plane ;
  int i ;
  u32 fbc_ctl ;
  u32 fbc_ctl2 ;
  u32 tmp ;
  void *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  int __cil_tmp20 ;
  signed char __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  enum plane __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  int __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  signed char __cil_tmp35 ;
  enum plane __cil_tmp36 ;
  int __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  u32 __cil_tmp40 ;
  unsigned char *__cil_tmp41 ;
  unsigned char *__cil_tmp42 ;
  unsigned char __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  int __cil_tmp45 ;
  u32 __cil_tmp46 ;
  void *__cil_tmp47 ;
  struct drm_i915_private *__cil_tmp48 ;
  struct intel_device_info const *__cil_tmp49 ;
  unsigned char *__cil_tmp50 ;
  unsigned char *__cil_tmp51 ;
  unsigned char __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  u32 __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  u32 __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  unsigned char *__cil_tmp61 ;
  unsigned char *__cil_tmp62 ;
  unsigned char __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  int __cil_tmp65 ;
  u32 __cil_tmp66 ;
  unsigned long __cil_tmp67 ;
  int __cil_tmp68 ;
  int __cil_tmp69 ;

  {
  dev = crtc->dev;
  __cil_tmp16 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp16;
  fb = crtc->fb;
  __mptr = (struct drm_framebuffer const *)fb;
  intel_fb = (struct intel_framebuffer *)__mptr;
  obj = intel_fb->obj;
  __mptr___0 = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr___0;
  {
  __cil_tmp17 = dev_priv->cfb_pitch;
  __cil_tmp18 = fb->pitch;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  if (__cil_tmp19 == __cil_tmp17) {
    {
    __cil_tmp20 = dev_priv->cfb_fence;
    __cil_tmp21 = obj->fence_reg;
    __cil_tmp22 = (int )__cil_tmp21;
    if (__cil_tmp22 == __cil_tmp20) {
      {
      __cil_tmp23 = dev_priv->cfb_plane;
      __cil_tmp24 = (unsigned int )__cil_tmp23;
      __cil_tmp25 = intel_crtc->plane;
      __cil_tmp26 = (unsigned int )__cil_tmp25;
      if (__cil_tmp26 == __cil_tmp24) {
        {
        tmp = i915_read32___6(dev_priv, 12808U);
        }
        {
        __cil_tmp27 = (int )tmp;
        if (__cil_tmp27 < 0) {
          return;
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  i8xx_disable_fbc(dev);
  __cil_tmp28 = dev_priv->cfb_size;
  dev_priv->cfb_pitch = __cil_tmp28 / 1536UL;
  }
  {
  __cil_tmp29 = dev_priv->cfb_pitch;
  __cil_tmp30 = fb->pitch;
  __cil_tmp31 = (unsigned long )__cil_tmp30;
  if (__cil_tmp31 < __cil_tmp29) {
    __cil_tmp32 = fb->pitch;
    dev_priv->cfb_pitch = (unsigned long )__cil_tmp32;
  } else {

  }
  }
  __cil_tmp33 = dev_priv->cfb_pitch;
  __cil_tmp34 = __cil_tmp33 / 64UL;
  dev_priv->cfb_pitch = __cil_tmp34 - 1UL;
  __cil_tmp35 = obj->fence_reg;
  dev_priv->cfb_fence = (int )__cil_tmp35;
  __cil_tmp36 = intel_crtc->plane;
  dev_priv->cfb_plane = (int )__cil_tmp36;
  __cil_tmp37 = dev_priv->cfb_plane;
  plane = __cil_tmp37 != 0;
  i = 0;
  goto ldv_38580;
  ldv_38579:
  {
  __cil_tmp38 = i + 3264;
  __cil_tmp39 = __cil_tmp38 * 4;
  __cil_tmp40 = (u32 )__cil_tmp39;
  i915_write32___4(dev_priv, __cil_tmp40, 0U);
  i = i + 1;
  }
  ldv_38580: ;
  if (i <= 48) {
    goto ldv_38579;
  } else {
    goto ldv_38581;
  }
  ldv_38581:
  fbc_ctl2 = (u32 )plane;
  {
  __cil_tmp41 = (unsigned char *)obj;
  __cil_tmp42 = __cil_tmp41 + 225UL;
  __cil_tmp43 = *__cil_tmp42;
  __cil_tmp44 = (unsigned int )__cil_tmp43;
  if (__cil_tmp44 != 0U) {
    fbc_ctl2 = fbc_ctl2 | 2U;
  } else {

  }
  }
  {
  i915_write32___4(dev_priv, 12820U, fbc_ctl2);
  __cil_tmp45 = crtc->y;
  __cil_tmp46 = (u32 )__cil_tmp45;
  i915_write32___4(dev_priv, 12827U, __cil_tmp46);
  fbc_ctl = 3221225472U;
  }
  {
  __cil_tmp47 = dev->dev_private;
  __cil_tmp48 = (struct drm_i915_private *)__cil_tmp47;
  __cil_tmp49 = __cil_tmp48->info;
  __cil_tmp50 = (unsigned char *)__cil_tmp49;
  __cil_tmp51 = __cil_tmp50 + 1UL;
  __cil_tmp52 = *__cil_tmp51;
  __cil_tmp53 = (unsigned int )__cil_tmp52;
  if (__cil_tmp53 != 0U) {
    fbc_ctl = fbc_ctl | 8192U;
  } else {

  }
  }
  __cil_tmp54 = dev_priv->cfb_pitch;
  __cil_tmp55 = (u32 )__cil_tmp54;
  __cil_tmp56 = __cil_tmp55 & 255U;
  __cil_tmp57 = __cil_tmp56 << 5U;
  fbc_ctl = __cil_tmp57 | fbc_ctl;
  __cil_tmp58 = (u32 )interval;
  __cil_tmp59 = __cil_tmp58 & 12287U;
  __cil_tmp60 = __cil_tmp59 << 16U;
  fbc_ctl = __cil_tmp60 | fbc_ctl;
  {
  __cil_tmp61 = (unsigned char *)obj;
  __cil_tmp62 = __cil_tmp61 + 225UL;
  __cil_tmp63 = *__cil_tmp62;
  __cil_tmp64 = (unsigned int )__cil_tmp63;
  if (__cil_tmp64 != 0U) {
    __cil_tmp65 = dev_priv->cfb_fence;
    __cil_tmp66 = (u32 )__cil_tmp65;
    fbc_ctl = __cil_tmp66 | fbc_ctl;
  } else {

  }
  }
  {
  i915_write32___4(dev_priv, 12808U, fbc_ctl);
  __cil_tmp67 = dev_priv->cfb_pitch;
  __cil_tmp68 = crtc->y;
  __cil_tmp69 = dev_priv->cfb_plane;
  drm_ut_debug_printk(4U, "drm", "i8xx_enable_fbc", "enabled FBC, pitch %ld, yoff %d, plane %d, ",
                      __cil_tmp67, __cil_tmp68, __cil_tmp69);
  }
  return;
}
}
void i8xx_disable_fbc(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 fbc_ctl ;
  unsigned long timeout__ ;
  unsigned long tmp ;
  int ret__ ;
  struct thread_info *tmp___0 ;
  int pfo_ret__ ;
  int tmp___1 ;
  u32 tmp___2 ;
  void *__cil_tmp11 ;
  int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  long __cil_tmp16 ;
  long __cil_tmp17 ;
  long __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  atomic_t const *__cil_tmp21 ;
  int __cil_tmp22 ;

  {
  {
  __cil_tmp11 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp11;
  fbc_ctl = i915_read32___6(dev_priv, 12808U);
  }
  {
  __cil_tmp12 = (int )fbc_ctl;
  if (__cil_tmp12 >= 0) {
    return;
  } else {

  }
  }
  {
  fbc_ctl = fbc_ctl & 2147483647U;
  i915_write32___4(dev_priv, 12808U, fbc_ctl);
  __cil_tmp13 = (unsigned int const )10U;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  tmp = msecs_to_jiffies(__cil_tmp14);
  __cil_tmp15 = (unsigned long )jiffies;
  timeout__ = tmp + __cil_tmp15;
  ret__ = 0;
  }
  goto ldv_38606;
  ldv_38605: ;
  {
  __cil_tmp16 = (long )jiffies;
  __cil_tmp17 = (long )timeout__;
  __cil_tmp18 = __cil_tmp17 - __cil_tmp16;
  if (__cil_tmp18 < 0L) {
    ret__ = -110;
    goto ldv_38596;
  } else {

  }
  }
  {
  tmp___0 = current_thread_info();
  }
  {
  __cil_tmp19 = tmp___0->preempt_count;
  __cil_tmp20 = __cil_tmp19 & -268435457;
  if (__cil_tmp20 == 0) {
    if (1) {
      goto case_4;
    } else {
      goto switch_default;
      if (0) {
        __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
        goto ldv_38599;
        __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_38599;
        case_4:
        __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_38599;
        __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_38599;
        switch_default:
        {
        __bad_percpu_size();
        }
      } else {

      }
    }
    ldv_38599:
    {
    __cil_tmp21 = (atomic_t const *)(& kgdb_active);
    tmp___1 = atomic_read(__cil_tmp21);
    }
    if (pfo_ret__ != tmp___1) {
      {
      msleep(1U);
      }
    } else {

    }
  } else {

  }
  }
  ldv_38606:
  {
  tmp___2 = i915_read32___6(dev_priv, 12816U);
  }
  {
  __cil_tmp22 = (int )tmp___2;
  if (__cil_tmp22 < 0) {
    goto ldv_38605;
  } else {
    goto ldv_38596;
  }
  }
  ldv_38596: ;
  if (ret__ != 0) {
    {
    drm_ut_debug_printk(4U, "drm", "i8xx_disable_fbc", "FBC idle timed out\n");
    }
    return;
  } else {

  }
  {
  drm_ut_debug_printk(4U, "drm", "i8xx_disable_fbc", "disabled FBC\n");
  }
  return;
}
}
static bool i8xx_fbc_enabled(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 tmp ;
  void *__cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  int __cil_tmp6 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  tmp = i915_read32___6(dev_priv, 12808U);
  }
  {
  __cil_tmp5 = tmp & 2147483648U;
  __cil_tmp6 = __cil_tmp5 != 0U;
  return ((bool )__cil_tmp6);
  }
}
}
static void g4x_enable_fbc(struct drm_crtc *crtc , unsigned long interval )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct drm_framebuffer *fb ;
  struct intel_framebuffer *intel_fb ;
  struct drm_framebuffer const *__mptr ;
  struct drm_i915_gem_object *obj ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr___0 ;
  int plane ;
  int tmp ;
  unsigned long stall_watermark ;
  u32 dpfc_ctl ;
  u32 tmp___0 ;
  void *__cil_tmp16 ;
  enum plane __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  int __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  signed char __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  enum plane __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  enum pipe __cil_tmp34 ;
  int __cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  signed char __cil_tmp38 ;
  enum plane __cil_tmp39 ;
  int __cil_tmp40 ;
  unsigned char *__cil_tmp41 ;
  unsigned char *__cil_tmp42 ;
  unsigned char __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  int __cil_tmp45 ;
  u32 __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  u32 __cil_tmp48 ;
  u32 __cil_tmp49 ;
  u32 __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  int __cil_tmp53 ;
  u32 __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  enum plane __cil_tmp56 ;
  unsigned int __cil_tmp57 ;

  {
  dev = crtc->dev;
  __cil_tmp16 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp16;
  fb = crtc->fb;
  __mptr = (struct drm_framebuffer const *)fb;
  intel_fb = (struct intel_framebuffer *)__mptr;
  obj = intel_fb->obj;
  __mptr___0 = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr___0;
  {
  __cil_tmp17 = intel_crtc->plane;
  __cil_tmp18 = (unsigned int )__cil_tmp17;
  if (__cil_tmp18 == 0U) {
    tmp = 0;
  } else {
    tmp = 1073741824;
  }
  }
  {
  plane = tmp;
  stall_watermark = 200UL;
  dpfc_ctl = i915_read32___6(dev_priv, 12808U);
  }
  {
  __cil_tmp19 = (int )dpfc_ctl;
  if (__cil_tmp19 < 0) {
    {
    __cil_tmp20 = dev_priv->cfb_pitch;
    __cil_tmp21 = __cil_tmp20 / 64UL;
    __cil_tmp22 = __cil_tmp21 - 1UL;
    __cil_tmp23 = dev_priv->cfb_pitch;
    if (__cil_tmp23 == __cil_tmp22) {
      {
      __cil_tmp24 = obj->fence_reg;
      __cil_tmp25 = (int )__cil_tmp24;
      __cil_tmp26 = dev_priv->cfb_fence;
      if (__cil_tmp26 == __cil_tmp25) {
        {
        __cil_tmp27 = intel_crtc->plane;
        __cil_tmp28 = (unsigned int )__cil_tmp27;
        __cil_tmp29 = dev_priv->cfb_plane;
        __cil_tmp30 = (unsigned int )__cil_tmp29;
        if (__cil_tmp30 == __cil_tmp28) {
          {
          __cil_tmp31 = crtc->y;
          __cil_tmp32 = dev_priv->cfb_y;
          if (__cil_tmp32 == __cil_tmp31) {
            return;
          } else {

          }
          }
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
    {
    __cil_tmp33 = dpfc_ctl & 2147483647U;
    i915_write32___4(dev_priv, 12808U, __cil_tmp33);
    __cil_tmp34 = intel_crtc->pipe;
    __cil_tmp35 = (int )__cil_tmp34;
    intel_wait_for_vblank(dev, __cil_tmp35);
    }
  } else {

  }
  }
  __cil_tmp36 = dev_priv->cfb_pitch;
  __cil_tmp37 = __cil_tmp36 / 64UL;
  dev_priv->cfb_pitch = __cil_tmp37 - 1UL;
  __cil_tmp38 = obj->fence_reg;
  dev_priv->cfb_fence = (int )__cil_tmp38;
  __cil_tmp39 = intel_crtc->plane;
  dev_priv->cfb_plane = (int )__cil_tmp39;
  dev_priv->cfb_y = crtc->y;
  __cil_tmp40 = plane | 1024;
  dpfc_ctl = (u32 )__cil_tmp40;
  {
  __cil_tmp41 = (unsigned char *)obj;
  __cil_tmp42 = __cil_tmp41 + 225UL;
  __cil_tmp43 = *__cil_tmp42;
  __cil_tmp44 = (unsigned int )__cil_tmp43;
  if (__cil_tmp44 != 0U) {
    {
    __cil_tmp45 = dev_priv->cfb_fence;
    __cil_tmp46 = (u32 )__cil_tmp45;
    __cil_tmp47 = __cil_tmp46 | dpfc_ctl;
    dpfc_ctl = __cil_tmp47 | 536870912U;
    i915_write32___4(dev_priv, 12836U, 2147483648U);
    }
  } else {
    {
    i915_write32___4(dev_priv, 12836U, 2147483647U);
    }
  }
  }
  {
  __cil_tmp48 = (u32 )interval;
  __cil_tmp49 = (u32 )stall_watermark;
  __cil_tmp50 = __cil_tmp49 << 16U;
  __cil_tmp51 = __cil_tmp50 | __cil_tmp48;
  __cil_tmp52 = __cil_tmp51 | 134217728U;
  i915_write32___4(dev_priv, 12812U, __cil_tmp52);
  __cil_tmp53 = crtc->y;
  __cil_tmp54 = (u32 )__cil_tmp53;
  i915_write32___4(dev_priv, 12824U, __cil_tmp54);
  tmp___0 = i915_read32___6(dev_priv, 12808U);
  __cil_tmp55 = tmp___0 | 2147483648U;
  i915_write32___4(dev_priv, 12808U, __cil_tmp55);
  __cil_tmp56 = intel_crtc->plane;
  __cil_tmp57 = (unsigned int )__cil_tmp56;
  drm_ut_debug_printk(4U, "drm", "g4x_enable_fbc", "enabled fbc on plane %d\n", __cil_tmp57);
  }
  return;
}
}
void g4x_disable_fbc(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 dpfc_ctl ;
  void *__cil_tmp4 ;
  int __cil_tmp5 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  dpfc_ctl = i915_read32___6(dev_priv, 12808U);
  }
  {
  __cil_tmp5 = (int )dpfc_ctl;
  if (__cil_tmp5 < 0) {
    {
    dpfc_ctl = dpfc_ctl & 2147483647U;
    i915_write32___4(dev_priv, 12808U, dpfc_ctl);
    drm_ut_debug_printk(4U, "drm", "g4x_disable_fbc", "disabled FBC\n");
    }
  } else {

  }
  }
  return;
}
}
static bool g4x_fbc_enabled(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 tmp ;
  void *__cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  int __cil_tmp6 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  tmp = i915_read32___6(dev_priv, 12808U);
  }
  {
  __cil_tmp5 = tmp & 2147483648U;
  __cil_tmp6 = __cil_tmp5 != 0U;
  return ((bool )__cil_tmp6);
  }
}
}
static void sandybridge_blit_fbc_update(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 blt_ecoskpd ;
  void *__cil_tmp4 ;
  void *__cil_tmp5 ;
  void const volatile *__cil_tmp6 ;
  void const volatile *__cil_tmp7 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  gen6_gt_force_wake_get(dev_priv);
  blt_ecoskpd = i915_read32___6(dev_priv, 139728U);
  blt_ecoskpd = blt_ecoskpd | 524288U;
  i915_write32___4(dev_priv, 139728U, blt_ecoskpd);
  blt_ecoskpd = blt_ecoskpd | 8U;
  i915_write32___4(dev_priv, 139728U, blt_ecoskpd);
  blt_ecoskpd = blt_ecoskpd & 4294443007U;
  i915_write32___4(dev_priv, 139728U, blt_ecoskpd);
  __cil_tmp5 = dev_priv->regs;
  __cil_tmp6 = (void const volatile *)__cil_tmp5;
  __cil_tmp7 = __cil_tmp6 + 139728U;
  readl(__cil_tmp7);
  gen6_gt_force_wake_put(dev_priv);
  }
  return;
}
}
static void ironlake_enable_fbc(struct drm_crtc *crtc , unsigned long interval )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct drm_framebuffer *fb ;
  struct intel_framebuffer *intel_fb ;
  struct drm_framebuffer const *__mptr ;
  struct drm_i915_gem_object *obj ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr___0 ;
  int plane ;
  int tmp ;
  unsigned long stall_watermark ;
  u32 dpfc_ctl ;
  void *__cil_tmp15 ;
  enum plane __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  int __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  signed char __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  enum plane __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  uint32_t __cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  enum pipe __cil_tmp36 ;
  int __cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  signed char __cil_tmp40 ;
  enum plane __cil_tmp41 ;
  uint32_t __cil_tmp42 ;
  u32 __cil_tmp43 ;
  unsigned char *__cil_tmp44 ;
  unsigned char *__cil_tmp45 ;
  unsigned char __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  int __cil_tmp48 ;
  u32 __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  u32 __cil_tmp51 ;
  u32 __cil_tmp52 ;
  u32 __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  int __cil_tmp56 ;
  u32 __cil_tmp57 ;
  uint32_t __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  void *__cil_tmp61 ;
  struct drm_i915_private *__cil_tmp62 ;
  struct intel_device_info const *__cil_tmp63 ;
  u8 __cil_tmp64 ;
  unsigned char __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  int __cil_tmp67 ;
  int __cil_tmp68 ;
  u32 __cil_tmp69 ;
  int __cil_tmp70 ;
  u32 __cil_tmp71 ;
  enum plane __cil_tmp72 ;
  unsigned int __cil_tmp73 ;

  {
  dev = crtc->dev;
  __cil_tmp15 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp15;
  fb = crtc->fb;
  __mptr = (struct drm_framebuffer const *)fb;
  intel_fb = (struct intel_framebuffer *)__mptr;
  obj = intel_fb->obj;
  __mptr___0 = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr___0;
  {
  __cil_tmp16 = intel_crtc->plane;
  __cil_tmp17 = (unsigned int )__cil_tmp16;
  if (__cil_tmp17 == 0U) {
    tmp = 0;
  } else {
    tmp = 1073741824;
  }
  }
  {
  plane = tmp;
  stall_watermark = 200UL;
  dpfc_ctl = i915_read32___6(dev_priv, 274952U);
  }
  {
  __cil_tmp18 = (int )dpfc_ctl;
  if (__cil_tmp18 < 0) {
    {
    __cil_tmp19 = dev_priv->cfb_pitch;
    __cil_tmp20 = __cil_tmp19 / 64UL;
    __cil_tmp21 = __cil_tmp20 - 1UL;
    __cil_tmp22 = dev_priv->cfb_pitch;
    if (__cil_tmp22 == __cil_tmp21) {
      {
      __cil_tmp23 = obj->fence_reg;
      __cil_tmp24 = (int )__cil_tmp23;
      __cil_tmp25 = dev_priv->cfb_fence;
      if (__cil_tmp25 == __cil_tmp24) {
        {
        __cil_tmp26 = intel_crtc->plane;
        __cil_tmp27 = (unsigned int )__cil_tmp26;
        __cil_tmp28 = dev_priv->cfb_plane;
        __cil_tmp29 = (unsigned int )__cil_tmp28;
        if (__cil_tmp29 == __cil_tmp27) {
          {
          __cil_tmp30 = obj->gtt_offset;
          __cil_tmp31 = (unsigned long )__cil_tmp30;
          __cil_tmp32 = dev_priv->cfb_offset;
          if (__cil_tmp32 == __cil_tmp31) {
            {
            __cil_tmp33 = crtc->y;
            __cil_tmp34 = dev_priv->cfb_y;
            if (__cil_tmp34 == __cil_tmp33) {
              return;
            } else {

            }
            }
          } else {

          }
          }
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
    {
    __cil_tmp35 = dpfc_ctl & 2147483647U;
    i915_write32___4(dev_priv, 274952U, __cil_tmp35);
    __cil_tmp36 = intel_crtc->pipe;
    __cil_tmp37 = (int )__cil_tmp36;
    intel_wait_for_vblank(dev, __cil_tmp37);
    }
  } else {

  }
  }
  __cil_tmp38 = dev_priv->cfb_pitch;
  __cil_tmp39 = __cil_tmp38 / 64UL;
  dev_priv->cfb_pitch = __cil_tmp39 - 1UL;
  __cil_tmp40 = obj->fence_reg;
  dev_priv->cfb_fence = (int )__cil_tmp40;
  __cil_tmp41 = intel_crtc->plane;
  dev_priv->cfb_plane = (int )__cil_tmp41;
  __cil_tmp42 = obj->gtt_offset;
  dev_priv->cfb_offset = (unsigned long )__cil_tmp42;
  dev_priv->cfb_y = crtc->y;
  dpfc_ctl = dpfc_ctl & 536870656U;
  __cil_tmp43 = (u32 )plane;
  dpfc_ctl = dpfc_ctl | __cil_tmp43;
  {
  __cil_tmp44 = (unsigned char *)obj;
  __cil_tmp45 = __cil_tmp44 + 225UL;
  __cil_tmp46 = *__cil_tmp45;
  __cil_tmp47 = (unsigned int )__cil_tmp46;
  if (__cil_tmp47 != 0U) {
    {
    __cil_tmp48 = dev_priv->cfb_fence;
    __cil_tmp49 = (u32 )__cil_tmp48;
    __cil_tmp50 = __cil_tmp49 | dpfc_ctl;
    dpfc_ctl = __cil_tmp50 | 536870912U;
    i915_write32___4(dev_priv, 274980U, 2147483648U);
    }
  } else {
    {
    i915_write32___4(dev_priv, 274980U, 2147483647U);
    }
  }
  }
  {
  __cil_tmp51 = (u32 )interval;
  __cil_tmp52 = (u32 )stall_watermark;
  __cil_tmp53 = __cil_tmp52 << 16U;
  __cil_tmp54 = __cil_tmp53 | __cil_tmp51;
  __cil_tmp55 = __cil_tmp54 | 134217728U;
  i915_write32___4(dev_priv, 274956U, __cil_tmp55);
  __cil_tmp56 = crtc->y;
  __cil_tmp57 = (u32 )__cil_tmp56;
  i915_write32___4(dev_priv, 274968U, __cil_tmp57);
  __cil_tmp58 = obj->gtt_offset;
  __cil_tmp59 = __cil_tmp58 | 1U;
  i915_write32___4(dev_priv, 8488U, __cil_tmp59);
  __cil_tmp60 = dpfc_ctl | 2147483648U;
  i915_write32___4(dev_priv, 274952U, __cil_tmp60);
  }
  {
  __cil_tmp61 = dev->dev_private;
  __cil_tmp62 = (struct drm_i915_private *)__cil_tmp61;
  __cil_tmp63 = __cil_tmp62->info;
  __cil_tmp64 = __cil_tmp63->gen;
  __cil_tmp65 = (unsigned char )__cil_tmp64;
  __cil_tmp66 = (unsigned int )__cil_tmp65;
  if (__cil_tmp66 == 6U) {
    {
    __cil_tmp67 = dev_priv->cfb_fence;
    __cil_tmp68 = __cil_tmp67 | 536870912;
    __cil_tmp69 = (u32 )__cil_tmp68;
    i915_write32___4(dev_priv, 1048832U, __cil_tmp69);
    __cil_tmp70 = crtc->y;
    __cil_tmp71 = (u32 )__cil_tmp70;
    i915_write32___4(dev_priv, 1048836U, __cil_tmp71);
    sandybridge_blit_fbc_update(dev);
    }
  } else {

  }
  }
  {
  __cil_tmp72 = intel_crtc->plane;
  __cil_tmp73 = (unsigned int )__cil_tmp72;
  drm_ut_debug_printk(4U, "drm", "ironlake_enable_fbc", "enabled fbc on plane %d\n",
                      __cil_tmp73);
  }
  return;
}
}
void ironlake_disable_fbc(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 dpfc_ctl ;
  void *__cil_tmp4 ;
  int __cil_tmp5 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  dpfc_ctl = i915_read32___6(dev_priv, 274952U);
  }
  {
  __cil_tmp5 = (int )dpfc_ctl;
  if (__cil_tmp5 < 0) {
    {
    dpfc_ctl = dpfc_ctl & 2147483647U;
    i915_write32___4(dev_priv, 274952U, dpfc_ctl);
    drm_ut_debug_printk(4U, "drm", "ironlake_disable_fbc", "disabled FBC\n");
    }
  } else {

  }
  }
  return;
}
}
static bool ironlake_fbc_enabled(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 tmp ;
  void *__cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  int __cil_tmp6 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  tmp = i915_read32___6(dev_priv, 274952U);
  }
  {
  __cil_tmp5 = tmp & 2147483648U;
  __cil_tmp6 = __cil_tmp5 != 0U;
  return ((bool )__cil_tmp6);
  }
}
}
bool intel_fbc_enabled(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  bool tmp ;
  void *__cil_tmp4 ;
  bool (*__cil_tmp5)(struct drm_device * ) ;
  unsigned long __cil_tmp6 ;
  bool (*__cil_tmp7)(struct drm_device * ) ;
  unsigned long __cil_tmp8 ;
  bool (*__cil_tmp9)(struct drm_device * ) ;

  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  {
  __cil_tmp5 = (bool (*)(struct drm_device * ))0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = dev_priv->display.fbc_enabled;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  if (__cil_tmp8 == __cil_tmp6) {
    return ((bool )0);
  } else {

  }
  }
  {
  __cil_tmp9 = dev_priv->display.fbc_enabled;
  tmp = (*__cil_tmp9)(dev);
  }
  return (tmp);
}
}
void intel_enable_fbc(struct drm_crtc *crtc , unsigned long interval )
{ struct drm_i915_private *dev_priv ;
  struct drm_device *__cil_tmp4 ;
  void *__cil_tmp5 ;
  void (*__cil_tmp6)(struct drm_crtc * , unsigned long ) ;
  unsigned long __cil_tmp7 ;
  void (*__cil_tmp8)(struct drm_crtc * , unsigned long ) ;
  unsigned long __cil_tmp9 ;
  void (*__cil_tmp10)(struct drm_crtc * , unsigned long ) ;

  {
  __cil_tmp4 = crtc->dev;
  __cil_tmp5 = __cil_tmp4->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  {
  __cil_tmp6 = (void (*)(struct drm_crtc * , unsigned long ))0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = dev_priv->display.enable_fbc;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  if (__cil_tmp9 == __cil_tmp7) {
    return;
  } else {

  }
  }
  {
  __cil_tmp10 = dev_priv->display.enable_fbc;
  (*__cil_tmp10)(crtc, interval);
  }
  return;
}
}
void intel_disable_fbc(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp3 ;
  void (*__cil_tmp4)(struct drm_device * ) ;
  unsigned long __cil_tmp5 ;
  void (*__cil_tmp6)(struct drm_device * ) ;
  unsigned long __cil_tmp7 ;
  void (*__cil_tmp8)(struct drm_device * ) ;

  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp3;
  {
  __cil_tmp4 = (void (*)(struct drm_device * ))0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = dev_priv->display.disable_fbc;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  if (__cil_tmp7 == __cil_tmp5) {
    return;
  } else {

  }
  }
  {
  __cil_tmp8 = dev_priv->display.disable_fbc;
  (*__cil_tmp8)(dev);
  }
  return;
}
}
static void intel_update_fbc(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct drm_crtc *crtc ;
  struct drm_crtc *tmp_crtc ;
  struct intel_crtc *intel_crtc ;
  struct drm_framebuffer *fb ;
  struct intel_framebuffer *intel_fb ;
  struct drm_i915_gem_object *obj ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  struct drm_crtc const *__mptr___1 ;
  struct drm_framebuffer const *__mptr___2 ;
  int pfo_ret__ ;
  int tmp ;
  bool tmp___0 ;
  void *__cil_tmp16 ;
  void *__cil_tmp17 ;
  struct drm_i915_private *__cil_tmp18 ;
  struct intel_device_info const *__cil_tmp19 ;
  unsigned char *__cil_tmp20 ;
  unsigned char *__cil_tmp21 ;
  unsigned char __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  struct list_head *__cil_tmp24 ;
  struct drm_crtc *__cil_tmp25 ;
  bool __cil_tmp26 ;
  struct drm_framebuffer *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  struct drm_framebuffer *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  struct drm_crtc *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  struct list_head *__cil_tmp34 ;
  struct drm_crtc *__cil_tmp35 ;
  struct list_head *__cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  struct list_head *__cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  struct drm_crtc *__cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  unsigned long __cil_tmp42 ;
  struct drm_framebuffer *__cil_tmp43 ;
  unsigned long __cil_tmp44 ;
  struct drm_framebuffer *__cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  unsigned long __cil_tmp47 ;
  struct drm_i915_gem_object *__cil_tmp48 ;
  size_t __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  int __cil_tmp54 ;
  int __cil_tmp55 ;
  int __cil_tmp56 ;
  void *__cil_tmp57 ;
  struct drm_i915_private *__cil_tmp58 ;
  struct intel_device_info const *__cil_tmp59 ;
  unsigned char *__cil_tmp60 ;
  unsigned char *__cil_tmp61 ;
  unsigned char __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  enum plane __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  unsigned char *__cil_tmp66 ;
  unsigned char *__cil_tmp67 ;
  unsigned char __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  atomic_t const *__cil_tmp70 ;

  {
  {
  __cil_tmp16 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp16;
  crtc = (struct drm_crtc *)0;
  drm_ut_debug_printk(4U, "drm", "intel_update_fbc", "\n");
  }
  if (i915_powersave == 0U) {
    return;
  } else {

  }
  {
  __cil_tmp17 = dev->dev_private;
  __cil_tmp18 = (struct drm_i915_private *)__cil_tmp17;
  __cil_tmp19 = __cil_tmp18->info;
  __cil_tmp20 = (unsigned char *)__cil_tmp19;
  __cil_tmp21 = __cil_tmp20 + 2UL;
  __cil_tmp22 = *__cil_tmp21;
  __cil_tmp23 = (unsigned int )__cil_tmp22;
  if (__cil_tmp23 == 0U) {
    return;
  } else {

  }
  }
  __cil_tmp24 = dev->mode_config.crtc_list.next;
  __mptr = (struct list_head const *)__cil_tmp24;
  __cil_tmp25 = (struct drm_crtc *)__mptr;
  tmp_crtc = __cil_tmp25 + 1152921504606846968UL;
  goto ldv_38704;
  ldv_38703: ;
  {
  __cil_tmp26 = tmp_crtc->enabled;
  if ((int )__cil_tmp26) {
    {
    __cil_tmp27 = (struct drm_framebuffer *)0;
    __cil_tmp28 = (unsigned long )__cil_tmp27;
    __cil_tmp29 = tmp_crtc->fb;
    __cil_tmp30 = (unsigned long )__cil_tmp29;
    if (__cil_tmp30 != __cil_tmp28) {
      {
      __cil_tmp31 = (struct drm_crtc *)0;
      __cil_tmp32 = (unsigned long )__cil_tmp31;
      __cil_tmp33 = (unsigned long )crtc;
      if (__cil_tmp33 != __cil_tmp32) {
        {
        drm_ut_debug_printk(4U, "drm", "intel_update_fbc", "more than one pipe active, disabling compression\n");
        dev_priv->no_fbc_reason = (enum no_fbc_reason )6;
        }
        goto out_disable;
      } else {

      }
      }
      crtc = tmp_crtc;
    } else {

    }
    }
  } else {

  }
  }
  __cil_tmp34 = tmp_crtc->head.next;
  __mptr___0 = (struct list_head const *)__cil_tmp34;
  __cil_tmp35 = (struct drm_crtc *)__mptr___0;
  tmp_crtc = __cil_tmp35 + 1152921504606846968UL;
  ldv_38704: ;
  {
  __cil_tmp36 = & dev->mode_config.crtc_list;
  __cil_tmp37 = (unsigned long )__cil_tmp36;
  __cil_tmp38 = & tmp_crtc->head;
  __cil_tmp39 = (unsigned long )__cil_tmp38;
  if (__cil_tmp39 != __cil_tmp37) {
    goto ldv_38703;
  } else {
    goto ldv_38705;
  }
  }
  ldv_38705: ;
  {
  __cil_tmp40 = (struct drm_crtc *)0;
  __cil_tmp41 = (unsigned long )__cil_tmp40;
  __cil_tmp42 = (unsigned long )crtc;
  if (__cil_tmp42 == __cil_tmp41) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_update_fbc", "no output, disabling\n");
    dev_priv->no_fbc_reason = (enum no_fbc_reason )0;
    }
    goto out_disable;
  } else {
    {
    __cil_tmp43 = (struct drm_framebuffer *)0;
    __cil_tmp44 = (unsigned long )__cil_tmp43;
    __cil_tmp45 = crtc->fb;
    __cil_tmp46 = (unsigned long )__cil_tmp45;
    if (__cil_tmp46 == __cil_tmp44) {
      {
      drm_ut_debug_printk(4U, "drm", "intel_update_fbc", "no output, disabling\n");
      dev_priv->no_fbc_reason = (enum no_fbc_reason )0;
      }
      goto out_disable;
    } else {

    }
    }
  }
  }
  __mptr___1 = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr___1;
  fb = crtc->fb;
  __mptr___2 = (struct drm_framebuffer const *)fb;
  intel_fb = (struct intel_framebuffer *)__mptr___2;
  obj = intel_fb->obj;
  if (i915_enable_fbc == 0U) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_update_fbc", "fbc disabled per module param (default off)\n");
    dev_priv->no_fbc_reason = (enum no_fbc_reason )7;
    }
    goto out_disable;
  } else {

  }
  {
  __cil_tmp47 = dev_priv->cfb_size;
  __cil_tmp48 = intel_fb->obj;
  __cil_tmp49 = __cil_tmp48->base.size;
  if (__cil_tmp49 > __cil_tmp47) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_update_fbc", "framebuffer too large, disabling compression\n");
    dev_priv->no_fbc_reason = (enum no_fbc_reason )1;
    }
    goto out_disable;
  } else {

  }
  }
  {
  __cil_tmp50 = crtc->mode.flags;
  __cil_tmp51 = __cil_tmp50 & 16U;
  if (__cil_tmp51 != 0U) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_update_fbc", "mode incompatible with compression, disabling\n");
    dev_priv->no_fbc_reason = (enum no_fbc_reason )2;
    }
    goto out_disable;
  } else {
    {
    __cil_tmp52 = crtc->mode.flags;
    __cil_tmp53 = __cil_tmp52 & 32U;
    if (__cil_tmp53 != 0U) {
      {
      drm_ut_debug_printk(4U, "drm", "intel_update_fbc", "mode incompatible with compression, disabling\n");
      dev_priv->no_fbc_reason = (enum no_fbc_reason )2;
      }
      goto out_disable;
    } else {

    }
    }
  }
  }
  {
  __cil_tmp54 = crtc->mode.hdisplay;
  if (__cil_tmp54 > 2048) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_update_fbc", "mode too large for compression, disabling\n");
    dev_priv->no_fbc_reason = (enum no_fbc_reason )3;
    }
    goto out_disable;
  } else {
    {
    __cil_tmp55 = crtc->mode.vdisplay;
    if (__cil_tmp55 > 1536) {
      {
      drm_ut_debug_printk(4U, "drm", "intel_update_fbc", "mode too large for compression, disabling\n");
      dev_priv->no_fbc_reason = (enum no_fbc_reason )3;
      }
      goto out_disable;
    } else {

    }
    }
  }
  }
  {
  __cil_tmp56 = dev->pci_device;
  if (__cil_tmp56 == 9618) {
    goto _L;
  } else {
    {
    __cil_tmp57 = dev->dev_private;
    __cil_tmp58 = (struct drm_i915_private *)__cil_tmp57;
    __cil_tmp59 = __cil_tmp58->info;
    __cil_tmp60 = (unsigned char *)__cil_tmp59;
    __cil_tmp61 = __cil_tmp60 + 1UL;
    __cil_tmp62 = *__cil_tmp61;
    __cil_tmp63 = (unsigned int )__cil_tmp62;
    if (__cil_tmp63 != 0U) {
      _L:
      {
      __cil_tmp64 = intel_crtc->plane;
      __cil_tmp65 = (unsigned int )__cil_tmp64;
      if (__cil_tmp65 != 0U) {
        {
        drm_ut_debug_printk(4U, "drm", "intel_update_fbc", "plane not 0, disabling compression\n");
        dev_priv->no_fbc_reason = (enum no_fbc_reason )4;
        }
        goto out_disable;
      } else {

      }
      }
    } else {

    }
    }
  }
  }
  {
  __cil_tmp66 = (unsigned char *)obj;
  __cil_tmp67 = __cil_tmp66 + 225UL;
  __cil_tmp68 = *__cil_tmp67;
  __cil_tmp69 = (unsigned int )__cil_tmp68;
  if (__cil_tmp69 != 4U) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_update_fbc", "framebuffer not tiled, disabling compression\n");
    dev_priv->no_fbc_reason = (enum no_fbc_reason )5;
    }
    goto out_disable;
  } else {

  }
  }
  if (1) {
    goto case_4;
  } else {
    goto switch_default;
    if (0) {
      __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
      goto ldv_38712;
      __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
      goto ldv_38712;
      case_4:
      __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
      goto ldv_38712;
      __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
      goto ldv_38712;
      switch_default:
      {
      __bad_percpu_size();
      }
    } else {

    }
  }
  ldv_38712:
  {
  __cil_tmp70 = (atomic_t const *)(& kgdb_active);
  tmp = atomic_read(__cil_tmp70);
  }
  if (pfo_ret__ == tmp) {
    goto out_disable;
  } else {

  }
  {
  intel_enable_fbc(crtc, 500UL);
  }
  return;
  out_disable:
  {
  tmp___0 = intel_fbc_enabled(dev);
  }
  if ((int )tmp___0) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_update_fbc", "unsupported config, disabling FBC\n");
    intel_disable_fbc(dev);
    }
  } else {

  }
  return;
}
}
int intel_pin_and_fence_fb_obj(struct drm_device *dev , struct drm_i915_gem_object *obj ,
                               struct intel_ring_buffer *pipelined )
{ struct drm_i915_private *dev_priv ;
  u32 alignment ;
  int ret ;
  void *__cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  int __cil_tmp9 ;
  unsigned char __cil_tmp10 ;
  int __cil_tmp11 ;
  unsigned char __cil_tmp12 ;
  int __cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  unsigned char *__cil_tmp17 ;
  unsigned char *__cil_tmp18 ;
  unsigned char __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  void *__cil_tmp21 ;
  struct drm_i915_private *__cil_tmp22 ;
  struct intel_device_info const *__cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned char *__cil_tmp25 ;
  unsigned char __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  void *__cil_tmp28 ;
  struct drm_i915_private *__cil_tmp29 ;
  struct intel_device_info const *__cil_tmp30 ;
  u8 __cil_tmp31 ;
  unsigned char __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  bool __cil_tmp34 ;
  unsigned char *__cil_tmp35 ;
  unsigned char *__cil_tmp36 ;
  unsigned char __cil_tmp37 ;
  unsigned int __cil_tmp38 ;

  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  {
  __cil_tmp8 = obj->tiling_mode;
  __cil_tmp9 = (int )__cil_tmp8;
  if (__cil_tmp9 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp10 = obj->tiling_mode;
    __cil_tmp11 = (int )__cil_tmp10;
    if (__cil_tmp11 == 1) {
      goto case_1;
    } else {
      {
      __cil_tmp12 = obj->tiling_mode;
      __cil_tmp13 = (int )__cil_tmp12;
      if (__cil_tmp13 == 2) {
        goto case_2;
      } else {
        goto switch_default;
        if (0) {
          case_0: ;
          {
          __cil_tmp14 = dev->dev_private;
          __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
          __cil_tmp16 = __cil_tmp15->info;
          __cil_tmp17 = (unsigned char *)__cil_tmp16;
          __cil_tmp18 = __cil_tmp17 + 2UL;
          __cil_tmp19 = *__cil_tmp18;
          __cil_tmp20 = (unsigned int )__cil_tmp19;
          if (__cil_tmp20 != 0U) {
            alignment = 131072U;
          } else {
            {
            __cil_tmp21 = dev->dev_private;
            __cil_tmp22 = (struct drm_i915_private *)__cil_tmp21;
            __cil_tmp23 = __cil_tmp22->info;
            __cil_tmp24 = (unsigned char *)__cil_tmp23;
            __cil_tmp25 = __cil_tmp24 + 2UL;
            __cil_tmp26 = *__cil_tmp25;
            __cil_tmp27 = (unsigned int )__cil_tmp26;
            if (__cil_tmp27 != 0U) {
              alignment = 131072U;
            } else {
              {
              __cil_tmp28 = dev->dev_private;
              __cil_tmp29 = (struct drm_i915_private *)__cil_tmp28;
              __cil_tmp30 = __cil_tmp29->info;
              __cil_tmp31 = __cil_tmp30->gen;
              __cil_tmp32 = (unsigned char )__cil_tmp31;
              __cil_tmp33 = (unsigned int )__cil_tmp32;
              if (__cil_tmp33 > 3U) {
                alignment = 4096U;
              } else {
                alignment = 65536U;
              }
              }
            }
            }
          }
          }
          goto ldv_38727;
          case_1:
          alignment = 0U;
          goto ldv_38727;
          case_2:
          {
          drm_err("intel_pin_and_fence_fb_obj", "Y tiled not allowed for scan out buffers\n");
          }
          return (-22);
          switch_default:
          __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p"),
                               "i" (1819), "i" (12UL));
          ldv_38732: ;
          goto ldv_38732;
        } else {

        }
      }
      }
    }
    }
  }
  }
  ldv_38727:
  {
  dev_priv->mm.interruptible = (bool )0;
  __cil_tmp34 = (bool )1;
  ret = i915_gem_object_pin(obj, alignment, __cil_tmp34);
  }
  if (ret != 0) {
    goto err_interruptible;
  } else {

  }
  {
  ret = i915_gem_object_set_to_display_plane(obj, pipelined);
  }
  if (ret != 0) {
    goto err_unpin;
  } else {

  }
  {
  __cil_tmp35 = (unsigned char *)obj;
  __cil_tmp36 = __cil_tmp35 + 225UL;
  __cil_tmp37 = *__cil_tmp36;
  __cil_tmp38 = (unsigned int )__cil_tmp37;
  if (__cil_tmp38 != 0U) {
    {
    ret = i915_gem_object_get_fence(obj, pipelined);
    }
    if (ret != 0) {
      goto err_unpin;
    } else {

    }
  } else {

  }
  }
  dev_priv->mm.interruptible = (bool )1;
  return (0);
  err_unpin:
  {
  i915_gem_object_unpin(obj);
  }
  err_interruptible:
  dev_priv->mm.interruptible = (bool )1;
  return (ret);
}
}
static int intel_pipe_set_base_atomic(struct drm_crtc *crtc , struct drm_framebuffer *fb ,
                                      int x , int y , enum mode_set_atomic state )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  struct intel_framebuffer *intel_fb ;
  struct drm_i915_gem_object *obj ;
  int plane ;
  unsigned long Start ;
  unsigned long Offset ;
  u32 dspcntr ;
  u32 reg ;
  struct drm_framebuffer const *__mptr___0 ;
  void *__cil_tmp18 ;
  enum plane __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  void *__cil_tmp27 ;
  struct drm_i915_private *__cil_tmp28 ;
  struct intel_device_info const *__cil_tmp29 ;
  u8 __cil_tmp30 ;
  unsigned char __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned char *__cil_tmp33 ;
  unsigned char *__cil_tmp34 ;
  unsigned char __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  void *__cil_tmp37 ;
  struct drm_i915_private *__cil_tmp38 ;
  struct intel_device_info const *__cil_tmp39 ;
  u8 __cil_tmp40 ;
  unsigned char __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  void *__cil_tmp43 ;
  struct drm_i915_private *__cil_tmp44 ;
  struct intel_device_info const *__cil_tmp45 ;
  u8 __cil_tmp46 ;
  unsigned char __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  void *__cil_tmp49 ;
  struct drm_i915_private *__cil_tmp50 ;
  struct intel_device_info const *__cil_tmp51 ;
  unsigned char *__cil_tmp52 ;
  unsigned char *__cil_tmp53 ;
  unsigned char __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  uint32_t __cil_tmp56 ;
  int __cil_tmp57 ;
  int __cil_tmp58 ;
  int __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  int __cil_tmp66 ;
  int __cil_tmp67 ;
  u32 __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  void *__cil_tmp70 ;
  struct drm_i915_private *__cil_tmp71 ;
  struct intel_device_info const *__cil_tmp72 ;
  u8 __cil_tmp73 ;
  unsigned char __cil_tmp74 ;
  unsigned int __cil_tmp75 ;
  int __cil_tmp76 ;
  int __cil_tmp77 ;
  u32 __cil_tmp78 ;
  u32 __cil_tmp79 ;
  int __cil_tmp80 ;
  int __cil_tmp81 ;
  u32 __cil_tmp82 ;
  int __cil_tmp83 ;
  int __cil_tmp84 ;
  u32 __cil_tmp85 ;
  int __cil_tmp86 ;
  int __cil_tmp87 ;
  u32 __cil_tmp88 ;
  u32 __cil_tmp89 ;
  int __cil_tmp90 ;
  int __cil_tmp91 ;
  u32 __cil_tmp92 ;
  u32 __cil_tmp93 ;
  u32 __cil_tmp94 ;
  u32 __cil_tmp95 ;
  unsigned long __cil_tmp96 ;
  void *__cil_tmp97 ;
  void const volatile *__cil_tmp98 ;
  void const volatile *__cil_tmp99 ;

  {
  dev = crtc->dev;
  __cil_tmp18 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp18;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp19 = intel_crtc->plane;
  plane = (int )__cil_tmp19;
  if (plane == 0) {
    goto case_0;
  } else
  if (plane == 1) {
    goto case_1;
  } else {
    goto switch_default;
    if (0) {
      case_0: ;
      case_1: ;
      goto ldv_38756;
      switch_default:
      {
      drm_err("intel_pipe_set_base_atomic", "Can\'t update plane %d in SAREA\n", plane);
      }
      return (-22);
    } else {

    }
  }
  ldv_38756:
  {
  __mptr___0 = (struct drm_framebuffer const *)fb;
  intel_fb = (struct intel_framebuffer *)__mptr___0;
  obj = intel_fb->obj;
  __cil_tmp20 = plane * 4096;
  __cil_tmp21 = __cil_tmp20 + 459136;
  reg = (u32 )__cil_tmp21;
  dspcntr = i915_read32___6(dev_priv, reg);
  dspcntr = dspcntr & 3288334335U;
  }
  {
  __cil_tmp22 = fb->bits_per_pixel;
  if (__cil_tmp22 == 8) {
    goto case_8;
  } else {
    {
    __cil_tmp23 = fb->bits_per_pixel;
    if (__cil_tmp23 == 16) {
      goto case_16;
    } else {
      {
      __cil_tmp24 = fb->bits_per_pixel;
      if (__cil_tmp24 == 24) {
        goto case_24;
      } else {
        {
        __cil_tmp25 = fb->bits_per_pixel;
        if (__cil_tmp25 == 32) {
          goto case_32;
        } else {
          goto switch_default___0;
          if (0) {
            case_8:
            dspcntr = dspcntr | 134217728U;
            goto ldv_38762;
            case_16: ;
            {
            __cil_tmp26 = fb->depth;
            if (__cil_tmp26 == 15U) {
              dspcntr = dspcntr | 268435456U;
            } else {
              dspcntr = dspcntr | 335544320U;
            }
            }
            goto ldv_38762;
            case_24: ;
            case_32:
            dspcntr = dspcntr | 402653184U;
            goto ldv_38762;
            switch_default___0:
            {
            drm_err("intel_pipe_set_base_atomic", "Unknown color depth\n");
            }
            return (-22);
          } else {

          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_38762: ;
  {
  __cil_tmp27 = dev->dev_private;
  __cil_tmp28 = (struct drm_i915_private *)__cil_tmp27;
  __cil_tmp29 = __cil_tmp28->info;
  __cil_tmp30 = __cil_tmp29->gen;
  __cil_tmp31 = (unsigned char )__cil_tmp30;
  __cil_tmp32 = (unsigned int )__cil_tmp31;
  if (__cil_tmp32 > 3U) {
    {
    __cil_tmp33 = (unsigned char *)obj;
    __cil_tmp34 = __cil_tmp33 + 225UL;
    __cil_tmp35 = *__cil_tmp34;
    __cil_tmp36 = (unsigned int )__cil_tmp35;
    if (__cil_tmp36 != 0U) {
      dspcntr = dspcntr | 1024U;
    } else {
      dspcntr = dspcntr & 4294966271U;
    }
    }
  } else {

  }
  }
  {
  __cil_tmp37 = dev->dev_private;
  __cil_tmp38 = (struct drm_i915_private *)__cil_tmp37;
  __cil_tmp39 = __cil_tmp38->info;
  __cil_tmp40 = __cil_tmp39->gen;
  __cil_tmp41 = (unsigned char )__cil_tmp40;
  __cil_tmp42 = (unsigned int )__cil_tmp41;
  if (__cil_tmp42 == 5U) {
    dspcntr = dspcntr | 16384U;
  } else {
    {
    __cil_tmp43 = dev->dev_private;
    __cil_tmp44 = (struct drm_i915_private *)__cil_tmp43;
    __cil_tmp45 = __cil_tmp44->info;
    __cil_tmp46 = __cil_tmp45->gen;
    __cil_tmp47 = (unsigned char )__cil_tmp46;
    __cil_tmp48 = (unsigned int )__cil_tmp47;
    if (__cil_tmp48 == 6U) {
      dspcntr = dspcntr | 16384U;
    } else {
      {
      __cil_tmp49 = dev->dev_private;
      __cil_tmp50 = (struct drm_i915_private *)__cil_tmp49;
      __cil_tmp51 = __cil_tmp50->info;
      __cil_tmp52 = (unsigned char *)__cil_tmp51;
      __cil_tmp53 = __cil_tmp52 + 2UL;
      __cil_tmp54 = *__cil_tmp53;
      __cil_tmp55 = (unsigned int )__cil_tmp54;
      if (__cil_tmp55 != 0U) {
        dspcntr = dspcntr | 16384U;
      } else {

      }
      }
    }
    }
  }
  }
  {
  i915_write32___4(dev_priv, reg, dspcntr);
  __cil_tmp56 = obj->gtt_offset;
  Start = (unsigned long )__cil_tmp56;
  __cil_tmp57 = fb->bits_per_pixel;
  __cil_tmp58 = __cil_tmp57 / 8;
  __cil_tmp59 = __cil_tmp58 * x;
  __cil_tmp60 = (unsigned int )__cil_tmp59;
  __cil_tmp61 = (unsigned int )y;
  __cil_tmp62 = fb->pitch;
  __cil_tmp63 = __cil_tmp62 * __cil_tmp61;
  __cil_tmp64 = __cil_tmp63 + __cil_tmp60;
  Offset = (unsigned long )__cil_tmp64;
  __cil_tmp65 = fb->pitch;
  drm_ut_debug_printk(4U, "drm", "intel_pipe_set_base_atomic", "Writing base %08lX %08lX %d %d %d\n",
                      Start, Offset, x, y, __cil_tmp65);
  __cil_tmp66 = plane * 4096;
  __cil_tmp67 = __cil_tmp66 + 459144;
  __cil_tmp68 = (u32 )__cil_tmp67;
  __cil_tmp69 = fb->pitch;
  i915_write32___4(dev_priv, __cil_tmp68, __cil_tmp69);
  }
  {
  __cil_tmp70 = dev->dev_private;
  __cil_tmp71 = (struct drm_i915_private *)__cil_tmp70;
  __cil_tmp72 = __cil_tmp71->info;
  __cil_tmp73 = __cil_tmp72->gen;
  __cil_tmp74 = (unsigned char )__cil_tmp73;
  __cil_tmp75 = (unsigned int )__cil_tmp74;
  if (__cil_tmp75 > 3U) {
    {
    __cil_tmp76 = plane * 4096;
    __cil_tmp77 = __cil_tmp76 + 459164;
    __cil_tmp78 = (u32 )__cil_tmp77;
    __cil_tmp79 = (u32 )Start;
    i915_write32___4(dev_priv, __cil_tmp78, __cil_tmp79);
    __cil_tmp80 = plane * 4096;
    __cil_tmp81 = __cil_tmp80 + 459172;
    __cil_tmp82 = (u32 )__cil_tmp81;
    __cil_tmp83 = y << 16;
    __cil_tmp84 = __cil_tmp83 | x;
    __cil_tmp85 = (u32 )__cil_tmp84;
    i915_write32___4(dev_priv, __cil_tmp82, __cil_tmp85);
    __cil_tmp86 = plane * 4096;
    __cil_tmp87 = __cil_tmp86 + 459140;
    __cil_tmp88 = (u32 )__cil_tmp87;
    __cil_tmp89 = (u32 )Offset;
    i915_write32___4(dev_priv, __cil_tmp88, __cil_tmp89);
    }
  } else {
    {
    __cil_tmp90 = plane * 4096;
    __cil_tmp91 = __cil_tmp90 + 459140;
    __cil_tmp92 = (u32 )__cil_tmp91;
    __cil_tmp93 = (u32 )Offset;
    __cil_tmp94 = (u32 )Start;
    __cil_tmp95 = __cil_tmp94 + __cil_tmp93;
    i915_write32___4(dev_priv, __cil_tmp92, __cil_tmp95);
    }
  }
  }
  {
  __cil_tmp96 = (unsigned long )reg;
  __cil_tmp97 = dev_priv->regs;
  __cil_tmp98 = (void const volatile *)__cil_tmp97;
  __cil_tmp99 = __cil_tmp98 + __cil_tmp96;
  readl(__cil_tmp99);
  intel_update_fbc(dev);
  intel_increase_pllclock(crtc);
  }
  return (0);
}
}
static int intel_pipe_set_base(struct drm_crtc *crtc , int x , int y , struct drm_framebuffer *old_fb )
{ struct drm_device *dev ;
  struct drm_i915_master_private *master_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int ret ;
  struct drm_framebuffer const *__mptr___0 ;
  struct drm_i915_private *dev_priv ;
  struct drm_i915_gem_object *obj ;
  struct drm_framebuffer const *__mptr___1 ;
  int tmp ;
  int tmp___0 ;
  wait_queue_t __wait ;
  struct task_struct *tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  struct drm_framebuffer const *__mptr___2 ;
  struct drm_framebuffer const *__mptr___3 ;
  struct drm_framebuffer *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  struct drm_framebuffer *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  enum plane __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  int __cil_tmp28 ;
  enum plane __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  int __cil_tmp31 ;
  struct mutex *__cil_tmp32 ;
  struct drm_framebuffer *__cil_tmp33 ;
  struct intel_framebuffer *__cil_tmp34 ;
  struct drm_i915_gem_object *__cil_tmp35 ;
  struct intel_ring_buffer *__cil_tmp36 ;
  struct mutex *__cil_tmp37 ;
  struct drm_framebuffer *__cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  void *__cil_tmp41 ;
  struct intel_framebuffer *__cil_tmp42 ;
  atomic_t *__cil_tmp43 ;
  atomic_t const *__cil_tmp44 ;
  atomic_t *__cil_tmp45 ;
  atomic_t const *__cil_tmp46 ;
  wait_queue_head_t *__cil_tmp47 ;
  atomic_t *__cil_tmp48 ;
  atomic_t const *__cil_tmp49 ;
  atomic_t *__cil_tmp50 ;
  atomic_t const *__cil_tmp51 ;
  wait_queue_head_t *__cil_tmp52 ;
  struct drm_framebuffer *__cil_tmp53 ;
  enum mode_set_atomic __cil_tmp54 ;
  struct drm_framebuffer *__cil_tmp55 ;
  struct intel_framebuffer *__cil_tmp56 ;
  struct drm_i915_gem_object *__cil_tmp57 ;
  struct mutex *__cil_tmp58 ;
  struct drm_framebuffer *__cil_tmp59 ;
  unsigned long __cil_tmp60 ;
  unsigned long __cil_tmp61 ;
  enum pipe __cil_tmp62 ;
  int __cil_tmp63 ;
  struct intel_framebuffer *__cil_tmp64 ;
  struct drm_i915_gem_object *__cil_tmp65 ;
  struct mutex *__cil_tmp66 ;
  struct drm_master *__cil_tmp67 ;
  unsigned long __cil_tmp68 ;
  struct drm_minor *__cil_tmp69 ;
  struct drm_master *__cil_tmp70 ;
  unsigned long __cil_tmp71 ;
  struct drm_minor *__cil_tmp72 ;
  struct drm_master *__cil_tmp73 ;
  void *__cil_tmp74 ;
  struct _drm_i915_sarea *__cil_tmp75 ;
  unsigned long __cil_tmp76 ;
  struct _drm_i915_sarea *__cil_tmp77 ;
  unsigned long __cil_tmp78 ;
  enum pipe __cil_tmp79 ;
  unsigned int __cil_tmp80 ;
  struct _drm_i915_sarea *__cil_tmp81 ;
  struct _drm_i915_sarea *__cil_tmp82 ;
  struct _drm_i915_sarea *__cil_tmp83 ;
  struct _drm_i915_sarea *__cil_tmp84 ;

  {
  dev = crtc->dev;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  {
  __cil_tmp22 = (struct drm_framebuffer *)0;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  __cil_tmp24 = crtc->fb;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  if (__cil_tmp25 == __cil_tmp23) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_pipe_set_base", "No FB bound\n");
    }
    return (0);
  } else {

  }
  }
  {
  __cil_tmp26 = intel_crtc->plane;
  __cil_tmp27 = (unsigned int )__cil_tmp26;
  __cil_tmp28 = (int )__cil_tmp27;
  if (__cil_tmp28 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp29 = intel_crtc->plane;
    __cil_tmp30 = (unsigned int )__cil_tmp29;
    __cil_tmp31 = (int )__cil_tmp30;
    if (__cil_tmp31 == 1) {
      goto case_1;
    } else {
      goto switch_default;
      if (0) {
        case_0: ;
        case_1: ;
        goto ldv_38782;
        switch_default: ;
        return (-22);
      } else {

      }
    }
    }
  }
  }
  ldv_38782:
  {
  __cil_tmp32 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp32, 0U);
  __cil_tmp33 = crtc->fb;
  __mptr___0 = (struct drm_framebuffer const *)__cil_tmp33;
  __cil_tmp34 = (struct intel_framebuffer *)__mptr___0;
  __cil_tmp35 = __cil_tmp34->obj;
  __cil_tmp36 = (struct intel_ring_buffer *)0;
  ret = intel_pin_and_fence_fb_obj(dev, __cil_tmp35, __cil_tmp36);
  }
  if (ret != 0) {
    {
    __cil_tmp37 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp37);
    }
    return (ret);
  } else {

  }
  {
  __cil_tmp38 = (struct drm_framebuffer *)0;
  __cil_tmp39 = (unsigned long )__cil_tmp38;
  __cil_tmp40 = (unsigned long )old_fb;
  if (__cil_tmp40 != __cil_tmp39) {
    {
    __cil_tmp41 = dev->dev_private;
    dev_priv = (struct drm_i915_private *)__cil_tmp41;
    __mptr___1 = (struct drm_framebuffer const *)old_fb;
    __cil_tmp42 = (struct intel_framebuffer *)__mptr___1;
    obj = __cil_tmp42->obj;
    __cil_tmp43 = & dev_priv->mm.wedged;
    __cil_tmp44 = (atomic_t const *)__cil_tmp43;
    tmp = atomic_read(__cil_tmp44);
    }
    if (tmp != 0) {
      goto ldv_38790;
    } else {
      {
      __cil_tmp45 = & obj->pending_flip;
      __cil_tmp46 = (atomic_t const *)__cil_tmp45;
      tmp___0 = atomic_read(__cil_tmp46);
      }
      if (tmp___0 == 0) {
        goto ldv_38790;
      } else {

      }
    }
    {
    tmp___1 = get_current();
    __wait.flags = 0U;
    __wait.private = (void *)tmp___1;
    __wait.func = & autoremove_wake_function;
    __wait.task_list.next = & __wait.task_list;
    __wait.task_list.prev = & __wait.task_list;
    }
    ldv_38793:
    {
    __cil_tmp47 = & dev_priv->pending_flip_queue;
    prepare_to_wait(__cil_tmp47, & __wait, 2);
    __cil_tmp48 = & dev_priv->mm.wedged;
    __cil_tmp49 = (atomic_t const *)__cil_tmp48;
    tmp___2 = atomic_read(__cil_tmp49);
    }
    if (tmp___2 != 0) {
      goto ldv_38792;
    } else {
      {
      __cil_tmp50 = & obj->pending_flip;
      __cil_tmp51 = (atomic_t const *)__cil_tmp50;
      tmp___3 = atomic_read(__cil_tmp51);
      }
      if (tmp___3 == 0) {
        goto ldv_38792;
      } else {

      }
    }
    {
    schedule();
    }
    goto ldv_38793;
    ldv_38792:
    {
    __cil_tmp52 = & dev_priv->pending_flip_queue;
    finish_wait(__cil_tmp52, & __wait);
    }
    ldv_38790:
    {
    ret = i915_gem_object_flush_gpu(obj);
    }
  } else {

  }
  }
  {
  __cil_tmp53 = crtc->fb;
  __cil_tmp54 = (enum mode_set_atomic )0;
  ret = intel_pipe_set_base_atomic(crtc, __cil_tmp53, x, y, __cil_tmp54);
  }
  if (ret != 0) {
    {
    __cil_tmp55 = crtc->fb;
    __mptr___2 = (struct drm_framebuffer const *)__cil_tmp55;
    __cil_tmp56 = (struct intel_framebuffer *)__mptr___2;
    __cil_tmp57 = __cil_tmp56->obj;
    i915_gem_object_unpin(__cil_tmp57);
    __cil_tmp58 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp58);
    }
    return (ret);
  } else {

  }
  {
  __cil_tmp59 = (struct drm_framebuffer *)0;
  __cil_tmp60 = (unsigned long )__cil_tmp59;
  __cil_tmp61 = (unsigned long )old_fb;
  if (__cil_tmp61 != __cil_tmp60) {
    {
    __cil_tmp62 = intel_crtc->pipe;
    __cil_tmp63 = (int )__cil_tmp62;
    intel_wait_for_vblank(dev, __cil_tmp63);
    __mptr___3 = (struct drm_framebuffer const *)old_fb;
    __cil_tmp64 = (struct intel_framebuffer *)__mptr___3;
    __cil_tmp65 = __cil_tmp64->obj;
    i915_gem_object_unpin(__cil_tmp65);
    }
  } else {

  }
  }
  {
  __cil_tmp66 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp66);
  }
  {
  __cil_tmp67 = (struct drm_master *)0;
  __cil_tmp68 = (unsigned long )__cil_tmp67;
  __cil_tmp69 = dev->primary;
  __cil_tmp70 = __cil_tmp69->master;
  __cil_tmp71 = (unsigned long )__cil_tmp70;
  if (__cil_tmp71 == __cil_tmp68) {
    return (0);
  } else {

  }
  }
  __cil_tmp72 = dev->primary;
  __cil_tmp73 = __cil_tmp72->master;
  __cil_tmp74 = __cil_tmp73->driver_priv;
  master_priv = (struct drm_i915_master_private *)__cil_tmp74;
  {
  __cil_tmp75 = (struct _drm_i915_sarea *)0;
  __cil_tmp76 = (unsigned long )__cil_tmp75;
  __cil_tmp77 = master_priv->sarea_priv;
  __cil_tmp78 = (unsigned long )__cil_tmp77;
  if (__cil_tmp78 == __cil_tmp76) {
    return (0);
  } else {

  }
  }
  {
  __cil_tmp79 = intel_crtc->pipe;
  __cil_tmp80 = (unsigned int )__cil_tmp79;
  if (__cil_tmp80 != 0U) {
    __cil_tmp81 = master_priv->sarea_priv;
    __cil_tmp81->pipeB_x = x;
    __cil_tmp82 = master_priv->sarea_priv;
    __cil_tmp82->pipeB_y = y;
  } else {
    __cil_tmp83 = master_priv->sarea_priv;
    __cil_tmp83->pipeA_x = x;
    __cil_tmp84 = master_priv->sarea_priv;
    __cil_tmp84->pipeA_y = y;
  }
  }
  return (0);
}
}
static void ironlake_set_pll_edp(struct drm_crtc *crtc , int clock )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  u32 dpa_ctl ;
  u32 temp ;
  void *__cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  void *__cil_tmp11 ;
  void const volatile *__cil_tmp12 ;
  void const volatile *__cil_tmp13 ;

  {
  {
  dev = crtc->dev;
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  drm_ut_debug_printk(4U, "drm", "ironlake_set_pll_edp", "eDP PLL enable for clock %d\n",
                      clock);
  dpa_ctl = i915_read32___6(dev_priv, 409600U);
  dpa_ctl = dpa_ctl & 4294770687U;
  }
  if (clock <= 199999) {
    {
    dpa_ctl = dpa_ctl | 65536U;
    temp = i915_read32___6(dev_priv, 286732U);
    temp = temp & 4294901760U;
    __cil_tmp8 = temp | 33060U;
    i915_write32___4(dev_priv, 286732U, __cil_tmp8);
    temp = i915_read32___6(dev_priv, 286736U);
    __cil_tmp9 = temp | 1U;
    i915_write32___4(dev_priv, 286736U, __cil_tmp9);
    temp = i915_read32___6(dev_priv, 286772U);
    __cil_tmp10 = temp | 16777216U;
    i915_write32___4(dev_priv, 286772U, __cil_tmp10);
    }
  } else {
    dpa_ctl = dpa_ctl;
  }
  {
  i915_write32___4(dev_priv, 409600U, dpa_ctl);
  __cil_tmp11 = dev_priv->regs;
  __cil_tmp12 = (void const volatile *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 + 409600U;
  readl(__cil_tmp13);
  __const_udelay(2147500UL);
  }
  return;
}
}
static void intel_fdi_normal_train(struct drm_crtc *crtc )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  u32 reg ;
  u32 temp ;
  u32 tmp ;
  void *__cil_tmp10 ;
  enum pipe __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  unsigned char *__cil_tmp17 ;
  unsigned char *__cil_tmp18 ;
  unsigned char __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  void *__cil_tmp23 ;
  struct drm_i915_private *__cil_tmp24 ;
  enum intel_pch __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  void *__cil_tmp29 ;
  void const volatile *__cil_tmp30 ;
  void const volatile *__cil_tmp31 ;
  void *__cil_tmp32 ;
  struct drm_i915_private *__cil_tmp33 ;
  struct intel_device_info const *__cil_tmp34 ;
  unsigned char *__cil_tmp35 ;
  unsigned char *__cil_tmp36 ;
  unsigned char __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;

  {
  {
  dev = crtc->dev;
  __cil_tmp10 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp11 = intel_crtc->pipe;
  pipe = (int )__cil_tmp11;
  __cil_tmp12 = pipe * 4096;
  __cil_tmp13 = __cil_tmp12 + 393472;
  reg = (u32 )__cil_tmp13;
  temp = i915_read32___6(dev_priv, reg);
  }
  {
  __cil_tmp14 = dev->dev_private;
  __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
  __cil_tmp16 = __cil_tmp15->info;
  __cil_tmp17 = (unsigned char *)__cil_tmp16;
  __cil_tmp18 = __cil_tmp17 + 2UL;
  __cil_tmp19 = *__cil_tmp18;
  __cil_tmp20 = (unsigned int )__cil_tmp19;
  if (__cil_tmp20 != 0U) {
    temp = temp & 4294966527U;
    temp = temp | 262912U;
  } else {
    temp = temp & 3489660927U;
    temp = temp | 805568512U;
  }
  }
  {
  i915_write32___4(dev_priv, reg, temp);
  __cil_tmp21 = pipe * 4096;
  __cil_tmp22 = __cil_tmp21 + 983052;
  reg = (u32 )__cil_tmp22;
  temp = i915_read32___6(dev_priv, reg);
  }
  {
  __cil_tmp23 = dev->dev_private;
  __cil_tmp24 = (struct drm_i915_private *)__cil_tmp23;
  __cil_tmp25 = __cil_tmp24->pch_type;
  __cil_tmp26 = (unsigned int )__cil_tmp25;
  if (__cil_tmp26 == 1U) {
    temp = temp & 4294966527U;
    temp = temp | 768U;
  } else {
    temp = temp & 3489660927U;
    temp = temp | 805306368U;
  }
  }
  {
  __cil_tmp27 = temp | 64U;
  i915_write32___4(dev_priv, reg, __cil_tmp27);
  __cil_tmp28 = (unsigned long )reg;
  __cil_tmp29 = dev_priv->regs;
  __cil_tmp30 = (void const volatile *)__cil_tmp29;
  __cil_tmp31 = __cil_tmp30 + __cil_tmp28;
  readl(__cil_tmp31);
  __const_udelay(4295000UL);
  }
  {
  __cil_tmp32 = dev->dev_private;
  __cil_tmp33 = (struct drm_i915_private *)__cil_tmp32;
  __cil_tmp34 = __cil_tmp33->info;
  __cil_tmp35 = (unsigned char *)__cil_tmp34;
  __cil_tmp36 = __cil_tmp35 + 2UL;
  __cil_tmp37 = *__cil_tmp36;
  __cil_tmp38 = (unsigned int )__cil_tmp37;
  if (__cil_tmp38 != 0U) {
    {
    tmp = i915_read32___6(dev_priv, reg);
    __cil_tmp39 = tmp | 201326592U;
    i915_write32___4(dev_priv, reg, __cil_tmp39);
    }
  } else {

  }
  }
  return;
}
}
static void ironlake_fdi_link_train(struct drm_crtc *crtc )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  int plane ;
  u32 reg ;
  u32 temp ;
  u32 tries ;
  void *__cil_tmp11 ;
  enum pipe __cil_tmp12 ;
  enum plane __cil_tmp13 ;
  enum pipe __cil_tmp14 ;
  bool __cil_tmp15 ;
  enum plane __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  u32 __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  void *__cil_tmp30 ;
  void const volatile *__cil_tmp31 ;
  void const volatile *__cil_tmp32 ;
  void *__cil_tmp33 ;
  struct drm_i915_private *__cil_tmp34 ;
  enum intel_pch __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  int __cil_tmp37 ;
  int __cil_tmp38 ;
  u32 __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  u32 __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  int __cil_tmp47 ;
  int __cil_tmp48 ;
  int __cil_tmp49 ;
  int __cil_tmp50 ;
  unsigned long __cil_tmp51 ;
  void *__cil_tmp52 ;
  void const volatile *__cil_tmp53 ;
  void const volatile *__cil_tmp54 ;
  int __cil_tmp55 ;
  int __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  unsigned int __cil_tmp58 ;

  {
  {
  dev = crtc->dev;
  __cil_tmp11 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp11;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp12 = intel_crtc->pipe;
  pipe = (int )__cil_tmp12;
  __cil_tmp13 = intel_crtc->plane;
  plane = (int )__cil_tmp13;
  __cil_tmp14 = (enum pipe )pipe;
  __cil_tmp15 = (bool )1;
  assert_pipe(dev_priv, __cil_tmp14, __cil_tmp15);
  __cil_tmp16 = (enum plane )plane;
  assert_plane_enabled(dev_priv, __cil_tmp16);
  __cil_tmp17 = pipe * 4096;
  __cil_tmp18 = __cil_tmp17 + 983064;
  reg = (u32 )__cil_tmp18;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 4294966783U;
  temp = temp & 4294967039U;
  i915_write32___4(dev_priv, reg, temp);
  i915_read32___6(dev_priv, reg);
  __const_udelay(644250UL);
  __cil_tmp19 = pipe * 4096;
  __cil_tmp20 = __cil_tmp19 + 393472;
  reg = (u32 )__cil_tmp20;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 4291297279U;
  __cil_tmp21 = intel_crtc->fdi_lanes;
  __cil_tmp22 = __cil_tmp21 + -1;
  __cil_tmp23 = __cil_tmp22 << 19;
  __cil_tmp24 = (u32 )__cil_tmp23;
  temp = __cil_tmp24 | temp;
  temp = temp & 3489660927U;
  temp = temp;
  __cil_tmp25 = temp | 2147483648U;
  i915_write32___4(dev_priv, reg, __cil_tmp25);
  __cil_tmp26 = pipe * 4096;
  __cil_tmp27 = __cil_tmp26 + 983052;
  reg = (u32 )__cil_tmp27;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 3489660927U;
  temp = temp;
  __cil_tmp28 = temp | 2147483648U;
  i915_write32___4(dev_priv, reg, __cil_tmp28);
  __cil_tmp29 = (unsigned long )reg;
  __cil_tmp30 = dev_priv->regs;
  __cil_tmp31 = (void const volatile *)__cil_tmp30;
  __cil_tmp32 = __cil_tmp31 + __cil_tmp29;
  readl(__cil_tmp32);
  __const_udelay(644250UL);
  }
  {
  __cil_tmp33 = dev->dev_private;
  __cil_tmp34 = (struct drm_i915_private *)__cil_tmp33;
  __cil_tmp35 = __cil_tmp34->pch_type;
  __cil_tmp36 = (unsigned int )__cil_tmp35;
  if (__cil_tmp36 == 0U) {
    {
    __cil_tmp37 = pipe + 198659;
    __cil_tmp38 = __cil_tmp37 * 4;
    __cil_tmp39 = (u32 )__cil_tmp38;
    i915_write32___4(dev_priv, __cil_tmp39, 2U);
    __cil_tmp40 = pipe + 198659;
    __cil_tmp41 = __cil_tmp40 * 4;
    __cil_tmp42 = (u32 )__cil_tmp41;
    i915_write32___4(dev_priv, __cil_tmp42, 3U);
    }
  } else {

  }
  }
  __cil_tmp43 = pipe * 4096;
  __cil_tmp44 = __cil_tmp43 + 983060;
  reg = (u32 )__cil_tmp44;
  tries = 0U;
  goto ldv_38834;
  ldv_38833:
  {
  temp = i915_read32___6(dev_priv, reg);
  drm_ut_debug_printk(4U, "drm", "ironlake_fdi_link_train", "FDI_RX_IIR 0x%x\n", temp);
  }
  {
  __cil_tmp45 = temp & 256U;
  if (__cil_tmp45 != 0U) {
    {
    drm_ut_debug_printk(4U, "drm", "ironlake_fdi_link_train", "FDI train 1 done.\n");
    __cil_tmp46 = temp | 256U;
    i915_write32___4(dev_priv, reg, __cil_tmp46);
    }
    goto ldv_38832;
  } else {

  }
  }
  tries = tries + 1U;
  ldv_38834: ;
  if (tries <= 4U) {
    goto ldv_38833;
  } else {
    goto ldv_38832;
  }
  ldv_38832: ;
  if (tries == 5U) {
    {
    drm_err("ironlake_fdi_link_train", "FDI train 1 fail!\n");
    }
  } else {

  }
  {
  __cil_tmp47 = pipe * 4096;
  __cil_tmp48 = __cil_tmp47 + 393472;
  reg = (u32 )__cil_tmp48;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 3489660927U;
  temp = temp | 268435456U;
  i915_write32___4(dev_priv, reg, temp);
  __cil_tmp49 = pipe * 4096;
  __cil_tmp50 = __cil_tmp49 + 983052;
  reg = (u32 )__cil_tmp50;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 3489660927U;
  temp = temp | 268435456U;
  i915_write32___4(dev_priv, reg, temp);
  __cil_tmp51 = (unsigned long )reg;
  __cil_tmp52 = dev_priv->regs;
  __cil_tmp53 = (void const volatile *)__cil_tmp52;
  __cil_tmp54 = __cil_tmp53 + __cil_tmp51;
  readl(__cil_tmp54);
  __const_udelay(644250UL);
  __cil_tmp55 = pipe * 4096;
  __cil_tmp56 = __cil_tmp55 + 983060;
  reg = (u32 )__cil_tmp56;
  tries = 0U;
  }
  goto ldv_38837;
  ldv_38836:
  {
  temp = i915_read32___6(dev_priv, reg);
  drm_ut_debug_printk(4U, "drm", "ironlake_fdi_link_train", "FDI_RX_IIR 0x%x\n", temp);
  }
  {
  __cil_tmp57 = temp & 512U;
  if (__cil_tmp57 != 0U) {
    {
    __cil_tmp58 = temp | 512U;
    i915_write32___4(dev_priv, reg, __cil_tmp58);
    drm_ut_debug_printk(4U, "drm", "ironlake_fdi_link_train", "FDI train 2 done.\n");
    }
    goto ldv_38835;
  } else {

  }
  }
  tries = tries + 1U;
  ldv_38837: ;
  if (tries <= 4U) {
    goto ldv_38836;
  } else {
    goto ldv_38835;
  }
  ldv_38835: ;
  if (tries == 5U) {
    {
    drm_err("ironlake_fdi_link_train", "FDI train 2 fail!\n");
    }
  } else {

  }
  {
  drm_ut_debug_printk(4U, "drm", "ironlake_fdi_link_train", "FDI train done\n");
  }
  return;
}
}
static int const snb_b_fdi_train_param[4U] = { (int const )0, (int const )243269632, (int const )239075328, (int const )234881024};
static void gen6_fdi_link_train(struct drm_crtc *crtc )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  u32 reg ;
  u32 temp ;
  u32 i ;
  void *__cil_tmp10 ;
  enum pipe __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  void *__cil_tmp15 ;
  void const volatile *__cil_tmp16 ;
  void const volatile *__cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  u32 __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  void *__cil_tmp27 ;
  struct drm_i915_private *__cil_tmp28 ;
  enum intel_pch __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  void *__cil_tmp33 ;
  void const volatile *__cil_tmp34 ;
  void const volatile *__cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  u32 __cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  void *__cil_tmp40 ;
  void const volatile *__cil_tmp41 ;
  void const volatile *__cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  int __cil_tmp47 ;
  int __cil_tmp48 ;
  void *__cil_tmp49 ;
  struct drm_i915_private *__cil_tmp50 ;
  struct intel_device_info const *__cil_tmp51 ;
  u8 __cil_tmp52 ;
  unsigned char __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  int __cil_tmp55 ;
  int __cil_tmp56 ;
  void *__cil_tmp57 ;
  struct drm_i915_private *__cil_tmp58 ;
  enum intel_pch __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  unsigned long __cil_tmp61 ;
  void *__cil_tmp62 ;
  void const volatile *__cil_tmp63 ;
  void const volatile *__cil_tmp64 ;
  int __cil_tmp65 ;
  int __cil_tmp66 ;
  u32 __cil_tmp67 ;
  unsigned long __cil_tmp68 ;
  void *__cil_tmp69 ;
  void const volatile *__cil_tmp70 ;
  void const volatile *__cil_tmp71 ;
  int __cil_tmp72 ;
  int __cil_tmp73 ;
  unsigned int __cil_tmp74 ;
  unsigned int __cil_tmp75 ;

  {
  {
  dev = crtc->dev;
  __cil_tmp10 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp11 = intel_crtc->pipe;
  pipe = (int )__cil_tmp11;
  __cil_tmp12 = pipe * 4096;
  __cil_tmp13 = __cil_tmp12 + 983064;
  reg = (u32 )__cil_tmp13;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 4294966783U;
  temp = temp & 4294967039U;
  i915_write32___4(dev_priv, reg, temp);
  __cil_tmp14 = (unsigned long )reg;
  __cil_tmp15 = dev_priv->regs;
  __cil_tmp16 = (void const volatile *)__cil_tmp15;
  __cil_tmp17 = __cil_tmp16 + __cil_tmp14;
  readl(__cil_tmp17);
  __const_udelay(644250UL);
  __cil_tmp18 = pipe * 4096;
  __cil_tmp19 = __cil_tmp18 + 393472;
  reg = (u32 )__cil_tmp19;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 4291297279U;
  __cil_tmp20 = intel_crtc->fdi_lanes;
  __cil_tmp21 = __cil_tmp20 + -1;
  __cil_tmp22 = __cil_tmp21 << 19;
  __cil_tmp23 = (u32 )__cil_tmp22;
  temp = __cil_tmp23 | temp;
  temp = temp & 3489660927U;
  temp = temp;
  temp = temp & 4030726143U;
  temp = temp;
  __cil_tmp24 = temp | 2147483648U;
  i915_write32___4(dev_priv, reg, __cil_tmp24);
  __cil_tmp25 = pipe * 4096;
  __cil_tmp26 = __cil_tmp25 + 983052;
  reg = (u32 )__cil_tmp26;
  temp = i915_read32___6(dev_priv, reg);
  }
  {
  __cil_tmp27 = dev->dev_private;
  __cil_tmp28 = (struct drm_i915_private *)__cil_tmp27;
  __cil_tmp29 = __cil_tmp28->pch_type;
  __cil_tmp30 = (unsigned int )__cil_tmp29;
  if (__cil_tmp30 == 1U) {
    temp = temp & 4294966527U;
    temp = temp;
  } else {
    temp = temp & 3489660927U;
    temp = temp;
  }
  }
  {
  __cil_tmp31 = temp | 2147483648U;
  i915_write32___4(dev_priv, reg, __cil_tmp31);
  __cil_tmp32 = (unsigned long )reg;
  __cil_tmp33 = dev_priv->regs;
  __cil_tmp34 = (void const volatile *)__cil_tmp33;
  __cil_tmp35 = __cil_tmp34 + __cil_tmp32;
  readl(__cil_tmp35);
  __const_udelay(644250UL);
  i = 0U;
  }
  goto ldv_38854;
  ldv_38853:
  {
  __cil_tmp36 = pipe * 4096;
  __cil_tmp37 = __cil_tmp36 + 393472;
  reg = (u32 )__cil_tmp37;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 4030726143U;
  __cil_tmp38 = (u32 )snb_b_fdi_train_param[i];
  temp = __cil_tmp38 | temp;
  i915_write32___4(dev_priv, reg, temp);
  __cil_tmp39 = (unsigned long )reg;
  __cil_tmp40 = dev_priv->regs;
  __cil_tmp41 = (void const volatile *)__cil_tmp40;
  __cil_tmp42 = __cil_tmp41 + __cil_tmp39;
  readl(__cil_tmp42);
  __const_udelay(2147500UL);
  __cil_tmp43 = pipe * 4096;
  __cil_tmp44 = __cil_tmp43 + 983060;
  reg = (u32 )__cil_tmp44;
  temp = i915_read32___6(dev_priv, reg);
  drm_ut_debug_printk(4U, "drm", "gen6_fdi_link_train", "FDI_RX_IIR 0x%x\n", temp);
  }
  {
  __cil_tmp45 = temp & 256U;
  if (__cil_tmp45 != 0U) {
    {
    __cil_tmp46 = temp | 256U;
    i915_write32___4(dev_priv, reg, __cil_tmp46);
    drm_ut_debug_printk(4U, "drm", "gen6_fdi_link_train", "FDI train 1 done.\n");
    }
    goto ldv_38852;
  } else {

  }
  }
  i = i + 1U;
  ldv_38854: ;
  if (i <= 3U) {
    goto ldv_38853;
  } else {
    goto ldv_38852;
  }
  ldv_38852: ;
  if (i == 4U) {
    {
    drm_err("gen6_fdi_link_train", "FDI train 1 fail!\n");
    }
  } else {

  }
  {
  __cil_tmp47 = pipe * 4096;
  __cil_tmp48 = __cil_tmp47 + 393472;
  reg = (u32 )__cil_tmp48;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 3489660927U;
  temp = temp | 268435456U;
  }
  {
  __cil_tmp49 = dev->dev_private;
  __cil_tmp50 = (struct drm_i915_private *)__cil_tmp49;
  __cil_tmp51 = __cil_tmp50->info;
  __cil_tmp52 = __cil_tmp51->gen;
  __cil_tmp53 = (unsigned char )__cil_tmp52;
  __cil_tmp54 = (unsigned int )__cil_tmp53;
  if (__cil_tmp54 == 6U) {
    temp = temp & 4030726143U;
    temp = temp;
  } else {

  }
  }
  {
  i915_write32___4(dev_priv, reg, temp);
  __cil_tmp55 = pipe * 4096;
  __cil_tmp56 = __cil_tmp55 + 983052;
  reg = (u32 )__cil_tmp56;
  temp = i915_read32___6(dev_priv, reg);
  }
  {
  __cil_tmp57 = dev->dev_private;
  __cil_tmp58 = (struct drm_i915_private *)__cil_tmp57;
  __cil_tmp59 = __cil_tmp58->pch_type;
  __cil_tmp60 = (unsigned int )__cil_tmp59;
  if (__cil_tmp60 == 1U) {
    temp = temp & 4294966527U;
    temp = temp | 256U;
  } else {
    temp = temp & 3489660927U;
    temp = temp | 268435456U;
  }
  }
  {
  i915_write32___4(dev_priv, reg, temp);
  __cil_tmp61 = (unsigned long )reg;
  __cil_tmp62 = dev_priv->regs;
  __cil_tmp63 = (void const volatile *)__cil_tmp62;
  __cil_tmp64 = __cil_tmp63 + __cil_tmp61;
  readl(__cil_tmp64);
  __const_udelay(644250UL);
  i = 0U;
  }
  goto ldv_38857;
  ldv_38856:
  {
  __cil_tmp65 = pipe * 4096;
  __cil_tmp66 = __cil_tmp65 + 393472;
  reg = (u32 )__cil_tmp66;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 4030726143U;
  __cil_tmp67 = (u32 )snb_b_fdi_train_param[i];
  temp = __cil_tmp67 | temp;
  i915_write32___4(dev_priv, reg, temp);
  __cil_tmp68 = (unsigned long )reg;
  __cil_tmp69 = dev_priv->regs;
  __cil_tmp70 = (void const volatile *)__cil_tmp69;
  __cil_tmp71 = __cil_tmp70 + __cil_tmp68;
  readl(__cil_tmp71);
  __const_udelay(2147500UL);
  __cil_tmp72 = pipe * 4096;
  __cil_tmp73 = __cil_tmp72 + 983060;
  reg = (u32 )__cil_tmp73;
  temp = i915_read32___6(dev_priv, reg);
  drm_ut_debug_printk(4U, "drm", "gen6_fdi_link_train", "FDI_RX_IIR 0x%x\n", temp);
  }
  {
  __cil_tmp74 = temp & 512U;
  if (__cil_tmp74 != 0U) {
    {
    __cil_tmp75 = temp | 512U;
    i915_write32___4(dev_priv, reg, __cil_tmp75);
    drm_ut_debug_printk(4U, "drm", "gen6_fdi_link_train", "FDI train 2 done.\n");
    }
    goto ldv_38855;
  } else {

  }
  }
  i = i + 1U;
  ldv_38857: ;
  if (i <= 3U) {
    goto ldv_38856;
  } else {
    goto ldv_38855;
  }
  ldv_38855: ;
  if (i == 4U) {
    {
    drm_err("gen6_fdi_link_train", "FDI train 2 fail!\n");
    }
  } else {

  }
  {
  drm_ut_debug_printk(4U, "drm", "gen6_fdi_link_train", "FDI train done.\n");
  }
  return;
}
}
static void ivb_manual_fdi_link_train(struct drm_crtc *crtc )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  u32 reg ;
  u32 temp ;
  u32 i ;
  u32 tmp ;
  void *__cil_tmp11 ;
  enum pipe __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  void *__cil_tmp16 ;
  void const volatile *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  u32 __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  void *__cil_tmp30 ;
  void const volatile *__cil_tmp31 ;
  void const volatile *__cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  u32 __cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  void *__cil_tmp37 ;
  void const volatile *__cil_tmp38 ;
  void const volatile *__cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  int __cil_tmp46 ;
  int __cil_tmp47 ;
  int __cil_tmp48 ;
  int __cil_tmp49 ;
  unsigned long __cil_tmp50 ;
  void *__cil_tmp51 ;
  void const volatile *__cil_tmp52 ;
  void const volatile *__cil_tmp53 ;
  int __cil_tmp54 ;
  int __cil_tmp55 ;
  u32 __cil_tmp56 ;
  unsigned long __cil_tmp57 ;
  void *__cil_tmp58 ;
  void const volatile *__cil_tmp59 ;
  void const volatile *__cil_tmp60 ;
  int __cil_tmp61 ;
  int __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  unsigned int __cil_tmp64 ;

  {
  {
  dev = crtc->dev;
  __cil_tmp11 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp11;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp12 = intel_crtc->pipe;
  pipe = (int )__cil_tmp12;
  __cil_tmp13 = pipe * 4096;
  __cil_tmp14 = __cil_tmp13 + 983064;
  reg = (u32 )__cil_tmp14;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 4294966783U;
  temp = temp & 4294967039U;
  i915_write32___4(dev_priv, reg, temp);
  __cil_tmp15 = (unsigned long )reg;
  __cil_tmp16 = dev_priv->regs;
  __cil_tmp17 = (void const volatile *)__cil_tmp16;
  __cil_tmp18 = __cil_tmp17 + __cil_tmp15;
  readl(__cil_tmp18);
  __const_udelay(644250UL);
  __cil_tmp19 = pipe * 4096;
  __cil_tmp20 = __cil_tmp19 + 393472;
  reg = (u32 )__cil_tmp20;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 4291297279U;
  __cil_tmp21 = intel_crtc->fdi_lanes;
  __cil_tmp22 = __cil_tmp21 + -1;
  __cil_tmp23 = __cil_tmp22 << 19;
  __cil_tmp24 = (u32 )__cil_tmp23;
  temp = __cil_tmp24 | temp;
  temp = temp & 4294965503U;
  temp = temp;
  temp = temp & 4030726143U;
  temp = temp;
  __cil_tmp25 = temp | 2147483648U;
  i915_write32___4(dev_priv, reg, __cil_tmp25);
  __cil_tmp26 = pipe * 4096;
  __cil_tmp27 = __cil_tmp26 + 983052;
  reg = (u32 )__cil_tmp27;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 4294966271U;
  temp = temp & 4294966527U;
  temp = temp;
  __cil_tmp28 = temp | 2147483648U;
  i915_write32___4(dev_priv, reg, __cil_tmp28);
  __cil_tmp29 = (unsigned long )reg;
  __cil_tmp30 = dev_priv->regs;
  __cil_tmp31 = (void const volatile *)__cil_tmp30;
  __cil_tmp32 = __cil_tmp31 + __cil_tmp29;
  readl(__cil_tmp32);
  __const_udelay(644250UL);
  i = 0U;
  }
  goto ldv_38873;
  ldv_38872:
  {
  __cil_tmp33 = pipe * 4096;
  __cil_tmp34 = __cil_tmp33 + 393472;
  reg = (u32 )__cil_tmp34;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 4030726143U;
  __cil_tmp35 = (u32 )snb_b_fdi_train_param[i];
  temp = __cil_tmp35 | temp;
  i915_write32___4(dev_priv, reg, temp);
  __cil_tmp36 = (unsigned long )reg;
  __cil_tmp37 = dev_priv->regs;
  __cil_tmp38 = (void const volatile *)__cil_tmp37;
  __cil_tmp39 = __cil_tmp38 + __cil_tmp36;
  readl(__cil_tmp39);
  __const_udelay(2147500UL);
  __cil_tmp40 = pipe * 4096;
  __cil_tmp41 = __cil_tmp40 + 983060;
  reg = (u32 )__cil_tmp41;
  temp = i915_read32___6(dev_priv, reg);
  drm_ut_debug_printk(4U, "drm", "ivb_manual_fdi_link_train", "FDI_RX_IIR 0x%x\n",
                      temp);
  }
  {
  __cil_tmp42 = temp & 256U;
  if (__cil_tmp42 != 0U) {
    {
    __cil_tmp43 = temp | 256U;
    i915_write32___4(dev_priv, reg, __cil_tmp43);
    drm_ut_debug_printk(4U, "drm", "ivb_manual_fdi_link_train", "FDI train 1 done.\n");
    }
    goto ldv_38871;
  } else {
    {
    tmp = i915_read32___6(dev_priv, reg);
    }
    {
    __cil_tmp44 = tmp & 256U;
    if (__cil_tmp44 != 0U) {
      {
      __cil_tmp45 = temp | 256U;
      i915_write32___4(dev_priv, reg, __cil_tmp45);
      drm_ut_debug_printk(4U, "drm", "ivb_manual_fdi_link_train", "FDI train 1 done.\n");
      }
      goto ldv_38871;
    } else {

    }
    }
  }
  }
  i = i + 1U;
  ldv_38873: ;
  if (i <= 3U) {
    goto ldv_38872;
  } else {
    goto ldv_38871;
  }
  ldv_38871: ;
  if (i == 4U) {
    {
    drm_err("ivb_manual_fdi_link_train", "FDI train 1 fail!\n");
    }
  } else {

  }
  {
  __cil_tmp46 = pipe * 4096;
  __cil_tmp47 = __cil_tmp46 + 393472;
  reg = (u32 )__cil_tmp47;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 4294966527U;
  temp = temp | 256U;
  temp = temp & 4030726143U;
  temp = temp;
  i915_write32___4(dev_priv, reg, temp);
  __cil_tmp48 = pipe * 4096;
  __cil_tmp49 = __cil_tmp48 + 983052;
  reg = (u32 )__cil_tmp49;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 4294966527U;
  temp = temp | 256U;
  i915_write32___4(dev_priv, reg, temp);
  __cil_tmp50 = (unsigned long )reg;
  __cil_tmp51 = dev_priv->regs;
  __cil_tmp52 = (void const volatile *)__cil_tmp51;
  __cil_tmp53 = __cil_tmp52 + __cil_tmp50;
  readl(__cil_tmp53);
  __const_udelay(644250UL);
  i = 0U;
  }
  goto ldv_38876;
  ldv_38875:
  {
  __cil_tmp54 = pipe * 4096;
  __cil_tmp55 = __cil_tmp54 + 393472;
  reg = (u32 )__cil_tmp55;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 4030726143U;
  __cil_tmp56 = (u32 )snb_b_fdi_train_param[i];
  temp = __cil_tmp56 | temp;
  i915_write32___4(dev_priv, reg, temp);
  __cil_tmp57 = (unsigned long )reg;
  __cil_tmp58 = dev_priv->regs;
  __cil_tmp59 = (void const volatile *)__cil_tmp58;
  __cil_tmp60 = __cil_tmp59 + __cil_tmp57;
  readl(__cil_tmp60);
  __const_udelay(2147500UL);
  __cil_tmp61 = pipe * 4096;
  __cil_tmp62 = __cil_tmp61 + 983060;
  reg = (u32 )__cil_tmp62;
  temp = i915_read32___6(dev_priv, reg);
  drm_ut_debug_printk(4U, "drm", "ivb_manual_fdi_link_train", "FDI_RX_IIR 0x%x\n",
                      temp);
  }
  {
  __cil_tmp63 = temp & 512U;
  if (__cil_tmp63 != 0U) {
    {
    __cil_tmp64 = temp | 512U;
    i915_write32___4(dev_priv, reg, __cil_tmp64);
    drm_ut_debug_printk(4U, "drm", "ivb_manual_fdi_link_train", "FDI train 2 done.\n");
    }
    goto ldv_38874;
  } else {

  }
  }
  i = i + 1U;
  ldv_38876: ;
  if (i <= 3U) {
    goto ldv_38875;
  } else {
    goto ldv_38874;
  }
  ldv_38874: ;
  if (i == 4U) {
    {
    drm_err("ivb_manual_fdi_link_train", "FDI train 2 fail!\n");
    }
  } else {

  }
  {
  drm_ut_debug_printk(4U, "drm", "ivb_manual_fdi_link_train", "FDI train done.\n");
  }
  return;
}
}
static void ironlake_fdi_pll_enable(struct drm_crtc *crtc )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  u32 reg ;
  u32 temp ;
  u32 tmp ;
  u32 tmp___0 ;
  void *__cil_tmp11 ;
  enum pipe __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  u32 __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  u32 __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  u32 __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  u32 __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  void *__cil_tmp33 ;
  void const volatile *__cil_tmp34 ;
  void const volatile *__cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  void *__cil_tmp38 ;
  void const volatile *__cil_tmp39 ;
  void const volatile *__cil_tmp40 ;
  int __cil_tmp41 ;
  int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  void *__cil_tmp46 ;
  void const volatile *__cil_tmp47 ;
  void const volatile *__cil_tmp48 ;

  {
  {
  dev = crtc->dev;
  __cil_tmp11 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp11;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp12 = intel_crtc->pipe;
  pipe = (int )__cil_tmp12;
  __cil_tmp13 = pipe * 4096;
  __cil_tmp14 = __cil_tmp13 + 393264;
  __cil_tmp15 = (u32 )__cil_tmp14;
  tmp = i915_read32___6(dev_priv, __cil_tmp15);
  __cil_tmp16 = pipe * 4096;
  __cil_tmp17 = __cil_tmp16 + 983088;
  __cil_tmp18 = (u32 )__cil_tmp17;
  __cil_tmp19 = tmp & 2113929216U;
  i915_write32___4(dev_priv, __cil_tmp18, __cil_tmp19);
  __cil_tmp20 = pipe * 4096;
  __cil_tmp21 = __cil_tmp20 + 983052;
  reg = (u32 )__cil_tmp21;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 4290838527U;
  __cil_tmp22 = intel_crtc->fdi_lanes;
  __cil_tmp23 = __cil_tmp22 + -1;
  __cil_tmp24 = __cil_tmp23 << 19;
  __cil_tmp25 = (u32 )__cil_tmp24;
  temp = __cil_tmp25 | temp;
  __cil_tmp26 = pipe * 4096;
  __cil_tmp27 = __cil_tmp26 + 458760;
  __cil_tmp28 = (u32 )__cil_tmp27;
  tmp___0 = i915_read32___6(dev_priv, __cil_tmp28);
  __cil_tmp29 = tmp___0 & 224U;
  __cil_tmp30 = __cil_tmp29 << 11;
  temp = __cil_tmp30 | temp;
  __cil_tmp31 = temp | 8192U;
  i915_write32___4(dev_priv, reg, __cil_tmp31);
  __cil_tmp32 = (unsigned long )reg;
  __cil_tmp33 = dev_priv->regs;
  __cil_tmp34 = (void const volatile *)__cil_tmp33;
  __cil_tmp35 = __cil_tmp34 + __cil_tmp32;
  readl(__cil_tmp35);
  __const_udelay(859000UL);
  temp = i915_read32___6(dev_priv, reg);
  __cil_tmp36 = temp | 16U;
  i915_write32___4(dev_priv, reg, __cil_tmp36);
  __cil_tmp37 = (unsigned long )reg;
  __cil_tmp38 = dev_priv->regs;
  __cil_tmp39 = (void const volatile *)__cil_tmp38;
  __cil_tmp40 = __cil_tmp39 + __cil_tmp37;
  readl(__cil_tmp40);
  __const_udelay(859000UL);
  __cil_tmp41 = pipe * 4096;
  __cil_tmp42 = __cil_tmp41 + 393472;
  reg = (u32 )__cil_tmp42;
  temp = i915_read32___6(dev_priv, reg);
  }
  {
  __cil_tmp43 = temp & 16384U;
  if (__cil_tmp43 == 0U) {
    {
    __cil_tmp44 = temp | 16384U;
    i915_write32___4(dev_priv, reg, __cil_tmp44);
    __cil_tmp45 = (unsigned long )reg;
    __cil_tmp46 = dev_priv->regs;
    __cil_tmp47 = (void const volatile *)__cil_tmp46;
    __cil_tmp48 = __cil_tmp47 + __cil_tmp45;
    readl(__cil_tmp48);
    __const_udelay(429500UL);
    }
  } else {

  }
  }
  return;
}
}
static void ironlake_fdi_disable(struct drm_crtc *crtc )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  u32 reg ;
  u32 temp ;
  u32 tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  void *__cil_tmp12 ;
  enum pipe __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  void *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  void const volatile *__cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  u32 __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  void *__cil_tmp30 ;
  void const volatile *__cil_tmp31 ;
  void const volatile *__cil_tmp32 ;
  void *__cil_tmp33 ;
  struct drm_i915_private *__cil_tmp34 ;
  enum intel_pch __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  int __cil_tmp37 ;
  int __cil_tmp38 ;
  u32 __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  u32 __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  int __cil_tmp44 ;
  int __cil_tmp45 ;
  u32 __cil_tmp46 ;
  int __cil_tmp47 ;
  int __cil_tmp48 ;
  int __cil_tmp49 ;
  int __cil_tmp50 ;
  void *__cil_tmp51 ;
  struct drm_i915_private *__cil_tmp52 ;
  enum intel_pch __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  int __cil_tmp55 ;
  int __cil_tmp56 ;
  u32 __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  unsigned long __cil_tmp60 ;
  void *__cil_tmp61 ;
  void const volatile *__cil_tmp62 ;
  void const volatile *__cil_tmp63 ;

  {
  {
  dev = crtc->dev;
  __cil_tmp12 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp12;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp13 = intel_crtc->pipe;
  pipe = (int )__cil_tmp13;
  __cil_tmp14 = pipe * 4096;
  __cil_tmp15 = __cil_tmp14 + 393472;
  reg = (u32 )__cil_tmp15;
  temp = i915_read32___6(dev_priv, reg);
  __cil_tmp16 = temp & 2147483647U;
  i915_write32___4(dev_priv, reg, __cil_tmp16);
  __cil_tmp17 = (unsigned long )reg;
  __cil_tmp18 = dev_priv->regs;
  __cil_tmp19 = (void const volatile *)__cil_tmp18;
  __cil_tmp20 = __cil_tmp19 + __cil_tmp17;
  readl(__cil_tmp20);
  __cil_tmp21 = pipe * 4096;
  __cil_tmp22 = __cil_tmp21 + 983052;
  reg = (u32 )__cil_tmp22;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 4294508543U;
  __cil_tmp23 = pipe * 4096;
  __cil_tmp24 = __cil_tmp23 + 458760;
  __cil_tmp25 = (u32 )__cil_tmp24;
  tmp = i915_read32___6(dev_priv, __cil_tmp25);
  __cil_tmp26 = tmp & 224U;
  __cil_tmp27 = __cil_tmp26 << 11;
  temp = __cil_tmp27 | temp;
  __cil_tmp28 = temp & 2147483647U;
  i915_write32___4(dev_priv, reg, __cil_tmp28);
  __cil_tmp29 = (unsigned long )reg;
  __cil_tmp30 = dev_priv->regs;
  __cil_tmp31 = (void const volatile *)__cil_tmp30;
  __cil_tmp32 = __cil_tmp31 + __cil_tmp29;
  readl(__cil_tmp32);
  __const_udelay(429500UL);
  }
  {
  __cil_tmp33 = dev->dev_private;
  __cil_tmp34 = (struct drm_i915_private *)__cil_tmp33;
  __cil_tmp35 = __cil_tmp34->pch_type;
  __cil_tmp36 = (unsigned int )__cil_tmp35;
  if (__cil_tmp36 == 0U) {
    {
    __cil_tmp37 = pipe + 198659;
    __cil_tmp38 = __cil_tmp37 * 4;
    __cil_tmp39 = (u32 )__cil_tmp38;
    i915_write32___4(dev_priv, __cil_tmp39, 2U);
    __cil_tmp40 = pipe + 198659;
    __cil_tmp41 = __cil_tmp40 * 4;
    __cil_tmp42 = (u32 )__cil_tmp41;
    __cil_tmp43 = __cil_tmp42 & 4294967294U;
    tmp___0 = i915_read32___6(dev_priv, __cil_tmp43);
    __cil_tmp44 = pipe + 198659;
    __cil_tmp45 = __cil_tmp44 * 4;
    __cil_tmp46 = (u32 )__cil_tmp45;
    i915_write32___4(dev_priv, __cil_tmp46, tmp___0);
    }
  } else {

  }
  }
  {
  __cil_tmp47 = pipe * 4096;
  __cil_tmp48 = __cil_tmp47 + 393472;
  reg = (u32 )__cil_tmp48;
  temp = i915_read32___6(dev_priv, reg);
  temp = temp & 3489660927U;
  temp = temp;
  i915_write32___4(dev_priv, reg, temp);
  __cil_tmp49 = pipe * 4096;
  __cil_tmp50 = __cil_tmp49 + 983052;
  reg = (u32 )__cil_tmp50;
  temp = i915_read32___6(dev_priv, reg);
  }
  {
  __cil_tmp51 = dev->dev_private;
  __cil_tmp52 = (struct drm_i915_private *)__cil_tmp51;
  __cil_tmp53 = __cil_tmp52->pch_type;
  __cil_tmp54 = (unsigned int )__cil_tmp53;
  if (__cil_tmp54 == 1U) {
    temp = temp & 4294966527U;
    temp = temp;
  } else {
    temp = temp & 3489660927U;
    temp = temp;
  }
  }
  {
  temp = temp & 4294508543U;
  __cil_tmp55 = pipe * 4096;
  __cil_tmp56 = __cil_tmp55 + 458760;
  __cil_tmp57 = (u32 )__cil_tmp56;
  tmp___1 = i915_read32___6(dev_priv, __cil_tmp57);
  __cil_tmp58 = tmp___1 & 224U;
  __cil_tmp59 = __cil_tmp58 << 11;
  temp = __cil_tmp59 | temp;
  i915_write32___4(dev_priv, reg, temp);
  __cil_tmp60 = (unsigned long )reg;
  __cil_tmp61 = dev_priv->regs;
  __cil_tmp62 = (void const volatile *)__cil_tmp61;
  __cil_tmp63 = __cil_tmp62 + __cil_tmp60;
  readl(__cil_tmp63);
  __const_udelay(429500UL);
  }
  return;
}
}
static void intel_clear_scanline_wait(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct intel_ring_buffer *ring ;
  u32 tmp ;
  void *__cil_tmp5 ;
  void *__cil_tmp6 ;
  struct drm_i915_private *__cil_tmp7 ;
  struct intel_device_info const *__cil_tmp8 ;
  u8 __cil_tmp9 ;
  unsigned char __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  struct intel_ring_buffer (*__cil_tmp12)[3U] ;
  u32 __cil_tmp13 ;
  u32 __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  u32 __cil_tmp16 ;
  u32 __cil_tmp17 ;

  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  {
  __cil_tmp6 = dev->dev_private;
  __cil_tmp7 = (struct drm_i915_private *)__cil_tmp6;
  __cil_tmp8 = __cil_tmp7->info;
  __cil_tmp9 = __cil_tmp8->gen;
  __cil_tmp10 = (unsigned char )__cil_tmp9;
  __cil_tmp11 = (unsigned int )__cil_tmp10;
  if (__cil_tmp11 == 2U) {
    return;
  } else {

  }
  }
  {
  __cil_tmp12 = & dev_priv->ring;
  ring = (struct intel_ring_buffer *)__cil_tmp12;
  __cil_tmp13 = ring->mmio_base;
  __cil_tmp14 = __cil_tmp13 + 60U;
  tmp = i915_read32___6(dev_priv, __cil_tmp14);
  }
  {
  __cil_tmp15 = tmp & 2048U;
  if (__cil_tmp15 != 0U) {
    {
    __cil_tmp16 = ring->mmio_base;
    __cil_tmp17 = __cil_tmp16 + 60U;
    i915_write32___4(dev_priv, __cil_tmp17, tmp);
    }
  } else {

  }
  }
  return;
}
}
static void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc )
{ struct drm_i915_gem_object *obj ;
  struct drm_i915_private *dev_priv ;
  struct drm_framebuffer const *__mptr ;
  int tmp ;
  wait_queue_t __wait ;
  struct task_struct *tmp___0 ;
  int tmp___1 ;
  struct drm_framebuffer *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct drm_framebuffer *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct drm_framebuffer *__cil_tmp13 ;
  struct intel_framebuffer *__cil_tmp14 ;
  struct drm_device *__cil_tmp15 ;
  void *__cil_tmp16 ;
  atomic_t *__cil_tmp17 ;
  atomic_t const *__cil_tmp18 ;
  wait_queue_head_t *__cil_tmp19 ;
  atomic_t *__cil_tmp20 ;
  atomic_t const *__cil_tmp21 ;
  wait_queue_head_t *__cil_tmp22 ;

  {
  {
  __cil_tmp9 = (struct drm_framebuffer *)0;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = crtc->fb;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  if (__cil_tmp12 == __cil_tmp10) {
    return;
  } else {

  }
  }
  {
  __cil_tmp13 = crtc->fb;
  __mptr = (struct drm_framebuffer const *)__cil_tmp13;
  __cil_tmp14 = (struct intel_framebuffer *)__mptr;
  obj = __cil_tmp14->obj;
  __cil_tmp15 = crtc->dev;
  __cil_tmp16 = __cil_tmp15->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp16;
  __cil_tmp17 = & obj->pending_flip;
  __cil_tmp18 = (atomic_t const *)__cil_tmp17;
  tmp = atomic_read(__cil_tmp18);
  }
  if (tmp == 0) {
    goto ldv_38912;
  } else {

  }
  {
  tmp___0 = get_current();
  __wait.flags = 0U;
  __wait.private = (void *)tmp___0;
  __wait.func = & autoremove_wake_function;
  __wait.task_list.next = & __wait.task_list;
  __wait.task_list.prev = & __wait.task_list;
  }
  ldv_38915:
  {
  __cil_tmp19 = & dev_priv->pending_flip_queue;
  prepare_to_wait(__cil_tmp19, & __wait, 2);
  __cil_tmp20 = & obj->pending_flip;
  __cil_tmp21 = (atomic_t const *)__cil_tmp20;
  tmp___1 = atomic_read(__cil_tmp21);
  }
  if (tmp___1 == 0) {
    goto ldv_38914;
  } else {

  }
  {
  schedule();
  }
  goto ldv_38915;
  ldv_38914:
  {
  __cil_tmp22 = & dev_priv->pending_flip_queue;
  finish_wait(__cil_tmp22, & __wait);
  }
  ldv_38912: ;
  return;
}
}
static bool intel_crtc_driving_pch(struct drm_crtc *crtc )
{ struct drm_device *dev ;
  struct drm_mode_config *mode_config ;
  struct intel_encoder *encoder ;
  struct list_head const *__mptr ;
  bool tmp ;
  int tmp___0 ;
  struct list_head const *__mptr___0 ;
  struct list_head *__cil_tmp9 ;
  struct intel_encoder *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct drm_crtc *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  int __cil_tmp14 ;
  struct drm_encoder *__cil_tmp15 ;
  struct list_head *__cil_tmp16 ;
  struct intel_encoder *__cil_tmp17 ;
  struct list_head *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  struct list_head *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;

  {
  dev = crtc->dev;
  mode_config = & dev->mode_config;
  __cil_tmp9 = mode_config->encoder_list.next;
  __mptr = (struct list_head const *)__cil_tmp9;
  __cil_tmp10 = (struct intel_encoder *)__mptr;
  encoder = __cil_tmp10 + 1152921504606846968UL;
  goto ldv_38929;
  ldv_38928: ;
  {
  __cil_tmp11 = (unsigned long )crtc;
  __cil_tmp12 = encoder->base.crtc;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  if (__cil_tmp13 != __cil_tmp11) {
    goto ldv_38926;
  } else {

  }
  }
  {
  __cil_tmp14 = encoder->type;
  if (__cil_tmp14 == 8) {
    goto case_8;
  } else
  if (0) {
    case_8:
    {
    __cil_tmp15 = & encoder->base;
    tmp = intel_encoder_is_pch_edp(__cil_tmp15);
    }
    if (tmp) {
      tmp___0 = 0;
    } else {
      tmp___0 = 1;
    }
    if (tmp___0) {
      return ((bool )0);
    } else {

    }
    goto ldv_38926;
  } else {

  }
  }
  ldv_38926:
  __cil_tmp16 = encoder->base.head.next;
  __mptr___0 = (struct list_head const *)__cil_tmp16;
  __cil_tmp17 = (struct intel_encoder *)__mptr___0;
  encoder = __cil_tmp17 + 1152921504606846968UL;
  ldv_38929: ;
  {
  __cil_tmp18 = & mode_config->encoder_list;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  __cil_tmp20 = & encoder->base.head;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  if (__cil_tmp21 != __cil_tmp19) {
    goto ldv_38928;
  } else {
    goto ldv_38930;
  }
  }
  ldv_38930: ;
  return ((bool )1);
}
}
static void ironlake_pch_enable(struct drm_crtc *crtc )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  u32 reg ;
  u32 temp ;
  u32 tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  u32 tmp___3 ;
  u32 tmp___4 ;
  int tmp___5 ;
  bool tmp___6 ;
  void *__cil_tmp17 ;
  enum pipe __cil_tmp18 ;
  void (*__cil_tmp19)(struct drm_crtc * ) ;
  enum pipe __cil_tmp20 ;
  void *__cil_tmp21 ;
  struct drm_i915_private *__cil_tmp22 ;
  enum intel_pch __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  enum pipe __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  u32 __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  u32 __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  u32 __cil_tmp36 ;
  int __cil_tmp37 ;
  int __cil_tmp38 ;
  u32 __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  u32 __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;
  u32 __cil_tmp45 ;
  int __cil_tmp46 ;
  int __cil_tmp47 ;
  u32 __cil_tmp48 ;
  int __cil_tmp49 ;
  int __cil_tmp50 ;
  u32 __cil_tmp51 ;
  int __cil_tmp52 ;
  int __cil_tmp53 ;
  u32 __cil_tmp54 ;
  int __cil_tmp55 ;
  int __cil_tmp56 ;
  u32 __cil_tmp57 ;
  int __cil_tmp58 ;
  int __cil_tmp59 ;
  u32 __cil_tmp60 ;
  int __cil_tmp61 ;
  int __cil_tmp62 ;
  u32 __cil_tmp63 ;
  void *__cil_tmp64 ;
  struct drm_i915_private *__cil_tmp65 ;
  enum intel_pch __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  int __cil_tmp68 ;
  int __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  int __cil_tmp71 ;
  unsigned int __cil_tmp72 ;
  unsigned int __cil_tmp73 ;
  enum pipe __cil_tmp74 ;

  {
  {
  dev = crtc->dev;
  __cil_tmp17 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp17;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp18 = intel_crtc->pipe;
  pipe = (int )__cil_tmp18;
  __cil_tmp19 = dev_priv->display.fdi_link_train;
  (*__cil_tmp19)(crtc);
  __cil_tmp20 = (enum pipe )pipe;
  intel_enable_pch_pll(dev_priv, __cil_tmp20);
  }
  {
  __cil_tmp21 = dev->dev_private;
  __cil_tmp22 = (struct drm_i915_private *)__cil_tmp21;
  __cil_tmp23 = __cil_tmp22->pch_type;
  __cil_tmp24 = (unsigned int )__cil_tmp23;
  if (__cil_tmp24 == 1U) {
    {
    temp = i915_read32___6(dev_priv, 815104U);
    }
    if (pipe == 0) {
      {
      __cil_tmp25 = temp & 8U;
      if (__cil_tmp25 == 0U) {
        temp = temp | 8U;
      } else {
        goto _L;
      }
      }
    } else
    _L:
    if (pipe == 1) {
      {
      __cil_tmp26 = temp & 128U;
      if (__cil_tmp26 == 0U) {
        temp = temp | 144U;
      } else {

      }
      }
    } else {

    }
    {
    i915_write32___4(dev_priv, 815104U, temp);
    }
  } else {

  }
  }
  {
  __cil_tmp27 = (enum pipe )pipe;
  assert_panel_unlocked(dev_priv, __cil_tmp27);
  __cil_tmp28 = pipe + 96;
  __cil_tmp29 = __cil_tmp28 * 4096;
  __cil_tmp30 = (u32 )__cil_tmp29;
  tmp = i915_read32___6(dev_priv, __cil_tmp30);
  __cil_tmp31 = pipe + 224;
  __cil_tmp32 = __cil_tmp31 * 4096;
  __cil_tmp33 = (u32 )__cil_tmp32;
  i915_write32___4(dev_priv, __cil_tmp33, tmp);
  __cil_tmp34 = pipe * 4096;
  __cil_tmp35 = __cil_tmp34 + 393220;
  __cil_tmp36 = (u32 )__cil_tmp35;
  tmp___0 = i915_read32___6(dev_priv, __cil_tmp36);
  __cil_tmp37 = pipe * 4096;
  __cil_tmp38 = __cil_tmp37 + 917508;
  __cil_tmp39 = (u32 )__cil_tmp38;
  i915_write32___4(dev_priv, __cil_tmp39, tmp___0);
  __cil_tmp40 = pipe * 4096;
  __cil_tmp41 = __cil_tmp40 + 393224;
  __cil_tmp42 = (u32 )__cil_tmp41;
  tmp___1 = i915_read32___6(dev_priv, __cil_tmp42);
  __cil_tmp43 = pipe * 4096;
  __cil_tmp44 = __cil_tmp43 + 917512;
  __cil_tmp45 = (u32 )__cil_tmp44;
  i915_write32___4(dev_priv, __cil_tmp45, tmp___1);
  __cil_tmp46 = pipe * 4096;
  __cil_tmp47 = __cil_tmp46 + 393228;
  __cil_tmp48 = (u32 )__cil_tmp47;
  tmp___2 = i915_read32___6(dev_priv, __cil_tmp48);
  __cil_tmp49 = pipe * 4096;
  __cil_tmp50 = __cil_tmp49 + 917516;
  __cil_tmp51 = (u32 )__cil_tmp50;
  i915_write32___4(dev_priv, __cil_tmp51, tmp___2);
  __cil_tmp52 = pipe * 4096;
  __cil_tmp53 = __cil_tmp52 + 393232;
  __cil_tmp54 = (u32 )__cil_tmp53;
  tmp___3 = i915_read32___6(dev_priv, __cil_tmp54);
  __cil_tmp55 = pipe * 4096;
  __cil_tmp56 = __cil_tmp55 + 917520;
  __cil_tmp57 = (u32 )__cil_tmp56;
  i915_write32___4(dev_priv, __cil_tmp57, tmp___3);
  __cil_tmp58 = pipe * 4096;
  __cil_tmp59 = __cil_tmp58 + 393236;
  __cil_tmp60 = (u32 )__cil_tmp59;
  tmp___4 = i915_read32___6(dev_priv, __cil_tmp60);
  __cil_tmp61 = pipe * 4096;
  __cil_tmp62 = __cil_tmp61 + 917524;
  __cil_tmp63 = (u32 )__cil_tmp62;
  i915_write32___4(dev_priv, __cil_tmp63, tmp___4);
  intel_fdi_normal_train(crtc);
  }
  {
  __cil_tmp64 = dev->dev_private;
  __cil_tmp65 = (struct drm_i915_private *)__cil_tmp64;
  __cil_tmp66 = __cil_tmp65->pch_type;
  __cil_tmp67 = (unsigned int )__cil_tmp66;
  if (__cil_tmp67 == 1U) {
    {
    tmp___6 = intel_pipe_has_type(crtc, 7);
    }
    if ((int )tmp___6) {
      {
      __cil_tmp68 = pipe * 4096;
      __cil_tmp69 = __cil_tmp68 + 918272;
      reg = (u32 )__cil_tmp69;
      temp = i915_read32___6(dev_priv, reg);
      temp = temp & 2684352999U;
      temp = temp | 2147745792U;
      temp = temp;
      }
      {
      __cil_tmp70 = crtc->mode.flags;
      __cil_tmp71 = (int )__cil_tmp70;
      if (__cil_tmp71 & 1) {
        temp = temp | 8U;
      } else {

      }
      }
      {
      __cil_tmp72 = crtc->mode.flags;
      __cil_tmp73 = __cil_tmp72 & 4U;
      if (__cil_tmp73 != 0U) {
        temp = temp | 16U;
      } else {

      }
      }
      {
      tmp___5 = intel_trans_dp_port_sel(crtc);
      }
      if (tmp___5 == 934144) {
        goto case_934144;
      } else
      if (tmp___5 == 934400) {
        goto case_934400;
      } else
      if (tmp___5 == 934656) {
        goto case_934656;
      } else {
        goto switch_default;
        if (0) {
          case_934144:
          temp = temp;
          goto ldv_38943;
          case_934400:
          temp = temp | 536870912U;
          goto ldv_38943;
          case_934656:
          temp = temp | 1073741824U;
          goto ldv_38943;
          switch_default:
          {
          drm_ut_debug_printk(4U, "drm", "ironlake_pch_enable", "Wrong PCH DP port return. Guess port B\n");
          temp = temp;
          }
          goto ldv_38943;
        } else {

        }
      }
      ldv_38943:
      {
      i915_write32___4(dev_priv, reg, temp);
      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp74 = (enum pipe )pipe;
  intel_enable_transcoder(dev_priv, __cil_tmp74);
  }
  return;
}
}
static void ironlake_crtc_enable(struct drm_crtc *crtc )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  int plane ;
  u32 temp ;
  bool is_pch_port ;
  bool tmp ;
  bool tmp___0 ;
  bool tmp___1 ;
  void *__cil_tmp13 ;
  enum pipe __cil_tmp14 ;
  enum plane __cil_tmp15 ;
  bool __cil_tmp16 ;
  int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  u32 __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  u32 __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  u32 __cil_tmp25 ;
  u32 __cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  u32 __cil_tmp29 ;
  u32 __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  u32 __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  u32 __cil_tmp36 ;
  u32 __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  u32 __cil_tmp40 ;
  u32 __cil_tmp41 ;
  enum pipe __cil_tmp42 ;
  int __cil_tmp43 ;
  bool __cil_tmp44 ;
  enum plane __cil_tmp45 ;
  enum pipe __cil_tmp46 ;
  struct mutex *__cil_tmp47 ;
  struct mutex *__cil_tmp48 ;
  bool __cil_tmp49 ;

  {
  dev = crtc->dev;
  __cil_tmp13 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp13;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp14 = intel_crtc->pipe;
  pipe = (int )__cil_tmp14;
  __cil_tmp15 = intel_crtc->plane;
  plane = (int )__cil_tmp15;
  {
  __cil_tmp16 = intel_crtc->active;
  if ((int )__cil_tmp16) {
    return;
  } else {

  }
  }
  {
  intel_crtc->active = (bool )1;
  intel_update_watermarks(dev);
  tmp = intel_pipe_has_type(crtc, 4);
  }
  if ((int )tmp) {
    {
    temp = i915_read32___6(dev_priv, 921984U);
    }
    {
    __cil_tmp17 = (int )temp;
    if (__cil_tmp17 >= 0) {
      {
      __cil_tmp18 = temp | 2147483648U;
      i915_write32___4(dev_priv, 921984U, __cil_tmp18);
      }
    } else {

    }
    }
  } else {

  }
  {
  is_pch_port = intel_crtc_driving_pch(crtc);
  }
  if ((int )is_pch_port) {
    {
    ironlake_fdi_pll_enable(crtc);
    }
  } else {
    {
    ironlake_fdi_disable(crtc);
    }
  }
  {
  __cil_tmp19 = dev_priv->pch_pf_size;
  if (__cil_tmp19 != 0U) {
    {
    tmp___0 = intel_pipe_has_type(crtc, 4);
    }
    if ((int )tmp___0) {
      {
      __cil_tmp20 = pipe * 2048;
      __cil_tmp21 = __cil_tmp20 + 426112;
      __cil_tmp22 = (u32 )__cil_tmp21;
      i915_write32___4(dev_priv, __cil_tmp22, 2155872256U);
      __cil_tmp23 = pipe * 2048;
      __cil_tmp24 = __cil_tmp23 + 426096;
      __cil_tmp25 = (u32 )__cil_tmp24;
      __cil_tmp26 = dev_priv->pch_pf_pos;
      i915_write32___4(dev_priv, __cil_tmp25, __cil_tmp26);
      __cil_tmp27 = pipe * 2048;
      __cil_tmp28 = __cil_tmp27 + 426100;
      __cil_tmp29 = (u32 )__cil_tmp28;
      __cil_tmp30 = dev_priv->pch_pf_size;
      i915_write32___4(dev_priv, __cil_tmp29, __cil_tmp30);
      }
    } else {
      {
      tmp___1 = intel_pipe_has_type(crtc, 8);
      }
      if ((int )tmp___1) {
        {
        __cil_tmp31 = pipe * 2048;
        __cil_tmp32 = __cil_tmp31 + 426112;
        __cil_tmp33 = (u32 )__cil_tmp32;
        i915_write32___4(dev_priv, __cil_tmp33, 2155872256U);
        __cil_tmp34 = pipe * 2048;
        __cil_tmp35 = __cil_tmp34 + 426096;
        __cil_tmp36 = (u32 )__cil_tmp35;
        __cil_tmp37 = dev_priv->pch_pf_pos;
        i915_write32___4(dev_priv, __cil_tmp36, __cil_tmp37);
        __cil_tmp38 = pipe * 2048;
        __cil_tmp39 = __cil_tmp38 + 426100;
        __cil_tmp40 = (u32 )__cil_tmp39;
        __cil_tmp41 = dev_priv->pch_pf_size;
        i915_write32___4(dev_priv, __cil_tmp40, __cil_tmp41);
        }
      } else {

      }
    }
  } else {

  }
  }
  {
  __cil_tmp42 = (enum pipe )pipe;
  __cil_tmp43 = (int )is_pch_port;
  __cil_tmp44 = (bool )__cil_tmp43;
  intel_enable_pipe(dev_priv, __cil_tmp42, __cil_tmp44);
  __cil_tmp45 = (enum plane )plane;
  __cil_tmp46 = (enum pipe )pipe;
  intel_enable_plane(dev_priv, __cil_tmp45, __cil_tmp46);
  }
  if ((int )is_pch_port) {
    {
    ironlake_pch_enable(crtc);
    }
  } else {

  }
  {
  intel_crtc_load_lut(crtc);
  __cil_tmp47 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp47, 0U);
  intel_update_fbc(dev);
  __cil_tmp48 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp48);
  __cil_tmp49 = (bool )1;
  intel_crtc_update_cursor(crtc, __cil_tmp49);
  }
  return;
}
}
static void ironlake_crtc_disable(struct drm_crtc *crtc )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  int plane ;
  u32 reg ;
  u32 temp ;
  void *__cil_tmp10 ;
  enum pipe __cil_tmp11 ;
  enum plane __cil_tmp12 ;
  bool __cil_tmp13 ;
  bool __cil_tmp14 ;
  enum plane __cil_tmp15 ;
  enum pipe __cil_tmp16 ;
  int __cil_tmp17 ;
  void (*__cil_tmp18)(struct drm_device * ) ;
  unsigned long __cil_tmp19 ;
  void (*__cil_tmp20)(struct drm_device * ) ;
  unsigned long __cil_tmp21 ;
  void (*__cil_tmp22)(struct drm_device * ) ;
  enum pipe __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  u32 __cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  u32 __cil_tmp29 ;
  enum pipe __cil_tmp30 ;
  enum pipe __cil_tmp31 ;
  void *__cil_tmp32 ;
  struct drm_i915_private *__cil_tmp33 ;
  enum intel_pch __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  enum pipe __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  int __cil_tmp42 ;
  int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  void *__cil_tmp46 ;
  void const volatile *__cil_tmp47 ;
  void const volatile *__cil_tmp48 ;
  int __cil_tmp49 ;
  int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned long __cil_tmp52 ;
  void *__cil_tmp53 ;
  void const volatile *__cil_tmp54 ;
  void const volatile *__cil_tmp55 ;
  struct mutex *__cil_tmp56 ;
  struct mutex *__cil_tmp57 ;

  {
  dev = crtc->dev;
  __cil_tmp10 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp11 = intel_crtc->pipe;
  pipe = (int )__cil_tmp11;
  __cil_tmp12 = intel_crtc->plane;
  plane = (int )__cil_tmp12;
  {
  __cil_tmp13 = intel_crtc->active;
  if (! __cil_tmp13) {
    return;
  } else {

  }
  }
  {
  intel_crtc_wait_for_pending_flips(crtc);
  drm_vblank_off(dev, pipe);
  __cil_tmp14 = (bool )0;
  intel_crtc_update_cursor(crtc, __cil_tmp14);
  __cil_tmp15 = (enum plane )plane;
  __cil_tmp16 = (enum pipe )pipe;
  intel_disable_plane(dev_priv, __cil_tmp15, __cil_tmp16);
  }
  {
  __cil_tmp17 = dev_priv->cfb_plane;
  if (__cil_tmp17 == plane) {
    {
    __cil_tmp18 = (void (*)(struct drm_device * ))0;
    __cil_tmp19 = (unsigned long )__cil_tmp18;
    __cil_tmp20 = dev_priv->display.disable_fbc;
    __cil_tmp21 = (unsigned long )__cil_tmp20;
    if (__cil_tmp21 != __cil_tmp19) {
      {
      __cil_tmp22 = dev_priv->display.disable_fbc;
      (*__cil_tmp22)(dev);
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp23 = (enum pipe )pipe;
  intel_disable_pipe(dev_priv, __cil_tmp23);
  __cil_tmp24 = pipe * 2048;
  __cil_tmp25 = __cil_tmp24 + 426112;
  __cil_tmp26 = (u32 )__cil_tmp25;
  i915_write32___4(dev_priv, __cil_tmp26, 0U);
  __cil_tmp27 = pipe * 2048;
  __cil_tmp28 = __cil_tmp27 + 426100;
  __cil_tmp29 = (u32 )__cil_tmp28;
  i915_write32___4(dev_priv, __cil_tmp29, 0U);
  ironlake_fdi_disable(crtc);
  __cil_tmp30 = (enum pipe )pipe;
  intel_disable_pch_ports(dev_priv, __cil_tmp30);
  __cil_tmp31 = (enum pipe )pipe;
  intel_disable_transcoder(dev_priv, __cil_tmp31);
  }
  {
  __cil_tmp32 = dev->dev_private;
  __cil_tmp33 = (struct drm_i915_private *)__cil_tmp32;
  __cil_tmp34 = __cil_tmp33->pch_type;
  __cil_tmp35 = (unsigned int )__cil_tmp34;
  if (__cil_tmp35 == 1U) {
    {
    __cil_tmp36 = pipe * 4096;
    __cil_tmp37 = __cil_tmp36 + 918272;
    reg = (u32 )__cil_tmp37;
    temp = i915_read32___6(dev_priv, reg);
    temp = temp & 536870911U;
    temp = temp | 1610612736U;
    i915_write32___4(dev_priv, reg, temp);
    temp = i915_read32___6(dev_priv, 815104U);
    }
    if (pipe == 0) {
      goto case_0;
    } else
    if (pipe == 1) {
      goto case_1;
    } else
    if (pipe == 2) {
      goto case_2;
    } else {
      goto switch_default;
      if (0) {
        case_0:
        temp = temp & 4294967287U;
        goto ldv_38973;
        case_1:
        temp = temp & 4294967151U;
        goto ldv_38973;
        case_2:
        temp = temp & 4294964991U;
        goto ldv_38973;
        switch_default:
        __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p"),
                             "i" (2786), "i" (12UL));
        ldv_38977: ;
        goto ldv_38977;
      } else {

      }
    }
    ldv_38973:
    {
    i915_write32___4(dev_priv, 815104U, temp);
    }
  } else {

  }
  }
  {
  __cil_tmp38 = (enum pipe )pipe;
  intel_disable_pch_pll(dev_priv, __cil_tmp38);
  __cil_tmp39 = pipe * 4096;
  __cil_tmp40 = __cil_tmp39 + 983052;
  reg = (u32 )__cil_tmp40;
  temp = i915_read32___6(dev_priv, reg);
  __cil_tmp41 = temp & 4294967279U;
  i915_write32___4(dev_priv, reg, __cil_tmp41);
  __cil_tmp42 = pipe * 4096;
  __cil_tmp43 = __cil_tmp42 + 393472;
  reg = (u32 )__cil_tmp43;
  temp = i915_read32___6(dev_priv, reg);
  __cil_tmp44 = temp & 4294950911U;
  i915_write32___4(dev_priv, reg, __cil_tmp44);
  __cil_tmp45 = (unsigned long )reg;
  __cil_tmp46 = dev_priv->regs;
  __cil_tmp47 = (void const volatile *)__cil_tmp46;
  __cil_tmp48 = __cil_tmp47 + __cil_tmp45;
  readl(__cil_tmp48);
  __const_udelay(429500UL);
  __cil_tmp49 = pipe * 4096;
  __cil_tmp50 = __cil_tmp49 + 983052;
  reg = (u32 )__cil_tmp50;
  temp = i915_read32___6(dev_priv, reg);
  __cil_tmp51 = temp & 4294959103U;
  i915_write32___4(dev_priv, reg, __cil_tmp51);
  __cil_tmp52 = (unsigned long )reg;
  __cil_tmp53 = dev_priv->regs;
  __cil_tmp54 = (void const volatile *)__cil_tmp53;
  __cil_tmp55 = __cil_tmp54 + __cil_tmp52;
  readl(__cil_tmp55);
  __const_udelay(429500UL);
  intel_crtc->active = (bool )0;
  intel_update_watermarks(dev);
  __cil_tmp56 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp56, 0U);
  intel_update_fbc(dev);
  intel_clear_scanline_wait(dev);
  __cil_tmp57 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp57);
  }
  return;
}
}
static void ironlake_crtc_dpms(struct drm_crtc *crtc , int mode )
{ struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  int plane ;
  enum pipe __cil_tmp7 ;
  enum plane __cil_tmp8 ;

  {
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp7 = intel_crtc->pipe;
  pipe = (int )__cil_tmp7;
  __cil_tmp8 = intel_crtc->plane;
  plane = (int )__cil_tmp8;
  if (mode == 0) {
    goto case_0;
  } else
  if (mode == 1) {
    goto case_1;
  } else
  if (mode == 2) {
    goto case_2;
  } else
  if (mode == 3) {
    goto case_3;
  } else
  if (0) {
    case_0: ;
    case_1: ;
    case_2:
    {
    drm_ut_debug_printk(4U, "drm", "ironlake_crtc_dpms", "crtc %d/%d dpms on\n", pipe,
                        plane);
    ironlake_crtc_enable(crtc);
    }
    goto ldv_38991;
    case_3:
    {
    drm_ut_debug_printk(4U, "drm", "ironlake_crtc_dpms", "crtc %d/%d dpms off\n",
                        pipe, plane);
    ironlake_crtc_disable(crtc);
    }
    goto ldv_38991;
  } else {

  }
  ldv_38991: ;
  return;
}
}
static void intel_crtc_dpms_overlay(struct intel_crtc *intel_crtc , bool enable )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_overlay *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  struct intel_overlay *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  struct mutex *__cil_tmp10 ;
  struct intel_overlay *__cil_tmp11 ;
  struct mutex *__cil_tmp12 ;

  {
  if (! enable) {
    {
    __cil_tmp5 = (struct intel_overlay *)0;
    __cil_tmp6 = (unsigned long )__cil_tmp5;
    __cil_tmp7 = intel_crtc->overlay;
    __cil_tmp8 = (unsigned long )__cil_tmp7;
    if (__cil_tmp8 != __cil_tmp6) {
      {
      dev = intel_crtc->base.dev;
      __cil_tmp9 = dev->dev_private;
      dev_priv = (struct drm_i915_private *)__cil_tmp9;
      __cil_tmp10 = & dev->struct_mutex;
      mutex_lock_nested(__cil_tmp10, 0U);
      dev_priv->mm.interruptible = (bool )0;
      __cil_tmp11 = intel_crtc->overlay;
      intel_overlay_switch_off(__cil_tmp11);
      dev_priv->mm.interruptible = (bool )1;
      __cil_tmp12 = & dev->struct_mutex;
      mutex_unlock(__cil_tmp12);
      }
    } else {

    }
    }
  } else {

  }
  return;
}
}
static void i9xx_crtc_enable(struct drm_crtc *crtc )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  int plane ;
  void *__cil_tmp8 ;
  enum pipe __cil_tmp9 ;
  enum plane __cil_tmp10 ;
  bool __cil_tmp11 ;
  enum pipe __cil_tmp12 ;
  enum pipe __cil_tmp13 ;
  bool __cil_tmp14 ;
  enum plane __cil_tmp15 ;
  enum pipe __cil_tmp16 ;
  bool __cil_tmp17 ;
  bool __cil_tmp18 ;

  {
  dev = crtc->dev;
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp9 = intel_crtc->pipe;
  pipe = (int )__cil_tmp9;
  __cil_tmp10 = intel_crtc->plane;
  plane = (int )__cil_tmp10;
  {
  __cil_tmp11 = intel_crtc->active;
  if ((int )__cil_tmp11) {
    return;
  } else {

  }
  }
  {
  intel_crtc->active = (bool )1;
  intel_update_watermarks(dev);
  __cil_tmp12 = (enum pipe )pipe;
  intel_enable_pll(dev_priv, __cil_tmp12);
  __cil_tmp13 = (enum pipe )pipe;
  __cil_tmp14 = (bool )0;
  intel_enable_pipe(dev_priv, __cil_tmp13, __cil_tmp14);
  __cil_tmp15 = (enum plane )plane;
  __cil_tmp16 = (enum pipe )pipe;
  intel_enable_plane(dev_priv, __cil_tmp15, __cil_tmp16);
  intel_crtc_load_lut(crtc);
  intel_update_fbc(dev);
  __cil_tmp17 = (bool )1;
  intel_crtc_dpms_overlay(intel_crtc, __cil_tmp17);
  __cil_tmp18 = (bool )1;
  intel_crtc_update_cursor(crtc, __cil_tmp18);
  }
  return;
}
}
static void i9xx_crtc_disable(struct drm_crtc *crtc )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  int plane ;
  void *__cil_tmp8 ;
  enum pipe __cil_tmp9 ;
  enum plane __cil_tmp10 ;
  bool __cil_tmp11 ;
  bool __cil_tmp12 ;
  bool __cil_tmp13 ;
  int __cil_tmp14 ;
  void (*__cil_tmp15)(struct drm_device * ) ;
  unsigned long __cil_tmp16 ;
  void (*__cil_tmp17)(struct drm_device * ) ;
  unsigned long __cil_tmp18 ;
  void (*__cil_tmp19)(struct drm_device * ) ;
  enum plane __cil_tmp20 ;
  enum pipe __cil_tmp21 ;
  enum pipe __cil_tmp22 ;
  enum pipe __cil_tmp23 ;

  {
  dev = crtc->dev;
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp9 = intel_crtc->pipe;
  pipe = (int )__cil_tmp9;
  __cil_tmp10 = intel_crtc->plane;
  plane = (int )__cil_tmp10;
  {
  __cil_tmp11 = intel_crtc->active;
  if (! __cil_tmp11) {
    return;
  } else {

  }
  }
  {
  intel_crtc_wait_for_pending_flips(crtc);
  drm_vblank_off(dev, pipe);
  __cil_tmp12 = (bool )0;
  intel_crtc_dpms_overlay(intel_crtc, __cil_tmp12);
  __cil_tmp13 = (bool )0;
  intel_crtc_update_cursor(crtc, __cil_tmp13);
  }
  {
  __cil_tmp14 = dev_priv->cfb_plane;
  if (__cil_tmp14 == plane) {
    {
    __cil_tmp15 = (void (*)(struct drm_device * ))0;
    __cil_tmp16 = (unsigned long )__cil_tmp15;
    __cil_tmp17 = dev_priv->display.disable_fbc;
    __cil_tmp18 = (unsigned long )__cil_tmp17;
    if (__cil_tmp18 != __cil_tmp16) {
      {
      __cil_tmp19 = dev_priv->display.disable_fbc;
      (*__cil_tmp19)(dev);
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp20 = (enum plane )plane;
  __cil_tmp21 = (enum pipe )pipe;
  intel_disable_plane(dev_priv, __cil_tmp20, __cil_tmp21);
  __cil_tmp22 = (enum pipe )pipe;
  intel_disable_pipe(dev_priv, __cil_tmp22);
  __cil_tmp23 = (enum pipe )pipe;
  intel_disable_pll(dev_priv, __cil_tmp23);
  intel_crtc->active = (bool )0;
  intel_update_fbc(dev);
  intel_update_watermarks(dev);
  intel_clear_scanline_wait(dev);
  }
  return;
}
}
static void i9xx_crtc_dpms(struct drm_crtc *crtc , int mode )
{

  {
  if (mode == 0) {
    goto case_0;
  } else
  if (mode == 1) {
    goto case_1;
  } else
  if (mode == 2) {
    goto case_2;
  } else
  if (mode == 3) {
    goto case_3;
  } else
  if (0) {
    case_0: ;
    case_1: ;
    case_2:
    {
    i9xx_crtc_enable(crtc);
    }
    goto ldv_39026;
    case_3:
    {
    i9xx_crtc_disable(crtc);
    }
    goto ldv_39026;
  } else {

  }
  ldv_39026: ;
  return;
}
}
static void intel_crtc_dpms(struct drm_crtc *crtc , int mode )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct drm_i915_master_private *master_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  bool enabled ;
  int tmp ;
  void *__cil_tmp11 ;
  enum pipe __cil_tmp12 ;
  int __cil_tmp13 ;
  void (*__cil_tmp14)(struct drm_crtc * , int ) ;
  struct drm_master *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct drm_minor *__cil_tmp17 ;
  struct drm_master *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  struct drm_minor *__cil_tmp20 ;
  struct drm_master *__cil_tmp21 ;
  void *__cil_tmp22 ;
  struct _drm_i915_sarea *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  struct _drm_i915_sarea *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  bool __cil_tmp27 ;
  struct _drm_i915_sarea *__cil_tmp28 ;
  struct _drm_i915_sarea *__cil_tmp29 ;
  struct _drm_i915_sarea *__cil_tmp30 ;
  struct _drm_i915_sarea *__cil_tmp31 ;
  struct _drm_i915_sarea *__cil_tmp32 ;
  struct _drm_i915_sarea *__cil_tmp33 ;
  struct _drm_i915_sarea *__cil_tmp34 ;
  struct _drm_i915_sarea *__cil_tmp35 ;
  int __cil_tmp36 ;

  {
  dev = crtc->dev;
  __cil_tmp11 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp11;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp12 = intel_crtc->pipe;
  pipe = (int )__cil_tmp12;
  {
  __cil_tmp13 = intel_crtc->dpms_mode;
  if (__cil_tmp13 == mode) {
    return;
  } else {

  }
  }
  {
  intel_crtc->dpms_mode = mode;
  __cil_tmp14 = dev_priv->display.dpms;
  (*__cil_tmp14)(crtc, mode);
  }
  {
  __cil_tmp15 = (struct drm_master *)0;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  __cil_tmp17 = dev->primary;
  __cil_tmp18 = __cil_tmp17->master;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  if (__cil_tmp19 == __cil_tmp16) {
    return;
  } else {

  }
  }
  __cil_tmp20 = dev->primary;
  __cil_tmp21 = __cil_tmp20->master;
  __cil_tmp22 = __cil_tmp21->driver_priv;
  master_priv = (struct drm_i915_master_private *)__cil_tmp22;
  {
  __cil_tmp23 = (struct _drm_i915_sarea *)0;
  __cil_tmp24 = (unsigned long )__cil_tmp23;
  __cil_tmp25 = master_priv->sarea_priv;
  __cil_tmp26 = (unsigned long )__cil_tmp25;
  if (__cil_tmp26 == __cil_tmp24) {
    return;
  } else {

  }
  }
  {
  __cil_tmp27 = crtc->enabled;
  if ((int )__cil_tmp27) {
    if (mode != 3) {
      tmp = 1;
    } else {
      tmp = 0;
    }
  } else {
    tmp = 0;
  }
  }
  enabled = (bool )tmp;
  if (pipe == 0) {
    goto case_0;
  } else
  if (pipe == 1) {
    goto case_1;
  } else {
    goto switch_default;
    if (0) {
      case_0: ;
      if ((int )enabled) {
        __cil_tmp28 = master_priv->sarea_priv;
        __cil_tmp28->pipeA_w = crtc->mode.hdisplay;
      } else {
        __cil_tmp29 = master_priv->sarea_priv;
        __cil_tmp29->pipeA_w = 0;
      }
      if ((int )enabled) {
        __cil_tmp30 = master_priv->sarea_priv;
        __cil_tmp30->pipeA_h = crtc->mode.vdisplay;
      } else {
        __cil_tmp31 = master_priv->sarea_priv;
        __cil_tmp31->pipeA_h = 0;
      }
      goto ldv_39041;
      case_1: ;
      if ((int )enabled) {
        __cil_tmp32 = master_priv->sarea_priv;
        __cil_tmp32->pipeB_w = crtc->mode.hdisplay;
      } else {
        __cil_tmp33 = master_priv->sarea_priv;
        __cil_tmp33->pipeB_w = 0;
      }
      if ((int )enabled) {
        __cil_tmp34 = master_priv->sarea_priv;
        __cil_tmp34->pipeB_h = crtc->mode.vdisplay;
      } else {
        __cil_tmp35 = master_priv->sarea_priv;
        __cil_tmp35->pipeB_h = 0;
      }
      goto ldv_39041;
      switch_default:
      {
      __cil_tmp36 = pipe + 65;
      drm_err("intel_crtc_dpms", "Can\'t update pipe %c in SAREA\n", __cil_tmp36);
      }
      goto ldv_39041;
    } else {

    }
  }
  ldv_39041: ;
  return;
}
}
static void intel_crtc_disable(struct drm_crtc *crtc )
{ struct drm_crtc_helper_funcs *crtc_funcs ;
  struct drm_device *dev ;
  struct drm_framebuffer const *__mptr ;
  void *__cil_tmp5 ;
  void (*__cil_tmp6)(struct drm_crtc * , int ) ;
  struct drm_framebuffer *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct drm_framebuffer *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct mutex *__cil_tmp11 ;
  struct drm_framebuffer *__cil_tmp12 ;
  struct intel_framebuffer *__cil_tmp13 ;
  struct drm_i915_gem_object *__cil_tmp14 ;
  struct mutex *__cil_tmp15 ;

  {
  {
  __cil_tmp5 = crtc->helper_private;
  crtc_funcs = (struct drm_crtc_helper_funcs *)__cil_tmp5;
  dev = crtc->dev;
  __cil_tmp6 = crtc_funcs->dpms;
  (*__cil_tmp6)(crtc, 3);
  }
  {
  __cil_tmp7 = (struct drm_framebuffer *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = crtc->fb;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  if (__cil_tmp10 != __cil_tmp8) {
    {
    __cil_tmp11 = & dev->struct_mutex;
    mutex_lock_nested(__cil_tmp11, 0U);
    __cil_tmp12 = crtc->fb;
    __mptr = (struct drm_framebuffer const *)__cil_tmp12;
    __cil_tmp13 = (struct intel_framebuffer *)__mptr;
    __cil_tmp14 = __cil_tmp13->obj;
    i915_gem_object_unpin(__cil_tmp14);
    __cil_tmp15 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp15);
    }
  } else {

  }
  }
  return;
}
}
static void i9xx_crtc_prepare(struct drm_crtc *crtc )
{

  {
  {
  i9xx_crtc_disable(crtc);
  }
  return;
}
}
static void i9xx_crtc_commit(struct drm_crtc *crtc )
{

  {
  {
  i9xx_crtc_enable(crtc);
  }
  return;
}
}
static void ironlake_crtc_prepare(struct drm_crtc *crtc )
{

  {
  {
  ironlake_crtc_disable(crtc);
  }
  return;
}
}
static void ironlake_crtc_commit(struct drm_crtc *crtc )
{

  {
  {
  ironlake_crtc_enable(crtc);
  }
  return;
}
}
void intel_encoder_prepare(struct drm_encoder *encoder )
{ struct drm_encoder_helper_funcs *encoder_funcs ;
  void *__cil_tmp3 ;
  void (*__cil_tmp4)(struct drm_encoder * , int ) ;

  {
  {
  __cil_tmp3 = encoder->helper_private;
  encoder_funcs = (struct drm_encoder_helper_funcs *)__cil_tmp3;
  __cil_tmp4 = encoder_funcs->dpms;
  (*__cil_tmp4)(encoder, 3);
  }
  return;
}
}
void intel_encoder_commit(struct drm_encoder *encoder )
{ struct drm_encoder_helper_funcs *encoder_funcs ;
  void *__cil_tmp3 ;
  void (*__cil_tmp4)(struct drm_encoder * , int ) ;

  {
  {
  __cil_tmp3 = encoder->helper_private;
  encoder_funcs = (struct drm_encoder_helper_funcs *)__cil_tmp3;
  __cil_tmp4 = encoder_funcs->dpms;
  (*__cil_tmp4)(encoder, 0);
  }
  return;
}
}
void intel_encoder_destroy(struct drm_encoder *encoder )
{ struct intel_encoder *intel_encoder ;
  struct drm_encoder const *__mptr ;
  void const *__cil_tmp4 ;

  {
  {
  __mptr = (struct drm_encoder const *)encoder;
  intel_encoder = (struct intel_encoder *)__mptr;
  drm_encoder_cleanup(encoder);
  __cil_tmp4 = (void const *)intel_encoder;
  kfree(__cil_tmp4);
  }
  return;
}
}
static bool intel_crtc_mode_fixup(struct drm_crtc *crtc , struct drm_display_mode *mode ,
                                  struct drm_display_mode *adjusted_mode )
{ struct drm_device *dev ;
  void *__cil_tmp5 ;
  struct drm_i915_private *__cil_tmp6 ;
  struct intel_device_info const *__cil_tmp7 ;
  u8 __cil_tmp8 ;
  unsigned char __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  void *__cil_tmp11 ;
  struct drm_i915_private *__cil_tmp12 ;
  struct intel_device_info const *__cil_tmp13 ;
  u8 __cil_tmp14 ;
  unsigned char __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  void *__cil_tmp17 ;
  struct drm_i915_private *__cil_tmp18 ;
  struct intel_device_info const *__cil_tmp19 ;
  unsigned char *__cil_tmp20 ;
  unsigned char *__cil_tmp21 ;
  unsigned char __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;

  {
  dev = crtc->dev;
  {
  __cil_tmp5 = dev->dev_private;
  __cil_tmp6 = (struct drm_i915_private *)__cil_tmp5;
  __cil_tmp7 = __cil_tmp6->info;
  __cil_tmp8 = __cil_tmp7->gen;
  __cil_tmp9 = (unsigned char )__cil_tmp8;
  __cil_tmp10 = (unsigned int )__cil_tmp9;
  if (__cil_tmp10 == 5U) {
    goto _L;
  } else {
    {
    __cil_tmp11 = dev->dev_private;
    __cil_tmp12 = (struct drm_i915_private *)__cil_tmp11;
    __cil_tmp13 = __cil_tmp12->info;
    __cil_tmp14 = __cil_tmp13->gen;
    __cil_tmp15 = (unsigned char )__cil_tmp14;
    __cil_tmp16 = (unsigned int )__cil_tmp15;
    if (__cil_tmp16 == 6U) {
      goto _L;
    } else {
      {
      __cil_tmp17 = dev->dev_private;
      __cil_tmp18 = (struct drm_i915_private *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18->info;
      __cil_tmp20 = (unsigned char *)__cil_tmp19;
      __cil_tmp21 = __cil_tmp20 + 2UL;
      __cil_tmp22 = *__cil_tmp21;
      __cil_tmp23 = (unsigned int )__cil_tmp22;
      if (__cil_tmp23 != 0U) {
        _L:
        {
        __cil_tmp24 = mode->clock;
        __cil_tmp25 = __cil_tmp24 * 3;
        if (__cil_tmp25 > 10800000) {
          return ((bool )0);
        } else {

        }
        }
      } else {

      }
      }
    }
    }
  }
  }
  {
  __cil_tmp26 = adjusted_mode->crtc_htotal;
  if (__cil_tmp26 == 0) {
    {
    drm_mode_set_crtcinfo(adjusted_mode, 0);
    }
  } else {

  }
  }
  return ((bool )1);
}
}
static int i945_get_display_clock_speed(struct drm_device *dev )
{

  {
  return (400000);
}
}
static int i915_get_display_clock_speed(struct drm_device *dev )
{

  {
  return (333000);
}
}
static int i9xx_misc_get_display_clock_speed(struct drm_device *dev )
{

  {
  return (200000);
}
}
static int i915gm_get_display_clock_speed(struct drm_device *dev )
{ u16 gcfgc ;
  struct pci_dev *__cil_tmp3 ;
  int __cil_tmp4 ;
  int __cil_tmp5 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;

  {
  {
  gcfgc = (u16 )0U;
  __cil_tmp3 = dev->pdev;
  pci_read_config_word(__cil_tmp3, 240, & gcfgc);
  }
  {
  __cil_tmp4 = (int )gcfgc;
  __cil_tmp5 = __cil_tmp4 & 128;
  if (__cil_tmp5 != 0) {
    return (133000);
  } else {
    {
    __cil_tmp6 = (int )gcfgc;
    __cil_tmp7 = __cil_tmp6 & 112;
    if (__cil_tmp7 == 64) {
      goto case_64;
    } else {
      {
      __cil_tmp8 = (int )gcfgc;
      __cil_tmp9 = __cil_tmp8 & 112;
      if (__cil_tmp9 == 0) {
        goto case_0;
      } else {
        goto switch_default;
        if (0) {
          case_64: ;
          return (333000);
          switch_default: ;
          case_0: ;
          return (190000);
        } else {

        }
      }
      }
    }
    }
  }
  }
}
}
static int i865_get_display_clock_speed(struct drm_device *dev )
{

  {
  return (266000);
}
}
static int i855_get_display_clock_speed(struct drm_device *dev )
{ u16 hpllcc ;
  int __cil_tmp3 ;
  int __cil_tmp4 ;
  int __cil_tmp5 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;

  {
  hpllcc = (u16 )0U;
  {
  __cil_tmp3 = (int )hpllcc;
  __cil_tmp4 = __cil_tmp3 & 15;
  if (__cil_tmp4 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp5 = (int )hpllcc;
    __cil_tmp6 = __cil_tmp5 & 15;
    if (__cil_tmp6 == 1) {
      goto case_1;
    } else {
      {
      __cil_tmp7 = (int )hpllcc;
      __cil_tmp8 = __cil_tmp7 & 15;
      if (__cil_tmp8 == 3) {
        goto case_3;
      } else {
        {
        __cil_tmp9 = (int )hpllcc;
        __cil_tmp10 = __cil_tmp9 & 15;
        if (__cil_tmp10 == 2) {
          goto case_2;
        } else
        if (0) {
          case_0: ;
          case_1: ;
          return (200000);
          case_3: ;
          return (250000);
          case_2: ;
          return (133000);
        } else {

        }
        }
      }
      }
    }
    }
  }
  }
  return (0);
}
}
static int i830_get_display_clock_speed(struct drm_device *dev )
{

  {
  return (133000);
}
}
static void fdi_reduce_ratio(u32 *num , u32 *den )
{ u32 __cil_tmp3 ;
  u32 __cil_tmp4 ;
  u32 __cil_tmp5 ;
  u32 __cil_tmp6 ;

  {
  goto ldv_39125;
  ldv_39124:
  __cil_tmp3 = *num;
  *num = __cil_tmp3 >> 1;
  __cil_tmp4 = *den;
  *den = __cil_tmp4 >> 1;
  ldv_39125: ;
  {
  __cil_tmp5 = *num;
  if (__cil_tmp5 > 16777215U) {
    goto ldv_39124;
  } else {
    {
    __cil_tmp6 = *den;
    if (__cil_tmp6 > 16777215U) {
      goto ldv_39124;
    } else {
      goto ldv_39126;
    }
    }
  }
  }
  ldv_39126: ;
  return;
}
}
static void ironlake_compute_m_n(int bits_per_pixel , int nlanes , int pixel_clock ,
                                 int link_clock , struct fdi_m_n *m_n )
{ int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  u32 *__cil_tmp9 ;
  u32 *__cil_tmp10 ;
  u32 *__cil_tmp11 ;
  u32 *__cil_tmp12 ;

  {
  {
  m_n->tu = 64U;
  __cil_tmp6 = bits_per_pixel * pixel_clock;
  m_n->gmch_m = (u32 )__cil_tmp6;
  __cil_tmp7 = link_clock * nlanes;
  __cil_tmp8 = __cil_tmp7 * 8;
  m_n->gmch_n = (u32 )__cil_tmp8;
  __cil_tmp9 = & m_n->gmch_m;
  __cil_tmp10 = & m_n->gmch_n;
  fdi_reduce_ratio(__cil_tmp9, __cil_tmp10);
  m_n->link_m = (u32 )pixel_clock;
  m_n->link_n = (u32 )link_clock;
  __cil_tmp11 = & m_n->link_m;
  __cil_tmp12 = & m_n->link_n;
  fdi_reduce_ratio(__cil_tmp11, __cil_tmp12);
  }
  return;
}
}
static struct intel_watermark_params const pineview_display_wm = {512UL, 511UL, 63UL, 10UL, 64UL};
static struct intel_watermark_params const pineview_display_hplloff_wm = {512UL, 511UL, 0UL, 10UL, 64UL};
static struct intel_watermark_params const pineview_cursor_wm = {64UL, 63UL, 0UL, 5UL, 64UL};
static struct intel_watermark_params const pineview_cursor_hplloff_wm = {64UL, 63UL, 0UL, 5UL, 64UL};
static struct intel_watermark_params const g4x_wm_info = {127UL, 63UL, 63UL, 2UL, 64UL};
static struct intel_watermark_params const g4x_cursor_wm_info = {64UL, 32UL, 8UL, 2UL, 64UL};
static struct intel_watermark_params const i965_cursor_wm_info = {64UL, 32UL, 8UL, 2UL, 64UL};
static struct intel_watermark_params const i945_wm_info = {127UL, 63UL, 1UL, 2UL, 64UL};
static struct intel_watermark_params const i915_wm_info = {95UL, 63UL, 1UL, 2UL, 64UL};
static struct intel_watermark_params const i855_wm_info = {127UL, 63UL, 1UL, 2UL, 32UL};
static struct intel_watermark_params const i830_wm_info = {95UL, 63UL, 1UL, 2UL, 32UL};
static struct intel_watermark_params const ironlake_display_wm_info = {128UL, 64UL, 8UL, 2UL, 64UL};
static struct intel_watermark_params const ironlake_cursor_wm_info = {32UL, 16UL, 8UL, 2UL, 64UL};
static struct intel_watermark_params const ironlake_display_srwm_info = {512UL, 511UL, 63UL, 2UL, 64UL};
static struct intel_watermark_params const ironlake_cursor_srwm_info = {64UL, 63UL, 8UL, 2UL, 64UL};
static struct intel_watermark_params const sandybridge_display_wm_info = {128UL, 127UL, 8UL, 2UL, 64UL};
static struct intel_watermark_params const sandybridge_cursor_wm_info = {32UL, 31UL, 8UL, 2UL, 64UL};
static struct intel_watermark_params const sandybridge_display_srwm_info = {512UL, 511UL, 63UL, 2UL, 64UL};
static struct intel_watermark_params const sandybridge_cursor_srwm_info = {64UL, 63UL, 8UL, 2UL, 64UL};
static unsigned long intel_calculate_wm(unsigned long clock_in_khz , struct intel_watermark_params const *wm ,
                                        int fifo_size , int pixel_size , unsigned long latency_ns___0 )
{ long entries_required ;
  long wm_size ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  long __cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  unsigned long __cil_tmp30 ;

  {
  {
  __cil_tmp8 = (unsigned long )pixel_size;
  __cil_tmp9 = clock_in_khz / 1000UL;
  __cil_tmp10 = __cil_tmp9 * __cil_tmp8;
  __cil_tmp11 = __cil_tmp10 * latency_ns___0;
  __cil_tmp12 = __cil_tmp11 / 1000UL;
  entries_required = (long )__cil_tmp12;
  __cil_tmp13 = wm->cacheline_size;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = (unsigned long )entries_required;
  __cil_tmp16 = wm->cacheline_size;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  __cil_tmp18 = __cil_tmp17 + __cil_tmp15;
  __cil_tmp19 = __cil_tmp18 - 1UL;
  __cil_tmp20 = __cil_tmp19 / __cil_tmp14;
  entries_required = (long )__cil_tmp20;
  drm_ut_debug_printk(4U, "drm", "intel_calculate_wm", "FIFO entries required for mode: %ld\n",
                      entries_required);
  __cil_tmp21 = (unsigned long )entries_required;
  __cil_tmp22 = wm->guard_size;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  __cil_tmp24 = __cil_tmp23 + __cil_tmp21;
  __cil_tmp25 = (unsigned long )fifo_size;
  __cil_tmp26 = __cil_tmp25 - __cil_tmp24;
  wm_size = (long )__cil_tmp26;
  drm_ut_debug_printk(4U, "drm", "intel_calculate_wm", "FIFO watermark level: %ld\n",
                      wm_size);
  }
  {
  __cil_tmp27 = wm->max_wm;
  __cil_tmp28 = (long )__cil_tmp27;
  if (__cil_tmp28 < wm_size) {
    __cil_tmp29 = wm->max_wm;
    wm_size = (long )__cil_tmp29;
  } else {

  }
  }
  if (wm_size <= 0L) {
    __cil_tmp30 = wm->default_wm;
    wm_size = (long )__cil_tmp30;
  } else {

  }
  return ((unsigned long )wm_size);
}
}
static struct cxsr_latency const cxsr_latency_table[30U] =
  { {1, 0, 800UL, 400UL, 3382UL, 33382UL, 3983UL, 33983UL},
        {1, 0, 800UL, 667UL, 3354UL, 33354UL, 3807UL, 33807UL},
        {1, 0, 800UL, 800UL, 3347UL, 33347UL, 3763UL, 33763UL},
        {1, 1, 800UL, 667UL, 6420UL, 36420UL, 6873UL, 36873UL},
        {1, 1, 800UL, 800UL, 5902UL, 35902UL, 6318UL, 36318UL},
        {1, 0, 667UL, 400UL, 3400UL, 33400UL, 4021UL, 34021UL},
        {1, 0, 667UL, 667UL, 3372UL, 33372UL, 3845UL, 33845UL},
        {1, 0, 667UL, 800UL, 3386UL, 33386UL, 3822UL, 33822UL},
        {1, 1, 667UL, 667UL, 6438UL, 36438UL, 6911UL, 36911UL},
        {1, 1, 667UL, 800UL, 5941UL, 35941UL, 6377UL, 36377UL},
        {1, 0, 400UL, 400UL, 3472UL, 33472UL, 4173UL, 34173UL},
        {1, 0, 400UL, 667UL, 3443UL, 33443UL, 3996UL, 33996UL},
        {1, 0, 400UL, 800UL, 3430UL, 33430UL, 3946UL, 33946UL},
        {1, 1, 400UL, 667UL, 6509UL, 36509UL, 7062UL, 37062UL},
        {1, 1, 400UL, 800UL, 5985UL, 35985UL, 6501UL, 36501UL},
        {0, 0, 800UL, 400UL, 3438UL, 33438UL, 4065UL, 34065UL},
        {0, 0, 800UL, 667UL, 3410UL, 33410UL, 3889UL, 33889UL},
        {0, 0, 800UL, 800UL, 3403UL, 33403UL, 3845UL, 33845UL},
        {0, 1, 800UL, 667UL, 6476UL, 36476UL, 6955UL, 36955UL},
        {0, 1, 800UL, 800UL, 5958UL, 35958UL, 6400UL, 36400UL},
        {0, 0, 667UL, 400UL, 3456UL, 33456UL, 4103UL, 34106UL},
        {0, 0, 667UL, 667UL, 3428UL, 33428UL, 3927UL, 33927UL},
        {0, 0, 667UL, 800UL, 3443UL, 33443UL, 3905UL, 33905UL},
        {0, 1, 667UL, 667UL, 6494UL, 36494UL, 6993UL, 36993UL},
        {0, 1, 667UL, 800UL, 5998UL, 35998UL, 6460UL, 36460UL},
        {0, 0, 400UL, 400UL, 3528UL, 33528UL, 4255UL, 34255UL},
        {0, 0, 400UL, 667UL, 3500UL, 33500UL, 4079UL, 34079UL},
        {0, 0, 400UL, 800UL, 3487UL, 33487UL, 4029UL, 34029UL},
        {0, 1, 400UL, 667UL, 6566UL, 36566UL, 7145UL, 37145UL},
        {0, 1, 400UL, 800UL, 6042UL, 36042UL, 6584UL, 36584UL}};
static struct cxsr_latency const *intel_get_cxsr_latency(int is_desktop , int is_ddr3 ,
                                                           int fsb , int mem )
{ struct cxsr_latency const *latency ;
  int i ;
  unsigned long __cil_tmp7 ;
  struct cxsr_latency const *__cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned int __cil_tmp19 ;

  {
  if (fsb == 0) {
    return ((struct cxsr_latency const *)0);
  } else
  if (mem == 0) {
    return ((struct cxsr_latency const *)0);
  } else {

  }
  i = 0;
  goto ldv_39190;
  ldv_39189:
  __cil_tmp7 = (unsigned long )i;
  __cil_tmp8 = (struct cxsr_latency const *)(& cxsr_latency_table);
  latency = __cil_tmp8 + __cil_tmp7;
  {
  __cil_tmp9 = latency->is_desktop;
  __cil_tmp10 = (int )__cil_tmp9;
  if (__cil_tmp10 == is_desktop) {
    {
    __cil_tmp11 = latency->is_ddr3;
    __cil_tmp12 = (int )__cil_tmp11;
    if (__cil_tmp12 == is_ddr3) {
      {
      __cil_tmp13 = latency->fsb_freq;
      __cil_tmp14 = (unsigned long )__cil_tmp13;
      __cil_tmp15 = (unsigned long )fsb;
      if (__cil_tmp15 == __cil_tmp14) {
        {
        __cil_tmp16 = latency->mem_freq;
        __cil_tmp17 = (unsigned long )__cil_tmp16;
        __cil_tmp18 = (unsigned long )mem;
        if (__cil_tmp18 == __cil_tmp17) {
          return (latency);
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  i = i + 1;
  ldv_39190: ;
  {
  __cil_tmp19 = (unsigned int )i;
  if (__cil_tmp19 <= 29U) {
    goto ldv_39189;
  } else {
    goto ldv_39191;
  }
  }
  ldv_39191:
  {
  drm_ut_debug_printk(4U, "drm", "intel_get_cxsr_latency", "Unknown FSB/MEM found, disable CxSR\n");
  }
  return ((struct cxsr_latency const *)0);
}
}
static void pineview_disable_cxsr(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 tmp ;
  void *__cil_tmp4 ;
  unsigned int __cil_tmp5 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  tmp = i915_read32___6(dev_priv, 458812U);
  __cil_tmp5 = tmp & 3221225471U;
  i915_write32___4(dev_priv, 458812U, __cil_tmp5);
  }
  return;
}
}
static int const latency_ns = (int const )5000;
static int i9xx_get_fifo_size(struct drm_device *dev , int plane )
{ struct drm_i915_private *dev_priv ;
  uint32_t dsparb ;
  u32 tmp ;
  int size ;
  char *tmp___0 ;
  void *__cil_tmp8 ;
  int __cil_tmp9 ;
  uint32_t __cil_tmp10 ;
  uint32_t __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;

  {
  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  tmp = i915_read32___6(dev_priv, 458800U);
  dsparb = tmp;
  __cil_tmp9 = (int )dsparb;
  size = __cil_tmp9 & 127;
  }
  if (plane != 0) {
    __cil_tmp10 = (uint32_t )size;
    __cil_tmp11 = dsparb >> 7;
    __cil_tmp12 = __cil_tmp11 & 127U;
    __cil_tmp13 = __cil_tmp12 - __cil_tmp10;
    size = (int )__cil_tmp13;
  } else {

  }
  if (plane != 0) {
    tmp___0 = (char *)"B";
  } else {
    tmp___0 = (char *)"A";
  }
  {
  drm_ut_debug_printk(4U, "drm", "i9xx_get_fifo_size", "FIFO size - (0x%08x) %s: %d\n",
                      dsparb, tmp___0, size);
  }
  return (size);
}
}
static int i85x_get_fifo_size(struct drm_device *dev , int plane )
{ struct drm_i915_private *dev_priv ;
  uint32_t dsparb ;
  u32 tmp ;
  int size ;
  char *tmp___0 ;
  void *__cil_tmp8 ;
  int __cil_tmp9 ;
  uint32_t __cil_tmp10 ;
  uint32_t __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;

  {
  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  tmp = i915_read32___6(dev_priv, 458800U);
  dsparb = tmp;
  __cil_tmp9 = (int )dsparb;
  size = __cil_tmp9 & 511;
  }
  if (plane != 0) {
    __cil_tmp10 = (uint32_t )size;
    __cil_tmp11 = dsparb >> 9;
    __cil_tmp12 = __cil_tmp11 & 511U;
    __cil_tmp13 = __cil_tmp12 - __cil_tmp10;
    size = (int )__cil_tmp13;
  } else {

  }
  size = size >> 1;
  if (plane != 0) {
    tmp___0 = (char *)"B";
  } else {
    tmp___0 = (char *)"A";
  }
  {
  drm_ut_debug_printk(4U, "drm", "i85x_get_fifo_size", "FIFO size - (0x%08x) %s: %d\n",
                      dsparb, tmp___0, size);
  }
  return (size);
}
}
static int i845_get_fifo_size(struct drm_device *dev , int plane )
{ struct drm_i915_private *dev_priv ;
  uint32_t dsparb ;
  u32 tmp ;
  int size ;
  char *tmp___0 ;
  void *__cil_tmp8 ;
  int __cil_tmp9 ;

  {
  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  tmp = i915_read32___6(dev_priv, 458800U);
  dsparb = tmp;
  __cil_tmp9 = (int )dsparb;
  size = __cil_tmp9 & 127;
  size = size >> 2;
  }
  if (plane != 0) {
    tmp___0 = (char *)"B";
  } else {
    tmp___0 = (char *)"A";
  }
  {
  drm_ut_debug_printk(4U, "drm", "i845_get_fifo_size", "FIFO size - (0x%08x) %s: %d\n",
                      dsparb, tmp___0, size);
  }
  return (size);
}
}
static int i830_get_fifo_size(struct drm_device *dev , int plane )
{ struct drm_i915_private *dev_priv ;
  uint32_t dsparb ;
  u32 tmp ;
  int size ;
  char *tmp___0 ;
  void *__cil_tmp8 ;
  int __cil_tmp9 ;

  {
  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  tmp = i915_read32___6(dev_priv, 458800U);
  dsparb = tmp;
  __cil_tmp9 = (int )dsparb;
  size = __cil_tmp9 & 127;
  size = size >> 1;
  }
  if (plane != 0) {
    tmp___0 = (char *)"B";
  } else {
    tmp___0 = (char *)"A";
  }
  {
  drm_ut_debug_printk(4U, "drm", "i830_get_fifo_size", "FIFO size - (0x%08x) %s: %d\n",
                      dsparb, tmp___0, size);
  }
  return (size);
}
}
static struct drm_crtc *single_enabled_crtc(struct drm_device *dev )
{ struct drm_crtc *crtc ;
  struct drm_crtc *enabled ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  struct list_head *__cil_tmp6 ;
  struct drm_crtc *__cil_tmp7 ;
  bool __cil_tmp8 ;
  struct drm_framebuffer *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct drm_framebuffer *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct drm_crtc *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct list_head *__cil_tmp16 ;
  struct drm_crtc *__cil_tmp17 ;
  struct list_head *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  struct list_head *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;

  {
  enabled = (struct drm_crtc *)0;
  __cil_tmp6 = dev->mode_config.crtc_list.next;
  __mptr = (struct list_head const *)__cil_tmp6;
  __cil_tmp7 = (struct drm_crtc *)__mptr;
  crtc = __cil_tmp7 + 1152921504606846968UL;
  goto ldv_39240;
  ldv_39239: ;
  {
  __cil_tmp8 = crtc->enabled;
  if ((int )__cil_tmp8) {
    {
    __cil_tmp9 = (struct drm_framebuffer *)0;
    __cil_tmp10 = (unsigned long )__cil_tmp9;
    __cil_tmp11 = crtc->fb;
    __cil_tmp12 = (unsigned long )__cil_tmp11;
    if (__cil_tmp12 != __cil_tmp10) {
      {
      __cil_tmp13 = (struct drm_crtc *)0;
      __cil_tmp14 = (unsigned long )__cil_tmp13;
      __cil_tmp15 = (unsigned long )enabled;
      if (__cil_tmp15 != __cil_tmp14) {
        return ((struct drm_crtc *)0);
      } else {

      }
      }
      enabled = crtc;
    } else {

    }
    }
  } else {

  }
  }
  __cil_tmp16 = crtc->head.next;
  __mptr___0 = (struct list_head const *)__cil_tmp16;
  __cil_tmp17 = (struct drm_crtc *)__mptr___0;
  crtc = __cil_tmp17 + 1152921504606846968UL;
  ldv_39240: ;
  {
  __cil_tmp18 = & dev->mode_config.crtc_list;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  __cil_tmp20 = & crtc->head;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  if (__cil_tmp21 != __cil_tmp19) {
    goto ldv_39239;
  } else {
    goto ldv_39241;
  }
  }
  ldv_39241: ;
  return (enabled);
}
}
static void pineview_update_wm(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct drm_crtc *crtc ;
  struct cxsr_latency const *latency ;
  u32 reg ;
  unsigned long wm ;
  int clock ;
  int pixel_size ;
  u32 tmp ;
  void *__cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  int __cil_tmp18 ;
  struct cxsr_latency const *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  struct drm_crtc *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  struct drm_framebuffer *__cil_tmp25 ;
  int __cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  int __cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  u32 __cil_tmp31 ;
  u32 __cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  int __cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  u32 __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  int __cil_tmp41 ;
  unsigned long __cil_tmp42 ;
  unsigned long __cil_tmp43 ;
  u32 __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  int __cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  unsigned long __cil_tmp49 ;
  u32 __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  unsigned int __cil_tmp53 ;

  {
  {
  __cil_tmp10 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  __cil_tmp11 = dev->pci_device;
  __cil_tmp12 = __cil_tmp11 == 40961;
  __cil_tmp13 = dev_priv->is_ddr3;
  __cil_tmp14 = (int )__cil_tmp13;
  __cil_tmp15 = dev_priv->fsb_freq;
  __cil_tmp16 = (int )__cil_tmp15;
  __cil_tmp17 = dev_priv->mem_freq;
  __cil_tmp18 = (int )__cil_tmp17;
  latency = intel_get_cxsr_latency(__cil_tmp12, __cil_tmp14, __cil_tmp16, __cil_tmp18);
  }
  {
  __cil_tmp19 = (struct cxsr_latency const *)0;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  __cil_tmp21 = (unsigned long )latency;
  if (__cil_tmp21 == __cil_tmp20) {
    {
    drm_ut_debug_printk(4U, "drm", "pineview_update_wm", "Unknown FSB/MEM found, disable CxSR\n");
    pineview_disable_cxsr(dev);
    }
    return;
  } else {

  }
  }
  {
  crtc = single_enabled_crtc(dev);
  }
  {
  __cil_tmp22 = (struct drm_crtc *)0;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  __cil_tmp24 = (unsigned long )crtc;
  if (__cil_tmp24 != __cil_tmp23) {
    {
    clock = crtc->mode.clock;
    __cil_tmp25 = crtc->fb;
    __cil_tmp26 = __cil_tmp25->bits_per_pixel;
    pixel_size = __cil_tmp26 / 8;
    __cil_tmp27 = (unsigned long )clock;
    __cil_tmp28 = (int )pineview_display_wm.fifo_size;
    __cil_tmp29 = latency->display_sr;
    __cil_tmp30 = (unsigned long )__cil_tmp29;
    wm = intel_calculate_wm(__cil_tmp27, & pineview_display_wm, __cil_tmp28, pixel_size,
                            __cil_tmp30);
    reg = i915_read32___6(dev_priv, 458804U);
    reg = reg & 8388607U;
    __cil_tmp31 = (u32 )wm;
    __cil_tmp32 = __cil_tmp31 << 23U;
    reg = __cil_tmp32 | reg;
    i915_write32___4(dev_priv, 458804U, reg);
    drm_ut_debug_printk(4U, "drm", "pineview_update_wm", "DSPFW1 register is %x\n",
                        reg);
    __cil_tmp33 = (unsigned long )clock;
    __cil_tmp34 = (int )pineview_display_wm.fifo_size;
    __cil_tmp35 = latency->cursor_sr;
    __cil_tmp36 = (unsigned long )__cil_tmp35;
    wm = intel_calculate_wm(__cil_tmp33, & pineview_cursor_wm, __cil_tmp34, pixel_size,
                            __cil_tmp36);
    reg = i915_read32___6(dev_priv, 458812U);
    reg = reg & 3238002687U;
    __cil_tmp37 = (u32 )wm;
    __cil_tmp38 = __cil_tmp37 & 63U;
    __cil_tmp39 = __cil_tmp38 << 24U;
    reg = __cil_tmp39 | reg;
    i915_write32___4(dev_priv, 458812U, reg);
    __cil_tmp40 = (unsigned long )clock;
    __cil_tmp41 = (int )pineview_display_hplloff_wm.fifo_size;
    __cil_tmp42 = latency->display_hpll_disable;
    __cil_tmp43 = (unsigned long )__cil_tmp42;
    wm = intel_calculate_wm(__cil_tmp40, & pineview_display_hplloff_wm, __cil_tmp41,
                            pixel_size, __cil_tmp43);
    reg = i915_read32___6(dev_priv, 458812U);
    reg = reg & 4294966784U;
    __cil_tmp44 = (u32 )wm;
    __cil_tmp45 = __cil_tmp44 & 511U;
    reg = __cil_tmp45 | reg;
    i915_write32___4(dev_priv, 458812U, reg);
    __cil_tmp46 = (unsigned long )clock;
    __cil_tmp47 = (int )pineview_display_hplloff_wm.fifo_size;
    __cil_tmp48 = latency->cursor_hpll_disable;
    __cil_tmp49 = (unsigned long )__cil_tmp48;
    wm = intel_calculate_wm(__cil_tmp46, & pineview_cursor_hplloff_wm, __cil_tmp47,
                            pixel_size, __cil_tmp49);
    reg = i915_read32___6(dev_priv, 458812U);
    reg = reg & 4290838527U;
    __cil_tmp50 = (u32 )wm;
    __cil_tmp51 = __cil_tmp50 & 63U;
    __cil_tmp52 = __cil_tmp51 << 16U;
    reg = __cil_tmp52 | reg;
    i915_write32___4(dev_priv, 458812U, reg);
    drm_ut_debug_printk(4U, "drm", "pineview_update_wm", "DSPFW3 register is %x\n",
                        reg);
    tmp = i915_read32___6(dev_priv, 458812U);
    __cil_tmp53 = tmp | 1073741824U;
    i915_write32___4(dev_priv, 458812U, __cil_tmp53);
    drm_ut_debug_printk(4U, "drm", "pineview_update_wm", "Self-refresh is enabled\n");
    }
  } else {
    {
    pineview_disable_cxsr(dev);
    drm_ut_debug_printk(4U, "drm", "pineview_update_wm", "Self-refresh is disabled\n");
    }
  }
  }
  return;
}
}
static bool g4x_compute_wm0(struct drm_device *dev , int plane , struct intel_watermark_params const *display ,
                            int display_latency_ns , struct intel_watermark_params const *cursor ,
                            int cursor_latency_ns , int *plane_wm , int *cursor_wm )
{ struct drm_crtc *crtc ;
  int htotal ;
  int hdisplay ;
  int clock ;
  int pixel_size ;
  int line_time_us ;
  int line_count ;
  int entries ;
  int tlb_miss ;
  struct drm_framebuffer *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  struct drm_framebuffer *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  bool __cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  struct drm_framebuffer *__cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  unsigned long __cil_tmp42 ;
  unsigned long __cil_tmp43 ;
  unsigned long __cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  unsigned long __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned long __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned long __cil_tmp52 ;
  int __cil_tmp53 ;
  int __cil_tmp54 ;
  unsigned long __cil_tmp55 ;
  int __cil_tmp56 ;
  int __cil_tmp57 ;
  int __cil_tmp58 ;
  int __cil_tmp59 ;
  int __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  unsigned long __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  unsigned long __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  unsigned long __cil_tmp68 ;
  unsigned long __cil_tmp69 ;
  unsigned long __cil_tmp70 ;
  unsigned long __cil_tmp71 ;
  unsigned long __cil_tmp72 ;
  unsigned long __cil_tmp73 ;
  unsigned long __cil_tmp74 ;
  unsigned long __cil_tmp75 ;
  unsigned int __cil_tmp76 ;
  unsigned long __cil_tmp77 ;
  unsigned int __cil_tmp78 ;
  unsigned int __cil_tmp79 ;
  unsigned long __cil_tmp80 ;
  int __cil_tmp81 ;
  int __cil_tmp82 ;
  unsigned long __cil_tmp83 ;

  {
  {
  crtc = intel_get_crtc_for_plane(dev, plane);
  }
  {
  __cil_tmp18 = (struct drm_framebuffer *)0;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  __cil_tmp20 = crtc->fb;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  if (__cil_tmp21 == __cil_tmp19) {
    __cil_tmp22 = cursor->guard_size;
    *cursor_wm = (int )__cil_tmp22;
    __cil_tmp23 = display->guard_size;
    *plane_wm = (int )__cil_tmp23;
    return ((bool )0);
  } else {
    {
    __cil_tmp24 = crtc->enabled;
    if (! __cil_tmp24) {
      __cil_tmp25 = cursor->guard_size;
      *cursor_wm = (int )__cil_tmp25;
      __cil_tmp26 = display->guard_size;
      *plane_wm = (int )__cil_tmp26;
      return ((bool )0);
    } else {

    }
    }
  }
  }
  htotal = crtc->mode.htotal;
  hdisplay = crtc->mode.hdisplay;
  clock = crtc->mode.clock;
  __cil_tmp27 = crtc->fb;
  __cil_tmp28 = __cil_tmp27->bits_per_pixel;
  pixel_size = __cil_tmp28 / 8;
  __cil_tmp29 = clock * pixel_size;
  __cil_tmp30 = __cil_tmp29 / 1000;
  __cil_tmp31 = __cil_tmp30 * display_latency_ns;
  entries = __cil_tmp31 / 1000;
  __cil_tmp32 = hdisplay * -8;
  __cil_tmp33 = (unsigned int )__cil_tmp32;
  __cil_tmp34 = display->cacheline_size;
  __cil_tmp35 = (unsigned int )__cil_tmp34;
  __cil_tmp36 = display->fifo_size;
  __cil_tmp37 = (unsigned int )__cil_tmp36;
  __cil_tmp38 = __cil_tmp37 * __cil_tmp35;
  __cil_tmp39 = __cil_tmp38 + __cil_tmp33;
  tlb_miss = (int )__cil_tmp39;
  if (tlb_miss > 0) {
    entries = entries + tlb_miss;
  } else {

  }
  __cil_tmp40 = display->cacheline_size;
  __cil_tmp41 = (unsigned long )__cil_tmp40;
  __cil_tmp42 = display->cacheline_size;
  __cil_tmp43 = (unsigned long )__cil_tmp42;
  __cil_tmp44 = (unsigned long )entries;
  __cil_tmp45 = __cil_tmp44 + __cil_tmp43;
  __cil_tmp46 = __cil_tmp45 - 1UL;
  __cil_tmp47 = __cil_tmp46 / __cil_tmp41;
  entries = (int )__cil_tmp47;
  __cil_tmp48 = (unsigned int )entries;
  __cil_tmp49 = display->guard_size;
  __cil_tmp50 = (unsigned int )__cil_tmp49;
  __cil_tmp51 = __cil_tmp50 + __cil_tmp48;
  *plane_wm = (int )__cil_tmp51;
  {
  __cil_tmp52 = display->max_wm;
  __cil_tmp53 = (int )__cil_tmp52;
  __cil_tmp54 = *plane_wm;
  if (__cil_tmp54 > __cil_tmp53) {
    __cil_tmp55 = display->max_wm;
    *plane_wm = (int )__cil_tmp55;
  } else {

  }
  }
  __cil_tmp56 = htotal * 1000;
  line_time_us = __cil_tmp56 / clock;
  __cil_tmp57 = cursor_latency_ns / line_time_us;
  __cil_tmp58 = __cil_tmp57 + 1000;
  line_count = __cil_tmp58 / 1000;
  __cil_tmp59 = line_count * 64;
  entries = __cil_tmp59 * pixel_size;
  __cil_tmp60 = hdisplay * -8;
  __cil_tmp61 = (unsigned int )__cil_tmp60;
  __cil_tmp62 = cursor->cacheline_size;
  __cil_tmp63 = (unsigned int )__cil_tmp62;
  __cil_tmp64 = cursor->fifo_size;
  __cil_tmp65 = (unsigned int )__cil_tmp64;
  __cil_tmp66 = __cil_tmp65 * __cil_tmp63;
  __cil_tmp67 = __cil_tmp66 + __cil_tmp61;
  tlb_miss = (int )__cil_tmp67;
  if (tlb_miss > 0) {
    entries = entries + tlb_miss;
  } else {

  }
  __cil_tmp68 = cursor->cacheline_size;
  __cil_tmp69 = (unsigned long )__cil_tmp68;
  __cil_tmp70 = cursor->cacheline_size;
  __cil_tmp71 = (unsigned long )__cil_tmp70;
  __cil_tmp72 = (unsigned long )entries;
  __cil_tmp73 = __cil_tmp72 + __cil_tmp71;
  __cil_tmp74 = __cil_tmp73 - 1UL;
  __cil_tmp75 = __cil_tmp74 / __cil_tmp69;
  entries = (int )__cil_tmp75;
  __cil_tmp76 = (unsigned int )entries;
  __cil_tmp77 = cursor->guard_size;
  __cil_tmp78 = (unsigned int )__cil_tmp77;
  __cil_tmp79 = __cil_tmp78 + __cil_tmp76;
  *cursor_wm = (int )__cil_tmp79;
  {
  __cil_tmp80 = cursor->max_wm;
  __cil_tmp81 = (int )__cil_tmp80;
  __cil_tmp82 = *cursor_wm;
  if (__cil_tmp82 > __cil_tmp81) {
    __cil_tmp83 = cursor->max_wm;
    *cursor_wm = (int )__cil_tmp83;
  } else {

  }
  }
  return ((bool )1);
}
}
static bool g4x_check_srwm(struct drm_device *dev , int display_wm , int cursor_wm ,
                           struct intel_watermark_params const *display , struct intel_watermark_params const *cursor )
{ unsigned long __cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long __cil_tmp13 ;

  {
  {
  drm_ut_debug_printk(4U, "drm", "g4x_check_srwm", "SR watermark: display plane %d, cursor %d\n",
                      display_wm, cursor_wm);
  }
  {
  __cil_tmp6 = display->max_wm;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = (unsigned long )display_wm;
  if (__cil_tmp8 > __cil_tmp7) {
    {
    __cil_tmp9 = display->max_wm;
    drm_ut_debug_printk(4U, "drm", "g4x_check_srwm", "display watermark is too large(%d/%ld), disabling\n",
                        display_wm, __cil_tmp9);
    }
    return ((bool )0);
  } else {

  }
  }
  {
  __cil_tmp10 = cursor->max_wm;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = (unsigned long )cursor_wm;
  if (__cil_tmp12 > __cil_tmp11) {
    {
    __cil_tmp13 = cursor->max_wm;
    drm_ut_debug_printk(4U, "drm", "g4x_check_srwm", "cursor watermark is too large(%d/%ld), disabling\n",
                        cursor_wm, __cil_tmp13);
    }
    return ((bool )0);
  } else {

  }
  }
  if (display_wm == 0) {
    if (cursor_wm == 0) {
      {
      drm_ut_debug_printk(4U, "drm", "g4x_check_srwm", "SR latency is 0, disabling\n");
      }
      return ((bool )0);
    } else {

    }
  } else {

  }
  return ((bool )1);
}
}
static bool g4x_compute_srwm(struct drm_device *dev , int plane , int latency_ns___0 ,
                             struct intel_watermark_params const *display , struct intel_watermark_params const *cursor ,
                             int *display_wm , int *cursor_wm )
{ struct drm_crtc *crtc ;
  int hdisplay ;
  int htotal ;
  int pixel_size ;
  int clock ;
  unsigned long line_time_us ;
  int line_count ;
  int line_size ;
  int small ;
  int large ;
  int entries ;
  int tmp ;
  int _min1 ;
  int _min2 ;
  int tmp___0 ;
  bool tmp___1 ;
  struct drm_framebuffer *__cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  unsigned long __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned long __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  int __cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  unsigned long __cil_tmp49 ;
  unsigned long __cil_tmp50 ;
  unsigned long __cil_tmp51 ;
  unsigned long __cil_tmp52 ;
  unsigned long __cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  unsigned long __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  unsigned long __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  int __cil_tmp60 ;
  int __cil_tmp61 ;

  {
  if (latency_ns___0 == 0) {
    tmp = 0;
    *cursor_wm = tmp;
    *display_wm = tmp;
    return ((bool )0);
  } else {

  }
  {
  crtc = intel_get_crtc_for_plane(dev, plane);
  hdisplay = crtc->mode.hdisplay;
  htotal = crtc->mode.htotal;
  clock = crtc->mode.clock;
  __cil_tmp24 = crtc->fb;
  __cil_tmp25 = __cil_tmp24->bits_per_pixel;
  pixel_size = __cil_tmp25 / 8;
  __cil_tmp26 = htotal * 1000;
  __cil_tmp27 = __cil_tmp26 / clock;
  line_time_us = (unsigned long )__cil_tmp27;
  __cil_tmp28 = (unsigned long )latency_ns___0;
  __cil_tmp29 = __cil_tmp28 / line_time_us;
  __cil_tmp30 = __cil_tmp29 + 1000UL;
  __cil_tmp31 = __cil_tmp30 / 1000UL;
  line_count = (int )__cil_tmp31;
  line_size = hdisplay * pixel_size;
  __cil_tmp32 = clock * pixel_size;
  __cil_tmp33 = __cil_tmp32 / 1000;
  __cil_tmp34 = __cil_tmp33 * latency_ns___0;
  small = __cil_tmp34 / 1000;
  large = line_count * line_size;
  _min1 = small;
  _min2 = large;
  }
  if (_min1 < _min2) {
    tmp___0 = _min1;
  } else {
    tmp___0 = _min2;
  }
  {
  __cil_tmp35 = display->cacheline_size;
  __cil_tmp36 = (unsigned long )__cil_tmp35;
  __cil_tmp37 = display->cacheline_size;
  __cil_tmp38 = (unsigned long )__cil_tmp37;
  __cil_tmp39 = (unsigned long )tmp___0;
  __cil_tmp40 = __cil_tmp39 + __cil_tmp38;
  __cil_tmp41 = __cil_tmp40 - 1UL;
  __cil_tmp42 = __cil_tmp41 / __cil_tmp36;
  entries = (int )__cil_tmp42;
  __cil_tmp43 = (unsigned int )entries;
  __cil_tmp44 = display->guard_size;
  __cil_tmp45 = (unsigned int )__cil_tmp44;
  __cil_tmp46 = __cil_tmp45 + __cil_tmp43;
  *display_wm = (int )__cil_tmp46;
  __cil_tmp47 = line_count * pixel_size;
  entries = __cil_tmp47 * 64;
  __cil_tmp48 = cursor->cacheline_size;
  __cil_tmp49 = (unsigned long )__cil_tmp48;
  __cil_tmp50 = cursor->cacheline_size;
  __cil_tmp51 = (unsigned long )__cil_tmp50;
  __cil_tmp52 = (unsigned long )entries;
  __cil_tmp53 = __cil_tmp52 + __cil_tmp51;
  __cil_tmp54 = __cil_tmp53 - 1UL;
  __cil_tmp55 = __cil_tmp54 / __cil_tmp49;
  entries = (int )__cil_tmp55;
  __cil_tmp56 = (unsigned int )entries;
  __cil_tmp57 = cursor->guard_size;
  __cil_tmp58 = (unsigned int )__cil_tmp57;
  __cil_tmp59 = __cil_tmp58 + __cil_tmp56;
  *cursor_wm = (int )__cil_tmp59;
  __cil_tmp60 = *display_wm;
  __cil_tmp61 = *cursor_wm;
  tmp___1 = g4x_check_srwm(dev, __cil_tmp60, __cil_tmp61, display, cursor);
  }
  return (tmp___1);
}
}
static void g4x_update_wm(struct drm_device *dev )
{ int sr_latency_ns ;
  struct drm_i915_private *dev_priv ;
  int planea_wm ;
  int planeb_wm ;
  int cursora_wm ;
  int cursorb_wm ;
  int plane_sr ;
  int cursor_sr ;
  unsigned int enabled ;
  bool tmp ;
  bool tmp___0 ;
  u32 tmp___1 ;
  bool tmp___2 ;
  int tmp___3 ;
  bool tmp___4 ;
  u32 tmp___5 ;
  u32 tmp___6 ;
  void *__cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  u32 __cil_tmp35 ;
  int __cil_tmp36 ;
  u32 __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  int __cil_tmp40 ;
  u32 __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;

  {
  {
  sr_latency_ns = 12000;
  __cil_tmp19 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp19;
  enabled = 0U;
  __cil_tmp20 = (int )latency_ns;
  __cil_tmp21 = (int )latency_ns;
  tmp = g4x_compute_wm0(dev, 0, & g4x_wm_info, __cil_tmp20, & g4x_cursor_wm_info,
                        __cil_tmp21, & planea_wm, & cursora_wm);
  }
  if ((int )tmp) {
    enabled = enabled | 1U;
  } else {

  }
  {
  __cil_tmp22 = (int )latency_ns;
  __cil_tmp23 = (int )latency_ns;
  tmp___0 = g4x_compute_wm0(dev, 1, & g4x_wm_info, __cil_tmp22, & g4x_cursor_wm_info,
                            __cil_tmp23, & planeb_wm, & cursorb_wm);
  }
  if ((int )tmp___0) {
    enabled = enabled | 2U;
  } else {

  }
  {
  cursor_sr = 0;
  plane_sr = cursor_sr;
  __cil_tmp24 = (unsigned long )enabled;
  tmp___2 = is_power_of_2(__cil_tmp24);
  }
  if ((int )tmp___2) {
    {
    __cil_tmp25 = (int )enabled;
    tmp___3 = ffs(__cil_tmp25);
    __cil_tmp26 = tmp___3 + -1;
    tmp___4 = g4x_compute_srwm(dev, __cil_tmp26, sr_latency_ns, & g4x_wm_info, & g4x_cursor_wm_info,
                               & plane_sr, & cursor_sr);
    }
    if ((int )tmp___4) {
      {
      i915_write32___4(dev_priv, 8416U, 32768U);
      }
    } else {
      {
      tmp___1 = i915_read32___6(dev_priv, 8416U);
      __cil_tmp27 = tmp___1 & 4294934527U;
      i915_write32___4(dev_priv, 8416U, __cil_tmp27);
      }
    }
  } else {
    {
    tmp___1 = i915_read32___6(dev_priv, 8416U);
    __cil_tmp28 = tmp___1 & 4294934527U;
    i915_write32___4(dev_priv, 8416U, __cil_tmp28);
    }
  }
  {
  drm_ut_debug_printk(4U, "drm", "g4x_update_wm", "Setting FIFO watermarks - A: plane=%d, cursor=%d, B: plane=%d, cursor=%d, SR: plane=%d, cursor=%d\n",
                      planea_wm, cursora_wm, planeb_wm, cursorb_wm, plane_sr, cursor_sr);
  __cil_tmp29 = planeb_wm << 8;
  __cil_tmp30 = cursorb_wm << 16;
  __cil_tmp31 = plane_sr << 23;
  __cil_tmp32 = __cil_tmp31 | __cil_tmp30;
  __cil_tmp33 = __cil_tmp32 | __cil_tmp29;
  __cil_tmp34 = __cil_tmp33 | planea_wm;
  __cil_tmp35 = (u32 )__cil_tmp34;
  i915_write32___4(dev_priv, 458804U, __cil_tmp35);
  tmp___5 = i915_read32___6(dev_priv, 458808U);
  __cil_tmp36 = cursora_wm << 8;
  __cil_tmp37 = (u32 )__cil_tmp36;
  __cil_tmp38 = tmp___5 & 16128U;
  __cil_tmp39 = __cil_tmp38 | __cil_tmp37;
  i915_write32___4(dev_priv, 458808U, __cil_tmp39);
  tmp___6 = i915_read32___6(dev_priv, 458812U);
  __cil_tmp40 = cursor_sr << 24;
  __cil_tmp41 = (u32 )__cil_tmp40;
  __cil_tmp42 = tmp___6 & 2147483647U;
  __cil_tmp43 = __cil_tmp42 | __cil_tmp41;
  i915_write32___4(dev_priv, 458812U, __cil_tmp43);
  }
  return;
}
}
static void i965_update_wm(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct drm_crtc *crtc ;
  int srwm ;
  int cursor_sr ;
  int sr_latency_ns ;
  int clock ;
  int htotal ;
  int hdisplay ;
  int pixel_size ;
  unsigned long line_time_us ;
  int entries ;
  u32 tmp ;
  void *__cil_tmp14 ;
  struct drm_crtc *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct drm_framebuffer *__cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  int __cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned long __cil_tmp43 ;
  unsigned long __cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  unsigned long __cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  unsigned long __cil_tmp55 ;
  void *__cil_tmp56 ;
  struct drm_i915_private *__cil_tmp57 ;
  struct intel_device_info const *__cil_tmp58 ;
  unsigned char *__cil_tmp59 ;
  unsigned char *__cil_tmp60 ;
  unsigned char __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  void *__cil_tmp63 ;
  struct drm_i915_private *__cil_tmp64 ;
  struct intel_device_info const *__cil_tmp65 ;
  unsigned char *__cil_tmp66 ;
  unsigned char *__cil_tmp67 ;
  unsigned char __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  int __cil_tmp71 ;
  int __cil_tmp72 ;
  u32 __cil_tmp73 ;
  int __cil_tmp74 ;
  u32 __cil_tmp75 ;

  {
  {
  __cil_tmp14 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp14;
  srwm = 1;
  cursor_sr = 16;
  crtc = single_enabled_crtc(dev);
  }
  {
  __cil_tmp15 = (struct drm_crtc *)0;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  __cil_tmp17 = (unsigned long )crtc;
  if (__cil_tmp17 != __cil_tmp16) {
    sr_latency_ns = 12000;
    clock = crtc->mode.clock;
    htotal = crtc->mode.htotal;
    hdisplay = crtc->mode.hdisplay;
    __cil_tmp18 = crtc->fb;
    __cil_tmp19 = __cil_tmp18->bits_per_pixel;
    pixel_size = __cil_tmp19 / 8;
    __cil_tmp20 = htotal * 1000;
    __cil_tmp21 = __cil_tmp20 / clock;
    line_time_us = (unsigned long )__cil_tmp21;
    __cil_tmp22 = (unsigned long )hdisplay;
    __cil_tmp23 = (unsigned int )__cil_tmp22;
    __cil_tmp24 = (unsigned long )pixel_size;
    __cil_tmp25 = (unsigned int )__cil_tmp24;
    __cil_tmp26 = (unsigned long )sr_latency_ns;
    __cil_tmp27 = __cil_tmp26 / line_time_us;
    __cil_tmp28 = __cil_tmp27 + 1000UL;
    __cil_tmp29 = __cil_tmp28 / 1000UL;
    __cil_tmp30 = (unsigned int )__cil_tmp29;
    __cil_tmp31 = __cil_tmp30 * __cil_tmp25;
    __cil_tmp32 = __cil_tmp31 * __cil_tmp23;
    entries = (int )__cil_tmp32;
    __cil_tmp33 = entries + 63;
    entries = __cil_tmp33 / 64;
    srwm = 512 - entries;
    if (srwm < 0) {
      srwm = 1;
    } else {

    }
    {
    srwm = srwm & 511;
    drm_ut_debug_printk(4U, "drm", "i965_update_wm", "self-refresh entries: %d, wm: %d\n",
                        entries, srwm);
    __cil_tmp34 = (unsigned long )pixel_size;
    __cil_tmp35 = (unsigned int )__cil_tmp34;
    __cil_tmp36 = (unsigned long )sr_latency_ns;
    __cil_tmp37 = __cil_tmp36 / line_time_us;
    __cil_tmp38 = __cil_tmp37 + 1000UL;
    __cil_tmp39 = __cil_tmp38 / 1000UL;
    __cil_tmp40 = (unsigned int )__cil_tmp39;
    __cil_tmp41 = __cil_tmp40 * __cil_tmp35;
    __cil_tmp42 = __cil_tmp41 * 64U;
    entries = (int )__cil_tmp42;
    __cil_tmp43 = (unsigned long )i965_cursor_wm_info.cacheline_size;
    __cil_tmp44 = (unsigned long )i965_cursor_wm_info.cacheline_size;
    __cil_tmp45 = (unsigned long )entries;
    __cil_tmp46 = __cil_tmp45 + __cil_tmp44;
    __cil_tmp47 = __cil_tmp46 - 1UL;
    __cil_tmp48 = __cil_tmp47 / __cil_tmp43;
    entries = (int )__cil_tmp48;
    __cil_tmp49 = (unsigned int )entries;
    __cil_tmp50 = (unsigned int )i965_cursor_wm_info.guard_size;
    __cil_tmp51 = __cil_tmp50 + __cil_tmp49;
    __cil_tmp52 = (unsigned int )i965_cursor_wm_info.fifo_size;
    __cil_tmp53 = __cil_tmp52 - __cil_tmp51;
    cursor_sr = (int )__cil_tmp53;
    }
    {
    __cil_tmp54 = (unsigned long )i965_cursor_wm_info.max_wm;
    __cil_tmp55 = (unsigned long )cursor_sr;
    if (__cil_tmp55 > __cil_tmp54) {
      cursor_sr = (int )i965_cursor_wm_info.max_wm;
    } else {

    }
    }
    {
    drm_ut_debug_printk(4U, "drm", "i965_update_wm", "self-refresh watermark: display plane %d cursor %d\n",
                        srwm, cursor_sr);
    }
    {
    __cil_tmp56 = dev->dev_private;
    __cil_tmp57 = (struct drm_i915_private *)__cil_tmp56;
    __cil_tmp58 = __cil_tmp57->info;
    __cil_tmp59 = (unsigned char *)__cil_tmp58;
    __cil_tmp60 = __cil_tmp59 + 2UL;
    __cil_tmp61 = *__cil_tmp60;
    __cil_tmp62 = (unsigned int )__cil_tmp61;
    if (__cil_tmp62 != 0U) {
      {
      i915_write32___4(dev_priv, 8416U, 32768U);
      }
    } else {

    }
    }
  } else {
    {
    __cil_tmp63 = dev->dev_private;
    __cil_tmp64 = (struct drm_i915_private *)__cil_tmp63;
    __cil_tmp65 = __cil_tmp64->info;
    __cil_tmp66 = (unsigned char *)__cil_tmp65;
    __cil_tmp67 = __cil_tmp66 + 2UL;
    __cil_tmp68 = *__cil_tmp67;
    __cil_tmp69 = (unsigned int )__cil_tmp68;
    if (__cil_tmp69 != 0U) {
      {
      tmp = i915_read32___6(dev_priv, 8416U);
      __cil_tmp70 = tmp & 4294934527U;
      i915_write32___4(dev_priv, 8416U, __cil_tmp70);
      }
    } else {

    }
    }
  }
  }
  {
  drm_ut_debug_printk(4U, "drm", "i965_update_wm", "Setting FIFO watermarks - A: 8, B: 8, C: 8, SR %d\n",
                      srwm);
  __cil_tmp71 = srwm << 23;
  __cil_tmp72 = __cil_tmp71 | 526344;
  __cil_tmp73 = (u32 )__cil_tmp72;
  i915_write32___4(dev_priv, 458804U, __cil_tmp73);
  i915_write32___4(dev_priv, 458808U, 2056U);
  __cil_tmp74 = cursor_sr << 24;
  __cil_tmp75 = (u32 )__cil_tmp74;
  i915_write32___4(dev_priv, 458812U, __cil_tmp75);
  }
  return;
}
}
static void i9xx_update_wm(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct intel_watermark_params const *wm_info ;
  uint32_t fwater_lo ;
  uint32_t fwater_hi ;
  int cwm ;
  int srwm ;
  int fifo_size ;
  int planea_wm ;
  int planeb_wm ;
  struct drm_crtc *crtc ;
  struct drm_crtc *enabled ;
  unsigned long tmp ;
  unsigned long tmp___0 ;
  u32 tmp___1 ;
  int sr_latency_ns ;
  int clock ;
  int htotal ;
  int hdisplay ;
  int pixel_size ;
  unsigned long line_time_us ;
  int entries ;
  u32 tmp___2 ;
  void *__cil_tmp24 ;
  void *__cil_tmp25 ;
  struct drm_i915_private *__cil_tmp26 ;
  struct intel_device_info const *__cil_tmp27 ;
  unsigned char *__cil_tmp28 ;
  unsigned char *__cil_tmp29 ;
  unsigned char __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  void *__cil_tmp32 ;
  struct drm_i915_private *__cil_tmp33 ;
  struct intel_device_info const *__cil_tmp34 ;
  u8 __cil_tmp35 ;
  unsigned char __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  int (*__cil_tmp38)(struct drm_device * , int ) ;
  bool __cil_tmp39 ;
  struct drm_framebuffer *__cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  struct drm_framebuffer *__cil_tmp42 ;
  unsigned long __cil_tmp43 ;
  int __cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  struct drm_framebuffer *__cil_tmp46 ;
  int __cil_tmp47 ;
  int __cil_tmp48 ;
  unsigned long __cil_tmp49 ;
  unsigned long __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  int (*__cil_tmp58)(struct drm_device * , int ) ;
  bool __cil_tmp59 ;
  struct drm_framebuffer *__cil_tmp60 ;
  unsigned long __cil_tmp61 ;
  struct drm_framebuffer *__cil_tmp62 ;
  unsigned long __cil_tmp63 ;
  int __cil_tmp64 ;
  unsigned long __cil_tmp65 ;
  struct drm_framebuffer *__cil_tmp66 ;
  int __cil_tmp67 ;
  int __cil_tmp68 ;
  unsigned long __cil_tmp69 ;
  struct drm_crtc *__cil_tmp70 ;
  unsigned long __cil_tmp71 ;
  unsigned long __cil_tmp72 ;
  unsigned long __cil_tmp73 ;
  unsigned int __cil_tmp74 ;
  unsigned int __cil_tmp75 ;
  unsigned int __cil_tmp76 ;
  unsigned long __cil_tmp77 ;
  unsigned int __cil_tmp78 ;
  unsigned int __cil_tmp79 ;
  unsigned int __cil_tmp80 ;
  int __cil_tmp81 ;
  void *__cil_tmp82 ;
  struct drm_i915_private *__cil_tmp83 ;
  struct intel_device_info const *__cil_tmp84 ;
  unsigned char *__cil_tmp85 ;
  unsigned char *__cil_tmp86 ;
  unsigned char __cil_tmp87 ;
  unsigned int __cil_tmp88 ;
  int __cil_tmp89 ;
  unsigned int __cil_tmp90 ;
  void *__cil_tmp91 ;
  struct drm_i915_private *__cil_tmp92 ;
  struct intel_device_info const *__cil_tmp93 ;
  u8 __cil_tmp94 ;
  unsigned char __cil_tmp95 ;
  unsigned int __cil_tmp96 ;
  struct drm_crtc *__cil_tmp97 ;
  unsigned long __cil_tmp98 ;
  unsigned long __cil_tmp99 ;
  struct drm_framebuffer *__cil_tmp100 ;
  int __cil_tmp101 ;
  int __cil_tmp102 ;
  int __cil_tmp103 ;
  unsigned long __cil_tmp104 ;
  unsigned int __cil_tmp105 ;
  unsigned long __cil_tmp106 ;
  unsigned int __cil_tmp107 ;
  unsigned long __cil_tmp108 ;
  unsigned long __cil_tmp109 ;
  unsigned long __cil_tmp110 ;
  unsigned long __cil_tmp111 ;
  unsigned int __cil_tmp112 ;
  unsigned int __cil_tmp113 ;
  unsigned int __cil_tmp114 ;
  unsigned long __cil_tmp115 ;
  unsigned long __cil_tmp116 ;
  unsigned long __cil_tmp117 ;
  unsigned long __cil_tmp118 ;
  unsigned long __cil_tmp119 ;
  unsigned long __cil_tmp120 ;
  unsigned long __cil_tmp121 ;
  unsigned long __cil_tmp122 ;
  unsigned int __cil_tmp123 ;
  unsigned long __cil_tmp124 ;
  unsigned int __cil_tmp125 ;
  unsigned int __cil_tmp126 ;
  int __cil_tmp127 ;
  int __cil_tmp128 ;
  int __cil_tmp129 ;
  u32 __cil_tmp130 ;
  void *__cil_tmp131 ;
  struct drm_i915_private *__cil_tmp132 ;
  struct intel_device_info const *__cil_tmp133 ;
  unsigned char *__cil_tmp134 ;
  unsigned char *__cil_tmp135 ;
  unsigned char __cil_tmp136 ;
  unsigned int __cil_tmp137 ;
  int __cil_tmp138 ;
  int __cil_tmp139 ;
  u32 __cil_tmp140 ;
  int __cil_tmp141 ;
  u32 __cil_tmp142 ;
  unsigned int __cil_tmp143 ;
  int __cil_tmp144 ;
  int __cil_tmp145 ;
  int __cil_tmp146 ;
  int __cil_tmp147 ;
  uint32_t __cil_tmp148 ;
  void *__cil_tmp149 ;
  struct drm_i915_private *__cil_tmp150 ;
  struct intel_device_info const *__cil_tmp151 ;
  u8 __cil_tmp152 ;
  unsigned char __cil_tmp153 ;
  unsigned int __cil_tmp154 ;
  struct drm_crtc *__cil_tmp155 ;
  unsigned long __cil_tmp156 ;
  unsigned long __cil_tmp157 ;
  int __cil_tmp158 ;
  void *__cil_tmp159 ;
  struct drm_i915_private *__cil_tmp160 ;
  struct intel_device_info const *__cil_tmp161 ;
  unsigned char *__cil_tmp162 ;
  unsigned char *__cil_tmp163 ;
  unsigned char __cil_tmp164 ;
  unsigned int __cil_tmp165 ;
  int __cil_tmp166 ;
  unsigned int __cil_tmp167 ;

  {
  __cil_tmp24 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp24;
  srwm = 1;
  enabled = (struct drm_crtc *)0;
  {
  __cil_tmp25 = dev->dev_private;
  __cil_tmp26 = (struct drm_i915_private *)__cil_tmp25;
  __cil_tmp27 = __cil_tmp26->info;
  __cil_tmp28 = (unsigned char *)__cil_tmp27;
  __cil_tmp29 = __cil_tmp28 + 1UL;
  __cil_tmp30 = *__cil_tmp29;
  __cil_tmp31 = (unsigned int )__cil_tmp30;
  if (__cil_tmp31 != 0U) {
    wm_info = & i945_wm_info;
  } else {
    {
    __cil_tmp32 = dev->dev_private;
    __cil_tmp33 = (struct drm_i915_private *)__cil_tmp32;
    __cil_tmp34 = __cil_tmp33->info;
    __cil_tmp35 = __cil_tmp34->gen;
    __cil_tmp36 = (unsigned char )__cil_tmp35;
    __cil_tmp37 = (unsigned int )__cil_tmp36;
    if (__cil_tmp37 != 2U) {
      wm_info = & i915_wm_info;
    } else {
      wm_info = & i855_wm_info;
    }
    }
  }
  }
  {
  __cil_tmp38 = dev_priv->display.get_fifo_size;
  fifo_size = (*__cil_tmp38)(dev, 0);
  crtc = intel_get_crtc_for_plane(dev, 0);
  }
  {
  __cil_tmp39 = crtc->enabled;
  if ((int )__cil_tmp39) {
    {
    __cil_tmp40 = (struct drm_framebuffer *)0;
    __cil_tmp41 = (unsigned long )__cil_tmp40;
    __cil_tmp42 = crtc->fb;
    __cil_tmp43 = (unsigned long )__cil_tmp42;
    if (__cil_tmp43 != __cil_tmp41) {
      {
      __cil_tmp44 = crtc->mode.clock;
      __cil_tmp45 = (unsigned long )__cil_tmp44;
      __cil_tmp46 = crtc->fb;
      __cil_tmp47 = __cil_tmp46->bits_per_pixel;
      __cil_tmp48 = __cil_tmp47 / 8;
      __cil_tmp49 = (unsigned long )latency_ns;
      tmp = intel_calculate_wm(__cil_tmp45, wm_info, fifo_size, __cil_tmp48, __cil_tmp49);
      planea_wm = (int )tmp;
      enabled = crtc;
      }
    } else {
      __cil_tmp50 = wm_info->guard_size;
      __cil_tmp51 = (unsigned int )__cil_tmp50;
      __cil_tmp52 = (unsigned int )fifo_size;
      __cil_tmp53 = __cil_tmp52 - __cil_tmp51;
      planea_wm = (int )__cil_tmp53;
    }
    }
  } else {
    __cil_tmp54 = wm_info->guard_size;
    __cil_tmp55 = (unsigned int )__cil_tmp54;
    __cil_tmp56 = (unsigned int )fifo_size;
    __cil_tmp57 = __cil_tmp56 - __cil_tmp55;
    planea_wm = (int )__cil_tmp57;
  }
  }
  {
  __cil_tmp58 = dev_priv->display.get_fifo_size;
  fifo_size = (*__cil_tmp58)(dev, 1);
  crtc = intel_get_crtc_for_plane(dev, 1);
  }
  {
  __cil_tmp59 = crtc->enabled;
  if ((int )__cil_tmp59) {
    {
    __cil_tmp60 = (struct drm_framebuffer *)0;
    __cil_tmp61 = (unsigned long )__cil_tmp60;
    __cil_tmp62 = crtc->fb;
    __cil_tmp63 = (unsigned long )__cil_tmp62;
    if (__cil_tmp63 != __cil_tmp61) {
      {
      __cil_tmp64 = crtc->mode.clock;
      __cil_tmp65 = (unsigned long )__cil_tmp64;
      __cil_tmp66 = crtc->fb;
      __cil_tmp67 = __cil_tmp66->bits_per_pixel;
      __cil_tmp68 = __cil_tmp67 / 8;
      __cil_tmp69 = (unsigned long )latency_ns;
      tmp___0 = intel_calculate_wm(__cil_tmp65, wm_info, fifo_size, __cil_tmp68, __cil_tmp69);
      planeb_wm = (int )tmp___0;
      }
      {
      __cil_tmp70 = (struct drm_crtc *)0;
      __cil_tmp71 = (unsigned long )__cil_tmp70;
      __cil_tmp72 = (unsigned long )enabled;
      if (__cil_tmp72 == __cil_tmp71) {
        enabled = crtc;
      } else {
        enabled = (struct drm_crtc *)0;
      }
      }
    } else {
      __cil_tmp73 = wm_info->guard_size;
      __cil_tmp74 = (unsigned int )__cil_tmp73;
      __cil_tmp75 = (unsigned int )fifo_size;
      __cil_tmp76 = __cil_tmp75 - __cil_tmp74;
      planeb_wm = (int )__cil_tmp76;
    }
    }
  } else {
    __cil_tmp77 = wm_info->guard_size;
    __cil_tmp78 = (unsigned int )__cil_tmp77;
    __cil_tmp79 = (unsigned int )fifo_size;
    __cil_tmp80 = __cil_tmp79 - __cil_tmp78;
    planeb_wm = (int )__cil_tmp80;
  }
  }
  {
  drm_ut_debug_printk(4U, "drm", "i9xx_update_wm", "FIFO watermarks - A: %d, B: %d\n",
                      planea_wm, planeb_wm);
  cwm = 2;
  }
  {
  __cil_tmp81 = dev->pci_device;
  if (__cil_tmp81 == 10098) {
    {
    i915_write32___4(dev_priv, 8416U, 2147483648U);
    }
  } else {
    {
    __cil_tmp82 = dev->dev_private;
    __cil_tmp83 = (struct drm_i915_private *)__cil_tmp82;
    __cil_tmp84 = __cil_tmp83->info;
    __cil_tmp85 = (unsigned char *)__cil_tmp84;
    __cil_tmp86 = __cil_tmp85 + 1UL;
    __cil_tmp87 = *__cil_tmp86;
    __cil_tmp88 = (unsigned int )__cil_tmp87;
    if (__cil_tmp88 != 0U) {
      {
      i915_write32___4(dev_priv, 8416U, 2147483648U);
      }
    } else {
      {
      __cil_tmp89 = dev->pci_device;
      if (__cil_tmp89 == 9618) {
        {
        tmp___1 = i915_read32___6(dev_priv, 8384U);
        __cil_tmp90 = tmp___1 & 4294963199U;
        i915_write32___4(dev_priv, 8384U, __cil_tmp90);
        }
      } else {

      }
      }
    }
    }
  }
  }
  {
  __cil_tmp91 = dev->dev_private;
  __cil_tmp92 = (struct drm_i915_private *)__cil_tmp91;
  __cil_tmp93 = __cil_tmp92->info;
  __cil_tmp94 = __cil_tmp93->gen;
  __cil_tmp95 = (unsigned char )__cil_tmp94;
  __cil_tmp96 = (unsigned int )__cil_tmp95;
  if (__cil_tmp96 > 2U) {
    {
    __cil_tmp97 = (struct drm_crtc *)0;
    __cil_tmp98 = (unsigned long )__cil_tmp97;
    __cil_tmp99 = (unsigned long )enabled;
    if (__cil_tmp99 != __cil_tmp98) {
      {
      sr_latency_ns = 6000;
      clock = enabled->mode.clock;
      htotal = enabled->mode.htotal;
      hdisplay = enabled->mode.hdisplay;
      __cil_tmp100 = enabled->fb;
      __cil_tmp101 = __cil_tmp100->bits_per_pixel;
      pixel_size = __cil_tmp101 / 8;
      __cil_tmp102 = htotal * 1000;
      __cil_tmp103 = __cil_tmp102 / clock;
      line_time_us = (unsigned long )__cil_tmp103;
      __cil_tmp104 = (unsigned long )hdisplay;
      __cil_tmp105 = (unsigned int )__cil_tmp104;
      __cil_tmp106 = (unsigned long )pixel_size;
      __cil_tmp107 = (unsigned int )__cil_tmp106;
      __cil_tmp108 = (unsigned long )sr_latency_ns;
      __cil_tmp109 = __cil_tmp108 / line_time_us;
      __cil_tmp110 = __cil_tmp109 + 1000UL;
      __cil_tmp111 = __cil_tmp110 / 1000UL;
      __cil_tmp112 = (unsigned int )__cil_tmp111;
      __cil_tmp113 = __cil_tmp112 * __cil_tmp107;
      __cil_tmp114 = __cil_tmp113 * __cil_tmp105;
      entries = (int )__cil_tmp114;
      __cil_tmp115 = wm_info->cacheline_size;
      __cil_tmp116 = (unsigned long )__cil_tmp115;
      __cil_tmp117 = wm_info->cacheline_size;
      __cil_tmp118 = (unsigned long )__cil_tmp117;
      __cil_tmp119 = (unsigned long )entries;
      __cil_tmp120 = __cil_tmp119 + __cil_tmp118;
      __cil_tmp121 = __cil_tmp120 - 1UL;
      __cil_tmp122 = __cil_tmp121 / __cil_tmp116;
      entries = (int )__cil_tmp122;
      drm_ut_debug_printk(4U, "drm", "i9xx_update_wm", "self-refresh entries: %d\n",
                          entries);
      __cil_tmp123 = (unsigned int )entries;
      __cil_tmp124 = wm_info->fifo_size;
      __cil_tmp125 = (unsigned int )__cil_tmp124;
      __cil_tmp126 = __cil_tmp125 - __cil_tmp123;
      srwm = (int )__cil_tmp126;
      }
      if (srwm < 0) {
        srwm = 1;
      } else {

      }
      {
      __cil_tmp127 = dev->pci_device;
      if (__cil_tmp127 == 10098) {
        {
        __cil_tmp128 = srwm & 255;
        __cil_tmp129 = __cil_tmp128 | 65536;
        __cil_tmp130 = (u32 )__cil_tmp129;
        i915_write32___4(dev_priv, 8416U, __cil_tmp130);
        }
      } else {
        {
        __cil_tmp131 = dev->dev_private;
        __cil_tmp132 = (struct drm_i915_private *)__cil_tmp131;
        __cil_tmp133 = __cil_tmp132->info;
        __cil_tmp134 = (unsigned char *)__cil_tmp133;
        __cil_tmp135 = __cil_tmp134 + 1UL;
        __cil_tmp136 = *__cil_tmp135;
        __cil_tmp137 = (unsigned int )__cil_tmp136;
        if (__cil_tmp137 != 0U) {
          {
          __cil_tmp138 = srwm & 255;
          __cil_tmp139 = __cil_tmp138 | 65536;
          __cil_tmp140 = (u32 )__cil_tmp139;
          i915_write32___4(dev_priv, 8416U, __cil_tmp140);
          }
        } else {
          {
          __cil_tmp141 = dev->pci_device;
          if (__cil_tmp141 == 9618) {
            {
            __cil_tmp142 = (u32 )srwm;
            __cil_tmp143 = __cil_tmp142 & 63U;
            i915_write32___4(dev_priv, 8416U, __cil_tmp143);
            }
          } else {

          }
          }
        }
        }
      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  drm_ut_debug_printk(4U, "drm", "i9xx_update_wm", "Setting FIFO watermarks - A: %d, B: %d, C: %d, SR %d\n",
                      planea_wm, planeb_wm, cwm, srwm);
  __cil_tmp144 = planea_wm & 63;
  __cil_tmp145 = planeb_wm & 63;
  __cil_tmp146 = __cil_tmp145 << 16;
  __cil_tmp147 = __cil_tmp146 | __cil_tmp144;
  fwater_lo = (uint32_t )__cil_tmp147;
  __cil_tmp148 = (uint32_t )cwm;
  fwater_hi = __cil_tmp148 & 31U;
  fwater_lo = fwater_lo | 16777472U;
  fwater_hi = fwater_hi | 256U;
  i915_write32___4(dev_priv, 8408U, fwater_lo);
  i915_write32___4(dev_priv, 8412U, fwater_hi);
  }
  {
  __cil_tmp149 = dev->dev_private;
  __cil_tmp150 = (struct drm_i915_private *)__cil_tmp149;
  __cil_tmp151 = __cil_tmp150->info;
  __cil_tmp152 = __cil_tmp151->gen;
  __cil_tmp153 = (unsigned char )__cil_tmp152;
  __cil_tmp154 = (unsigned int )__cil_tmp153;
  if (__cil_tmp154 > 2U) {
    {
    __cil_tmp155 = (struct drm_crtc *)0;
    __cil_tmp156 = (unsigned long )__cil_tmp155;
    __cil_tmp157 = (unsigned long )enabled;
    if (__cil_tmp157 != __cil_tmp156) {
      {
      __cil_tmp158 = dev->pci_device;
      if (__cil_tmp158 == 10098) {
        {
        i915_write32___4(dev_priv, 8416U, 2147516416U);
        }
      } else {
        {
        __cil_tmp159 = dev->dev_private;
        __cil_tmp160 = (struct drm_i915_private *)__cil_tmp159;
        __cil_tmp161 = __cil_tmp160->info;
        __cil_tmp162 = (unsigned char *)__cil_tmp161;
        __cil_tmp163 = __cil_tmp162 + 1UL;
        __cil_tmp164 = *__cil_tmp163;
        __cil_tmp165 = (unsigned int )__cil_tmp164;
        if (__cil_tmp165 != 0U) {
          {
          i915_write32___4(dev_priv, 8416U, 2147516416U);
          }
        } else {
          {
          __cil_tmp166 = dev->pci_device;
          if (__cil_tmp166 == 9618) {
            {
            tmp___2 = i915_read32___6(dev_priv, 8384U);
            __cil_tmp167 = tmp___2 | 4096U;
            i915_write32___4(dev_priv, 8384U, __cil_tmp167);
            }
          } else {

          }
          }
        }
        }
      }
      }
      {
      drm_ut_debug_printk(4U, "drm", "i9xx_update_wm", "memory self refresh enabled\n");
      }
    } else {
      {
      drm_ut_debug_printk(4U, "drm", "i9xx_update_wm", "memory self refresh disabled\n");
      }
    }
    }
  } else {

  }
  }
  return;
}
}
static void i830_update_wm(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct drm_crtc *crtc ;
  uint32_t fwater_lo ;
  int planea_wm ;
  int tmp ;
  unsigned long tmp___0 ;
  u32 tmp___1 ;
  void *__cil_tmp9 ;
  struct drm_crtc *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  int (*__cil_tmp13)(struct drm_device * , int ) ;
  int __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct drm_framebuffer *__cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  uint32_t __cil_tmp20 ;
  unsigned int __cil_tmp21 ;

  {
  {
  __cil_tmp9 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  crtc = single_enabled_crtc(dev);
  }
  {
  __cil_tmp10 = (struct drm_crtc *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = (unsigned long )crtc;
  if (__cil_tmp12 == __cil_tmp11) {
    return;
  } else {

  }
  }
  {
  __cil_tmp13 = dev_priv->display.get_fifo_size;
  tmp = (*__cil_tmp13)(dev, 0);
  __cil_tmp14 = crtc->mode.clock;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = crtc->fb;
  __cil_tmp17 = __cil_tmp16->bits_per_pixel;
  __cil_tmp18 = __cil_tmp17 / 8;
  __cil_tmp19 = (unsigned long )latency_ns;
  tmp___0 = intel_calculate_wm(__cil_tmp15, & i830_wm_info, tmp, __cil_tmp18, __cil_tmp19);
  planea_wm = (int )tmp___0;
  tmp___1 = i915_read32___6(dev_priv, 8408U);
  fwater_lo = tmp___1 & 4294963200U;
  __cil_tmp20 = (uint32_t )planea_wm;
  __cil_tmp21 = __cil_tmp20 | fwater_lo;
  fwater_lo = __cil_tmp21 | 768U;
  drm_ut_debug_printk(4U, "drm", "i830_update_wm", "Setting FIFO watermarks - A: %d\n",
                      planea_wm);
  i915_write32___4(dev_priv, 8408U, fwater_lo);
  }
  return;
}
}
static bool ironlake_check_srwm(struct drm_device *dev , int level , int fbc_wm ,
                                int display_wm , int cursor_wm , struct intel_watermark_params const *display ,
                                struct intel_watermark_params const *cursor )
{ struct drm_i915_private *dev_priv ;
  u32 tmp ;
  void *__cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  unsigned long __cil_tmp17 ;

  {
  {
  __cil_tmp10 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  drm_ut_debug_printk(4U, "drm", "ironlake_check_srwm", "watermark %d: display plane %d, fbc lines %d, cursor %d\n",
                      level, display_wm, fbc_wm, cursor_wm);
  }
  if (fbc_wm > 15) {
    {
    drm_ut_debug_printk(4U, "drm", "ironlake_check_srwm", "fbc watermark(%d) is too large(%d), disabling wm%d+\n",
                        fbc_wm, 15, level);
    tmp = i915_read32___6(dev_priv, 282624U);
    __cil_tmp11 = tmp | 32768U;
    i915_write32___4(dev_priv, 282624U, __cil_tmp11);
    }
    return ((bool )0);
  } else {

  }
  {
  __cil_tmp12 = display->max_wm;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = (unsigned long )display_wm;
  if (__cil_tmp14 > __cil_tmp13) {
    {
    drm_ut_debug_printk(4U, "drm", "ironlake_check_srwm", "display watermark(%d) is too large(%d), disabling wm%d+\n",
                        display_wm, 511, level);
    }
    return ((bool )0);
  } else {

  }
  }
  {
  __cil_tmp15 = cursor->max_wm;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  __cil_tmp17 = (unsigned long )cursor_wm;
  if (__cil_tmp17 > __cil_tmp16) {
    {
    drm_ut_debug_printk(4U, "drm", "ironlake_check_srwm", "cursor watermark(%d) is too large(%d), disabling wm%d+\n",
                        cursor_wm, 63, level);
    }
    return ((bool )0);
  } else {

  }
  }
  if (fbc_wm == 0) {
    if (display_wm == 0) {
      if (cursor_wm == 0) {
        {
        drm_ut_debug_printk(4U, "drm", "ironlake_check_srwm", "latency %d is 0, disabling wm%d+\n",
                            level, level);
        }
        return ((bool )0);
      } else {

      }
    } else {

    }
  } else {

  }
  return ((bool )1);
}
}
static bool ironlake_compute_srwm(struct drm_device *dev , int level , int plane ,
                                  int latency_ns___0 , struct intel_watermark_params const *display ,
                                  struct intel_watermark_params const *cursor ,
                                  int *fbc_wm , int *display_wm , int *cursor_wm )
{ struct drm_crtc *crtc ;
  unsigned long line_time_us ;
  int hdisplay ;
  int htotal ;
  int pixel_size ;
  int clock ;
  int line_count ;
  int line_size ;
  int small ;
  int large ;
  int entries ;
  int tmp ;
  int tmp___0 ;
  int _min1 ;
  int _min2 ;
  int tmp___1 ;
  bool tmp___2 ;
  struct drm_framebuffer *__cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  int __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  unsigned long __cil_tmp42 ;
  unsigned long __cil_tmp43 ;
  unsigned long __cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  unsigned long __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  int __cil_tmp50 ;
  int __cil_tmp51 ;
  int __cil_tmp52 ;
  int __cil_tmp53 ;
  int __cil_tmp54 ;
  int __cil_tmp55 ;
  unsigned long __cil_tmp56 ;
  unsigned long __cil_tmp57 ;
  unsigned long __cil_tmp58 ;
  unsigned long __cil_tmp59 ;
  unsigned long __cil_tmp60 ;
  unsigned long __cil_tmp61 ;
  unsigned long __cil_tmp62 ;
  unsigned long __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  unsigned long __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  int __cil_tmp68 ;
  int __cil_tmp69 ;
  int __cil_tmp70 ;

  {
  if (latency_ns___0 == 0) {
    tmp___0 = 0;
    *cursor_wm = tmp___0;
    tmp = tmp___0;
    *display_wm = tmp;
    *fbc_wm = tmp;
    return ((bool )0);
  } else {

  }
  {
  crtc = intel_get_crtc_for_plane(dev, plane);
  hdisplay = crtc->mode.hdisplay;
  htotal = crtc->mode.htotal;
  clock = crtc->mode.clock;
  __cil_tmp27 = crtc->fb;
  __cil_tmp28 = __cil_tmp27->bits_per_pixel;
  pixel_size = __cil_tmp28 / 8;
  __cil_tmp29 = htotal * 1000;
  __cil_tmp30 = __cil_tmp29 / clock;
  line_time_us = (unsigned long )__cil_tmp30;
  __cil_tmp31 = (unsigned long )latency_ns___0;
  __cil_tmp32 = __cil_tmp31 / line_time_us;
  __cil_tmp33 = __cil_tmp32 + 1000UL;
  __cil_tmp34 = __cil_tmp33 / 1000UL;
  line_count = (int )__cil_tmp34;
  line_size = hdisplay * pixel_size;
  __cil_tmp35 = clock * pixel_size;
  __cil_tmp36 = __cil_tmp35 / 1000;
  __cil_tmp37 = __cil_tmp36 * latency_ns___0;
  small = __cil_tmp37 / 1000;
  large = line_count * line_size;
  _min1 = small;
  _min2 = large;
  }
  if (_min1 < _min2) {
    tmp___1 = _min1;
  } else {
    tmp___1 = _min2;
  }
  {
  __cil_tmp38 = display->cacheline_size;
  __cil_tmp39 = (unsigned long )__cil_tmp38;
  __cil_tmp40 = display->cacheline_size;
  __cil_tmp41 = (unsigned long )__cil_tmp40;
  __cil_tmp42 = (unsigned long )tmp___1;
  __cil_tmp43 = __cil_tmp42 + __cil_tmp41;
  __cil_tmp44 = __cil_tmp43 - 1UL;
  __cil_tmp45 = __cil_tmp44 / __cil_tmp39;
  entries = (int )__cil_tmp45;
  __cil_tmp46 = (unsigned int )entries;
  __cil_tmp47 = display->guard_size;
  __cil_tmp48 = (unsigned int )__cil_tmp47;
  __cil_tmp49 = __cil_tmp48 + __cil_tmp46;
  *display_wm = (int )__cil_tmp49;
  __cil_tmp50 = *display_wm;
  __cil_tmp51 = __cil_tmp50 * 64;
  __cil_tmp52 = __cil_tmp51 + line_size;
  __cil_tmp53 = __cil_tmp52 + -1;
  __cil_tmp54 = __cil_tmp53 / line_size;
  *fbc_wm = __cil_tmp54 + 2;
  __cil_tmp55 = line_count * pixel_size;
  entries = __cil_tmp55 * 64;
  __cil_tmp56 = cursor->cacheline_size;
  __cil_tmp57 = (unsigned long )__cil_tmp56;
  __cil_tmp58 = cursor->cacheline_size;
  __cil_tmp59 = (unsigned long )__cil_tmp58;
  __cil_tmp60 = (unsigned long )entries;
  __cil_tmp61 = __cil_tmp60 + __cil_tmp59;
  __cil_tmp62 = __cil_tmp61 - 1UL;
  __cil_tmp63 = __cil_tmp62 / __cil_tmp57;
  entries = (int )__cil_tmp63;
  __cil_tmp64 = (unsigned int )entries;
  __cil_tmp65 = cursor->guard_size;
  __cil_tmp66 = (unsigned int )__cil_tmp65;
  __cil_tmp67 = __cil_tmp66 + __cil_tmp64;
  *cursor_wm = (int )__cil_tmp67;
  __cil_tmp68 = *fbc_wm;
  __cil_tmp69 = *display_wm;
  __cil_tmp70 = *cursor_wm;
  tmp___2 = ironlake_check_srwm(dev, level, __cil_tmp68, __cil_tmp69, __cil_tmp70,
                                display, cursor);
  }
  return (tmp___2);
}
}
static void ironlake_update_wm(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  int fbc_wm ;
  int plane_wm ;
  int cursor_wm ;
  unsigned int enabled ;
  bool tmp ;
  bool tmp___0 ;
  bool tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  u32 tmp___4 ;
  bool tmp___5 ;
  int tmp___6 ;
  u32 tmp___7 ;
  u32 tmp___8 ;
  bool tmp___9 ;
  int tmp___10 ;
  u32 tmp___11 ;
  void *__cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  u32 __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  u32 __cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  int __cil_tmp33 ;
  u32 __cil_tmp34 ;
  int __cil_tmp35 ;
  u32 __cil_tmp36 ;
  int __cil_tmp37 ;
  u32 __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  int __cil_tmp45 ;
  u32 __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  int __cil_tmp49 ;
  u32 __cil_tmp50 ;
  int __cil_tmp51 ;
  u32 __cil_tmp52 ;
  int __cil_tmp53 ;
  u32 __cil_tmp54 ;
  u32 __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  unsigned int __cil_tmp61 ;

  {
  {
  __cil_tmp20 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp20;
  enabled = 0U;
  tmp = g4x_compute_wm0(dev, 0, & ironlake_display_wm_info, 700, & ironlake_cursor_wm_info,
                        1300, & plane_wm, & cursor_wm);
  }
  if ((int )tmp) {
    {
    __cil_tmp21 = plane_wm << 16;
    __cil_tmp22 = __cil_tmp21 | cursor_wm;
    __cil_tmp23 = (u32 )__cil_tmp22;
    i915_write32___4(dev_priv, 282880U, __cil_tmp23);
    drm_ut_debug_printk(4U, "drm", "ironlake_update_wm", "FIFO watermarks For pipe A - plane %d, cursor: %d\n",
                        plane_wm, cursor_wm);
    enabled = enabled | 1U;
    }
  } else {

  }
  {
  tmp___0 = g4x_compute_wm0(dev, 1, & ironlake_display_wm_info, 700, & ironlake_cursor_wm_info,
                            1300, & plane_wm, & cursor_wm);
  }
  if ((int )tmp___0) {
    {
    __cil_tmp24 = plane_wm << 16;
    __cil_tmp25 = __cil_tmp24 | cursor_wm;
    __cil_tmp26 = (u32 )__cil_tmp25;
    i915_write32___4(dev_priv, 282884U, __cil_tmp26);
    drm_ut_debug_printk(4U, "drm", "ironlake_update_wm", "FIFO watermarks For pipe B - plane %d, cursor: %d\n",
                        plane_wm, cursor_wm);
    enabled = enabled | 2U;
    }
  } else {

  }
  {
  i915_write32___4(dev_priv, 282896U, 0U);
  i915_write32___4(dev_priv, 282892U, 0U);
  i915_write32___4(dev_priv, 282888U, 0U);
  __cil_tmp27 = (unsigned long )enabled;
  tmp___1 = is_power_of_2(__cil_tmp27);
  }
  if (tmp___1) {
    tmp___2 = 0;
  } else {
    tmp___2 = 1;
  }
  if (tmp___2) {
    return;
  } else {

  }
  {
  __cil_tmp28 = (int )enabled;
  tmp___3 = ffs(__cil_tmp28);
  __cil_tmp29 = tmp___3 + -1;
  enabled = (unsigned int )__cil_tmp29;
  tmp___4 = i915_read32___6(dev_priv, 70178U);
  __cil_tmp30 = (int )enabled;
  __cil_tmp31 = tmp___4 & 63U;
  __cil_tmp32 = __cil_tmp31 * 500U;
  __cil_tmp33 = (int )__cil_tmp32;
  tmp___5 = ironlake_compute_srwm(dev, 1, __cil_tmp30, __cil_tmp33, & ironlake_display_srwm_info,
                                  & ironlake_cursor_srwm_info, & fbc_wm, & plane_wm,
                                  & cursor_wm);
  }
  if (tmp___5) {
    tmp___6 = 0;
  } else {
    tmp___6 = 1;
  }
  if (tmp___6) {
    return;
  } else {

  }
  {
  tmp___7 = i915_read32___6(dev_priv, 70178U);
  __cil_tmp34 = (u32 )cursor_wm;
  __cil_tmp35 = plane_wm << 8;
  __cil_tmp36 = (u32 )__cil_tmp35;
  __cil_tmp37 = fbc_wm << 20;
  __cil_tmp38 = (u32 )__cil_tmp37;
  __cil_tmp39 = tmp___7 & 63U;
  __cil_tmp40 = __cil_tmp39 << 24;
  __cil_tmp41 = __cil_tmp40 | __cil_tmp38;
  __cil_tmp42 = __cil_tmp41 | __cil_tmp36;
  __cil_tmp43 = __cil_tmp42 | __cil_tmp34;
  __cil_tmp44 = __cil_tmp43 | 2147483648U;
  i915_write32___4(dev_priv, 282888U, __cil_tmp44);
  tmp___8 = i915_read32___6(dev_priv, 70178U);
  __cil_tmp45 = (int )enabled;
  __cil_tmp46 = tmp___8 >> 8;
  __cil_tmp47 = __cil_tmp46 & 63U;
  __cil_tmp48 = __cil_tmp47 * 500U;
  __cil_tmp49 = (int )__cil_tmp48;
  tmp___9 = ironlake_compute_srwm(dev, 2, __cil_tmp45, __cil_tmp49, & ironlake_display_srwm_info,
                                  & ironlake_cursor_srwm_info, & fbc_wm, & plane_wm,
                                  & cursor_wm);
  }
  if (tmp___9) {
    tmp___10 = 0;
  } else {
    tmp___10 = 1;
  }
  if (tmp___10) {
    return;
  } else {

  }
  {
  tmp___11 = i915_read32___6(dev_priv, 70178U);
  __cil_tmp50 = (u32 )cursor_wm;
  __cil_tmp51 = plane_wm << 8;
  __cil_tmp52 = (u32 )__cil_tmp51;
  __cil_tmp53 = fbc_wm << 20;
  __cil_tmp54 = (u32 )__cil_tmp53;
  __cil_tmp55 = tmp___11 >> 8;
  __cil_tmp56 = __cil_tmp55 & 63U;
  __cil_tmp57 = __cil_tmp56 << 24;
  __cil_tmp58 = __cil_tmp57 | __cil_tmp54;
  __cil_tmp59 = __cil_tmp58 | __cil_tmp52;
  __cil_tmp60 = __cil_tmp59 | __cil_tmp50;
  __cil_tmp61 = __cil_tmp60 | 2147483648U;
  i915_write32___4(dev_priv, 282892U, __cil_tmp61);
  }
  return;
}
}
static void sandybridge_update_wm(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  int latency ;
  u32 tmp ;
  int fbc_wm ;
  int plane_wm ;
  int cursor_wm ;
  unsigned int enabled ;
  bool tmp___0 ;
  bool tmp___1 ;
  bool tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  u32 tmp___5 ;
  bool tmp___6 ;
  int tmp___7 ;
  u32 tmp___8 ;
  u32 tmp___9 ;
  bool tmp___10 ;
  int tmp___11 ;
  u32 tmp___12 ;
  u32 tmp___13 ;
  bool tmp___14 ;
  int tmp___15 ;
  u32 tmp___16 ;
  void *__cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  u32 __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  u32 __cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  int __cil_tmp38 ;
  u32 __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  int __cil_tmp42 ;
  u32 __cil_tmp43 ;
  int __cil_tmp44 ;
  u32 __cil_tmp45 ;
  int __cil_tmp46 ;
  u32 __cil_tmp47 ;
  u32 __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  int __cil_tmp55 ;
  u32 __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  int __cil_tmp59 ;
  u32 __cil_tmp60 ;
  int __cil_tmp61 ;
  u32 __cil_tmp62 ;
  int __cil_tmp63 ;
  u32 __cil_tmp64 ;
  u32 __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  int __cil_tmp72 ;
  u32 __cil_tmp73 ;
  unsigned int __cil_tmp74 ;
  unsigned int __cil_tmp75 ;
  int __cil_tmp76 ;
  u32 __cil_tmp77 ;
  int __cil_tmp78 ;
  u32 __cil_tmp79 ;
  int __cil_tmp80 ;
  u32 __cil_tmp81 ;
  unsigned int __cil_tmp82 ;
  unsigned int __cil_tmp83 ;
  unsigned int __cil_tmp84 ;
  unsigned int __cil_tmp85 ;
  unsigned int __cil_tmp86 ;

  {
  {
  __cil_tmp26 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp26;
  tmp = i915_read32___6(dev_priv, 1334544U);
  __cil_tmp27 = tmp & 63U;
  __cil_tmp28 = __cil_tmp27 * 100U;
  latency = (int )__cil_tmp28;
  enabled = 0U;
  tmp___0 = g4x_compute_wm0(dev, 0, & sandybridge_display_wm_info, latency, & sandybridge_cursor_wm_info,
                            latency, & plane_wm, & cursor_wm);
  }
  if ((int )tmp___0) {
    {
    __cil_tmp29 = plane_wm << 16;
    __cil_tmp30 = __cil_tmp29 | cursor_wm;
    __cil_tmp31 = (u32 )__cil_tmp30;
    i915_write32___4(dev_priv, 282880U, __cil_tmp31);
    drm_ut_debug_printk(4U, "drm", "sandybridge_update_wm", "FIFO watermarks For pipe A - plane %d, cursor: %d\n",
                        plane_wm, cursor_wm);
    enabled = enabled | 1U;
    }
  } else {

  }
  {
  tmp___1 = g4x_compute_wm0(dev, 1, & sandybridge_display_wm_info, latency, & sandybridge_cursor_wm_info,
                            latency, & plane_wm, & cursor_wm);
  }
  if ((int )tmp___1) {
    {
    __cil_tmp32 = plane_wm << 16;
    __cil_tmp33 = __cil_tmp32 | cursor_wm;
    __cil_tmp34 = (u32 )__cil_tmp33;
    i915_write32___4(dev_priv, 282884U, __cil_tmp34);
    drm_ut_debug_printk(4U, "drm", "sandybridge_update_wm", "FIFO watermarks For pipe B - plane %d, cursor: %d\n",
                        plane_wm, cursor_wm);
    enabled = enabled | 2U;
    }
  } else {

  }
  {
  i915_write32___4(dev_priv, 282896U, 0U);
  i915_write32___4(dev_priv, 282892U, 0U);
  i915_write32___4(dev_priv, 282888U, 0U);
  __cil_tmp35 = (unsigned long )enabled;
  tmp___2 = is_power_of_2(__cil_tmp35);
  }
  if (tmp___2) {
    tmp___3 = 0;
  } else {
    tmp___3 = 1;
  }
  if (tmp___3) {
    return;
  } else {

  }
  {
  __cil_tmp36 = (int )enabled;
  tmp___4 = ffs(__cil_tmp36);
  __cil_tmp37 = tmp___4 + -1;
  enabled = (unsigned int )__cil_tmp37;
  tmp___5 = i915_read32___6(dev_priv, 1334544U);
  __cil_tmp38 = (int )enabled;
  __cil_tmp39 = tmp___5 >> 8;
  __cil_tmp40 = __cil_tmp39 & 63U;
  __cil_tmp41 = __cil_tmp40 * 500U;
  __cil_tmp42 = (int )__cil_tmp41;
  tmp___6 = ironlake_compute_srwm(dev, 1, __cil_tmp38, __cil_tmp42, & sandybridge_display_srwm_info,
                                  & sandybridge_cursor_srwm_info, & fbc_wm, & plane_wm,
                                  & cursor_wm);
  }
  if (tmp___6) {
    tmp___7 = 0;
  } else {
    tmp___7 = 1;
  }
  if (tmp___7) {
    return;
  } else {

  }
  {
  tmp___8 = i915_read32___6(dev_priv, 1334544U);
  __cil_tmp43 = (u32 )cursor_wm;
  __cil_tmp44 = plane_wm << 8;
  __cil_tmp45 = (u32 )__cil_tmp44;
  __cil_tmp46 = fbc_wm << 20;
  __cil_tmp47 = (u32 )__cil_tmp46;
  __cil_tmp48 = tmp___8 >> 8;
  __cil_tmp49 = __cil_tmp48 & 63U;
  __cil_tmp50 = __cil_tmp49 << 24;
  __cil_tmp51 = __cil_tmp50 | __cil_tmp47;
  __cil_tmp52 = __cil_tmp51 | __cil_tmp45;
  __cil_tmp53 = __cil_tmp52 | __cil_tmp43;
  __cil_tmp54 = __cil_tmp53 | 2147483648U;
  i915_write32___4(dev_priv, 282888U, __cil_tmp54);
  tmp___9 = i915_read32___6(dev_priv, 1334544U);
  __cil_tmp55 = (int )enabled;
  __cil_tmp56 = tmp___9 >> 16;
  __cil_tmp57 = __cil_tmp56 & 63U;
  __cil_tmp58 = __cil_tmp57 * 500U;
  __cil_tmp59 = (int )__cil_tmp58;
  tmp___10 = ironlake_compute_srwm(dev, 2, __cil_tmp55, __cil_tmp59, & sandybridge_display_srwm_info,
                                   & sandybridge_cursor_srwm_info, & fbc_wm, & plane_wm,
                                   & cursor_wm);
  }
  if (tmp___10) {
    tmp___11 = 0;
  } else {
    tmp___11 = 1;
  }
  if (tmp___11) {
    return;
  } else {

  }
  {
  tmp___12 = i915_read32___6(dev_priv, 1334544U);
  __cil_tmp60 = (u32 )cursor_wm;
  __cil_tmp61 = plane_wm << 8;
  __cil_tmp62 = (u32 )__cil_tmp61;
  __cil_tmp63 = fbc_wm << 20;
  __cil_tmp64 = (u32 )__cil_tmp63;
  __cil_tmp65 = tmp___12 >> 16;
  __cil_tmp66 = __cil_tmp65 & 63U;
  __cil_tmp67 = __cil_tmp66 << 24;
  __cil_tmp68 = __cil_tmp67 | __cil_tmp64;
  __cil_tmp69 = __cil_tmp68 | __cil_tmp62;
  __cil_tmp70 = __cil_tmp69 | __cil_tmp60;
  __cil_tmp71 = __cil_tmp70 | 2147483648U;
  i915_write32___4(dev_priv, 282892U, __cil_tmp71);
  tmp___13 = i915_read32___6(dev_priv, 1334544U);
  __cil_tmp72 = (int )enabled;
  __cil_tmp73 = tmp___13 >> 24;
  __cil_tmp74 = __cil_tmp73 & 63U;
  __cil_tmp75 = __cil_tmp74 * 500U;
  __cil_tmp76 = (int )__cil_tmp75;
  tmp___14 = ironlake_compute_srwm(dev, 3, __cil_tmp72, __cil_tmp76, & sandybridge_display_srwm_info,
                                   & sandybridge_cursor_srwm_info, & fbc_wm, & plane_wm,
                                   & cursor_wm);
  }
  if (tmp___14) {
    tmp___15 = 0;
  } else {
    tmp___15 = 1;
  }
  if (tmp___15) {
    return;
  } else {

  }
  {
  tmp___16 = i915_read32___6(dev_priv, 1334544U);
  __cil_tmp77 = (u32 )cursor_wm;
  __cil_tmp78 = plane_wm << 8;
  __cil_tmp79 = (u32 )__cil_tmp78;
  __cil_tmp80 = fbc_wm << 20;
  __cil_tmp81 = (u32 )__cil_tmp80;
  __cil_tmp82 = tmp___16 & 1056964608U;
  __cil_tmp83 = __cil_tmp82 | __cil_tmp81;
  __cil_tmp84 = __cil_tmp83 | __cil_tmp79;
  __cil_tmp85 = __cil_tmp84 | __cil_tmp77;
  __cil_tmp86 = __cil_tmp85 | 2147483648U;
  i915_write32___4(dev_priv, 282896U, __cil_tmp86);
  }
  return;
}
}
static void intel_update_watermarks(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp3 ;
  void (*__cil_tmp4)(struct drm_device * ) ;
  unsigned long __cil_tmp5 ;
  void (*__cil_tmp6)(struct drm_device * ) ;
  unsigned long __cil_tmp7 ;
  void (*__cil_tmp8)(struct drm_device * ) ;

  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp3;
  {
  __cil_tmp4 = (void (*)(struct drm_device * ))0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = dev_priv->display.update_wm;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  if (__cil_tmp7 != __cil_tmp5) {
    {
    __cil_tmp8 = dev_priv->display.update_wm;
    (*__cil_tmp8)(dev);
    }
  } else {

  }
  }
  return;
}
}
__inline static bool intel_panel_use_ssc(struct drm_i915_private *dev_priv )
{ int tmp ;
  unsigned char *__cil_tmp3 ;
  unsigned char *__cil_tmp4 ;
  unsigned char __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  unsigned long __cil_tmp8 ;

  {
  {
  __cil_tmp3 = (unsigned char *)dev_priv;
  __cil_tmp4 = __cil_tmp3 + 2072UL;
  __cil_tmp5 = *__cil_tmp4;
  __cil_tmp6 = (unsigned int )__cil_tmp5;
  if (__cil_tmp6 != 0U) {
    if (i915_panel_use_ssc != 0U) {
      {
      __cil_tmp7 = dev_priv->quirks;
      __cil_tmp8 = __cil_tmp7 & 2UL;
      if (__cil_tmp8 == 0UL) {
        tmp = 1;
      } else {
        tmp = 0;
      }
      }
    } else {
      tmp = 0;
    }
  } else {
    tmp = 0;
  }
  }
  return ((bool )tmp);
}
}
static int i9xx_crtc_mode_set(struct drm_crtc *crtc , struct drm_display_mode *mode ,
                              struct drm_display_mode *adjusted_mode , int x , int y ,
                              struct drm_framebuffer *old_fb )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  int plane ;
  int refclk ;
  int num_connectors ;
  intel_clock_t clock ;
  intel_clock_t reduced_clock ;
  u32 dpll ;
  u32 fp ;
  u32 fp2 ;
  u32 dspcntr ;
  u32 pipeconf ;
  bool ok ;
  bool has_reduced_clock ;
  bool is_sdvo ;
  bool is_dvo ;
  bool is_crt ;
  bool is_lvds ;
  bool is_tv ;
  bool is_dp ;
  struct drm_mode_config *mode_config ;
  struct intel_encoder *encoder ;
  intel_limit_t const *limit ;
  int ret ;
  u32 temp ;
  u32 lvds_sync ;
  struct list_head const *__mptr___0 ;
  struct list_head const *__mptr___1 ;
  bool tmp ;
  int pixel_multiplier ;
  int tmp___0 ;
  bool tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  char flags[2U] ;
  int tmp___4 ;
  void *__cil_tmp46 ;
  enum pipe __cil_tmp47 ;
  enum plane __cil_tmp48 ;
  struct list_head *__cil_tmp49 ;
  struct intel_encoder *__cil_tmp50 ;
  unsigned long __cil_tmp51 ;
  struct drm_crtc *__cil_tmp52 ;
  unsigned long __cil_tmp53 ;
  int __cil_tmp54 ;
  int __cil_tmp55 ;
  int __cil_tmp56 ;
  int __cil_tmp57 ;
  int __cil_tmp58 ;
  int __cil_tmp59 ;
  int __cil_tmp60 ;
  bool __cil_tmp61 ;
  struct list_head *__cil_tmp62 ;
  struct intel_encoder *__cil_tmp63 ;
  struct list_head *__cil_tmp64 ;
  unsigned long __cil_tmp65 ;
  struct list_head *__cil_tmp66 ;
  unsigned long __cil_tmp67 ;
  int __cil_tmp68 ;
  int __cil_tmp69 ;
  void *__cil_tmp70 ;
  struct drm_i915_private *__cil_tmp71 ;
  struct intel_device_info const *__cil_tmp72 ;
  u8 __cil_tmp73 ;
  unsigned char __cil_tmp74 ;
  unsigned int __cil_tmp75 ;
  bool (*__cil_tmp76)(intel_limit_t const * , struct drm_crtc * , int , int ,
                      intel_clock_t * ) ;
  int __cil_tmp77 ;
  bool __cil_tmp78 ;
  bool __cil_tmp79 ;
  bool (*__cil_tmp80)(intel_limit_t const * , struct drm_crtc * , int , int ,
                      intel_clock_t * ) ;
  int __cil_tmp81 ;
  int __cil_tmp82 ;
  int __cil_tmp83 ;
  int __cil_tmp84 ;
  int __cil_tmp85 ;
  void *__cil_tmp86 ;
  struct drm_i915_private *__cil_tmp87 ;
  struct intel_device_info const *__cil_tmp88 ;
  unsigned char *__cil_tmp89 ;
  unsigned char *__cil_tmp90 ;
  unsigned char __cil_tmp91 ;
  unsigned int __cil_tmp92 ;
  int __cil_tmp93 ;
  int __cil_tmp94 ;
  int __cil_tmp95 ;
  int __cil_tmp96 ;
  int __cil_tmp97 ;
  int __cil_tmp98 ;
  int __cil_tmp99 ;
  int __cil_tmp100 ;
  int __cil_tmp101 ;
  int __cil_tmp102 ;
  int __cil_tmp103 ;
  int __cil_tmp104 ;
  int __cil_tmp105 ;
  int __cil_tmp106 ;
  int __cil_tmp107 ;
  int __cil_tmp108 ;
  int __cil_tmp109 ;
  int __cil_tmp110 ;
  void *__cil_tmp111 ;
  struct drm_i915_private *__cil_tmp112 ;
  struct intel_device_info const *__cil_tmp113 ;
  u8 __cil_tmp114 ;
  unsigned char __cil_tmp115 ;
  unsigned int __cil_tmp116 ;
  struct drm_display_mode const *__cil_tmp117 ;
  int __cil_tmp118 ;
  int __cil_tmp119 ;
  int __cil_tmp120 ;
  u32 __cil_tmp121 ;
  void *__cil_tmp122 ;
  struct drm_i915_private *__cil_tmp123 ;
  struct intel_device_info const *__cil_tmp124 ;
  unsigned char *__cil_tmp125 ;
  unsigned char *__cil_tmp126 ;
  unsigned char __cil_tmp127 ;
  unsigned int __cil_tmp128 ;
  int __cil_tmp129 ;
  int __cil_tmp130 ;
  u32 __cil_tmp131 ;
  void *__cil_tmp132 ;
  struct drm_i915_private *__cil_tmp133 ;
  struct intel_device_info const *__cil_tmp134 ;
  unsigned char *__cil_tmp135 ;
  unsigned char *__cil_tmp136 ;
  unsigned char __cil_tmp137 ;
  unsigned int __cil_tmp138 ;
  int __cil_tmp139 ;
  int __cil_tmp140 ;
  u32 __cil_tmp141 ;
  void *__cil_tmp142 ;
  struct drm_i915_private *__cil_tmp143 ;
  struct intel_device_info const *__cil_tmp144 ;
  unsigned char *__cil_tmp145 ;
  unsigned char *__cil_tmp146 ;
  unsigned char __cil_tmp147 ;
  unsigned int __cil_tmp148 ;
  int __cil_tmp149 ;
  int __cil_tmp150 ;
  int __cil_tmp151 ;
  u32 __cil_tmp152 ;
  int __cil_tmp153 ;
  int __cil_tmp154 ;
  int __cil_tmp155 ;
  u32 __cil_tmp156 ;
  void *__cil_tmp157 ;
  struct drm_i915_private *__cil_tmp158 ;
  struct intel_device_info const *__cil_tmp159 ;
  unsigned char *__cil_tmp160 ;
  unsigned char *__cil_tmp161 ;
  unsigned char __cil_tmp162 ;
  unsigned int __cil_tmp163 ;
  int __cil_tmp164 ;
  int __cil_tmp165 ;
  u32 __cil_tmp166 ;
  void *__cil_tmp167 ;
  struct drm_i915_private *__cil_tmp168 ;
  struct intel_device_info const *__cil_tmp169 ;
  u8 __cil_tmp170 ;
  unsigned char __cil_tmp171 ;
  unsigned int __cil_tmp172 ;
  int __cil_tmp173 ;
  int __cil_tmp174 ;
  int __cil_tmp175 ;
  u32 __cil_tmp176 ;
  int __cil_tmp177 ;
  int __cil_tmp178 ;
  u32 __cil_tmp179 ;
  int __cil_tmp180 ;
  int __cil_tmp181 ;
  u32 __cil_tmp182 ;
  void *__cil_tmp183 ;
  struct drm_i915_private *__cil_tmp184 ;
  struct intel_device_info const *__cil_tmp185 ;
  u8 __cil_tmp186 ;
  unsigned char __cil_tmp187 ;
  unsigned int __cil_tmp188 ;
  int (*__cil_tmp189)(struct drm_device * ) ;
  int __cil_tmp190 ;
  int __cil_tmp191 ;
  int __cil_tmp192 ;
  int __cil_tmp193 ;
  int __cil_tmp194 ;
  u32 __cil_tmp195 ;
  int __cil_tmp196 ;
  int __cil_tmp197 ;
  u32 __cil_tmp198 ;
  unsigned int __cil_tmp199 ;
  int __cil_tmp200 ;
  int __cil_tmp201 ;
  unsigned long __cil_tmp202 ;
  void *__cil_tmp203 ;
  void const volatile *__cil_tmp204 ;
  void const volatile *__cil_tmp205 ;
  unsigned int __cil_tmp206 ;
  void *__cil_tmp207 ;
  struct drm_i915_private *__cil_tmp208 ;
  struct intel_device_info const *__cil_tmp209 ;
  u8 __cil_tmp210 ;
  unsigned char __cil_tmp211 ;
  unsigned int __cil_tmp212 ;
  unsigned char *__cil_tmp213 ;
  unsigned char *__cil_tmp214 ;
  unsigned char __cil_tmp215 ;
  unsigned int __cil_tmp216 ;
  unsigned int __cil_tmp217 ;
  unsigned int __cil_tmp218 ;
  unsigned int __cil_tmp219 ;
  unsigned int __cil_tmp220 ;
  unsigned int __cil_tmp221 ;
  int __cil_tmp222 ;
  int __cil_tmp223 ;
  int __cil_tmp224 ;
  int __cil_tmp225 ;
  int __cil_tmp226 ;
  int __cil_tmp227 ;
  u32 __cil_tmp228 ;
  int __cil_tmp229 ;
  int __cil_tmp230 ;
  unsigned long __cil_tmp231 ;
  void *__cil_tmp232 ;
  void const volatile *__cil_tmp233 ;
  void const volatile *__cil_tmp234 ;
  void *__cil_tmp235 ;
  struct drm_i915_private *__cil_tmp236 ;
  struct intel_device_info const *__cil_tmp237 ;
  u8 __cil_tmp238 ;
  unsigned char __cil_tmp239 ;
  unsigned int __cil_tmp240 ;
  struct drm_display_mode const *__cil_tmp241 ;
  u32 __cil_tmp242 ;
  int __cil_tmp243 ;
  int __cil_tmp244 ;
  u32 __cil_tmp245 ;
  int __cil_tmp246 ;
  int __cil_tmp247 ;
  u32 __cil_tmp248 ;
  int __cil_tmp249 ;
  int __cil_tmp250 ;
  u32 __cil_tmp251 ;
  void *__cil_tmp252 ;
  struct drm_i915_private *__cil_tmp253 ;
  struct intel_device_info const *__cil_tmp254 ;
  unsigned char *__cil_tmp255 ;
  unsigned char *__cil_tmp256 ;
  unsigned char __cil_tmp257 ;
  unsigned int __cil_tmp258 ;
  int __cil_tmp259 ;
  int __cil_tmp260 ;
  u32 __cil_tmp261 ;
  void *__cil_tmp262 ;
  struct drm_i915_private *__cil_tmp263 ;
  struct intel_device_info const *__cil_tmp264 ;
  unsigned char *__cil_tmp265 ;
  unsigned char *__cil_tmp266 ;
  unsigned char __cil_tmp267 ;
  unsigned int __cil_tmp268 ;
  unsigned int __cil_tmp269 ;
  unsigned int __cil_tmp270 ;
  int __cil_tmp271 ;
  int __cil_tmp272 ;
  int __cil_tmp273 ;
  int __cil_tmp274 ;
  int __cil_tmp275 ;
  int __cil_tmp276 ;
  int __cil_tmp277 ;
  int __cil_tmp278 ;
  u32 __cil_tmp279 ;
  int __cil_tmp280 ;
  int __cil_tmp281 ;
  int __cil_tmp282 ;
  int __cil_tmp283 ;
  int __cil_tmp284 ;
  int __cil_tmp285 ;
  u32 __cil_tmp286 ;
  int __cil_tmp287 ;
  int __cil_tmp288 ;
  u32 __cil_tmp289 ;
  int __cil_tmp290 ;
  int __cil_tmp291 ;
  int __cil_tmp292 ;
  int __cil_tmp293 ;
  int __cil_tmp294 ;
  int __cil_tmp295 ;
  u32 __cil_tmp296 ;
  int __cil_tmp297 ;
  int __cil_tmp298 ;
  u32 __cil_tmp299 ;
  int __cil_tmp300 ;
  int __cil_tmp301 ;
  int __cil_tmp302 ;
  int __cil_tmp303 ;
  int __cil_tmp304 ;
  int __cil_tmp305 ;
  u32 __cil_tmp306 ;
  int __cil_tmp307 ;
  int __cil_tmp308 ;
  u32 __cil_tmp309 ;
  int __cil_tmp310 ;
  int __cil_tmp311 ;
  int __cil_tmp312 ;
  int __cil_tmp313 ;
  int __cil_tmp314 ;
  int __cil_tmp315 ;
  u32 __cil_tmp316 ;
  int __cil_tmp317 ;
  int __cil_tmp318 ;
  u32 __cil_tmp319 ;
  int __cil_tmp320 ;
  int __cil_tmp321 ;
  int __cil_tmp322 ;
  int __cil_tmp323 ;
  int __cil_tmp324 ;
  int __cil_tmp325 ;
  u32 __cil_tmp326 ;
  int __cil_tmp327 ;
  int __cil_tmp328 ;
  u32 __cil_tmp329 ;
  int __cil_tmp330 ;
  int __cil_tmp331 ;
  int __cil_tmp332 ;
  int __cil_tmp333 ;
  int __cil_tmp334 ;
  int __cil_tmp335 ;
  u32 __cil_tmp336 ;
  int __cil_tmp337 ;
  int __cil_tmp338 ;
  u32 __cil_tmp339 ;
  int __cil_tmp340 ;
  int __cil_tmp341 ;
  int __cil_tmp342 ;
  int __cil_tmp343 ;
  int __cil_tmp344 ;
  int __cil_tmp345 ;
  u32 __cil_tmp346 ;
  int __cil_tmp347 ;
  int __cil_tmp348 ;
  u32 __cil_tmp349 ;
  int __cil_tmp350 ;
  int __cil_tmp351 ;
  u32 __cil_tmp352 ;
  int __cil_tmp353 ;
  int __cil_tmp354 ;
  int __cil_tmp355 ;
  int __cil_tmp356 ;
  int __cil_tmp357 ;
  int __cil_tmp358 ;
  u32 __cil_tmp359 ;
  int __cil_tmp360 ;
  int __cil_tmp361 ;
  u32 __cil_tmp362 ;
  int __cil_tmp363 ;
  int __cil_tmp364 ;
  unsigned long __cil_tmp365 ;
  void *__cil_tmp366 ;
  void const volatile *__cil_tmp367 ;
  void const volatile *__cil_tmp368 ;
  enum pipe __cil_tmp369 ;
  bool __cil_tmp370 ;
  int __cil_tmp371 ;
  int __cil_tmp372 ;
  u32 __cil_tmp373 ;
  int __cil_tmp374 ;
  int __cil_tmp375 ;
  unsigned long __cil_tmp376 ;
  void *__cil_tmp377 ;
  void const volatile *__cil_tmp378 ;
  void const volatile *__cil_tmp379 ;
  enum plane __cil_tmp380 ;
  enum pipe __cil_tmp381 ;

  {
  dev = crtc->dev;
  __cil_tmp46 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp46;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp47 = intel_crtc->pipe;
  pipe = (int )__cil_tmp47;
  __cil_tmp48 = intel_crtc->plane;
  plane = (int )__cil_tmp48;
  num_connectors = 0;
  fp = 0U;
  fp2 = 0U;
  has_reduced_clock = (bool )0;
  is_sdvo = (bool )0;
  is_dvo = (bool )0;
  is_crt = (bool )0;
  is_lvds = (bool )0;
  is_tv = (bool )0;
  is_dp = (bool )0;
  mode_config = & dev->mode_config;
  lvds_sync = 0U;
  __cil_tmp49 = mode_config->encoder_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp49;
  __cil_tmp50 = (struct intel_encoder *)__mptr___0;
  encoder = __cil_tmp50 + 1152921504606846968UL;
  goto ldv_39475;
  ldv_39474: ;
  {
  __cil_tmp51 = (unsigned long )crtc;
  __cil_tmp52 = encoder->base.crtc;
  __cil_tmp53 = (unsigned long )__cil_tmp52;
  if (__cil_tmp53 != __cil_tmp51) {
    goto ldv_39465;
  } else {

  }
  }
  {
  __cil_tmp54 = encoder->type;
  if (__cil_tmp54 == 4) {
    goto case_4;
  } else {
    {
    __cil_tmp55 = encoder->type;
    if (__cil_tmp55 == 3) {
      goto case_3;
    } else {
      {
      __cil_tmp56 = encoder->type;
      if (__cil_tmp56 == 6) {
        goto case_6;
      } else {
        {
        __cil_tmp57 = encoder->type;
        if (__cil_tmp57 == 2) {
          goto case_2;
        } else {
          {
          __cil_tmp58 = encoder->type;
          if (__cil_tmp58 == 5) {
            goto case_5;
          } else {
            {
            __cil_tmp59 = encoder->type;
            if (__cil_tmp59 == 1) {
              goto case_1;
            } else {
              {
              __cil_tmp60 = encoder->type;
              if (__cil_tmp60 == 7) {
                goto case_7;
              } else
              if (0) {
                case_4:
                is_lvds = (bool )1;
                goto ldv_39467;
                case_3: ;
                case_6:
                is_sdvo = (bool )1;
                {
                __cil_tmp61 = encoder->needs_tv_clock;
                if ((int )__cil_tmp61) {
                  is_tv = (bool )1;
                } else {

                }
                }
                goto ldv_39467;
                case_2:
                is_dvo = (bool )1;
                goto ldv_39467;
                case_5:
                is_tv = (bool )1;
                goto ldv_39467;
                case_1:
                is_crt = (bool )1;
                goto ldv_39467;
                case_7:
                is_dp = (bool )1;
                goto ldv_39467;
              } else {

              }
              }
            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_39467:
  num_connectors = num_connectors + 1;
  ldv_39465:
  __cil_tmp62 = encoder->base.head.next;
  __mptr___1 = (struct list_head const *)__cil_tmp62;
  __cil_tmp63 = (struct intel_encoder *)__mptr___1;
  encoder = __cil_tmp63 + 1152921504606846968UL;
  ldv_39475: ;
  {
  __cil_tmp64 = & mode_config->encoder_list;
  __cil_tmp65 = (unsigned long )__cil_tmp64;
  __cil_tmp66 = & encoder->base.head;
  __cil_tmp67 = (unsigned long )__cil_tmp66;
  if (__cil_tmp67 != __cil_tmp65) {
    goto ldv_39474;
  } else {
    goto ldv_39476;
  }
  }
  ldv_39476: ;
  if ((int )is_lvds) {
    {
    tmp = intel_panel_use_ssc(dev_priv);
    }
    if ((int )tmp) {
      if (num_connectors <= 1) {
        {
        __cil_tmp68 = dev_priv->lvds_ssc_freq;
        refclk = __cil_tmp68 * 1000;
        __cil_tmp69 = refclk / 1000;
        drm_ut_debug_printk(4U, "drm", "i9xx_crtc_mode_set", "using SSC reference clock of %d MHz\n",
                            __cil_tmp69);
        }
      } else {
        goto _L___0;
      }
    } else {
      goto _L___0;
    }
  } else {
    _L___0:
    {
    __cil_tmp70 = dev->dev_private;
    __cil_tmp71 = (struct drm_i915_private *)__cil_tmp70;
    __cil_tmp72 = __cil_tmp71->info;
    __cil_tmp73 = __cil_tmp72->gen;
    __cil_tmp74 = (unsigned char )__cil_tmp73;
    __cil_tmp75 = (unsigned int )__cil_tmp74;
    if (__cil_tmp75 != 2U) {
      refclk = 96000;
    } else {
      refclk = 48000;
    }
    }
  }
  {
  limit = intel_limit(crtc, refclk);
  __cil_tmp76 = limit->find_pll;
  __cil_tmp77 = adjusted_mode->clock;
  ok = (*__cil_tmp76)(limit, crtc, __cil_tmp77, refclk, & clock);
  }
  if (! ok) {
    {
    drm_err("i9xx_crtc_mode_set", "Couldn\'t find PLL settings for mode!\n");
    }
    return (-22);
  } else {

  }
  {
  __cil_tmp78 = (bool )1;
  intel_crtc_update_cursor(crtc, __cil_tmp78);
  }
  if ((int )is_lvds) {
    {
    __cil_tmp79 = dev_priv->lvds_downclock_avail;
    if ((int )__cil_tmp79) {
      {
      __cil_tmp80 = limit->find_pll;
      __cil_tmp81 = dev_priv->lvds_downclock;
      has_reduced_clock = (*__cil_tmp80)(limit, crtc, __cil_tmp81, refclk, & reduced_clock);
      }
      if ((int )has_reduced_clock) {
        if (clock.p != reduced_clock.p) {
          {
          drm_ut_debug_printk(4U, "drm", "i9xx_crtc_mode_set", "Different P is found for LVDS clock/downclock\n");
          has_reduced_clock = (bool )0;
          }
        } else {

        }
      } else {

      }
    } else {

    }
    }
  } else {

  }
  if ((int )is_sdvo) {
    if ((int )is_tv) {
      {
      __cil_tmp82 = adjusted_mode->clock;
      if (__cil_tmp82 > 99999) {
        {
        __cil_tmp83 = adjusted_mode->clock;
        if (__cil_tmp83 <= 140499) {
          clock.p1 = 2;
          clock.p2 = 10;
          clock.n = 3;
          clock.m1 = 16;
          clock.m2 = 8;
        } else {
          goto _L___1;
        }
        }
      } else {
        _L___1:
        {
        __cil_tmp84 = adjusted_mode->clock;
        if (__cil_tmp84 > 140499) {
          {
          __cil_tmp85 = adjusted_mode->clock;
          if (__cil_tmp85 <= 200000) {
            clock.p1 = 1;
            clock.p2 = 10;
            clock.n = 6;
            clock.m1 = 12;
            clock.m2 = 8;
          } else {

          }
          }
        } else {

        }
        }
      }
      }
    } else {

    }
  } else {

  }
  {
  __cil_tmp86 = dev->dev_private;
  __cil_tmp87 = (struct drm_i915_private *)__cil_tmp86;
  __cil_tmp88 = __cil_tmp87->info;
  __cil_tmp89 = (unsigned char *)__cil_tmp88;
  __cil_tmp90 = __cil_tmp89 + 1UL;
  __cil_tmp91 = *__cil_tmp90;
  __cil_tmp92 = (unsigned int )__cil_tmp91;
  if (__cil_tmp92 != 0U) {
    __cil_tmp93 = clock.m1 << 8;
    __cil_tmp94 = 1 << clock.n;
    __cil_tmp95 = __cil_tmp94 << 16;
    __cil_tmp96 = __cil_tmp95 | __cil_tmp93;
    __cil_tmp97 = __cil_tmp96 | clock.m2;
    fp = (u32 )__cil_tmp97;
    if ((int )has_reduced_clock) {
      __cil_tmp98 = reduced_clock.m1 << 8;
      __cil_tmp99 = 1 << reduced_clock.n;
      __cil_tmp100 = __cil_tmp99 << 16;
      __cil_tmp101 = __cil_tmp100 | __cil_tmp98;
      __cil_tmp102 = __cil_tmp101 | reduced_clock.m2;
      fp2 = (u32 )__cil_tmp102;
    } else {

    }
  } else {
    __cil_tmp103 = clock.m1 << 8;
    __cil_tmp104 = clock.n << 16;
    __cil_tmp105 = __cil_tmp104 | __cil_tmp103;
    __cil_tmp106 = __cil_tmp105 | clock.m2;
    fp = (u32 )__cil_tmp106;
    if ((int )has_reduced_clock) {
      __cil_tmp107 = reduced_clock.m1 << 8;
      __cil_tmp108 = reduced_clock.n << 16;
      __cil_tmp109 = __cil_tmp108 | __cil_tmp107;
      __cil_tmp110 = __cil_tmp109 | reduced_clock.m2;
      fp2 = (u32 )__cil_tmp110;
    } else {

    }
  }
  }
  dpll = 268435456U;
  {
  __cil_tmp111 = dev->dev_private;
  __cil_tmp112 = (struct drm_i915_private *)__cil_tmp111;
  __cil_tmp113 = __cil_tmp112->info;
  __cil_tmp114 = __cil_tmp113->gen;
  __cil_tmp115 = (unsigned char )__cil_tmp114;
  __cil_tmp116 = (unsigned int )__cil_tmp115;
  if (__cil_tmp116 != 2U) {
    if ((int )is_lvds) {
      dpll = dpll | 134217728U;
    } else {
      dpll = dpll | 67108864U;
    }
    if ((int )is_sdvo) {
      {
      __cil_tmp117 = (struct drm_display_mode const *)adjusted_mode;
      tmp___0 = intel_mode_get_pixel_multiplier(__cil_tmp117);
      pixel_multiplier = tmp___0;
      }
      if (pixel_multiplier > 1) {
        {
        __cil_tmp118 = dev->pci_device;
        if (__cil_tmp118 == 10098) {
          __cil_tmp119 = pixel_multiplier + -1;
          __cil_tmp120 = __cil_tmp119 << 4;
          __cil_tmp121 = (u32 )__cil_tmp120;
          dpll = __cil_tmp121 | dpll;
        } else {
          {
          __cil_tmp122 = dev->dev_private;
          __cil_tmp123 = (struct drm_i915_private *)__cil_tmp122;
          __cil_tmp124 = __cil_tmp123->info;
          __cil_tmp125 = (unsigned char *)__cil_tmp124;
          __cil_tmp126 = __cil_tmp125 + 1UL;
          __cil_tmp127 = *__cil_tmp126;
          __cil_tmp128 = (unsigned int )__cil_tmp127;
          if (__cil_tmp128 != 0U) {
            __cil_tmp129 = pixel_multiplier + -1;
            __cil_tmp130 = __cil_tmp129 << 4;
            __cil_tmp131 = (u32 )__cil_tmp130;
            dpll = __cil_tmp131 | dpll;
          } else {
            {
            __cil_tmp132 = dev->dev_private;
            __cil_tmp133 = (struct drm_i915_private *)__cil_tmp132;
            __cil_tmp134 = __cil_tmp133->info;
            __cil_tmp135 = (unsigned char *)__cil_tmp134;
            __cil_tmp136 = __cil_tmp135 + 1UL;
            __cil_tmp137 = *__cil_tmp136;
            __cil_tmp138 = (unsigned int )__cil_tmp137;
            if (__cil_tmp138 != 0U) {
              __cil_tmp139 = pixel_multiplier + -1;
              __cil_tmp140 = __cil_tmp139 << 4;
              __cil_tmp141 = (u32 )__cil_tmp140;
              dpll = __cil_tmp141 | dpll;
            } else {

            }
            }
          }
          }
        }
        }
      } else {

      }
      dpll = dpll | 1073741824U;
    } else {

    }
    if ((int )is_dp) {
      dpll = dpll | 1073741824U;
    } else {

    }
    {
    __cil_tmp142 = dev->dev_private;
    __cil_tmp143 = (struct drm_i915_private *)__cil_tmp142;
    __cil_tmp144 = __cil_tmp143->info;
    __cil_tmp145 = (unsigned char *)__cil_tmp144;
    __cil_tmp146 = __cil_tmp145 + 1UL;
    __cil_tmp147 = *__cil_tmp146;
    __cil_tmp148 = (unsigned int )__cil_tmp147;
    if (__cil_tmp148 != 0U) {
      __cil_tmp149 = clock.p1 + -1;
      __cil_tmp150 = 1 << __cil_tmp149;
      __cil_tmp151 = __cil_tmp150 << 15;
      __cil_tmp152 = (u32 )__cil_tmp151;
      dpll = __cil_tmp152 | dpll;
    } else {
      __cil_tmp153 = clock.p1 + -1;
      __cil_tmp154 = 1 << __cil_tmp153;
      __cil_tmp155 = __cil_tmp154 << 16;
      __cil_tmp156 = (u32 )__cil_tmp155;
      dpll = __cil_tmp156 | dpll;
      {
      __cil_tmp157 = dev->dev_private;
      __cil_tmp158 = (struct drm_i915_private *)__cil_tmp157;
      __cil_tmp159 = __cil_tmp158->info;
      __cil_tmp160 = (unsigned char *)__cil_tmp159;
      __cil_tmp161 = __cil_tmp160 + 1UL;
      __cil_tmp162 = *__cil_tmp161;
      __cil_tmp163 = (unsigned int )__cil_tmp162;
      if (__cil_tmp163 != 0U) {
        if ((int )has_reduced_clock) {
          __cil_tmp164 = reduced_clock.p1 + -1;
          __cil_tmp165 = 1 << __cil_tmp164;
          __cil_tmp166 = (u32 )__cil_tmp165;
          dpll = __cil_tmp166 | dpll;
        } else {

        }
      } else {

      }
      }
    }
    }
    if (clock.p2 == 5) {
      goto case_5___0;
    } else
    if (clock.p2 == 7) {
      goto case_7___0;
    } else
    if (clock.p2 == 10) {
      goto case_10;
    } else
    if (clock.p2 == 14) {
      goto case_14;
    } else
    if (0) {
      case_5___0:
      dpll = dpll | 16777216U;
      goto ldv_39480;
      case_7___0:
      dpll = dpll | 16777216U;
      goto ldv_39480;
      case_10:
      dpll = dpll;
      goto ldv_39480;
      case_14:
      dpll = dpll;
      goto ldv_39480;
    } else {

    }
    ldv_39480: ;
    {
    __cil_tmp167 = dev->dev_private;
    __cil_tmp168 = (struct drm_i915_private *)__cil_tmp167;
    __cil_tmp169 = __cil_tmp168->info;
    __cil_tmp170 = __cil_tmp169->gen;
    __cil_tmp171 = (unsigned char )__cil_tmp170;
    __cil_tmp172 = (unsigned int )__cil_tmp171;
    if (__cil_tmp172 > 3U) {
      dpll = dpll | 3072U;
    } else {

    }
    }
  } else
  if ((int )is_lvds) {
    __cil_tmp173 = clock.p1 + -1;
    __cil_tmp174 = 1 << __cil_tmp173;
    __cil_tmp175 = __cil_tmp174 << 16;
    __cil_tmp176 = (u32 )__cil_tmp175;
    dpll = __cil_tmp176 | dpll;
  } else {
    if (clock.p1 == 2) {
      dpll = dpll | 2097152U;
    } else {
      __cil_tmp177 = clock.p1 + -2;
      __cil_tmp178 = __cil_tmp177 << 16;
      __cil_tmp179 = (u32 )__cil_tmp178;
      dpll = __cil_tmp179 | dpll;
    }
    if (clock.p2 == 4) {
      dpll = dpll | 8388608U;
    } else {

    }
  }
  }
  if ((int )is_sdvo) {
    if ((int )is_tv) {
      dpll = dpll | 16384U;
    } else {
      goto _L___2;
    }
  } else
  _L___2:
  if ((int )is_tv) {
    dpll = dpll | 3U;
  } else
  if ((int )is_lvds) {
    {
    tmp___1 = intel_panel_use_ssc(dev_priv);
    }
    if ((int )tmp___1) {
      if (num_connectors <= 1) {
        dpll = dpll | 24576U;
      } else {
        dpll = dpll;
      }
    } else {
      dpll = dpll;
    }
  } else {
    dpll = dpll;
  }
  {
  __cil_tmp180 = pipe * 4096;
  __cil_tmp181 = __cil_tmp180 + 458760;
  __cil_tmp182 = (u32 )__cil_tmp181;
  pipeconf = i915_read32___6(dev_priv, __cil_tmp182);
  dspcntr = 1073741824U;
  }
  if (pipe == 0) {
    dspcntr = dspcntr & 4244635647U;
  } else {
    dspcntr = dspcntr | 16777216U;
  }
  if (pipe == 0) {
    {
    __cil_tmp183 = dev->dev_private;
    __cil_tmp184 = (struct drm_i915_private *)__cil_tmp183;
    __cil_tmp185 = __cil_tmp184->info;
    __cil_tmp186 = __cil_tmp185->gen;
    __cil_tmp187 = (unsigned char )__cil_tmp186;
    __cil_tmp188 = (unsigned int )__cil_tmp187;
    if (__cil_tmp188 <= 3U) {
      {
      __cil_tmp189 = dev_priv->display.get_display_clock_speed;
      tmp___2 = (*__cil_tmp189)(dev);
      }
      {
      __cil_tmp190 = tmp___2 * 9;
      __cil_tmp191 = __cil_tmp190 / 10;
      __cil_tmp192 = mode->clock;
      if (__cil_tmp192 > __cil_tmp191) {
        pipeconf = pipeconf | 1073741824U;
      } else {
        pipeconf = pipeconf & 3221225471U;
      }
      }
    } else {

    }
    }
  } else {

  }
  dpll = dpll | 2147483648U;
  if (pipe == 0) {
    tmp___3 = 65;
  } else {
    tmp___3 = 66;
  }
  {
  drm_ut_debug_printk(4U, "drm", "i9xx_crtc_mode_set", "Mode for pipe %c:\n", tmp___3);
  drm_mode_debug_printmodeline(mode);
  __cil_tmp193 = pipe + 3080;
  __cil_tmp194 = __cil_tmp193 * 8;
  __cil_tmp195 = (u32 )__cil_tmp194;
  i915_write32___4(dev_priv, __cil_tmp195, fp);
  __cil_tmp196 = pipe + 6149;
  __cil_tmp197 = __cil_tmp196 * 4;
  __cil_tmp198 = (u32 )__cil_tmp197;
  __cil_tmp199 = dpll & 2147483647U;
  i915_write32___4(dev_priv, __cil_tmp198, __cil_tmp199);
  __cil_tmp200 = pipe + 6149;
  __cil_tmp201 = __cil_tmp200 * 4;
  __cil_tmp202 = (unsigned long )__cil_tmp201;
  __cil_tmp203 = dev_priv->regs;
  __cil_tmp204 = (void const volatile *)__cil_tmp203;
  __cil_tmp205 = __cil_tmp204 + __cil_tmp202;
  readl(__cil_tmp205);
  __const_udelay(644250UL);
  }
  if ((int )is_lvds) {
    {
    temp = i915_read32___6(dev_priv, 397696U);
    temp = temp | 2147484416U;
    }
    if (pipe == 1) {
      temp = temp | 1073741824U;
    } else {
      temp = temp & 3221225471U;
    }
    __cil_tmp206 = dev_priv->lvds_border_bits;
    temp = __cil_tmp206 | temp;
    if (clock.p2 == 7) {
      temp = temp | 60U;
    } else {
      temp = temp & 4294967235U;
    }
    {
    __cil_tmp207 = dev->dev_private;
    __cil_tmp208 = (struct drm_i915_private *)__cil_tmp207;
    __cil_tmp209 = __cil_tmp208->info;
    __cil_tmp210 = __cil_tmp209->gen;
    __cil_tmp211 = (unsigned char )__cil_tmp210;
    __cil_tmp212 = (unsigned int )__cil_tmp211;
    if (__cil_tmp212 > 3U) {
      {
      __cil_tmp213 = (unsigned char *)dev_priv;
      __cil_tmp214 = __cil_tmp213 + 2072UL;
      __cil_tmp215 = *__cil_tmp214;
      __cil_tmp216 = (unsigned int )__cil_tmp215;
      if (__cil_tmp216 != 0U) {
        temp = temp | 33554432U;
      } else {
        temp = temp & 4261412863U;
      }
      }
    } else {

    }
    }
    {
    __cil_tmp217 = adjusted_mode->flags;
    __cil_tmp218 = __cil_tmp217 & 2U;
    if (__cil_tmp218 != 0U) {
      lvds_sync = lvds_sync | 1048576U;
    } else {

    }
    }
    {
    __cil_tmp219 = adjusted_mode->flags;
    __cil_tmp220 = __cil_tmp219 & 8U;
    if (__cil_tmp220 != 0U) {
      lvds_sync = lvds_sync | 2097152U;
    } else {

    }
    }
    {
    __cil_tmp221 = temp & 3145728U;
    if (__cil_tmp221 != lvds_sync) {
      {
      flags[0] = (char )'-';
      flags[1] = (char )'+';
      __cil_tmp222 = (int )flags[(temp & 1048576U) == 0U];
      __cil_tmp223 = (int )flags[(temp & 2097152U) == 0U];
      __cil_tmp224 = (int )flags[(lvds_sync & 1048576U) == 0U];
      __cil_tmp225 = (int )flags[(lvds_sync & 2097152U) == 0U];
      printk("<6>[drm] Changing LVDS panel from (%chsync, %cvsync) to (%chsync, %cvsync)\n",
             __cil_tmp222, __cil_tmp223, __cil_tmp224, __cil_tmp225);
      temp = temp & 4291821567U;
      temp = temp | lvds_sync;
      }
    } else {

    }
    }
    {
    i915_write32___4(dev_priv, 397696U, temp);
    }
  } else {

  }
  if ((int )is_dp) {
    {
    intel_dp_set_m_n(crtc, mode, adjusted_mode);
    }
  } else {

  }
  {
  __cil_tmp226 = pipe + 6149;
  __cil_tmp227 = __cil_tmp226 * 4;
  __cil_tmp228 = (u32 )__cil_tmp227;
  i915_write32___4(dev_priv, __cil_tmp228, dpll);
  __cil_tmp229 = pipe + 6149;
  __cil_tmp230 = __cil_tmp229 * 4;
  __cil_tmp231 = (unsigned long )__cil_tmp230;
  __cil_tmp232 = dev_priv->regs;
  __cil_tmp233 = (void const volatile *)__cil_tmp232;
  __cil_tmp234 = __cil_tmp233 + __cil_tmp231;
  readl(__cil_tmp234);
  __const_udelay(644250UL);
  }
  {
  __cil_tmp235 = dev->dev_private;
  __cil_tmp236 = (struct drm_i915_private *)__cil_tmp235;
  __cil_tmp237 = __cil_tmp236->info;
  __cil_tmp238 = __cil_tmp237->gen;
  __cil_tmp239 = (unsigned char )__cil_tmp238;
  __cil_tmp240 = (unsigned int )__cil_tmp239;
  if (__cil_tmp240 > 3U) {
    temp = 0U;
    if ((int )is_sdvo) {
      {
      __cil_tmp241 = (struct drm_display_mode const *)adjusted_mode;
      tmp___4 = intel_mode_get_pixel_multiplier(__cil_tmp241);
      temp = (u32 )tmp___4;
      }
      if (temp > 1U) {
        __cil_tmp242 = temp - 1U;
        temp = __cil_tmp242 << 8;
      } else {
        temp = 0U;
      }
    } else {

    }
    {
    __cil_tmp243 = pipe + 6151;
    __cil_tmp244 = __cil_tmp243 * 4;
    __cil_tmp245 = (u32 )__cil_tmp244;
    i915_write32___4(dev_priv, __cil_tmp245, temp);
    }
  } else {
    {
    __cil_tmp246 = pipe + 6149;
    __cil_tmp247 = __cil_tmp246 * 4;
    __cil_tmp248 = (u32 )__cil_tmp247;
    i915_write32___4(dev_priv, __cil_tmp248, dpll);
    }
  }
  }
  intel_crtc->lowfreq_avail = (bool )0;
  if ((int )is_lvds) {
    if ((int )has_reduced_clock) {
      if (i915_powersave != 0U) {
        {
        __cil_tmp249 = pipe * 8;
        __cil_tmp250 = __cil_tmp249 + 24644;
        __cil_tmp251 = (u32 )__cil_tmp250;
        i915_write32___4(dev_priv, __cil_tmp251, fp2);
        intel_crtc->lowfreq_avail = (bool )1;
        }
        {
        __cil_tmp252 = dev->dev_private;
        __cil_tmp253 = (struct drm_i915_private *)__cil_tmp252;
        __cil_tmp254 = __cil_tmp253->info;
        __cil_tmp255 = (unsigned char *)__cil_tmp254;
        __cil_tmp256 = __cil_tmp255 + 2UL;
        __cil_tmp257 = *__cil_tmp256;
        __cil_tmp258 = (unsigned int )__cil_tmp257;
        if (__cil_tmp258 != 0U) {
          {
          drm_ut_debug_printk(4U, "drm", "i9xx_crtc_mode_set", "enabling CxSR downclocking\n");
          pipeconf = pipeconf | 65536U;
          }
        } else {

        }
        }
      } else {
        goto _L___4;
      }
    } else {
      goto _L___4;
    }
  } else {
    _L___4:
    {
    __cil_tmp259 = pipe * 8;
    __cil_tmp260 = __cil_tmp259 + 24644;
    __cil_tmp261 = (u32 )__cil_tmp260;
    i915_write32___4(dev_priv, __cil_tmp261, fp);
    }
    {
    __cil_tmp262 = dev->dev_private;
    __cil_tmp263 = (struct drm_i915_private *)__cil_tmp262;
    __cil_tmp264 = __cil_tmp263->info;
    __cil_tmp265 = (unsigned char *)__cil_tmp264;
    __cil_tmp266 = __cil_tmp265 + 2UL;
    __cil_tmp267 = *__cil_tmp266;
    __cil_tmp268 = (unsigned int )__cil_tmp267;
    if (__cil_tmp268 != 0U) {
      {
      drm_ut_debug_printk(4U, "drm", "i9xx_crtc_mode_set", "disabling CxSR downclocking\n");
      pipeconf = pipeconf & 4294901759U;
      }
    } else {

    }
    }
  }
  {
  __cil_tmp269 = adjusted_mode->flags;
  __cil_tmp270 = __cil_tmp269 & 16U;
  if (__cil_tmp270 != 0U) {
    pipeconf = pipeconf | 12582912U;
    __cil_tmp271 = adjusted_mode->crtc_vdisplay;
    adjusted_mode->crtc_vdisplay = __cil_tmp271 + -1;
    __cil_tmp272 = adjusted_mode->crtc_vtotal;
    adjusted_mode->crtc_vtotal = __cil_tmp272 + -1;
    __cil_tmp273 = adjusted_mode->crtc_vblank_start;
    adjusted_mode->crtc_vblank_start = __cil_tmp273 + -1;
    __cil_tmp274 = adjusted_mode->crtc_vblank_end;
    adjusted_mode->crtc_vblank_end = __cil_tmp274 + -1;
    __cil_tmp275 = adjusted_mode->crtc_vsync_end;
    adjusted_mode->crtc_vsync_end = __cil_tmp275 + -1;
    __cil_tmp276 = adjusted_mode->crtc_vsync_start;
    adjusted_mode->crtc_vsync_start = __cil_tmp276 + -1;
  } else {
    pipeconf = pipeconf & 4282384383U;
  }
  }
  {
  __cil_tmp277 = pipe + 96;
  __cil_tmp278 = __cil_tmp277 * 4096;
  __cil_tmp279 = (u32 )__cil_tmp278;
  __cil_tmp280 = adjusted_mode->crtc_htotal;
  __cil_tmp281 = __cil_tmp280 + -1;
  __cil_tmp282 = __cil_tmp281 << 16;
  __cil_tmp283 = adjusted_mode->crtc_hdisplay;
  __cil_tmp284 = __cil_tmp283 + -1;
  __cil_tmp285 = __cil_tmp284 | __cil_tmp282;
  __cil_tmp286 = (u32 )__cil_tmp285;
  i915_write32___4(dev_priv, __cil_tmp279, __cil_tmp286);
  __cil_tmp287 = pipe * 4096;
  __cil_tmp288 = __cil_tmp287 + 393220;
  __cil_tmp289 = (u32 )__cil_tmp288;
  __cil_tmp290 = adjusted_mode->crtc_hblank_end;
  __cil_tmp291 = __cil_tmp290 + -1;
  __cil_tmp292 = __cil_tmp291 << 16;
  __cil_tmp293 = adjusted_mode->crtc_hblank_start;
  __cil_tmp294 = __cil_tmp293 + -1;
  __cil_tmp295 = __cil_tmp294 | __cil_tmp292;
  __cil_tmp296 = (u32 )__cil_tmp295;
  i915_write32___4(dev_priv, __cil_tmp289, __cil_tmp296);
  __cil_tmp297 = pipe * 4096;
  __cil_tmp298 = __cil_tmp297 + 393224;
  __cil_tmp299 = (u32 )__cil_tmp298;
  __cil_tmp300 = adjusted_mode->crtc_hsync_end;
  __cil_tmp301 = __cil_tmp300 + -1;
  __cil_tmp302 = __cil_tmp301 << 16;
  __cil_tmp303 = adjusted_mode->crtc_hsync_start;
  __cil_tmp304 = __cil_tmp303 + -1;
  __cil_tmp305 = __cil_tmp304 | __cil_tmp302;
  __cil_tmp306 = (u32 )__cil_tmp305;
  i915_write32___4(dev_priv, __cil_tmp299, __cil_tmp306);
  __cil_tmp307 = pipe * 4096;
  __cil_tmp308 = __cil_tmp307 + 393228;
  __cil_tmp309 = (u32 )__cil_tmp308;
  __cil_tmp310 = adjusted_mode->crtc_vtotal;
  __cil_tmp311 = __cil_tmp310 + -1;
  __cil_tmp312 = __cil_tmp311 << 16;
  __cil_tmp313 = adjusted_mode->crtc_vdisplay;
  __cil_tmp314 = __cil_tmp313 + -1;
  __cil_tmp315 = __cil_tmp314 | __cil_tmp312;
  __cil_tmp316 = (u32 )__cil_tmp315;
  i915_write32___4(dev_priv, __cil_tmp309, __cil_tmp316);
  __cil_tmp317 = pipe * 4096;
  __cil_tmp318 = __cil_tmp317 + 393232;
  __cil_tmp319 = (u32 )__cil_tmp318;
  __cil_tmp320 = adjusted_mode->crtc_vblank_end;
  __cil_tmp321 = __cil_tmp320 + -1;
  __cil_tmp322 = __cil_tmp321 << 16;
  __cil_tmp323 = adjusted_mode->crtc_vblank_start;
  __cil_tmp324 = __cil_tmp323 + -1;
  __cil_tmp325 = __cil_tmp324 | __cil_tmp322;
  __cil_tmp326 = (u32 )__cil_tmp325;
  i915_write32___4(dev_priv, __cil_tmp319, __cil_tmp326);
  __cil_tmp327 = pipe * 4096;
  __cil_tmp328 = __cil_tmp327 + 393236;
  __cil_tmp329 = (u32 )__cil_tmp328;
  __cil_tmp330 = adjusted_mode->crtc_vsync_end;
  __cil_tmp331 = __cil_tmp330 + -1;
  __cil_tmp332 = __cil_tmp331 << 16;
  __cil_tmp333 = adjusted_mode->crtc_vsync_start;
  __cil_tmp334 = __cil_tmp333 + -1;
  __cil_tmp335 = __cil_tmp334 | __cil_tmp332;
  __cil_tmp336 = (u32 )__cil_tmp335;
  i915_write32___4(dev_priv, __cil_tmp329, __cil_tmp336);
  __cil_tmp337 = plane * 4096;
  __cil_tmp338 = __cil_tmp337 + 459152;
  __cil_tmp339 = (u32 )__cil_tmp338;
  __cil_tmp340 = mode->hdisplay;
  __cil_tmp341 = __cil_tmp340 + -1;
  __cil_tmp342 = mode->vdisplay;
  __cil_tmp343 = __cil_tmp342 + -1;
  __cil_tmp344 = __cil_tmp343 << 16;
  __cil_tmp345 = __cil_tmp344 | __cil_tmp341;
  __cil_tmp346 = (u32 )__cil_tmp345;
  i915_write32___4(dev_priv, __cil_tmp339, __cil_tmp346);
  __cil_tmp347 = plane * 4096;
  __cil_tmp348 = __cil_tmp347 + 459148;
  __cil_tmp349 = (u32 )__cil_tmp348;
  i915_write32___4(dev_priv, __cil_tmp349, 0U);
  __cil_tmp350 = pipe * 4096;
  __cil_tmp351 = __cil_tmp350 + 393244;
  __cil_tmp352 = (u32 )__cil_tmp351;
  __cil_tmp353 = mode->vdisplay;
  __cil_tmp354 = __cil_tmp353 + -1;
  __cil_tmp355 = mode->hdisplay;
  __cil_tmp356 = __cil_tmp355 + -1;
  __cil_tmp357 = __cil_tmp356 << 16;
  __cil_tmp358 = __cil_tmp357 | __cil_tmp354;
  __cil_tmp359 = (u32 )__cil_tmp358;
  i915_write32___4(dev_priv, __cil_tmp352, __cil_tmp359);
  __cil_tmp360 = pipe * 4096;
  __cil_tmp361 = __cil_tmp360 + 458760;
  __cil_tmp362 = (u32 )__cil_tmp361;
  i915_write32___4(dev_priv, __cil_tmp362, pipeconf);
  __cil_tmp363 = pipe * 4096;
  __cil_tmp364 = __cil_tmp363 + 458760;
  __cil_tmp365 = (unsigned long )__cil_tmp364;
  __cil_tmp366 = dev_priv->regs;
  __cil_tmp367 = (void const volatile *)__cil_tmp366;
  __cil_tmp368 = __cil_tmp367 + __cil_tmp365;
  readl(__cil_tmp368);
  __cil_tmp369 = (enum pipe )pipe;
  __cil_tmp370 = (bool )0;
  intel_enable_pipe(dev_priv, __cil_tmp369, __cil_tmp370);
  intel_wait_for_vblank(dev, pipe);
  __cil_tmp371 = plane * 4096;
  __cil_tmp372 = __cil_tmp371 + 459136;
  __cil_tmp373 = (u32 )__cil_tmp372;
  i915_write32___4(dev_priv, __cil_tmp373, dspcntr);
  __cil_tmp374 = plane * 4096;
  __cil_tmp375 = __cil_tmp374 + 459136;
  __cil_tmp376 = (unsigned long )__cil_tmp375;
  __cil_tmp377 = dev_priv->regs;
  __cil_tmp378 = (void const volatile *)__cil_tmp377;
  __cil_tmp379 = __cil_tmp378 + __cil_tmp376;
  readl(__cil_tmp379);
  __cil_tmp380 = (enum plane )plane;
  __cil_tmp381 = (enum pipe )pipe;
  intel_enable_plane(dev_priv, __cil_tmp380, __cil_tmp381);
  ret = intel_pipe_set_base(crtc, x, y, old_fb);
  intel_update_watermarks(dev);
  }
  return (ret);
}
}
static int ironlake_crtc_mode_set(struct drm_crtc *crtc , struct drm_display_mode *mode ,
                                  struct drm_display_mode *adjusted_mode , int x ,
                                  int y , struct drm_framebuffer *old_fb )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  int plane ;
  int refclk ;
  int num_connectors ;
  intel_clock_t clock ;
  intel_clock_t reduced_clock ;
  u32 dpll ;
  u32 fp ;
  u32 fp2 ;
  u32 dspcntr ;
  u32 pipeconf ;
  bool ok ;
  bool has_reduced_clock ;
  bool is_sdvo ;
  bool is_crt ;
  bool is_lvds ;
  bool is_tv ;
  bool is_dp ;
  struct intel_encoder *has_edp_encoder ;
  struct drm_mode_config *mode_config ;
  struct intel_encoder *encoder ;
  intel_limit_t const *limit ;
  int ret ;
  struct fdi_m_n m_n ;
  u32 temp ;
  u32 lvds_sync ;
  int target_clock ;
  int pixel_multiplier ;
  int lane ;
  int link_bw ;
  int bpp ;
  int factor ;
  struct list_head const *__mptr___0 ;
  struct list_head const *__mptr___1 ;
  bool tmp ;
  bool tmp___0 ;
  bool tmp___1 ;
  u32 tmp___2 ;
  bool tmp___3 ;
  int tmp___4 ;
  u32 tmp___5 ;
  u32 bps ;
  bool tmp___6 ;
  bool tmp___7 ;
  bool tmp___8 ;
  bool tmp___9 ;
  int tmp___10 ;
  bool tmp___11 ;
  u32 tmp___12 ;
  int pixel_multiplier___0 ;
  int tmp___13 ;
  bool tmp___14 ;
  bool tmp___15 ;
  int tmp___16 ;
  bool tmp___17 ;
  char flags[2U] ;
  bool tmp___18 ;
  bool tmp___19 ;
  bool tmp___20 ;
  int tmp___21 ;
  void *__cil_tmp71 ;
  enum pipe __cil_tmp72 ;
  enum plane __cil_tmp73 ;
  struct list_head *__cil_tmp74 ;
  struct intel_encoder *__cil_tmp75 ;
  unsigned long __cil_tmp76 ;
  struct drm_crtc *__cil_tmp77 ;
  unsigned long __cil_tmp78 ;
  int __cil_tmp79 ;
  int __cil_tmp80 ;
  int __cil_tmp81 ;
  int __cil_tmp82 ;
  int __cil_tmp83 ;
  int __cil_tmp84 ;
  int __cil_tmp85 ;
  bool __cil_tmp86 ;
  struct list_head *__cil_tmp87 ;
  struct intel_encoder *__cil_tmp88 ;
  struct list_head *__cil_tmp89 ;
  unsigned long __cil_tmp90 ;
  struct list_head *__cil_tmp91 ;
  unsigned long __cil_tmp92 ;
  int __cil_tmp93 ;
  int __cil_tmp94 ;
  struct intel_encoder *__cil_tmp95 ;
  unsigned long __cil_tmp96 ;
  unsigned long __cil_tmp97 ;
  struct drm_encoder *__cil_tmp98 ;
  bool (*__cil_tmp99)(intel_limit_t const * , struct drm_crtc * , int , int ,
                      intel_clock_t * ) ;
  int __cil_tmp100 ;
  bool __cil_tmp101 ;
  bool __cil_tmp102 ;
  bool (*__cil_tmp103)(intel_limit_t const * , struct drm_crtc * , int , int ,
                       intel_clock_t * ) ;
  int __cil_tmp104 ;
  int __cil_tmp105 ;
  int __cil_tmp106 ;
  int __cil_tmp107 ;
  int __cil_tmp108 ;
  struct drm_display_mode const *__cil_tmp109 ;
  struct intel_encoder *__cil_tmp110 ;
  unsigned long __cil_tmp111 ;
  unsigned long __cil_tmp112 ;
  struct drm_encoder *__cil_tmp113 ;
  struct drm_encoder *__cil_tmp114 ;
  u32 __cil_tmp115 ;
  u32 __cil_tmp116 ;
  int __cil_tmp117 ;
  int __cil_tmp118 ;
  u32 __cil_tmp119 ;
  unsigned int __cil_tmp120 ;
  struct intel_encoder *__cil_tmp121 ;
  unsigned long __cil_tmp122 ;
  unsigned long __cil_tmp123 ;
  int __cil_tmp124 ;
  int __cil_tmp125 ;
  int __cil_tmp126 ;
  int __cil_tmp127 ;
  int __cil_tmp128 ;
  int __cil_tmp129 ;
  int __cil_tmp130 ;
  int __cil_tmp131 ;
  int __cil_tmp132 ;
  int __cil_tmp133 ;
  u32 __cil_tmp134 ;
  unsigned int __cil_tmp135 ;
  int __cil_tmp136 ;
  unsigned int __cil_tmp137 ;
  int __cil_tmp138 ;
  unsigned int __cil_tmp139 ;
  int __cil_tmp140 ;
  unsigned int __cil_tmp141 ;
  int __cil_tmp142 ;
  int __cil_tmp143 ;
  int __cil_tmp144 ;
  int __cil_tmp145 ;
  int __cil_tmp146 ;
  u32 __cil_tmp147 ;
  u32 __cil_tmp148 ;
  u32 __cil_tmp149 ;
  void *__cil_tmp150 ;
  void const volatile *__cil_tmp151 ;
  void const volatile *__cil_tmp152 ;
  struct intel_encoder *__cil_tmp153 ;
  unsigned long __cil_tmp154 ;
  unsigned long __cil_tmp155 ;
  void *__cil_tmp156 ;
  void const volatile *__cil_tmp157 ;
  void const volatile *__cil_tmp158 ;
  struct drm_encoder *__cil_tmp159 ;
  void *__cil_tmp160 ;
  void const volatile *__cil_tmp161 ;
  void const volatile *__cil_tmp162 ;
  int __cil_tmp163 ;
  int __cil_tmp164 ;
  int __cil_tmp165 ;
  int __cil_tmp166 ;
  int __cil_tmp167 ;
  int __cil_tmp168 ;
  int __cil_tmp169 ;
  int __cil_tmp170 ;
  int __cil_tmp171 ;
  unsigned int __cil_tmp172 ;
  int __cil_tmp173 ;
  struct drm_display_mode const *__cil_tmp174 ;
  int __cil_tmp175 ;
  int __cil_tmp176 ;
  u32 __cil_tmp177 ;
  struct drm_encoder *__cil_tmp178 ;
  int __cil_tmp179 ;
  int __cil_tmp180 ;
  int __cil_tmp181 ;
  u32 __cil_tmp182 ;
  int __cil_tmp183 ;
  int __cil_tmp184 ;
  u32 __cil_tmp185 ;
  int __cil_tmp186 ;
  int __cil_tmp187 ;
  u32 __cil_tmp188 ;
  struct intel_encoder *__cil_tmp189 ;
  unsigned long __cil_tmp190 ;
  unsigned long __cil_tmp191 ;
  int __cil_tmp192 ;
  int __cil_tmp193 ;
  u32 __cil_tmp194 ;
  int __cil_tmp195 ;
  int __cil_tmp196 ;
  u32 __cil_tmp197 ;
  unsigned int __cil_tmp198 ;
  int __cil_tmp199 ;
  int __cil_tmp200 ;
  unsigned long __cil_tmp201 ;
  void *__cil_tmp202 ;
  void const volatile *__cil_tmp203 ;
  void const volatile *__cil_tmp204 ;
  struct drm_encoder *__cil_tmp205 ;
  int __cil_tmp206 ;
  int __cil_tmp207 ;
  u32 __cil_tmp208 ;
  int __cil_tmp209 ;
  int __cil_tmp210 ;
  u32 __cil_tmp211 ;
  unsigned int __cil_tmp212 ;
  int __cil_tmp213 ;
  int __cil_tmp214 ;
  unsigned long __cil_tmp215 ;
  void *__cil_tmp216 ;
  void const volatile *__cil_tmp217 ;
  void const volatile *__cil_tmp218 ;
  void *__cil_tmp219 ;
  struct drm_i915_private *__cil_tmp220 ;
  enum intel_pch __cil_tmp221 ;
  unsigned int __cil_tmp222 ;
  void *__cil_tmp223 ;
  void const volatile *__cil_tmp224 ;
  void const volatile *__cil_tmp225 ;
  void *__cil_tmp226 ;
  struct drm_i915_private *__cil_tmp227 ;
  enum intel_pch __cil_tmp228 ;
  unsigned int __cil_tmp229 ;
  void *__cil_tmp230 ;
  struct drm_i915_private *__cil_tmp231 ;
  enum intel_pch __cil_tmp232 ;
  unsigned int __cil_tmp233 ;
  unsigned int __cil_tmp234 ;
  unsigned int __cil_tmp235 ;
  unsigned int __cil_tmp236 ;
  unsigned int __cil_tmp237 ;
  unsigned int __cil_tmp238 ;
  unsigned int __cil_tmp239 ;
  int __cil_tmp240 ;
  int __cil_tmp241 ;
  int __cil_tmp242 ;
  int __cil_tmp243 ;
  unsigned char *__cil_tmp244 ;
  unsigned char *__cil_tmp245 ;
  unsigned char __cil_tmp246 ;
  unsigned int __cil_tmp247 ;
  struct intel_encoder *__cil_tmp248 ;
  unsigned long __cil_tmp249 ;
  unsigned long __cil_tmp250 ;
  struct drm_encoder *__cil_tmp251 ;
  int __cil_tmp252 ;
  int __cil_tmp253 ;
  u32 __cil_tmp254 ;
  int __cil_tmp255 ;
  int __cil_tmp256 ;
  u32 __cil_tmp257 ;
  int __cil_tmp258 ;
  int __cil_tmp259 ;
  u32 __cil_tmp260 ;
  int __cil_tmp261 ;
  int __cil_tmp262 ;
  u32 __cil_tmp263 ;
  struct intel_encoder *__cil_tmp264 ;
  unsigned long __cil_tmp265 ;
  unsigned long __cil_tmp266 ;
  int __cil_tmp267 ;
  int __cil_tmp268 ;
  u32 __cil_tmp269 ;
  int __cil_tmp270 ;
  int __cil_tmp271 ;
  unsigned long __cil_tmp272 ;
  void *__cil_tmp273 ;
  void const volatile *__cil_tmp274 ;
  void const volatile *__cil_tmp275 ;
  int __cil_tmp276 ;
  int __cil_tmp277 ;
  u32 __cil_tmp278 ;
  struct drm_encoder *__cil_tmp279 ;
  int __cil_tmp280 ;
  int __cil_tmp281 ;
  u32 __cil_tmp282 ;
  int __cil_tmp283 ;
  int __cil_tmp284 ;
  unsigned long __cil_tmp285 ;
  void *__cil_tmp286 ;
  void const volatile *__cil_tmp287 ;
  void const volatile *__cil_tmp288 ;
  int __cil_tmp289 ;
  int __cil_tmp290 ;
  u32 __cil_tmp291 ;
  int __cil_tmp292 ;
  int __cil_tmp293 ;
  u32 __cil_tmp294 ;
  void *__cil_tmp295 ;
  struct drm_i915_private *__cil_tmp296 ;
  struct intel_device_info const *__cil_tmp297 ;
  unsigned char *__cil_tmp298 ;
  unsigned char *__cil_tmp299 ;
  unsigned char __cil_tmp300 ;
  unsigned int __cil_tmp301 ;
  int __cil_tmp302 ;
  int __cil_tmp303 ;
  u32 __cil_tmp304 ;
  void *__cil_tmp305 ;
  struct drm_i915_private *__cil_tmp306 ;
  struct intel_device_info const *__cil_tmp307 ;
  unsigned char *__cil_tmp308 ;
  unsigned char *__cil_tmp309 ;
  unsigned char __cil_tmp310 ;
  unsigned int __cil_tmp311 ;
  unsigned int __cil_tmp312 ;
  unsigned int __cil_tmp313 ;
  int __cil_tmp314 ;
  int __cil_tmp315 ;
  int __cil_tmp316 ;
  int __cil_tmp317 ;
  int __cil_tmp318 ;
  int __cil_tmp319 ;
  int __cil_tmp320 ;
  int __cil_tmp321 ;
  u32 __cil_tmp322 ;
  int __cil_tmp323 ;
  int __cil_tmp324 ;
  int __cil_tmp325 ;
  int __cil_tmp326 ;
  int __cil_tmp327 ;
  int __cil_tmp328 ;
  u32 __cil_tmp329 ;
  int __cil_tmp330 ;
  int __cil_tmp331 ;
  u32 __cil_tmp332 ;
  int __cil_tmp333 ;
  int __cil_tmp334 ;
  int __cil_tmp335 ;
  int __cil_tmp336 ;
  int __cil_tmp337 ;
  int __cil_tmp338 ;
  u32 __cil_tmp339 ;
  int __cil_tmp340 ;
  int __cil_tmp341 ;
  u32 __cil_tmp342 ;
  int __cil_tmp343 ;
  int __cil_tmp344 ;
  int __cil_tmp345 ;
  int __cil_tmp346 ;
  int __cil_tmp347 ;
  int __cil_tmp348 ;
  u32 __cil_tmp349 ;
  int __cil_tmp350 ;
  int __cil_tmp351 ;
  u32 __cil_tmp352 ;
  int __cil_tmp353 ;
  int __cil_tmp354 ;
  int __cil_tmp355 ;
  int __cil_tmp356 ;
  int __cil_tmp357 ;
  int __cil_tmp358 ;
  u32 __cil_tmp359 ;
  int __cil_tmp360 ;
  int __cil_tmp361 ;
  u32 __cil_tmp362 ;
  int __cil_tmp363 ;
  int __cil_tmp364 ;
  int __cil_tmp365 ;
  int __cil_tmp366 ;
  int __cil_tmp367 ;
  int __cil_tmp368 ;
  u32 __cil_tmp369 ;
  int __cil_tmp370 ;
  int __cil_tmp371 ;
  u32 __cil_tmp372 ;
  int __cil_tmp373 ;
  int __cil_tmp374 ;
  int __cil_tmp375 ;
  int __cil_tmp376 ;
  int __cil_tmp377 ;
  int __cil_tmp378 ;
  u32 __cil_tmp379 ;
  int __cil_tmp380 ;
  int __cil_tmp381 ;
  u32 __cil_tmp382 ;
  int __cil_tmp383 ;
  int __cil_tmp384 ;
  int __cil_tmp385 ;
  int __cil_tmp386 ;
  int __cil_tmp387 ;
  int __cil_tmp388 ;
  u32 __cil_tmp389 ;
  int __cil_tmp390 ;
  int __cil_tmp391 ;
  u32 __cil_tmp392 ;
  u32 __cil_tmp393 ;
  u32 __cil_tmp394 ;
  unsigned int __cil_tmp395 ;
  int __cil_tmp396 ;
  int __cil_tmp397 ;
  u32 __cil_tmp398 ;
  int __cil_tmp399 ;
  int __cil_tmp400 ;
  u32 __cil_tmp401 ;
  int __cil_tmp402 ;
  int __cil_tmp403 ;
  u32 __cil_tmp404 ;
  struct intel_encoder *__cil_tmp405 ;
  unsigned long __cil_tmp406 ;
  unsigned long __cil_tmp407 ;
  struct drm_encoder *__cil_tmp408 ;
  int __cil_tmp409 ;
  int __cil_tmp410 ;
  int __cil_tmp411 ;
  u32 __cil_tmp412 ;
  int __cil_tmp413 ;
  int __cil_tmp414 ;
  unsigned long __cil_tmp415 ;
  void *__cil_tmp416 ;
  void const volatile *__cil_tmp417 ;
  void const volatile *__cil_tmp418 ;
  void *__cil_tmp419 ;
  struct drm_i915_private *__cil_tmp420 ;
  struct intel_device_info const *__cil_tmp421 ;
  u8 __cil_tmp422 ;
  unsigned char __cil_tmp423 ;
  unsigned int __cil_tmp424 ;
  unsigned int __cil_tmp425 ;
  int __cil_tmp426 ;
  int __cil_tmp427 ;
  u32 __cil_tmp428 ;
  int __cil_tmp429 ;
  int __cil_tmp430 ;
  unsigned long __cil_tmp431 ;
  void *__cil_tmp432 ;
  void const volatile *__cil_tmp433 ;
  void const volatile *__cil_tmp434 ;

  {
  dev = crtc->dev;
  __cil_tmp71 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp71;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp72 = intel_crtc->pipe;
  pipe = (int )__cil_tmp72;
  __cil_tmp73 = intel_crtc->plane;
  plane = (int )__cil_tmp73;
  num_connectors = 0;
  fp = 0U;
  fp2 = 0U;
  has_reduced_clock = (bool )0;
  is_sdvo = (bool )0;
  is_crt = (bool )0;
  is_lvds = (bool )0;
  is_tv = (bool )0;
  is_dp = (bool )0;
  has_edp_encoder = (struct intel_encoder *)0;
  mode_config = & dev->mode_config;
  m_n.tu = 0U;
  m_n.gmch_m = 0U;
  m_n.gmch_n = 0U;
  m_n.link_m = 0U;
  m_n.link_n = 0U;
  lvds_sync = 0U;
  __cil_tmp74 = mode_config->encoder_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp74;
  __cil_tmp75 = (struct intel_encoder *)__mptr___0;
  encoder = __cil_tmp75 + 1152921504606846968UL;
  goto ldv_39544;
  ldv_39543: ;
  {
  __cil_tmp76 = (unsigned long )crtc;
  __cil_tmp77 = encoder->base.crtc;
  __cil_tmp78 = (unsigned long )__cil_tmp77;
  if (__cil_tmp78 != __cil_tmp76) {
    goto ldv_39534;
  } else {

  }
  }
  {
  __cil_tmp79 = encoder->type;
  if (__cil_tmp79 == 4) {
    goto case_4;
  } else {
    {
    __cil_tmp80 = encoder->type;
    if (__cil_tmp80 == 3) {
      goto case_3;
    } else {
      {
      __cil_tmp81 = encoder->type;
      if (__cil_tmp81 == 6) {
        goto case_6;
      } else {
        {
        __cil_tmp82 = encoder->type;
        if (__cil_tmp82 == 5) {
          goto case_5;
        } else {
          {
          __cil_tmp83 = encoder->type;
          if (__cil_tmp83 == 1) {
            goto case_1;
          } else {
            {
            __cil_tmp84 = encoder->type;
            if (__cil_tmp84 == 7) {
              goto case_7;
            } else {
              {
              __cil_tmp85 = encoder->type;
              if (__cil_tmp85 == 8) {
                goto case_8;
              } else
              if (0) {
                case_4:
                is_lvds = (bool )1;
                goto ldv_39536;
                case_3: ;
                case_6:
                is_sdvo = (bool )1;
                {
                __cil_tmp86 = encoder->needs_tv_clock;
                if ((int )__cil_tmp86) {
                  is_tv = (bool )1;
                } else {

                }
                }
                goto ldv_39536;
                case_5:
                is_tv = (bool )1;
                goto ldv_39536;
                case_1:
                is_crt = (bool )1;
                goto ldv_39536;
                case_7:
                is_dp = (bool )1;
                goto ldv_39536;
                case_8:
                has_edp_encoder = encoder;
                goto ldv_39536;
              } else {

              }
              }
            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_39536:
  num_connectors = num_connectors + 1;
  ldv_39534:
  __cil_tmp87 = encoder->base.head.next;
  __mptr___1 = (struct list_head const *)__cil_tmp87;
  __cil_tmp88 = (struct intel_encoder *)__mptr___1;
  encoder = __cil_tmp88 + 1152921504606846968UL;
  ldv_39544: ;
  {
  __cil_tmp89 = & mode_config->encoder_list;
  __cil_tmp90 = (unsigned long )__cil_tmp89;
  __cil_tmp91 = & encoder->base.head;
  __cil_tmp92 = (unsigned long )__cil_tmp91;
  if (__cil_tmp92 != __cil_tmp90) {
    goto ldv_39543;
  } else {
    goto ldv_39545;
  }
  }
  ldv_39545: ;
  if ((int )is_lvds) {
    {
    tmp___0 = intel_panel_use_ssc(dev_priv);
    }
    if ((int )tmp___0) {
      if (num_connectors <= 1) {
        {
        __cil_tmp93 = dev_priv->lvds_ssc_freq;
        refclk = __cil_tmp93 * 1000;
        __cil_tmp94 = refclk / 1000;
        drm_ut_debug_printk(4U, "drm", "ironlake_crtc_mode_set", "using SSC reference clock of %d MHz\n",
                            __cil_tmp94);
        }
      } else {
        goto _L___0;
      }
    } else {
      goto _L___0;
    }
  } else {
    _L___0:
    refclk = 96000;
    {
    __cil_tmp95 = (struct intel_encoder *)0;
    __cil_tmp96 = (unsigned long )__cil_tmp95;
    __cil_tmp97 = (unsigned long )has_edp_encoder;
    if (__cil_tmp97 == __cil_tmp96) {
      refclk = 120000;
    } else {
      {
      __cil_tmp98 = & has_edp_encoder->base;
      tmp = intel_encoder_is_pch_edp(__cil_tmp98);
      }
      if ((int )tmp) {
        refclk = 120000;
      } else {

      }
    }
    }
  }
  {
  limit = intel_limit(crtc, refclk);
  __cil_tmp99 = limit->find_pll;
  __cil_tmp100 = adjusted_mode->clock;
  ok = (*__cil_tmp99)(limit, crtc, __cil_tmp100, refclk, & clock);
  }
  if (! ok) {
    {
    drm_err("ironlake_crtc_mode_set", "Couldn\'t find PLL settings for mode!\n");
    }
    return (-22);
  } else {

  }
  {
  __cil_tmp101 = (bool )1;
  intel_crtc_update_cursor(crtc, __cil_tmp101);
  }
  if ((int )is_lvds) {
    {
    __cil_tmp102 = dev_priv->lvds_downclock_avail;
    if ((int )__cil_tmp102) {
      {
      __cil_tmp103 = limit->find_pll;
      __cil_tmp104 = dev_priv->lvds_downclock;
      has_reduced_clock = (*__cil_tmp103)(limit, crtc, __cil_tmp104, refclk, & reduced_clock);
      }
      if ((int )has_reduced_clock) {
        if (clock.p != reduced_clock.p) {
          {
          drm_ut_debug_printk(4U, "drm", "ironlake_crtc_mode_set", "Different P is found for LVDS clock/downclock\n");
          has_reduced_clock = (bool )0;
          }
        } else {

        }
      } else {

      }
    } else {

    }
    }
  } else {

  }
  if ((int )is_sdvo) {
    if ((int )is_tv) {
      {
      __cil_tmp105 = adjusted_mode->clock;
      if (__cil_tmp105 > 99999) {
        {
        __cil_tmp106 = adjusted_mode->clock;
        if (__cil_tmp106 <= 140499) {
          clock.p1 = 2;
          clock.p2 = 10;
          clock.n = 3;
          clock.m1 = 16;
          clock.m2 = 8;
        } else {
          goto _L___1;
        }
        }
      } else {
        _L___1:
        {
        __cil_tmp107 = adjusted_mode->clock;
        if (__cil_tmp107 > 140499) {
          {
          __cil_tmp108 = adjusted_mode->clock;
          if (__cil_tmp108 <= 200000) {
            clock.p1 = 1;
            clock.p2 = 10;
            clock.n = 6;
            clock.m1 = 12;
            clock.m2 = 8;
          } else {

          }
          }
        } else {

        }
        }
      }
      }
    } else {

    }
  } else {

  }
  {
  __cil_tmp109 = (struct drm_display_mode const *)adjusted_mode;
  pixel_multiplier = intel_mode_get_pixel_multiplier(__cil_tmp109);
  lane = 0;
  }
  {
  __cil_tmp110 = (struct intel_encoder *)0;
  __cil_tmp111 = (unsigned long )__cil_tmp110;
  __cil_tmp112 = (unsigned long )has_edp_encoder;
  if (__cil_tmp112 != __cil_tmp111) {
    {
    __cil_tmp113 = & has_edp_encoder->base;
    tmp___3 = intel_encoder_is_pch_edp(__cil_tmp113);
    }
    if (tmp___3) {
      tmp___4 = 0;
    } else {
      tmp___4 = 1;
    }
    if (tmp___4) {
      {
      target_clock = mode->clock;
      intel_edp_link_config(has_edp_encoder, & lane, & link_bw);
      }
    } else {
      goto _L___2;
    }
  } else {
    _L___2:
    if ((int )is_dp) {
      target_clock = mode->clock;
    } else {
      {
      __cil_tmp114 = & has_edp_encoder->base;
      tmp___1 = intel_encoder_is_pch_edp(__cil_tmp114);
      }
      if ((int )tmp___1) {
        target_clock = mode->clock;
      } else {
        target_clock = adjusted_mode->clock;
      }
    }
    {
    tmp___2 = intel_fdi_link_freq(dev);
    __cil_tmp115 = tmp___2 * 100000000U;
    __cil_tmp116 = __cil_tmp115 / 10000U;
    link_bw = (int )__cil_tmp116;
    }
  }
  }
  {
  __cil_tmp117 = pipe * 4096;
  __cil_tmp118 = __cil_tmp117 + 458760;
  __cil_tmp119 = (u32 )__cil_tmp118;
  temp = i915_read32___6(dev_priv, __cil_tmp119);
  temp = temp & 4294967071U;
  }
  if ((int )is_lvds) {
    {
    tmp___5 = i915_read32___6(dev_priv, 921984U);
    }
    {
    __cil_tmp120 = tmp___5 & 192U;
    if (__cil_tmp120 == 192U) {
      temp = temp;
    } else {
      temp = temp | 64U;
    }
    }
  } else {
    {
    __cil_tmp121 = (struct intel_encoder *)0;
    __cil_tmp122 = (unsigned long )__cil_tmp121;
    __cil_tmp123 = (unsigned long )has_edp_encoder;
    if (__cil_tmp123 != __cil_tmp122) {
      {
      __cil_tmp124 = dev_priv->edp.bpp;
      __cil_tmp125 = __cil_tmp124 / 3;
      if (__cil_tmp125 == 8) {
        goto case_8___0;
      } else {
        {
        __cil_tmp126 = dev_priv->edp.bpp;
        __cil_tmp127 = __cil_tmp126 / 3;
        if (__cil_tmp127 == 10) {
          goto case_10;
        } else {
          {
          __cil_tmp128 = dev_priv->edp.bpp;
          __cil_tmp129 = __cil_tmp128 / 3;
          if (__cil_tmp129 == 6) {
            goto case_6___0;
          } else {
            {
            __cil_tmp130 = dev_priv->edp.bpp;
            __cil_tmp131 = __cil_tmp130 / 3;
            if (__cil_tmp131 == 12) {
              goto case_12;
            } else
            if (0) {
              case_8___0:
              temp = temp;
              goto ldv_39548;
              case_10:
              temp = temp | 32U;
              goto ldv_39548;
              case_6___0:
              temp = temp | 64U;
              goto ldv_39548;
              case_12:
              temp = temp | 96U;
              goto ldv_39548;
            } else {

            }
            }
          }
          }
        }
        }
      }
      }
      ldv_39548: ;
    } else {
      temp = temp;
    }
    }
  }
  {
  __cil_tmp132 = pipe * 4096;
  __cil_tmp133 = __cil_tmp132 + 458760;
  __cil_tmp134 = (u32 )__cil_tmp133;
  i915_write32___4(dev_priv, __cil_tmp134, temp);
  }
  {
  __cil_tmp135 = temp & 224U;
  __cil_tmp136 = (int )__cil_tmp135;
  if (__cil_tmp136 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp137 = temp & 224U;
    __cil_tmp138 = (int )__cil_tmp137;
    if (__cil_tmp138 == 32) {
      goto case_32;
    } else {
      {
      __cil_tmp139 = temp & 224U;
      __cil_tmp140 = (int )__cil_tmp139;
      if (__cil_tmp140 == 64) {
        goto case_64;
      } else {
        {
        __cil_tmp141 = temp & 224U;
        __cil_tmp142 = (int )__cil_tmp141;
        if (__cil_tmp142 == 96) {
          goto case_96;
        } else {
          goto switch_default;
          if (0) {
            case_0:
            bpp = 24;
            goto ldv_39553;
            case_32:
            bpp = 30;
            goto ldv_39553;
            case_64:
            bpp = 18;
            goto ldv_39553;
            case_96:
            bpp = 36;
            goto ldv_39553;
            switch_default:
            {
            drm_err("ironlake_crtc_mode_set", "unknown pipe bpc value\n");
            bpp = 24;
            }
          } else {

          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_39553: ;
  if (lane == 0) {
    __cil_tmp143 = target_clock * bpp;
    __cil_tmp144 = __cil_tmp143 * 21;
    __cil_tmp145 = __cil_tmp144 / 20;
    bps = (u32 )__cil_tmp145;
    __cil_tmp146 = link_bw * 8;
    __cil_tmp147 = (u32 )__cil_tmp146;
    __cil_tmp148 = bps / __cil_tmp147;
    __cil_tmp149 = __cil_tmp148 + 1U;
    lane = (int )__cil_tmp149;
  } else {

  }
  intel_crtc->fdi_lanes = lane;
  if (pixel_multiplier > 1) {
    link_bw = link_bw * pixel_multiplier;
  } else {

  }
  {
  ironlake_compute_m_n(bpp, lane, target_clock, link_bw, & m_n);
  temp = i915_read32___6(dev_priv, 811520U);
  temp = temp & 4294965759U;
  temp = temp | 1024U;
  temp = temp & 4294961151U;
  temp = temp | 4096U;
  i915_write32___4(dev_priv, 811520U, temp);
  __cil_tmp150 = dev_priv->regs;
  __cil_tmp151 = (void const volatile *)__cil_tmp150;
  __cil_tmp152 = __cil_tmp151 + 811520U;
  readl(__cil_tmp152);
  __const_udelay(859000UL);
  }
  {
  __cil_tmp153 = (struct intel_encoder *)0;
  __cil_tmp154 = (unsigned long )__cil_tmp153;
  __cil_tmp155 = (unsigned long )has_edp_encoder;
  if (__cil_tmp155 != __cil_tmp154) {
    {
    tmp___6 = intel_panel_use_ssc(dev_priv);
    }
    if ((int )tmp___6) {
      {
      temp = temp | 2U;
      i915_write32___4(dev_priv, 811520U, temp);
      __cil_tmp156 = dev_priv->regs;
      __cil_tmp157 = (void const volatile *)__cil_tmp156;
      __cil_tmp158 = __cil_tmp157 + 811520U;
      readl(__cil_tmp158);
      __const_udelay(859000UL);
      }
    } else {

    }
    {
    temp = temp & 4294942719U;
    __cil_tmp159 = & has_edp_encoder->base;
    tmp___9 = intel_encoder_is_pch_edp(__cil_tmp159);
    }
    if (tmp___9) {
      tmp___10 = 0;
    } else {
      tmp___10 = 1;
    }
    if (tmp___10) {
      {
      tmp___7 = intel_panel_use_ssc(dev_priv);
      }
      if ((int )tmp___7) {
        temp = temp | 16384U;
      } else {
        temp = temp | 24576U;
      }
    } else {
      {
      tmp___8 = intel_panel_use_ssc(dev_priv);
      }
      if ((int )tmp___8) {
        {
        drm_err("ironlake_crtc_mode_set", "enabling SSC on PCH\n");
        temp = temp | 256U;
        }
      } else {

      }
    }
    {
    i915_write32___4(dev_priv, 811520U, temp);
    __cil_tmp160 = dev_priv->regs;
    __cil_tmp161 = (void const volatile *)__cil_tmp160;
    __cil_tmp162 = __cil_tmp161 + 811520U;
    readl(__cil_tmp162);
    __const_udelay(859000UL);
    }
  } else {

  }
  }
  __cil_tmp163 = clock.m1 << 8;
  __cil_tmp164 = clock.n << 16;
  __cil_tmp165 = __cil_tmp164 | __cil_tmp163;
  __cil_tmp166 = __cil_tmp165 | clock.m2;
  fp = (u32 )__cil_tmp166;
  if ((int )has_reduced_clock) {
    __cil_tmp167 = reduced_clock.m1 << 8;
    __cil_tmp168 = reduced_clock.n << 16;
    __cil_tmp169 = __cil_tmp168 | __cil_tmp167;
    __cil_tmp170 = __cil_tmp169 | reduced_clock.m2;
    fp2 = (u32 )__cil_tmp170;
  } else {

  }
  factor = 21;
  if ((int )is_lvds) {
    {
    tmp___11 = intel_panel_use_ssc(dev_priv);
    }
    if ((int )tmp___11) {
      {
      __cil_tmp171 = dev_priv->lvds_ssc_freq;
      if (__cil_tmp171 == 100) {
        factor = 25;
      } else {
        goto _L___3;
      }
      }
    } else {
      _L___3:
      {
      tmp___12 = i915_read32___6(dev_priv, 921984U);
      }
      {
      __cil_tmp172 = tmp___12 & 48U;
      if (__cil_tmp172 == 48U) {
        factor = 25;
      } else
      if ((int )is_sdvo) {
        if ((int )is_tv) {
          factor = 20;
        } else {

        }
      } else {

      }
      }
    }
  } else {

  }
  {
  __cil_tmp173 = clock.n * factor;
  if (clock.m1 < __cil_tmp173) {
    fp = fp | 12582912U;
  } else {

  }
  }
  dpll = 0U;
  if ((int )is_lvds) {
    dpll = dpll | 134217728U;
  } else {
    dpll = dpll | 67108864U;
  }
  if ((int )is_sdvo) {
    {
    __cil_tmp174 = (struct drm_display_mode const *)adjusted_mode;
    tmp___13 = intel_mode_get_pixel_multiplier(__cil_tmp174);
    pixel_multiplier___0 = tmp___13;
    }
    if (pixel_multiplier___0 > 1) {
      __cil_tmp175 = pixel_multiplier___0 + -1;
      __cil_tmp176 = __cil_tmp175 << 9;
      __cil_tmp177 = (u32 )__cil_tmp176;
      dpll = __cil_tmp177 | dpll;
    } else {

    }
    dpll = dpll | 1073741824U;
  } else {

  }
  if ((int )is_dp) {
    dpll = dpll | 1073741824U;
  } else {
    {
    __cil_tmp178 = & has_edp_encoder->base;
    tmp___14 = intel_encoder_is_pch_edp(__cil_tmp178);
    }
    if ((int )tmp___14) {
      dpll = dpll | 1073741824U;
    } else {

    }
  }
  __cil_tmp179 = clock.p1 + -1;
  __cil_tmp180 = 1 << __cil_tmp179;
  __cil_tmp181 = __cil_tmp180 << 16;
  __cil_tmp182 = (u32 )__cil_tmp181;
  dpll = __cil_tmp182 | dpll;
  __cil_tmp183 = clock.p1 + -1;
  __cil_tmp184 = 1 << __cil_tmp183;
  __cil_tmp185 = (u32 )__cil_tmp184;
  dpll = __cil_tmp185 | dpll;
  if (clock.p2 == 5) {
    goto case_5___0;
  } else
  if (clock.p2 == 7) {
    goto case_7___0;
  } else
  if (clock.p2 == 10) {
    goto case_10___0;
  } else
  if (clock.p2 == 14) {
    goto case_14;
  } else
  if (0) {
    case_5___0:
    dpll = dpll | 16777216U;
    goto ldv_39561;
    case_7___0:
    dpll = dpll | 16777216U;
    goto ldv_39561;
    case_10___0:
    dpll = dpll;
    goto ldv_39561;
    case_14:
    dpll = dpll;
    goto ldv_39561;
  } else {

  }
  ldv_39561: ;
  if ((int )is_sdvo) {
    if ((int )is_tv) {
      dpll = dpll | 16384U;
    } else {
      goto _L___4;
    }
  } else
  _L___4:
  if ((int )is_tv) {
    dpll = dpll | 3U;
  } else
  if ((int )is_lvds) {
    {
    tmp___15 = intel_panel_use_ssc(dev_priv);
    }
    if ((int )tmp___15) {
      if (num_connectors <= 1) {
        dpll = dpll | 24576U;
      } else {
        dpll = dpll;
      }
    } else {
      dpll = dpll;
    }
  } else {
    dpll = dpll;
  }
  {
  __cil_tmp186 = pipe * 4096;
  __cil_tmp187 = __cil_tmp186 + 458760;
  __cil_tmp188 = (u32 )__cil_tmp187;
  pipeconf = i915_read32___6(dev_priv, __cil_tmp188);
  dspcntr = 1073741824U;
  }
  if (pipe == 0) {
    tmp___16 = 65;
  } else {
    tmp___16 = 66;
  }
  {
  drm_ut_debug_printk(4U, "drm", "ironlake_crtc_mode_set", "Mode for pipe %c:\n",
                      tmp___16);
  drm_mode_debug_printmodeline(mode);
  }
  {
  __cil_tmp189 = (struct intel_encoder *)0;
  __cil_tmp190 = (unsigned long )__cil_tmp189;
  __cil_tmp191 = (unsigned long )has_edp_encoder;
  if (__cil_tmp191 == __cil_tmp190) {
    {
    __cil_tmp192 = pipe + 101384;
    __cil_tmp193 = __cil_tmp192 * 8;
    __cil_tmp194 = (u32 )__cil_tmp193;
    i915_write32___4(dev_priv, __cil_tmp194, fp);
    __cil_tmp195 = pipe + 202757;
    __cil_tmp196 = __cil_tmp195 * 4;
    __cil_tmp197 = (u32 )__cil_tmp196;
    __cil_tmp198 = dpll & 2147483647U;
    i915_write32___4(dev_priv, __cil_tmp197, __cil_tmp198);
    __cil_tmp199 = pipe + 202757;
    __cil_tmp200 = __cil_tmp199 * 4;
    __cil_tmp201 = (unsigned long )__cil_tmp200;
    __cil_tmp202 = dev_priv->regs;
    __cil_tmp203 = (void const volatile *)__cil_tmp202;
    __cil_tmp204 = __cil_tmp203 + __cil_tmp201;
    readl(__cil_tmp204);
    __const_udelay(644250UL);
    }
  } else {
    {
    __cil_tmp205 = & has_edp_encoder->base;
    tmp___17 = intel_encoder_is_pch_edp(__cil_tmp205);
    }
    if ((int )tmp___17) {
      {
      __cil_tmp206 = pipe + 101384;
      __cil_tmp207 = __cil_tmp206 * 8;
      __cil_tmp208 = (u32 )__cil_tmp207;
      i915_write32___4(dev_priv, __cil_tmp208, fp);
      __cil_tmp209 = pipe + 202757;
      __cil_tmp210 = __cil_tmp209 * 4;
      __cil_tmp211 = (u32 )__cil_tmp210;
      __cil_tmp212 = dpll & 2147483647U;
      i915_write32___4(dev_priv, __cil_tmp211, __cil_tmp212);
      __cil_tmp213 = pipe + 202757;
      __cil_tmp214 = __cil_tmp213 * 4;
      __cil_tmp215 = (unsigned long )__cil_tmp214;
      __cil_tmp216 = dev_priv->regs;
      __cil_tmp217 = (void const volatile *)__cil_tmp216;
      __cil_tmp218 = __cil_tmp217 + __cil_tmp215;
      readl(__cil_tmp218);
      __const_udelay(644250UL);
      }
    } else {

    }
  }
  }
  {
  __cil_tmp219 = dev->dev_private;
  __cil_tmp220 = (struct drm_i915_private *)__cil_tmp219;
  __cil_tmp221 = __cil_tmp220->pch_type;
  __cil_tmp222 = (unsigned int )__cil_tmp221;
  if (__cil_tmp222 == 1U) {
    {
    temp = i915_read32___6(dev_priv, 815104U);
    }
    if (pipe == 0) {
      goto case_0___0;
    } else
    if (pipe == 1) {
      goto case_1___0;
    } else
    if (pipe == 2) {
      goto case_2;
    } else {
      goto switch_default___0;
      if (0) {
        case_0___0:
        temp = temp | 8U;
        goto ldv_39566;
        case_1___0:
        temp = temp | 144U;
        goto ldv_39566;
        case_2:
        temp = temp | 2304U;
        goto ldv_39566;
        switch_default___0:
        __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p"),
                             "i" (5060), "i" (12UL));
        ldv_39570: ;
        goto ldv_39570;
      } else {

      }
    }
    ldv_39566:
    {
    i915_write32___4(dev_priv, 815104U, temp);
    __cil_tmp223 = dev_priv->regs;
    __cil_tmp224 = (void const volatile *)__cil_tmp223;
    __cil_tmp225 = __cil_tmp224 + 815104U;
    readl(__cil_tmp225);
    __const_udelay(644250UL);
    }
  } else {

  }
  }
  if ((int )is_lvds) {
    {
    temp = i915_read32___6(dev_priv, 921984U);
    temp = temp | 2147484416U;
    }
    if (pipe == 1) {
      {
      __cil_tmp226 = dev->dev_private;
      __cil_tmp227 = (struct drm_i915_private *)__cil_tmp226;
      __cil_tmp228 = __cil_tmp227->pch_type;
      __cil_tmp229 = (unsigned int )__cil_tmp228;
      if (__cil_tmp229 == 1U) {
        temp = temp | 536870912U;
      } else {
        temp = temp | 1073741824U;
      }
      }
    } else {
      {
      __cil_tmp230 = dev->dev_private;
      __cil_tmp231 = (struct drm_i915_private *)__cil_tmp230;
      __cil_tmp232 = __cil_tmp231->pch_type;
      __cil_tmp233 = (unsigned int )__cil_tmp232;
      if (__cil_tmp233 == 1U) {
        temp = temp & 2684354559U;
      } else {
        temp = temp & 3221225471U;
      }
      }
    }
    __cil_tmp234 = dev_priv->lvds_border_bits;
    temp = __cil_tmp234 | temp;
    if (clock.p2 == 7) {
      temp = temp | 60U;
    } else {
      temp = temp & 4294967235U;
    }
    {
    __cil_tmp235 = adjusted_mode->flags;
    __cil_tmp236 = __cil_tmp235 & 2U;
    if (__cil_tmp236 != 0U) {
      lvds_sync = lvds_sync | 1048576U;
    } else {

    }
    }
    {
    __cil_tmp237 = adjusted_mode->flags;
    __cil_tmp238 = __cil_tmp237 & 8U;
    if (__cil_tmp238 != 0U) {
      lvds_sync = lvds_sync | 2097152U;
    } else {

    }
    }
    {
    __cil_tmp239 = temp & 3145728U;
    if (__cil_tmp239 != lvds_sync) {
      {
      flags[0] = (char )'-';
      flags[1] = (char )'+';
      __cil_tmp240 = (int )flags[(temp & 1048576U) == 0U];
      __cil_tmp241 = (int )flags[(temp & 2097152U) == 0U];
      __cil_tmp242 = (int )flags[(lvds_sync & 1048576U) == 0U];
      __cil_tmp243 = (int )flags[(lvds_sync & 2097152U) == 0U];
      printk("<6>[drm] Changing LVDS panel from (%chsync, %cvsync) to (%chsync, %cvsync)\n",
             __cil_tmp240, __cil_tmp241, __cil_tmp242, __cil_tmp243);
      temp = temp & 4291821567U;
      temp = temp | lvds_sync;
      }
    } else {

    }
    }
    {
    i915_write32___4(dev_priv, 921984U, temp);
    }
  } else {

  }
  pipeconf = pipeconf & 4294967279U;
  pipeconf = pipeconf & 4294967283U;
  {
  __cil_tmp244 = (unsigned char *)dev_priv;
  __cil_tmp245 = __cil_tmp244 + 2072UL;
  __cil_tmp246 = *__cil_tmp245;
  __cil_tmp247 = (unsigned int )__cil_tmp246;
  if (__cil_tmp247 != 0U) {
    if ((int )is_lvds) {
      pipeconf = pipeconf | 16U;
      pipeconf = pipeconf | 4U;
    } else {
      {
      __cil_tmp248 = (struct intel_encoder *)0;
      __cil_tmp249 = (unsigned long )__cil_tmp248;
      __cil_tmp250 = (unsigned long )has_edp_encoder;
      if (__cil_tmp250 != __cil_tmp249) {
        pipeconf = pipeconf | 16U;
        pipeconf = pipeconf | 4U;
      } else {

      }
      }
    }
  } else {

  }
  }
  if ((int )is_dp) {
    {
    intel_dp_set_m_n(crtc, mode, adjusted_mode);
    }
  } else {
    {
    __cil_tmp251 = & has_edp_encoder->base;
    tmp___18 = intel_encoder_is_pch_edp(__cil_tmp251);
    }
    if ((int )tmp___18) {
      {
      intel_dp_set_m_n(crtc, mode, adjusted_mode);
      }
    } else {
      {
      __cil_tmp252 = pipe * 4096;
      __cil_tmp253 = __cil_tmp252 + 917552;
      __cil_tmp254 = (u32 )__cil_tmp253;
      i915_write32___4(dev_priv, __cil_tmp254, 0U);
      __cil_tmp255 = pipe * 4096;
      __cil_tmp256 = __cil_tmp255 + 917556;
      __cil_tmp257 = (u32 )__cil_tmp256;
      i915_write32___4(dev_priv, __cil_tmp257, 0U);
      __cil_tmp258 = pipe * 4096;
      __cil_tmp259 = __cil_tmp258 + 917568;
      __cil_tmp260 = (u32 )__cil_tmp259;
      i915_write32___4(dev_priv, __cil_tmp260, 0U);
      __cil_tmp261 = pipe * 4096;
      __cil_tmp262 = __cil_tmp261 + 917572;
      __cil_tmp263 = (u32 )__cil_tmp262;
      i915_write32___4(dev_priv, __cil_tmp263, 0U);
      }
    }
  }
  {
  __cil_tmp264 = (struct intel_encoder *)0;
  __cil_tmp265 = (unsigned long )__cil_tmp264;
  __cil_tmp266 = (unsigned long )has_edp_encoder;
  if (__cil_tmp266 == __cil_tmp265) {
    {
    __cil_tmp267 = pipe + 202757;
    __cil_tmp268 = __cil_tmp267 * 4;
    __cil_tmp269 = (u32 )__cil_tmp268;
    i915_write32___4(dev_priv, __cil_tmp269, dpll);
    __cil_tmp270 = pipe + 202757;
    __cil_tmp271 = __cil_tmp270 * 4;
    __cil_tmp272 = (unsigned long )__cil_tmp271;
    __cil_tmp273 = dev_priv->regs;
    __cil_tmp274 = (void const volatile *)__cil_tmp273;
    __cil_tmp275 = __cil_tmp274 + __cil_tmp272;
    readl(__cil_tmp275);
    __const_udelay(644250UL);
    __cil_tmp276 = pipe + 202757;
    __cil_tmp277 = __cil_tmp276 * 4;
    __cil_tmp278 = (u32 )__cil_tmp277;
    i915_write32___4(dev_priv, __cil_tmp278, dpll);
    }
  } else {
    {
    __cil_tmp279 = & has_edp_encoder->base;
    tmp___19 = intel_encoder_is_pch_edp(__cil_tmp279);
    }
    if ((int )tmp___19) {
      {
      __cil_tmp280 = pipe + 202757;
      __cil_tmp281 = __cil_tmp280 * 4;
      __cil_tmp282 = (u32 )__cil_tmp281;
      i915_write32___4(dev_priv, __cil_tmp282, dpll);
      __cil_tmp283 = pipe + 202757;
      __cil_tmp284 = __cil_tmp283 * 4;
      __cil_tmp285 = (unsigned long )__cil_tmp284;
      __cil_tmp286 = dev_priv->regs;
      __cil_tmp287 = (void const volatile *)__cil_tmp286;
      __cil_tmp288 = __cil_tmp287 + __cil_tmp285;
      readl(__cil_tmp288);
      __const_udelay(644250UL);
      __cil_tmp289 = pipe + 202757;
      __cil_tmp290 = __cil_tmp289 * 4;
      __cil_tmp291 = (u32 )__cil_tmp290;
      i915_write32___4(dev_priv, __cil_tmp291, dpll);
      }
    } else {

    }
  }
  }
  intel_crtc->lowfreq_avail = (bool )0;
  if ((int )is_lvds) {
    if ((int )has_reduced_clock) {
      if (i915_powersave != 0U) {
        {
        __cil_tmp292 = pipe * 8;
        __cil_tmp293 = __cil_tmp292 + 811076;
        __cil_tmp294 = (u32 )__cil_tmp293;
        i915_write32___4(dev_priv, __cil_tmp294, fp2);
        intel_crtc->lowfreq_avail = (bool )1;
        }
        {
        __cil_tmp295 = dev->dev_private;
        __cil_tmp296 = (struct drm_i915_private *)__cil_tmp295;
        __cil_tmp297 = __cil_tmp296->info;
        __cil_tmp298 = (unsigned char *)__cil_tmp297;
        __cil_tmp299 = __cil_tmp298 + 2UL;
        __cil_tmp300 = *__cil_tmp299;
        __cil_tmp301 = (unsigned int )__cil_tmp300;
        if (__cil_tmp301 != 0U) {
          {
          drm_ut_debug_printk(4U, "drm", "ironlake_crtc_mode_set", "enabling CxSR downclocking\n");
          pipeconf = pipeconf | 65536U;
          }
        } else {

        }
        }
      } else {
        goto _L___6;
      }
    } else {
      goto _L___6;
    }
  } else {
    _L___6:
    {
    __cil_tmp302 = pipe * 8;
    __cil_tmp303 = __cil_tmp302 + 811076;
    __cil_tmp304 = (u32 )__cil_tmp303;
    i915_write32___4(dev_priv, __cil_tmp304, fp);
    }
    {
    __cil_tmp305 = dev->dev_private;
    __cil_tmp306 = (struct drm_i915_private *)__cil_tmp305;
    __cil_tmp307 = __cil_tmp306->info;
    __cil_tmp308 = (unsigned char *)__cil_tmp307;
    __cil_tmp309 = __cil_tmp308 + 2UL;
    __cil_tmp310 = *__cil_tmp309;
    __cil_tmp311 = (unsigned int )__cil_tmp310;
    if (__cil_tmp311 != 0U) {
      {
      drm_ut_debug_printk(4U, "drm", "ironlake_crtc_mode_set", "disabling CxSR downclocking\n");
      pipeconf = pipeconf & 4294901759U;
      }
    } else {

    }
    }
  }
  {
  __cil_tmp312 = adjusted_mode->flags;
  __cil_tmp313 = __cil_tmp312 & 16U;
  if (__cil_tmp313 != 0U) {
    pipeconf = pipeconf | 12582912U;
    __cil_tmp314 = adjusted_mode->crtc_vdisplay;
    adjusted_mode->crtc_vdisplay = __cil_tmp314 + -1;
    __cil_tmp315 = adjusted_mode->crtc_vtotal;
    adjusted_mode->crtc_vtotal = __cil_tmp315 + -1;
    __cil_tmp316 = adjusted_mode->crtc_vblank_start;
    adjusted_mode->crtc_vblank_start = __cil_tmp316 + -1;
    __cil_tmp317 = adjusted_mode->crtc_vblank_end;
    adjusted_mode->crtc_vblank_end = __cil_tmp317 + -1;
    __cil_tmp318 = adjusted_mode->crtc_vsync_end;
    adjusted_mode->crtc_vsync_end = __cil_tmp318 + -1;
    __cil_tmp319 = adjusted_mode->crtc_vsync_start;
    adjusted_mode->crtc_vsync_start = __cil_tmp319 + -1;
  } else {
    pipeconf = pipeconf & 4282384383U;
  }
  }
  {
  __cil_tmp320 = pipe + 96;
  __cil_tmp321 = __cil_tmp320 * 4096;
  __cil_tmp322 = (u32 )__cil_tmp321;
  __cil_tmp323 = adjusted_mode->crtc_htotal;
  __cil_tmp324 = __cil_tmp323 + -1;
  __cil_tmp325 = __cil_tmp324 << 16;
  __cil_tmp326 = adjusted_mode->crtc_hdisplay;
  __cil_tmp327 = __cil_tmp326 + -1;
  __cil_tmp328 = __cil_tmp327 | __cil_tmp325;
  __cil_tmp329 = (u32 )__cil_tmp328;
  i915_write32___4(dev_priv, __cil_tmp322, __cil_tmp329);
  __cil_tmp330 = pipe * 4096;
  __cil_tmp331 = __cil_tmp330 + 393220;
  __cil_tmp332 = (u32 )__cil_tmp331;
  __cil_tmp333 = adjusted_mode->crtc_hblank_end;
  __cil_tmp334 = __cil_tmp333 + -1;
  __cil_tmp335 = __cil_tmp334 << 16;
  __cil_tmp336 = adjusted_mode->crtc_hblank_start;
  __cil_tmp337 = __cil_tmp336 + -1;
  __cil_tmp338 = __cil_tmp337 | __cil_tmp335;
  __cil_tmp339 = (u32 )__cil_tmp338;
  i915_write32___4(dev_priv, __cil_tmp332, __cil_tmp339);
  __cil_tmp340 = pipe * 4096;
  __cil_tmp341 = __cil_tmp340 + 393224;
  __cil_tmp342 = (u32 )__cil_tmp341;
  __cil_tmp343 = adjusted_mode->crtc_hsync_end;
  __cil_tmp344 = __cil_tmp343 + -1;
  __cil_tmp345 = __cil_tmp344 << 16;
  __cil_tmp346 = adjusted_mode->crtc_hsync_start;
  __cil_tmp347 = __cil_tmp346 + -1;
  __cil_tmp348 = __cil_tmp347 | __cil_tmp345;
  __cil_tmp349 = (u32 )__cil_tmp348;
  i915_write32___4(dev_priv, __cil_tmp342, __cil_tmp349);
  __cil_tmp350 = pipe * 4096;
  __cil_tmp351 = __cil_tmp350 + 393228;
  __cil_tmp352 = (u32 )__cil_tmp351;
  __cil_tmp353 = adjusted_mode->crtc_vtotal;
  __cil_tmp354 = __cil_tmp353 + -1;
  __cil_tmp355 = __cil_tmp354 << 16;
  __cil_tmp356 = adjusted_mode->crtc_vdisplay;
  __cil_tmp357 = __cil_tmp356 + -1;
  __cil_tmp358 = __cil_tmp357 | __cil_tmp355;
  __cil_tmp359 = (u32 )__cil_tmp358;
  i915_write32___4(dev_priv, __cil_tmp352, __cil_tmp359);
  __cil_tmp360 = pipe * 4096;
  __cil_tmp361 = __cil_tmp360 + 393232;
  __cil_tmp362 = (u32 )__cil_tmp361;
  __cil_tmp363 = adjusted_mode->crtc_vblank_end;
  __cil_tmp364 = __cil_tmp363 + -1;
  __cil_tmp365 = __cil_tmp364 << 16;
  __cil_tmp366 = adjusted_mode->crtc_vblank_start;
  __cil_tmp367 = __cil_tmp366 + -1;
  __cil_tmp368 = __cil_tmp367 | __cil_tmp365;
  __cil_tmp369 = (u32 )__cil_tmp368;
  i915_write32___4(dev_priv, __cil_tmp362, __cil_tmp369);
  __cil_tmp370 = pipe * 4096;
  __cil_tmp371 = __cil_tmp370 + 393236;
  __cil_tmp372 = (u32 )__cil_tmp371;
  __cil_tmp373 = adjusted_mode->crtc_vsync_end;
  __cil_tmp374 = __cil_tmp373 + -1;
  __cil_tmp375 = __cil_tmp374 << 16;
  __cil_tmp376 = adjusted_mode->crtc_vsync_start;
  __cil_tmp377 = __cil_tmp376 + -1;
  __cil_tmp378 = __cil_tmp377 | __cil_tmp375;
  __cil_tmp379 = (u32 )__cil_tmp378;
  i915_write32___4(dev_priv, __cil_tmp372, __cil_tmp379);
  __cil_tmp380 = pipe * 4096;
  __cil_tmp381 = __cil_tmp380 + 393244;
  __cil_tmp382 = (u32 )__cil_tmp381;
  __cil_tmp383 = mode->vdisplay;
  __cil_tmp384 = __cil_tmp383 + -1;
  __cil_tmp385 = mode->hdisplay;
  __cil_tmp386 = __cil_tmp385 + -1;
  __cil_tmp387 = __cil_tmp386 << 16;
  __cil_tmp388 = __cil_tmp387 | __cil_tmp384;
  __cil_tmp389 = (u32 )__cil_tmp388;
  i915_write32___4(dev_priv, __cil_tmp382, __cil_tmp389);
  __cil_tmp390 = pipe * 4096;
  __cil_tmp391 = __cil_tmp390 + 393264;
  __cil_tmp392 = (u32 )__cil_tmp391;
  __cil_tmp393 = m_n.tu - 1U;
  __cil_tmp394 = __cil_tmp393 << 25;
  __cil_tmp395 = __cil_tmp394 | m_n.gmch_m;
  i915_write32___4(dev_priv, __cil_tmp392, __cil_tmp395);
  __cil_tmp396 = pipe * 4096;
  __cil_tmp397 = __cil_tmp396 + 393268;
  __cil_tmp398 = (u32 )__cil_tmp397;
  i915_write32___4(dev_priv, __cil_tmp398, m_n.gmch_n);
  __cil_tmp399 = pipe * 4096;
  __cil_tmp400 = __cil_tmp399 + 393280;
  __cil_tmp401 = (u32 )__cil_tmp400;
  i915_write32___4(dev_priv, __cil_tmp401, m_n.link_m);
  __cil_tmp402 = pipe * 4096;
  __cil_tmp403 = __cil_tmp402 + 393284;
  __cil_tmp404 = (u32 )__cil_tmp403;
  i915_write32___4(dev_priv, __cil_tmp404, m_n.link_n);
  }
  {
  __cil_tmp405 = (struct intel_encoder *)0;
  __cil_tmp406 = (unsigned long )__cil_tmp405;
  __cil_tmp407 = (unsigned long )has_edp_encoder;
  if (__cil_tmp407 != __cil_tmp406) {
    {
    __cil_tmp408 = & has_edp_encoder->base;
    tmp___20 = intel_encoder_is_pch_edp(__cil_tmp408);
    }
    if (tmp___20) {
      tmp___21 = 0;
    } else {
      tmp___21 = 1;
    }
    if (tmp___21) {
      {
      __cil_tmp409 = adjusted_mode->clock;
      ironlake_set_pll_edp(crtc, __cil_tmp409);
      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp410 = pipe * 4096;
  __cil_tmp411 = __cil_tmp410 + 458760;
  __cil_tmp412 = (u32 )__cil_tmp411;
  i915_write32___4(dev_priv, __cil_tmp412, pipeconf);
  __cil_tmp413 = pipe * 4096;
  __cil_tmp414 = __cil_tmp413 + 458760;
  __cil_tmp415 = (unsigned long )__cil_tmp414;
  __cil_tmp416 = dev_priv->regs;
  __cil_tmp417 = (void const volatile *)__cil_tmp416;
  __cil_tmp418 = __cil_tmp417 + __cil_tmp415;
  readl(__cil_tmp418);
  intel_wait_for_vblank(dev, pipe);
  }
  {
  __cil_tmp419 = dev->dev_private;
  __cil_tmp420 = (struct drm_i915_private *)__cil_tmp419;
  __cil_tmp421 = __cil_tmp420->info;
  __cil_tmp422 = __cil_tmp421->gen;
  __cil_tmp423 = (unsigned char )__cil_tmp422;
  __cil_tmp424 = (unsigned int )__cil_tmp423;
  if (__cil_tmp424 == 5U) {
    {
    temp = i915_read32___6(dev_priv, 282624U);
    __cil_tmp425 = temp | 8192U;
    i915_write32___4(dev_priv, 282624U, __cil_tmp425);
    }
  } else {

  }
  }
  {
  __cil_tmp426 = plane * 4096;
  __cil_tmp427 = __cil_tmp426 + 459136;
  __cil_tmp428 = (u32 )__cil_tmp427;
  i915_write32___4(dev_priv, __cil_tmp428, dspcntr);
  __cil_tmp429 = plane * 4096;
  __cil_tmp430 = __cil_tmp429 + 459136;
  __cil_tmp431 = (unsigned long )__cil_tmp430;
  __cil_tmp432 = dev_priv->regs;
  __cil_tmp433 = (void const volatile *)__cil_tmp432;
  __cil_tmp434 = __cil_tmp433 + __cil_tmp431;
  readl(__cil_tmp434);
  ret = intel_pipe_set_base(crtc, x, y, old_fb);
  intel_update_watermarks(dev);
  }
  return (ret);
}
}
static int intel_crtc_mode_set(struct drm_crtc *crtc , struct drm_display_mode *mode ,
                               struct drm_display_mode *adjusted_mode , int x , int y ,
                               struct drm_framebuffer *old_fb )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  int ret ;
  void *__cil_tmp13 ;
  enum pipe __cil_tmp14 ;
  int (*__cil_tmp15)(struct drm_crtc * , struct drm_display_mode * , struct drm_display_mode * ,
                     int , int , struct drm_framebuffer * ) ;

  {
  {
  dev = crtc->dev;
  __cil_tmp13 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp13;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp14 = intel_crtc->pipe;
  pipe = (int )__cil_tmp14;
  drm_vblank_pre_modeset(dev, pipe);
  __cil_tmp15 = dev_priv->display.crtc_mode_set;
  ret = (*__cil_tmp15)(crtc, mode, adjusted_mode, x, y, old_fb);
  drm_vblank_post_modeset(dev, pipe);
  }
  return (ret);
}
}
void intel_crtc_load_lut(struct drm_crtc *crtc )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int palreg ;
  int i ;
  void *__cil_tmp8 ;
  enum pipe __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  bool __cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  u8 __cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  enum pipe __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  void *__cil_tmp24 ;
  struct drm_i915_private *__cil_tmp25 ;
  struct intel_device_info const *__cil_tmp26 ;
  u8 __cil_tmp27 ;
  unsigned char __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  enum pipe __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  void *__cil_tmp34 ;
  struct drm_i915_private *__cil_tmp35 ;
  struct intel_device_info const *__cil_tmp36 ;
  unsigned char *__cil_tmp37 ;
  unsigned char *__cil_tmp38 ;
  unsigned char __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  enum pipe __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  int __cil_tmp45 ;
  int __cil_tmp46 ;
  u32 __cil_tmp47 ;
  u8 __cil_tmp48 ;
  int __cil_tmp49 ;
  u8 __cil_tmp50 ;
  int __cil_tmp51 ;
  int __cil_tmp52 ;
  u8 __cil_tmp53 ;
  int __cil_tmp54 ;
  int __cil_tmp55 ;
  int __cil_tmp56 ;
  int __cil_tmp57 ;
  u32 __cil_tmp58 ;

  {
  dev = crtc->dev;
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp9 = intel_crtc->pipe;
  __cil_tmp10 = (unsigned int )__cil_tmp9;
  __cil_tmp11 = __cil_tmp10 + 20U;
  __cil_tmp12 = __cil_tmp11 * 2048U;
  palreg = (int )__cil_tmp12;
  {
  __cil_tmp13 = crtc->enabled;
  if (! __cil_tmp13) {
    return;
  } else {

  }
  }
  {
  __cil_tmp14 = dev->dev_private;
  __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
  __cil_tmp16 = __cil_tmp15->info;
  __cil_tmp17 = __cil_tmp16->gen;
  __cil_tmp18 = (unsigned char )__cil_tmp17;
  __cil_tmp19 = (unsigned int )__cil_tmp18;
  if (__cil_tmp19 == 5U) {
    __cil_tmp20 = intel_crtc->pipe;
    __cil_tmp21 = (unsigned int )__cil_tmp20;
    __cil_tmp22 = __cil_tmp21 + 148U;
    __cil_tmp23 = __cil_tmp22 * 2048U;
    palreg = (int )__cil_tmp23;
  } else {
    {
    __cil_tmp24 = dev->dev_private;
    __cil_tmp25 = (struct drm_i915_private *)__cil_tmp24;
    __cil_tmp26 = __cil_tmp25->info;
    __cil_tmp27 = __cil_tmp26->gen;
    __cil_tmp28 = (unsigned char )__cil_tmp27;
    __cil_tmp29 = (unsigned int )__cil_tmp28;
    if (__cil_tmp29 == 6U) {
      __cil_tmp30 = intel_crtc->pipe;
      __cil_tmp31 = (unsigned int )__cil_tmp30;
      __cil_tmp32 = __cil_tmp31 + 148U;
      __cil_tmp33 = __cil_tmp32 * 2048U;
      palreg = (int )__cil_tmp33;
    } else {
      {
      __cil_tmp34 = dev->dev_private;
      __cil_tmp35 = (struct drm_i915_private *)__cil_tmp34;
      __cil_tmp36 = __cil_tmp35->info;
      __cil_tmp37 = (unsigned char *)__cil_tmp36;
      __cil_tmp38 = __cil_tmp37 + 2UL;
      __cil_tmp39 = *__cil_tmp38;
      __cil_tmp40 = (unsigned int )__cil_tmp39;
      if (__cil_tmp40 != 0U) {
        __cil_tmp41 = intel_crtc->pipe;
        __cil_tmp42 = (unsigned int )__cil_tmp41;
        __cil_tmp43 = __cil_tmp42 + 148U;
        __cil_tmp44 = __cil_tmp43 * 2048U;
        palreg = (int )__cil_tmp44;
      } else {

      }
      }
    }
    }
  }
  }
  i = 0;
  goto ldv_39598;
  ldv_39597:
  {
  __cil_tmp45 = i * 4;
  __cil_tmp46 = __cil_tmp45 + palreg;
  __cil_tmp47 = (u32 )__cil_tmp46;
  __cil_tmp48 = intel_crtc->lut_b[i];
  __cil_tmp49 = (int )__cil_tmp48;
  __cil_tmp50 = intel_crtc->lut_g[i];
  __cil_tmp51 = (int )__cil_tmp50;
  __cil_tmp52 = __cil_tmp51 << 8;
  __cil_tmp53 = intel_crtc->lut_r[i];
  __cil_tmp54 = (int )__cil_tmp53;
  __cil_tmp55 = __cil_tmp54 << 16;
  __cil_tmp56 = __cil_tmp55 | __cil_tmp52;
  __cil_tmp57 = __cil_tmp56 | __cil_tmp49;
  __cil_tmp58 = (u32 )__cil_tmp57;
  i915_write32___4(dev_priv, __cil_tmp47, __cil_tmp58);
  i = i + 1;
  }
  ldv_39598: ;
  if (i <= 255) {
    goto ldv_39597;
  } else {
    goto ldv_39599;
  }
  ldv_39599: ;
  return;
}
}
static void i845_update_cursor(struct drm_crtc *crtc , u32 base )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  bool visible ;
  u32 cntl ;
  void *__cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  bool __cil_tmp12 ;
  int __cil_tmp13 ;

  {
  dev = crtc->dev;
  __cil_tmp9 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp10 = base != 0U;
  visible = (bool )__cil_tmp10;
  {
  __cil_tmp11 = (int )visible;
  __cil_tmp12 = intel_crtc->cursor_visible;
  __cil_tmp13 = (int )__cil_tmp12;
  if (__cil_tmp13 == __cil_tmp11) {
    return;
  } else {

  }
  }
  {
  cntl = i915_read32___6(dev_priv, 458880U);
  }
  if ((int )visible) {
    {
    i915_write32___4(dev_priv, 458884U, base);
    cntl = cntl & 4177526783U;
    cntl = cntl | 3288334336U;
    }
  } else {
    cntl = cntl & 1073741823U;
  }
  {
  i915_write32___4(dev_priv, 458880U, cntl);
  intel_crtc->cursor_visible = visible;
  }
  return;
}
}
static void i9xx_update_cursor(struct drm_crtc *crtc , u32 base )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  bool visible ;
  uint32_t cntl ;
  u32 tmp ;
  void *__cil_tmp11 ;
  enum pipe __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  bool __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  u32 __cil_tmp19 ;
  int __cil_tmp20 ;
  uint32_t __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  u32 __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  u32 __cil_tmp27 ;

  {
  dev = crtc->dev;
  __cil_tmp11 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp11;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp12 = intel_crtc->pipe;
  pipe = (int )__cil_tmp12;
  __cil_tmp13 = base != 0U;
  visible = (bool )__cil_tmp13;
  {
  __cil_tmp14 = (int )visible;
  __cil_tmp15 = intel_crtc->cursor_visible;
  __cil_tmp16 = (int )__cil_tmp15;
  if (__cil_tmp16 != __cil_tmp14) {
    {
    __cil_tmp17 = pipe + 7170;
    __cil_tmp18 = __cil_tmp17 * 64;
    __cil_tmp19 = (u32 )__cil_tmp18;
    tmp = i915_read32___6(dev_priv, __cil_tmp19);
    cntl = tmp;
    }
    if (base != 0U) {
      cntl = cntl & 4026531800U;
      cntl = cntl | 67108903U;
      __cil_tmp20 = pipe << 28;
      __cil_tmp21 = (uint32_t )__cil_tmp20;
      cntl = __cil_tmp21 | cntl;
    } else {
      cntl = cntl & 4227858392U;
      cntl = cntl;
    }
    {
    __cil_tmp22 = pipe + 7170;
    __cil_tmp23 = __cil_tmp22 * 64;
    __cil_tmp24 = (u32 )__cil_tmp23;
    i915_write32___4(dev_priv, __cil_tmp24, cntl);
    intel_crtc->cursor_visible = visible;
    }
  } else {

  }
  }
  {
  __cil_tmp25 = pipe * 64;
  __cil_tmp26 = __cil_tmp25 + 458884;
  __cil_tmp27 = (u32 )__cil_tmp26;
  i915_write32___4(dev_priv, __cil_tmp27, base);
  }
  return;
}
}
static void intel_crtc_update_cursor(struct drm_crtc *crtc , bool on )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  int x ;
  int y ;
  u32 base ;
  u32 pos ;
  bool visible ;
  struct drm_framebuffer const *__mptr___0 ;
  void *__cil_tmp14 ;
  enum pipe __cil_tmp15 ;
  int16_t __cil_tmp16 ;
  int16_t __cil_tmp17 ;
  bool __cil_tmp18 ;
  struct drm_framebuffer *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  struct drm_framebuffer *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  struct drm_framebuffer *__cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  int __cil_tmp25 ;
  struct drm_framebuffer *__cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  int __cil_tmp28 ;
  int16_t __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  u32 __cil_tmp32 ;
  int16_t __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  int __cil_tmp36 ;
  u32 __cil_tmp37 ;
  int __cil_tmp38 ;
  bool __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  u32 __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;
  struct drm_framebuffer *__cil_tmp45 ;
  struct intel_framebuffer *__cil_tmp46 ;
  struct drm_i915_gem_object *__cil_tmp47 ;

  {
  dev = crtc->dev;
  __cil_tmp14 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp14;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp15 = intel_crtc->pipe;
  pipe = (int )__cil_tmp15;
  __cil_tmp16 = intel_crtc->cursor_x;
  x = (int )__cil_tmp16;
  __cil_tmp17 = intel_crtc->cursor_y;
  y = (int )__cil_tmp17;
  pos = 0U;
  if ((int )on) {
    {
    __cil_tmp18 = crtc->enabled;
    if ((int )__cil_tmp18) {
      {
      __cil_tmp19 = (struct drm_framebuffer *)0;
      __cil_tmp20 = (unsigned long )__cil_tmp19;
      __cil_tmp21 = crtc->fb;
      __cil_tmp22 = (unsigned long )__cil_tmp21;
      if (__cil_tmp22 != __cil_tmp20) {
        base = intel_crtc->cursor_addr;
        {
        __cil_tmp23 = crtc->fb;
        __cil_tmp24 = __cil_tmp23->width;
        __cil_tmp25 = (int )__cil_tmp24;
        if (__cil_tmp25 < x) {
          base = 0U;
        } else {

        }
        }
        {
        __cil_tmp26 = crtc->fb;
        __cil_tmp27 = __cil_tmp26->height;
        __cil_tmp28 = (int )__cil_tmp27;
        if (__cil_tmp28 < y) {
          base = 0U;
        } else {

        }
        }
      } else {
        base = 0U;
      }
      }
    } else {
      base = 0U;
    }
    }
  } else {
    base = 0U;
  }
  if (x < 0) {
    {
    __cil_tmp29 = intel_crtc->cursor_width;
    __cil_tmp30 = (int )__cil_tmp29;
    __cil_tmp31 = __cil_tmp30 + x;
    if (__cil_tmp31 < 0) {
      base = 0U;
    } else {

    }
    }
    pos = pos | 32768U;
    x = - x;
  } else {

  }
  __cil_tmp32 = (u32 )x;
  pos = pos | __cil_tmp32;
  if (y < 0) {
    {
    __cil_tmp33 = intel_crtc->cursor_height;
    __cil_tmp34 = (int )__cil_tmp33;
    __cil_tmp35 = __cil_tmp34 + y;
    if (__cil_tmp35 < 0) {
      base = 0U;
    } else {

    }
    }
    pos = pos | 2147483648U;
    y = - y;
  } else {

  }
  __cil_tmp36 = y << 16;
  __cil_tmp37 = (u32 )__cil_tmp36;
  pos = __cil_tmp37 | pos;
  __cil_tmp38 = base != 0U;
  visible = (bool )__cil_tmp38;
  if (! visible) {
    {
    __cil_tmp39 = intel_crtc->cursor_visible;
    if (! __cil_tmp39) {
      return;
    } else {

    }
    }
  } else {

  }
  {
  __cil_tmp40 = pipe * 64;
  __cil_tmp41 = __cil_tmp40 + 458888;
  __cil_tmp42 = (u32 )__cil_tmp41;
  i915_write32___4(dev_priv, __cil_tmp42, pos);
  }
  {
  __cil_tmp43 = dev->pci_device;
  if (__cil_tmp43 == 9570) {
    {
    i845_update_cursor(crtc, base);
    }
  } else {
    {
    __cil_tmp44 = dev->pci_device;
    if (__cil_tmp44 == 9586) {
      {
      i845_update_cursor(crtc, base);
      }
    } else {
      {
      i9xx_update_cursor(crtc, base);
      }
    }
    }
  }
  }
  if ((int )visible) {
    {
    __cil_tmp45 = crtc->fb;
    __mptr___0 = (struct drm_framebuffer const *)__cil_tmp45;
    __cil_tmp46 = (struct intel_framebuffer *)__mptr___0;
    __cil_tmp47 = __cil_tmp46->obj;
    intel_mark_busy(dev, __cil_tmp47);
    }
  } else {

  }
  return;
}
}
static int intel_crtc_cursor_set(struct drm_crtc *crtc , struct drm_file *file , uint32_t handle ,
                                 uint32_t width , uint32_t height )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  struct drm_i915_gem_object *obj ;
  uint32_t addr ;
  int ret ;
  struct drm_gem_object const *__mptr___0 ;
  struct drm_gem_object *tmp ;
  int align ;
  int tmp___0 ;
  int tmp___1 ;
  void *__cil_tmp18 ;
  struct mutex *__cil_tmp19 ;
  struct drm_gem_object *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  struct drm_gem_object *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  uint32_t __cil_tmp24 ;
  uint32_t __cil_tmp25 ;
  size_t __cil_tmp26 ;
  size_t __cil_tmp27 ;
  struct mutex *__cil_tmp28 ;
  struct intel_device_info const *__cil_tmp29 ;
  unsigned char *__cil_tmp30 ;
  unsigned char *__cil_tmp31 ;
  unsigned char __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned char *__cil_tmp34 ;
  unsigned char *__cil_tmp35 ;
  unsigned char __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  bool __cil_tmp38 ;
  bool __cil_tmp39 ;
  int __cil_tmp40 ;
  enum pipe __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  struct drm_i915_gem_phys_object *__cil_tmp43 ;
  drm_dma_handle_t *__cil_tmp44 ;
  dma_addr_t __cil_tmp45 ;
  void *__cil_tmp46 ;
  struct drm_i915_private *__cil_tmp47 ;
  struct intel_device_info const *__cil_tmp48 ;
  u8 __cil_tmp49 ;
  unsigned char __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  uint32_t __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  struct drm_i915_gem_object *__cil_tmp54 ;
  unsigned long __cil_tmp55 ;
  struct drm_i915_gem_object *__cil_tmp56 ;
  unsigned long __cil_tmp57 ;
  struct intel_device_info const *__cil_tmp58 ;
  unsigned char *__cil_tmp59 ;
  unsigned char *__cil_tmp60 ;
  unsigned char __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  unsigned long __cil_tmp63 ;
  struct drm_i915_gem_object *__cil_tmp64 ;
  unsigned long __cil_tmp65 ;
  struct drm_i915_gem_object *__cil_tmp66 ;
  struct drm_i915_gem_object *__cil_tmp67 ;
  struct drm_i915_gem_object *__cil_tmp68 ;
  struct drm_gem_object *__cil_tmp69 ;
  struct mutex *__cil_tmp70 ;
  bool __cil_tmp71 ;
  struct mutex *__cil_tmp72 ;
  struct drm_gem_object *__cil_tmp73 ;

  {
  {
  dev = crtc->dev;
  __cil_tmp18 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp18;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  drm_ut_debug_printk(4U, "drm", "intel_crtc_cursor_set", "\n");
  }
  if (handle == 0U) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_crtc_cursor_set", "cursor off\n");
    addr = 0U;
    obj = (struct drm_i915_gem_object *)0;
    __cil_tmp19 = & dev->struct_mutex;
    mutex_lock_nested(__cil_tmp19, 0U);
    }
    goto finish;
  } else {

  }
  if (width != 64U) {
    {
    drm_err("intel_crtc_cursor_set", "we currently only support 64x64 cursors\n");
    }
    return (-22);
  } else
  if (height != 64U) {
    {
    drm_err("intel_crtc_cursor_set", "we currently only support 64x64 cursors\n");
    }
    return (-22);
  } else {

  }
  {
  tmp = drm_gem_object_lookup(dev, file, handle);
  __mptr___0 = (struct drm_gem_object const *)tmp;
  obj = (struct drm_i915_gem_object *)__mptr___0;
  }
  {
  __cil_tmp20 = (struct drm_gem_object *)0;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  __cil_tmp22 = & obj->base;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  if (__cil_tmp23 == __cil_tmp21) {
    return (-2);
  } else {

  }
  }
  {
  __cil_tmp24 = width * height;
  __cil_tmp25 = __cil_tmp24 * 4U;
  __cil_tmp26 = (size_t )__cil_tmp25;
  __cil_tmp27 = obj->base.size;
  if (__cil_tmp27 < __cil_tmp26) {
    {
    drm_err("intel_crtc_cursor_set", "buffer is to small\n");
    ret = -12;
    }
    goto fail;
  } else {

  }
  }
  {
  __cil_tmp28 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp28, 0U);
  }
  {
  __cil_tmp29 = dev_priv->info;
  __cil_tmp30 = (unsigned char *)__cil_tmp29;
  __cil_tmp31 = __cil_tmp30 + 2UL;
  __cil_tmp32 = *__cil_tmp31;
  __cil_tmp33 = (unsigned int )__cil_tmp32;
  if (__cil_tmp33 == 0U) {
    {
    __cil_tmp34 = (unsigned char *)obj;
    __cil_tmp35 = __cil_tmp34 + 225UL;
    __cil_tmp36 = *__cil_tmp35;
    __cil_tmp37 = (unsigned int )__cil_tmp36;
    if (__cil_tmp37 != 0U) {
      {
      drm_err("intel_crtc_cursor_set", "cursor cannot be tiled\n");
      ret = -22;
      }
      goto fail_locked;
    } else {

    }
    }
    {
    __cil_tmp38 = (bool )1;
    ret = i915_gem_object_pin(obj, 4096U, __cil_tmp38);
    }
    if (ret != 0) {
      {
      drm_err("intel_crtc_cursor_set", "failed to pin cursor bo\n");
      }
      goto fail_locked;
    } else {

    }
    {
    __cil_tmp39 = (bool )0;
    ret = i915_gem_object_set_to_gtt_domain(obj, __cil_tmp39);
    }
    if (ret != 0) {
      {
      drm_err("intel_crtc_cursor_set", "failed to move cursor bo into the GTT\n");
      }
      goto fail_unpin;
    } else {

    }
    {
    ret = i915_gem_object_put_fence(obj);
    }
    if (ret != 0) {
      {
      drm_err("intel_crtc_cursor_set", "failed to move cursor bo into the GTT\n");
      }
      goto fail_unpin;
    } else {

    }
    addr = obj->gtt_offset;
  } else {
    {
    __cil_tmp40 = dev->pci_device;
    if (__cil_tmp40 == 13687) {
      tmp___0 = 16384;
    } else {
      tmp___0 = 256;
    }
    }
    align = tmp___0;
    {
    __cil_tmp41 = intel_crtc->pipe;
    __cil_tmp42 = (unsigned int )__cil_tmp41;
    if (__cil_tmp42 == 0U) {
      tmp___1 = 1;
    } else {
      tmp___1 = 2;
    }
    }
    {
    ret = i915_gem_attach_phys_object(dev, obj, tmp___1, align);
    }
    if (ret != 0) {
      {
      drm_err("intel_crtc_cursor_set", "failed to attach phys object\n");
      }
      goto fail_locked;
    } else {

    }
    __cil_tmp43 = obj->phys_obj;
    __cil_tmp44 = __cil_tmp43->handle;
    __cil_tmp45 = __cil_tmp44->busaddr;
    addr = (uint32_t )__cil_tmp45;
  }
  }
  {
  __cil_tmp46 = dev->dev_private;
  __cil_tmp47 = (struct drm_i915_private *)__cil_tmp46;
  __cil_tmp48 = __cil_tmp47->info;
  __cil_tmp49 = __cil_tmp48->gen;
  __cil_tmp50 = (unsigned char )__cil_tmp49;
  __cil_tmp51 = (unsigned int )__cil_tmp50;
  if (__cil_tmp51 == 2U) {
    {
    __cil_tmp52 = height << 12;
    __cil_tmp53 = __cil_tmp52 | width;
    i915_write32___4(dev_priv, 458912U, __cil_tmp53);
    }
  } else {

  }
  }
  finish: ;
  {
  __cil_tmp54 = (struct drm_i915_gem_object *)0;
  __cil_tmp55 = (unsigned long )__cil_tmp54;
  __cil_tmp56 = intel_crtc->cursor_bo;
  __cil_tmp57 = (unsigned long )__cil_tmp56;
  if (__cil_tmp57 != __cil_tmp55) {
    {
    __cil_tmp58 = dev_priv->info;
    __cil_tmp59 = (unsigned char *)__cil_tmp58;
    __cil_tmp60 = __cil_tmp59 + 2UL;
    __cil_tmp61 = *__cil_tmp60;
    __cil_tmp62 = (unsigned int )__cil_tmp61;
    if (__cil_tmp62 != 0U) {
      {
      __cil_tmp63 = (unsigned long )obj;
      __cil_tmp64 = intel_crtc->cursor_bo;
      __cil_tmp65 = (unsigned long )__cil_tmp64;
      if (__cil_tmp65 != __cil_tmp63) {
        {
        __cil_tmp66 = intel_crtc->cursor_bo;
        i915_gem_detach_phys_object(dev, __cil_tmp66);
        }
      } else {
        {
        __cil_tmp67 = intel_crtc->cursor_bo;
        i915_gem_object_unpin(__cil_tmp67);
        }
      }
      }
    } else {

    }
    }
    {
    __cil_tmp68 = intel_crtc->cursor_bo;
    __cil_tmp69 = & __cil_tmp68->base;
    drm_gem_object_unreference(__cil_tmp69);
    }
  } else {

  }
  }
  {
  __cil_tmp70 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp70);
  intel_crtc->cursor_addr = addr;
  intel_crtc->cursor_bo = obj;
  intel_crtc->cursor_width = (int16_t )width;
  intel_crtc->cursor_height = (int16_t )height;
  __cil_tmp71 = (bool )1;
  intel_crtc_update_cursor(crtc, __cil_tmp71);
  }
  return (0);
  fail_unpin:
  {
  i915_gem_object_unpin(obj);
  }
  fail_locked:
  {
  __cil_tmp72 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp72);
  }
  fail:
  {
  __cil_tmp73 = & obj->base;
  drm_gem_object_unreference_unlocked(__cil_tmp73);
  }
  return (ret);
}
}
static int intel_crtc_cursor_move(struct drm_crtc *crtc , int x , int y )
{ struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  bool __cil_tmp6 ;

  {
  {
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  intel_crtc->cursor_x = (int16_t )x;
  intel_crtc->cursor_y = (int16_t )y;
  __cil_tmp6 = (bool )1;
  intel_crtc_update_cursor(crtc, __cil_tmp6);
  }
  return (0);
}
}
void intel_crtc_fb_gamma_set(struct drm_crtc *crtc , u16 red , u16 green , u16 blue ,
                             int regno )
{ struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;

  {
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp8 = (int )red;
  __cil_tmp9 = __cil_tmp8 >> 8;
  intel_crtc->lut_r[regno] = (u8 )__cil_tmp9;
  __cil_tmp10 = (int )green;
  __cil_tmp11 = __cil_tmp10 >> 8;
  intel_crtc->lut_g[regno] = (u8 )__cil_tmp11;
  __cil_tmp12 = (int )blue;
  __cil_tmp13 = __cil_tmp12 >> 8;
  intel_crtc->lut_b[regno] = (u8 )__cil_tmp13;
  return;
}
}
void intel_crtc_fb_gamma_get(struct drm_crtc *crtc , u16 *red , u16 *green , u16 *blue ,
                             int regno )
{ struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  u8 __cil_tmp8 ;
  u16 __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  u8 __cil_tmp12 ;
  u16 __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  u8 __cil_tmp16 ;
  u16 __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;

  {
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp8 = intel_crtc->lut_r[regno];
  __cil_tmp9 = (u16 )__cil_tmp8;
  __cil_tmp10 = (int )__cil_tmp9;
  __cil_tmp11 = __cil_tmp10 << 8U;
  *red = (u16 )__cil_tmp11;
  __cil_tmp12 = intel_crtc->lut_g[regno];
  __cil_tmp13 = (u16 )__cil_tmp12;
  __cil_tmp14 = (int )__cil_tmp13;
  __cil_tmp15 = __cil_tmp14 << 8U;
  *green = (u16 )__cil_tmp15;
  __cil_tmp16 = intel_crtc->lut_b[regno];
  __cil_tmp17 = (u16 )__cil_tmp16;
  __cil_tmp18 = (int )__cil_tmp17;
  __cil_tmp19 = __cil_tmp18 << 8U;
  *blue = (u16 )__cil_tmp19;
  return;
}
}
static void intel_crtc_gamma_set(struct drm_crtc *crtc , u16 *red , u16 *green , u16 *blue ,
                                 uint32_t start , uint32_t size )
{ int end ;
  unsigned int tmp ;
  int i ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  uint32_t __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  u16 *__cil_tmp14 ;
  u16 __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  u16 *__cil_tmp19 ;
  u16 __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  u16 *__cil_tmp24 ;
  u16 __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;

  {
  {
  __cil_tmp12 = start + size;
  if (256U < __cil_tmp12) {
    tmp = 256U;
  } else {
    tmp = start + size;
  }
  }
  end = (int )tmp;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  i = (int )start;
  goto ldv_39705;
  ldv_39704:
  __cil_tmp13 = (unsigned long )i;
  __cil_tmp14 = red + __cil_tmp13;
  __cil_tmp15 = *__cil_tmp14;
  __cil_tmp16 = (int )__cil_tmp15;
  __cil_tmp17 = __cil_tmp16 >> 8;
  intel_crtc->lut_r[i] = (u8 )__cil_tmp17;
  __cil_tmp18 = (unsigned long )i;
  __cil_tmp19 = green + __cil_tmp18;
  __cil_tmp20 = *__cil_tmp19;
  __cil_tmp21 = (int )__cil_tmp20;
  __cil_tmp22 = __cil_tmp21 >> 8;
  intel_crtc->lut_g[i] = (u8 )__cil_tmp22;
  __cil_tmp23 = (unsigned long )i;
  __cil_tmp24 = blue + __cil_tmp23;
  __cil_tmp25 = *__cil_tmp24;
  __cil_tmp26 = (int )__cil_tmp25;
  __cil_tmp27 = __cil_tmp26 >> 8;
  intel_crtc->lut_b[i] = (u8 )__cil_tmp27;
  i = i + 1;
  ldv_39705: ;
  if (i < end) {
    goto ldv_39704;
  } else {
    goto ldv_39706;
  }
  ldv_39706:
  {
  intel_crtc_load_lut(crtc);
  }
  return;
}
}
static struct drm_display_mode load_detect_mode =
     {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'6', (char )'4',
                                                               (char )'0', (char )'x',
                                                               (char )'4', (char )'8',
                                                               (char )'0', (char )'\000'},
    0, (enum drm_mode_status )0, 16, 31500, 640, 664, 704, 832, 0, 480, 489, 491,
    520, 0, 10U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
    0, 0, 0};
static struct drm_framebuffer *intel_framebuffer_create(struct drm_device *dev , struct drm_mode_fb_cmd *mode_cmd ,
                                                        struct drm_i915_gem_object *obj )
{ struct intel_framebuffer *intel_fb ;
  int ret ;
  void *tmp ;
  void *tmp___0 ;
  void *tmp___1 ;
  struct intel_framebuffer *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct drm_gem_object *__cil_tmp12 ;
  struct drm_gem_object *__cil_tmp13 ;
  void const *__cil_tmp14 ;
  long __cil_tmp15 ;

  {
  {
  tmp = kzalloc(96UL, 208U);
  intel_fb = (struct intel_framebuffer *)tmp;
  }
  {
  __cil_tmp9 = (struct intel_framebuffer *)0;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = (unsigned long )intel_fb;
  if (__cil_tmp11 == __cil_tmp10) {
    {
    __cil_tmp12 = & obj->base;
    drm_gem_object_unreference_unlocked(__cil_tmp12);
    tmp___0 = ERR_PTR(-12L);
    }
    return ((struct drm_framebuffer *)tmp___0);
  } else {

  }
  }
  {
  ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj);
  }
  if (ret != 0) {
    {
    __cil_tmp13 = & obj->base;
    drm_gem_object_unreference_unlocked(__cil_tmp13);
    __cil_tmp14 = (void const *)intel_fb;
    kfree(__cil_tmp14);
    __cil_tmp15 = (long )ret;
    tmp___1 = ERR_PTR(__cil_tmp15);
    }
    return ((struct drm_framebuffer *)tmp___1);
  } else {

  }
  return (& intel_fb->base);
}
}
static u32 intel_framebuffer_pitch_for_width(int width , int bpp )
{ u32 pitch ;
  int __cil_tmp4 ;
  int __cil_tmp5 ;
  int __cil_tmp6 ;
  u32 __cil_tmp7 ;

  {
  __cil_tmp4 = width * bpp;
  __cil_tmp5 = __cil_tmp4 + 7;
  __cil_tmp6 = __cil_tmp5 / 8;
  pitch = (u32 )__cil_tmp6;
  {
  __cil_tmp7 = pitch + 63U;
  return (__cil_tmp7 & 4294967232U);
  }
}
}
static u32 intel_framebuffer_size_for_mode(struct drm_display_mode *mode , int bpp )
{ u32 pitch ;
  u32 tmp ;
  int __cil_tmp5 ;
  int __cil_tmp6 ;
  u32 __cil_tmp7 ;
  u32 __cil_tmp8 ;
  u32 __cil_tmp9 ;

  {
  {
  __cil_tmp5 = mode->hdisplay;
  tmp = intel_framebuffer_pitch_for_width(__cil_tmp5, bpp);
  pitch = tmp;
  }
  {
  __cil_tmp6 = mode->vdisplay;
  __cil_tmp7 = (u32 )__cil_tmp6;
  __cil_tmp8 = __cil_tmp7 * pitch;
  __cil_tmp9 = __cil_tmp8 + 4095U;
  return (__cil_tmp9 & 4294963200U);
  }
}
}
static struct drm_framebuffer *intel_framebuffer_create_for_mode(struct drm_device *dev ,
                                                                 struct drm_display_mode *mode ,
                                                                 int depth , int bpp )
{ struct drm_i915_gem_object *obj ;
  struct drm_mode_fb_cmd mode_cmd ;
  u32 tmp ;
  void *tmp___0 ;
  struct drm_framebuffer *tmp___1 ;
  size_t __cil_tmp10 ;
  struct drm_i915_gem_object *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;

  {
  {
  tmp = intel_framebuffer_size_for_mode(mode, bpp);
  __cil_tmp10 = (size_t )tmp;
  obj = i915_gem_alloc_object(dev, __cil_tmp10);
  }
  {
  __cil_tmp11 = (struct drm_i915_gem_object *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = (unsigned long )obj;
  if (__cil_tmp13 == __cil_tmp12) {
    {
    tmp___0 = ERR_PTR(-12L);
    }
    return ((struct drm_framebuffer *)tmp___0);
  } else {

  }
  }
  {
  __cil_tmp14 = mode->hdisplay;
  mode_cmd.width = (__u32 )__cil_tmp14;
  __cil_tmp15 = mode->vdisplay;
  mode_cmd.height = (__u32 )__cil_tmp15;
  mode_cmd.depth = (__u32 )depth;
  mode_cmd.bpp = (__u32 )bpp;
  __cil_tmp16 = (int )mode_cmd.width;
  mode_cmd.pitch = intel_framebuffer_pitch_for_width(__cil_tmp16, bpp);
  tmp___1 = intel_framebuffer_create(dev, & mode_cmd, obj);
  }
  return (tmp___1);
}
}
static struct drm_framebuffer *mode_fits_in_fbdev(struct drm_device *dev , struct drm_display_mode *mode )
{ struct drm_i915_private *dev_priv ;
  struct drm_i915_gem_object *obj ;
  struct drm_framebuffer *fb ;
  u32 tmp ;
  void *__cil_tmp7 ;
  struct intel_fbdev *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  struct intel_fbdev *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct intel_fbdev *__cil_tmp12 ;
  struct drm_i915_gem_object *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct intel_fbdev *__cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  size_t __cil_tmp24 ;
  size_t __cil_tmp25 ;

  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  {
  __cil_tmp8 = (struct intel_fbdev *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = dev_priv->fbdev;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  if (__cil_tmp11 == __cil_tmp9) {
    return ((struct drm_framebuffer *)0);
  } else {

  }
  }
  __cil_tmp12 = dev_priv->fbdev;
  obj = __cil_tmp12->ifb.obj;
  {
  __cil_tmp13 = (struct drm_i915_gem_object *)0;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = (unsigned long )obj;
  if (__cil_tmp15 == __cil_tmp14) {
    return ((struct drm_framebuffer *)0);
  } else {

  }
  }
  {
  __cil_tmp16 = dev_priv->fbdev;
  fb = & __cil_tmp16->ifb.base;
  __cil_tmp17 = mode->hdisplay;
  __cil_tmp18 = fb->bits_per_pixel;
  tmp = intel_framebuffer_pitch_for_width(__cil_tmp17, __cil_tmp18);
  }
  {
  __cil_tmp19 = fb->pitch;
  if (__cil_tmp19 < tmp) {
    return ((struct drm_framebuffer *)0);
  } else {

  }
  }
  {
  __cil_tmp20 = fb->pitch;
  __cil_tmp21 = mode->vdisplay;
  __cil_tmp22 = (unsigned int )__cil_tmp21;
  __cil_tmp23 = __cil_tmp22 * __cil_tmp20;
  __cil_tmp24 = (size_t )__cil_tmp23;
  __cil_tmp25 = obj->base.size;
  if (__cil_tmp25 < __cil_tmp24) {
    return ((struct drm_framebuffer *)0);
  } else {

  }
  }
  return (fb);
}
}
bool intel_get_load_detect_pipe(struct intel_encoder *intel_encoder , struct drm_connector *connector ,
                                struct drm_display_mode *mode , struct intel_load_detect_pipe *old )
{ struct intel_crtc *intel_crtc ;
  struct drm_crtc *possible_crtc ;
  struct drm_encoder *encoder ;
  struct drm_crtc *crtc ;
  struct drm_device *dev ;
  struct drm_framebuffer *old_fb ;
  int i ;
  char *tmp ;
  char *tmp___0 ;
  struct drm_crtc const *__mptr ;
  struct drm_encoder_helper_funcs *encoder_funcs ;
  struct drm_crtc_helper_funcs *crtc_funcs ;
  struct list_head const *__mptr___0 ;
  struct list_head const *__mptr___1 ;
  struct drm_crtc const *__mptr___2 ;
  long tmp___1 ;
  bool tmp___2 ;
  int tmp___3 ;
  uint32_t __cil_tmp23 ;
  uint32_t __cil_tmp24 ;
  struct drm_crtc *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  struct drm_crtc *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  int __cil_tmp29 ;
  void *__cil_tmp30 ;
  void (*__cil_tmp31)(struct drm_crtc * , int ) ;
  void *__cil_tmp32 ;
  void (*__cil_tmp33)(struct drm_encoder * , int ) ;
  struct list_head *__cil_tmp34 ;
  struct drm_crtc *__cil_tmp35 ;
  int __cil_tmp36 ;
  uint32_t __cil_tmp37 ;
  uint32_t __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  bool __cil_tmp40 ;
  struct list_head *__cil_tmp41 ;
  struct drm_crtc *__cil_tmp42 ;
  struct list_head *__cil_tmp43 ;
  unsigned long __cil_tmp44 ;
  struct list_head *__cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  struct drm_crtc *__cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  unsigned long __cil_tmp49 ;
  struct drm_display_mode *__cil_tmp50 ;
  unsigned long __cil_tmp51 ;
  unsigned long __cil_tmp52 ;
  struct drm_framebuffer *__cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  struct drm_framebuffer *__cil_tmp55 ;
  unsigned long __cil_tmp56 ;
  struct drm_framebuffer *__cil_tmp57 ;
  void const *__cil_tmp58 ;
  struct drm_framebuffer *__cil_tmp59 ;
  unsigned long __cil_tmp60 ;
  struct drm_framebuffer *__cil_tmp61 ;
  unsigned long __cil_tmp62 ;
  struct drm_framebuffer *__cil_tmp63 ;
  struct drm_framebuffer_funcs const *__cil_tmp64 ;
  void (*__cil_tmp65)(struct drm_framebuffer * ) ;
  struct drm_framebuffer *__cil_tmp66 ;
  enum pipe __cil_tmp67 ;
  int __cil_tmp68 ;

  {
  {
  encoder = & intel_encoder->base;
  crtc = (struct drm_crtc *)0;
  dev = encoder->dev;
  i = -1;
  tmp = drm_get_encoder_name(encoder);
  tmp___0 = drm_get_connector_name(connector);
  __cil_tmp23 = connector->base.id;
  __cil_tmp24 = encoder->base.id;
  drm_ut_debug_printk(4U, "drm", "intel_get_load_detect_pipe", "[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
                      __cil_tmp23, tmp___0, __cil_tmp24, tmp);
  }
  {
  __cil_tmp25 = (struct drm_crtc *)0;
  __cil_tmp26 = (unsigned long )__cil_tmp25;
  __cil_tmp27 = encoder->crtc;
  __cil_tmp28 = (unsigned long )__cil_tmp27;
  if (__cil_tmp28 != __cil_tmp26) {
    crtc = encoder->crtc;
    __mptr = (struct drm_crtc const *)crtc;
    intel_crtc = (struct intel_crtc *)__mptr;
    old->dpms_mode = intel_crtc->dpms_mode;
    old->load_detect_temp = (bool )0;
    {
    __cil_tmp29 = intel_crtc->dpms_mode;
    if (__cil_tmp29 != 0) {
      {
      __cil_tmp30 = crtc->helper_private;
      crtc_funcs = (struct drm_crtc_helper_funcs *)__cil_tmp30;
      __cil_tmp31 = crtc_funcs->dpms;
      (*__cil_tmp31)(crtc, 0);
      __cil_tmp32 = encoder->helper_private;
      encoder_funcs = (struct drm_encoder_helper_funcs *)__cil_tmp32;
      __cil_tmp33 = encoder_funcs->dpms;
      (*__cil_tmp33)(encoder, 0);
      }
    } else {

    }
    }
    return ((bool )1);
  } else {

  }
  }
  __cil_tmp34 = dev->mode_config.crtc_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp34;
  __cil_tmp35 = (struct drm_crtc *)__mptr___0;
  possible_crtc = __cil_tmp35 + 1152921504606846968UL;
  goto ldv_39765;
  ldv_39764:
  i = i + 1;
  {
  __cil_tmp36 = 1 << i;
  __cil_tmp37 = (uint32_t )__cil_tmp36;
  __cil_tmp38 = encoder->possible_crtcs;
  __cil_tmp39 = __cil_tmp38 & __cil_tmp37;
  if (__cil_tmp39 == 0U) {
    goto ldv_39762;
  } else {

  }
  }
  {
  __cil_tmp40 = possible_crtc->enabled;
  if (! __cil_tmp40) {
    crtc = possible_crtc;
    goto ldv_39763;
  } else {

  }
  }
  ldv_39762:
  __cil_tmp41 = possible_crtc->head.next;
  __mptr___1 = (struct list_head const *)__cil_tmp41;
  __cil_tmp42 = (struct drm_crtc *)__mptr___1;
  possible_crtc = __cil_tmp42 + 1152921504606846968UL;
  ldv_39765: ;
  {
  __cil_tmp43 = & dev->mode_config.crtc_list;
  __cil_tmp44 = (unsigned long )__cil_tmp43;
  __cil_tmp45 = & possible_crtc->head;
  __cil_tmp46 = (unsigned long )__cil_tmp45;
  if (__cil_tmp46 != __cil_tmp44) {
    goto ldv_39764;
  } else {
    goto ldv_39763;
  }
  }
  ldv_39763: ;
  {
  __cil_tmp47 = (struct drm_crtc *)0;
  __cil_tmp48 = (unsigned long )__cil_tmp47;
  __cil_tmp49 = (unsigned long )crtc;
  if (__cil_tmp49 == __cil_tmp48) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_get_load_detect_pipe", "no pipe available for load-detect\n");
    }
    return ((bool )0);
  } else {

  }
  }
  encoder->crtc = crtc;
  connector->encoder = encoder;
  __mptr___2 = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr___2;
  old->dpms_mode = intel_crtc->dpms_mode;
  old->load_detect_temp = (bool )1;
  old->release_fb = (struct drm_framebuffer *)0;
  {
  __cil_tmp50 = (struct drm_display_mode *)0;
  __cil_tmp51 = (unsigned long )__cil_tmp50;
  __cil_tmp52 = (unsigned long )mode;
  if (__cil_tmp52 == __cil_tmp51) {
    mode = & load_detect_mode;
  } else {

  }
  }
  {
  old_fb = crtc->fb;
  crtc->fb = mode_fits_in_fbdev(dev, mode);
  }
  {
  __cil_tmp53 = (struct drm_framebuffer *)0;
  __cil_tmp54 = (unsigned long )__cil_tmp53;
  __cil_tmp55 = crtc->fb;
  __cil_tmp56 = (unsigned long )__cil_tmp55;
  if (__cil_tmp56 == __cil_tmp54) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_get_load_detect_pipe", "creating tmp fb for load-detection\n");
    crtc->fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32);
    old->release_fb = crtc->fb;
    }
  } else {
    {
    drm_ut_debug_printk(4U, "drm", "intel_get_load_detect_pipe", "reusing fbdev for load-detection framebuffer\n");
    }
  }
  }
  {
  __cil_tmp57 = crtc->fb;
  __cil_tmp58 = (void const *)__cil_tmp57;
  tmp___1 = IS_ERR(__cil_tmp58);
  }
  if (tmp___1 != 0L) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_get_load_detect_pipe", "failed to allocate framebuffer for load-detection\n");
    crtc->fb = old_fb;
    }
    return ((bool )0);
  } else {

  }
  {
  tmp___2 = drm_crtc_helper_set_mode(crtc, mode, 0, 0, old_fb);
  }
  if (tmp___2) {
    tmp___3 = 0;
  } else {
    tmp___3 = 1;
  }
  if (tmp___3) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_get_load_detect_pipe", "failed to set mode on load-detect pipe\n");
    }
    {
    __cil_tmp59 = (struct drm_framebuffer *)0;
    __cil_tmp60 = (unsigned long )__cil_tmp59;
    __cil_tmp61 = old->release_fb;
    __cil_tmp62 = (unsigned long )__cil_tmp61;
    if (__cil_tmp62 != __cil_tmp60) {
      {
      __cil_tmp63 = old->release_fb;
      __cil_tmp64 = __cil_tmp63->funcs;
      __cil_tmp65 = __cil_tmp64->destroy;
      __cil_tmp66 = old->release_fb;
      (*__cil_tmp65)(__cil_tmp66);
      }
    } else {

    }
    }
    crtc->fb = old_fb;
    return ((bool )0);
  } else {

  }
  {
  __cil_tmp67 = intel_crtc->pipe;
  __cil_tmp68 = (int )__cil_tmp67;
  intel_wait_for_vblank(dev, __cil_tmp68);
  }
  return ((bool )1);
}
}
void intel_release_load_detect_pipe(struct intel_encoder *intel_encoder , struct drm_connector *connector ,
                                    struct intel_load_detect_pipe *old )
{ struct drm_encoder *encoder ;
  struct drm_device *dev ;
  struct drm_crtc *crtc ;
  struct drm_encoder_helper_funcs *encoder_funcs ;
  struct drm_crtc_helper_funcs *crtc_funcs ;
  char *tmp ;
  char *tmp___0 ;
  void *__cil_tmp11 ;
  void *__cil_tmp12 ;
  uint32_t __cil_tmp13 ;
  uint32_t __cil_tmp14 ;
  bool __cil_tmp15 ;
  struct drm_framebuffer *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct drm_framebuffer *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  struct drm_framebuffer *__cil_tmp20 ;
  struct drm_framebuffer_funcs const *__cil_tmp21 ;
  void (*__cil_tmp22)(struct drm_framebuffer * ) ;
  struct drm_framebuffer *__cil_tmp23 ;
  int __cil_tmp24 ;
  void (*__cil_tmp25)(struct drm_encoder * , int ) ;
  int __cil_tmp26 ;
  void (*__cil_tmp27)(struct drm_crtc * , int ) ;
  int __cil_tmp28 ;

  {
  {
  encoder = & intel_encoder->base;
  dev = encoder->dev;
  crtc = encoder->crtc;
  __cil_tmp11 = encoder->helper_private;
  encoder_funcs = (struct drm_encoder_helper_funcs *)__cil_tmp11;
  __cil_tmp12 = crtc->helper_private;
  crtc_funcs = (struct drm_crtc_helper_funcs *)__cil_tmp12;
  tmp = drm_get_encoder_name(encoder);
  tmp___0 = drm_get_connector_name(connector);
  __cil_tmp13 = connector->base.id;
  __cil_tmp14 = encoder->base.id;
  drm_ut_debug_printk(4U, "drm", "intel_release_load_detect_pipe", "[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
                      __cil_tmp13, tmp___0, __cil_tmp14, tmp);
  }
  {
  __cil_tmp15 = old->load_detect_temp;
  if ((int )__cil_tmp15) {
    {
    connector->encoder = (struct drm_encoder *)0;
    drm_helper_disable_unused_functions(dev);
    }
    {
    __cil_tmp16 = (struct drm_framebuffer *)0;
    __cil_tmp17 = (unsigned long )__cil_tmp16;
    __cil_tmp18 = old->release_fb;
    __cil_tmp19 = (unsigned long )__cil_tmp18;
    if (__cil_tmp19 != __cil_tmp17) {
      {
      __cil_tmp20 = old->release_fb;
      __cil_tmp21 = __cil_tmp20->funcs;
      __cil_tmp22 = __cil_tmp21->destroy;
      __cil_tmp23 = old->release_fb;
      (*__cil_tmp22)(__cil_tmp23);
      }
    } else {

    }
    }
    return;
  } else {

  }
  }
  {
  __cil_tmp24 = old->dpms_mode;
  if (__cil_tmp24 != 0) {
    {
    __cil_tmp25 = encoder_funcs->dpms;
    __cil_tmp26 = old->dpms_mode;
    (*__cil_tmp25)(encoder, __cil_tmp26);
    __cil_tmp27 = crtc_funcs->dpms;
    __cil_tmp28 = old->dpms_mode;
    (*__cil_tmp27)(crtc, __cil_tmp28);
    }
  } else {

  }
  }
  return;
}
}
static int intel_crtc_clock_get(struct drm_device *dev , struct drm_crtc *crtc )
{ struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  u32 dpll ;
  u32 tmp ;
  u32 fp ;
  intel_clock_t clock ;
  int tmp___0 ;
  bool is_lvds ;
  u32 tmp___1 ;
  int tmp___2 ;
  void *__cil_tmp15 ;
  enum pipe __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  u32 __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  u32 __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  u32 __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  void *__cil_tmp29 ;
  struct drm_i915_private *__cil_tmp30 ;
  struct intel_device_info const *__cil_tmp31 ;
  unsigned char *__cil_tmp32 ;
  unsigned char *__cil_tmp33 ;
  unsigned char __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  int __cil_tmp42 ;
  void *__cil_tmp43 ;
  struct drm_i915_private *__cil_tmp44 ;
  struct intel_device_info const *__cil_tmp45 ;
  u8 __cil_tmp46 ;
  unsigned char __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  void *__cil_tmp49 ;
  struct drm_i915_private *__cil_tmp50 ;
  struct intel_device_info const *__cil_tmp51 ;
  unsigned char *__cil_tmp52 ;
  unsigned char *__cil_tmp53 ;
  unsigned char __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  int __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  int __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  int __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  int __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  int __cil_tmp68 ;
  int __cil_tmp69 ;
  int __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  unsigned int __cil_tmp72 ;
  int __cil_tmp73 ;
  unsigned int __cil_tmp74 ;
  unsigned int __cil_tmp75 ;
  unsigned int __cil_tmp76 ;
  unsigned int __cil_tmp77 ;
  unsigned int __cil_tmp78 ;
  unsigned int __cil_tmp79 ;

  {
  {
  __cil_tmp15 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp15;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp16 = intel_crtc->pipe;
  pipe = (int )__cil_tmp16;
  __cil_tmp17 = pipe + 6149;
  __cil_tmp18 = __cil_tmp17 * 4;
  __cil_tmp19 = (u32 )__cil_tmp18;
  tmp = i915_read32___6(dev_priv, __cil_tmp19);
  dpll = tmp;
  }
  {
  __cil_tmp20 = dpll & 256U;
  if (__cil_tmp20 == 0U) {
    {
    __cil_tmp21 = pipe + 3080;
    __cil_tmp22 = __cil_tmp21 * 8;
    __cil_tmp23 = (u32 )__cil_tmp22;
    fp = i915_read32___6(dev_priv, __cil_tmp23);
    }
  } else {
    {
    __cil_tmp24 = pipe * 8;
    __cil_tmp25 = __cil_tmp24 + 24644;
    __cil_tmp26 = (u32 )__cil_tmp25;
    fp = i915_read32___6(dev_priv, __cil_tmp26);
    }
  }
  }
  __cil_tmp27 = fp & 16128U;
  __cil_tmp28 = __cil_tmp27 >> 8;
  clock.m1 = (int )__cil_tmp28;
  {
  __cil_tmp29 = dev->dev_private;
  __cil_tmp30 = (struct drm_i915_private *)__cil_tmp29;
  __cil_tmp31 = __cil_tmp30->info;
  __cil_tmp32 = (unsigned char *)__cil_tmp31;
  __cil_tmp33 = __cil_tmp32 + 1UL;
  __cil_tmp34 = *__cil_tmp33;
  __cil_tmp35 = (unsigned int )__cil_tmp34;
  if (__cil_tmp35 != 0U) {
    {
    __cil_tmp36 = fp & 16711680U;
    __cil_tmp37 = __cil_tmp36 >> 16;
    __cil_tmp38 = (int )__cil_tmp37;
    tmp___0 = ffs(__cil_tmp38);
    clock.n = tmp___0 + -1;
    __cil_tmp39 = (int )fp;
    clock.m2 = __cil_tmp39 & 255;
    }
  } else {
    __cil_tmp40 = fp & 4128768U;
    __cil_tmp41 = __cil_tmp40 >> 16;
    clock.n = (int )__cil_tmp41;
    __cil_tmp42 = (int )fp;
    clock.m2 = __cil_tmp42 & 63;
  }
  }
  {
  __cil_tmp43 = dev->dev_private;
  __cil_tmp44 = (struct drm_i915_private *)__cil_tmp43;
  __cil_tmp45 = __cil_tmp44->info;
  __cil_tmp46 = __cil_tmp45->gen;
  __cil_tmp47 = (unsigned char )__cil_tmp46;
  __cil_tmp48 = (unsigned int )__cil_tmp47;
  if (__cil_tmp48 != 2U) {
    {
    __cil_tmp49 = dev->dev_private;
    __cil_tmp50 = (struct drm_i915_private *)__cil_tmp49;
    __cil_tmp51 = __cil_tmp50->info;
    __cil_tmp52 = (unsigned char *)__cil_tmp51;
    __cil_tmp53 = __cil_tmp52 + 1UL;
    __cil_tmp54 = *__cil_tmp53;
    __cil_tmp55 = (unsigned int )__cil_tmp54;
    if (__cil_tmp55 != 0U) {
      {
      __cil_tmp56 = dpll & 16744448U;
      __cil_tmp57 = __cil_tmp56 >> 15;
      __cil_tmp58 = (int )__cil_tmp57;
      clock.p1 = ffs(__cil_tmp58);
      }
    } else {
      {
      __cil_tmp59 = dpll & 16711680U;
      __cil_tmp60 = __cil_tmp59 >> 16;
      __cil_tmp61 = (int )__cil_tmp60;
      clock.p1 = ffs(__cil_tmp61);
      }
    }
    }
    {
    __cil_tmp62 = dpll & 201326592U;
    __cil_tmp63 = (int )__cil_tmp62;
    if (__cil_tmp63 == 67108864) {
      goto case_67108864;
    } else {
      {
      __cil_tmp64 = dpll & 201326592U;
      __cil_tmp65 = (int )__cil_tmp64;
      if (__cil_tmp65 == 134217728) {
        goto case_134217728;
      } else {
        goto switch_default;
        if (0) {
          case_67108864: ;
          {
          __cil_tmp66 = dpll & 16777216U;
          if (__cil_tmp66 != 0U) {
            clock.p2 = 5;
          } else {
            clock.p2 = 10;
          }
          }
          goto ldv_39792;
          case_134217728: ;
          {
          __cil_tmp67 = dpll & 16777216U;
          if (__cil_tmp67 != 0U) {
            clock.p2 = 7;
          } else {
            clock.p2 = 14;
          }
          }
          goto ldv_39792;
          switch_default:
          {
          __cil_tmp68 = (int )dpll;
          __cil_tmp69 = __cil_tmp68 & 201326592;
          drm_ut_debug_printk(4U, "drm", "intel_crtc_clock_get", "Unknown DPLL mode %08x in programmed mode\n",
                              __cil_tmp69);
          }
          return (0);
        } else {

        }
      }
      }
    }
    }
    ldv_39792:
    {
    intel_clock(dev, 96000, & clock);
    }
  } else {
    if (pipe == 1) {
      {
      tmp___1 = i915_read32___6(dev_priv, 397696U);
      }
      {
      __cil_tmp70 = (int )tmp___1;
      if (__cil_tmp70 < 0) {
        tmp___2 = 1;
      } else {
        tmp___2 = 0;
      }
      }
    } else {
      tmp___2 = 0;
    }
    is_lvds = (bool )tmp___2;
    if ((int )is_lvds) {
      {
      __cil_tmp71 = dpll & 4128768U;
      __cil_tmp72 = __cil_tmp71 >> 16;
      __cil_tmp73 = (int )__cil_tmp72;
      clock.p1 = ffs(__cil_tmp73);
      clock.p2 = 14;
      }
      {
      __cil_tmp74 = dpll & 24576U;
      if (__cil_tmp74 == 24576U) {
        {
        intel_clock(dev, 66000, & clock);
        }
      } else {
        {
        intel_clock(dev, 48000, & clock);
        }
      }
      }
    } else {
      {
      __cil_tmp75 = dpll & 2097152U;
      if (__cil_tmp75 != 0U) {
        clock.p1 = 2;
      } else {
        __cil_tmp76 = dpll & 2031616U;
        __cil_tmp77 = __cil_tmp76 >> 16;
        __cil_tmp78 = __cil_tmp77 + 2U;
        clock.p1 = (int )__cil_tmp78;
      }
      }
      {
      __cil_tmp79 = dpll & 8388608U;
      if (__cil_tmp79 != 0U) {
        clock.p2 = 4;
      } else {
        clock.p2 = 2;
      }
      }
      {
      intel_clock(dev, 48000, & clock);
      }
    }
  }
  }
  return (clock.dot);
}
}
struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev , struct drm_crtc *crtc )
{ struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  struct drm_display_mode *mode ;
  int htot ;
  u32 tmp ;
  int hsync ;
  u32 tmp___0 ;
  int vtot ;
  u32 tmp___1 ;
  int vsync ;
  u32 tmp___2 ;
  void *tmp___3 ;
  void *__cil_tmp17 ;
  enum pipe __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  u32 __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  u32 __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  u32 __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  u32 __cil_tmp30 ;
  struct drm_display_mode *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  int __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;

  {
  {
  __cil_tmp17 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp17;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp18 = intel_crtc->pipe;
  pipe = (int )__cil_tmp18;
  __cil_tmp19 = pipe + 96;
  __cil_tmp20 = __cil_tmp19 * 4096;
  __cil_tmp21 = (u32 )__cil_tmp20;
  tmp = i915_read32___6(dev_priv, __cil_tmp21);
  htot = (int )tmp;
  __cil_tmp22 = pipe * 4096;
  __cil_tmp23 = __cil_tmp22 + 393224;
  __cil_tmp24 = (u32 )__cil_tmp23;
  tmp___0 = i915_read32___6(dev_priv, __cil_tmp24);
  hsync = (int )tmp___0;
  __cil_tmp25 = pipe * 4096;
  __cil_tmp26 = __cil_tmp25 + 393228;
  __cil_tmp27 = (u32 )__cil_tmp26;
  tmp___1 = i915_read32___6(dev_priv, __cil_tmp27);
  vtot = (int )tmp___1;
  __cil_tmp28 = pipe * 4096;
  __cil_tmp29 = __cil_tmp28 + 393236;
  __cil_tmp30 = (u32 )__cil_tmp29;
  tmp___2 = i915_read32___6(dev_priv, __cil_tmp30);
  vsync = (int )tmp___2;
  tmp___3 = kzalloc(224UL, 208U);
  mode = (struct drm_display_mode *)tmp___3;
  }
  {
  __cil_tmp31 = (struct drm_display_mode *)0;
  __cil_tmp32 = (unsigned long )__cil_tmp31;
  __cil_tmp33 = (unsigned long )mode;
  if (__cil_tmp33 == __cil_tmp32) {
    return ((struct drm_display_mode *)0);
  } else {

  }
  }
  {
  mode->clock = intel_crtc_clock_get(dev, crtc);
  __cil_tmp34 = htot & 65535;
  mode->hdisplay = __cil_tmp34 + 1;
  __cil_tmp35 = (unsigned int )htot;
  __cil_tmp36 = __cil_tmp35 >> 16;
  __cil_tmp37 = __cil_tmp36 + 1U;
  mode->htotal = (int )__cil_tmp37;
  __cil_tmp38 = hsync & 65535;
  mode->hsync_start = __cil_tmp38 + 1;
  __cil_tmp39 = (unsigned int )hsync;
  __cil_tmp40 = __cil_tmp39 >> 16;
  __cil_tmp41 = __cil_tmp40 + 1U;
  mode->hsync_end = (int )__cil_tmp41;
  __cil_tmp42 = vtot & 65535;
  mode->vdisplay = __cil_tmp42 + 1;
  __cil_tmp43 = (unsigned int )vtot;
  __cil_tmp44 = __cil_tmp43 >> 16;
  __cil_tmp45 = __cil_tmp44 + 1U;
  mode->vtotal = (int )__cil_tmp45;
  __cil_tmp46 = vsync & 65535;
  mode->vsync_start = __cil_tmp46 + 1;
  __cil_tmp47 = (unsigned int )vsync;
  __cil_tmp48 = __cil_tmp47 >> 16;
  __cil_tmp49 = __cil_tmp48 + 1U;
  mode->vsync_end = (int )__cil_tmp49;
  drm_mode_set_name(mode);
  drm_mode_set_crtcinfo(mode, 0);
  }
  return (mode);
}
}
static void intel_gpu_idle_timer(unsigned long arg )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  unsigned long tmp ;
  int tmp___0 ;
  void *__cil_tmp6 ;
  struct list_head *__cil_tmp7 ;
  struct list_head const *__cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  struct timer_list *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct workqueue_struct *__cil_tmp14 ;
  struct work_struct *__cil_tmp15 ;

  {
  {
  dev = (struct drm_device *)arg;
  __cil_tmp6 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp6;
  __cil_tmp7 = & dev_priv->mm.active_list;
  __cil_tmp8 = (struct list_head const *)__cil_tmp7;
  tmp___0 = list_empty(__cil_tmp8);
  }
  if (tmp___0 == 0) {
    {
    __cil_tmp9 = (unsigned int const )500U;
    __cil_tmp10 = (unsigned int )__cil_tmp9;
    tmp = msecs_to_jiffies(__cil_tmp10);
    __cil_tmp11 = & dev_priv->idle_timer;
    __cil_tmp12 = (unsigned long )jiffies;
    __cil_tmp13 = tmp + __cil_tmp12;
    mod_timer(__cil_tmp11, __cil_tmp13);
    }
    return;
  } else {

  }
  {
  dev_priv->busy = (bool )0;
  __cil_tmp14 = dev_priv->wq;
  __cil_tmp15 = & dev_priv->idle_work;
  queue_work(__cil_tmp14, __cil_tmp15);
  }
  return;
}
}
static void intel_crtc_idle_timer(unsigned long arg )
{ struct intel_crtc *intel_crtc ;
  struct drm_crtc *crtc ;
  drm_i915_private_t *dev_priv ;
  struct intel_framebuffer *intel_fb ;
  struct drm_framebuffer const *__mptr ;
  unsigned long tmp ;
  struct drm_device *__cil_tmp8 ;
  void *__cil_tmp9 ;
  struct drm_framebuffer *__cil_tmp10 ;
  struct intel_framebuffer *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct drm_i915_gem_object *__cil_tmp14 ;
  unsigned char *__cil_tmp15 ;
  unsigned char *__cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  struct timer_list *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  struct workqueue_struct *__cil_tmp24 ;
  struct work_struct *__cil_tmp25 ;

  {
  intel_crtc = (struct intel_crtc *)arg;
  crtc = & intel_crtc->base;
  __cil_tmp8 = crtc->dev;
  __cil_tmp9 = __cil_tmp8->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp9;
  __cil_tmp10 = crtc->fb;
  __mptr = (struct drm_framebuffer const *)__cil_tmp10;
  intel_fb = (struct intel_framebuffer *)__mptr;
  {
  __cil_tmp11 = (struct intel_framebuffer *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = (unsigned long )intel_fb;
  if (__cil_tmp13 != __cil_tmp12) {
    {
    __cil_tmp14 = intel_fb->obj;
    __cil_tmp15 = (unsigned char *)__cil_tmp14;
    __cil_tmp16 = __cil_tmp15 + 224UL;
    __cil_tmp17 = *__cil_tmp16;
    __cil_tmp18 = (unsigned int )__cil_tmp17;
    if (__cil_tmp18 != 0U) {
      {
      __cil_tmp19 = (unsigned int const )1000U;
      __cil_tmp20 = (unsigned int )__cil_tmp19;
      tmp = msecs_to_jiffies(__cil_tmp20);
      __cil_tmp21 = & intel_crtc->idle_timer;
      __cil_tmp22 = (unsigned long )jiffies;
      __cil_tmp23 = tmp + __cil_tmp22;
      mod_timer(__cil_tmp21, __cil_tmp23);
      }
      return;
    } else {

    }
    }
  } else {

  }
  }
  {
  intel_crtc->busy = (bool )0;
  __cil_tmp24 = dev_priv->wq;
  __cil_tmp25 = & dev_priv->idle_work;
  queue_work(__cil_tmp24, __cil_tmp25);
  }
  return;
}
}
static void intel_increase_pllclock(struct drm_crtc *crtc )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  int dpll_reg ;
  int dpll ;
  u32 tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  unsigned long tmp___3 ;
  void *__cil_tmp14 ;
  enum pipe __cil_tmp15 ;
  int __cil_tmp16 ;
  void *__cil_tmp17 ;
  struct drm_i915_private *__cil_tmp18 ;
  struct intel_device_info const *__cil_tmp19 ;
  u8 __cil_tmp20 ;
  unsigned char __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  void *__cil_tmp23 ;
  struct drm_i915_private *__cil_tmp24 ;
  struct intel_device_info const *__cil_tmp25 ;
  u8 __cil_tmp26 ;
  unsigned char __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  void *__cil_tmp29 ;
  struct drm_i915_private *__cil_tmp30 ;
  struct intel_device_info const *__cil_tmp31 ;
  unsigned char *__cil_tmp32 ;
  unsigned char *__cil_tmp33 ;
  unsigned char __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  bool __cil_tmp36 ;
  u32 __cil_tmp37 ;
  void *__cil_tmp38 ;
  struct drm_i915_private *__cil_tmp39 ;
  struct intel_device_info const *__cil_tmp40 ;
  unsigned char *__cil_tmp41 ;
  unsigned char *__cil_tmp42 ;
  unsigned char __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  int __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  u32 __cil_tmp47 ;
  u32 __cil_tmp48 ;
  u32 __cil_tmp49 ;
  int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  struct timer_list *__cil_tmp54 ;
  unsigned long __cil_tmp55 ;
  unsigned long __cil_tmp56 ;

  {
  dev = crtc->dev;
  __cil_tmp14 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp14;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp15 = intel_crtc->pipe;
  pipe = (int )__cil_tmp15;
  __cil_tmp16 = pipe + 6149;
  dpll_reg = __cil_tmp16 * 4;
  {
  __cil_tmp17 = dev->dev_private;
  __cil_tmp18 = (struct drm_i915_private *)__cil_tmp17;
  __cil_tmp19 = __cil_tmp18->info;
  __cil_tmp20 = __cil_tmp19->gen;
  __cil_tmp21 = (unsigned char )__cil_tmp20;
  __cil_tmp22 = (unsigned int )__cil_tmp21;
  if (__cil_tmp22 == 5U) {
    return;
  } else {
    {
    __cil_tmp23 = dev->dev_private;
    __cil_tmp24 = (struct drm_i915_private *)__cil_tmp23;
    __cil_tmp25 = __cil_tmp24->info;
    __cil_tmp26 = __cil_tmp25->gen;
    __cil_tmp27 = (unsigned char )__cil_tmp26;
    __cil_tmp28 = (unsigned int )__cil_tmp27;
    if (__cil_tmp28 == 6U) {
      return;
    } else {
      {
      __cil_tmp29 = dev->dev_private;
      __cil_tmp30 = (struct drm_i915_private *)__cil_tmp29;
      __cil_tmp31 = __cil_tmp30->info;
      __cil_tmp32 = (unsigned char *)__cil_tmp31;
      __cil_tmp33 = __cil_tmp32 + 2UL;
      __cil_tmp34 = *__cil_tmp33;
      __cil_tmp35 = (unsigned int )__cil_tmp34;
      if (__cil_tmp35 != 0U) {
        return;
      } else {

      }
      }
    }
    }
  }
  }
  {
  __cil_tmp36 = dev_priv->lvds_downclock_avail;
  if (! __cil_tmp36) {
    return;
  } else {

  }
  }
  {
  __cil_tmp37 = (u32 )dpll_reg;
  tmp = i915_read32___6(dev_priv, __cil_tmp37);
  dpll = (int )tmp;
  }
  {
  __cil_tmp38 = dev->dev_private;
  __cil_tmp39 = (struct drm_i915_private *)__cil_tmp38;
  __cil_tmp40 = __cil_tmp39->info;
  __cil_tmp41 = (unsigned char *)__cil_tmp40;
  __cil_tmp42 = __cil_tmp41 + 2UL;
  __cil_tmp43 = *__cil_tmp42;
  __cil_tmp44 = (unsigned int )__cil_tmp43;
  if (__cil_tmp44 == 0U) {
    {
    __cil_tmp45 = dpll & 256;
    if (__cil_tmp45 != 0) {
      {
      drm_ut_debug_printk(2U, "drm", "intel_increase_pllclock", "upclocking LVDS\n");
      tmp___0 = i915_read32___6(dev_priv, 397828U);
      __cil_tmp46 = tmp___0 | 2882338816U;
      i915_write32___4(dev_priv, 397828U, __cil_tmp46);
      dpll = dpll & -257;
      __cil_tmp47 = (u32 )dpll_reg;
      __cil_tmp48 = (u32 )dpll;
      i915_write32___4(dev_priv, __cil_tmp47, __cil_tmp48);
      intel_wait_for_vblank(dev, pipe);
      __cil_tmp49 = (u32 )dpll_reg;
      tmp___1 = i915_read32___6(dev_priv, __cil_tmp49);
      dpll = (int )tmp___1;
      }
      {
      __cil_tmp50 = dpll & 256;
      if (__cil_tmp50 != 0) {
        {
        drm_ut_debug_printk(2U, "drm", "intel_increase_pllclock", "failed to upclock LVDS!\n");
        }
      } else {

      }
      }
      {
      tmp___2 = i915_read32___6(dev_priv, 397828U);
      __cil_tmp51 = tmp___2 & 3U;
      i915_write32___4(dev_priv, 397828U, __cil_tmp51);
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp52 = (unsigned int const )1000U;
  __cil_tmp53 = (unsigned int )__cil_tmp52;
  tmp___3 = msecs_to_jiffies(__cil_tmp53);
  __cil_tmp54 = & intel_crtc->idle_timer;
  __cil_tmp55 = (unsigned long )jiffies;
  __cil_tmp56 = tmp___3 + __cil_tmp55;
  mod_timer(__cil_tmp54, __cil_tmp56);
  }
  return;
}
}
static void intel_decrease_pllclock(struct drm_crtc *crtc )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int pipe ;
  int dpll_reg ;
  int dpll ;
  u32 tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  void *__cil_tmp13 ;
  enum pipe __cil_tmp14 ;
  int __cil_tmp15 ;
  u32 __cil_tmp16 ;
  void *__cil_tmp17 ;
  struct drm_i915_private *__cil_tmp18 ;
  struct intel_device_info const *__cil_tmp19 ;
  u8 __cil_tmp20 ;
  unsigned char __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  void *__cil_tmp23 ;
  struct drm_i915_private *__cil_tmp24 ;
  struct intel_device_info const *__cil_tmp25 ;
  u8 __cil_tmp26 ;
  unsigned char __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  void *__cil_tmp29 ;
  struct drm_i915_private *__cil_tmp30 ;
  struct intel_device_info const *__cil_tmp31 ;
  unsigned char *__cil_tmp32 ;
  unsigned char *__cil_tmp33 ;
  unsigned char __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  bool __cil_tmp36 ;
  void *__cil_tmp37 ;
  struct drm_i915_private *__cil_tmp38 ;
  struct intel_device_info const *__cil_tmp39 ;
  unsigned char *__cil_tmp40 ;
  unsigned char *__cil_tmp41 ;
  unsigned char __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  bool __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  u32 __cil_tmp46 ;
  u32 __cil_tmp47 ;
  u32 __cil_tmp48 ;
  int __cil_tmp49 ;
  unsigned int __cil_tmp50 ;

  {
  {
  dev = crtc->dev;
  __cil_tmp13 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp13;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp14 = intel_crtc->pipe;
  pipe = (int )__cil_tmp14;
  __cil_tmp15 = pipe + 6149;
  dpll_reg = __cil_tmp15 * 4;
  __cil_tmp16 = (u32 )dpll_reg;
  tmp = i915_read32___6(dev_priv, __cil_tmp16);
  dpll = (int )tmp;
  }
  {
  __cil_tmp17 = dev->dev_private;
  __cil_tmp18 = (struct drm_i915_private *)__cil_tmp17;
  __cil_tmp19 = __cil_tmp18->info;
  __cil_tmp20 = __cil_tmp19->gen;
  __cil_tmp21 = (unsigned char )__cil_tmp20;
  __cil_tmp22 = (unsigned int )__cil_tmp21;
  if (__cil_tmp22 == 5U) {
    return;
  } else {
    {
    __cil_tmp23 = dev->dev_private;
    __cil_tmp24 = (struct drm_i915_private *)__cil_tmp23;
    __cil_tmp25 = __cil_tmp24->info;
    __cil_tmp26 = __cil_tmp25->gen;
    __cil_tmp27 = (unsigned char )__cil_tmp26;
    __cil_tmp28 = (unsigned int )__cil_tmp27;
    if (__cil_tmp28 == 6U) {
      return;
    } else {
      {
      __cil_tmp29 = dev->dev_private;
      __cil_tmp30 = (struct drm_i915_private *)__cil_tmp29;
      __cil_tmp31 = __cil_tmp30->info;
      __cil_tmp32 = (unsigned char *)__cil_tmp31;
      __cil_tmp33 = __cil_tmp32 + 2UL;
      __cil_tmp34 = *__cil_tmp33;
      __cil_tmp35 = (unsigned int )__cil_tmp34;
      if (__cil_tmp35 != 0U) {
        return;
      } else {

      }
      }
    }
    }
  }
  }
  {
  __cil_tmp36 = dev_priv->lvds_downclock_avail;
  if (! __cil_tmp36) {
    return;
  } else {

  }
  }
  {
  __cil_tmp37 = dev->dev_private;
  __cil_tmp38 = (struct drm_i915_private *)__cil_tmp37;
  __cil_tmp39 = __cil_tmp38->info;
  __cil_tmp40 = (unsigned char *)__cil_tmp39;
  __cil_tmp41 = __cil_tmp40 + 2UL;
  __cil_tmp42 = *__cil_tmp41;
  __cil_tmp43 = (unsigned int )__cil_tmp42;
  if (__cil_tmp43 == 0U) {
    {
    __cil_tmp44 = intel_crtc->lowfreq_avail;
    if ((int )__cil_tmp44) {
      {
      drm_ut_debug_printk(2U, "drm", "intel_decrease_pllclock", "downclocking LVDS\n");
      tmp___0 = i915_read32___6(dev_priv, 397828U);
      __cil_tmp45 = tmp___0 | 2882338816U;
      i915_write32___4(dev_priv, 397828U, __cil_tmp45);
      dpll = dpll | 256;
      __cil_tmp46 = (u32 )dpll_reg;
      __cil_tmp47 = (u32 )dpll;
      i915_write32___4(dev_priv, __cil_tmp46, __cil_tmp47);
      intel_wait_for_vblank(dev, pipe);
      __cil_tmp48 = (u32 )dpll_reg;
      tmp___1 = i915_read32___6(dev_priv, __cil_tmp48);
      dpll = (int )tmp___1;
      }
      {
      __cil_tmp49 = dpll & 256;
      if (__cil_tmp49 == 0) {
        {
        drm_ut_debug_printk(2U, "drm", "intel_decrease_pllclock", "failed to downclock LVDS!\n");
        }
      } else {

      }
      }
      {
      tmp___2 = i915_read32___6(dev_priv, 397828U);
      __cil_tmp50 = tmp___2 & 3U;
      i915_write32___4(dev_priv, 397828U, __cil_tmp50);
      }
    } else {

    }
    }
  } else {

  }
  }
  return;
}
}
static void intel_idle_update(struct work_struct *work )
{ drm_i915_private_t *dev_priv ;
  struct work_struct const *__mptr ;
  struct drm_device *dev ;
  struct drm_crtc *crtc ;
  struct intel_crtc *intel_crtc ;
  struct list_head const *__mptr___0 ;
  struct drm_crtc const *__mptr___1 ;
  struct list_head const *__mptr___2 ;
  drm_i915_private_t *__cil_tmp10 ;
  struct mutex *__cil_tmp11 ;
  struct list_head *__cil_tmp12 ;
  struct drm_crtc *__cil_tmp13 ;
  struct drm_framebuffer *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct drm_framebuffer *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  bool __cil_tmp18 ;
  struct list_head *__cil_tmp19 ;
  struct drm_crtc *__cil_tmp20 ;
  struct list_head *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  struct list_head *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  struct mutex *__cil_tmp25 ;

  {
  __mptr = (struct work_struct const *)work;
  __cil_tmp10 = (drm_i915_private_t *)__mptr;
  dev_priv = __cil_tmp10 + 1152921504606839832UL;
  dev = dev_priv->dev;
  if (i915_powersave == 0U) {
    return;
  } else {

  }
  {
  __cil_tmp11 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp11, 0U);
  i915_update_gfx_val(dev_priv);
  __cil_tmp12 = dev->mode_config.crtc_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp12;
  __cil_tmp13 = (struct drm_crtc *)__mptr___0;
  crtc = __cil_tmp13 + 1152921504606846968UL;
  }
  goto ldv_39866;
  ldv_39865: ;
  {
  __cil_tmp14 = (struct drm_framebuffer *)0;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = crtc->fb;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  if (__cil_tmp17 == __cil_tmp15) {
    goto ldv_39862;
  } else {

  }
  }
  __mptr___1 = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr___1;
  {
  __cil_tmp18 = intel_crtc->busy;
  if (! __cil_tmp18) {
    {
    intel_decrease_pllclock(crtc);
    }
  } else {

  }
  }
  ldv_39862:
  __cil_tmp19 = crtc->head.next;
  __mptr___2 = (struct list_head const *)__cil_tmp19;
  __cil_tmp20 = (struct drm_crtc *)__mptr___2;
  crtc = __cil_tmp20 + 1152921504606846968UL;
  ldv_39866: ;
  {
  __cil_tmp21 = & dev->mode_config.crtc_list;
  __cil_tmp22 = (unsigned long )__cil_tmp21;
  __cil_tmp23 = & crtc->head;
  __cil_tmp24 = (unsigned long )__cil_tmp23;
  if (__cil_tmp24 != __cil_tmp22) {
    goto ldv_39865;
  } else {
    goto ldv_39867;
  }
  }
  ldv_39867:
  {
  __cil_tmp25 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp25);
  }
  return;
}
}
void intel_mark_busy(struct drm_device *dev , struct drm_i915_gem_object *obj )
{ drm_i915_private_t *dev_priv ;
  struct drm_crtc *crtc ;
  struct intel_framebuffer *intel_fb ;
  struct intel_crtc *intel_crtc ;
  int tmp ;
  unsigned long tmp___0 ;
  struct list_head const *__mptr ;
  struct drm_crtc const *__mptr___0 ;
  struct drm_framebuffer const *__mptr___1 ;
  unsigned long tmp___1 ;
  struct list_head const *__mptr___2 ;
  void *__cil_tmp14 ;
  bool __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  struct timer_list *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  struct list_head *__cil_tmp21 ;
  struct drm_crtc *__cil_tmp22 ;
  struct drm_framebuffer *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  struct drm_framebuffer *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  struct drm_framebuffer *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  struct drm_i915_gem_object *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  bool __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  struct timer_list *__cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  struct list_head *__cil_tmp37 ;
  struct drm_crtc *__cil_tmp38 ;
  struct list_head *__cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  struct list_head *__cil_tmp41 ;
  unsigned long __cil_tmp42 ;

  {
  {
  __cil_tmp14 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp14;
  crtc = (struct drm_crtc *)0;
  tmp = drm_core_check_feature(dev, 8192);
  }
  if (tmp == 0) {
    return;
  } else {

  }
  {
  __cil_tmp15 = dev_priv->busy;
  if (! __cil_tmp15) {
    dev_priv->busy = (bool )1;
  } else {
    {
    __cil_tmp16 = (unsigned int const )500U;
    __cil_tmp17 = (unsigned int )__cil_tmp16;
    tmp___0 = msecs_to_jiffies(__cil_tmp17);
    __cil_tmp18 = & dev_priv->idle_timer;
    __cil_tmp19 = (unsigned long )jiffies;
    __cil_tmp20 = tmp___0 + __cil_tmp19;
    mod_timer(__cil_tmp18, __cil_tmp20);
    }
  }
  }
  __cil_tmp21 = dev->mode_config.crtc_list.next;
  __mptr = (struct list_head const *)__cil_tmp21;
  __cil_tmp22 = (struct drm_crtc *)__mptr;
  crtc = __cil_tmp22 + 1152921504606846968UL;
  goto ldv_39886;
  ldv_39885: ;
  {
  __cil_tmp23 = (struct drm_framebuffer *)0;
  __cil_tmp24 = (unsigned long )__cil_tmp23;
  __cil_tmp25 = crtc->fb;
  __cil_tmp26 = (unsigned long )__cil_tmp25;
  if (__cil_tmp26 == __cil_tmp24) {
    goto ldv_39880;
  } else {

  }
  }
  __mptr___0 = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr___0;
  __cil_tmp27 = crtc->fb;
  __mptr___1 = (struct drm_framebuffer const *)__cil_tmp27;
  intel_fb = (struct intel_framebuffer *)__mptr___1;
  {
  __cil_tmp28 = (unsigned long )obj;
  __cil_tmp29 = intel_fb->obj;
  __cil_tmp30 = (unsigned long )__cil_tmp29;
  if (__cil_tmp30 == __cil_tmp28) {
    {
    __cil_tmp31 = intel_crtc->busy;
    if (! __cil_tmp31) {
      {
      intel_increase_pllclock(crtc);
      intel_crtc->busy = (bool )1;
      }
    } else {
      {
      __cil_tmp32 = (unsigned int const )1000U;
      __cil_tmp33 = (unsigned int )__cil_tmp32;
      tmp___1 = msecs_to_jiffies(__cil_tmp33);
      __cil_tmp34 = & intel_crtc->idle_timer;
      __cil_tmp35 = (unsigned long )jiffies;
      __cil_tmp36 = tmp___1 + __cil_tmp35;
      mod_timer(__cil_tmp34, __cil_tmp36);
      }
    }
    }
  } else {

  }
  }
  ldv_39880:
  __cil_tmp37 = crtc->head.next;
  __mptr___2 = (struct list_head const *)__cil_tmp37;
  __cil_tmp38 = (struct drm_crtc *)__mptr___2;
  crtc = __cil_tmp38 + 1152921504606846968UL;
  ldv_39886: ;
  {
  __cil_tmp39 = & dev->mode_config.crtc_list;
  __cil_tmp40 = (unsigned long )__cil_tmp39;
  __cil_tmp41 = & crtc->head;
  __cil_tmp42 = (unsigned long )__cil_tmp41;
  if (__cil_tmp42 != __cil_tmp40) {
    goto ldv_39885;
  } else {
    goto ldv_39887;
  }
  }
  ldv_39887: ;
  return;
}
}
static void intel_crtc_destroy(struct drm_crtc *crtc )
{ struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  struct drm_device *dev ;
  struct intel_unpin_work *work ;
  unsigned long flags ;
  raw_spinlock_t *tmp ;
  spinlock_t *__cil_tmp8 ;
  spinlock_t *__cil_tmp9 ;
  struct intel_unpin_work *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct work_struct *__cil_tmp13 ;
  void const *__cil_tmp14 ;
  void const *__cil_tmp15 ;

  {
  {
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  dev = crtc->dev;
  __cil_tmp8 = & dev->event_lock;
  tmp = spinlock_check(__cil_tmp8);
  flags = _raw_spin_lock_irqsave(tmp);
  work = intel_crtc->unpin_work;
  intel_crtc->unpin_work = (struct intel_unpin_work *)0;
  __cil_tmp9 = & dev->event_lock;
  spin_unlock_irqrestore(__cil_tmp9, flags);
  }
  {
  __cil_tmp10 = (struct intel_unpin_work *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = (unsigned long )work;
  if (__cil_tmp12 != __cil_tmp11) {
    {
    __cil_tmp13 = & work->work;
    cancel_work_sync(__cil_tmp13);
    __cil_tmp14 = (void const *)work;
    kfree(__cil_tmp14);
    }
  } else {

  }
  }
  {
  drm_crtc_cleanup(crtc);
  __cil_tmp15 = (void const *)intel_crtc;
  kfree(__cil_tmp15);
  }
  return;
}
}
static void intel_unpin_work_fn(struct work_struct *__work )
{ struct intel_unpin_work *work ;
  struct work_struct const *__mptr ;
  struct drm_device *__cil_tmp4 ;
  struct mutex *__cil_tmp5 ;
  struct drm_i915_gem_object *__cil_tmp6 ;
  struct drm_i915_gem_object *__cil_tmp7 ;
  struct drm_gem_object *__cil_tmp8 ;
  struct drm_i915_gem_object *__cil_tmp9 ;
  struct drm_gem_object *__cil_tmp10 ;
  struct drm_device *__cil_tmp11 ;
  struct mutex *__cil_tmp12 ;
  void const *__cil_tmp13 ;

  {
  {
  __mptr = (struct work_struct const *)__work;
  work = (struct intel_unpin_work *)__mptr;
  __cil_tmp4 = work->dev;
  __cil_tmp5 = & __cil_tmp4->struct_mutex;
  mutex_lock_nested(__cil_tmp5, 0U);
  __cil_tmp6 = work->old_fb_obj;
  i915_gem_object_unpin(__cil_tmp6);
  __cil_tmp7 = work->pending_flip_obj;
  __cil_tmp8 = & __cil_tmp7->base;
  drm_gem_object_unreference(__cil_tmp8);
  __cil_tmp9 = work->old_fb_obj;
  __cil_tmp10 = & __cil_tmp9->base;
  drm_gem_object_unreference(__cil_tmp10);
  __cil_tmp11 = work->dev;
  __cil_tmp12 = & __cil_tmp11->struct_mutex;
  mutex_unlock(__cil_tmp12);
  __cil_tmp13 = (void const *)work;
  kfree(__cil_tmp13);
  }
  return;
}
}
static void do_intel_finish_page_flip(struct drm_device *dev , struct drm_crtc *crtc )
{ drm_i915_private_t *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  struct intel_unpin_work *work ;
  struct drm_i915_gem_object *obj ;
  struct drm_pending_vblank_event *e ;
  struct timeval tnow ;
  struct timeval tvbl ;
  unsigned long flags ;
  raw_spinlock_t *tmp ;
  s64 tmp___0 ;
  s64 tmp___1 ;
  s64 tmp___2 ;
  int tmp___3 ;
  void *__cil_tmp17 ;
  struct intel_crtc *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  spinlock_t *__cil_tmp21 ;
  struct intel_unpin_work *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  spinlock_t *__cil_tmp25 ;
  int __cil_tmp26 ;
  spinlock_t *__cil_tmp27 ;
  struct drm_pending_vblank_event *__cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  struct drm_pending_vblank_event *__cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  enum pipe __cil_tmp32 ;
  int __cil_tmp33 ;
  struct timeval const *__cil_tmp34 ;
  struct timeval const *__cil_tmp35 ;
  s64 __cil_tmp36 ;
  s64 __cil_tmp37 ;
  s64 __cil_tmp38 ;
  s64 __cil_tmp39 ;
  __u32 __cil_tmp40 ;
  struct timeval const *__cil_tmp41 ;
  s64 __cil_tmp42 ;
  s64 __cil_tmp43 ;
  s64 __cil_tmp44 ;
  s64 __cil_tmp45 ;
  struct list_head *__cil_tmp46 ;
  struct drm_file *__cil_tmp47 ;
  struct list_head *__cil_tmp48 ;
  struct drm_file *__cil_tmp49 ;
  wait_queue_head_t *__cil_tmp50 ;
  void *__cil_tmp51 ;
  enum pipe __cil_tmp52 ;
  int __cil_tmp53 ;
  spinlock_t *__cil_tmp54 ;
  enum plane __cil_tmp55 ;
  int __cil_tmp56 ;
  int __cil_tmp57 ;
  atomic_t *__cil_tmp58 ;
  atomic_t const *__cil_tmp59 ;
  wait_queue_head_t *__cil_tmp60 ;
  void *__cil_tmp61 ;
  struct work_struct *__cil_tmp62 ;
  enum plane __cil_tmp63 ;
  int __cil_tmp64 ;
  struct drm_i915_gem_object *__cil_tmp65 ;

  {
  __cil_tmp17 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp17;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  {
  __cil_tmp18 = (struct intel_crtc *)0;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  __cil_tmp20 = (unsigned long )intel_crtc;
  if (__cil_tmp20 == __cil_tmp19) {
    return;
  } else {

  }
  }
  {
  do_gettimeofday(& tnow);
  __cil_tmp21 = & dev->event_lock;
  tmp = spinlock_check(__cil_tmp21);
  flags = _raw_spin_lock_irqsave(tmp);
  work = intel_crtc->unpin_work;
  }
  {
  __cil_tmp22 = (struct intel_unpin_work *)0;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  __cil_tmp24 = (unsigned long )work;
  if (__cil_tmp24 == __cil_tmp23) {
    {
    __cil_tmp25 = & dev->event_lock;
    spin_unlock_irqrestore(__cil_tmp25, flags);
    }
    return;
  } else {
    {
    __cil_tmp26 = work->pending;
    if (__cil_tmp26 == 0) {
      {
      __cil_tmp27 = & dev->event_lock;
      spin_unlock_irqrestore(__cil_tmp27, flags);
      }
      return;
    } else {

    }
    }
  }
  }
  intel_crtc->unpin_work = (struct intel_unpin_work *)0;
  {
  __cil_tmp28 = (struct drm_pending_vblank_event *)0;
  __cil_tmp29 = (unsigned long )__cil_tmp28;
  __cil_tmp30 = work->event;
  __cil_tmp31 = (unsigned long )__cil_tmp30;
  if (__cil_tmp31 != __cil_tmp29) {
    {
    e = work->event;
    __cil_tmp32 = intel_crtc->pipe;
    __cil_tmp33 = (int )__cil_tmp32;
    e->event.sequence = drm_vblank_count_and_time(dev, __cil_tmp33, & tvbl);
    __cil_tmp34 = (struct timeval const *)(& tnow);
    tmp___1 = timeval_to_ns(__cil_tmp34);
    __cil_tmp35 = (struct timeval const *)(& tvbl);
    tmp___2 = timeval_to_ns(__cil_tmp35);
    }
    {
    __cil_tmp36 = crtc->framedur_ns;
    __cil_tmp37 = __cil_tmp36 * 9LL;
    __cil_tmp38 = tmp___1 - tmp___2;
    __cil_tmp39 = __cil_tmp38 * 10LL;
    if (__cil_tmp39 > __cil_tmp37) {
      {
      __cil_tmp40 = e->event.sequence;
      e->event.sequence = __cil_tmp40 + 1U;
      __cil_tmp41 = (struct timeval const *)(& tvbl);
      tmp___0 = timeval_to_ns(__cil_tmp41);
      __cil_tmp42 = crtc->framedur_ns;
      __cil_tmp43 = tmp___0 + __cil_tmp42;
      __cil_tmp44 = (s64 const )__cil_tmp43;
      __cil_tmp45 = (s64 )__cil_tmp44;
      tvbl = ns_to_timeval(__cil_tmp45);
      }
    } else {

    }
    }
    {
    e->event.tv_sec = (__u32 )tvbl.tv_sec;
    e->event.tv_usec = (__u32 )tvbl.tv_usec;
    __cil_tmp46 = & e->base.link;
    __cil_tmp47 = e->base.file_priv;
    __cil_tmp48 = & __cil_tmp47->event_list;
    list_add_tail(__cil_tmp46, __cil_tmp48);
    __cil_tmp49 = e->base.file_priv;
    __cil_tmp50 = & __cil_tmp49->event_wait;
    __cil_tmp51 = (void *)0;
    __wake_up(__cil_tmp50, 1U, 1, __cil_tmp51);
    }
  } else {

  }
  }
  {
  __cil_tmp52 = intel_crtc->pipe;
  __cil_tmp53 = (int )__cil_tmp52;
  drm_vblank_put(dev, __cil_tmp53);
  __cil_tmp54 = & dev->event_lock;
  spin_unlock_irqrestore(__cil_tmp54, flags);
  obj = work->old_fb_obj;
  __cil_tmp55 = intel_crtc->plane;
  __cil_tmp56 = (int )__cil_tmp55;
  __cil_tmp57 = 1 << __cil_tmp56;
  __asm__ volatile (".section .smp_locks,\"a\"\n.balign 4\n.long 671f - .\n.previous\n671:\n\tlock; andl %0,%1": : "r" (~ __cil_tmp57),
                       "m" (obj->pending_flip.counter): "memory");
  __cil_tmp58 = & obj->pending_flip;
  __cil_tmp59 = (atomic_t const *)__cil_tmp58;
  tmp___3 = atomic_read(__cil_tmp59);
  }
  if (tmp___3 == 0) {
    {
    __cil_tmp60 = & dev_priv->pending_flip_queue;
    __cil_tmp61 = (void *)0;
    __wake_up(__cil_tmp60, 3U, 1, __cil_tmp61);
    }
  } else {

  }
  {
  __cil_tmp62 = & work->work;
  schedule_work(__cil_tmp62);
  __cil_tmp63 = intel_crtc->plane;
  __cil_tmp64 = (int )__cil_tmp63;
  __cil_tmp65 = work->pending_flip_obj;
  trace_i915_flip_complete(__cil_tmp64, __cil_tmp65);
  }
  return;
}
}
void intel_finish_page_flip(struct drm_device *dev , int pipe )
{ drm_i915_private_t *dev_priv ;
  struct drm_crtc *crtc ;
  void *__cil_tmp5 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  crtc = dev_priv->pipe_to_crtc_mapping[pipe];
  do_intel_finish_page_flip(dev, crtc);
  }
  return;
}
}
void intel_finish_page_flip_plane(struct drm_device *dev , int plane )
{ drm_i915_private_t *dev_priv ;
  struct drm_crtc *crtc ;
  void *__cil_tmp5 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  crtc = dev_priv->plane_to_crtc_mapping[plane];
  do_intel_finish_page_flip(dev, crtc);
  }
  return;
}
}
void intel_prepare_page_flip(struct drm_device *dev , int plane )
{ drm_i915_private_t *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  unsigned long flags ;
  raw_spinlock_t *tmp ;
  void *__cil_tmp8 ;
  struct drm_crtc *__cil_tmp9 ;
  spinlock_t *__cil_tmp10 ;
  struct intel_unpin_work *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct intel_unpin_work *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct intel_unpin_work *__cil_tmp15 ;
  struct intel_unpin_work *__cil_tmp16 ;
  int __cil_tmp17 ;
  struct intel_unpin_work *__cil_tmp18 ;
  int __cil_tmp19 ;
  spinlock_t *__cil_tmp20 ;

  {
  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp8;
  __cil_tmp9 = dev_priv->plane_to_crtc_mapping[plane];
  __mptr = (struct drm_crtc const *)__cil_tmp9;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp10 = & dev->event_lock;
  tmp = spinlock_check(__cil_tmp10);
  flags = _raw_spin_lock_irqsave(tmp);
  }
  {
  __cil_tmp11 = (struct intel_unpin_work *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = intel_crtc->unpin_work;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  if (__cil_tmp14 != __cil_tmp12) {
    __cil_tmp15 = intel_crtc->unpin_work;
    __cil_tmp16 = intel_crtc->unpin_work;
    __cil_tmp17 = __cil_tmp16->pending;
    __cil_tmp15->pending = __cil_tmp17 + 1;
    {
    __cil_tmp18 = intel_crtc->unpin_work;
    __cil_tmp19 = __cil_tmp18->pending;
    if (__cil_tmp19 > 1) {
      {
      drm_err("intel_prepare_page_flip", "Prepared flip multiple times\n");
      }
    } else {
      {
      drm_ut_debug_printk(2U, "drm", "intel_prepare_page_flip", "preparing flip with no unpin work?\n");
      }
    }
    }
  } else {

  }
  }
  {
  __cil_tmp20 = & dev->event_lock;
  spin_unlock_irqrestore(__cil_tmp20, flags);
  }
  return;
}
}
static int intel_gen2_queue_flip(struct drm_device *dev , struct drm_crtc *crtc ,
                                 struct drm_framebuffer *fb , struct drm_i915_gem_object *obj )
{ struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  unsigned long offset ;
  u32 flip_mask ;
  int ret ;
  void *__cil_tmp11 ;
  struct intel_ring_buffer (*__cil_tmp12)[3U] ;
  struct intel_ring_buffer *__cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  struct intel_ring_buffer (*__cil_tmp24)[3U] ;
  struct intel_ring_buffer *__cil_tmp25 ;
  enum plane __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  struct intel_ring_buffer (*__cil_tmp28)[3U] ;
  struct intel_ring_buffer *__cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  struct intel_ring_buffer (*__cil_tmp31)[3U] ;
  struct intel_ring_buffer *__cil_tmp32 ;
  struct intel_ring_buffer (*__cil_tmp33)[3U] ;
  struct intel_ring_buffer *__cil_tmp34 ;
  enum plane __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  struct intel_ring_buffer (*__cil_tmp39)[3U] ;
  struct intel_ring_buffer *__cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  struct intel_ring_buffer (*__cil_tmp42)[3U] ;
  struct intel_ring_buffer *__cil_tmp43 ;
  u32 __cil_tmp44 ;
  uint32_t __cil_tmp45 ;
  uint32_t __cil_tmp46 ;
  struct intel_ring_buffer (*__cil_tmp47)[3U] ;
  struct intel_ring_buffer *__cil_tmp48 ;
  struct intel_ring_buffer (*__cil_tmp49)[3U] ;
  struct intel_ring_buffer *__cil_tmp50 ;

  {
  {
  __cil_tmp11 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp11;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp12 = & dev_priv->ring;
  __cil_tmp13 = (struct intel_ring_buffer *)__cil_tmp12;
  ret = intel_pin_and_fence_fb_obj(dev, obj, __cil_tmp13);
  }
  if (ret != 0) {
    goto out;
  } else {

  }
  {
  __cil_tmp14 = fb->bits_per_pixel;
  __cil_tmp15 = crtc->x;
  __cil_tmp16 = __cil_tmp15 * __cil_tmp14;
  __cil_tmp17 = __cil_tmp16 / 8;
  __cil_tmp18 = (unsigned int )__cil_tmp17;
  __cil_tmp19 = fb->pitch;
  __cil_tmp20 = crtc->y;
  __cil_tmp21 = (unsigned int )__cil_tmp20;
  __cil_tmp22 = __cil_tmp21 * __cil_tmp19;
  __cil_tmp23 = __cil_tmp22 + __cil_tmp18;
  offset = (unsigned long )__cil_tmp23;
  __cil_tmp24 = & dev_priv->ring;
  __cil_tmp25 = (struct intel_ring_buffer *)__cil_tmp24;
  ret = intel_ring_begin(__cil_tmp25, 6);
  }
  if (ret != 0) {
    goto out;
  } else {

  }
  {
  __cil_tmp26 = intel_crtc->plane;
  __cil_tmp27 = (unsigned int )__cil_tmp26;
  if (__cil_tmp27 != 0U) {
    flip_mask = 64U;
  } else {
    flip_mask = 4U;
  }
  }
  {
  __cil_tmp28 = & dev_priv->ring;
  __cil_tmp29 = (struct intel_ring_buffer *)__cil_tmp28;
  __cil_tmp30 = flip_mask | 25165824U;
  intel_ring_emit(__cil_tmp29, __cil_tmp30);
  __cil_tmp31 = & dev_priv->ring;
  __cil_tmp32 = (struct intel_ring_buffer *)__cil_tmp31;
  intel_ring_emit(__cil_tmp32, 0U);
  __cil_tmp33 = & dev_priv->ring;
  __cil_tmp34 = (struct intel_ring_buffer *)__cil_tmp33;
  __cil_tmp35 = intel_crtc->plane;
  __cil_tmp36 = (unsigned int )__cil_tmp35;
  __cil_tmp37 = __cil_tmp36 << 20;
  __cil_tmp38 = __cil_tmp37 | 167772162U;
  intel_ring_emit(__cil_tmp34, __cil_tmp38);
  __cil_tmp39 = & dev_priv->ring;
  __cil_tmp40 = (struct intel_ring_buffer *)__cil_tmp39;
  __cil_tmp41 = fb->pitch;
  intel_ring_emit(__cil_tmp40, __cil_tmp41);
  __cil_tmp42 = & dev_priv->ring;
  __cil_tmp43 = (struct intel_ring_buffer *)__cil_tmp42;
  __cil_tmp44 = (u32 )offset;
  __cil_tmp45 = obj->gtt_offset;
  __cil_tmp46 = __cil_tmp45 + __cil_tmp44;
  intel_ring_emit(__cil_tmp43, __cil_tmp46);
  __cil_tmp47 = & dev_priv->ring;
  __cil_tmp48 = (struct intel_ring_buffer *)__cil_tmp47;
  intel_ring_emit(__cil_tmp48, 0U);
  __cil_tmp49 = & dev_priv->ring;
  __cil_tmp50 = (struct intel_ring_buffer *)__cil_tmp49;
  intel_ring_advance(__cil_tmp50);
  }
  out: ;
  return (ret);
}
}
static int intel_gen3_queue_flip(struct drm_device *dev , struct drm_crtc *crtc ,
                                 struct drm_framebuffer *fb , struct drm_i915_gem_object *obj )
{ struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  unsigned long offset ;
  u32 flip_mask ;
  int ret ;
  void *__cil_tmp11 ;
  struct intel_ring_buffer (*__cil_tmp12)[3U] ;
  struct intel_ring_buffer *__cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  struct intel_ring_buffer (*__cil_tmp24)[3U] ;
  struct intel_ring_buffer *__cil_tmp25 ;
  enum plane __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  struct intel_ring_buffer (*__cil_tmp28)[3U] ;
  struct intel_ring_buffer *__cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  struct intel_ring_buffer (*__cil_tmp31)[3U] ;
  struct intel_ring_buffer *__cil_tmp32 ;
  struct intel_ring_buffer (*__cil_tmp33)[3U] ;
  struct intel_ring_buffer *__cil_tmp34 ;
  enum plane __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  struct intel_ring_buffer (*__cil_tmp39)[3U] ;
  struct intel_ring_buffer *__cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  struct intel_ring_buffer (*__cil_tmp42)[3U] ;
  struct intel_ring_buffer *__cil_tmp43 ;
  u32 __cil_tmp44 ;
  uint32_t __cil_tmp45 ;
  uint32_t __cil_tmp46 ;
  struct intel_ring_buffer (*__cil_tmp47)[3U] ;
  struct intel_ring_buffer *__cil_tmp48 ;
  struct intel_ring_buffer (*__cil_tmp49)[3U] ;
  struct intel_ring_buffer *__cil_tmp50 ;

  {
  {
  __cil_tmp11 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp11;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp12 = & dev_priv->ring;
  __cil_tmp13 = (struct intel_ring_buffer *)__cil_tmp12;
  ret = intel_pin_and_fence_fb_obj(dev, obj, __cil_tmp13);
  }
  if (ret != 0) {
    goto out;
  } else {

  }
  {
  __cil_tmp14 = fb->bits_per_pixel;
  __cil_tmp15 = crtc->x;
  __cil_tmp16 = __cil_tmp15 * __cil_tmp14;
  __cil_tmp17 = __cil_tmp16 / 8;
  __cil_tmp18 = (unsigned int )__cil_tmp17;
  __cil_tmp19 = fb->pitch;
  __cil_tmp20 = crtc->y;
  __cil_tmp21 = (unsigned int )__cil_tmp20;
  __cil_tmp22 = __cil_tmp21 * __cil_tmp19;
  __cil_tmp23 = __cil_tmp22 + __cil_tmp18;
  offset = (unsigned long )__cil_tmp23;
  __cil_tmp24 = & dev_priv->ring;
  __cil_tmp25 = (struct intel_ring_buffer *)__cil_tmp24;
  ret = intel_ring_begin(__cil_tmp25, 6);
  }
  if (ret != 0) {
    goto out;
  } else {

  }
  {
  __cil_tmp26 = intel_crtc->plane;
  __cil_tmp27 = (unsigned int )__cil_tmp26;
  if (__cil_tmp27 != 0U) {
    flip_mask = 64U;
  } else {
    flip_mask = 4U;
  }
  }
  {
  __cil_tmp28 = & dev_priv->ring;
  __cil_tmp29 = (struct intel_ring_buffer *)__cil_tmp28;
  __cil_tmp30 = flip_mask | 25165824U;
  intel_ring_emit(__cil_tmp29, __cil_tmp30);
  __cil_tmp31 = & dev_priv->ring;
  __cil_tmp32 = (struct intel_ring_buffer *)__cil_tmp31;
  intel_ring_emit(__cil_tmp32, 0U);
  __cil_tmp33 = & dev_priv->ring;
  __cil_tmp34 = (struct intel_ring_buffer *)__cil_tmp33;
  __cil_tmp35 = intel_crtc->plane;
  __cil_tmp36 = (unsigned int )__cil_tmp35;
  __cil_tmp37 = __cil_tmp36 << 20;
  __cil_tmp38 = __cil_tmp37 | 167772161U;
  intel_ring_emit(__cil_tmp34, __cil_tmp38);
  __cil_tmp39 = & dev_priv->ring;
  __cil_tmp40 = (struct intel_ring_buffer *)__cil_tmp39;
  __cil_tmp41 = fb->pitch;
  intel_ring_emit(__cil_tmp40, __cil_tmp41);
  __cil_tmp42 = & dev_priv->ring;
  __cil_tmp43 = (struct intel_ring_buffer *)__cil_tmp42;
  __cil_tmp44 = (u32 )offset;
  __cil_tmp45 = obj->gtt_offset;
  __cil_tmp46 = __cil_tmp45 + __cil_tmp44;
  intel_ring_emit(__cil_tmp43, __cil_tmp46);
  __cil_tmp47 = & dev_priv->ring;
  __cil_tmp48 = (struct intel_ring_buffer *)__cil_tmp47;
  intel_ring_emit(__cil_tmp48, 0U);
  __cil_tmp49 = & dev_priv->ring;
  __cil_tmp50 = (struct intel_ring_buffer *)__cil_tmp49;
  intel_ring_advance(__cil_tmp50);
  }
  out: ;
  return (ret);
}
}
static int intel_gen4_queue_flip(struct drm_device *dev , struct drm_crtc *crtc ,
                                 struct drm_framebuffer *fb , struct drm_i915_gem_object *obj )
{ struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  uint32_t pf ;
  uint32_t pipesrc ;
  int ret ;
  u32 tmp ;
  void *__cil_tmp12 ;
  struct intel_ring_buffer (*__cil_tmp13)[3U] ;
  struct intel_ring_buffer *__cil_tmp14 ;
  struct intel_ring_buffer (*__cil_tmp15)[3U] ;
  struct intel_ring_buffer *__cil_tmp16 ;
  struct intel_ring_buffer (*__cil_tmp17)[3U] ;
  struct intel_ring_buffer *__cil_tmp18 ;
  enum plane __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  struct intel_ring_buffer (*__cil_tmp23)[3U] ;
  struct intel_ring_buffer *__cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  struct intel_ring_buffer (*__cil_tmp26)[3U] ;
  struct intel_ring_buffer *__cil_tmp27 ;
  unsigned char __cil_tmp28 ;
  uint32_t __cil_tmp29 ;
  uint32_t __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  enum pipe __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  struct intel_ring_buffer (*__cil_tmp36)[3U] ;
  struct intel_ring_buffer *__cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  struct intel_ring_buffer (*__cil_tmp39)[3U] ;
  struct intel_ring_buffer *__cil_tmp40 ;

  {
  {
  __cil_tmp12 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp12;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp13 = & dev_priv->ring;
  __cil_tmp14 = (struct intel_ring_buffer *)__cil_tmp13;
  ret = intel_pin_and_fence_fb_obj(dev, obj, __cil_tmp14);
  }
  if (ret != 0) {
    goto out;
  } else {

  }
  {
  __cil_tmp15 = & dev_priv->ring;
  __cil_tmp16 = (struct intel_ring_buffer *)__cil_tmp15;
  ret = intel_ring_begin(__cil_tmp16, 4);
  }
  if (ret != 0) {
    goto out;
  } else {

  }
  {
  __cil_tmp17 = & dev_priv->ring;
  __cil_tmp18 = (struct intel_ring_buffer *)__cil_tmp17;
  __cil_tmp19 = intel_crtc->plane;
  __cil_tmp20 = (unsigned int )__cil_tmp19;
  __cil_tmp21 = __cil_tmp20 << 20;
  __cil_tmp22 = __cil_tmp21 | 167772162U;
  intel_ring_emit(__cil_tmp18, __cil_tmp22);
  __cil_tmp23 = & dev_priv->ring;
  __cil_tmp24 = (struct intel_ring_buffer *)__cil_tmp23;
  __cil_tmp25 = fb->pitch;
  intel_ring_emit(__cil_tmp24, __cil_tmp25);
  __cil_tmp26 = & dev_priv->ring;
  __cil_tmp27 = (struct intel_ring_buffer *)__cil_tmp26;
  __cil_tmp28 = obj->tiling_mode;
  __cil_tmp29 = (uint32_t )__cil_tmp28;
  __cil_tmp30 = obj->gtt_offset;
  __cil_tmp31 = __cil_tmp30 | __cil_tmp29;
  intel_ring_emit(__cil_tmp27, __cil_tmp31);
  pf = 0U;
  __cil_tmp32 = intel_crtc->pipe;
  __cil_tmp33 = (unsigned int )__cil_tmp32;
  __cil_tmp34 = __cil_tmp33 * 4096U;
  __cil_tmp35 = __cil_tmp34 + 393244U;
  tmp = i915_read32___6(dev_priv, __cil_tmp35);
  pipesrc = tmp & 268374015U;
  __cil_tmp36 = & dev_priv->ring;
  __cil_tmp37 = (struct intel_ring_buffer *)__cil_tmp36;
  __cil_tmp38 = pf | pipesrc;
  intel_ring_emit(__cil_tmp37, __cil_tmp38);
  __cil_tmp39 = & dev_priv->ring;
  __cil_tmp40 = (struct intel_ring_buffer *)__cil_tmp39;
  intel_ring_advance(__cil_tmp40);
  }
  out: ;
  return (ret);
}
}
static int intel_gen6_queue_flip(struct drm_device *dev , struct drm_crtc *crtc ,
                                 struct drm_framebuffer *fb , struct drm_i915_gem_object *obj )
{ struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  uint32_t pf ;
  uint32_t pipesrc ;
  int ret ;
  u32 tmp ;
  u32 tmp___0 ;
  void *__cil_tmp13 ;
  struct intel_ring_buffer (*__cil_tmp14)[3U] ;
  struct intel_ring_buffer *__cil_tmp15 ;
  struct intel_ring_buffer (*__cil_tmp16)[3U] ;
  struct intel_ring_buffer *__cil_tmp17 ;
  struct intel_ring_buffer (*__cil_tmp18)[3U] ;
  struct intel_ring_buffer *__cil_tmp19 ;
  enum plane __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  struct intel_ring_buffer (*__cil_tmp24)[3U] ;
  struct intel_ring_buffer *__cil_tmp25 ;
  unsigned char __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  struct intel_ring_buffer (*__cil_tmp30)[3U] ;
  struct intel_ring_buffer *__cil_tmp31 ;
  uint32_t __cil_tmp32 ;
  enum pipe __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  enum pipe __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  struct intel_ring_buffer (*__cil_tmp41)[3U] ;
  struct intel_ring_buffer *__cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  struct intel_ring_buffer (*__cil_tmp44)[3U] ;
  struct intel_ring_buffer *__cil_tmp45 ;

  {
  {
  __cil_tmp13 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp13;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp14 = & dev_priv->ring;
  __cil_tmp15 = (struct intel_ring_buffer *)__cil_tmp14;
  ret = intel_pin_and_fence_fb_obj(dev, obj, __cil_tmp15);
  }
  if (ret != 0) {
    goto out;
  } else {

  }
  {
  __cil_tmp16 = & dev_priv->ring;
  __cil_tmp17 = (struct intel_ring_buffer *)__cil_tmp16;
  ret = intel_ring_begin(__cil_tmp17, 4);
  }
  if (ret != 0) {
    goto out;
  } else {

  }
  {
  __cil_tmp18 = & dev_priv->ring;
  __cil_tmp19 = (struct intel_ring_buffer *)__cil_tmp18;
  __cil_tmp20 = intel_crtc->plane;
  __cil_tmp21 = (unsigned int )__cil_tmp20;
  __cil_tmp22 = __cil_tmp21 << 20;
  __cil_tmp23 = __cil_tmp22 | 167772162U;
  intel_ring_emit(__cil_tmp19, __cil_tmp23);
  __cil_tmp24 = & dev_priv->ring;
  __cil_tmp25 = (struct intel_ring_buffer *)__cil_tmp24;
  __cil_tmp26 = obj->tiling_mode;
  __cil_tmp27 = (unsigned int )__cil_tmp26;
  __cil_tmp28 = fb->pitch;
  __cil_tmp29 = __cil_tmp28 | __cil_tmp27;
  intel_ring_emit(__cil_tmp25, __cil_tmp29);
  __cil_tmp30 = & dev_priv->ring;
  __cil_tmp31 = (struct intel_ring_buffer *)__cil_tmp30;
  __cil_tmp32 = obj->gtt_offset;
  intel_ring_emit(__cil_tmp31, __cil_tmp32);
  __cil_tmp33 = intel_crtc->pipe;
  __cil_tmp34 = (unsigned int )__cil_tmp33;
  __cil_tmp35 = __cil_tmp34 * 2048U;
  __cil_tmp36 = __cil_tmp35 + 426112U;
  tmp = i915_read32___6(dev_priv, __cil_tmp36);
  pf = tmp & 2147483648U;
  __cil_tmp37 = intel_crtc->pipe;
  __cil_tmp38 = (unsigned int )__cil_tmp37;
  __cil_tmp39 = __cil_tmp38 * 4096U;
  __cil_tmp40 = __cil_tmp39 + 393244U;
  tmp___0 = i915_read32___6(dev_priv, __cil_tmp40);
  pipesrc = tmp___0 & 268374015U;
  __cil_tmp41 = & dev_priv->ring;
  __cil_tmp42 = (struct intel_ring_buffer *)__cil_tmp41;
  __cil_tmp43 = pf | pipesrc;
  intel_ring_emit(__cil_tmp42, __cil_tmp43);
  __cil_tmp44 = & dev_priv->ring;
  __cil_tmp45 = (struct intel_ring_buffer *)__cil_tmp44;
  intel_ring_advance(__cil_tmp45);
  }
  out: ;
  return (ret);
}
}
static int intel_gen7_queue_flip(struct drm_device *dev , struct drm_crtc *crtc ,
                                 struct drm_framebuffer *fb , struct drm_i915_gem_object *obj )
{ struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  struct intel_ring_buffer *ring ;
  int ret ;
  void *__cil_tmp10 ;
  struct intel_ring_buffer (*__cil_tmp11)[3U] ;
  struct intel_ring_buffer *__cil_tmp12 ;
  enum plane __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  uint32_t __cil_tmp21 ;

  {
  {
  __cil_tmp10 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp11 = & dev_priv->ring;
  __cil_tmp12 = (struct intel_ring_buffer *)__cil_tmp11;
  ring = __cil_tmp12 + 2UL;
  ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
  }
  if (ret != 0) {
    goto out;
  } else {

  }
  {
  ret = intel_ring_begin(ring, 4);
  }
  if (ret != 0) {
    goto out;
  } else {

  }
  {
  __cil_tmp13 = intel_crtc->plane;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  __cil_tmp15 = __cil_tmp14 << 19;
  __cil_tmp16 = __cil_tmp15 | 167772161U;
  intel_ring_emit(ring, __cil_tmp16);
  __cil_tmp17 = obj->tiling_mode;
  __cil_tmp18 = (unsigned int )__cil_tmp17;
  __cil_tmp19 = fb->pitch;
  __cil_tmp20 = __cil_tmp19 | __cil_tmp18;
  intel_ring_emit(ring, __cil_tmp20);
  __cil_tmp21 = obj->gtt_offset;
  intel_ring_emit(ring, __cil_tmp21);
  intel_ring_emit(ring, 0U);
  intel_ring_advance(ring);
  }
  out: ;
  return (ret);
}
}
static int intel_default_queue_flip(struct drm_device *dev , struct drm_crtc *crtc ,
                                    struct drm_framebuffer *fb , struct drm_i915_gem_object *obj )
{

  {
  return (-19);
}
}
static int intel_crtc_page_flip(struct drm_crtc *crtc , struct drm_framebuffer *fb ,
                                struct drm_pending_vblank_event *event )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_framebuffer *intel_fb ;
  struct drm_i915_gem_object *obj ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  struct intel_unpin_work *work ;
  unsigned long flags ;
  int ret ;
  void *tmp ;
  struct drm_framebuffer const *__mptr___0 ;
  struct lock_class_key __key ;
  atomic_long_t __constr_expr_0 ;
  raw_spinlock_t *tmp___0 ;
  struct drm_framebuffer const *__mptr___1 ;
  raw_spinlock_t *tmp___1 ;
  void *__cil_tmp20 ;
  struct intel_unpin_work *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  struct drm_framebuffer *__cil_tmp24 ;
  struct work_struct *__cil_tmp25 ;
  struct lockdep_map *__cil_tmp26 ;
  struct list_head *__cil_tmp27 ;
  spinlock_t *__cil_tmp28 ;
  struct intel_unpin_work *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  struct intel_unpin_work *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  spinlock_t *__cil_tmp33 ;
  void const *__cil_tmp34 ;
  spinlock_t *__cil_tmp35 ;
  struct mutex *__cil_tmp36 ;
  struct drm_i915_gem_object *__cil_tmp37 ;
  struct drm_gem_object *__cil_tmp38 ;
  struct drm_gem_object *__cil_tmp39 ;
  enum pipe __cil_tmp40 ;
  int __cil_tmp41 ;
  enum plane __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;
  struct drm_i915_gem_object *__cil_tmp45 ;
  atomic_t *__cil_tmp46 ;
  int (*__cil_tmp47)(struct drm_device * , struct drm_crtc * , struct drm_framebuffer * ,
                     struct drm_i915_gem_object * ) ;
  struct mutex *__cil_tmp48 ;
  enum plane __cil_tmp49 ;
  int __cil_tmp50 ;
  enum plane __cil_tmp51 ;
  int __cil_tmp52 ;
  int __cil_tmp53 ;
  struct drm_i915_gem_object *__cil_tmp54 ;
  atomic_t *__cil_tmp55 ;
  struct drm_i915_gem_object *__cil_tmp56 ;
  struct drm_gem_object *__cil_tmp57 ;
  struct drm_gem_object *__cil_tmp58 ;
  struct mutex *__cil_tmp59 ;
  spinlock_t *__cil_tmp60 ;
  spinlock_t *__cil_tmp61 ;
  void const *__cil_tmp62 ;

  {
  {
  dev = crtc->dev;
  __cil_tmp20 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp20;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  tmp = kzalloc(120UL, 208U);
  work = (struct intel_unpin_work *)tmp;
  }
  {
  __cil_tmp21 = (struct intel_unpin_work *)0;
  __cil_tmp22 = (unsigned long )__cil_tmp21;
  __cil_tmp23 = (unsigned long )work;
  if (__cil_tmp23 == __cil_tmp22) {
    return (-12);
  } else {

  }
  }
  {
  work->event = event;
  work->dev = crtc->dev;
  __cil_tmp24 = crtc->fb;
  __mptr___0 = (struct drm_framebuffer const *)__cil_tmp24;
  intel_fb = (struct intel_framebuffer *)__mptr___0;
  work->old_fb_obj = intel_fb->obj;
  __cil_tmp25 = & work->work;
  __init_work(__cil_tmp25, 0);
  __constr_expr_0.counter = 2097664L;
  work->work.data = __constr_expr_0;
  __cil_tmp26 = & work->work.lockdep_map;
  lockdep_init_map(__cil_tmp26, "(&work->work)", & __key, 0);
  __cil_tmp27 = & work->work.entry;
  INIT_LIST_HEAD(__cil_tmp27);
  work->work.func = & intel_unpin_work_fn;
  __cil_tmp28 = & dev->event_lock;
  tmp___0 = spinlock_check(__cil_tmp28);
  flags = _raw_spin_lock_irqsave(tmp___0);
  }
  {
  __cil_tmp29 = (struct intel_unpin_work *)0;
  __cil_tmp30 = (unsigned long )__cil_tmp29;
  __cil_tmp31 = intel_crtc->unpin_work;
  __cil_tmp32 = (unsigned long )__cil_tmp31;
  if (__cil_tmp32 != __cil_tmp30) {
    {
    __cil_tmp33 = & dev->event_lock;
    spin_unlock_irqrestore(__cil_tmp33, flags);
    __cil_tmp34 = (void const *)work;
    kfree(__cil_tmp34);
    drm_ut_debug_printk(2U, "drm", "intel_crtc_page_flip", "flip queue: crtc already busy\n");
    }
    return (-16);
  } else {

  }
  }
  {
  intel_crtc->unpin_work = work;
  __cil_tmp35 = & dev->event_lock;
  spin_unlock_irqrestore(__cil_tmp35, flags);
  __mptr___1 = (struct drm_framebuffer const *)fb;
  intel_fb = (struct intel_framebuffer *)__mptr___1;
  obj = intel_fb->obj;
  __cil_tmp36 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp36, 0U);
  __cil_tmp37 = work->old_fb_obj;
  __cil_tmp38 = & __cil_tmp37->base;
  drm_gem_object_reference(__cil_tmp38);
  __cil_tmp39 = & obj->base;
  drm_gem_object_reference(__cil_tmp39);
  crtc->fb = fb;
  __cil_tmp40 = intel_crtc->pipe;
  __cil_tmp41 = (int )__cil_tmp40;
  ret = drm_vblank_get(dev, __cil_tmp41);
  }
  if (ret != 0) {
    goto cleanup_objs;
  } else {

  }
  {
  work->pending_flip_obj = obj;
  work->enable_stall_check = (bool )1;
  __cil_tmp42 = intel_crtc->plane;
  __cil_tmp43 = (int )__cil_tmp42;
  __cil_tmp44 = 1 << __cil_tmp43;
  __cil_tmp45 = work->old_fb_obj;
  __cil_tmp46 = & __cil_tmp45->pending_flip;
  atomic_add(__cil_tmp44, __cil_tmp46);
  __cil_tmp47 = dev_priv->display.queue_flip;
  ret = (*__cil_tmp47)(dev, crtc, fb, obj);
  }
  if (ret != 0) {
    goto cleanup_pending;
  } else {

  }
  {
  __cil_tmp48 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp48);
  __cil_tmp49 = intel_crtc->plane;
  __cil_tmp50 = (int )__cil_tmp49;
  trace_i915_flip_request(__cil_tmp50, obj);
  }
  return (0);
  cleanup_pending:
  {
  __cil_tmp51 = intel_crtc->plane;
  __cil_tmp52 = (int )__cil_tmp51;
  __cil_tmp53 = 1 << __cil_tmp52;
  __cil_tmp54 = work->old_fb_obj;
  __cil_tmp55 = & __cil_tmp54->pending_flip;
  atomic_sub(__cil_tmp53, __cil_tmp55);
  }
  cleanup_objs:
  {
  __cil_tmp56 = work->old_fb_obj;
  __cil_tmp57 = & __cil_tmp56->base;
  drm_gem_object_unreference(__cil_tmp57);
  __cil_tmp58 = & obj->base;
  drm_gem_object_unreference(__cil_tmp58);
  __cil_tmp59 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp59);
  __cil_tmp60 = & dev->event_lock;
  tmp___1 = spinlock_check(__cil_tmp60);
  flags = _raw_spin_lock_irqsave(tmp___1);
  intel_crtc->unpin_work = (struct intel_unpin_work *)0;
  __cil_tmp61 = & dev->event_lock;
  spin_unlock_irqrestore(__cil_tmp61, flags);
  __cil_tmp62 = (void const *)work;
  kfree(__cil_tmp62);
  }
  return (ret);
}
}
static void intel_sanitize_modesetting(struct drm_device *dev , int pipe , int plane )
{ struct drm_i915_private *dev_priv ;
  u32 reg ;
  u32 val ;
  void *__cil_tmp7 ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  u8 __cil_tmp11 ;
  unsigned char __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  u8 __cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  void *__cil_tmp20 ;
  struct drm_i915_private *__cil_tmp21 ;
  struct intel_device_info const *__cil_tmp22 ;
  unsigned char *__cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned char __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  int __cil_tmp31 ;
  enum plane __cil_tmp32 ;
  enum pipe __cil_tmp33 ;
  enum pipe __cil_tmp34 ;

  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  {
  __cil_tmp8 = dev->dev_private;
  __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
  __cil_tmp10 = __cil_tmp9->info;
  __cil_tmp11 = __cil_tmp10->gen;
  __cil_tmp12 = (unsigned char )__cil_tmp11;
  __cil_tmp13 = (unsigned int )__cil_tmp12;
  if (__cil_tmp13 == 5U) {
    return;
  } else {
    {
    __cil_tmp14 = dev->dev_private;
    __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
    __cil_tmp16 = __cil_tmp15->info;
    __cil_tmp17 = __cil_tmp16->gen;
    __cil_tmp18 = (unsigned char )__cil_tmp17;
    __cil_tmp19 = (unsigned int )__cil_tmp18;
    if (__cil_tmp19 == 6U) {
      return;
    } else {
      {
      __cil_tmp20 = dev->dev_private;
      __cil_tmp21 = (struct drm_i915_private *)__cil_tmp20;
      __cil_tmp22 = __cil_tmp21->info;
      __cil_tmp23 = (unsigned char *)__cil_tmp22;
      __cil_tmp24 = __cil_tmp23 + 2UL;
      __cil_tmp25 = *__cil_tmp24;
      __cil_tmp26 = (unsigned int )__cil_tmp25;
      if (__cil_tmp26 != 0U) {
        return;
      } else {

      }
      }
    }
    }
  }
  }
  {
  __cil_tmp27 = plane * 4096;
  __cil_tmp28 = __cil_tmp27 + 459136;
  reg = (u32 )__cil_tmp28;
  val = i915_read32___6(dev_priv, reg);
  }
  {
  __cil_tmp29 = (int )val;
  if (__cil_tmp29 >= 0) {
    return;
  } else {

  }
  }
  {
  __cil_tmp30 = val & 50331648U;
  __cil_tmp31 = __cil_tmp30 != 0U;
  if (__cil_tmp31 == pipe) {
    return;
  } else {

  }
  }
  {
  pipe = pipe == 0;
  __cil_tmp32 = (enum plane )plane;
  __cil_tmp33 = (enum pipe )pipe;
  intel_disable_plane(dev_priv, __cil_tmp32, __cil_tmp33);
  __cil_tmp34 = (enum pipe )pipe;
  intel_disable_pipe(dev_priv, __cil_tmp34);
  }
  return;
}
}
static void intel_crtc_reset(struct drm_crtc *crtc )
{ struct drm_device *dev ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  enum pipe __cil_tmp5 ;
  int __cil_tmp6 ;
  enum plane __cil_tmp7 ;
  int __cil_tmp8 ;

  {
  {
  dev = crtc->dev;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  intel_crtc->dpms_mode = -1;
  __cil_tmp5 = intel_crtc->pipe;
  __cil_tmp6 = (int )__cil_tmp5;
  __cil_tmp7 = intel_crtc->plane;
  __cil_tmp8 = (int )__cil_tmp7;
  intel_sanitize_modesetting(dev, __cil_tmp6, __cil_tmp8);
  }
  return;
}
}
static struct drm_crtc_helper_funcs intel_helper_funcs =
     {& intel_crtc_dpms, (void (*)(struct drm_crtc * ))0, (void (*)(struct drm_crtc * ))0,
    & intel_crtc_mode_fixup, & intel_crtc_mode_set, & intel_pipe_set_base, & intel_pipe_set_base_atomic,
    & intel_crtc_load_lut, & intel_crtc_disable};
static struct drm_crtc_funcs const intel_crtc_funcs =
     {(void (*)(struct drm_crtc * ))0, (void (*)(struct drm_crtc * ))0, & intel_crtc_reset,
    & intel_crtc_cursor_set, & intel_crtc_cursor_move, & intel_crtc_gamma_set, & intel_crtc_destroy,
    & drm_crtc_helper_set_config, & intel_crtc_page_flip};
static void intel_crtc_init(struct drm_device *dev , int pipe )
{ drm_i915_private_t *dev_priv ;
  struct intel_crtc *intel_crtc ;
  int i ;
  void *tmp ;
  long tmp___0 ;
  long tmp___1 ;
  struct lock_class_key __key ;
  void *__cil_tmp10 ;
  struct intel_crtc *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct drm_crtc *__cil_tmp14 ;
  struct drm_crtc *__cil_tmp15 ;
  void *__cil_tmp16 ;
  struct drm_i915_private *__cil_tmp17 ;
  struct intel_device_info const *__cil_tmp18 ;
  unsigned char *__cil_tmp19 ;
  unsigned char *__cil_tmp20 ;
  unsigned char __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  void *__cil_tmp23 ;
  struct drm_i915_private *__cil_tmp24 ;
  struct intel_device_info const *__cil_tmp25 ;
  u8 __cil_tmp26 ;
  unsigned char __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  int __cil_tmp31 ;
  long __cil_tmp32 ;
  struct drm_crtc *__cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  struct drm_crtc *__cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  int __cil_tmp37 ;
  long __cil_tmp38 ;
  struct drm_crtc *__cil_tmp39 ;
  void *__cil_tmp40 ;
  struct drm_i915_private *__cil_tmp41 ;
  struct intel_device_info const *__cil_tmp42 ;
  u8 __cil_tmp43 ;
  unsigned char __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  void *__cil_tmp46 ;
  struct drm_i915_private *__cil_tmp47 ;
  struct intel_device_info const *__cil_tmp48 ;
  u8 __cil_tmp49 ;
  unsigned char __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  void *__cil_tmp52 ;
  struct drm_i915_private *__cil_tmp53 ;
  struct intel_device_info const *__cil_tmp54 ;
  unsigned char *__cil_tmp55 ;
  unsigned char *__cil_tmp56 ;
  unsigned char __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  struct drm_crtc *__cil_tmp59 ;
  struct drm_crtc_helper_funcs const *__cil_tmp60 ;
  struct timer_list *__cil_tmp61 ;
  unsigned long __cil_tmp62 ;

  {
  {
  __cil_tmp10 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp10;
  tmp = kzalloc(1560UL, 208U);
  intel_crtc = (struct intel_crtc *)tmp;
  }
  {
  __cil_tmp11 = (struct intel_crtc *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = (unsigned long )intel_crtc;
  if (__cil_tmp13 == __cil_tmp12) {
    return;
  } else {

  }
  }
  {
  __cil_tmp14 = & intel_crtc->base;
  drm_crtc_init(dev, __cil_tmp14, & intel_crtc_funcs);
  __cil_tmp15 = & intel_crtc->base;
  drm_mode_crtc_set_gamma_size(__cil_tmp15, 256);
  i = 0;
  }
  goto ldv_40078;
  ldv_40077:
  intel_crtc->lut_r[i] = (u8 )i;
  intel_crtc->lut_g[i] = (u8 )i;
  intel_crtc->lut_b[i] = (u8 )i;
  i = i + 1;
  ldv_40078: ;
  if (i <= 255) {
    goto ldv_40077;
  } else {
    goto ldv_40079;
  }
  ldv_40079:
  intel_crtc->pipe = (enum pipe )pipe;
  intel_crtc->plane = (enum plane )pipe;
  {
  __cil_tmp16 = dev->dev_private;
  __cil_tmp17 = (struct drm_i915_private *)__cil_tmp16;
  __cil_tmp18 = __cil_tmp17->info;
  __cil_tmp19 = (unsigned char *)__cil_tmp18;
  __cil_tmp20 = __cil_tmp19 + 1UL;
  __cil_tmp21 = *__cil_tmp20;
  __cil_tmp22 = (unsigned int )__cil_tmp21;
  if (__cil_tmp22 != 0U) {
    {
    __cil_tmp23 = dev->dev_private;
    __cil_tmp24 = (struct drm_i915_private *)__cil_tmp23;
    __cil_tmp25 = __cil_tmp24->info;
    __cil_tmp26 = __cil_tmp25->gen;
    __cil_tmp27 = (unsigned char )__cil_tmp26;
    __cil_tmp28 = (unsigned int )__cil_tmp27;
    if (__cil_tmp28 == 3U) {
      {
      drm_ut_debug_printk(4U, "drm", "intel_crtc_init", "swapping pipes & planes for FBC\n");
      __cil_tmp29 = pipe == 0;
      intel_crtc->plane = (enum plane )__cil_tmp29;
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp30 = (unsigned int )pipe;
  __cil_tmp31 = __cil_tmp30 > 1U;
  __cil_tmp32 = (long )__cil_tmp31;
  tmp___0 = __builtin_expect(__cil_tmp32, 0L);
  }
  if (tmp___0 != 0L) {
    goto _L;
  } else {
    {
    __cil_tmp33 = (struct drm_crtc *)0;
    __cil_tmp34 = (unsigned long )__cil_tmp33;
    __cil_tmp35 = dev_priv->plane_to_crtc_mapping[(unsigned int )intel_crtc->plane];
    __cil_tmp36 = (unsigned long )__cil_tmp35;
    __cil_tmp37 = __cil_tmp36 != __cil_tmp34;
    __cil_tmp38 = (long )__cil_tmp37;
    tmp___1 = __builtin_expect(__cil_tmp38, 0L);
    }
    if (tmp___1 != 0L) {
      _L:
      __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p"),
                           "i" (6649), "i" (12UL));
      ldv_40083: ;
      goto ldv_40083;
    } else {

    }
  }
  {
  dev_priv->plane_to_crtc_mapping[(unsigned int )intel_crtc->plane] = & intel_crtc->base;
  dev_priv->pipe_to_crtc_mapping[(unsigned int )intel_crtc->pipe] = & intel_crtc->base;
  __cil_tmp39 = & intel_crtc->base;
  intel_crtc_reset(__cil_tmp39);
  intel_crtc->active = (bool )1;
  }
  {
  __cil_tmp40 = dev->dev_private;
  __cil_tmp41 = (struct drm_i915_private *)__cil_tmp40;
  __cil_tmp42 = __cil_tmp41->info;
  __cil_tmp43 = __cil_tmp42->gen;
  __cil_tmp44 = (unsigned char )__cil_tmp43;
  __cil_tmp45 = (unsigned int )__cil_tmp44;
  if (__cil_tmp45 == 5U) {
    intel_helper_funcs.prepare = & ironlake_crtc_prepare;
    intel_helper_funcs.commit = & ironlake_crtc_commit;
  } else {
    {
    __cil_tmp46 = dev->dev_private;
    __cil_tmp47 = (struct drm_i915_private *)__cil_tmp46;
    __cil_tmp48 = __cil_tmp47->info;
    __cil_tmp49 = __cil_tmp48->gen;
    __cil_tmp50 = (unsigned char )__cil_tmp49;
    __cil_tmp51 = (unsigned int )__cil_tmp50;
    if (__cil_tmp51 == 6U) {
      intel_helper_funcs.prepare = & ironlake_crtc_prepare;
      intel_helper_funcs.commit = & ironlake_crtc_commit;
    } else {
      {
      __cil_tmp52 = dev->dev_private;
      __cil_tmp53 = (struct drm_i915_private *)__cil_tmp52;
      __cil_tmp54 = __cil_tmp53->info;
      __cil_tmp55 = (unsigned char *)__cil_tmp54;
      __cil_tmp56 = __cil_tmp55 + 2UL;
      __cil_tmp57 = *__cil_tmp56;
      __cil_tmp58 = (unsigned int )__cil_tmp57;
      if (__cil_tmp58 != 0U) {
        intel_helper_funcs.prepare = & ironlake_crtc_prepare;
        intel_helper_funcs.commit = & ironlake_crtc_commit;
      } else {
        intel_helper_funcs.prepare = & i9xx_crtc_prepare;
        intel_helper_funcs.commit = & i9xx_crtc_commit;
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp59 = & intel_crtc->base;
  __cil_tmp60 = (struct drm_crtc_helper_funcs const *)(& intel_helper_funcs);
  drm_crtc_helper_add(__cil_tmp59, __cil_tmp60);
  intel_crtc->busy = (bool )0;
  __cil_tmp61 = & intel_crtc->idle_timer;
  __cil_tmp62 = (unsigned long )intel_crtc;
  setup_timer_key(__cil_tmp61, "&intel_crtc->idle_timer", & __key, & intel_crtc_idle_timer,
                  __cil_tmp62);
  }
  return;
}
}
int intel_get_pipe_from_crtc_id(struct drm_device *dev , void *data , struct drm_file *file )
{ drm_i915_private_t *dev_priv ;
  struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id ;
  struct drm_mode_object *drmmode_obj ;
  struct intel_crtc *crtc ;
  struct drm_crtc const *__mptr ;
  struct drm_mode_object const *__mptr___0 ;
  void *__cil_tmp10 ;
  drm_i915_private_t *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  __u32 __cil_tmp14 ;
  struct drm_mode_object *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct drm_crtc *__cil_tmp18 ;
  struct drm_crtc *__cil_tmp19 ;
  enum pipe __cil_tmp20 ;

  {
  __cil_tmp10 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp10;
  pipe_from_crtc_id = (struct drm_i915_get_pipe_from_crtc_id *)data;
  {
  __cil_tmp11 = (drm_i915_private_t *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = (unsigned long )dev_priv;
  if (__cil_tmp13 == __cil_tmp12) {
    {
    drm_err("intel_get_pipe_from_crtc_id", "called with no initialization\n");
    }
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp14 = pipe_from_crtc_id->crtc_id;
  drmmode_obj = drm_mode_object_find(dev, __cil_tmp14, 3435973836U);
  }
  {
  __cil_tmp15 = (struct drm_mode_object *)0;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  __cil_tmp17 = (unsigned long )drmmode_obj;
  if (__cil_tmp17 == __cil_tmp16) {
    {
    drm_err("intel_get_pipe_from_crtc_id", "no such CRTC id\n");
    }
    return (-22);
  } else {

  }
  }
  __mptr___0 = (struct drm_mode_object const *)drmmode_obj;
  __cil_tmp18 = (struct drm_crtc *)__mptr___0;
  __cil_tmp19 = __cil_tmp18 + 1152921504606846952UL;
  __mptr = (struct drm_crtc const *)__cil_tmp19;
  crtc = (struct intel_crtc *)__mptr;
  __cil_tmp20 = crtc->pipe;
  pipe_from_crtc_id->pipe = (__u32 )__cil_tmp20;
  return (0);
}
}
static int intel_encoder_clones(struct drm_device *dev , int type_mask )
{ struct intel_encoder *encoder ;
  int index_mask ;
  int entry ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  struct list_head *__cil_tmp8 ;
  struct intel_encoder *__cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  struct list_head *__cil_tmp13 ;
  struct intel_encoder *__cil_tmp14 ;
  struct list_head *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct list_head *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;

  {
  index_mask = 0;
  entry = 0;
  __cil_tmp8 = dev->mode_config.encoder_list.next;
  __mptr = (struct list_head const *)__cil_tmp8;
  __cil_tmp9 = (struct intel_encoder *)__mptr;
  encoder = __cil_tmp9 + 1152921504606846968UL;
  goto ldv_40111;
  ldv_40110: ;
  {
  __cil_tmp10 = encoder->clone_mask;
  __cil_tmp11 = __cil_tmp10 & type_mask;
  if (__cil_tmp11 != 0) {
    __cil_tmp12 = 1 << entry;
    index_mask = __cil_tmp12 | index_mask;
  } else {

  }
  }
  entry = entry + 1;
  __cil_tmp13 = encoder->base.head.next;
  __mptr___0 = (struct list_head const *)__cil_tmp13;
  __cil_tmp14 = (struct intel_encoder *)__mptr___0;
  encoder = __cil_tmp14 + 1152921504606846968UL;
  ldv_40111: ;
  {
  __cil_tmp15 = & dev->mode_config.encoder_list;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  __cil_tmp17 = & encoder->base.head;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  if (__cil_tmp18 != __cil_tmp16) {
    goto ldv_40110;
  } else {
    goto ldv_40112;
  }
  }
  ldv_40112: ;
  return (index_mask);
}
}
static bool has_edp_a(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 tmp ;
  u32 tmp___0 ;
  void *__cil_tmp5 ;
  void *__cil_tmp6 ;
  struct drm_i915_private *__cil_tmp7 ;
  struct intel_device_info const *__cil_tmp8 ;
  unsigned char *__cil_tmp9 ;
  unsigned char *__cil_tmp10 ;
  unsigned char __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  u8 __cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;

  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  {
  __cil_tmp6 = dev->dev_private;
  __cil_tmp7 = (struct drm_i915_private *)__cil_tmp6;
  __cil_tmp8 = __cil_tmp7->info;
  __cil_tmp9 = (unsigned char *)__cil_tmp8;
  __cil_tmp10 = __cil_tmp9 + 1UL;
  __cil_tmp11 = *__cil_tmp10;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  if (__cil_tmp12 == 0U) {
    return ((bool )0);
  } else {

  }
  }
  {
  tmp = i915_read32___6(dev_priv, 409600U);
  }
  {
  __cil_tmp13 = tmp & 4U;
  if (__cil_tmp13 == 0U) {
    return ((bool )0);
  } else {

  }
  }
  {
  __cil_tmp14 = dev->dev_private;
  __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
  __cil_tmp16 = __cil_tmp15->info;
  __cil_tmp17 = __cil_tmp16->gen;
  __cil_tmp18 = (unsigned char )__cil_tmp17;
  __cil_tmp19 = (unsigned int )__cil_tmp18;
  if (__cil_tmp19 == 5U) {
    {
    tmp___0 = i915_read32___6(dev_priv, 270356U);
    }
    {
    __cil_tmp20 = tmp___0 & 16777216U;
    if (__cil_tmp20 != 0U) {
      return ((bool )0);
    } else {

    }
    }
  } else {

  }
  }
  return ((bool )1);
}
}
static void intel_setup_outputs(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct intel_encoder *encoder ;
  bool dpd_is_edp ;
  bool has_lvds ;
  bool tmp ;
  u32 tmp___0 ;
  int found ;
  bool tmp___1 ;
  u32 tmp___2 ;
  u32 tmp___3 ;
  u32 tmp___4 ;
  u32 tmp___5 ;
  u32 tmp___6 ;
  u32 tmp___7 ;
  bool found___0 ;
  u32 tmp___8 ;
  u32 tmp___9 ;
  u32 tmp___10 ;
  u32 tmp___11 ;
  struct list_head const *__mptr ;
  int tmp___12 ;
  struct list_head const *__mptr___0 ;
  void *__cil_tmp24 ;
  void *__cil_tmp25 ;
  struct drm_i915_private *__cil_tmp26 ;
  struct intel_device_info const *__cil_tmp27 ;
  unsigned char *__cil_tmp28 ;
  unsigned char *__cil_tmp29 ;
  unsigned char __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  int __cil_tmp32 ;
  void *__cil_tmp33 ;
  struct drm_i915_private *__cil_tmp34 ;
  struct intel_device_info const *__cil_tmp35 ;
  u8 __cil_tmp36 ;
  unsigned char __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  void *__cil_tmp39 ;
  struct drm_i915_private *__cil_tmp40 ;
  struct intel_device_info const *__cil_tmp41 ;
  u8 __cil_tmp42 ;
  unsigned char __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  void *__cil_tmp45 ;
  struct drm_i915_private *__cil_tmp46 ;
  struct intel_device_info const *__cil_tmp47 ;
  unsigned char *__cil_tmp48 ;
  unsigned char *__cil_tmp49 ;
  unsigned char __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  void *__cil_tmp52 ;
  struct drm_i915_private *__cil_tmp53 ;
  struct intel_device_info const *__cil_tmp54 ;
  u8 __cil_tmp55 ;
  unsigned char __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  void *__cil_tmp58 ;
  struct drm_i915_private *__cil_tmp59 ;
  struct intel_device_info const *__cil_tmp60 ;
  u8 __cil_tmp61 ;
  unsigned char __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  void *__cil_tmp64 ;
  struct drm_i915_private *__cil_tmp65 ;
  struct intel_device_info const *__cil_tmp66 ;
  unsigned char *__cil_tmp67 ;
  unsigned char *__cil_tmp68 ;
  unsigned char __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  void *__cil_tmp72 ;
  struct drm_i915_private *__cil_tmp73 ;
  struct intel_device_info const *__cil_tmp74 ;
  u8 __cil_tmp75 ;
  unsigned char __cil_tmp76 ;
  unsigned int __cil_tmp77 ;
  void *__cil_tmp78 ;
  struct drm_i915_private *__cil_tmp79 ;
  struct intel_device_info const *__cil_tmp80 ;
  u8 __cil_tmp81 ;
  unsigned char __cil_tmp82 ;
  unsigned int __cil_tmp83 ;
  void *__cil_tmp84 ;
  struct drm_i915_private *__cil_tmp85 ;
  struct intel_device_info const *__cil_tmp86 ;
  unsigned char *__cil_tmp87 ;
  unsigned char *__cil_tmp88 ;
  unsigned char __cil_tmp89 ;
  unsigned int __cil_tmp90 ;
  unsigned int __cil_tmp91 ;
  unsigned int __cil_tmp92 ;
  unsigned int __cil_tmp93 ;
  unsigned int __cil_tmp94 ;
  unsigned int __cil_tmp95 ;
  unsigned int __cil_tmp96 ;
  void *__cil_tmp97 ;
  struct drm_i915_private *__cil_tmp98 ;
  struct intel_device_info const *__cil_tmp99 ;
  u8 __cil_tmp100 ;
  unsigned char __cil_tmp101 ;
  unsigned int __cil_tmp102 ;
  void *__cil_tmp103 ;
  struct drm_i915_private *__cil_tmp104 ;
  struct intel_device_info const *__cil_tmp105 ;
  unsigned char *__cil_tmp106 ;
  unsigned char *__cil_tmp107 ;
  unsigned char __cil_tmp108 ;
  unsigned int __cil_tmp109 ;
  unsigned int __cil_tmp110 ;
  void *__cil_tmp111 ;
  struct drm_i915_private *__cil_tmp112 ;
  struct intel_device_info const *__cil_tmp113 ;
  unsigned char *__cil_tmp114 ;
  unsigned char *__cil_tmp115 ;
  unsigned char __cil_tmp116 ;
  unsigned int __cil_tmp117 ;
  void *__cil_tmp118 ;
  struct drm_i915_private *__cil_tmp119 ;
  struct intel_device_info const *__cil_tmp120 ;
  u8 __cil_tmp121 ;
  unsigned char __cil_tmp122 ;
  unsigned int __cil_tmp123 ;
  void *__cil_tmp124 ;
  struct drm_i915_private *__cil_tmp125 ;
  struct intel_device_info const *__cil_tmp126 ;
  unsigned char *__cil_tmp127 ;
  unsigned char *__cil_tmp128 ;
  unsigned char __cil_tmp129 ;
  unsigned int __cil_tmp130 ;
  void *__cil_tmp131 ;
  struct drm_i915_private *__cil_tmp132 ;
  struct intel_device_info const *__cil_tmp133 ;
  u8 __cil_tmp134 ;
  unsigned char __cil_tmp135 ;
  unsigned int __cil_tmp136 ;
  unsigned int __cil_tmp137 ;
  unsigned int __cil_tmp138 ;
  void *__cil_tmp139 ;
  struct drm_i915_private *__cil_tmp140 ;
  struct intel_device_info const *__cil_tmp141 ;
  unsigned char *__cil_tmp142 ;
  unsigned char *__cil_tmp143 ;
  unsigned char __cil_tmp144 ;
  unsigned int __cil_tmp145 ;
  void *__cil_tmp146 ;
  struct drm_i915_private *__cil_tmp147 ;
  struct intel_device_info const *__cil_tmp148 ;
  u8 __cil_tmp149 ;
  unsigned char __cil_tmp150 ;
  unsigned int __cil_tmp151 ;
  void *__cil_tmp152 ;
  struct drm_i915_private *__cil_tmp153 ;
  struct intel_device_info const *__cil_tmp154 ;
  unsigned char *__cil_tmp155 ;
  unsigned char *__cil_tmp156 ;
  unsigned char __cil_tmp157 ;
  unsigned int __cil_tmp158 ;
  void *__cil_tmp159 ;
  struct drm_i915_private *__cil_tmp160 ;
  struct intel_device_info const *__cil_tmp161 ;
  u8 __cil_tmp162 ;
  unsigned char __cil_tmp163 ;
  unsigned int __cil_tmp164 ;
  void *__cil_tmp165 ;
  struct drm_i915_private *__cil_tmp166 ;
  struct intel_device_info const *__cil_tmp167 ;
  unsigned char *__cil_tmp168 ;
  unsigned char *__cil_tmp169 ;
  unsigned char __cil_tmp170 ;
  unsigned int __cil_tmp171 ;
  void *__cil_tmp172 ;
  struct drm_i915_private *__cil_tmp173 ;
  struct intel_device_info const *__cil_tmp174 ;
  u8 __cil_tmp175 ;
  unsigned char __cil_tmp176 ;
  unsigned int __cil_tmp177 ;
  unsigned int __cil_tmp178 ;
  void *__cil_tmp179 ;
  struct drm_i915_private *__cil_tmp180 ;
  struct intel_device_info const *__cil_tmp181 ;
  u8 __cil_tmp182 ;
  unsigned char __cil_tmp183 ;
  unsigned int __cil_tmp184 ;
  void *__cil_tmp185 ;
  struct drm_i915_private *__cil_tmp186 ;
  struct intel_device_info const *__cil_tmp187 ;
  unsigned char *__cil_tmp188 ;
  unsigned char *__cil_tmp189 ;
  unsigned char __cil_tmp190 ;
  unsigned int __cil_tmp191 ;
  struct list_head *__cil_tmp192 ;
  struct intel_encoder *__cil_tmp193 ;
  int __cil_tmp194 ;
  int __cil_tmp195 ;
  struct list_head *__cil_tmp196 ;
  struct intel_encoder *__cil_tmp197 ;
  struct list_head *__cil_tmp198 ;
  unsigned long __cil_tmp199 ;
  struct list_head *__cil_tmp200 ;
  unsigned long __cil_tmp201 ;

  {
  __cil_tmp24 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp24;
  dpd_is_edp = (bool )0;
  has_lvds = (bool )0;
  {
  __cil_tmp25 = dev->dev_private;
  __cil_tmp26 = (struct drm_i915_private *)__cil_tmp25;
  __cil_tmp27 = __cil_tmp26->info;
  __cil_tmp28 = (unsigned char *)__cil_tmp27;
  __cil_tmp29 = __cil_tmp28 + 1UL;
  __cil_tmp30 = *__cil_tmp29;
  __cil_tmp31 = (unsigned int )__cil_tmp30;
  if (__cil_tmp31 != 0U) {
    {
    __cil_tmp32 = dev->pci_device;
    if (__cil_tmp32 != 13687) {
      {
      has_lvds = intel_lvds_init(dev);
      }
    } else {

    }
    }
  } else {

  }
  }
  if (! has_lvds) {
    {
    __cil_tmp33 = dev->dev_private;
    __cil_tmp34 = (struct drm_i915_private *)__cil_tmp33;
    __cil_tmp35 = __cil_tmp34->info;
    __cil_tmp36 = __cil_tmp35->gen;
    __cil_tmp37 = (unsigned char )__cil_tmp36;
    __cil_tmp38 = (unsigned int )__cil_tmp37;
    if (__cil_tmp38 != 5U) {
      {
      __cil_tmp39 = dev->dev_private;
      __cil_tmp40 = (struct drm_i915_private *)__cil_tmp39;
      __cil_tmp41 = __cil_tmp40->info;
      __cil_tmp42 = __cil_tmp41->gen;
      __cil_tmp43 = (unsigned char )__cil_tmp42;
      __cil_tmp44 = (unsigned int )__cil_tmp43;
      if (__cil_tmp44 != 6U) {
        {
        __cil_tmp45 = dev->dev_private;
        __cil_tmp46 = (struct drm_i915_private *)__cil_tmp45;
        __cil_tmp47 = __cil_tmp46->info;
        __cil_tmp48 = (unsigned char *)__cil_tmp47;
        __cil_tmp49 = __cil_tmp48 + 2UL;
        __cil_tmp50 = *__cil_tmp49;
        __cil_tmp51 = (unsigned int )__cil_tmp50;
        if (__cil_tmp51 == 0U) {
          {
          i915_write32___4(dev_priv, 397872U, 0U);
          }
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  {
  __cil_tmp52 = dev->dev_private;
  __cil_tmp53 = (struct drm_i915_private *)__cil_tmp52;
  __cil_tmp54 = __cil_tmp53->info;
  __cil_tmp55 = __cil_tmp54->gen;
  __cil_tmp56 = (unsigned char )__cil_tmp55;
  __cil_tmp57 = (unsigned int )__cil_tmp56;
  if (__cil_tmp57 == 5U) {
    goto _L;
  } else {
    {
    __cil_tmp58 = dev->dev_private;
    __cil_tmp59 = (struct drm_i915_private *)__cil_tmp58;
    __cil_tmp60 = __cil_tmp59->info;
    __cil_tmp61 = __cil_tmp60->gen;
    __cil_tmp62 = (unsigned char )__cil_tmp61;
    __cil_tmp63 = (unsigned int )__cil_tmp62;
    if (__cil_tmp63 == 6U) {
      goto _L;
    } else {
      {
      __cil_tmp64 = dev->dev_private;
      __cil_tmp65 = (struct drm_i915_private *)__cil_tmp64;
      __cil_tmp66 = __cil_tmp65->info;
      __cil_tmp67 = (unsigned char *)__cil_tmp66;
      __cil_tmp68 = __cil_tmp67 + 2UL;
      __cil_tmp69 = *__cil_tmp68;
      __cil_tmp70 = (unsigned int )__cil_tmp69;
      if (__cil_tmp70 != 0U) {
        _L:
        {
        dpd_is_edp = intel_dpd_is_edp(dev);
        tmp = has_edp_a(dev);
        }
        if ((int )tmp) {
          {
          intel_dp_init(dev, 409600);
          }
        } else {

        }
        if ((int )dpd_is_edp) {
          {
          tmp___0 = i915_read32___6(dev_priv, 934656U);
          }
          {
          __cil_tmp71 = tmp___0 & 4U;
          if (__cil_tmp71 != 0U) {
            {
            intel_dp_init(dev, 934656);
            }
          } else {

          }
          }
        } else {

        }
      } else {

      }
      }
    }
    }
  }
  }
  {
  intel_crt_init(dev);
  }
  {
  __cil_tmp72 = dev->dev_private;
  __cil_tmp73 = (struct drm_i915_private *)__cil_tmp72;
  __cil_tmp74 = __cil_tmp73->info;
  __cil_tmp75 = __cil_tmp74->gen;
  __cil_tmp76 = (unsigned char )__cil_tmp75;
  __cil_tmp77 = (unsigned int )__cil_tmp76;
  if (__cil_tmp77 == 5U) {
    goto _L___2;
  } else {
    {
    __cil_tmp78 = dev->dev_private;
    __cil_tmp79 = (struct drm_i915_private *)__cil_tmp78;
    __cil_tmp80 = __cil_tmp79->info;
    __cil_tmp81 = __cil_tmp80->gen;
    __cil_tmp82 = (unsigned char )__cil_tmp81;
    __cil_tmp83 = (unsigned int )__cil_tmp82;
    if (__cil_tmp83 == 6U) {
      goto _L___2;
    } else {
      {
      __cil_tmp84 = dev->dev_private;
      __cil_tmp85 = (struct drm_i915_private *)__cil_tmp84;
      __cil_tmp86 = __cil_tmp85->info;
      __cil_tmp87 = (unsigned char *)__cil_tmp86;
      __cil_tmp88 = __cil_tmp87 + 2UL;
      __cil_tmp89 = *__cil_tmp88;
      __cil_tmp90 = (unsigned int )__cil_tmp89;
      if (__cil_tmp90 != 0U) {
        _L___2:
        {
        tmp___3 = i915_read32___6(dev_priv, 921920U);
        }
        {
        __cil_tmp91 = tmp___3 & 4U;
        if (__cil_tmp91 != 0U) {
          {
          tmp___1 = intel_sdvo_init(dev, 921920);
          found = (int )tmp___1;
          }
          if (found == 0) {
            {
            intel_hdmi_init(dev, 921920);
            }
          } else {

          }
          if (found == 0) {
            {
            tmp___2 = i915_read32___6(dev_priv, 934144U);
            }
            {
            __cil_tmp92 = tmp___2 & 4U;
            if (__cil_tmp92 != 0U) {
              {
              intel_dp_init(dev, 934144);
              }
            } else {

            }
            }
          } else {

          }
        } else {

        }
        }
        {
        tmp___4 = i915_read32___6(dev_priv, 921936U);
        }
        {
        __cil_tmp93 = tmp___4 & 4U;
        if (__cil_tmp93 != 0U) {
          {
          intel_hdmi_init(dev, 921936);
          }
        } else {

        }
        }
        {
        tmp___5 = i915_read32___6(dev_priv, 921952U);
        }
        {
        __cil_tmp94 = tmp___5 & 4U;
        if (__cil_tmp94 != 0U) {
          {
          intel_hdmi_init(dev, 921952);
          }
        } else {

        }
        }
        {
        tmp___6 = i915_read32___6(dev_priv, 934400U);
        }
        {
        __cil_tmp95 = tmp___6 & 4U;
        if (__cil_tmp95 != 0U) {
          {
          intel_dp_init(dev, 934400);
          }
        } else {

        }
        }
        if (! dpd_is_edp) {
          {
          tmp___7 = i915_read32___6(dev_priv, 934656U);
          }
          {
          __cil_tmp96 = tmp___7 & 4U;
          if (__cil_tmp96 != 0U) {
            {
            intel_dp_init(dev, 934656);
            }
          } else {

          }
          }
        } else {

        }
      } else {
        {
        __cil_tmp97 = dev->dev_private;
        __cil_tmp98 = (struct drm_i915_private *)__cil_tmp97;
        __cil_tmp99 = __cil_tmp98->info;
        __cil_tmp100 = __cil_tmp99->gen;
        __cil_tmp101 = (unsigned char )__cil_tmp100;
        __cil_tmp102 = (unsigned int )__cil_tmp101;
        if (__cil_tmp102 != 2U) {
          {
          __cil_tmp103 = dev->dev_private;
          __cil_tmp104 = (struct drm_i915_private *)__cil_tmp103;
          __cil_tmp105 = __cil_tmp104->info;
          __cil_tmp106 = (unsigned char *)__cil_tmp105;
          __cil_tmp107 = __cil_tmp106 + 1UL;
          __cil_tmp108 = *__cil_tmp107;
          __cil_tmp109 = (unsigned int )__cil_tmp108;
          if (__cil_tmp109 == 0U) {
            {
            found___0 = (bool )0;
            tmp___8 = i915_read32___6(dev_priv, 397632U);
            }
            {
            __cil_tmp110 = tmp___8 & 4U;
            if (__cil_tmp110 != 0U) {
              {
              drm_ut_debug_printk(4U, "drm", "intel_setup_outputs", "probing SDVOB\n");
              found___0 = intel_sdvo_init(dev, 397632);
              }
              if (! found___0) {
                {
                __cil_tmp111 = dev->dev_private;
                __cil_tmp112 = (struct drm_i915_private *)__cil_tmp111;
                __cil_tmp113 = __cil_tmp112->info;
                __cil_tmp114 = (unsigned char *)__cil_tmp113;
                __cil_tmp115 = __cil_tmp114 + 1UL;
                __cil_tmp116 = *__cil_tmp115;
                __cil_tmp117 = (unsigned int )__cil_tmp116;
                if (__cil_tmp117 != 0U) {
                  {
                  drm_ut_debug_printk(4U, "drm", "intel_setup_outputs", "probing HDMI on SDVOB\n");
                  intel_hdmi_init(dev, 397632);
                  }
                } else {
                  {
                  __cil_tmp118 = dev->dev_private;
                  __cil_tmp119 = (struct drm_i915_private *)__cil_tmp118;
                  __cil_tmp120 = __cil_tmp119->info;
                  __cil_tmp121 = __cil_tmp120->gen;
                  __cil_tmp122 = (unsigned char )__cil_tmp121;
                  __cil_tmp123 = (unsigned int )__cil_tmp122;
                  if (__cil_tmp123 == 5U) {
                    {
                    drm_ut_debug_printk(4U, "drm", "intel_setup_outputs", "probing HDMI on SDVOB\n");
                    intel_hdmi_init(dev, 397632);
                    }
                  } else {

                  }
                  }
                }
                }
              } else {

              }
              if (! found___0) {
                {
                __cil_tmp124 = dev->dev_private;
                __cil_tmp125 = (struct drm_i915_private *)__cil_tmp124;
                __cil_tmp126 = __cil_tmp125->info;
                __cil_tmp127 = (unsigned char *)__cil_tmp126;
                __cil_tmp128 = __cil_tmp127 + 1UL;
                __cil_tmp129 = *__cil_tmp128;
                __cil_tmp130 = (unsigned int )__cil_tmp129;
                if (__cil_tmp130 != 0U) {
                  {
                  drm_ut_debug_printk(4U, "drm", "intel_setup_outputs", "probing DP_B\n");
                  intel_dp_init(dev, 409856);
                  }
                } else {
                  {
                  __cil_tmp131 = dev->dev_private;
                  __cil_tmp132 = (struct drm_i915_private *)__cil_tmp131;
                  __cil_tmp133 = __cil_tmp132->info;
                  __cil_tmp134 = __cil_tmp133->gen;
                  __cil_tmp135 = (unsigned char )__cil_tmp134;
                  __cil_tmp136 = (unsigned int )__cil_tmp135;
                  if (__cil_tmp136 == 5U) {
                    {
                    drm_ut_debug_printk(4U, "drm", "intel_setup_outputs", "probing DP_B\n");
                    intel_dp_init(dev, 409856);
                    }
                  } else {

                  }
                  }
                }
                }
              } else {

              }
            } else {

            }
            }
            {
            tmp___9 = i915_read32___6(dev_priv, 397632U);
            }
            {
            __cil_tmp137 = tmp___9 & 4U;
            if (__cil_tmp137 != 0U) {
              {
              drm_ut_debug_printk(4U, "drm", "intel_setup_outputs", "probing SDVOC\n");
              found___0 = intel_sdvo_init(dev, 397664);
              }
            } else {

            }
            }
            if (! found___0) {
              {
              tmp___10 = i915_read32___6(dev_priv, 397664U);
              }
              {
              __cil_tmp138 = tmp___10 & 4U;
              if (__cil_tmp138 != 0U) {
                {
                __cil_tmp139 = dev->dev_private;
                __cil_tmp140 = (struct drm_i915_private *)__cil_tmp139;
                __cil_tmp141 = __cil_tmp140->info;
                __cil_tmp142 = (unsigned char *)__cil_tmp141;
                __cil_tmp143 = __cil_tmp142 + 1UL;
                __cil_tmp144 = *__cil_tmp143;
                __cil_tmp145 = (unsigned int )__cil_tmp144;
                if (__cil_tmp145 != 0U) {
                  {
                  drm_ut_debug_printk(4U, "drm", "intel_setup_outputs", "probing HDMI on SDVOC\n");
                  intel_hdmi_init(dev, 397664);
                  }
                } else {
                  {
                  __cil_tmp146 = dev->dev_private;
                  __cil_tmp147 = (struct drm_i915_private *)__cil_tmp146;
                  __cil_tmp148 = __cil_tmp147->info;
                  __cil_tmp149 = __cil_tmp148->gen;
                  __cil_tmp150 = (unsigned char )__cil_tmp149;
                  __cil_tmp151 = (unsigned int )__cil_tmp150;
                  if (__cil_tmp151 == 5U) {
                    {
                    drm_ut_debug_printk(4U, "drm", "intel_setup_outputs", "probing HDMI on SDVOC\n");
                    intel_hdmi_init(dev, 397664);
                    }
                  } else {

                  }
                  }
                }
                }
                {
                __cil_tmp152 = dev->dev_private;
                __cil_tmp153 = (struct drm_i915_private *)__cil_tmp152;
                __cil_tmp154 = __cil_tmp153->info;
                __cil_tmp155 = (unsigned char *)__cil_tmp154;
                __cil_tmp156 = __cil_tmp155 + 1UL;
                __cil_tmp157 = *__cil_tmp156;
                __cil_tmp158 = (unsigned int )__cil_tmp157;
                if (__cil_tmp158 != 0U) {
                  {
                  drm_ut_debug_printk(4U, "drm", "intel_setup_outputs", "probing DP_C\n");
                  intel_dp_init(dev, 410112);
                  }
                } else {
                  {
                  __cil_tmp159 = dev->dev_private;
                  __cil_tmp160 = (struct drm_i915_private *)__cil_tmp159;
                  __cil_tmp161 = __cil_tmp160->info;
                  __cil_tmp162 = __cil_tmp161->gen;
                  __cil_tmp163 = (unsigned char )__cil_tmp162;
                  __cil_tmp164 = (unsigned int )__cil_tmp163;
                  if (__cil_tmp164 == 5U) {
                    {
                    drm_ut_debug_printk(4U, "drm", "intel_setup_outputs", "probing DP_C\n");
                    intel_dp_init(dev, 410112);
                    }
                  } else {

                  }
                  }
                }
                }
              } else {

              }
              }
            } else {

            }
            {
            __cil_tmp165 = dev->dev_private;
            __cil_tmp166 = (struct drm_i915_private *)__cil_tmp165;
            __cil_tmp167 = __cil_tmp166->info;
            __cil_tmp168 = (unsigned char *)__cil_tmp167;
            __cil_tmp169 = __cil_tmp168 + 1UL;
            __cil_tmp170 = *__cil_tmp169;
            __cil_tmp171 = (unsigned int )__cil_tmp170;
            if (__cil_tmp171 != 0U) {
              goto _L___0;
            } else {
              {
              __cil_tmp172 = dev->dev_private;
              __cil_tmp173 = (struct drm_i915_private *)__cil_tmp172;
              __cil_tmp174 = __cil_tmp173->info;
              __cil_tmp175 = __cil_tmp174->gen;
              __cil_tmp176 = (unsigned char )__cil_tmp175;
              __cil_tmp177 = (unsigned int )__cil_tmp176;
              if (__cil_tmp177 == 5U) {
                _L___0:
                {
                tmp___11 = i915_read32___6(dev_priv, 410368U);
                }
                {
                __cil_tmp178 = tmp___11 & 4U;
                if (__cil_tmp178 != 0U) {
                  {
                  drm_ut_debug_printk(4U, "drm", "intel_setup_outputs", "probing DP_D\n");
                  intel_dp_init(dev, 410368);
                  }
                } else {

                }
                }
              } else {

              }
              }
            }
            }
          } else {
            goto _L___1;
          }
          }
        } else {
          _L___1:
          {
          __cil_tmp179 = dev->dev_private;
          __cil_tmp180 = (struct drm_i915_private *)__cil_tmp179;
          __cil_tmp181 = __cil_tmp180->info;
          __cil_tmp182 = __cil_tmp181->gen;
          __cil_tmp183 = (unsigned char )__cil_tmp182;
          __cil_tmp184 = (unsigned int )__cil_tmp183;
          if (__cil_tmp184 == 2U) {
            {
            intel_dvo_init(dev);
            }
          } else {

          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp185 = dev->dev_private;
  __cil_tmp186 = (struct drm_i915_private *)__cil_tmp185;
  __cil_tmp187 = __cil_tmp186->info;
  __cil_tmp188 = (unsigned char *)__cil_tmp187;
  __cil_tmp189 = __cil_tmp188 + 3UL;
  __cil_tmp190 = *__cil_tmp189;
  __cil_tmp191 = (unsigned int )__cil_tmp190;
  if (__cil_tmp191 != 0U) {
    {
    intel_tv_init(dev);
    }
  } else {

  }
  }
  __cil_tmp192 = dev->mode_config.encoder_list.next;
  __mptr = (struct list_head const *)__cil_tmp192;
  __cil_tmp193 = (struct intel_encoder *)__mptr;
  encoder = __cil_tmp193 + 1152921504606846968UL;
  goto ldv_40132;
  ldv_40131:
  {
  __cil_tmp194 = encoder->crtc_mask;
  encoder->base.possible_crtcs = (uint32_t )__cil_tmp194;
  __cil_tmp195 = encoder->clone_mask;
  tmp___12 = intel_encoder_clones(dev, __cil_tmp195);
  encoder->base.possible_clones = (uint32_t )tmp___12;
  __cil_tmp196 = encoder->base.head.next;
  __mptr___0 = (struct list_head const *)__cil_tmp196;
  __cil_tmp197 = (struct intel_encoder *)__mptr___0;
  encoder = __cil_tmp197 + 1152921504606846968UL;
  }
  ldv_40132: ;
  {
  __cil_tmp198 = & dev->mode_config.encoder_list;
  __cil_tmp199 = (unsigned long )__cil_tmp198;
  __cil_tmp200 = & encoder->base.head;
  __cil_tmp201 = (unsigned long )__cil_tmp200;
  if (__cil_tmp201 != __cil_tmp199) {
    goto ldv_40131;
  } else {
    goto ldv_40133;
  }
  }
  ldv_40133:
  {
  intel_panel_setup_backlight(dev);
  drm_helper_disable_unused_functions(dev);
  }
  return;
}
}
static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb )
{ struct intel_framebuffer *intel_fb ;
  struct drm_framebuffer const *__mptr ;
  struct drm_i915_gem_object *__cil_tmp4 ;
  struct drm_gem_object *__cil_tmp5 ;
  void const *__cil_tmp6 ;

  {
  {
  __mptr = (struct drm_framebuffer const *)fb;
  intel_fb = (struct intel_framebuffer *)__mptr;
  drm_framebuffer_cleanup(fb);
  __cil_tmp4 = intel_fb->obj;
  __cil_tmp5 = & __cil_tmp4->base;
  drm_gem_object_unreference_unlocked(__cil_tmp5);
  __cil_tmp6 = (void const *)intel_fb;
  kfree(__cil_tmp6);
  }
  return;
}
}
static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb , struct drm_file *file ,
                                                unsigned int *handle )
{ struct intel_framebuffer *intel_fb ;
  struct drm_framebuffer const *__mptr ;
  struct drm_i915_gem_object *obj ;
  int tmp ;
  struct drm_gem_object *__cil_tmp8 ;

  {
  {
  __mptr = (struct drm_framebuffer const *)fb;
  intel_fb = (struct intel_framebuffer *)__mptr;
  obj = intel_fb->obj;
  __cil_tmp8 = & obj->base;
  tmp = drm_gem_handle_create(file, __cil_tmp8, handle);
  }
  return (tmp);
}
}
static struct drm_framebuffer_funcs const intel_fb_funcs = {& intel_user_framebuffer_destroy, & intel_user_framebuffer_create_handle, (int (*)(struct drm_framebuffer * ,
                                                                                       struct drm_file * ,
                                                                                       unsigned int ,
                                                                                       unsigned int ,
                                                                                       struct drm_clip_rect * ,
                                                                                       unsigned int ))0};
int intel_framebuffer_init(struct drm_device *dev , struct intel_framebuffer *intel_fb ,
                           struct drm_mode_fb_cmd *mode_cmd , struct drm_i915_gem_object *obj )
{ int ret ;
  unsigned char *__cil_tmp6 ;
  unsigned char *__cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  __u32 __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  __u32 __cil_tmp12 ;
  int __cil_tmp13 ;
  __u32 __cil_tmp14 ;
  int __cil_tmp15 ;
  __u32 __cil_tmp16 ;
  int __cil_tmp17 ;
  __u32 __cil_tmp18 ;
  int __cil_tmp19 ;
  struct drm_framebuffer *__cil_tmp20 ;
  struct drm_framebuffer *__cil_tmp21 ;

  {
  {
  __cil_tmp6 = (unsigned char *)obj;
  __cil_tmp7 = __cil_tmp6 + 225UL;
  __cil_tmp8 = *__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 == 8U) {
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp10 = mode_cmd->pitch;
  __cil_tmp11 = __cil_tmp10 & 63U;
  if (__cil_tmp11 != 0U) {
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp12 = mode_cmd->bpp;
  __cil_tmp13 = (int )__cil_tmp12;
  if (__cil_tmp13 == 8) {
    goto case_8;
  } else {
    {
    __cil_tmp14 = mode_cmd->bpp;
    __cil_tmp15 = (int )__cil_tmp14;
    if (__cil_tmp15 == 16) {
      goto case_16;
    } else {
      {
      __cil_tmp16 = mode_cmd->bpp;
      __cil_tmp17 = (int )__cil_tmp16;
      if (__cil_tmp17 == 24) {
        goto case_24;
      } else {
        {
        __cil_tmp18 = mode_cmd->bpp;
        __cil_tmp19 = (int )__cil_tmp18;
        if (__cil_tmp19 == 32) {
          goto case_32;
        } else {
          goto switch_default;
          if (0) {
            case_8: ;
            case_16: ;
            case_24: ;
            case_32: ;
            goto ldv_40161;
            switch_default: ;
            return (-22);
          } else {

          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_40161:
  {
  __cil_tmp20 = & intel_fb->base;
  ret = drm_framebuffer_init(dev, __cil_tmp20, & intel_fb_funcs);
  }
  if (ret != 0) {
    {
    drm_err("intel_framebuffer_init", "framebuffer init failed %d\n", ret);
    }
    return (ret);
  } else {

  }
  {
  __cil_tmp21 = & intel_fb->base;
  drm_helper_mode_fill_fb_struct(__cil_tmp21, mode_cmd);
  intel_fb->obj = obj;
  }
  return (0);
}
}
static struct drm_framebuffer *intel_user_framebuffer_create(struct drm_device *dev ,
                                                             struct drm_file *filp ,
                                                             struct drm_mode_fb_cmd *mode_cmd )
{ struct drm_i915_gem_object *obj ;
  struct drm_gem_object const *__mptr ;
  struct drm_gem_object *tmp ;
  void *tmp___0 ;
  struct drm_framebuffer *tmp___1 ;
  __u32 __cil_tmp9 ;
  struct drm_gem_object *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct drm_gem_object *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;

  {
  {
  __cil_tmp9 = mode_cmd->handle;
  tmp = drm_gem_object_lookup(dev, filp, __cil_tmp9);
  __mptr = (struct drm_gem_object const *)tmp;
  obj = (struct drm_i915_gem_object *)__mptr;
  }
  {
  __cil_tmp10 = (struct drm_gem_object *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = & obj->base;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  if (__cil_tmp13 == __cil_tmp11) {
    {
    tmp___0 = ERR_PTR(-2L);
    }
    return ((struct drm_framebuffer *)tmp___0);
  } else {

  }
  }
  {
  tmp___1 = intel_framebuffer_create(dev, mode_cmd, obj);
  }
  return (tmp___1);
}
}
static struct drm_mode_config_funcs const intel_mode_funcs = {& intel_user_framebuffer_create, & intel_fb_output_poll_changed};
static struct drm_i915_gem_object *intel_alloc_context_page(struct drm_device *dev )
{ struct drm_i915_gem_object *ctx ;
  int ret ;
  int __ret_warn_on ;
  int tmp ;
  long tmp___0 ;
  struct mutex *__cil_tmp7 ;
  int __cil_tmp8 ;
  long __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  long __cil_tmp13 ;
  struct drm_i915_gem_object *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  bool __cil_tmp17 ;
  bool __cil_tmp18 ;
  struct drm_gem_object *__cil_tmp19 ;
  struct mutex *__cil_tmp20 ;

  {
  {
  __cil_tmp7 = & dev->struct_mutex;
  tmp = mutex_is_locked(__cil_tmp7);
  __ret_warn_on = tmp == 0;
  __cil_tmp8 = __ret_warn_on != 0;
  __cil_tmp9 = (long )__cil_tmp8;
  tmp___0 = __builtin_expect(__cil_tmp9, 0L);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp10 = (int const )6924;
    __cil_tmp11 = (int )__cil_tmp10;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p",
                       __cil_tmp11);
    }
  } else {

  }
  {
  __cil_tmp12 = __ret_warn_on != 0;
  __cil_tmp13 = (long )__cil_tmp12;
  __builtin_expect(__cil_tmp13, 0L);
  ctx = i915_gem_alloc_object(dev, 4096UL);
  }
  {
  __cil_tmp14 = (struct drm_i915_gem_object *)0;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = (unsigned long )ctx;
  if (__cil_tmp16 == __cil_tmp15) {
    {
    drm_ut_debug_printk(1U, "drm", "intel_alloc_context_page", "failed to alloc power context, RC6 disabled\n");
    }
    return ((struct drm_i915_gem_object *)0);
  } else {

  }
  }
  {
  __cil_tmp17 = (bool )1;
  ret = i915_gem_object_pin(ctx, 4096U, __cil_tmp17);
  }
  if (ret != 0) {
    {
    drm_err("intel_alloc_context_page", "failed to pin power context: %d\n", ret);
    }
    goto err_unref;
  } else {

  }
  {
  __cil_tmp18 = (bool )1;
  ret = i915_gem_object_set_to_gtt_domain(ctx, __cil_tmp18);
  }
  if (ret != 0) {
    {
    drm_err("intel_alloc_context_page", "failed to set-domain on power context: %d\n",
            ret);
    }
    goto err_unpin;
  } else {

  }
  return (ctx);
  err_unpin:
  {
  i915_gem_object_unpin(ctx);
  }
  err_unref:
  {
  __cil_tmp19 = & ctx->base;
  drm_gem_object_unreference(__cil_tmp19);
  __cil_tmp20 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp20);
  }
  return ((struct drm_i915_gem_object *)0);
}
}
bool ironlake_set_drps(struct drm_device *dev , u8 val )
{ struct drm_i915_private *dev_priv ;
  u16 rgvswctl ;
  void *__cil_tmp5 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  short __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  u16 __cil_tmp14 ;
  void *__cil_tmp15 ;
  void const volatile *__cil_tmp16 ;
  void const volatile *__cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  int __cil_tmp20 ;
  u16 __cil_tmp21 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  rgvswctl = i915_read16___2(dev_priv, 70000U);
  }
  {
  __cil_tmp6 = (int )rgvswctl;
  __cil_tmp7 = __cil_tmp6 & 4096;
  if (__cil_tmp7 != 0) {
    {
    drm_ut_debug_printk(1U, "drm", "ironlake_set_drps", "gpu busy, RCS change rejected\n");
    }
    return ((bool )0);
  } else {

  }
  }
  {
  __cil_tmp8 = (int )val;
  __cil_tmp9 = __cil_tmp8 << 8;
  __cil_tmp10 = (short )__cil_tmp9;
  __cil_tmp11 = (int )__cil_tmp10;
  __cil_tmp12 = __cil_tmp11 | 16512;
  rgvswctl = (u16 )__cil_tmp12;
  __cil_tmp13 = (int )rgvswctl;
  __cil_tmp14 = (u16 )__cil_tmp13;
  i915_write16___0(dev_priv, 70000U, __cil_tmp14);
  __cil_tmp15 = dev_priv->regs;
  __cil_tmp16 = (void const volatile *)__cil_tmp15;
  __cil_tmp17 = __cil_tmp16 + 70000U;
  readw(__cil_tmp17);
  __cil_tmp18 = (unsigned int )rgvswctl;
  __cil_tmp19 = __cil_tmp18 | 4096U;
  rgvswctl = (u16 )__cil_tmp19;
  __cil_tmp20 = (int )rgvswctl;
  __cil_tmp21 = (u16 )__cil_tmp20;
  i915_write16___0(dev_priv, 70000U, __cil_tmp21);
  }
  return ((bool )1);
}
}
void ironlake_enable_drps(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 rgvmodectl ;
  u32 tmp ;
  u8 fmax ;
  u8 fmin ;
  u8 fstart ;
  u8 vstart ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  unsigned long timeout__ ;
  unsigned long tmp___3 ;
  int ret__ ;
  struct thread_info *tmp___4 ;
  int pfo_ret__ ;
  int tmp___5 ;
  u32 tmp___6 ;
  u32 tmp___7 ;
  u32 tmp___8 ;
  u32 tmp___9 ;
  unsigned int tmp___10 ;
  u32 tmp___11 ;
  void *__cil_tmp24 ;
  u16 __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  int __cil_tmp28 ;
  u16 __cil_tmp29 ;
  u16 __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  int __cil_tmp33 ;
  u16 __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  u8 __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  int __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;
  u32 __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  int __cil_tmp48 ;
  int __cil_tmp49 ;
  int __cil_tmp50 ;
  u32 __cil_tmp51 ;
  void *__cil_tmp52 ;
  void const volatile *__cil_tmp53 ;
  void const volatile *__cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  unsigned long __cil_tmp57 ;
  long __cil_tmp58 ;
  long __cil_tmp59 ;
  long __cil_tmp60 ;
  int __cil_tmp61 ;
  int __cil_tmp62 ;
  atomic_t const *__cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  int __cil_tmp65 ;
  u8 __cil_tmp66 ;
  u32 __cil_tmp67 ;
  u32 __cil_tmp68 ;
  unsigned long __cil_tmp69 ;
  unsigned long __cil_tmp70 ;
  struct timespec *__cil_tmp71 ;

  {
  {
  __cil_tmp24 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp24;
  tmp = i915_read32___6(dev_priv, 70032U);
  rgvmodectl = tmp;
  tmp___0 = i915_read32___6(dev_priv, 70164U);
  __cil_tmp25 = (u16 )tmp___0;
  __cil_tmp26 = (unsigned int )__cil_tmp25;
  __cil_tmp27 = __cil_tmp26 | 1U;
  __cil_tmp28 = (int )__cil_tmp27;
  __cil_tmp29 = (u16 )__cil_tmp28;
  i915_write16___0(dev_priv, 70164U, __cil_tmp29);
  tmp___1 = i915_read32___6(dev_priv, 69633U);
  __cil_tmp30 = (u16 )tmp___1;
  __cil_tmp31 = (unsigned int )__cil_tmp30;
  __cil_tmp32 = __cil_tmp31 | 1U;
  __cil_tmp33 = (int )__cil_tmp32;
  __cil_tmp34 = (u16 )__cil_tmp33;
  i915_write16___0(dev_priv, 69633U, __cil_tmp34);
  i915_write32___4(dev_priv, 70064U, 100000U);
  i915_write32___4(dev_priv, 70068U, 100000U);
  i915_write32___4(dev_priv, 70044U, 90000U);
  i915_write32___4(dev_priv, 70048U, 80000U);
  i915_write32___4(dev_priv, 70012U, 1U);
  __cil_tmp35 = rgvmodectl & 240U;
  __cil_tmp36 = __cil_tmp35 >> 4;
  fmax = (u8 )__cil_tmp36;
  __cil_tmp37 = (u8 )rgvmodectl;
  __cil_tmp38 = (unsigned int )__cil_tmp37;
  __cil_tmp39 = __cil_tmp38 & 15U;
  fmin = (u8 )__cil_tmp39;
  __cil_tmp40 = rgvmodectl & 3840U;
  __cil_tmp41 = __cil_tmp40 >> 8;
  fstart = (u8 )__cil_tmp41;
  __cil_tmp42 = (int )fstart;
  __cil_tmp43 = __cil_tmp42 + 17476;
  __cil_tmp44 = __cil_tmp43 * 4;
  __cil_tmp45 = (u32 )__cil_tmp44;
  tmp___2 = i915_read32___6(dev_priv, __cil_tmp45);
  __cil_tmp46 = tmp___2 & 2130706432U;
  __cil_tmp47 = __cil_tmp46 >> 24;
  vstart = (u8 )__cil_tmp47;
  dev_priv->fmax = fmax;
  dev_priv->fstart = fstart;
  dev_priv->max_delay = fstart;
  dev_priv->min_delay = fmin;
  dev_priv->cur_delay = fstart;
  __cil_tmp48 = (int )fmax;
  __cil_tmp49 = (int )fmin;
  __cil_tmp50 = (int )fstart;
  drm_ut_debug_printk(2U, "drm", "ironlake_enable_drps", "fmax: %d, fmin: %d, fstart: %d\n",
                      __cil_tmp48, __cil_tmp49, __cil_tmp50);
  i915_write32___4(dev_priv, 70016U, 144U);
  __cil_tmp51 = (u32 )vstart;
  i915_write32___4(dev_priv, 70092U, __cil_tmp51);
  __cil_tmp52 = dev_priv->regs;
  __cil_tmp53 = (void const volatile *)__cil_tmp52;
  __cil_tmp54 = __cil_tmp53 + 70092U;
  readl(__cil_tmp54);
  rgvmodectl = rgvmodectl | 16384U;
  i915_write32___4(dev_priv, 70032U, rgvmodectl);
  __cil_tmp55 = (unsigned int const )10U;
  __cil_tmp56 = (unsigned int )__cil_tmp55;
  tmp___3 = msecs_to_jiffies(__cil_tmp56);
  __cil_tmp57 = (unsigned long )jiffies;
  timeout__ = tmp___3 + __cil_tmp57;
  ret__ = 0;
  }
  goto ldv_40218;
  ldv_40217: ;
  {
  __cil_tmp58 = (long )jiffies;
  __cil_tmp59 = (long )timeout__;
  __cil_tmp60 = __cil_tmp59 - __cil_tmp58;
  if (__cil_tmp60 < 0L) {
    ret__ = -110;
    goto ldv_40208;
  } else {

  }
  }
  {
  tmp___4 = current_thread_info();
  }
  {
  __cil_tmp61 = tmp___4->preempt_count;
  __cil_tmp62 = __cil_tmp61 & -268435457;
  if (__cil_tmp62 == 0) {
    if (1) {
      goto case_4;
    } else {
      goto switch_default;
      if (0) {
        __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
        goto ldv_40211;
        __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_40211;
        case_4:
        __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_40211;
        __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_40211;
        switch_default:
        {
        __bad_percpu_size();
        }
      } else {

      }
    }
    ldv_40211:
    {
    __cil_tmp63 = (atomic_t const *)(& kgdb_active);
    tmp___5 = atomic_read(__cil_tmp63);
    }
    if (pfo_ret__ != tmp___5) {
      {
      msleep(1U);
      }
    } else {

    }
  } else {

  }
  }
  ldv_40218:
  {
  tmp___6 = i915_read32___6(dev_priv, 70000U);
  }
  {
  __cil_tmp64 = tmp___6 & 4096U;
  if (__cil_tmp64 != 0U) {
    goto ldv_40217;
  } else {
    goto ldv_40208;
  }
  }
  ldv_40208: ;
  if (ret__ != 0) {
    {
    drm_err("ironlake_enable_drps", "stuck trying to change perf mode\n");
    }
  } else {

  }
  {
  msleep(1U);
  __cil_tmp65 = (int )fstart;
  __cil_tmp66 = (u8 )__cil_tmp65;
  ironlake_set_drps(dev, __cil_tmp66);
  tmp___7 = i915_read32___6(dev_priv, 70372U);
  tmp___8 = i915_read32___6(dev_priv, 70376U);
  tmp___9 = i915_read32___6(dev_priv, 70368U);
  __cil_tmp67 = tmp___7 + tmp___8;
  __cil_tmp68 = __cil_tmp67 + tmp___9;
  dev_priv->last_count1 = (u64 )__cil_tmp68;
  __cil_tmp69 = (unsigned long const )jiffies;
  __cil_tmp70 = (unsigned long )__cil_tmp69;
  tmp___10 = jiffies_to_msecs(__cil_tmp70);
  dev_priv->last_time1 = (unsigned long )tmp___10;
  tmp___11 = i915_read32___6(dev_priv, 70388U);
  dev_priv->last_count2 = (u64 )tmp___11;
  __cil_tmp71 = & dev_priv->last_time2;
  getrawmonotonic(__cil_tmp71);
  }
  return;
}
}
void ironlake_disable_drps(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u16 rgvswctl ;
  u16 tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  void *__cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  u8 __cil_tmp12 ;
  int __cil_tmp13 ;
  u8 __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  u32 __cil_tmp17 ;

  {
  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  tmp = i915_read16___2(dev_priv, 70000U);
  rgvswctl = tmp;
  tmp___0 = i915_read32___6(dev_priv, 70016U);
  __cil_tmp9 = tmp___0 & 4294967279U;
  i915_write32___4(dev_priv, 70016U, __cil_tmp9);
  i915_write32___4(dev_priv, 70020U, 16U);
  tmp___1 = i915_read32___6(dev_priv, 278540U);
  __cil_tmp10 = tmp___1 & 4261412863U;
  i915_write32___4(dev_priv, 278540U, __cil_tmp10);
  i915_write32___4(dev_priv, 278536U, 33554432U);
  tmp___2 = i915_read32___6(dev_priv, 278532U);
  __cil_tmp11 = tmp___2 | 33554432U;
  i915_write32___4(dev_priv, 278532U, __cil_tmp11);
  __cil_tmp12 = dev_priv->fstart;
  __cil_tmp13 = (int )__cil_tmp12;
  __cil_tmp14 = (u8 )__cil_tmp13;
  ironlake_set_drps(dev, __cil_tmp14);
  msleep(1U);
  __cil_tmp15 = (unsigned int )rgvswctl;
  __cil_tmp16 = __cil_tmp15 | 4096U;
  rgvswctl = (u16 )__cil_tmp16;
  __cil_tmp17 = (u32 )rgvswctl;
  i915_write32___4(dev_priv, 70000U, __cil_tmp17);
  msleep(1U);
  }
  return;
}
}
void gen6_set_rps(struct drm_device *dev , u8 val )
{ struct drm_i915_private *dev_priv ;
  u32 swreq ;
  void *__cil_tmp5 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  __cil_tmp6 = (int )val;
  __cil_tmp7 = __cil_tmp6 << 25;
  swreq = (u32 )__cil_tmp7;
  i915_write32___4(dev_priv, 40968U, swreq);
  }
  return;
}
}
void gen6_disable_rps(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 tmp ;
  void *__cil_tmp4 ;
  spinlock_t *__cil_tmp5 ;
  spinlock_t *__cil_tmp6 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  i915_write32___4(dev_priv, 40968U, 2147483648U);
  i915_write32___4(dev_priv, 41320U, 4294967295U);
  i915_write32___4(dev_priv, 278572U, 0U);
  __cil_tmp5 = & dev_priv->rps_lock;
  spin_lock_irq(__cil_tmp5);
  dev_priv->pm_iir = 0U;
  __cil_tmp6 = & dev_priv->rps_lock;
  spin_unlock_irq(__cil_tmp6);
  tmp = i915_read32___6(dev_priv, 278568U);
  i915_write32___4(dev_priv, 278568U, tmp);
  }
  return;
}
}
static unsigned long intel_pxfreq(u32 vidfreq )
{ unsigned long freq ;
  int div ;
  int post ;
  int pre ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;

  {
  __cil_tmp6 = vidfreq & 4128768U;
  __cil_tmp7 = __cil_tmp6 >> 16;
  div = (int )__cil_tmp7;
  __cil_tmp8 = vidfreq & 12288U;
  __cil_tmp9 = __cil_tmp8 >> 12;
  post = (int )__cil_tmp9;
  __cil_tmp10 = (int )vidfreq;
  pre = __cil_tmp10 & 7;
  if (pre == 0) {
    return (0UL);
  } else {

  }
  __cil_tmp11 = pre << post;
  __cil_tmp12 = div * 133333;
  __cil_tmp13 = __cil_tmp12 / __cil_tmp11;
  freq = (unsigned long )__cil_tmp13;
  return (freq);
}
}
void intel_init_emon(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 lcfuse ;
  u8 pxw[16U] ;
  int i ;
  u32 pxvidfreq ;
  u32 tmp ;
  unsigned long freq ;
  unsigned long tmp___0 ;
  unsigned long vid ;
  unsigned long val ;
  u32 val___0 ;
  void *__cil_tmp13 ;
  void *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  void const volatile *__cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  u32 __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  u32 __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  u32 __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  u32 __cil_tmp41 ;
  int __cil_tmp42 ;
  int __cil_tmp43 ;
  u32 __cil_tmp44 ;

  {
  {
  __cil_tmp13 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp13;
  i915_write32___4(dev_priv, 71168U, 0U);
  __cil_tmp14 = dev_priv->regs;
  __cil_tmp15 = (void const volatile *)__cil_tmp14;
  __cil_tmp16 = __cil_tmp15 + 71168U;
  readl(__cil_tmp16);
  i915_write32___4(dev_priv, 70220U, 352587008U);
  i915_write32___4(dev_priv, 70224U, 8323072U);
  i915_write32___4(dev_priv, 70228U, 505544708U);
  i915_write32___4(dev_priv, 70232U, 67108868U);
  i = 0;
  }
  goto ldv_40250;
  ldv_40249:
  {
  __cil_tmp17 = i + 17559;
  __cil_tmp18 = __cil_tmp17 * 4;
  __cil_tmp19 = (u32 )__cil_tmp18;
  i915_write32___4(dev_priv, __cil_tmp19, 0U);
  i = i + 1;
  }
  ldv_40250: ;
  if (i <= 4) {
    goto ldv_40249;
  } else {
    goto ldv_40251;
  }
  ldv_40251:
  i = 0;
  goto ldv_40253;
  ldv_40252:
  {
  __cil_tmp20 = i + 17564;
  __cil_tmp21 = __cil_tmp20 * 4;
  __cil_tmp22 = (u32 )__cil_tmp21;
  i915_write32___4(dev_priv, __cil_tmp22, 0U);
  i = i + 1;
  }
  ldv_40253: ;
  if (i <= 2) {
    goto ldv_40252;
  } else {
    goto ldv_40254;
  }
  ldv_40254:
  i = 0;
  goto ldv_40261;
  ldv_40260:
  {
  __cil_tmp23 = i + 17476;
  __cil_tmp24 = __cil_tmp23 * 4;
  __cil_tmp25 = (u32 )__cil_tmp24;
  tmp = i915_read32___6(dev_priv, __cil_tmp25);
  pxvidfreq = tmp;
  tmp___0 = intel_pxfreq(pxvidfreq);
  freq = tmp___0;
  __cil_tmp26 = pxvidfreq & 2130706432U;
  __cil_tmp27 = __cil_tmp26 >> 24;
  vid = (unsigned long )__cil_tmp27;
  val = vid * vid;
  __cil_tmp28 = freq / 1000UL;
  val = __cil_tmp28 * val;
  val = val * 255UL;
  val = val / 14516100UL;
  }
  if (val > 255UL) {
    {
    drm_err("intel_init_emon", "bad pxval: %ld\n", val);
    }
  } else {

  }
  pxw[i] = (u8 )val;
  i = i + 1;
  ldv_40261: ;
  if (i <= 15) {
    goto ldv_40260;
  } else {
    goto ldv_40262;
  }
  ldv_40262:
  pxw[14] = (u8 )0U;
  pxw[15] = (u8 )0U;
  i = 0;
  goto ldv_40265;
  ldv_40264:
  {
  __cil_tmp29 = (int )pxw[i * 4 + 3];
  __cil_tmp30 = (int )pxw[i * 4 + 2];
  __cil_tmp31 = __cil_tmp30 << 8;
  __cil_tmp32 = (int )pxw[i * 4 + 1];
  __cil_tmp33 = __cil_tmp32 << 16;
  __cil_tmp34 = (int )pxw[i * 4];
  __cil_tmp35 = __cil_tmp34 << 24;
  __cil_tmp36 = __cil_tmp35 | __cil_tmp33;
  __cil_tmp37 = __cil_tmp36 | __cil_tmp31;
  __cil_tmp38 = __cil_tmp37 | __cil_tmp29;
  val___0 = (u32 )__cil_tmp38;
  __cil_tmp39 = i + 17817;
  __cil_tmp40 = __cil_tmp39 * 4;
  __cil_tmp41 = (u32 )__cil_tmp40;
  i915_write32___4(dev_priv, __cil_tmp41, val___0);
  i = i + 1;
  }
  ldv_40265: ;
  if (i <= 3) {
    goto ldv_40264;
  } else {
    goto ldv_40266;
  }
  ldv_40266:
  {
  i915_write32___4(dev_priv, 71176U, 0U);
  i915_write32___4(dev_priv, 71180U, 0U);
  i915_write32___4(dev_priv, 71184U, 32512U);
  i915_write32___4(dev_priv, 71188U, 14U);
  i915_write32___4(dev_priv, 71192U, 917504U);
  i915_write32___4(dev_priv, 71196U, 1744831232U);
  i915_write32___4(dev_priv, 71200U, 1107296256U);
  i915_write32___4(dev_priv, 71204U, 1310769U);
  i915_write32___4(dev_priv, 71208U, 0U);
  i915_write32___4(dev_priv, 71212U, 0U);
  i = 0;
  }
  goto ldv_40268;
  ldv_40267:
  {
  __cil_tmp42 = i + 17824;
  __cil_tmp43 = __cil_tmp42 * 4;
  __cil_tmp44 = (u32 )__cil_tmp43;
  i915_write32___4(dev_priv, __cil_tmp44, 0U);
  i = i + 1;
  }
  ldv_40268: ;
  if (i <= 7) {
    goto ldv_40267;
  } else {
    goto ldv_40269;
  }
  ldv_40269:
  {
  i915_write32___4(dev_priv, 71168U, 2147483673U);
  lcfuse = i915_read32___6(dev_priv, 71360U);
  dev_priv->corr = (u8 )lcfuse;
  }
  return;
}
}
void gen6_enable_rps(struct drm_i915_private *dev_priv )
{ u32 rp_state_cap ;
  u32 tmp ;
  u32 gt_perf_status ;
  u32 tmp___0 ;
  u32 pcu_mbox ;
  u32 rc6_mask ;
  int cur_freq ;
  int min_freq ;
  int max_freq ;
  int i ;
  unsigned long timeout__ ;
  unsigned long tmp___1 ;
  int ret__ ;
  struct thread_info *tmp___2 ;
  int pfo_ret__ ;
  int tmp___3 ;
  u32 tmp___4 ;
  unsigned long timeout_____0 ;
  unsigned long tmp___5 ;
  int ret_____0 ;
  struct thread_info *tmp___6 ;
  int pfo_ret_____0 ;
  int tmp___7 ;
  u32 tmp___8 ;
  unsigned long timeout_____1 ;
  unsigned long tmp___9 ;
  int ret_____1 ;
  struct thread_info *tmp___10 ;
  int pfo_ret_____1 ;
  int tmp___11 ;
  u32 tmp___12 ;
  unsigned long timeout_____2 ;
  unsigned long tmp___13 ;
  int ret_____2 ;
  struct thread_info *tmp___14 ;
  int pfo_ret_____2 ;
  int tmp___15 ;
  u32 tmp___16 ;
  int __ret_warn_on ;
  long tmp___17 ;
  struct drm_device *__cil_tmp42 ;
  struct mutex *__cil_tmp43 ;
  u32 __cil_tmp44 ;
  u32 __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned long __cil_tmp49 ;
  long __cil_tmp50 ;
  long __cil_tmp51 ;
  long __cil_tmp52 ;
  int __cil_tmp53 ;
  int __cil_tmp54 ;
  atomic_t const *__cil_tmp55 ;
  int __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  unsigned long __cil_tmp59 ;
  long __cil_tmp60 ;
  long __cil_tmp61 ;
  long __cil_tmp62 ;
  int __cil_tmp63 ;
  int __cil_tmp64 ;
  atomic_t const *__cil_tmp65 ;
  int __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  int __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  unsigned int __cil_tmp72 ;
  unsigned int __cil_tmp73 ;
  unsigned long __cil_tmp74 ;
  long __cil_tmp75 ;
  long __cil_tmp76 ;
  long __cil_tmp77 ;
  int __cil_tmp78 ;
  int __cil_tmp79 ;
  atomic_t const *__cil_tmp80 ;
  int __cil_tmp81 ;
  unsigned int __cil_tmp82 ;
  unsigned int __cil_tmp83 ;
  unsigned long __cil_tmp84 ;
  long __cil_tmp85 ;
  long __cil_tmp86 ;
  long __cil_tmp87 ;
  int __cil_tmp88 ;
  int __cil_tmp89 ;
  atomic_t const *__cil_tmp90 ;
  int __cil_tmp91 ;
  int __cil_tmp92 ;
  int __cil_tmp93 ;
  u32 __cil_tmp94 ;
  spinlock_t *__cil_tmp95 ;
  u32 __cil_tmp96 ;
  int __cil_tmp97 ;
  long __cil_tmp98 ;
  int __cil_tmp99 ;
  int __cil_tmp100 ;
  int __cil_tmp101 ;
  long __cil_tmp102 ;
  spinlock_t *__cil_tmp103 ;
  struct drm_device *__cil_tmp104 ;
  struct mutex *__cil_tmp105 ;

  {
  {
  tmp = i915_read32___6(dev_priv, 1333656U);
  rp_state_cap = tmp;
  tmp___0 = i915_read32___6(dev_priv, 1333576U);
  gt_perf_status = tmp___0;
  rc6_mask = 0U;
  i915_write32___4(dev_priv, 41108U, 0U);
  __cil_tmp42 = dev_priv->dev;
  __cil_tmp43 = & __cil_tmp42->struct_mutex;
  mutex_lock_nested(__cil_tmp43, 0U);
  gen6_gt_force_wake_get(dev_priv);
  i915_write32___4(dev_priv, 41104U, 0U);
  i915_write32___4(dev_priv, 41112U, 65536000U);
  i915_write32___4(dev_priv, 41116U, 2621470U);
  i915_write32___4(dev_priv, 41120U, 30U);
  i915_write32___4(dev_priv, 41128U, 125000U);
  i915_write32___4(dev_priv, 41132U, 25U);
  i = 0;
  }
  goto ldv_40282;
  ldv_40281:
  {
  __cil_tmp44 = dev_priv->ring[i].mmio_base;
  __cil_tmp45 = __cil_tmp44 + 84U;
  i915_write32___4(dev_priv, __cil_tmp45, 10U);
  i = i + 1;
  }
  ldv_40282: ;
  if (i <= 2) {
    goto ldv_40281;
  } else {
    goto ldv_40283;
  }
  ldv_40283:
  {
  i915_write32___4(dev_priv, 41136U, 0U);
  i915_write32___4(dev_priv, 41140U, 1000U);
  i915_write32___4(dev_priv, 41144U, 50000U);
  i915_write32___4(dev_priv, 41148U, 100000U);
  i915_write32___4(dev_priv, 41152U, 64000U);
  }
  if (i915_enable_rc6 != 0U) {
    rc6_mask = 393216U;
  } else {

  }
  {
  __cil_tmp46 = rc6_mask | 2281701376U;
  i915_write32___4(dev_priv, 41104U, __cil_tmp46);
  i915_write32___4(dev_priv, 40968U, 335544320U);
  i915_write32___4(dev_priv, 40972U, 402653184U);
  i915_write32___4(dev_priv, 40976U, 1000000U);
  i915_write32___4(dev_priv, 40980U, 302383104U);
  i915_write32___4(dev_priv, 41004U, 10000U);
  i915_write32___4(dev_priv, 41008U, 1000000U);
  i915_write32___4(dev_priv, 41064U, 100000U);
  i915_write32___4(dev_priv, 41068U, 5000000U);
  i915_write32___4(dev_priv, 41072U, 10U);
  i915_write32___4(dev_priv, 40996U, 2961U);
  __cil_tmp47 = (unsigned int const )500U;
  __cil_tmp48 = (unsigned int )__cil_tmp47;
  tmp___1 = msecs_to_jiffies(__cil_tmp48);
  __cil_tmp49 = (unsigned long )jiffies;
  timeout__ = tmp___1 + __cil_tmp49;
  ret__ = 0;
  }
  goto ldv_40302;
  ldv_40301: ;
  {
  __cil_tmp50 = (long )jiffies;
  __cil_tmp51 = (long )timeout__;
  __cil_tmp52 = __cil_tmp51 - __cil_tmp50;
  if (__cil_tmp52 < 0L) {
    ret__ = -110;
    goto ldv_40292;
  } else {

  }
  }
  {
  tmp___2 = current_thread_info();
  }
  {
  __cil_tmp53 = tmp___2->preempt_count;
  __cil_tmp54 = __cil_tmp53 & -268435457;
  if (__cil_tmp54 == 0) {
    if (1) {
      goto case_4;
    } else {
      goto switch_default;
      if (0) {
        __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
        goto ldv_40295;
        __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_40295;
        case_4:
        __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_40295;
        __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_40295;
        switch_default:
        {
        __bad_percpu_size();
        }
      } else {

      }
    }
    ldv_40295:
    {
    __cil_tmp55 = (atomic_t const *)(& kgdb_active);
    tmp___3 = atomic_read(__cil_tmp55);
    }
    if (pfo_ret__ != tmp___3) {
      {
      msleep(1U);
      }
    } else {

    }
  } else {

  }
  }
  ldv_40302:
  {
  tmp___4 = i915_read32___6(dev_priv, 1278244U);
  }
  {
  __cil_tmp56 = (int )tmp___4;
  if (__cil_tmp56 < 0) {
    goto ldv_40301;
  } else {
    goto ldv_40292;
  }
  }
  ldv_40292: ;
  if (ret__ != 0) {
    {
    drm_err("gen6_enable_rps", "timeout waiting for pcode mailbox to become idle\n");
    }
  } else {

  }
  {
  i915_write32___4(dev_priv, 1278248U, 0U);
  i915_write32___4(dev_priv, 1278244U, 2147483657U);
  __cil_tmp57 = (unsigned int const )500U;
  __cil_tmp58 = (unsigned int )__cil_tmp57;
  tmp___5 = msecs_to_jiffies(__cil_tmp58);
  __cil_tmp59 = (unsigned long )jiffies;
  timeout_____0 = tmp___5 + __cil_tmp59;
  ret_____0 = 0;
  }
  goto ldv_40323;
  ldv_40322: ;
  {
  __cil_tmp60 = (long )jiffies;
  __cil_tmp61 = (long )timeout_____0;
  __cil_tmp62 = __cil_tmp61 - __cil_tmp60;
  if (__cil_tmp62 < 0L) {
    ret_____0 = -110;
    goto ldv_40313;
  } else {

  }
  }
  {
  tmp___6 = current_thread_info();
  }
  {
  __cil_tmp63 = tmp___6->preempt_count;
  __cil_tmp64 = __cil_tmp63 & -268435457;
  if (__cil_tmp64 == 0) {
    if (1) {
      goto case_4___0;
    } else {
      goto switch_default___0;
      if (0) {
        __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret_____0): "m" (cpu_number));
        goto ldv_40316;
        __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret_____0): "m" (cpu_number));
        goto ldv_40316;
        case_4___0:
        __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret_____0): "m" (cpu_number));
        goto ldv_40316;
        __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret_____0): "m" (cpu_number));
        goto ldv_40316;
        switch_default___0:
        {
        __bad_percpu_size();
        }
      } else {

      }
    }
    ldv_40316:
    {
    __cil_tmp65 = (atomic_t const *)(& kgdb_active);
    tmp___7 = atomic_read(__cil_tmp65);
    }
    if (pfo_ret_____0 != tmp___7) {
      {
      msleep(1U);
      }
    } else {

    }
  } else {

  }
  }
  ldv_40323:
  {
  tmp___8 = i915_read32___6(dev_priv, 1278244U);
  }
  {
  __cil_tmp66 = (int )tmp___8;
  if (__cil_tmp66 < 0) {
    goto ldv_40322;
  } else {
    goto ldv_40313;
  }
  }
  ldv_40313: ;
  if (ret_____0 != 0) {
    {
    drm_err("gen6_enable_rps", "timeout waiting for pcode mailbox to finish\n");
    }
  } else {

  }
  {
  __cil_tmp67 = rp_state_cap & 16711680U;
  __cil_tmp68 = __cil_tmp67 >> 16;
  min_freq = (int )__cil_tmp68;
  __cil_tmp69 = (int )rp_state_cap;
  max_freq = __cil_tmp69 & 255;
  __cil_tmp70 = gt_perf_status & 65280U;
  __cil_tmp71 = __cil_tmp70 >> 8;
  cur_freq = (int )__cil_tmp71;
  __cil_tmp72 = (unsigned int const )500U;
  __cil_tmp73 = (unsigned int )__cil_tmp72;
  tmp___9 = msecs_to_jiffies(__cil_tmp73);
  __cil_tmp74 = (unsigned long )jiffies;
  timeout_____1 = tmp___9 + __cil_tmp74;
  ret_____1 = 0;
  }
  goto ldv_40343;
  ldv_40342: ;
  {
  __cil_tmp75 = (long )jiffies;
  __cil_tmp76 = (long )timeout_____1;
  __cil_tmp77 = __cil_tmp76 - __cil_tmp75;
  if (__cil_tmp77 < 0L) {
    ret_____1 = -110;
    goto ldv_40333;
  } else {

  }
  }
  {
  tmp___10 = current_thread_info();
  }
  {
  __cil_tmp78 = tmp___10->preempt_count;
  __cil_tmp79 = __cil_tmp78 & -268435457;
  if (__cil_tmp79 == 0) {
    if (1) {
      goto case_4___1;
    } else {
      goto switch_default___1;
      if (0) {
        __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret_____1): "m" (cpu_number));
        goto ldv_40336;
        __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret_____1): "m" (cpu_number));
        goto ldv_40336;
        case_4___1:
        __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret_____1): "m" (cpu_number));
        goto ldv_40336;
        __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret_____1): "m" (cpu_number));
        goto ldv_40336;
        switch_default___1:
        {
        __bad_percpu_size();
        }
      } else {

      }
    }
    ldv_40336:
    {
    __cil_tmp80 = (atomic_t const *)(& kgdb_active);
    tmp___11 = atomic_read(__cil_tmp80);
    }
    if (pfo_ret_____1 != tmp___11) {
      {
      msleep(1U);
      }
    } else {

    }
  } else {

  }
  }
  ldv_40343:
  {
  tmp___12 = i915_read32___6(dev_priv, 1278244U);
  }
  {
  __cil_tmp81 = (int )tmp___12;
  if (__cil_tmp81 < 0) {
    goto ldv_40342;
  } else {
    goto ldv_40333;
  }
  }
  ldv_40333: ;
  if (ret_____1 != 0) {
    {
    drm_err("gen6_enable_rps", "timeout waiting for pcode mailbox to become idle\n");
    }
  } else {

  }
  {
  i915_write32___4(dev_priv, 1278244U, 12U);
  pcu_mbox = i915_read32___6(dev_priv, 1278248U);
  __cil_tmp82 = (unsigned int const )500U;
  __cil_tmp83 = (unsigned int )__cil_tmp82;
  tmp___13 = msecs_to_jiffies(__cil_tmp83);
  __cil_tmp84 = (unsigned long )jiffies;
  timeout_____2 = tmp___13 + __cil_tmp84;
  ret_____2 = 0;
  }
  goto ldv_40363;
  ldv_40362: ;
  {
  __cil_tmp85 = (long )jiffies;
  __cil_tmp86 = (long )timeout_____2;
  __cil_tmp87 = __cil_tmp86 - __cil_tmp85;
  if (__cil_tmp87 < 0L) {
    ret_____2 = -110;
    goto ldv_40353;
  } else {

  }
  }
  {
  tmp___14 = current_thread_info();
  }
  {
  __cil_tmp88 = tmp___14->preempt_count;
  __cil_tmp89 = __cil_tmp88 & -268435457;
  if (__cil_tmp89 == 0) {
    if (1) {
      goto case_4___2;
    } else {
      goto switch_default___2;
      if (0) {
        __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret_____2): "m" (cpu_number));
        goto ldv_40356;
        __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret_____2): "m" (cpu_number));
        goto ldv_40356;
        case_4___2:
        __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret_____2): "m" (cpu_number));
        goto ldv_40356;
        __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret_____2): "m" (cpu_number));
        goto ldv_40356;
        switch_default___2:
        {
        __bad_percpu_size();
        }
      } else {

      }
    }
    ldv_40356:
    {
    __cil_tmp90 = (atomic_t const *)(& kgdb_active);
    tmp___15 = atomic_read(__cil_tmp90);
    }
    if (pfo_ret_____2 != tmp___15) {
      {
      msleep(1U);
      }
    } else {

    }
  } else {

  }
  }
  ldv_40363:
  {
  tmp___16 = i915_read32___6(dev_priv, 1278244U);
  }
  {
  __cil_tmp91 = (int )tmp___16;
  if (__cil_tmp91 < 0) {
    goto ldv_40362;
  } else {
    goto ldv_40353;
  }
  }
  ldv_40353: ;
  if (ret_____2 != 0) {
    {
    drm_err("gen6_enable_rps", "timeout waiting for pcode mailbox to finish\n");
    }
  } else {

  }
  {
  __cil_tmp92 = (int )pcu_mbox;
  if (__cil_tmp92 < 0) {
    {
    __cil_tmp93 = (int )pcu_mbox;
    max_freq = __cil_tmp93 & 255;
    __cil_tmp94 = pcu_mbox * 50U;
    drm_ut_debug_printk(2U, "drm", "gen6_enable_rps", "overclocking supported, adjusting frequency max to %dMHz\n",
                        __cil_tmp94);
    }
  } else {

  }
  }
  {
  dev_priv->max_delay = (u8 )max_freq;
  dev_priv->min_delay = (u8 )min_freq;
  dev_priv->cur_delay = (u8 )cur_freq;
  i915_write32___4(dev_priv, 278572U, 50331766U);
  __cil_tmp95 = & dev_priv->rps_lock;
  spin_lock_irq(__cil_tmp95);
  __cil_tmp96 = dev_priv->pm_iir;
  __ret_warn_on = __cil_tmp96 != 0U;
  __cil_tmp97 = __ret_warn_on != 0;
  __cil_tmp98 = (long )__cil_tmp97;
  tmp___17 = __builtin_expect(__cil_tmp98, 0L);
  }
  if (tmp___17 != 0L) {
    {
    __cil_tmp99 = (int const )7285;
    __cil_tmp100 = (int )__cil_tmp99;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_display.c.p",
                       __cil_tmp100);
    }
  } else {

  }
  {
  __cil_tmp101 = __ret_warn_on != 0;
  __cil_tmp102 = (long )__cil_tmp101;
  __builtin_expect(__cil_tmp102, 0L);
  i915_write32___4(dev_priv, 278564U, 0U);
  __cil_tmp103 = & dev_priv->rps_lock;
  spin_unlock_irq(__cil_tmp103);
  i915_write32___4(dev_priv, 41320U, 0U);
  gen6_gt_force_wake_put(dev_priv);
  __cil_tmp104 = dev_priv->dev;
  __cil_tmp105 = & __cil_tmp104->struct_mutex;
  mutex_unlock(__cil_tmp105);
  }
  return;
}
}
static void ironlake_init_clock_gating(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  uint32_t dspclk_gate ;
  u32 tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  u32 tmp___3 ;
  u32 tmp___4 ;
  u32 tmp___5 ;
  void *__cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;

  {
  {
  __cil_tmp11 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp11;
  dspclk_gate = 268435456U;
  dspclk_gate = dspclk_gate | 896U;
  dspclk_gate = dspclk_gate | 32U;
  i915_write32___4(dev_priv, 286752U, 262146U);
  i915_write32___4(dev_priv, 286756U, 2048U);
  i915_write32___4(dev_priv, 270368U, dspclk_gate);
  tmp = i915_read32___6(dev_priv, 270340U);
  __cil_tmp12 = tmp | 6291456U;
  i915_write32___4(dev_priv, 270340U, __cil_tmp12);
  tmp___0 = i915_read32___6(dev_priv, 270368U);
  __cil_tmp13 = tmp___0 | 32U;
  i915_write32___4(dev_priv, 270368U, __cil_tmp13);
  tmp___1 = i915_read32___6(dev_priv, 282624U);
  __cil_tmp14 = tmp___1 | 32768U;
  i915_write32___4(dev_priv, 282624U, __cil_tmp14);
  i915_write32___4(dev_priv, 282896U, 0U);
  i915_write32___4(dev_priv, 282892U, 0U);
  i915_write32___4(dev_priv, 282888U, 0U);
  }
  {
  __cil_tmp15 = dev->pci_device;
  if (__cil_tmp15 == 70) {
    {
    tmp___2 = i915_read32___6(dev_priv, 270336U);
    __cil_tmp16 = tmp___2 | 4194304U;
    i915_write32___4(dev_priv, 270336U, __cil_tmp16);
    tmp___3 = i915_read32___6(dev_priv, 270340U);
    __cil_tmp17 = tmp___3 | 4194304U;
    i915_write32___4(dev_priv, 270340U, __cil_tmp17);
    tmp___4 = i915_read32___6(dev_priv, 270368U);
    __cil_tmp18 = tmp___4 | 896U;
    i915_write32___4(dev_priv, 270368U, __cil_tmp18);
    }
  } else {

  }
  }
  {
  tmp___5 = i915_read32___6(dev_priv, 270340U);
  __cil_tmp19 = tmp___5 | 33554432U;
  i915_write32___4(dev_priv, 270340U, __cil_tmp19);
  i915_write32___4(dev_priv, 8332U, 1073758208U);
  }
  return;
}
}
static void gen6_init_clock_gating(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  int pipe ;
  uint32_t dspclk_gate ;
  u32 tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  u32 tmp___3 ;
  void *__cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  u32 __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  u32 __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  int __cil_tmp22 ;

  {
  {
  __cil_tmp10 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  dspclk_gate = 268435456U;
  i915_write32___4(dev_priv, 270368U, dspclk_gate);
  tmp = i915_read32___6(dev_priv, 270340U);
  __cil_tmp11 = tmp | 33554432U;
  i915_write32___4(dev_priv, 270340U, __cil_tmp11);
  i915_write32___4(dev_priv, 282896U, 0U);
  i915_write32___4(dev_priv, 282892U, 0U);
  i915_write32___4(dev_priv, 282888U, 0U);
  tmp___0 = i915_read32___6(dev_priv, 270336U);
  __cil_tmp12 = tmp___0 | 6291456U;
  i915_write32___4(dev_priv, 270336U, __cil_tmp12);
  tmp___1 = i915_read32___6(dev_priv, 270340U);
  __cil_tmp13 = tmp___1 | 6291456U;
  i915_write32___4(dev_priv, 270340U, __cil_tmp13);
  tmp___2 = i915_read32___6(dev_priv, 270368U);
  __cil_tmp14 = tmp___2 | 160U;
  i915_write32___4(dev_priv, 270368U, __cil_tmp14);
  pipe = 0;
  }
  goto ldv_40379;
  ldv_40378:
  {
  __cil_tmp15 = pipe * 4096;
  __cil_tmp16 = __cil_tmp15 + 459136;
  __cil_tmp17 = (u32 )__cil_tmp16;
  tmp___3 = i915_read32___6(dev_priv, __cil_tmp17);
  __cil_tmp18 = pipe * 4096;
  __cil_tmp19 = __cil_tmp18 + 459136;
  __cil_tmp20 = (u32 )__cil_tmp19;
  __cil_tmp21 = tmp___3 | 16384U;
  i915_write32___4(dev_priv, __cil_tmp20, __cil_tmp21);
  pipe = pipe + 1;
  }
  ldv_40379: ;
  {
  __cil_tmp22 = dev_priv->num_pipe;
  if (__cil_tmp22 > pipe) {
    goto ldv_40378;
  } else {
    goto ldv_40380;
  }
  }
  ldv_40380: ;
  return;
}
}
static void ivybridge_init_clock_gating(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  int pipe ;
  uint32_t dspclk_gate ;
  u32 tmp ;
  void *__cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  u32 __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  u32 __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  int __cil_tmp14 ;

  {
  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  dspclk_gate = 268435456U;
  i915_write32___4(dev_priv, 270368U, dspclk_gate);
  i915_write32___4(dev_priv, 282896U, 0U);
  i915_write32___4(dev_priv, 282892U, 0U);
  i915_write32___4(dev_priv, 282888U, 0U);
  i915_write32___4(dev_priv, 270368U, 268435456U);
  pipe = 0;
  }
  goto ldv_40388;
  ldv_40387:
  {
  __cil_tmp7 = pipe * 4096;
  __cil_tmp8 = __cil_tmp7 + 459136;
  __cil_tmp9 = (u32 )__cil_tmp8;
  tmp = i915_read32___6(dev_priv, __cil_tmp9);
  __cil_tmp10 = pipe * 4096;
  __cil_tmp11 = __cil_tmp10 + 459136;
  __cil_tmp12 = (u32 )__cil_tmp11;
  __cil_tmp13 = tmp | 16384U;
  i915_write32___4(dev_priv, __cil_tmp12, __cil_tmp13);
  pipe = pipe + 1;
  }
  ldv_40388: ;
  {
  __cil_tmp14 = dev_priv->num_pipe;
  if (__cil_tmp14 > pipe) {
    goto ldv_40387;
  } else {
    goto ldv_40389;
  }
  }
  ldv_40389: ;
  return;
}
}
static void g4x_init_clock_gating(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  uint32_t dspclk_gate ;
  void *__cil_tmp4 ;
  int __cil_tmp5 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  i915_write32___4(dev_priv, 25092U, 0U);
  i915_write32___4(dev_priv, 25096U, 704U);
  i915_write32___4(dev_priv, 25104U, 0U);
  dspclk_gate = 268435468U;
  }
  {
  __cil_tmp5 = dev->pci_device;
  if (__cil_tmp5 == 10818) {
    dspclk_gate = dspclk_gate | 262144U;
  } else {

  }
  }
  {
  i915_write32___4(dev_priv, 25088U, dspclk_gate);
  }
  return;
}
}
static void crestline_init_clock_gating(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp3 ;
  u16 __cil_tmp4 ;

  {
  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp3;
  i915_write32___4(dev_priv, 25092U, 536870912U);
  i915_write32___4(dev_priv, 25096U, 0U);
  i915_write32___4(dev_priv, 25088U, 0U);
  i915_write32___4(dev_priv, 25104U, 0U);
  __cil_tmp4 = (u16 )0;
  i915_write16___0(dev_priv, 25108U, __cil_tmp4);
  }
  return;
}
}
static void broadwater_init_clock_gating(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp3 ;

  {
  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp3;
  i915_write32___4(dev_priv, 25092U, 1887502336U);
  i915_write32___4(dev_priv, 25096U, 0U);
  }
  return;
}
}
static void gen3_init_clock_gating(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 dstate ;
  u32 tmp ;
  void *__cil_tmp5 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  tmp = i915_read32___6(dev_priv, 24836U);
  dstate = tmp;
  dstate = dstate | 11U;
  i915_write32___4(dev_priv, 24836U, dstate);
  }
  return;
}
}
static void i85x_init_clock_gating(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp3 ;

  {
  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp3;
  i915_write32___4(dev_priv, 25092U, 1U);
  }
  return;
}
}
static void i830_init_clock_gating(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp3 ;

  {
  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp3;
  i915_write32___4(dev_priv, 25088U, 8U);
  }
  return;
}
}
static void ibx_init_clock_gating(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp3 ;

  {
  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp3;
  i915_write32___4(dev_priv, 794656U, 536870912U);
  }
  return;
}
}
static void cpt_init_clock_gating(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 tmp ;
  void *__cil_tmp4 ;
  unsigned int __cil_tmp5 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  i915_write32___4(dev_priv, 794656U, 536870912U);
  tmp = i915_read32___6(dev_priv, 794628U);
  __cil_tmp5 = tmp | 1U;
  i915_write32___4(dev_priv, 794628U, __cil_tmp5);
  }
  return;
}
}
static void ironlake_teardown_rc6(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp3 ;
  struct drm_i915_gem_object *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  struct drm_i915_gem_object *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct drm_i915_gem_object *__cil_tmp8 ;
  struct drm_i915_gem_object *__cil_tmp9 ;
  struct drm_gem_object *__cil_tmp10 ;
  struct drm_i915_gem_object *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct drm_i915_gem_object *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct drm_i915_gem_object *__cil_tmp15 ;
  struct drm_i915_gem_object *__cil_tmp16 ;
  struct drm_gem_object *__cil_tmp17 ;

  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp3;
  {
  __cil_tmp4 = (struct drm_i915_gem_object *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = dev_priv->renderctx;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  if (__cil_tmp7 != __cil_tmp5) {
    {
    __cil_tmp8 = dev_priv->renderctx;
    i915_gem_object_unpin(__cil_tmp8);
    __cil_tmp9 = dev_priv->renderctx;
    __cil_tmp10 = & __cil_tmp9->base;
    drm_gem_object_unreference(__cil_tmp10);
    dev_priv->renderctx = (struct drm_i915_gem_object *)0;
    }
  } else {

  }
  }
  {
  __cil_tmp11 = (struct drm_i915_gem_object *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = dev_priv->pwrctx;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  if (__cil_tmp14 != __cil_tmp12) {
    {
    __cil_tmp15 = dev_priv->pwrctx;
    i915_gem_object_unpin(__cil_tmp15);
    __cil_tmp16 = dev_priv->pwrctx;
    __cil_tmp17 = & __cil_tmp16->base;
    drm_gem_object_unreference(__cil_tmp17);
    dev_priv->pwrctx = (struct drm_i915_gem_object *)0;
    }
  } else {

  }
  }
  return;
}
}
static void ironlake_disable_rc6(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 tmp ;
  unsigned long timeout__ ;
  unsigned long tmp___0 ;
  int ret__ ;
  struct thread_info *tmp___1 ;
  int pfo_ret__ ;
  int tmp___2 ;
  u32 tmp___3 ;
  u32 tmp___4 ;
  u32 tmp___5 ;
  void *__cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  long __cil_tmp18 ;
  long __cil_tmp19 ;
  long __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  atomic_t const *__cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  void *__cil_tmp25 ;
  void const volatile *__cil_tmp26 ;
  void const volatile *__cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  void *__cil_tmp29 ;
  void const volatile *__cil_tmp30 ;
  void const volatile *__cil_tmp31 ;

  {
  {
  __cil_tmp13 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp13;
  tmp___5 = i915_read32___6(dev_priv, 8328U);
  }
  if (tmp___5 != 0U) {
    {
    tmp = i915_read32___6(dev_priv, 70072U);
    __cil_tmp14 = tmp | 8388608U;
    i915_write32___4(dev_priv, 70072U, __cil_tmp14);
    __cil_tmp15 = (unsigned int const )50U;
    __cil_tmp16 = (unsigned int )__cil_tmp15;
    tmp___0 = msecs_to_jiffies(__cil_tmp16);
    __cil_tmp17 = (unsigned long )jiffies;
    timeout__ = tmp___0 + __cil_tmp17;
    ret__ = 0;
    }
    goto ldv_40450;
    ldv_40449: ;
    {
    __cil_tmp18 = (long )jiffies;
    __cil_tmp19 = (long )timeout__;
    __cil_tmp20 = __cil_tmp19 - __cil_tmp18;
    if (__cil_tmp20 < 0L) {
      ret__ = -110;
      goto ldv_40440;
    } else {

    }
    }
    {
    tmp___1 = current_thread_info();
    }
    {
    __cil_tmp21 = tmp___1->preempt_count;
    __cil_tmp22 = __cil_tmp21 & -268435457;
    if (__cil_tmp22 == 0) {
      if (1) {
        goto case_4;
      } else {
        goto switch_default;
        if (0) {
          __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
          goto ldv_40443;
          __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_40443;
          case_4:
          __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_40443;
          __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_40443;
          switch_default:
          {
          __bad_percpu_size();
          }
        } else {

        }
      }
      ldv_40443:
      {
      __cil_tmp23 = (atomic_t const *)(& kgdb_active);
      tmp___2 = atomic_read(__cil_tmp23);
      }
      if (pfo_ret__ != tmp___2) {
        {
        msleep(1U);
        }
      } else {

      }
    } else {

    }
    }
    ldv_40450:
    {
    tmp___3 = i915_read32___6(dev_priv, 70072U);
    }
    {
    __cil_tmp24 = tmp___3 & 7340032U;
    if (__cil_tmp24 != 0U) {
      goto ldv_40449;
    } else {
      goto ldv_40440;
    }
    }
    ldv_40440:
    {
    i915_write32___4(dev_priv, 8328U, 0U);
    __cil_tmp25 = dev_priv->regs;
    __cil_tmp26 = (void const volatile *)__cil_tmp25;
    __cil_tmp27 = __cil_tmp26 + 8328U;
    readl(__cil_tmp27);
    tmp___4 = i915_read32___6(dev_priv, 70072U);
    __cil_tmp28 = tmp___4 & 4286578687U;
    i915_write32___4(dev_priv, 70072U, __cil_tmp28);
    __cil_tmp29 = dev_priv->regs;
    __cil_tmp30 = (void const volatile *)__cil_tmp29;
    __cil_tmp31 = __cil_tmp30 + 70072U;
    readl(__cil_tmp31);
    }
  } else {

  }
  {
  ironlake_teardown_rc6(dev);
  }
  return;
}
}
static int ironlake_setup_rc6(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp3 ;
  struct drm_i915_gem_object *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  struct drm_i915_gem_object *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct drm_i915_gem_object *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  struct drm_i915_gem_object *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct drm_i915_gem_object *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct drm_i915_gem_object *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct drm_i915_gem_object *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct drm_i915_gem_object *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;

  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp3;
  {
  __cil_tmp4 = (struct drm_i915_gem_object *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = dev_priv->renderctx;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  if (__cil_tmp7 == __cil_tmp5) {
    {
    dev_priv->renderctx = intel_alloc_context_page(dev);
    }
  } else {

  }
  }
  {
  __cil_tmp8 = (struct drm_i915_gem_object *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = dev_priv->renderctx;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  if (__cil_tmp11 == __cil_tmp9) {
    return (-12);
  } else {

  }
  }
  {
  __cil_tmp12 = (struct drm_i915_gem_object *)0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = dev_priv->pwrctx;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  if (__cil_tmp15 == __cil_tmp13) {
    {
    dev_priv->pwrctx = intel_alloc_context_page(dev);
    }
  } else {

  }
  }
  {
  __cil_tmp16 = (struct drm_i915_gem_object *)0;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  __cil_tmp18 = dev_priv->pwrctx;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  if (__cil_tmp19 == __cil_tmp17) {
    {
    ironlake_teardown_rc6(dev);
    }
    return (-12);
  } else {

  }
  }
  return (0);
}
}
void ironlake_enable_rc6(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  int ret ;
  u32 tmp ;
  void *__cil_tmp5 ;
  struct mutex *__cil_tmp6 ;
  struct mutex *__cil_tmp7 ;
  struct intel_ring_buffer (*__cil_tmp8)[3U] ;
  struct intel_ring_buffer *__cil_tmp9 ;
  struct mutex *__cil_tmp10 ;
  struct intel_ring_buffer (*__cil_tmp11)[3U] ;
  struct intel_ring_buffer *__cil_tmp12 ;
  struct intel_ring_buffer (*__cil_tmp13)[3U] ;
  struct intel_ring_buffer *__cil_tmp14 ;
  struct intel_ring_buffer (*__cil_tmp15)[3U] ;
  struct intel_ring_buffer *__cil_tmp16 ;
  struct drm_i915_gem_object *__cil_tmp17 ;
  uint32_t __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  struct intel_ring_buffer (*__cil_tmp20)[3U] ;
  struct intel_ring_buffer *__cil_tmp21 ;
  struct intel_ring_buffer (*__cil_tmp22)[3U] ;
  struct intel_ring_buffer *__cil_tmp23 ;
  struct intel_ring_buffer (*__cil_tmp24)[3U] ;
  struct intel_ring_buffer *__cil_tmp25 ;
  struct intel_ring_buffer (*__cil_tmp26)[3U] ;
  struct intel_ring_buffer *__cil_tmp27 ;
  struct intel_ring_buffer (*__cil_tmp28)[3U] ;
  struct intel_ring_buffer *__cil_tmp29 ;
  struct mutex *__cil_tmp30 ;
  struct drm_i915_gem_object *__cil_tmp31 ;
  uint32_t __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  struct mutex *__cil_tmp35 ;

  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  if (i915_enable_rc6 == 0U) {
    return;
  } else {

  }
  {
  __cil_tmp6 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp6, 0U);
  ret = ironlake_setup_rc6(dev);
  }
  if (ret != 0) {
    {
    __cil_tmp7 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp7);
    }
    return;
  } else {

  }
  {
  __cil_tmp8 = & dev_priv->ring;
  __cil_tmp9 = (struct intel_ring_buffer *)__cil_tmp8;
  ret = intel_ring_begin(__cil_tmp9, 6);
  }
  if (ret != 0) {
    {
    ironlake_teardown_rc6(dev);
    __cil_tmp10 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp10);
    }
    return;
  } else {

  }
  {
  __cil_tmp11 = & dev_priv->ring;
  __cil_tmp12 = (struct intel_ring_buffer *)__cil_tmp11;
  intel_ring_emit(__cil_tmp12, 92274689U);
  __cil_tmp13 = & dev_priv->ring;
  __cil_tmp14 = (struct intel_ring_buffer *)__cil_tmp13;
  intel_ring_emit(__cil_tmp14, 201326592U);
  __cil_tmp15 = & dev_priv->ring;
  __cil_tmp16 = (struct intel_ring_buffer *)__cil_tmp15;
  __cil_tmp17 = dev_priv->renderctx;
  __cil_tmp18 = __cil_tmp17->gtt_offset;
  __cil_tmp19 = __cil_tmp18 | 269U;
  intel_ring_emit(__cil_tmp16, __cil_tmp19);
  __cil_tmp20 = & dev_priv->ring;
  __cil_tmp21 = (struct intel_ring_buffer *)__cil_tmp20;
  intel_ring_emit(__cil_tmp21, 92274688U);
  __cil_tmp22 = & dev_priv->ring;
  __cil_tmp23 = (struct intel_ring_buffer *)__cil_tmp22;
  intel_ring_emit(__cil_tmp23, 0U);
  __cil_tmp24 = & dev_priv->ring;
  __cil_tmp25 = (struct intel_ring_buffer *)__cil_tmp24;
  intel_ring_emit(__cil_tmp25, 33554432U);
  __cil_tmp26 = & dev_priv->ring;
  __cil_tmp27 = (struct intel_ring_buffer *)__cil_tmp26;
  intel_ring_advance(__cil_tmp27);
  __cil_tmp28 = & dev_priv->ring;
  __cil_tmp29 = (struct intel_ring_buffer *)__cil_tmp28;
  ret = intel_wait_ring_idle(__cil_tmp29);
  }
  if (ret != 0) {
    {
    drm_err("ironlake_enable_rc6", "failed to enable ironlake power power savings\n");
    ironlake_teardown_rc6(dev);
    __cil_tmp30 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp30);
    }
    return;
  } else {

  }
  {
  __cil_tmp31 = dev_priv->pwrctx;
  __cil_tmp32 = __cil_tmp31->gtt_offset;
  __cil_tmp33 = __cil_tmp32 | 1U;
  i915_write32___4(dev_priv, 8328U, __cil_tmp33);
  tmp = i915_read32___6(dev_priv, 70072U);
  __cil_tmp34 = tmp & 4286578687U;
  i915_write32___4(dev_priv, 70072U, __cil_tmp34);
  __cil_tmp35 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp35);
  }
  return;
}
}
void intel_init_clock_gating(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp3 ;
  void (*__cil_tmp4)(struct drm_device * ) ;
  void (*__cil_tmp5)(struct drm_device * ) ;
  unsigned long __cil_tmp6 ;
  void (*__cil_tmp7)(struct drm_device * ) ;
  unsigned long __cil_tmp8 ;
  void (*__cil_tmp9)(struct drm_device * ) ;

  {
  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp3;
  __cil_tmp4 = dev_priv->display.init_clock_gating;
  (*__cil_tmp4)(dev);
  }
  {
  __cil_tmp5 = (void (*)(struct drm_device * ))0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = dev_priv->display.init_pch_clock_gating;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  if (__cil_tmp8 != __cil_tmp6) {
    {
    __cil_tmp9 = dev_priv->display.init_pch_clock_gating;
    (*__cil_tmp9)(dev);
    }
  } else {

  }
  }
  return;
}
}
static void intel_init_display(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  char *tmp___2 ;
  struct cxsr_latency const *tmp___3 ;
  void *__cil_tmp8 ;
  void *__cil_tmp9 ;
  struct drm_i915_private *__cil_tmp10 ;
  struct intel_device_info const *__cil_tmp11 ;
  u8 __cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  void *__cil_tmp15 ;
  struct drm_i915_private *__cil_tmp16 ;
  struct intel_device_info const *__cil_tmp17 ;
  u8 __cil_tmp18 ;
  unsigned char __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  void *__cil_tmp21 ;
  struct drm_i915_private *__cil_tmp22 ;
  struct intel_device_info const *__cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned char *__cil_tmp25 ;
  unsigned char __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  void *__cil_tmp28 ;
  struct drm_i915_private *__cil_tmp29 ;
  struct intel_device_info const *__cil_tmp30 ;
  unsigned char *__cil_tmp31 ;
  unsigned char *__cil_tmp32 ;
  unsigned char __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  void *__cil_tmp35 ;
  struct drm_i915_private *__cil_tmp36 ;
  struct intel_device_info const *__cil_tmp37 ;
  u8 __cil_tmp38 ;
  unsigned char __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  void *__cil_tmp41 ;
  struct drm_i915_private *__cil_tmp42 ;
  struct intel_device_info const *__cil_tmp43 ;
  u8 __cil_tmp44 ;
  unsigned char __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  void *__cil_tmp47 ;
  struct drm_i915_private *__cil_tmp48 ;
  struct intel_device_info const *__cil_tmp49 ;
  unsigned char *__cil_tmp50 ;
  unsigned char *__cil_tmp51 ;
  unsigned char __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  int __cil_tmp54 ;
  void *__cil_tmp55 ;
  struct drm_i915_private *__cil_tmp56 ;
  struct intel_device_info const *__cil_tmp57 ;
  unsigned char *__cil_tmp58 ;
  unsigned char *__cil_tmp59 ;
  unsigned char __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  int __cil_tmp62 ;
  void *__cil_tmp63 ;
  struct drm_i915_private *__cil_tmp64 ;
  struct intel_device_info const *__cil_tmp65 ;
  unsigned char *__cil_tmp66 ;
  unsigned char *__cil_tmp67 ;
  unsigned char __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  int __cil_tmp70 ;
  void *__cil_tmp71 ;
  struct drm_i915_private *__cil_tmp72 ;
  struct intel_device_info const *__cil_tmp73 ;
  unsigned char *__cil_tmp74 ;
  unsigned char *__cil_tmp75 ;
  unsigned char __cil_tmp76 ;
  unsigned int __cil_tmp77 ;
  void *__cil_tmp78 ;
  struct drm_i915_private *__cil_tmp79 ;
  struct intel_device_info const *__cil_tmp80 ;
  unsigned char *__cil_tmp81 ;
  unsigned char *__cil_tmp82 ;
  unsigned char __cil_tmp83 ;
  unsigned int __cil_tmp84 ;
  int __cil_tmp85 ;
  int __cil_tmp86 ;
  int __cil_tmp87 ;
  int __cil_tmp88 ;
  void *__cil_tmp89 ;
  struct drm_i915_private *__cil_tmp90 ;
  struct intel_device_info const *__cil_tmp91 ;
  unsigned char *__cil_tmp92 ;
  unsigned char *__cil_tmp93 ;
  unsigned char __cil_tmp94 ;
  unsigned int __cil_tmp95 ;
  void *__cil_tmp96 ;
  struct drm_i915_private *__cil_tmp97 ;
  struct intel_device_info const *__cil_tmp98 ;
  u8 __cil_tmp99 ;
  unsigned char __cil_tmp100 ;
  unsigned int __cil_tmp101 ;
  void *__cil_tmp102 ;
  struct drm_i915_private *__cil_tmp103 ;
  struct intel_device_info const *__cil_tmp104 ;
  u8 __cil_tmp105 ;
  unsigned char __cil_tmp106 ;
  unsigned int __cil_tmp107 ;
  void *__cil_tmp108 ;
  struct drm_i915_private *__cil_tmp109 ;
  struct intel_device_info const *__cil_tmp110 ;
  unsigned char *__cil_tmp111 ;
  unsigned char *__cil_tmp112 ;
  unsigned char __cil_tmp113 ;
  unsigned int __cil_tmp114 ;
  void *__cil_tmp115 ;
  struct drm_i915_private *__cil_tmp116 ;
  enum intel_pch __cil_tmp117 ;
  unsigned int __cil_tmp118 ;
  void *__cil_tmp119 ;
  struct drm_i915_private *__cil_tmp120 ;
  enum intel_pch __cil_tmp121 ;
  unsigned int __cil_tmp122 ;
  void *__cil_tmp123 ;
  struct drm_i915_private *__cil_tmp124 ;
  struct intel_device_info const *__cil_tmp125 ;
  u8 __cil_tmp126 ;
  unsigned char __cil_tmp127 ;
  unsigned int __cil_tmp128 ;
  unsigned int __cil_tmp129 ;
  void *__cil_tmp130 ;
  struct drm_i915_private *__cil_tmp131 ;
  struct intel_device_info const *__cil_tmp132 ;
  u8 __cil_tmp133 ;
  unsigned char __cil_tmp134 ;
  unsigned int __cil_tmp135 ;
  unsigned int __cil_tmp136 ;
  void *__cil_tmp137 ;
  struct drm_i915_private *__cil_tmp138 ;
  struct intel_device_info const *__cil_tmp139 ;
  unsigned char *__cil_tmp140 ;
  unsigned char *__cil_tmp141 ;
  unsigned char __cil_tmp142 ;
  unsigned int __cil_tmp143 ;
  unsigned int __cil_tmp144 ;
  void *__cil_tmp145 ;
  struct drm_i915_private *__cil_tmp146 ;
  struct intel_device_info const *__cil_tmp147 ;
  unsigned char *__cil_tmp148 ;
  unsigned char *__cil_tmp149 ;
  unsigned char __cil_tmp150 ;
  unsigned int __cil_tmp151 ;
  int __cil_tmp152 ;
  int __cil_tmp153 ;
  unsigned int __cil_tmp154 ;
  int __cil_tmp155 ;
  unsigned int __cil_tmp156 ;
  int __cil_tmp157 ;
  unsigned int __cil_tmp158 ;
  int __cil_tmp159 ;
  struct cxsr_latency const *__cil_tmp160 ;
  unsigned long __cil_tmp161 ;
  unsigned long __cil_tmp162 ;
  unsigned int __cil_tmp163 ;
  unsigned int __cil_tmp164 ;
  unsigned int __cil_tmp165 ;
  void *__cil_tmp166 ;
  struct drm_i915_private *__cil_tmp167 ;
  struct intel_device_info const *__cil_tmp168 ;
  unsigned char *__cil_tmp169 ;
  unsigned char *__cil_tmp170 ;
  unsigned char __cil_tmp171 ;
  unsigned int __cil_tmp172 ;
  void *__cil_tmp173 ;
  struct drm_i915_private *__cil_tmp174 ;
  struct intel_device_info const *__cil_tmp175 ;
  u8 __cil_tmp176 ;
  unsigned char __cil_tmp177 ;
  unsigned int __cil_tmp178 ;
  void *__cil_tmp179 ;
  struct drm_i915_private *__cil_tmp180 ;
  struct intel_device_info const *__cil_tmp181 ;
  unsigned char *__cil_tmp182 ;
  unsigned char *__cil_tmp183 ;
  unsigned char __cil_tmp184 ;
  unsigned int __cil_tmp185 ;
  void *__cil_tmp186 ;
  struct drm_i915_private *__cil_tmp187 ;
  struct intel_device_info const *__cil_tmp188 ;
  unsigned char *__cil_tmp189 ;
  unsigned char *__cil_tmp190 ;
  unsigned char __cil_tmp191 ;
  unsigned int __cil_tmp192 ;
  void *__cil_tmp193 ;
  struct drm_i915_private *__cil_tmp194 ;
  struct intel_device_info const *__cil_tmp195 ;
  u8 __cil_tmp196 ;
  unsigned char __cil_tmp197 ;
  unsigned int __cil_tmp198 ;
  int __cil_tmp199 ;
  void *__cil_tmp200 ;
  struct drm_i915_private *__cil_tmp201 ;
  struct intel_device_info const *__cil_tmp202 ;
  unsigned char *__cil_tmp203 ;
  unsigned char *__cil_tmp204 ;
  unsigned char __cil_tmp205 ;
  unsigned int __cil_tmp206 ;
  int __cil_tmp207 ;
  void *__cil_tmp208 ;
  struct drm_i915_private *__cil_tmp209 ;
  struct intel_device_info const *__cil_tmp210 ;
  u8 __cil_tmp211 ;
  int __cil_tmp212 ;
  void *__cil_tmp213 ;
  struct drm_i915_private *__cil_tmp214 ;
  struct intel_device_info const *__cil_tmp215 ;
  u8 __cil_tmp216 ;
  int __cil_tmp217 ;
  void *__cil_tmp218 ;
  struct drm_i915_private *__cil_tmp219 ;
  struct intel_device_info const *__cil_tmp220 ;
  u8 __cil_tmp221 ;
  int __cil_tmp222 ;
  void *__cil_tmp223 ;
  struct drm_i915_private *__cil_tmp224 ;
  struct intel_device_info const *__cil_tmp225 ;
  u8 __cil_tmp226 ;
  int __cil_tmp227 ;
  void *__cil_tmp228 ;
  struct drm_i915_private *__cil_tmp229 ;
  struct intel_device_info const *__cil_tmp230 ;
  u8 __cil_tmp231 ;
  int __cil_tmp232 ;
  void *__cil_tmp233 ;
  struct drm_i915_private *__cil_tmp234 ;
  struct intel_device_info const *__cil_tmp235 ;
  u8 __cil_tmp236 ;
  int __cil_tmp237 ;

  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  {
  __cil_tmp9 = dev->dev_private;
  __cil_tmp10 = (struct drm_i915_private *)__cil_tmp9;
  __cil_tmp11 = __cil_tmp10->info;
  __cil_tmp12 = __cil_tmp11->gen;
  __cil_tmp13 = (unsigned char )__cil_tmp12;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  if (__cil_tmp14 == 5U) {
    dev_priv->display.dpms = & ironlake_crtc_dpms;
    dev_priv->display.crtc_mode_set = & ironlake_crtc_mode_set;
  } else {
    {
    __cil_tmp15 = dev->dev_private;
    __cil_tmp16 = (struct drm_i915_private *)__cil_tmp15;
    __cil_tmp17 = __cil_tmp16->info;
    __cil_tmp18 = __cil_tmp17->gen;
    __cil_tmp19 = (unsigned char )__cil_tmp18;
    __cil_tmp20 = (unsigned int )__cil_tmp19;
    if (__cil_tmp20 == 6U) {
      dev_priv->display.dpms = & ironlake_crtc_dpms;
      dev_priv->display.crtc_mode_set = & ironlake_crtc_mode_set;
    } else {
      {
      __cil_tmp21 = dev->dev_private;
      __cil_tmp22 = (struct drm_i915_private *)__cil_tmp21;
      __cil_tmp23 = __cil_tmp22->info;
      __cil_tmp24 = (unsigned char *)__cil_tmp23;
      __cil_tmp25 = __cil_tmp24 + 2UL;
      __cil_tmp26 = *__cil_tmp25;
      __cil_tmp27 = (unsigned int )__cil_tmp26;
      if (__cil_tmp27 != 0U) {
        dev_priv->display.dpms = & ironlake_crtc_dpms;
        dev_priv->display.crtc_mode_set = & ironlake_crtc_mode_set;
      } else {
        dev_priv->display.dpms = & i9xx_crtc_dpms;
        dev_priv->display.crtc_mode_set = & i9xx_crtc_mode_set;
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp28 = dev->dev_private;
  __cil_tmp29 = (struct drm_i915_private *)__cil_tmp28;
  __cil_tmp30 = __cil_tmp29->info;
  __cil_tmp31 = (unsigned char *)__cil_tmp30;
  __cil_tmp32 = __cil_tmp31 + 2UL;
  __cil_tmp33 = *__cil_tmp32;
  __cil_tmp34 = (unsigned int )__cil_tmp33;
  if (__cil_tmp34 != 0U) {
    {
    __cil_tmp35 = dev->dev_private;
    __cil_tmp36 = (struct drm_i915_private *)__cil_tmp35;
    __cil_tmp37 = __cil_tmp36->info;
    __cil_tmp38 = __cil_tmp37->gen;
    __cil_tmp39 = (unsigned char )__cil_tmp38;
    __cil_tmp40 = (unsigned int )__cil_tmp39;
    if (__cil_tmp40 == 5U) {
      dev_priv->display.fbc_enabled = & ironlake_fbc_enabled;
      dev_priv->display.enable_fbc = & ironlake_enable_fbc;
      dev_priv->display.disable_fbc = & ironlake_disable_fbc;
    } else {
      {
      __cil_tmp41 = dev->dev_private;
      __cil_tmp42 = (struct drm_i915_private *)__cil_tmp41;
      __cil_tmp43 = __cil_tmp42->info;
      __cil_tmp44 = __cil_tmp43->gen;
      __cil_tmp45 = (unsigned char )__cil_tmp44;
      __cil_tmp46 = (unsigned int )__cil_tmp45;
      if (__cil_tmp46 == 6U) {
        dev_priv->display.fbc_enabled = & ironlake_fbc_enabled;
        dev_priv->display.enable_fbc = & ironlake_enable_fbc;
        dev_priv->display.disable_fbc = & ironlake_disable_fbc;
      } else {
        {
        __cil_tmp47 = dev->dev_private;
        __cil_tmp48 = (struct drm_i915_private *)__cil_tmp47;
        __cil_tmp49 = __cil_tmp48->info;
        __cil_tmp50 = (unsigned char *)__cil_tmp49;
        __cil_tmp51 = __cil_tmp50 + 2UL;
        __cil_tmp52 = *__cil_tmp51;
        __cil_tmp53 = (unsigned int )__cil_tmp52;
        if (__cil_tmp53 != 0U) {
          dev_priv->display.fbc_enabled = & ironlake_fbc_enabled;
          dev_priv->display.enable_fbc = & ironlake_enable_fbc;
          dev_priv->display.disable_fbc = & ironlake_disable_fbc;
        } else {
          {
          __cil_tmp54 = dev->pci_device;
          if (__cil_tmp54 == 10818) {
            dev_priv->display.fbc_enabled = & g4x_fbc_enabled;
            dev_priv->display.enable_fbc = & g4x_enable_fbc;
            dev_priv->display.disable_fbc = & g4x_disable_fbc;
          } else {
            {
            __cil_tmp55 = dev->dev_private;
            __cil_tmp56 = (struct drm_i915_private *)__cil_tmp55;
            __cil_tmp57 = __cil_tmp56->info;
            __cil_tmp58 = (unsigned char *)__cil_tmp57;
            __cil_tmp59 = __cil_tmp58 + 2UL;
            __cil_tmp60 = *__cil_tmp59;
            __cil_tmp61 = (unsigned int )__cil_tmp60;
            if (__cil_tmp61 != 0U) {
              dev_priv->display.fbc_enabled = & i8xx_fbc_enabled;
              dev_priv->display.enable_fbc = & i8xx_enable_fbc;
              dev_priv->display.disable_fbc = & i8xx_disable_fbc;
            } else {

            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
  } else {

  }
  }
  {
  __cil_tmp62 = dev->pci_device;
  if (__cil_tmp62 == 10098) {
    dev_priv->display.get_display_clock_speed = & i945_get_display_clock_speed;
  } else {
    {
    __cil_tmp63 = dev->dev_private;
    __cil_tmp64 = (struct drm_i915_private *)__cil_tmp63;
    __cil_tmp65 = __cil_tmp64->info;
    __cil_tmp66 = (unsigned char *)__cil_tmp65;
    __cil_tmp67 = __cil_tmp66 + 1UL;
    __cil_tmp68 = *__cil_tmp67;
    __cil_tmp69 = (unsigned int )__cil_tmp68;
    if (__cil_tmp69 != 0U) {
      {
      __cil_tmp70 = dev->pci_device;
      if (__cil_tmp70 != 40977) {
        dev_priv->display.get_display_clock_speed = & i945_get_display_clock_speed;
      } else {
        goto _L;
      }
      }
    } else {
      _L:
      {
      __cil_tmp71 = dev->dev_private;
      __cil_tmp72 = (struct drm_i915_private *)__cil_tmp71;
      __cil_tmp73 = __cil_tmp72->info;
      __cil_tmp74 = (unsigned char *)__cil_tmp73;
      __cil_tmp75 = __cil_tmp74 + 1UL;
      __cil_tmp76 = *__cil_tmp75;
      __cil_tmp77 = (unsigned int )__cil_tmp76;
      if (__cil_tmp77 != 0U) {
        dev_priv->display.get_display_clock_speed = & i915_get_display_clock_speed;
      } else {
        {
        __cil_tmp78 = dev->dev_private;
        __cil_tmp79 = (struct drm_i915_private *)__cil_tmp78;
        __cil_tmp80 = __cil_tmp79->info;
        __cil_tmp81 = (unsigned char *)__cil_tmp80;
        __cil_tmp82 = __cil_tmp81 + 1UL;
        __cil_tmp83 = *__cil_tmp82;
        __cil_tmp84 = (unsigned int )__cil_tmp83;
        if (__cil_tmp84 != 0U) {
          dev_priv->display.get_display_clock_speed = & i9xx_misc_get_display_clock_speed;
        } else {
          {
          __cil_tmp85 = dev->pci_device;
          if (__cil_tmp85 == 9570) {
            dev_priv->display.get_display_clock_speed = & i9xx_misc_get_display_clock_speed;
          } else {
            {
            __cil_tmp86 = dev->pci_device;
            if (__cil_tmp86 == 40977) {
              dev_priv->display.get_display_clock_speed = & i9xx_misc_get_display_clock_speed;
            } else {
              {
              __cil_tmp87 = dev->pci_device;
              if (__cil_tmp87 == 9618) {
                dev_priv->display.get_display_clock_speed = & i915gm_get_display_clock_speed;
              } else {
                {
                __cil_tmp88 = dev->pci_device;
                if (__cil_tmp88 == 9586) {
                  dev_priv->display.get_display_clock_speed = & i865_get_display_clock_speed;
                } else {
                  {
                  __cil_tmp89 = dev->dev_private;
                  __cil_tmp90 = (struct drm_i915_private *)__cil_tmp89;
                  __cil_tmp91 = __cil_tmp90->info;
                  __cil_tmp92 = (unsigned char *)__cil_tmp91;
                  __cil_tmp93 = __cil_tmp92 + 1UL;
                  __cil_tmp94 = *__cil_tmp93;
                  __cil_tmp95 = (unsigned int )__cil_tmp94;
                  if (__cil_tmp95 != 0U) {
                    dev_priv->display.get_display_clock_speed = & i855_get_display_clock_speed;
                  } else {
                    dev_priv->display.get_display_clock_speed = & i830_get_display_clock_speed;
                  }
                  }
                }
                }
              }
              }
            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp96 = dev->dev_private;
  __cil_tmp97 = (struct drm_i915_private *)__cil_tmp96;
  __cil_tmp98 = __cil_tmp97->info;
  __cil_tmp99 = __cil_tmp98->gen;
  __cil_tmp100 = (unsigned char )__cil_tmp99;
  __cil_tmp101 = (unsigned int )__cil_tmp100;
  if (__cil_tmp101 == 5U) {
    goto _L___0;
  } else {
    {
    __cil_tmp102 = dev->dev_private;
    __cil_tmp103 = (struct drm_i915_private *)__cil_tmp102;
    __cil_tmp104 = __cil_tmp103->info;
    __cil_tmp105 = __cil_tmp104->gen;
    __cil_tmp106 = (unsigned char )__cil_tmp105;
    __cil_tmp107 = (unsigned int )__cil_tmp106;
    if (__cil_tmp107 == 6U) {
      goto _L___0;
    } else {
      {
      __cil_tmp108 = dev->dev_private;
      __cil_tmp109 = (struct drm_i915_private *)__cil_tmp108;
      __cil_tmp110 = __cil_tmp109->info;
      __cil_tmp111 = (unsigned char *)__cil_tmp110;
      __cil_tmp112 = __cil_tmp111 + 2UL;
      __cil_tmp113 = *__cil_tmp112;
      __cil_tmp114 = (unsigned int )__cil_tmp113;
      if (__cil_tmp114 != 0U) {
        _L___0:
        {
        __cil_tmp115 = dev->dev_private;
        __cil_tmp116 = (struct drm_i915_private *)__cil_tmp115;
        __cil_tmp117 = __cil_tmp116->pch_type;
        __cil_tmp118 = (unsigned int )__cil_tmp117;
        if (__cil_tmp118 == 0U) {
          dev_priv->display.init_pch_clock_gating = & ibx_init_clock_gating;
        } else {
          {
          __cil_tmp119 = dev->dev_private;
          __cil_tmp120 = (struct drm_i915_private *)__cil_tmp119;
          __cil_tmp121 = __cil_tmp120->pch_type;
          __cil_tmp122 = (unsigned int )__cil_tmp121;
          if (__cil_tmp122 == 1U) {
            dev_priv->display.init_pch_clock_gating = & cpt_init_clock_gating;
          } else {

          }
          }
        }
        }
        {
        __cil_tmp123 = dev->dev_private;
        __cil_tmp124 = (struct drm_i915_private *)__cil_tmp123;
        __cil_tmp125 = __cil_tmp124->info;
        __cil_tmp126 = __cil_tmp125->gen;
        __cil_tmp127 = (unsigned char )__cil_tmp126;
        __cil_tmp128 = (unsigned int )__cil_tmp127;
        if (__cil_tmp128 == 5U) {
          {
          tmp = i915_read32___6(dev_priv, 70178U);
          }
          {
          __cil_tmp129 = tmp & 63U;
          if (__cil_tmp129 != 0U) {
            dev_priv->display.update_wm = & ironlake_update_wm;
          } else {
            {
            drm_ut_debug_printk(4U, "drm", "intel_init_display", "Failed to get proper latency. Disable CxSR\n");
            dev_priv->display.update_wm = (void (*)(struct drm_device * ))0;
            }
          }
          }
          dev_priv->display.fdi_link_train = & ironlake_fdi_link_train;
          dev_priv->display.init_clock_gating = & ironlake_init_clock_gating;
        } else {
          {
          __cil_tmp130 = dev->dev_private;
          __cil_tmp131 = (struct drm_i915_private *)__cil_tmp130;
          __cil_tmp132 = __cil_tmp131->info;
          __cil_tmp133 = __cil_tmp132->gen;
          __cil_tmp134 = (unsigned char )__cil_tmp133;
          __cil_tmp135 = (unsigned int )__cil_tmp134;
          if (__cil_tmp135 == 6U) {
            {
            tmp___0 = i915_read32___6(dev_priv, 1334544U);
            }
            {
            __cil_tmp136 = tmp___0 & 63U;
            if (__cil_tmp136 != 0U) {
              dev_priv->display.update_wm = & sandybridge_update_wm;
            } else {
              {
              drm_ut_debug_printk(4U, "drm", "intel_init_display", "Failed to read display plane latency. Disable CxSR\n");
              dev_priv->display.update_wm = (void (*)(struct drm_device * ))0;
              }
            }
            }
            dev_priv->display.fdi_link_train = & gen6_fdi_link_train;
            dev_priv->display.init_clock_gating = & gen6_init_clock_gating;
          } else {
            {
            __cil_tmp137 = dev->dev_private;
            __cil_tmp138 = (struct drm_i915_private *)__cil_tmp137;
            __cil_tmp139 = __cil_tmp138->info;
            __cil_tmp140 = (unsigned char *)__cil_tmp139;
            __cil_tmp141 = __cil_tmp140 + 2UL;
            __cil_tmp142 = *__cil_tmp141;
            __cil_tmp143 = (unsigned int )__cil_tmp142;
            if (__cil_tmp143 != 0U) {
              {
              dev_priv->display.fdi_link_train = & ivb_manual_fdi_link_train;
              tmp___1 = i915_read32___6(dev_priv, 1334544U);
              }
              {
              __cil_tmp144 = tmp___1 & 63U;
              if (__cil_tmp144 != 0U) {
                dev_priv->display.update_wm = & sandybridge_update_wm;
              } else {
                {
                drm_ut_debug_printk(4U, "drm", "intel_init_display", "Failed to read display plane latency. Disable CxSR\n");
                dev_priv->display.update_wm = (void (*)(struct drm_device * ))0;
                }
              }
              }
              dev_priv->display.init_clock_gating = & ivybridge_init_clock_gating;
            } else {
              dev_priv->display.update_wm = (void (*)(struct drm_device * ))0;
            }
            }
          }
          }
        }
        }
      } else {
        {
        __cil_tmp145 = dev->dev_private;
        __cil_tmp146 = (struct drm_i915_private *)__cil_tmp145;
        __cil_tmp147 = __cil_tmp146->info;
        __cil_tmp148 = (unsigned char *)__cil_tmp147;
        __cil_tmp149 = __cil_tmp148 + 1UL;
        __cil_tmp150 = *__cil_tmp149;
        __cil_tmp151 = (unsigned int )__cil_tmp150;
        if (__cil_tmp151 != 0U) {
          {
          __cil_tmp152 = dev->pci_device;
          __cil_tmp153 = __cil_tmp152 == 40961;
          __cil_tmp154 = dev_priv->is_ddr3;
          __cil_tmp155 = (int )__cil_tmp154;
          __cil_tmp156 = dev_priv->fsb_freq;
          __cil_tmp157 = (int )__cil_tmp156;
          __cil_tmp158 = dev_priv->mem_freq;
          __cil_tmp159 = (int )__cil_tmp158;
          tmp___3 = intel_get_cxsr_latency(__cil_tmp153, __cil_tmp155, __cil_tmp157,
                                           __cil_tmp159);
          }
          {
          __cil_tmp160 = (struct cxsr_latency const *)0;
          __cil_tmp161 = (unsigned long )__cil_tmp160;
          __cil_tmp162 = (unsigned long )tmp___3;
          if (__cil_tmp162 == __cil_tmp161) {
            {
            __cil_tmp163 = dev_priv->is_ddr3;
            if (__cil_tmp163 == 1U) {
              tmp___2 = (char *)"3";
            } else {
              tmp___2 = (char *)"2";
            }
            }
            {
            __cil_tmp164 = dev_priv->fsb_freq;
            __cil_tmp165 = dev_priv->mem_freq;
            printk("<6>[drm] failed to find known CxSR latency (found ddr%s fsb freq %d, mem freq %d), disabling CxSR\n",
                   tmp___2, __cil_tmp164, __cil_tmp165);
            pineview_disable_cxsr(dev);
            dev_priv->display.update_wm = (void (*)(struct drm_device * ))0;
            }
          } else {
            dev_priv->display.update_wm = & pineview_update_wm;
          }
          }
          dev_priv->display.init_clock_gating = & gen3_init_clock_gating;
        } else {
          {
          __cil_tmp166 = dev->dev_private;
          __cil_tmp167 = (struct drm_i915_private *)__cil_tmp166;
          __cil_tmp168 = __cil_tmp167->info;
          __cil_tmp169 = (unsigned char *)__cil_tmp168;
          __cil_tmp170 = __cil_tmp169 + 1UL;
          __cil_tmp171 = *__cil_tmp170;
          __cil_tmp172 = (unsigned int )__cil_tmp171;
          if (__cil_tmp172 != 0U) {
            dev_priv->display.update_wm = & g4x_update_wm;
            dev_priv->display.init_clock_gating = & g4x_init_clock_gating;
          } else {
            {
            __cil_tmp173 = dev->dev_private;
            __cil_tmp174 = (struct drm_i915_private *)__cil_tmp173;
            __cil_tmp175 = __cil_tmp174->info;
            __cil_tmp176 = __cil_tmp175->gen;
            __cil_tmp177 = (unsigned char )__cil_tmp176;
            __cil_tmp178 = (unsigned int )__cil_tmp177;
            if (__cil_tmp178 == 4U) {
              dev_priv->display.update_wm = & i965_update_wm;
              {
              __cil_tmp179 = dev->dev_private;
              __cil_tmp180 = (struct drm_i915_private *)__cil_tmp179;
              __cil_tmp181 = __cil_tmp180->info;
              __cil_tmp182 = (unsigned char *)__cil_tmp181;
              __cil_tmp183 = __cil_tmp182 + 2UL;
              __cil_tmp184 = *__cil_tmp183;
              __cil_tmp185 = (unsigned int )__cil_tmp184;
              if (__cil_tmp185 != 0U) {
                dev_priv->display.init_clock_gating = & crestline_init_clock_gating;
              } else {
                {
                __cil_tmp186 = dev->dev_private;
                __cil_tmp187 = (struct drm_i915_private *)__cil_tmp186;
                __cil_tmp188 = __cil_tmp187->info;
                __cil_tmp189 = (unsigned char *)__cil_tmp188;
                __cil_tmp190 = __cil_tmp189 + 2UL;
                __cil_tmp191 = *__cil_tmp190;
                __cil_tmp192 = (unsigned int )__cil_tmp191;
                if (__cil_tmp192 != 0U) {
                  dev_priv->display.init_clock_gating = & broadwater_init_clock_gating;
                } else {

                }
                }
              }
              }
            } else {
              {
              __cil_tmp193 = dev->dev_private;
              __cil_tmp194 = (struct drm_i915_private *)__cil_tmp193;
              __cil_tmp195 = __cil_tmp194->info;
              __cil_tmp196 = __cil_tmp195->gen;
              __cil_tmp197 = (unsigned char )__cil_tmp196;
              __cil_tmp198 = (unsigned int )__cil_tmp197;
              if (__cil_tmp198 == 3U) {
                dev_priv->display.update_wm = & i9xx_update_wm;
                dev_priv->display.get_fifo_size = & i9xx_get_fifo_size;
                dev_priv->display.init_clock_gating = & gen3_init_clock_gating;
              } else {
                {
                __cil_tmp199 = dev->pci_device;
                if (__cil_tmp199 == 9586) {
                  dev_priv->display.update_wm = & i830_update_wm;
                  dev_priv->display.init_clock_gating = & i85x_init_clock_gating;
                  dev_priv->display.get_fifo_size = & i830_get_fifo_size;
                } else {
                  {
                  __cil_tmp200 = dev->dev_private;
                  __cil_tmp201 = (struct drm_i915_private *)__cil_tmp200;
                  __cil_tmp202 = __cil_tmp201->info;
                  __cil_tmp203 = (unsigned char *)__cil_tmp202;
                  __cil_tmp204 = __cil_tmp203 + 1UL;
                  __cil_tmp205 = *__cil_tmp204;
                  __cil_tmp206 = (unsigned int )__cil_tmp205;
                  if (__cil_tmp206 != 0U) {
                    dev_priv->display.update_wm = & i9xx_update_wm;
                    dev_priv->display.get_fifo_size = & i85x_get_fifo_size;
                    dev_priv->display.init_clock_gating = & i85x_init_clock_gating;
                  } else {
                    dev_priv->display.update_wm = & i830_update_wm;
                    dev_priv->display.init_clock_gating = & i830_init_clock_gating;
                    {
                    __cil_tmp207 = dev->pci_device;
                    if (__cil_tmp207 == 9570) {
                      dev_priv->display.get_fifo_size = & i845_get_fifo_size;
                    } else {
                      dev_priv->display.get_fifo_size = & i830_get_fifo_size;
                    }
                    }
                  }
                  }
                }
                }
              }
              }
            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  dev_priv->display.queue_flip = & intel_default_queue_flip;
  {
  __cil_tmp208 = dev->dev_private;
  __cil_tmp209 = (struct drm_i915_private *)__cil_tmp208;
  __cil_tmp210 = __cil_tmp209->info;
  __cil_tmp211 = __cil_tmp210->gen;
  __cil_tmp212 = (int )__cil_tmp211;
  if (__cil_tmp212 == 2) {
    goto case_2;
  } else {
    {
    __cil_tmp213 = dev->dev_private;
    __cil_tmp214 = (struct drm_i915_private *)__cil_tmp213;
    __cil_tmp215 = __cil_tmp214->info;
    __cil_tmp216 = __cil_tmp215->gen;
    __cil_tmp217 = (int )__cil_tmp216;
    if (__cil_tmp217 == 3) {
      goto case_3;
    } else {
      {
      __cil_tmp218 = dev->dev_private;
      __cil_tmp219 = (struct drm_i915_private *)__cil_tmp218;
      __cil_tmp220 = __cil_tmp219->info;
      __cil_tmp221 = __cil_tmp220->gen;
      __cil_tmp222 = (int )__cil_tmp221;
      if (__cil_tmp222 == 4) {
        goto case_4;
      } else {
        {
        __cil_tmp223 = dev->dev_private;
        __cil_tmp224 = (struct drm_i915_private *)__cil_tmp223;
        __cil_tmp225 = __cil_tmp224->info;
        __cil_tmp226 = __cil_tmp225->gen;
        __cil_tmp227 = (int )__cil_tmp226;
        if (__cil_tmp227 == 5) {
          goto case_5;
        } else {
          {
          __cil_tmp228 = dev->dev_private;
          __cil_tmp229 = (struct drm_i915_private *)__cil_tmp228;
          __cil_tmp230 = __cil_tmp229->info;
          __cil_tmp231 = __cil_tmp230->gen;
          __cil_tmp232 = (int )__cil_tmp231;
          if (__cil_tmp232 == 6) {
            goto case_6;
          } else {
            {
            __cil_tmp233 = dev->dev_private;
            __cil_tmp234 = (struct drm_i915_private *)__cil_tmp233;
            __cil_tmp235 = __cil_tmp234->info;
            __cil_tmp236 = __cil_tmp235->gen;
            __cil_tmp237 = (int )__cil_tmp236;
            if (__cil_tmp237 == 7) {
              goto case_7;
            } else
            if (0) {
              case_2:
              dev_priv->display.queue_flip = & intel_gen2_queue_flip;
              goto ldv_40472;
              case_3:
              dev_priv->display.queue_flip = & intel_gen3_queue_flip;
              goto ldv_40472;
              case_4: ;
              case_5:
              dev_priv->display.queue_flip = & intel_gen4_queue_flip;
              goto ldv_40472;
              case_6:
              dev_priv->display.queue_flip = & intel_gen6_queue_flip;
              goto ldv_40472;
              case_7:
              dev_priv->display.queue_flip = & intel_gen7_queue_flip;
              goto ldv_40472;
            } else {

            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_40472: ;
  return;
}
}
static void quirk_pipea_force(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp3 ;
  unsigned long __cil_tmp4 ;

  {
  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp3;
  __cil_tmp4 = dev_priv->quirks;
  dev_priv->quirks = __cil_tmp4 | 1UL;
  drm_ut_debug_printk(2U, "drm", "quirk_pipea_force", "applying pipe a force quirk\n");
  }
  return;
}
}
static void quirk_ssc_force_disable(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp3 ;
  unsigned long __cil_tmp4 ;

  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp3;
  __cil_tmp4 = dev_priv->quirks;
  dev_priv->quirks = __cil_tmp4 | 2UL;
  return;
}
}
struct intel_quirk intel_quirks[9U] =
  { {10818, 4156, 12523, & quirk_pipea_force},
        {10158, 4156, 13850, & quirk_pipea_force},
        {13687, 4116, 1285, & quirk_pipea_force},
        {9618, 4473, 1, & quirk_pipea_force},
        {13687, 4116, 1299, & quirk_pipea_force},
        {10114, 6058, 8218, & quirk_pipea_force},
        {13698, -1, -1, & quirk_pipea_force},
        {9570, -1, -1, & quirk_pipea_force},
        {70, 6058, 14624, & quirk_ssc_force_disable}};
static void intel_init_quirks(struct drm_device *dev )
{ struct pci_dev *d ;
  int i ;
  struct intel_quirk *q ;
  unsigned long __cil_tmp5 ;
  struct intel_quirk *__cil_tmp6 ;
  int __cil_tmp7 ;
  unsigned short __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  unsigned short __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  unsigned short __cil_tmp15 ;
  int __cil_tmp16 ;
  void (*__cil_tmp17)(struct drm_device * ) ;
  int __cil_tmp18 ;
  void (*__cil_tmp19)(struct drm_device * ) ;
  unsigned int __cil_tmp20 ;

  {
  d = dev->pdev;
  i = 0;
  goto ldv_40503;
  ldv_40502:
  __cil_tmp5 = (unsigned long )i;
  __cil_tmp6 = (struct intel_quirk *)(& intel_quirks);
  q = __cil_tmp6 + __cil_tmp5;
  {
  __cil_tmp7 = q->device;
  __cil_tmp8 = d->device;
  __cil_tmp9 = (int )__cil_tmp8;
  if (__cil_tmp9 == __cil_tmp7) {
    {
    __cil_tmp10 = q->subsystem_vendor;
    __cil_tmp11 = d->subsystem_vendor;
    __cil_tmp12 = (int )__cil_tmp11;
    if (__cil_tmp12 == __cil_tmp10) {
      goto _L;
    } else {
      {
      __cil_tmp13 = q->subsystem_vendor;
      if (__cil_tmp13 == -1) {
        _L:
        {
        __cil_tmp14 = q->subsystem_device;
        __cil_tmp15 = d->subsystem_device;
        __cil_tmp16 = (int )__cil_tmp15;
        if (__cil_tmp16 == __cil_tmp14) {
          {
          __cil_tmp17 = q->hook;
          (*__cil_tmp17)(dev);
          }
        } else {
          {
          __cil_tmp18 = q->subsystem_device;
          if (__cil_tmp18 == -1) {
            {
            __cil_tmp19 = q->hook;
            (*__cil_tmp19)(dev);
            }
          } else {

          }
          }
        }
        }
      } else {

      }
      }
    }
    }
  } else {

  }
  }
  i = i + 1;
  ldv_40503: ;
  {
  __cil_tmp20 = (unsigned int )i;
  if (__cil_tmp20 <= 8U) {
    goto ldv_40502;
  } else {
    goto ldv_40504;
  }
  }
  ldv_40504: ;
  return;
}
}
static void i915_disable_vga(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u8 sr1 ;
  u32 vga_reg ;
  void *__cil_tmp5 ;
  void *__cil_tmp6 ;
  struct drm_i915_private *__cil_tmp7 ;
  struct intel_device_info const *__cil_tmp8 ;
  u8 __cil_tmp9 ;
  unsigned char __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  void *__cil_tmp12 ;
  struct drm_i915_private *__cil_tmp13 ;
  struct intel_device_info const *__cil_tmp14 ;
  u8 __cil_tmp15 ;
  unsigned char __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  void *__cil_tmp18 ;
  struct drm_i915_private *__cil_tmp19 ;
  struct intel_device_info const *__cil_tmp20 ;
  unsigned char *__cil_tmp21 ;
  unsigned char *__cil_tmp22 ;
  unsigned char __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  struct pci_dev *__cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  int __cil_tmp28 ;
  unsigned char __cil_tmp29 ;
  struct pci_dev *__cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  void *__cil_tmp32 ;
  void const volatile *__cil_tmp33 ;
  void const volatile *__cil_tmp34 ;

  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  {
  __cil_tmp6 = dev->dev_private;
  __cil_tmp7 = (struct drm_i915_private *)__cil_tmp6;
  __cil_tmp8 = __cil_tmp7->info;
  __cil_tmp9 = __cil_tmp8->gen;
  __cil_tmp10 = (unsigned char )__cil_tmp9;
  __cil_tmp11 = (unsigned int )__cil_tmp10;
  if (__cil_tmp11 == 5U) {
    vga_reg = 266240U;
  } else {
    {
    __cil_tmp12 = dev->dev_private;
    __cil_tmp13 = (struct drm_i915_private *)__cil_tmp12;
    __cil_tmp14 = __cil_tmp13->info;
    __cil_tmp15 = __cil_tmp14->gen;
    __cil_tmp16 = (unsigned char )__cil_tmp15;
    __cil_tmp17 = (unsigned int )__cil_tmp16;
    if (__cil_tmp17 == 6U) {
      vga_reg = 266240U;
    } else {
      {
      __cil_tmp18 = dev->dev_private;
      __cil_tmp19 = (struct drm_i915_private *)__cil_tmp18;
      __cil_tmp20 = __cil_tmp19->info;
      __cil_tmp21 = (unsigned char *)__cil_tmp20;
      __cil_tmp22 = __cil_tmp21 + 2UL;
      __cil_tmp23 = *__cil_tmp22;
      __cil_tmp24 = (unsigned int )__cil_tmp23;
      if (__cil_tmp24 != 0U) {
        vga_reg = 266240U;
      } else {
        vga_reg = 463872U;
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp25 = dev->pdev;
  vga_get_uninterruptible(__cil_tmp25, 1U);
  outb((unsigned char)1, 964);
  sr1 = inb(965);
  __cil_tmp26 = (unsigned int )sr1;
  __cil_tmp27 = __cil_tmp26 | 32U;
  __cil_tmp28 = (int )__cil_tmp27;
  __cil_tmp29 = (unsigned char )__cil_tmp28;
  outb(__cil_tmp29, 965);
  __cil_tmp30 = dev->pdev;
  vga_put(__cil_tmp30, 1U);
  __const_udelay(1288500UL);
  i915_write32___4(dev_priv, vga_reg, 2147483648U);
  __cil_tmp31 = (unsigned long )vga_reg;
  __cil_tmp32 = dev_priv->regs;
  __cil_tmp33 = (void const volatile *)__cil_tmp32;
  __cil_tmp34 = __cil_tmp33 + __cil_tmp31;
  readl(__cil_tmp34);
  }
  return;
}
}
void intel_modeset_init(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  int i ;
  char *tmp ;
  struct lock_class_key __key ;
  atomic_long_t __constr_expr_0 ;
  struct lock_class_key __key___0 ;
  void *__cil_tmp8 ;
  void *__cil_tmp9 ;
  struct drm_i915_private *__cil_tmp10 ;
  struct intel_device_info const *__cil_tmp11 ;
  u8 __cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  void *__cil_tmp15 ;
  struct drm_i915_private *__cil_tmp16 ;
  struct intel_device_info const *__cil_tmp17 ;
  u8 __cil_tmp18 ;
  unsigned char __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  struct drm_agp_head *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  void *__cil_tmp27 ;
  struct drm_i915_private *__cil_tmp28 ;
  struct intel_device_info const *__cil_tmp29 ;
  u8 __cil_tmp30 ;
  unsigned char __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  struct work_struct *__cil_tmp33 ;
  struct lockdep_map *__cil_tmp34 ;
  struct list_head *__cil_tmp35 ;
  struct timer_list *__cil_tmp36 ;
  unsigned long __cil_tmp37 ;

  {
  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  drm_mode_config_init(dev);
  dev->mode_config.min_width = 0;
  dev->mode_config.min_height = 0;
  dev->mode_config.funcs = (struct drm_mode_config_funcs *)(& intel_mode_funcs);
  intel_init_quirks(dev);
  intel_init_display(dev);
  }
  {
  __cil_tmp9 = dev->dev_private;
  __cil_tmp10 = (struct drm_i915_private *)__cil_tmp9;
  __cil_tmp11 = __cil_tmp10->info;
  __cil_tmp12 = __cil_tmp11->gen;
  __cil_tmp13 = (unsigned char )__cil_tmp12;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  if (__cil_tmp14 == 2U) {
    dev->mode_config.max_width = 2048;
    dev->mode_config.max_height = 2048;
  } else {
    {
    __cil_tmp15 = dev->dev_private;
    __cil_tmp16 = (struct drm_i915_private *)__cil_tmp15;
    __cil_tmp17 = __cil_tmp16->info;
    __cil_tmp18 = __cil_tmp17->gen;
    __cil_tmp19 = (unsigned char )__cil_tmp18;
    __cil_tmp20 = (unsigned int )__cil_tmp19;
    if (__cil_tmp20 == 3U) {
      dev->mode_config.max_width = 4096;
      dev->mode_config.max_height = 4096;
    } else {
      dev->mode_config.max_width = 8192;
      dev->mode_config.max_height = 8192;
    }
    }
  }
  }
  __cil_tmp21 = dev->agp;
  __cil_tmp22 = __cil_tmp21->base;
  dev->mode_config.fb_base = (resource_size_t )__cil_tmp22;
  {
  __cil_tmp23 = dev_priv->num_pipe;
  if (__cil_tmp23 > 1) {
    tmp = (char *)"s";
  } else {
    tmp = (char *)"";
  }
  }
  {
  __cil_tmp24 = dev_priv->num_pipe;
  drm_ut_debug_printk(4U, "drm", "intel_modeset_init", "%d display pipe%s available.\n",
                      __cil_tmp24, tmp);
  i = 0;
  }
  goto ldv_40518;
  ldv_40517:
  {
  intel_crtc_init(dev, i);
  i = i + 1;
  }
  ldv_40518: ;
  {
  __cil_tmp25 = dev_priv->num_pipe;
  if (__cil_tmp25 > i) {
    goto ldv_40517;
  } else {
    goto ldv_40519;
  }
  }
  ldv_40519:
  {
  i915_disable_vga(dev);
  intel_setup_outputs(dev);
  intel_init_clock_gating(dev);
  }
  {
  __cil_tmp26 = dev->pci_device;
  if (__cil_tmp26 == 70) {
    {
    ironlake_enable_drps(dev);
    intel_init_emon(dev);
    }
  } else {

  }
  }
  {
  __cil_tmp27 = dev->dev_private;
  __cil_tmp28 = (struct drm_i915_private *)__cil_tmp27;
  __cil_tmp29 = __cil_tmp28->info;
  __cil_tmp30 = __cil_tmp29->gen;
  __cil_tmp31 = (unsigned char )__cil_tmp30;
  __cil_tmp32 = (unsigned int )__cil_tmp31;
  if (__cil_tmp32 == 6U) {
    {
    gen6_enable_rps(dev_priv);
    }
  } else {

  }
  }
  {
  __cil_tmp33 = & dev_priv->idle_work;
  __init_work(__cil_tmp33, 0);
  __constr_expr_0.counter = 2097664L;
  dev_priv->idle_work.data = __constr_expr_0;
  __cil_tmp34 = & dev_priv->idle_work.lockdep_map;
  lockdep_init_map(__cil_tmp34, "(&dev_priv->idle_work)", & __key, 0);
  __cil_tmp35 = & dev_priv->idle_work.entry;
  INIT_LIST_HEAD(__cil_tmp35);
  dev_priv->idle_work.func = & intel_idle_update;
  __cil_tmp36 = & dev_priv->idle_timer;
  __cil_tmp37 = (unsigned long )dev;
  setup_timer_key(__cil_tmp36, "&dev_priv->idle_timer", & __key___0, & intel_gpu_idle_timer,
                  __cil_tmp37);
  }
  return;
}
}
void intel_modeset_gem_init(struct drm_device *dev )
{ int __cil_tmp2 ;

  {
  {
  __cil_tmp2 = dev->pci_device;
  if (__cil_tmp2 == 70) {
    {
    ironlake_enable_rc6(dev);
    }
  } else {

  }
  }
  {
  intel_setup_overlay(dev);
  }
  return;
}
}
void intel_modeset_cleanup(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct drm_crtc *crtc ;
  struct intel_crtc *intel_crtc ;
  struct list_head const *__mptr ;
  struct drm_crtc const *__mptr___0 ;
  struct list_head const *__mptr___1 ;
  struct list_head const *__mptr___2 ;
  struct drm_crtc const *__mptr___3 ;
  struct list_head const *__mptr___4 ;
  void *__cil_tmp11 ;
  struct mutex *__cil_tmp12 ;
  struct list_head *__cil_tmp13 ;
  struct drm_crtc *__cil_tmp14 ;
  struct drm_framebuffer *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct drm_framebuffer *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  struct list_head *__cil_tmp19 ;
  struct drm_crtc *__cil_tmp20 ;
  struct list_head *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  struct list_head *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  void (*__cil_tmp25)(struct drm_device * ) ;
  unsigned long __cil_tmp26 ;
  void (*__cil_tmp27)(struct drm_device * ) ;
  unsigned long __cil_tmp28 ;
  void (*__cil_tmp29)(struct drm_device * ) ;
  int __cil_tmp30 ;
  void *__cil_tmp31 ;
  struct drm_i915_private *__cil_tmp32 ;
  struct intel_device_info const *__cil_tmp33 ;
  u8 __cil_tmp34 ;
  unsigned char __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  int __cil_tmp37 ;
  struct mutex *__cil_tmp38 ;
  struct work_struct *__cil_tmp39 ;
  struct list_head *__cil_tmp40 ;
  struct drm_crtc *__cil_tmp41 ;
  struct timer_list *__cil_tmp42 ;
  struct list_head *__cil_tmp43 ;
  struct drm_crtc *__cil_tmp44 ;
  struct list_head *__cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  struct list_head *__cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  struct timer_list *__cil_tmp49 ;
  struct work_struct *__cil_tmp50 ;

  {
  {
  __cil_tmp11 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp11;
  drm_kms_helper_poll_fini(dev);
  __cil_tmp12 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp12, 0U);
  intel_unregister_dsm_handler();
  __cil_tmp13 = dev->mode_config.crtc_list.next;
  __mptr = (struct list_head const *)__cil_tmp13;
  __cil_tmp14 = (struct drm_crtc *)__mptr;
  crtc = __cil_tmp14 + 1152921504606846968UL;
  }
  goto ldv_40540;
  ldv_40539: ;
  {
  __cil_tmp15 = (struct drm_framebuffer *)0;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  __cil_tmp17 = crtc->fb;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  if (__cil_tmp18 == __cil_tmp16) {
    goto ldv_40536;
  } else {

  }
  }
  {
  __mptr___0 = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr___0;
  intel_increase_pllclock(crtc);
  }
  ldv_40536:
  __cil_tmp19 = crtc->head.next;
  __mptr___1 = (struct list_head const *)__cil_tmp19;
  __cil_tmp20 = (struct drm_crtc *)__mptr___1;
  crtc = __cil_tmp20 + 1152921504606846968UL;
  ldv_40540: ;
  {
  __cil_tmp21 = & dev->mode_config.crtc_list;
  __cil_tmp22 = (unsigned long )__cil_tmp21;
  __cil_tmp23 = & crtc->head;
  __cil_tmp24 = (unsigned long )__cil_tmp23;
  if (__cil_tmp24 != __cil_tmp22) {
    goto ldv_40539;
  } else {
    goto ldv_40541;
  }
  }
  ldv_40541: ;
  {
  __cil_tmp25 = (void (*)(struct drm_device * ))0;
  __cil_tmp26 = (unsigned long )__cil_tmp25;
  __cil_tmp27 = dev_priv->display.disable_fbc;
  __cil_tmp28 = (unsigned long )__cil_tmp27;
  if (__cil_tmp28 != __cil_tmp26) {
    {
    __cil_tmp29 = dev_priv->display.disable_fbc;
    (*__cil_tmp29)(dev);
    }
  } else {

  }
  }
  {
  __cil_tmp30 = dev->pci_device;
  if (__cil_tmp30 == 70) {
    {
    ironlake_disable_drps(dev);
    }
  } else {

  }
  }
  {
  __cil_tmp31 = dev->dev_private;
  __cil_tmp32 = (struct drm_i915_private *)__cil_tmp31;
  __cil_tmp33 = __cil_tmp32->info;
  __cil_tmp34 = __cil_tmp33->gen;
  __cil_tmp35 = (unsigned char )__cil_tmp34;
  __cil_tmp36 = (unsigned int )__cil_tmp35;
  if (__cil_tmp36 == 6U) {
    {
    gen6_disable_rps(dev);
    }
  } else {

  }
  }
  {
  __cil_tmp37 = dev->pci_device;
  if (__cil_tmp37 == 70) {
    {
    ironlake_disable_rc6(dev);
    }
  } else {

  }
  }
  {
  __cil_tmp38 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp38);
  drm_irq_uninstall(dev);
  __cil_tmp39 = & dev_priv->hotplug_work;
  cancel_work_sync(__cil_tmp39);
  __cil_tmp40 = dev->mode_config.crtc_list.next;
  __mptr___2 = (struct list_head const *)__cil_tmp40;
  __cil_tmp41 = (struct drm_crtc *)__mptr___2;
  crtc = __cil_tmp41 + 1152921504606846968UL;
  }
  goto ldv_40549;
  ldv_40548:
  {
  __mptr___3 = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr___3;
  __cil_tmp42 = & intel_crtc->idle_timer;
  del_timer_sync(__cil_tmp42);
  __cil_tmp43 = crtc->head.next;
  __mptr___4 = (struct list_head const *)__cil_tmp43;
  __cil_tmp44 = (struct drm_crtc *)__mptr___4;
  crtc = __cil_tmp44 + 1152921504606846968UL;
  }
  ldv_40549: ;
  {
  __cil_tmp45 = & dev->mode_config.crtc_list;
  __cil_tmp46 = (unsigned long )__cil_tmp45;
  __cil_tmp47 = & crtc->head;
  __cil_tmp48 = (unsigned long )__cil_tmp47;
  if (__cil_tmp48 != __cil_tmp46) {
    goto ldv_40548;
  } else {
    goto ldv_40550;
  }
  }
  ldv_40550:
  {
  __cil_tmp49 = & dev_priv->idle_timer;
  del_timer_sync(__cil_tmp49);
  __cil_tmp50 = & dev_priv->idle_work;
  cancel_work_sync(__cil_tmp50);
  drm_mode_config_cleanup(dev);
  }
  return;
}
}
struct drm_encoder *intel_best_encoder(struct drm_connector *connector )
{ struct intel_encoder *tmp ;

  {
  {
  tmp = intel_attached_encoder(connector);
  }
  return (& tmp->base);
}
}
void intel_connector_attach_encoder(struct intel_connector *connector , struct intel_encoder *encoder )
{ struct drm_connector *__cil_tmp3 ;
  struct drm_encoder *__cil_tmp4 ;

  {
  {
  connector->encoder = encoder;
  __cil_tmp3 = & connector->base;
  __cil_tmp4 = & encoder->base;
  drm_mode_connector_attach_encoder(__cil_tmp3, __cil_tmp4);
  }
  return;
}
}
int intel_modeset_vga_set_state(struct drm_device *dev , bool state )
{ struct drm_i915_private *dev_priv ;
  u16 gmch_ctrl ;
  void *__cil_tmp5 ;
  struct pci_dev *__cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  struct pci_dev *__cil_tmp11 ;
  int __cil_tmp12 ;
  u16 __cil_tmp13 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  __cil_tmp6 = dev_priv->bridge_dev;
  pci_read_config_word(__cil_tmp6, 82, & gmch_ctrl);
  }
  if ((int )state) {
    __cil_tmp7 = (unsigned int )gmch_ctrl;
    __cil_tmp8 = __cil_tmp7 & 65533U;
    gmch_ctrl = (u16 )__cil_tmp8;
  } else {
    __cil_tmp9 = (unsigned int )gmch_ctrl;
    __cil_tmp10 = __cil_tmp9 | 2U;
    gmch_ctrl = (u16 )__cil_tmp10;
  }
  {
  __cil_tmp11 = dev_priv->bridge_dev;
  __cil_tmp12 = (int )gmch_ctrl;
  __cil_tmp13 = (u16 )__cil_tmp12;
  pci_write_config_word(__cil_tmp11, 82, __cil_tmp13);
  }
  return (0);
}
}
struct intel_display_error_state *intel_display_capture_error_state(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  struct intel_display_error_state *error ;
  int i ;
  void *tmp ;
  void *__cil_tmp6 ;
  struct intel_display_error_state *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  u32 __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  u32 __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  u32 __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  u32 __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  u32 __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  u32 __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  u32 __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  u32 __cil_tmp33 ;
  void *__cil_tmp34 ;
  struct drm_i915_private *__cil_tmp35 ;
  struct intel_device_info const *__cil_tmp36 ;
  u8 __cil_tmp37 ;
  unsigned char __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  u32 __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;
  u32 __cil_tmp45 ;
  int __cil_tmp46 ;
  int __cil_tmp47 ;
  u32 __cil_tmp48 ;
  int __cil_tmp49 ;
  int __cil_tmp50 ;
  u32 __cil_tmp51 ;
  int __cil_tmp52 ;
  int __cil_tmp53 ;
  u32 __cil_tmp54 ;
  int __cil_tmp55 ;
  int __cil_tmp56 ;
  u32 __cil_tmp57 ;
  int __cil_tmp58 ;
  int __cil_tmp59 ;
  u32 __cil_tmp60 ;
  int __cil_tmp61 ;
  int __cil_tmp62 ;
  u32 __cil_tmp63 ;
  int __cil_tmp64 ;
  int __cil_tmp65 ;
  u32 __cil_tmp66 ;
  int __cil_tmp67 ;
  int __cil_tmp68 ;
  u32 __cil_tmp69 ;

  {
  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp6;
  tmp = kmalloc(152UL, 32U);
  error = (struct intel_display_error_state *)tmp;
  }
  {
  __cil_tmp7 = (struct intel_display_error_state *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = (unsigned long )error;
  if (__cil_tmp9 == __cil_tmp8) {
    return ((struct intel_display_error_state *)0);
  } else {

  }
  }
  i = 0;
  goto ldv_40596;
  ldv_40595:
  {
  __cil_tmp10 = i + 7170;
  __cil_tmp11 = __cil_tmp10 * 64;
  __cil_tmp12 = (u32 )__cil_tmp11;
  error->cursor[i].control = i915_read32___6(dev_priv, __cil_tmp12);
  __cil_tmp13 = i * 64;
  __cil_tmp14 = __cil_tmp13 + 458888;
  __cil_tmp15 = (u32 )__cil_tmp14;
  error->cursor[i].position = i915_read32___6(dev_priv, __cil_tmp15);
  __cil_tmp16 = i * 64;
  __cil_tmp17 = __cil_tmp16 + 458884;
  __cil_tmp18 = (u32 )__cil_tmp17;
  error->cursor[i].base = i915_read32___6(dev_priv, __cil_tmp18);
  __cil_tmp19 = i * 4096;
  __cil_tmp20 = __cil_tmp19 + 459136;
  __cil_tmp21 = (u32 )__cil_tmp20;
  error->plane[i].control = i915_read32___6(dev_priv, __cil_tmp21);
  __cil_tmp22 = i * 4096;
  __cil_tmp23 = __cil_tmp22 + 459144;
  __cil_tmp24 = (u32 )__cil_tmp23;
  error->plane[i].stride = i915_read32___6(dev_priv, __cil_tmp24);
  __cil_tmp25 = i * 4096;
  __cil_tmp26 = __cil_tmp25 + 459152;
  __cil_tmp27 = (u32 )__cil_tmp26;
  error->plane[i].size = i915_read32___6(dev_priv, __cil_tmp27);
  __cil_tmp28 = i * 4096;
  __cil_tmp29 = __cil_tmp28 + 459148;
  __cil_tmp30 = (u32 )__cil_tmp29;
  error->plane[i].pos = i915_read32___6(dev_priv, __cil_tmp30);
  __cil_tmp31 = i * 4096;
  __cil_tmp32 = __cil_tmp31 + 459140;
  __cil_tmp33 = (u32 )__cil_tmp32;
  error->plane[i].addr = i915_read32___6(dev_priv, __cil_tmp33);
  }
  {
  __cil_tmp34 = dev->dev_private;
  __cil_tmp35 = (struct drm_i915_private *)__cil_tmp34;
  __cil_tmp36 = __cil_tmp35->info;
  __cil_tmp37 = __cil_tmp36->gen;
  __cil_tmp38 = (unsigned char )__cil_tmp37;
  __cil_tmp39 = (unsigned int )__cil_tmp38;
  if (__cil_tmp39 > 3U) {
    {
    __cil_tmp40 = i * 4096;
    __cil_tmp41 = __cil_tmp40 + 459164;
    __cil_tmp42 = (u32 )__cil_tmp41;
    error->plane[i].surface = i915_read32___6(dev_priv, __cil_tmp42);
    __cil_tmp43 = i * 4096;
    __cil_tmp44 = __cil_tmp43 + 459172;
    __cil_tmp45 = (u32 )__cil_tmp44;
    error->plane[i].tile_offset = i915_read32___6(dev_priv, __cil_tmp45);
    }
  } else {

  }
  }
  {
  __cil_tmp46 = i * 4096;
  __cil_tmp47 = __cil_tmp46 + 458760;
  __cil_tmp48 = (u32 )__cil_tmp47;
  error->pipe[i].conf = i915_read32___6(dev_priv, __cil_tmp48);
  __cil_tmp49 = i * 4096;
  __cil_tmp50 = __cil_tmp49 + 393244;
  __cil_tmp51 = (u32 )__cil_tmp50;
  error->pipe[i].source = i915_read32___6(dev_priv, __cil_tmp51);
  __cil_tmp52 = i + 96;
  __cil_tmp53 = __cil_tmp52 * 4096;
  __cil_tmp54 = (u32 )__cil_tmp53;
  error->pipe[i].htotal = i915_read32___6(dev_priv, __cil_tmp54);
  __cil_tmp55 = i * 4096;
  __cil_tmp56 = __cil_tmp55 + 393220;
  __cil_tmp57 = (u32 )__cil_tmp56;
  error->pipe[i].hblank = i915_read32___6(dev_priv, __cil_tmp57);
  __cil_tmp58 = i * 4096;
  __cil_tmp59 = __cil_tmp58 + 393224;
  __cil_tmp60 = (u32 )__cil_tmp59;
  error->pipe[i].hsync = i915_read32___6(dev_priv, __cil_tmp60);
  __cil_tmp61 = i * 4096;
  __cil_tmp62 = __cil_tmp61 + 393228;
  __cil_tmp63 = (u32 )__cil_tmp62;
  error->pipe[i].vtotal = i915_read32___6(dev_priv, __cil_tmp63);
  __cil_tmp64 = i * 4096;
  __cil_tmp65 = __cil_tmp64 + 393232;
  __cil_tmp66 = (u32 )__cil_tmp65;
  error->pipe[i].vblank = i915_read32___6(dev_priv, __cil_tmp66);
  __cil_tmp67 = i * 4096;
  __cil_tmp68 = __cil_tmp67 + 393236;
  __cil_tmp69 = (u32 )__cil_tmp68;
  error->pipe[i].vsync = i915_read32___6(dev_priv, __cil_tmp69);
  i = i + 1;
  }
  ldv_40596: ;
  if (i <= 1) {
    goto ldv_40595;
  } else {
    goto ldv_40597;
  }
  ldv_40597: ;
  return (error);
}
}
void intel_display_print_error_state(struct seq_file *m , struct drm_device *dev ,
                                     struct intel_display_error_state *error )
{ int i ;
  u32 __cil_tmp5 ;
  u32 __cil_tmp6 ;
  u32 __cil_tmp7 ;
  u32 __cil_tmp8 ;
  u32 __cil_tmp9 ;
  u32 __cil_tmp10 ;
  u32 __cil_tmp11 ;
  u32 __cil_tmp12 ;
  u32 __cil_tmp13 ;
  u32 __cil_tmp14 ;
  u32 __cil_tmp15 ;
  u32 __cil_tmp16 ;
  u32 __cil_tmp17 ;
  void *__cil_tmp18 ;
  struct drm_i915_private *__cil_tmp19 ;
  struct intel_device_info const *__cil_tmp20 ;
  u8 __cil_tmp21 ;
  unsigned char __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  u32 __cil_tmp24 ;
  u32 __cil_tmp25 ;
  u32 __cil_tmp26 ;
  u32 __cil_tmp27 ;
  u32 __cil_tmp28 ;

  {
  i = 0;
  goto ldv_40605;
  ldv_40604:
  {
  seq_printf(m, "Pipe [%d]:\n", i);
  __cil_tmp5 = error->pipe[i].conf;
  seq_printf(m, "  CONF: %08x\n", __cil_tmp5);
  __cil_tmp6 = error->pipe[i].source;
  seq_printf(m, "  SRC: %08x\n", __cil_tmp6);
  __cil_tmp7 = error->pipe[i].htotal;
  seq_printf(m, "  HTOTAL: %08x\n", __cil_tmp7);
  __cil_tmp8 = error->pipe[i].hblank;
  seq_printf(m, "  HBLANK: %08x\n", __cil_tmp8);
  __cil_tmp9 = error->pipe[i].hsync;
  seq_printf(m, "  HSYNC: %08x\n", __cil_tmp9);
  __cil_tmp10 = error->pipe[i].vtotal;
  seq_printf(m, "  VTOTAL: %08x\n", __cil_tmp10);
  __cil_tmp11 = error->pipe[i].vblank;
  seq_printf(m, "  VBLANK: %08x\n", __cil_tmp11);
  __cil_tmp12 = error->pipe[i].vsync;
  seq_printf(m, "  VSYNC: %08x\n", __cil_tmp12);
  seq_printf(m, "Plane [%d]:\n", i);
  __cil_tmp13 = error->plane[i].control;
  seq_printf(m, "  CNTR: %08x\n", __cil_tmp13);
  __cil_tmp14 = error->plane[i].stride;
  seq_printf(m, "  STRIDE: %08x\n", __cil_tmp14);
  __cil_tmp15 = error->plane[i].size;
  seq_printf(m, "  SIZE: %08x\n", __cil_tmp15);
  __cil_tmp16 = error->plane[i].pos;
  seq_printf(m, "  POS: %08x\n", __cil_tmp16);
  __cil_tmp17 = error->plane[i].addr;
  seq_printf(m, "  ADDR: %08x\n", __cil_tmp17);
  }
  {
  __cil_tmp18 = dev->dev_private;
  __cil_tmp19 = (struct drm_i915_private *)__cil_tmp18;
  __cil_tmp20 = __cil_tmp19->info;
  __cil_tmp21 = __cil_tmp20->gen;
  __cil_tmp22 = (unsigned char )__cil_tmp21;
  __cil_tmp23 = (unsigned int )__cil_tmp22;
  if (__cil_tmp23 > 3U) {
    {
    __cil_tmp24 = error->plane[i].surface;
    seq_printf(m, "  SURF: %08x\n", __cil_tmp24);
    __cil_tmp25 = error->plane[i].tile_offset;
    seq_printf(m, "  TILEOFF: %08x\n", __cil_tmp25);
    }
  } else {

  }
  }
  {
  seq_printf(m, "Cursor [%d]:\n", i);
  __cil_tmp26 = error->cursor[i].control;
  seq_printf(m, "  CNTR: %08x\n", __cil_tmp26);
  __cil_tmp27 = error->cursor[i].position;
  seq_printf(m, "  POS: %08x\n", __cil_tmp27);
  __cil_tmp28 = error->cursor[i].base;
  seq_printf(m, "  BASE: %08x\n", __cil_tmp28);
  i = i + 1;
  }
  ldv_40605: ;
  if (i <= 1) {
    goto ldv_40604;
  } else {
    goto ldv_40606;
  }
  ldv_40606: ;
  return;
}
}
extern void drm_connector_init(struct drm_device * , struct drm_connector * , struct drm_connector_funcs const * ,
                               int ) ;
extern void drm_connector_cleanup(struct drm_connector * ) ;
extern void drm_encoder_init(struct drm_device * , struct drm_encoder * , struct drm_encoder_funcs const * ,
                             int ) ;
extern struct edid *drm_get_edid(struct drm_connector * , struct i2c_adapter * ) ;
extern int drm_sysfs_connector_add(struct drm_connector * ) ;
extern void drm_sysfs_connector_remove(struct drm_connector * ) ;
extern int drm_helper_probe_single_connector_modes(struct drm_connector * , uint32_t ,
                                                   uint32_t ) ;
extern void drm_helper_connector_dpms(struct drm_connector * , int ) ;
__inline static void drm_encoder_helper_add(struct drm_encoder *encoder , struct drm_encoder_helper_funcs const *funcs )
{

  {
  encoder->helper_private = (void *)funcs;
  return;
}
}
__inline static void drm_connector_helper_add(struct drm_connector *connector , struct drm_connector_helper_funcs const *funcs )
{

  {
  connector->helper_private = (void *)funcs;
  return;
}
}
__inline static void trace_i915_reg_rw___7(bool write , u32 reg , u64 val , int len )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp13 ;
  struct tracepoint_func **__cil_tmp14 ;
  struct tracepoint_func * volatile *__cil_tmp15 ;
  struct tracepoint_func * volatile __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  struct tracepoint_func *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void (*__cil_tmp22)(void * , bool , u32 , u64 , int ) ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  void *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;

  {
  {
  __cil_tmp13 = & __tracepoint_i915_reg_rw.key;
  tmp___1 = static_branch(__cil_tmp13);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp14 = & __tracepoint_i915_reg_rw.funcs;
    __cil_tmp15 = (struct tracepoint_func * volatile *)__cil_tmp14;
    __cil_tmp16 = *__cil_tmp15;
    _________p1 = (struct tracepoint_func *)__cil_tmp16;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp17 = (int const )411;
          __cil_tmp18 = (int )__cil_tmp17;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp18);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp19 = (struct tracepoint_func *)0;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    __cil_tmp21 = (unsigned long )it_func_ptr;
    if (__cil_tmp21 != __cil_tmp20) {
      ldv_36469:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp22 = (void (*)(void * , bool , u32 , u64 , int ))it_func;
      __cil_tmp23 = (int )write;
      __cil_tmp24 = (bool )__cil_tmp23;
      (*__cil_tmp22)(__data, __cil_tmp24, reg, val, len);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp25 = (void *)0;
      __cil_tmp26 = (unsigned long )__cil_tmp25;
      __cil_tmp27 = it_func_ptr->func;
      __cil_tmp28 = (unsigned long )__cil_tmp27;
      if (__cil_tmp28 != __cil_tmp26) {
        goto ldv_36469;
      } else {
        goto ldv_36470;
      }
      }
      ldv_36470: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
__inline static u8 i915_read8___1(struct drm_i915_private *dev_priv , u32 reg )
{ u8 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = (u8 )0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readb(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readb(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readb(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readb(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw___7(__cil_tmp24, reg, __cil_tmp25, 1);
  }
  return (val);
}
}
__inline static u32 i915_read32___7(struct drm_i915_private *dev_priv , u32 reg )
{ u32 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = 0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readl(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readl(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readl(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readl(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw___7(__cil_tmp24, reg, __cil_tmp25, 4);
  }
  return (val);
}
}
__inline static void i915_write32___5(struct drm_i915_private *dev_priv , u32 reg ,
                                      u32 val )
{ bool __cil_tmp4 ;
  u64 __cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  void *__cil_tmp11 ;
  void volatile *__cil_tmp12 ;
  void volatile *__cil_tmp13 ;

  {
  {
  __cil_tmp4 = (bool )1;
  __cil_tmp5 = (u64 )val;
  trace_i915_reg_rw___7(__cil_tmp4, reg, __cil_tmp5, 4);
  }
  {
  __cil_tmp6 = dev_priv->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        __gen6_gt_wait_for_fifo(dev_priv);
        }
      } else {

      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp10 = (unsigned long )reg;
  __cil_tmp11 = dev_priv->regs;
  __cil_tmp12 = (void volatile *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 + __cil_tmp10;
  writel(val, __cil_tmp13);
  }
  return;
}
}
int intel_ddc_get_modes(struct drm_connector *connector , struct i2c_adapter *adapter ) ;
bool intel_ddc_probe(struct intel_encoder *intel_encoder , int ddc_bus ) ;
static struct intel_crt *intel_attached_crt(struct drm_connector *connector )
{ struct intel_encoder const *__mptr ;
  struct intel_encoder *tmp ;

  {
  {
  tmp = intel_attached_encoder(connector);
  __mptr = (struct intel_encoder const *)tmp;
  }
  return ((struct intel_crt *)__mptr);
}
}
static void intel_crt_dpms(struct drm_encoder *encoder , int mode )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  u32 temp ;
  u32 reg ;
  void *__cil_tmp7 ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  u8 __cil_tmp11 ;
  unsigned char __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  u8 __cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  void *__cil_tmp20 ;
  struct drm_i915_private *__cil_tmp21 ;
  struct intel_device_info const *__cil_tmp22 ;
  unsigned char *__cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned char __cil_tmp25 ;
  unsigned int __cil_tmp26 ;

  {
  dev = encoder->dev;
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  {
  __cil_tmp8 = dev->dev_private;
  __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
  __cil_tmp10 = __cil_tmp9->info;
  __cil_tmp11 = __cil_tmp10->gen;
  __cil_tmp12 = (unsigned char )__cil_tmp11;
  __cil_tmp13 = (unsigned int )__cil_tmp12;
  if (__cil_tmp13 == 5U) {
    reg = 921856U;
  } else {
    {
    __cil_tmp14 = dev->dev_private;
    __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
    __cil_tmp16 = __cil_tmp15->info;
    __cil_tmp17 = __cil_tmp16->gen;
    __cil_tmp18 = (unsigned char )__cil_tmp17;
    __cil_tmp19 = (unsigned int )__cil_tmp18;
    if (__cil_tmp19 == 6U) {
      reg = 921856U;
    } else {
      {
      __cil_tmp20 = dev->dev_private;
      __cil_tmp21 = (struct drm_i915_private *)__cil_tmp20;
      __cil_tmp22 = __cil_tmp21->info;
      __cil_tmp23 = (unsigned char *)__cil_tmp22;
      __cil_tmp24 = __cil_tmp23 + 2UL;
      __cil_tmp25 = *__cil_tmp24;
      __cil_tmp26 = (unsigned int )__cil_tmp25;
      if (__cil_tmp26 != 0U) {
        reg = 921856U;
      } else {
        reg = 397568U;
      }
      }
    }
    }
  }
  }
  {
  temp = i915_read32___7(dev_priv, reg);
  temp = temp & 4294964223U;
  temp = temp & 2147483647U;
  }
  if (mode == 0) {
    goto case_0;
  } else
  if (mode == 1) {
    goto case_1;
  } else
  if (mode == 2) {
    goto case_2;
  } else
  if (mode == 3) {
    goto case_3;
  } else
  if (0) {
    case_0:
    temp = temp | 2147483648U;
    goto ldv_37660;
    case_1:
    temp = temp | 2147484672U;
    goto ldv_37660;
    case_2:
    temp = temp | 2147485696U;
    goto ldv_37660;
    case_3:
    temp = temp | 3072U;
    goto ldv_37660;
  } else {

  }
  ldv_37660:
  {
  i915_write32___5(dev_priv, reg, temp);
  }
  return;
}
}
static int intel_crt_mode_valid(struct drm_connector *connector , struct drm_display_mode *mode )
{ struct drm_device *dev ;
  int max_clock ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  int __cil_tmp7 ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  u8 __cil_tmp11 ;
  unsigned char __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  int __cil_tmp14 ;

  {
  dev = connector->dev;
  max_clock = 0;
  {
  __cil_tmp5 = mode->flags;
  __cil_tmp6 = __cil_tmp5 & 32U;
  if (__cil_tmp6 != 0U) {
    return (8);
  } else {

  }
  }
  {
  __cil_tmp7 = mode->clock;
  if (__cil_tmp7 <= 24999) {
    return (16);
  } else {

  }
  }
  {
  __cil_tmp8 = dev->dev_private;
  __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
  __cil_tmp10 = __cil_tmp9->info;
  __cil_tmp11 = __cil_tmp10->gen;
  __cil_tmp12 = (unsigned char )__cil_tmp11;
  __cil_tmp13 = (unsigned int )__cil_tmp12;
  if (__cil_tmp13 == 2U) {
    max_clock = 350000;
  } else {
    max_clock = 400000;
  }
  }
  {
  __cil_tmp14 = mode->clock;
  if (__cil_tmp14 > max_clock) {
    return (15);
  } else {

  }
  }
  return (0);
}
}
static bool intel_crt_mode_fixup(struct drm_encoder *encoder , struct drm_display_mode *mode ,
                                 struct drm_display_mode *adjusted_mode )
{

  {
  return ((bool )1);
}
}
static void intel_crt_mode_set(struct drm_encoder *encoder , struct drm_display_mode *mode ,
                               struct drm_display_mode *adjusted_mode )
{ struct drm_device *dev ;
  struct drm_crtc *crtc ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  struct drm_i915_private *dev_priv ;
  int dpll_md_reg ;
  u32 adpa ;
  u32 dpll_md ;
  u32 adpa_reg ;
  void *__cil_tmp13 ;
  enum pipe __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  void *__cil_tmp18 ;
  struct drm_i915_private *__cil_tmp19 ;
  struct intel_device_info const *__cil_tmp20 ;
  u8 __cil_tmp21 ;
  unsigned char __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  void *__cil_tmp24 ;
  struct drm_i915_private *__cil_tmp25 ;
  struct intel_device_info const *__cil_tmp26 ;
  u8 __cil_tmp27 ;
  unsigned char __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  void *__cil_tmp30 ;
  struct drm_i915_private *__cil_tmp31 ;
  struct intel_device_info const *__cil_tmp32 ;
  unsigned char *__cil_tmp33 ;
  unsigned char *__cil_tmp34 ;
  unsigned char __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  void *__cil_tmp37 ;
  struct drm_i915_private *__cil_tmp38 ;
  struct intel_device_info const *__cil_tmp39 ;
  u8 __cil_tmp40 ;
  unsigned char __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  void *__cil_tmp43 ;
  struct drm_i915_private *__cil_tmp44 ;
  struct intel_device_info const *__cil_tmp45 ;
  u8 __cil_tmp46 ;
  unsigned char __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  void *__cil_tmp49 ;
  struct drm_i915_private *__cil_tmp50 ;
  struct intel_device_info const *__cil_tmp51 ;
  u8 __cil_tmp52 ;
  unsigned char __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  void *__cil_tmp55 ;
  struct drm_i915_private *__cil_tmp56 ;
  struct intel_device_info const *__cil_tmp57 ;
  unsigned char *__cil_tmp58 ;
  unsigned char *__cil_tmp59 ;
  unsigned char __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  u32 __cil_tmp62 ;
  u32 __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  int __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  enum pipe __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  void *__cil_tmp71 ;
  struct drm_i915_private *__cil_tmp72 ;
  enum intel_pch __cil_tmp73 ;
  unsigned int __cil_tmp74 ;
  void *__cil_tmp75 ;
  struct drm_i915_private *__cil_tmp76 ;
  enum intel_pch __cil_tmp77 ;
  unsigned int __cil_tmp78 ;
  void *__cil_tmp79 ;
  struct drm_i915_private *__cil_tmp80 ;
  struct intel_device_info const *__cil_tmp81 ;
  u8 __cil_tmp82 ;
  unsigned char __cil_tmp83 ;
  unsigned int __cil_tmp84 ;
  void *__cil_tmp85 ;
  struct drm_i915_private *__cil_tmp86 ;
  struct intel_device_info const *__cil_tmp87 ;
  u8 __cil_tmp88 ;
  unsigned char __cil_tmp89 ;
  unsigned int __cil_tmp90 ;
  void *__cil_tmp91 ;
  struct drm_i915_private *__cil_tmp92 ;
  struct intel_device_info const *__cil_tmp93 ;
  unsigned char *__cil_tmp94 ;
  unsigned char *__cil_tmp95 ;
  unsigned char __cil_tmp96 ;
  unsigned int __cil_tmp97 ;
  enum pipe __cil_tmp98 ;
  unsigned int __cil_tmp99 ;
  unsigned int __cil_tmp100 ;
  unsigned int __cil_tmp101 ;

  {
  dev = encoder->dev;
  crtc = encoder->crtc;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  __cil_tmp13 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp13;
  __cil_tmp14 = intel_crtc->pipe;
  __cil_tmp15 = (unsigned int )__cil_tmp14;
  __cil_tmp16 = __cil_tmp15 + 6151U;
  __cil_tmp17 = __cil_tmp16 * 4U;
  dpll_md_reg = (int )__cil_tmp17;
  {
  __cil_tmp18 = dev->dev_private;
  __cil_tmp19 = (struct drm_i915_private *)__cil_tmp18;
  __cil_tmp20 = __cil_tmp19->info;
  __cil_tmp21 = __cil_tmp20->gen;
  __cil_tmp22 = (unsigned char )__cil_tmp21;
  __cil_tmp23 = (unsigned int )__cil_tmp22;
  if (__cil_tmp23 == 5U) {
    adpa_reg = 921856U;
  } else {
    {
    __cil_tmp24 = dev->dev_private;
    __cil_tmp25 = (struct drm_i915_private *)__cil_tmp24;
    __cil_tmp26 = __cil_tmp25->info;
    __cil_tmp27 = __cil_tmp26->gen;
    __cil_tmp28 = (unsigned char )__cil_tmp27;
    __cil_tmp29 = (unsigned int )__cil_tmp28;
    if (__cil_tmp29 == 6U) {
      adpa_reg = 921856U;
    } else {
      {
      __cil_tmp30 = dev->dev_private;
      __cil_tmp31 = (struct drm_i915_private *)__cil_tmp30;
      __cil_tmp32 = __cil_tmp31->info;
      __cil_tmp33 = (unsigned char *)__cil_tmp32;
      __cil_tmp34 = __cil_tmp33 + 2UL;
      __cil_tmp35 = *__cil_tmp34;
      __cil_tmp36 = (unsigned int )__cil_tmp35;
      if (__cil_tmp36 != 0U) {
        adpa_reg = 921856U;
      } else {
        adpa_reg = 397568U;
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp37 = dev->dev_private;
  __cil_tmp38 = (struct drm_i915_private *)__cil_tmp37;
  __cil_tmp39 = __cil_tmp38->info;
  __cil_tmp40 = __cil_tmp39->gen;
  __cil_tmp41 = (unsigned char )__cil_tmp40;
  __cil_tmp42 = (unsigned int )__cil_tmp41;
  if (__cil_tmp42 > 3U) {
    {
    __cil_tmp43 = dev->dev_private;
    __cil_tmp44 = (struct drm_i915_private *)__cil_tmp43;
    __cil_tmp45 = __cil_tmp44->info;
    __cil_tmp46 = __cil_tmp45->gen;
    __cil_tmp47 = (unsigned char )__cil_tmp46;
    __cil_tmp48 = (unsigned int )__cil_tmp47;
    if (__cil_tmp48 != 5U) {
      {
      __cil_tmp49 = dev->dev_private;
      __cil_tmp50 = (struct drm_i915_private *)__cil_tmp49;
      __cil_tmp51 = __cil_tmp50->info;
      __cil_tmp52 = __cil_tmp51->gen;
      __cil_tmp53 = (unsigned char )__cil_tmp52;
      __cil_tmp54 = (unsigned int )__cil_tmp53;
      if (__cil_tmp54 != 6U) {
        {
        __cil_tmp55 = dev->dev_private;
        __cil_tmp56 = (struct drm_i915_private *)__cil_tmp55;
        __cil_tmp57 = __cil_tmp56->info;
        __cil_tmp58 = (unsigned char *)__cil_tmp57;
        __cil_tmp59 = __cil_tmp58 + 2UL;
        __cil_tmp60 = *__cil_tmp59;
        __cil_tmp61 = (unsigned int )__cil_tmp60;
        if (__cil_tmp61 == 0U) {
          {
          __cil_tmp62 = (u32 )dpll_md_reg;
          dpll_md = i915_read32___7(dev_priv, __cil_tmp62);
          __cil_tmp63 = (u32 )dpll_md_reg;
          __cil_tmp64 = dpll_md & 4294951167U;
          i915_write32___5(dev_priv, __cil_tmp63, __cil_tmp64);
          }
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  adpa = 15990784U;
  {
  __cil_tmp65 = adjusted_mode->flags;
  __cil_tmp66 = (int )__cil_tmp65;
  if (__cil_tmp66 & 1) {
    adpa = adpa | 8U;
  } else {

  }
  }
  {
  __cil_tmp67 = adjusted_mode->flags;
  __cil_tmp68 = __cil_tmp67 & 4U;
  if (__cil_tmp68 != 0U) {
    adpa = adpa | 16U;
  } else {

  }
  }
  {
  __cil_tmp69 = intel_crtc->pipe;
  __cil_tmp70 = (unsigned int )__cil_tmp69;
  if (__cil_tmp70 == 0U) {
    {
    __cil_tmp71 = dev->dev_private;
    __cil_tmp72 = (struct drm_i915_private *)__cil_tmp71;
    __cil_tmp73 = __cil_tmp72->pch_type;
    __cil_tmp74 = (unsigned int )__cil_tmp73;
    if (__cil_tmp74 == 1U) {
      adpa = adpa;
    } else {
      adpa = adpa;
    }
    }
  } else {
    {
    __cil_tmp75 = dev->dev_private;
    __cil_tmp76 = (struct drm_i915_private *)__cil_tmp75;
    __cil_tmp77 = __cil_tmp76->pch_type;
    __cil_tmp78 = (unsigned int )__cil_tmp77;
    if (__cil_tmp78 == 1U) {
      adpa = adpa | 536870912U;
    } else {
      adpa = adpa | 1073741824U;
    }
    }
  }
  }
  {
  __cil_tmp79 = dev->dev_private;
  __cil_tmp80 = (struct drm_i915_private *)__cil_tmp79;
  __cil_tmp81 = __cil_tmp80->info;
  __cil_tmp82 = __cil_tmp81->gen;
  __cil_tmp83 = (unsigned char )__cil_tmp82;
  __cil_tmp84 = (unsigned int )__cil_tmp83;
  if (__cil_tmp84 != 5U) {
    {
    __cil_tmp85 = dev->dev_private;
    __cil_tmp86 = (struct drm_i915_private *)__cil_tmp85;
    __cil_tmp87 = __cil_tmp86->info;
    __cil_tmp88 = __cil_tmp87->gen;
    __cil_tmp89 = (unsigned char )__cil_tmp88;
    __cil_tmp90 = (unsigned int )__cil_tmp89;
    if (__cil_tmp90 != 6U) {
      {
      __cil_tmp91 = dev->dev_private;
      __cil_tmp92 = (struct drm_i915_private *)__cil_tmp91;
      __cil_tmp93 = __cil_tmp92->info;
      __cil_tmp94 = (unsigned char *)__cil_tmp93;
      __cil_tmp95 = __cil_tmp94 + 2UL;
      __cil_tmp96 = *__cil_tmp95;
      __cil_tmp97 = (unsigned int )__cil_tmp96;
      if (__cil_tmp97 == 0U) {
        {
        __cil_tmp98 = intel_crtc->pipe;
        __cil_tmp99 = (unsigned int )__cil_tmp98;
        __cil_tmp100 = __cil_tmp99 * 4096U;
        __cil_tmp101 = __cil_tmp100 + 393248U;
        i915_write32___5(dev_priv, __cil_tmp101, 0U);
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  i915_write32___5(dev_priv, adpa_reg, adpa);
  }
  return;
}
}
static bool intel_ironlake_crt_detect_hotplug(struct drm_connector *connector )
{ struct drm_device *dev ;
  struct intel_crt *crt ;
  struct intel_crt *tmp ;
  struct drm_i915_private *dev_priv ;
  u32 adpa ;
  bool ret ;
  bool turn_off_dac ;
  int tmp___0 ;
  u32 save_adpa ;
  unsigned long timeout__ ;
  unsigned long tmp___1 ;
  int ret__ ;
  struct thread_info *tmp___2 ;
  int pfo_ret__ ;
  int tmp___3 ;
  u32 tmp___4 ;
  void *__cil_tmp18 ;
  bool __cil_tmp19 ;
  void *__cil_tmp20 ;
  struct drm_i915_private *__cil_tmp21 ;
  struct intel_device_info const *__cil_tmp22 ;
  u8 __cil_tmp23 ;
  unsigned char __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  void *__cil_tmp26 ;
  struct drm_i915_private *__cil_tmp27 ;
  struct intel_device_info const *__cil_tmp28 ;
  u8 __cil_tmp29 ;
  unsigned char __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  void *__cil_tmp32 ;
  struct drm_i915_private *__cil_tmp33 ;
  struct intel_device_info const *__cil_tmp34 ;
  unsigned char *__cil_tmp35 ;
  unsigned char *__cil_tmp36 ;
  unsigned char __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  long __cil_tmp42 ;
  long __cil_tmp43 ;
  long __cil_tmp44 ;
  int __cil_tmp45 ;
  int __cil_tmp46 ;
  atomic_t const *__cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  void *__cil_tmp49 ;
  void const volatile *__cil_tmp50 ;
  void const volatile *__cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  int __cil_tmp53 ;

  {
  {
  dev = connector->dev;
  tmp = intel_attached_crt(connector);
  crt = tmp;
  __cil_tmp18 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp18;
  }
  {
  __cil_tmp19 = crt->force_hotplug_required;
  if ((int )__cil_tmp19) {
    {
    __cil_tmp20 = dev->dev_private;
    __cil_tmp21 = (struct drm_i915_private *)__cil_tmp20;
    __cil_tmp22 = __cil_tmp21->info;
    __cil_tmp23 = __cil_tmp22->gen;
    __cil_tmp24 = (unsigned char )__cil_tmp23;
    __cil_tmp25 = (unsigned int )__cil_tmp24;
    if (__cil_tmp25 == 5U) {
      tmp___0 = 1;
    } else {
      {
      __cil_tmp26 = dev->dev_private;
      __cil_tmp27 = (struct drm_i915_private *)__cil_tmp26;
      __cil_tmp28 = __cil_tmp27->info;
      __cil_tmp29 = __cil_tmp28->gen;
      __cil_tmp30 = (unsigned char )__cil_tmp29;
      __cil_tmp31 = (unsigned int )__cil_tmp30;
      if (__cil_tmp31 == 6U) {
        tmp___0 = 1;
      } else {
        {
        __cil_tmp32 = dev->dev_private;
        __cil_tmp33 = (struct drm_i915_private *)__cil_tmp32;
        __cil_tmp34 = __cil_tmp33->info;
        __cil_tmp35 = (unsigned char *)__cil_tmp34;
        __cil_tmp36 = __cil_tmp35 + 2UL;
        __cil_tmp37 = *__cil_tmp36;
        __cil_tmp38 = (unsigned int )__cil_tmp37;
        if (__cil_tmp38 != 0U) {
          tmp___0 = 1;
        } else {
          tmp___0 = 0;
        }
        }
      }
      }
    }
    }
    {
    turn_off_dac = (bool )tmp___0;
    crt->force_hotplug_required = (bool )0;
    adpa = i915_read32___7(dev_priv, 921856U);
    save_adpa = adpa;
    drm_ut_debug_printk(4U, "drm", "intel_ironlake_crt_detect_hotplug", "trigger hotplug detect cycle: adpa=0x%x\n",
                        adpa);
    adpa = adpa | 65536U;
    }
    if ((int )turn_off_dac) {
      adpa = adpa & 2147483647U;
    } else {

    }
    {
    i915_write32___5(dev_priv, 921856U, adpa);
    __cil_tmp39 = (unsigned int const )1000U;
    __cil_tmp40 = (unsigned int )__cil_tmp39;
    tmp___1 = msecs_to_jiffies(__cil_tmp40);
    __cil_tmp41 = (unsigned long )jiffies;
    timeout__ = tmp___1 + __cil_tmp41;
    ret__ = 0;
    }
    goto ldv_37719;
    ldv_37718: ;
    {
    __cil_tmp42 = (long )jiffies;
    __cil_tmp43 = (long )timeout__;
    __cil_tmp44 = __cil_tmp43 - __cil_tmp42;
    if (__cil_tmp44 < 0L) {
      ret__ = -110;
      goto ldv_37709;
    } else {

    }
    }
    {
    tmp___2 = current_thread_info();
    }
    {
    __cil_tmp45 = tmp___2->preempt_count;
    __cil_tmp46 = __cil_tmp45 & -268435457;
    if (__cil_tmp46 == 0) {
      if (1) {
        goto case_4;
      } else {
        goto switch_default;
        if (0) {
          __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
          goto ldv_37712;
          __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_37712;
          case_4:
          __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_37712;
          __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_37712;
          switch_default:
          {
          __bad_percpu_size();
          }
        } else {

        }
      }
      ldv_37712:
      {
      __cil_tmp47 = (atomic_t const *)(& kgdb_active);
      tmp___3 = atomic_read(__cil_tmp47);
      }
      if (pfo_ret__ != tmp___3) {
        {
        msleep(1U);
        }
      } else {

      }
    } else {

    }
    }
    ldv_37719:
    {
    tmp___4 = i915_read32___7(dev_priv, 921856U);
    }
    {
    __cil_tmp48 = tmp___4 & 65536U;
    if (__cil_tmp48 != 0U) {
      goto ldv_37718;
    } else {
      goto ldv_37709;
    }
    }
    ldv_37709: ;
    if (ret__ != 0) {
      {
      drm_ut_debug_printk(4U, "drm", "intel_ironlake_crt_detect_hotplug", "timed out waiting for FORCE_TRIGGER");
      }
    } else {

    }
    if ((int )turn_off_dac) {
      {
      i915_write32___5(dev_priv, 921856U, save_adpa);
      __cil_tmp49 = dev_priv->regs;
      __cil_tmp50 = (void const volatile *)__cil_tmp49;
      __cil_tmp51 = __cil_tmp50 + 921856U;
      readl(__cil_tmp51);
      }
    } else {

    }
  } else {

  }
  }
  {
  adpa = i915_read32___7(dev_priv, 921856U);
  }
  {
  __cil_tmp52 = adpa & 50331648U;
  if (__cil_tmp52 != 0U) {
    ret = (bool )1;
  } else {
    ret = (bool )0;
  }
  }
  {
  __cil_tmp53 = (int )ret;
  drm_ut_debug_printk(4U, "drm", "intel_ironlake_crt_detect_hotplug", "ironlake hotplug adpa=0x%x, result %d\n",
                      adpa, __cil_tmp53);
  }
  return (ret);
}
}
static bool intel_crt_detect_hotplug(struct drm_connector *connector )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  u32 hotplug_en ;
  u32 orig ;
  u32 stat ;
  bool ret ;
  int i ;
  int tries ;
  bool tmp ;
  unsigned long timeout__ ;
  unsigned long tmp___0 ;
  int ret__ ;
  struct thread_info *tmp___1 ;
  int pfo_ret__ ;
  int tmp___2 ;
  u32 tmp___3 ;
  void *__cil_tmp18 ;
  void *__cil_tmp19 ;
  struct drm_i915_private *__cil_tmp20 ;
  struct intel_device_info const *__cil_tmp21 ;
  u8 __cil_tmp22 ;
  unsigned char __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  void *__cil_tmp25 ;
  struct drm_i915_private *__cil_tmp26 ;
  struct intel_device_info const *__cil_tmp27 ;
  u8 __cil_tmp28 ;
  unsigned char __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  void *__cil_tmp31 ;
  struct drm_i915_private *__cil_tmp32 ;
  struct intel_device_info const *__cil_tmp33 ;
  unsigned char *__cil_tmp34 ;
  unsigned char *__cil_tmp35 ;
  unsigned char __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  void *__cil_tmp38 ;
  struct drm_i915_private *__cil_tmp39 ;
  struct intel_device_info const *__cil_tmp40 ;
  unsigned char *__cil_tmp41 ;
  unsigned char *__cil_tmp42 ;
  unsigned char __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  int __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  long __cil_tmp49 ;
  long __cil_tmp50 ;
  long __cil_tmp51 ;
  int __cil_tmp52 ;
  int __cil_tmp53 ;
  atomic_t const *__cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  unsigned int __cil_tmp56 ;

  {
  dev = connector->dev;
  __cil_tmp18 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp18;
  ret = (bool )0;
  tries = 0;
  {
  __cil_tmp19 = dev->dev_private;
  __cil_tmp20 = (struct drm_i915_private *)__cil_tmp19;
  __cil_tmp21 = __cil_tmp20->info;
  __cil_tmp22 = __cil_tmp21->gen;
  __cil_tmp23 = (unsigned char )__cil_tmp22;
  __cil_tmp24 = (unsigned int )__cil_tmp23;
  if (__cil_tmp24 == 5U) {
    {
    tmp = intel_ironlake_crt_detect_hotplug(connector);
    }
    return (tmp);
  } else {
    {
    __cil_tmp25 = dev->dev_private;
    __cil_tmp26 = (struct drm_i915_private *)__cil_tmp25;
    __cil_tmp27 = __cil_tmp26->info;
    __cil_tmp28 = __cil_tmp27->gen;
    __cil_tmp29 = (unsigned char )__cil_tmp28;
    __cil_tmp30 = (unsigned int )__cil_tmp29;
    if (__cil_tmp30 == 6U) {
      {
      tmp = intel_ironlake_crt_detect_hotplug(connector);
      }
      return (tmp);
    } else {
      {
      __cil_tmp31 = dev->dev_private;
      __cil_tmp32 = (struct drm_i915_private *)__cil_tmp31;
      __cil_tmp33 = __cil_tmp32->info;
      __cil_tmp34 = (unsigned char *)__cil_tmp33;
      __cil_tmp35 = __cil_tmp34 + 2UL;
      __cil_tmp36 = *__cil_tmp35;
      __cil_tmp37 = (unsigned int )__cil_tmp36;
      if (__cil_tmp37 != 0U) {
        {
        tmp = intel_ironlake_crt_detect_hotplug(connector);
        }
        return (tmp);
      } else {

      }
      }
    }
    }
  }
  }
  {
  __cil_tmp38 = dev->dev_private;
  __cil_tmp39 = (struct drm_i915_private *)__cil_tmp38;
  __cil_tmp40 = __cil_tmp39->info;
  __cil_tmp41 = (unsigned char *)__cil_tmp40;
  __cil_tmp42 = __cil_tmp41 + 1UL;
  __cil_tmp43 = *__cil_tmp42;
  __cil_tmp44 = (unsigned int )__cil_tmp43;
  if (__cil_tmp44 != 0U) {
    {
    __cil_tmp45 = dev->pci_device;
    if (__cil_tmp45 != 10818) {
      tries = 2;
    } else {
      tries = 1;
    }
    }
  } else {
    tries = 1;
  }
  }
  {
  orig = i915_read32___7(dev_priv, 397584U);
  hotplug_en = orig;
  hotplug_en = hotplug_en | 8U;
  i = 0;
  }
  goto ldv_37754;
  ldv_37753:
  {
  i915_write32___5(dev_priv, 397584U, hotplug_en);
  __cil_tmp46 = (unsigned int const )1000U;
  __cil_tmp47 = (unsigned int )__cil_tmp46;
  tmp___0 = msecs_to_jiffies(__cil_tmp47);
  __cil_tmp48 = (unsigned long )jiffies;
  timeout__ = tmp___0 + __cil_tmp48;
  ret__ = 0;
  }
  goto ldv_37750;
  ldv_37749: ;
  {
  __cil_tmp49 = (long )jiffies;
  __cil_tmp50 = (long )timeout__;
  __cil_tmp51 = __cil_tmp50 - __cil_tmp49;
  if (__cil_tmp51 < 0L) {
    ret__ = -110;
    goto ldv_37740;
  } else {

  }
  }
  {
  tmp___1 = current_thread_info();
  }
  {
  __cil_tmp52 = tmp___1->preempt_count;
  __cil_tmp53 = __cil_tmp52 & -268435457;
  if (__cil_tmp53 == 0) {
    if (1) {
      goto case_4;
    } else {
      goto switch_default;
      if (0) {
        __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
        goto ldv_37743;
        __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_37743;
        case_4:
        __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_37743;
        __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_37743;
        switch_default:
        {
        __bad_percpu_size();
        }
      } else {

      }
    }
    ldv_37743:
    {
    __cil_tmp54 = (atomic_t const *)(& kgdb_active);
    tmp___2 = atomic_read(__cil_tmp54);
    }
    if (pfo_ret__ != tmp___2) {
      {
      msleep(1U);
      }
    } else {

    }
  } else {

  }
  }
  ldv_37750:
  {
  tmp___3 = i915_read32___7(dev_priv, 397584U);
  }
  {
  __cil_tmp55 = tmp___3 & 8U;
  if (__cil_tmp55 != 0U) {
    goto ldv_37749;
  } else {
    goto ldv_37740;
  }
  }
  ldv_37740: ;
  if (ret__ != 0) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_crt_detect_hotplug", "timed out waiting for FORCE_DETECT to go off");
    }
  } else {

  }
  i = i + 1;
  ldv_37754: ;
  if (i < tries) {
    goto ldv_37753;
  } else {
    goto ldv_37755;
  }
  ldv_37755:
  {
  stat = i915_read32___7(dev_priv, 397588U);
  }
  {
  __cil_tmp56 = stat & 768U;
  if (__cil_tmp56 != 0U) {
    ret = (bool )1;
  } else {

  }
  }
  {
  i915_write32___5(dev_priv, 397588U, 2048U);
  i915_write32___5(dev_priv, 397584U, orig);
  }
  return (ret);
}
}
static bool intel_crt_detect_ddc(struct drm_connector *connector )
{ struct intel_crt *crt ;
  struct intel_crt *tmp ;
  struct drm_i915_private *dev_priv ;
  struct edid *edid ;
  bool is_digital ;
  bool tmp___0 ;
  struct drm_device *__cil_tmp8 ;
  void *__cil_tmp9 ;
  int __cil_tmp10 ;
  struct intel_encoder *__cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct intel_gmbus *__cil_tmp15 ;
  struct intel_gmbus *__cil_tmp16 ;
  struct i2c_adapter *__cil_tmp17 ;
  struct edid *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  u8 __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  void const *__cil_tmp25 ;

  {
  {
  tmp = intel_attached_crt(connector);
  crt = tmp;
  __cil_tmp8 = crt->base.base.dev;
  __cil_tmp9 = __cil_tmp8->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  }
  {
  __cil_tmp10 = crt->base.type;
  if (__cil_tmp10 != 1) {
    return ((bool )0);
  } else {

  }
  }
  {
  __cil_tmp11 = & crt->base;
  __cil_tmp12 = dev_priv->crt_ddc_pin;
  tmp___0 = intel_ddc_probe(__cil_tmp11, __cil_tmp12);
  }
  if ((int )tmp___0) {
    {
    is_digital = (bool )0;
    __cil_tmp13 = dev_priv->crt_ddc_pin;
    __cil_tmp14 = (unsigned long )__cil_tmp13;
    __cil_tmp15 = dev_priv->gmbus;
    __cil_tmp16 = __cil_tmp15 + __cil_tmp14;
    __cil_tmp17 = & __cil_tmp16->adapter;
    edid = drm_get_edid(connector, __cil_tmp17);
    }
    {
    __cil_tmp18 = (struct edid *)0;
    __cil_tmp19 = (unsigned long )__cil_tmp18;
    __cil_tmp20 = (unsigned long )edid;
    if (__cil_tmp20 != __cil_tmp19) {
      {
      __cil_tmp21 = edid->input;
      __cil_tmp22 = (int )__cil_tmp21;
      __cil_tmp23 = __cil_tmp22 & 128;
      __cil_tmp24 = __cil_tmp23 != 0;
      is_digital = (bool )__cil_tmp24;
      connector->display_info.raw_edid = (char *)0;
      __cil_tmp25 = (void const *)edid;
      kfree(__cil_tmp25);
      }
    } else {

    }
    }
    if (! is_digital) {
      {
      drm_ut_debug_printk(4U, "drm", "intel_crt_detect_ddc", "CRT detected via DDC:0x50 [EDID]\n");
      }
      return ((bool )1);
    } else {
      {
      drm_ut_debug_printk(4U, "drm", "intel_crt_detect_ddc", "CRT not detected via DDC:0x50 [EDID reports a digital panel]\n");
      }
    }
  } else {

  }
  return ((bool )0);
}
}
static enum drm_connector_status intel_crt_load_detect(struct intel_crt *crt )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  uint32_t pipe ;
  struct drm_crtc const *__mptr ;
  uint32_t save_bclrpat ;
  uint32_t save_vtotal ;
  uint32_t vtotal ;
  uint32_t vactive ;
  uint32_t vsample ;
  uint32_t vblank ;
  uint32_t vblank_start ;
  uint32_t vblank_end ;
  uint32_t dsl ;
  uint32_t bclrpat_reg ;
  uint32_t vtotal_reg ;
  uint32_t vblank_reg ;
  uint32_t vsync_reg ;
  uint32_t pipeconf_reg ;
  uint32_t pipe_dsl_reg ;
  uint8_t st00 ;
  enum drm_connector_status status ;
  uint32_t pipeconf ;
  u32 tmp ;
  bool restore_vblank ;
  int count ;
  int detect ;
  uint32_t vsync ;
  u32 tmp___0 ;
  uint32_t vsync_start ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  void *__cil_tmp33 ;
  struct drm_crtc *__cil_tmp34 ;
  struct intel_crtc *__cil_tmp35 ;
  enum pipe __cil_tmp36 ;
  uint32_t __cil_tmp37 ;
  uint32_t __cil_tmp38 ;
  uint32_t __cil_tmp39 ;
  uint32_t __cil_tmp40 ;
  uint32_t __cil_tmp41 ;
  uint32_t __cil_tmp42 ;
  uint32_t __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  uint32_t __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  void *__cil_tmp49 ;
  struct drm_i915_private *__cil_tmp50 ;
  struct intel_device_info const *__cil_tmp51 ;
  u8 __cil_tmp52 ;
  unsigned char __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  unsigned long __cil_tmp56 ;
  void *__cil_tmp57 ;
  void const volatile *__cil_tmp58 ;
  void const volatile *__cil_tmp59 ;
  int __cil_tmp60 ;
  int __cil_tmp61 ;
  int __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  uint32_t __cil_tmp64 ;
  uint32_t __cil_tmp65 ;
  uint32_t __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  uint32_t __cil_tmp68 ;
  uint32_t __cil_tmp69 ;
  uint32_t __cil_tmp70 ;
  uint32_t __cil_tmp71 ;
  int __cil_tmp72 ;
  int __cil_tmp73 ;
  int __cil_tmp74 ;
  int __cil_tmp75 ;

  {
  {
  dev = crt->base.base.dev;
  __cil_tmp33 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp33;
  __cil_tmp34 = crt->base.base.crtc;
  __mptr = (struct drm_crtc const *)__cil_tmp34;
  __cil_tmp35 = (struct intel_crtc *)__mptr;
  __cil_tmp36 = __cil_tmp35->pipe;
  pipe = (uint32_t )__cil_tmp36;
  drm_ut_debug_printk(4U, "drm", "intel_crt_load_detect", "starting load-detect on CRT\n");
  __cil_tmp37 = pipe * 4096U;
  bclrpat_reg = __cil_tmp37 + 393248U;
  __cil_tmp38 = pipe * 4096U;
  vtotal_reg = __cil_tmp38 + 393228U;
  __cil_tmp39 = pipe * 4096U;
  vblank_reg = __cil_tmp39 + 393232U;
  __cil_tmp40 = pipe * 4096U;
  vsync_reg = __cil_tmp40 + 393236U;
  __cil_tmp41 = pipe * 4096U;
  pipeconf_reg = __cil_tmp41 + 458760U;
  __cil_tmp42 = pipe + 112U;
  pipe_dsl_reg = __cil_tmp42 * 4096U;
  save_bclrpat = i915_read32___7(dev_priv, bclrpat_reg);
  save_vtotal = i915_read32___7(dev_priv, vtotal_reg);
  vblank = i915_read32___7(dev_priv, vblank_reg);
  __cil_tmp43 = save_vtotal >> 16;
  __cil_tmp44 = __cil_tmp43 & 4095U;
  vtotal = __cil_tmp44 + 1U;
  __cil_tmp45 = save_vtotal & 2047U;
  vactive = __cil_tmp45 + 1U;
  __cil_tmp46 = vblank & 4095U;
  vblank_start = __cil_tmp46 + 1U;
  __cil_tmp47 = vblank >> 16;
  __cil_tmp48 = __cil_tmp47 & 4095U;
  vblank_end = __cil_tmp48 + 1U;
  i915_write32___5(dev_priv, bclrpat_reg, 5242960U);
  }
  {
  __cil_tmp49 = dev->dev_private;
  __cil_tmp50 = (struct drm_i915_private *)__cil_tmp49;
  __cil_tmp51 = __cil_tmp50->info;
  __cil_tmp52 = __cil_tmp51->gen;
  __cil_tmp53 = (unsigned char )__cil_tmp52;
  __cil_tmp54 = (unsigned int )__cil_tmp53;
  if (__cil_tmp54 != 2U) {
    {
    tmp = i915_read32___7(dev_priv, pipeconf_reg);
    pipeconf = tmp;
    __cil_tmp55 = pipeconf | 33554432U;
    i915_write32___5(dev_priv, pipeconf_reg, __cil_tmp55);
    __cil_tmp56 = (unsigned long )pipeconf_reg;
    __cil_tmp57 = dev_priv->regs;
    __cil_tmp58 = (void const volatile *)__cil_tmp57;
    __cil_tmp59 = __cil_tmp58 + __cil_tmp56;
    readl(__cil_tmp59);
    __cil_tmp60 = (int )pipe;
    intel_wait_for_vblank(dev, __cil_tmp60);
    st00 = i915_read8___1(dev_priv, 962U);
    }
    {
    __cil_tmp61 = (int )st00;
    __cil_tmp62 = __cil_tmp61 & 16;
    if (__cil_tmp62 != 0) {
      status = (enum drm_connector_status )1;
    } else {
      status = (enum drm_connector_status )2;
    }
    }
    {
    i915_write32___5(dev_priv, pipeconf_reg, pipeconf);
    }
  } else {
    restore_vblank = (bool )0;
    if (vblank_start <= vactive) {
      if (vblank_end >= vtotal) {
        {
        tmp___0 = i915_read32___7(dev_priv, vsync_reg);
        vsync = tmp___0;
        __cil_tmp63 = vsync & 65535U;
        vsync_start = __cil_tmp63 + 1U;
        vblank_start = vsync_start;
        __cil_tmp64 = vblank_end - 1U;
        __cil_tmp65 = __cil_tmp64 << 16;
        __cil_tmp66 = vblank_start - 1U;
        __cil_tmp67 = __cil_tmp66 | __cil_tmp65;
        i915_write32___5(dev_priv, vblank_reg, __cil_tmp67);
        restore_vblank = (bool )1;
        }
      } else {

      }
    } else {

    }
    {
    __cil_tmp68 = vtotal - vblank_end;
    __cil_tmp69 = vblank_start - vactive;
    if (__cil_tmp69 >= __cil_tmp68) {
      __cil_tmp70 = vblank_start + vactive;
      vsample = __cil_tmp70 >> 1;
    } else {
      __cil_tmp71 = vtotal + vblank_end;
      vsample = __cil_tmp71 >> 1;
    }
    }
    goto ldv_37797;
    ldv_37796: ;
    ldv_37797:
    {
    tmp___1 = i915_read32___7(dev_priv, pipe_dsl_reg);
    }
    if (tmp___1 >= vactive) {
      goto ldv_37796;
    } else {
      goto ldv_37798;
    }
    ldv_37798: ;
    goto ldv_37800;
    ldv_37799: ;
    ldv_37800:
    {
    dsl = i915_read32___7(dev_priv, pipe_dsl_reg);
    }
    if (dsl <= vsample) {
      goto ldv_37799;
    } else {
      goto ldv_37801;
    }
    ldv_37801:
    detect = 0;
    count = 0;
    ldv_37802:
    {
    count = count + 1;
    st00 = i915_read8___1(dev_priv, 962U);
    }
    {
    __cil_tmp72 = (int )st00;
    __cil_tmp73 = __cil_tmp72 & 16;
    if (__cil_tmp73 != 0) {
      detect = detect + 1;
    } else {

    }
    }
    {
    tmp___2 = i915_read32___7(dev_priv, pipe_dsl_reg);
    }
    if (tmp___2 == dsl) {
      goto ldv_37802;
    } else {
      goto ldv_37803;
    }
    ldv_37803: ;
    if ((int )restore_vblank) {
      {
      i915_write32___5(dev_priv, vblank_reg, vblank);
      }
    } else {

    }
    {
    __cil_tmp74 = count * 3;
    __cil_tmp75 = detect * 4;
    if (__cil_tmp75 > __cil_tmp74) {
      status = (enum drm_connector_status )1;
    } else {
      status = (enum drm_connector_status )2;
    }
    }
  }
  }
  {
  i915_write32___5(dev_priv, bclrpat_reg, save_bclrpat);
  }
  return (status);
}
}
static enum drm_connector_status intel_crt_detect(struct drm_connector *connector ,
                                                  bool force )
{ struct drm_device *dev ;
  struct intel_crt *crt ;
  struct intel_crt *tmp ;
  struct drm_crtc *crtc ;
  enum drm_connector_status status ;
  bool tmp___0 ;
  bool tmp___1 ;
  struct intel_load_detect_pipe tmp___2 ;
  bool tmp___3 ;
  bool tmp___4 ;
  void *__cil_tmp13 ;
  struct drm_i915_private *__cil_tmp14 ;
  struct intel_device_info const *__cil_tmp15 ;
  unsigned char *__cil_tmp16 ;
  unsigned char *__cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  struct drm_crtc *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  bool __cil_tmp23 ;
  struct intel_encoder *__cil_tmp24 ;
  struct drm_display_mode *__cil_tmp25 ;
  struct intel_encoder *__cil_tmp26 ;

  {
  {
  dev = connector->dev;
  tmp = intel_attached_crt(connector);
  crt = tmp;
  }
  {
  __cil_tmp13 = dev->dev_private;
  __cil_tmp14 = (struct drm_i915_private *)__cil_tmp13;
  __cil_tmp15 = __cil_tmp14->info;
  __cil_tmp16 = (unsigned char *)__cil_tmp15;
  __cil_tmp17 = __cil_tmp16 + 2UL;
  __cil_tmp18 = *__cil_tmp17;
  __cil_tmp19 = (unsigned int )__cil_tmp18;
  if (__cil_tmp19 != 0U) {
    {
    tmp___0 = intel_crt_detect_hotplug(connector);
    }
    if ((int )tmp___0) {
      {
      drm_ut_debug_printk(4U, "drm", "intel_crt_detect", "CRT detected via hotplug\n");
      }
      return ((enum drm_connector_status )1);
    } else {
      {
      drm_ut_debug_printk(4U, "drm", "intel_crt_detect", "CRT not detected via hotplug\n");
      }
      return ((enum drm_connector_status )2);
    }
  } else {

  }
  }
  {
  tmp___1 = intel_crt_detect_ddc(connector);
  }
  if ((int )tmp___1) {
    return ((enum drm_connector_status )1);
  } else {

  }
  if (! force) {
    return (connector->status);
  } else {

  }
  crtc = crt->base.base.crtc;
  {
  __cil_tmp20 = (struct drm_crtc *)0;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  __cil_tmp22 = (unsigned long )crtc;
  if (__cil_tmp22 != __cil_tmp21) {
    {
    __cil_tmp23 = crtc->enabled;
    if ((int )__cil_tmp23) {
      {
      status = intel_crt_load_detect(crt);
      }
    } else {
      goto _L;
    }
    }
  } else {
    _L:
    {
    __cil_tmp24 = & crt->base;
    __cil_tmp25 = (struct drm_display_mode *)0;
    tmp___4 = intel_get_load_detect_pipe(__cil_tmp24, connector, __cil_tmp25, & tmp___2);
    }
    if ((int )tmp___4) {
      {
      tmp___3 = intel_crt_detect_ddc(connector);
      }
      if ((int )tmp___3) {
        status = (enum drm_connector_status )1;
      } else {
        {
        status = intel_crt_load_detect(crt);
        }
      }
      {
      __cil_tmp26 = & crt->base;
      intel_release_load_detect_pipe(__cil_tmp26, connector, & tmp___2);
      }
    } else {
      status = (enum drm_connector_status )3;
    }
  }
  }
  return (status);
}
}
static void intel_crt_destroy(struct drm_connector *connector )
{ void const *__cil_tmp2 ;

  {
  {
  drm_sysfs_connector_remove(connector);
  drm_connector_cleanup(connector);
  __cil_tmp2 = (void const *)connector;
  kfree(__cil_tmp2);
  }
  return;
}
}
static int intel_crt_get_modes(struct drm_connector *connector )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  int ret ;
  int tmp ;
  void *__cil_tmp6 ;
  int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct intel_gmbus *__cil_tmp9 ;
  struct intel_gmbus *__cil_tmp10 ;
  struct i2c_adapter *__cil_tmp11 ;
  void *__cil_tmp12 ;
  struct drm_i915_private *__cil_tmp13 ;
  struct intel_device_info const *__cil_tmp14 ;
  unsigned char *__cil_tmp15 ;
  unsigned char *__cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  struct intel_gmbus *__cil_tmp19 ;
  struct intel_gmbus *__cil_tmp20 ;
  struct i2c_adapter *__cil_tmp21 ;

  {
  {
  dev = connector->dev;
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  __cil_tmp7 = dev_priv->crt_ddc_pin;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = dev_priv->gmbus;
  __cil_tmp10 = __cil_tmp9 + __cil_tmp8;
  __cil_tmp11 = & __cil_tmp10->adapter;
  ret = intel_ddc_get_modes(connector, __cil_tmp11);
  }
  if (ret != 0) {
    return (ret);
  } else {
    {
    __cil_tmp12 = dev->dev_private;
    __cil_tmp13 = (struct drm_i915_private *)__cil_tmp12;
    __cil_tmp14 = __cil_tmp13->info;
    __cil_tmp15 = (unsigned char *)__cil_tmp14;
    __cil_tmp16 = __cil_tmp15 + 1UL;
    __cil_tmp17 = *__cil_tmp16;
    __cil_tmp18 = (unsigned int )__cil_tmp17;
    if (__cil_tmp18 == 0U) {
      return (ret);
    } else {

    }
    }
  }
  {
  __cil_tmp19 = dev_priv->gmbus;
  __cil_tmp20 = __cil_tmp19 + 5UL;
  __cil_tmp21 = & __cil_tmp20->adapter;
  tmp = intel_ddc_get_modes(connector, __cil_tmp21);
  }
  return (tmp);
}
}
static int intel_crt_set_property(struct drm_connector *connector , struct drm_property *property ,
                                  uint64_t value )
{

  {
  return (0);
}
}
static void intel_crt_reset(struct drm_connector *connector )
{ struct drm_device *dev ;
  struct intel_crt *crt ;
  struct intel_crt *tmp ;
  void *__cil_tmp5 ;
  struct drm_i915_private *__cil_tmp6 ;
  struct intel_device_info const *__cil_tmp7 ;
  u8 __cil_tmp8 ;
  unsigned char __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  void *__cil_tmp11 ;
  struct drm_i915_private *__cil_tmp12 ;
  struct intel_device_info const *__cil_tmp13 ;
  u8 __cil_tmp14 ;
  unsigned char __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  void *__cil_tmp17 ;
  struct drm_i915_private *__cil_tmp18 ;
  struct intel_device_info const *__cil_tmp19 ;
  unsigned char *__cil_tmp20 ;
  unsigned char *__cil_tmp21 ;
  unsigned char __cil_tmp22 ;
  unsigned int __cil_tmp23 ;

  {
  {
  dev = connector->dev;
  tmp = intel_attached_crt(connector);
  crt = tmp;
  }
  {
  __cil_tmp5 = dev->dev_private;
  __cil_tmp6 = (struct drm_i915_private *)__cil_tmp5;
  __cil_tmp7 = __cil_tmp6->info;
  __cil_tmp8 = __cil_tmp7->gen;
  __cil_tmp9 = (unsigned char )__cil_tmp8;
  __cil_tmp10 = (unsigned int )__cil_tmp9;
  if (__cil_tmp10 == 5U) {
    crt->force_hotplug_required = (bool )1;
  } else {
    {
    __cil_tmp11 = dev->dev_private;
    __cil_tmp12 = (struct drm_i915_private *)__cil_tmp11;
    __cil_tmp13 = __cil_tmp12->info;
    __cil_tmp14 = __cil_tmp13->gen;
    __cil_tmp15 = (unsigned char )__cil_tmp14;
    __cil_tmp16 = (unsigned int )__cil_tmp15;
    if (__cil_tmp16 == 6U) {
      crt->force_hotplug_required = (bool )1;
    } else {
      {
      __cil_tmp17 = dev->dev_private;
      __cil_tmp18 = (struct drm_i915_private *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18->info;
      __cil_tmp20 = (unsigned char *)__cil_tmp19;
      __cil_tmp21 = __cil_tmp20 + 2UL;
      __cil_tmp22 = *__cil_tmp21;
      __cil_tmp23 = (unsigned int )__cil_tmp22;
      if (__cil_tmp23 != 0U) {
        crt->force_hotplug_required = (bool )1;
      } else {

      }
      }
    }
    }
  }
  }
  return;
}
}
static struct drm_encoder_helper_funcs const intel_crt_helper_funcs =
     {& intel_crt_dpms, (void (*)(struct drm_encoder * ))0, (void (*)(struct drm_encoder * ))0,
    & intel_crt_mode_fixup, & intel_encoder_prepare, & intel_encoder_commit, & intel_crt_mode_set,
    (struct drm_crtc *(*)(struct drm_encoder * ))0, (enum drm_connector_status (*)(struct drm_encoder * ,
                                                                                   struct drm_connector * ))0,
    (void (*)(struct drm_encoder * ))0};
static struct drm_connector_funcs const intel_crt_connector_funcs =
     {& drm_helper_connector_dpms, (void (*)(struct drm_connector * ))0, (void (*)(struct drm_connector * ))0,
    & intel_crt_reset, & intel_crt_detect, & drm_helper_probe_single_connector_modes,
    & intel_crt_set_property, & intel_crt_destroy, (void (*)(struct drm_connector * ))0};
static struct drm_connector_helper_funcs const intel_crt_connector_helper_funcs = {& intel_crt_get_modes,
    & intel_crt_mode_valid, & intel_best_encoder};
static struct drm_encoder_funcs const intel_crt_enc_funcs = {(void (*)(struct drm_encoder * ))0, & intel_encoder_destroy};
void intel_crt_init(struct drm_device *dev )
{ struct drm_connector *connector ;
  struct intel_crt *crt ;
  struct intel_connector *intel_connector ;
  struct drm_i915_private *dev_priv ;
  void *tmp ;
  void *tmp___0 ;
  u32 adpa ;
  void *__cil_tmp9 ;
  struct intel_crt *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct intel_connector *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  void const *__cil_tmp16 ;
  struct drm_connector *__cil_tmp17 ;
  struct drm_encoder *__cil_tmp18 ;
  struct intel_encoder *__cil_tmp19 ;
  struct drm_encoder *__cil_tmp20 ;
  void *__cil_tmp21 ;
  struct drm_i915_private *__cil_tmp22 ;
  struct intel_device_info const *__cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned char *__cil_tmp25 ;
  unsigned char __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  void *__cil_tmp28 ;
  struct drm_i915_private *__cil_tmp29 ;
  struct intel_device_info const *__cil_tmp30 ;
  u8 __cil_tmp31 ;
  unsigned char __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  void *__cil_tmp34 ;
  struct drm_i915_private *__cil_tmp35 ;
  struct intel_device_info const *__cil_tmp36 ;
  u8 __cil_tmp37 ;
  unsigned char __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  void *__cil_tmp40 ;
  struct drm_i915_private *__cil_tmp41 ;
  struct intel_device_info const *__cil_tmp42 ;
  unsigned char *__cil_tmp43 ;
  unsigned char *__cil_tmp44 ;
  unsigned char __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  void *__cil_tmp47 ;
  void const volatile *__cil_tmp48 ;
  void const volatile *__cil_tmp49 ;
  u32 __cil_tmp50 ;

  {
  {
  __cil_tmp9 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  tmp = kzalloc(104UL, 208U);
  crt = (struct intel_crt *)tmp;
  }
  {
  __cil_tmp10 = (struct intel_crt *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = (unsigned long )crt;
  if (__cil_tmp12 == __cil_tmp11) {
    return;
  } else {

  }
  }
  {
  tmp___0 = kzalloc(1576UL, 208U);
  intel_connector = (struct intel_connector *)tmp___0;
  }
  {
  __cil_tmp13 = (struct intel_connector *)0;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = (unsigned long )intel_connector;
  if (__cil_tmp15 == __cil_tmp14) {
    {
    __cil_tmp16 = (void const *)crt;
    kfree(__cil_tmp16);
    }
    return;
  } else {

  }
  }
  {
  connector = & intel_connector->base;
  __cil_tmp17 = & intel_connector->base;
  drm_connector_init(dev, __cil_tmp17, & intel_crt_connector_funcs, 1);
  __cil_tmp18 = & crt->base.base;
  drm_encoder_init(dev, __cil_tmp18, & intel_crt_enc_funcs, 1);
  __cil_tmp19 = & crt->base;
  intel_connector_attach_encoder(intel_connector, __cil_tmp19);
  crt->base.type = 1;
  crt->base.clone_mask = 832;
  crt->base.crtc_mask = 3;
  connector->interlace_allowed = (bool )1;
  connector->doublescan_allowed = (bool )0;
  __cil_tmp20 = & crt->base.base;
  drm_encoder_helper_add(__cil_tmp20, & intel_crt_helper_funcs);
  drm_connector_helper_add(connector, & intel_crt_connector_helper_funcs);
  drm_sysfs_connector_add(connector);
  }
  {
  __cil_tmp21 = dev->dev_private;
  __cil_tmp22 = (struct drm_i915_private *)__cil_tmp21;
  __cil_tmp23 = __cil_tmp22->info;
  __cil_tmp24 = (unsigned char *)__cil_tmp23;
  __cil_tmp25 = __cil_tmp24 + 2UL;
  __cil_tmp26 = *__cil_tmp25;
  __cil_tmp27 = (unsigned int )__cil_tmp26;
  if (__cil_tmp27 != 0U) {
    connector->polled = (uint8_t )1U;
  } else {
    connector->polled = (uint8_t )2U;
  }
  }
  crt->force_hotplug_required = (bool )0;
  {
  __cil_tmp28 = dev->dev_private;
  __cil_tmp29 = (struct drm_i915_private *)__cil_tmp28;
  __cil_tmp30 = __cil_tmp29->info;
  __cil_tmp31 = __cil_tmp30->gen;
  __cil_tmp32 = (unsigned char )__cil_tmp31;
  __cil_tmp33 = (unsigned int )__cil_tmp32;
  if (__cil_tmp33 == 5U) {
    goto _L;
  } else {
    {
    __cil_tmp34 = dev->dev_private;
    __cil_tmp35 = (struct drm_i915_private *)__cil_tmp34;
    __cil_tmp36 = __cil_tmp35->info;
    __cil_tmp37 = __cil_tmp36->gen;
    __cil_tmp38 = (unsigned char )__cil_tmp37;
    __cil_tmp39 = (unsigned int )__cil_tmp38;
    if (__cil_tmp39 == 6U) {
      goto _L;
    } else {
      {
      __cil_tmp40 = dev->dev_private;
      __cil_tmp41 = (struct drm_i915_private *)__cil_tmp40;
      __cil_tmp42 = __cil_tmp41->info;
      __cil_tmp43 = (unsigned char *)__cil_tmp42;
      __cil_tmp44 = __cil_tmp43 + 2UL;
      __cil_tmp45 = *__cil_tmp44;
      __cil_tmp46 = (unsigned int )__cil_tmp45;
      if (__cil_tmp46 != 0U) {
        _L:
        {
        adpa = i915_read32___7(dev_priv, 921856U);
        adpa = adpa & 4227923967U;
        adpa = adpa | 15990784U;
        i915_write32___5(dev_priv, 921856U, adpa);
        __cil_tmp47 = dev_priv->regs;
        __cil_tmp48 = (void const volatile *)__cil_tmp47;
        __cil_tmp49 = __cil_tmp48 + 921856U;
        readl(__cil_tmp49);
        drm_ut_debug_printk(4U, "drm", "intel_crt_init", "pch crt adpa set to 0x%x\n",
                            adpa);
        crt->force_hotplug_required = (bool )1;
        }
      } else {

      }
      }
    }
    }
  }
  }
  __cil_tmp50 = dev_priv->hotplug_supported_mask;
  dev_priv->hotplug_supported_mask = __cil_tmp50 | 2048U;
  return;
}
}
extern int acpi_lid_notifier_register(struct notifier_block * ) ;
extern int acpi_lid_notifier_unregister(struct notifier_block * ) ;
extern int acpi_lid_open(void) ;
extern int dmi_check_system(struct dmi_system_id const * ) ;
extern int drm_add_edid_modes(struct drm_connector * , struct edid * ) ;
extern void drm_mode_probed_add(struct drm_connector * , struct drm_display_mode * ) ;
extern struct drm_display_mode *drm_mode_duplicate(struct drm_device * , struct drm_display_mode const * ) ;
extern int drm_mode_connector_update_edid_property(struct drm_connector * , struct edid * ) ;
extern int drm_connector_attach_property(struct drm_connector * , struct drm_property * ,
                                         uint64_t ) ;
extern int drm_mode_create_scaling_mode_property(struct drm_device * ) ;
__inline static void trace_i915_reg_rw___8(bool write , u32 reg , u64 val , int len )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp13 ;
  struct tracepoint_func **__cil_tmp14 ;
  struct tracepoint_func * volatile *__cil_tmp15 ;
  struct tracepoint_func * volatile __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  struct tracepoint_func *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void (*__cil_tmp22)(void * , bool , u32 , u64 , int ) ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  void *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;

  {
  {
  __cil_tmp13 = & __tracepoint_i915_reg_rw.key;
  tmp___1 = static_branch(__cil_tmp13);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp14 = & __tracepoint_i915_reg_rw.funcs;
    __cil_tmp15 = (struct tracepoint_func * volatile *)__cil_tmp14;
    __cil_tmp16 = *__cil_tmp15;
    _________p1 = (struct tracepoint_func *)__cil_tmp16;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp17 = (int const )411;
          __cil_tmp18 = (int )__cil_tmp17;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp18);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp19 = (struct tracepoint_func *)0;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    __cil_tmp21 = (unsigned long )it_func_ptr;
    if (__cil_tmp21 != __cil_tmp20) {
      ldv_36460:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp22 = (void (*)(void * , bool , u32 , u64 , int ))it_func;
      __cil_tmp23 = (int )write;
      __cil_tmp24 = (bool )__cil_tmp23;
      (*__cil_tmp22)(__data, __cil_tmp24, reg, val, len);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp25 = (void *)0;
      __cil_tmp26 = (unsigned long )__cil_tmp25;
      __cil_tmp27 = it_func_ptr->func;
      __cil_tmp28 = (unsigned long )__cil_tmp27;
      if (__cil_tmp28 != __cil_tmp26) {
        goto ldv_36460;
      } else {
        goto ldv_36461;
      }
      }
      ldv_36461: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
__inline static u32 i915_read32___8(struct drm_i915_private *dev_priv , u32 reg )
{ u32 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = 0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readl(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readl(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readl(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readl(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw___8(__cil_tmp24, reg, __cil_tmp25, 4);
  }
  return (val);
}
}
__inline static void i915_write32___6(struct drm_i915_private *dev_priv , u32 reg ,
                                      u32 val )
{ bool __cil_tmp4 ;
  u64 __cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  void *__cil_tmp11 ;
  void volatile *__cil_tmp12 ;
  void volatile *__cil_tmp13 ;

  {
  {
  __cil_tmp4 = (bool )1;
  __cil_tmp5 = (u64 )val;
  trace_i915_reg_rw___8(__cil_tmp4, reg, __cil_tmp5, 4);
  }
  {
  __cil_tmp6 = dev_priv->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        __gen6_gt_wait_for_fifo(dev_priv);
        }
      } else {

      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp10 = (unsigned long )reg;
  __cil_tmp11 = dev_priv->regs;
  __cil_tmp12 = (void volatile *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 + __cil_tmp10;
  writel(val, __cil_tmp13);
  }
  return;
}
}
void intel_fixed_panel_mode(struct drm_display_mode *fixed_mode , struct drm_display_mode *adjusted_mode ) ;
void intel_pch_panel_fitting(struct drm_device *dev , int fitting_mode , struct drm_display_mode *mode ,
                             struct drm_display_mode *adjusted_mode ) ;
void intel_panel_enable_backlight(struct drm_device *dev ) ;
void intel_panel_disable_backlight(struct drm_device *dev ) ;
enum drm_connector_status intel_panel_detect(struct drm_device *dev ) ;
static struct intel_lvds *to_intel_lvds(struct drm_encoder *encoder )
{ struct drm_encoder const *__mptr ;

  {
  __mptr = (struct drm_encoder const *)encoder;
  return ((struct intel_lvds *)__mptr);
}
}
static struct intel_lvds *intel_attached_lvds(struct drm_connector *connector )
{ struct intel_encoder const *__mptr ;
  struct intel_encoder *tmp ;

  {
  {
  tmp = intel_attached_encoder(connector);
  __mptr = (struct intel_encoder const *)tmp;
  }
  return ((struct intel_lvds *)__mptr);
}
}
static void intel_lvds_enable(struct intel_lvds *intel_lvds )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  u32 ctl_reg ;
  u32 lvds_reg ;
  u32 tmp ;
  unsigned long timeout__ ;
  unsigned long tmp___0 ;
  int ret__ ;
  struct thread_info *tmp___1 ;
  int pfo_ret__ ;
  int tmp___2 ;
  u32 tmp___3 ;
  u32 tmp___4 ;
  void *__cil_tmp15 ;
  void *__cil_tmp16 ;
  struct drm_i915_private *__cil_tmp17 ;
  struct intel_device_info const *__cil_tmp18 ;
  u8 __cil_tmp19 ;
  unsigned char __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  void *__cil_tmp22 ;
  struct drm_i915_private *__cil_tmp23 ;
  struct intel_device_info const *__cil_tmp24 ;
  u8 __cil_tmp25 ;
  unsigned char __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  void *__cil_tmp28 ;
  struct drm_i915_private *__cil_tmp29 ;
  struct intel_device_info const *__cil_tmp30 ;
  unsigned char *__cil_tmp31 ;
  unsigned char *__cil_tmp32 ;
  unsigned char __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  bool __cil_tmp36 ;
  u32 __cil_tmp37 ;
  u32 __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  long __cil_tmp42 ;
  long __cil_tmp43 ;
  long __cil_tmp44 ;
  int __cil_tmp45 ;
  int __cil_tmp46 ;
  atomic_t const *__cil_tmp47 ;
  int __cil_tmp48 ;
  u32 __cil_tmp49 ;
  u32 __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned long __cil_tmp52 ;
  void *__cil_tmp53 ;
  void const volatile *__cil_tmp54 ;
  void const volatile *__cil_tmp55 ;

  {
  dev = intel_lvds->base.base.dev;
  __cil_tmp15 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp15;
  {
  __cil_tmp16 = dev->dev_private;
  __cil_tmp17 = (struct drm_i915_private *)__cil_tmp16;
  __cil_tmp18 = __cil_tmp17->info;
  __cil_tmp19 = __cil_tmp18->gen;
  __cil_tmp20 = (unsigned char )__cil_tmp19;
  __cil_tmp21 = (unsigned int )__cil_tmp20;
  if (__cil_tmp21 == 5U) {
    ctl_reg = 815620U;
    lvds_reg = 921984U;
  } else {
    {
    __cil_tmp22 = dev->dev_private;
    __cil_tmp23 = (struct drm_i915_private *)__cil_tmp22;
    __cil_tmp24 = __cil_tmp23->info;
    __cil_tmp25 = __cil_tmp24->gen;
    __cil_tmp26 = (unsigned char )__cil_tmp25;
    __cil_tmp27 = (unsigned int )__cil_tmp26;
    if (__cil_tmp27 == 6U) {
      ctl_reg = 815620U;
      lvds_reg = 921984U;
    } else {
      {
      __cil_tmp28 = dev->dev_private;
      __cil_tmp29 = (struct drm_i915_private *)__cil_tmp28;
      __cil_tmp30 = __cil_tmp29->info;
      __cil_tmp31 = (unsigned char *)__cil_tmp30;
      __cil_tmp32 = __cil_tmp31 + 2UL;
      __cil_tmp33 = *__cil_tmp32;
      __cil_tmp34 = (unsigned int )__cil_tmp33;
      if (__cil_tmp34 != 0U) {
        ctl_reg = 815620U;
        lvds_reg = 921984U;
      } else {
        ctl_reg = 397828U;
        lvds_reg = 397696U;
      }
      }
    }
    }
  }
  }
  {
  tmp = i915_read32___8(dev_priv, lvds_reg);
  __cil_tmp35 = tmp | 2147483648U;
  i915_write32___6(dev_priv, lvds_reg, __cil_tmp35);
  }
  {
  __cil_tmp36 = intel_lvds->pfit_dirty;
  if ((int )__cil_tmp36) {
    {
    __cil_tmp37 = intel_lvds->pfit_control;
    __cil_tmp38 = intel_lvds->pfit_pgm_ratios;
    drm_ut_debug_printk(4U, "drm", "intel_lvds_enable", "applying panel-fitter: %x, %x\n",
                        __cil_tmp37, __cil_tmp38);
    __cil_tmp39 = (unsigned int const )1000U;
    __cil_tmp40 = (unsigned int )__cil_tmp39;
    tmp___0 = msecs_to_jiffies(__cil_tmp40);
    __cil_tmp41 = (unsigned long )jiffies;
    timeout__ = tmp___0 + __cil_tmp41;
    ret__ = 0;
    }
    goto ldv_40175;
    ldv_40174: ;
    {
    __cil_tmp42 = (long )jiffies;
    __cil_tmp43 = (long )timeout__;
    __cil_tmp44 = __cil_tmp43 - __cil_tmp42;
    if (__cil_tmp44 < 0L) {
      ret__ = -110;
      goto ldv_40165;
    } else {

    }
    }
    {
    tmp___1 = current_thread_info();
    }
    {
    __cil_tmp45 = tmp___1->preempt_count;
    __cil_tmp46 = __cil_tmp45 & -268435457;
    if (__cil_tmp46 == 0) {
      if (1) {
        goto case_4;
      } else {
        goto switch_default;
        if (0) {
          __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
          goto ldv_40168;
          __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_40168;
          case_4:
          __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_40168;
          __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_40168;
          switch_default:
          {
          __bad_percpu_size();
          }
        } else {

        }
      }
      ldv_40168:
      {
      __cil_tmp47 = (atomic_t const *)(& kgdb_active);
      tmp___2 = atomic_read(__cil_tmp47);
      }
      if (pfo_ret__ != tmp___2) {
        {
        msleep(1U);
        }
      } else {

      }
    } else {

    }
    }
    ldv_40175:
    {
    tmp___3 = i915_read32___8(dev_priv, 397824U);
    }
    {
    __cil_tmp48 = (int )tmp___3;
    if (__cil_tmp48 < 0) {
      goto ldv_40174;
    } else {
      goto ldv_40165;
    }
    }
    ldv_40165: ;
    if (ret__ != 0) {
      {
      drm_err("intel_lvds_enable", "timed out waiting for panel to power off\n");
      }
    } else {
      {
      __cil_tmp49 = intel_lvds->pfit_pgm_ratios;
      i915_write32___6(dev_priv, 397876U, __cil_tmp49);
      __cil_tmp50 = intel_lvds->pfit_control;
      i915_write32___6(dev_priv, 397872U, __cil_tmp50);
      intel_lvds->pfit_dirty = (bool )0;
      }
    }
  } else {

  }
  }
  {
  tmp___4 = i915_read32___8(dev_priv, ctl_reg);
  __cil_tmp51 = tmp___4 | 1U;
  i915_write32___6(dev_priv, ctl_reg, __cil_tmp51);
  __cil_tmp52 = (unsigned long )lvds_reg;
  __cil_tmp53 = dev_priv->regs;
  __cil_tmp54 = (void const volatile *)__cil_tmp53;
  __cil_tmp55 = __cil_tmp54 + __cil_tmp52;
  readl(__cil_tmp55);
  intel_panel_enable_backlight(dev);
  }
  return;
}
}
static void intel_lvds_disable(struct intel_lvds *intel_lvds )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  u32 ctl_reg ;
  u32 lvds_reg ;
  u32 tmp ;
  unsigned long timeout__ ;
  unsigned long tmp___0 ;
  int ret__ ;
  struct thread_info *tmp___1 ;
  int pfo_ret__ ;
  int tmp___2 ;
  u32 tmp___3 ;
  u32 tmp___4 ;
  void *__cil_tmp15 ;
  void *__cil_tmp16 ;
  struct drm_i915_private *__cil_tmp17 ;
  struct intel_device_info const *__cil_tmp18 ;
  u8 __cil_tmp19 ;
  unsigned char __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  void *__cil_tmp22 ;
  struct drm_i915_private *__cil_tmp23 ;
  struct intel_device_info const *__cil_tmp24 ;
  u8 __cil_tmp25 ;
  unsigned char __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  void *__cil_tmp28 ;
  struct drm_i915_private *__cil_tmp29 ;
  struct intel_device_info const *__cil_tmp30 ;
  unsigned char *__cil_tmp31 ;
  unsigned char *__cil_tmp32 ;
  unsigned char __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  u32 __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  long __cil_tmp40 ;
  long __cil_tmp41 ;
  long __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;
  atomic_t const *__cil_tmp45 ;
  int __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  void *__cil_tmp49 ;
  void const volatile *__cil_tmp50 ;
  void const volatile *__cil_tmp51 ;

  {
  dev = intel_lvds->base.base.dev;
  __cil_tmp15 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp15;
  {
  __cil_tmp16 = dev->dev_private;
  __cil_tmp17 = (struct drm_i915_private *)__cil_tmp16;
  __cil_tmp18 = __cil_tmp17->info;
  __cil_tmp19 = __cil_tmp18->gen;
  __cil_tmp20 = (unsigned char )__cil_tmp19;
  __cil_tmp21 = (unsigned int )__cil_tmp20;
  if (__cil_tmp21 == 5U) {
    ctl_reg = 815620U;
    lvds_reg = 921984U;
  } else {
    {
    __cil_tmp22 = dev->dev_private;
    __cil_tmp23 = (struct drm_i915_private *)__cil_tmp22;
    __cil_tmp24 = __cil_tmp23->info;
    __cil_tmp25 = __cil_tmp24->gen;
    __cil_tmp26 = (unsigned char )__cil_tmp25;
    __cil_tmp27 = (unsigned int )__cil_tmp26;
    if (__cil_tmp27 == 6U) {
      ctl_reg = 815620U;
      lvds_reg = 921984U;
    } else {
      {
      __cil_tmp28 = dev->dev_private;
      __cil_tmp29 = (struct drm_i915_private *)__cil_tmp28;
      __cil_tmp30 = __cil_tmp29->info;
      __cil_tmp31 = (unsigned char *)__cil_tmp30;
      __cil_tmp32 = __cil_tmp31 + 2UL;
      __cil_tmp33 = *__cil_tmp32;
      __cil_tmp34 = (unsigned int )__cil_tmp33;
      if (__cil_tmp34 != 0U) {
        ctl_reg = 815620U;
        lvds_reg = 921984U;
      } else {
        ctl_reg = 397828U;
        lvds_reg = 397696U;
      }
      }
    }
    }
  }
  }
  {
  intel_panel_disable_backlight(dev);
  tmp = i915_read32___8(dev_priv, ctl_reg);
  __cil_tmp35 = tmp & 4294967294U;
  i915_write32___6(dev_priv, ctl_reg, __cil_tmp35);
  }
  {
  __cil_tmp36 = intel_lvds->pfit_control;
  if (__cil_tmp36 != 0U) {
    {
    __cil_tmp37 = (unsigned int const )1000U;
    __cil_tmp38 = (unsigned int )__cil_tmp37;
    tmp___0 = msecs_to_jiffies(__cil_tmp38);
    __cil_tmp39 = (unsigned long )jiffies;
    timeout__ = tmp___0 + __cil_tmp39;
    ret__ = 0;
    }
    goto ldv_40202;
    ldv_40201: ;
    {
    __cil_tmp40 = (long )jiffies;
    __cil_tmp41 = (long )timeout__;
    __cil_tmp42 = __cil_tmp41 - __cil_tmp40;
    if (__cil_tmp42 < 0L) {
      ret__ = -110;
      goto ldv_40192;
    } else {

    }
    }
    {
    tmp___1 = current_thread_info();
    }
    {
    __cil_tmp43 = tmp___1->preempt_count;
    __cil_tmp44 = __cil_tmp43 & -268435457;
    if (__cil_tmp44 == 0) {
      if (1) {
        goto case_4;
      } else {
        goto switch_default;
        if (0) {
          __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
          goto ldv_40195;
          __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_40195;
          case_4:
          __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_40195;
          __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_40195;
          switch_default:
          {
          __bad_percpu_size();
          }
        } else {

        }
      }
      ldv_40195:
      {
      __cil_tmp45 = (atomic_t const *)(& kgdb_active);
      tmp___2 = atomic_read(__cil_tmp45);
      }
      if (pfo_ret__ != tmp___2) {
        {
        msleep(1U);
        }
      } else {

      }
    } else {

    }
    }
    ldv_40202:
    {
    tmp___3 = i915_read32___8(dev_priv, 397824U);
    }
    {
    __cil_tmp46 = (int )tmp___3;
    if (__cil_tmp46 < 0) {
      goto ldv_40201;
    } else {
      goto ldv_40192;
    }
    }
    ldv_40192: ;
    if (ret__ != 0) {
      {
      drm_err("intel_lvds_disable", "timed out waiting for panel to power off\n");
      }
    } else {

    }
    {
    i915_write32___6(dev_priv, 397872U, 0U);
    intel_lvds->pfit_dirty = (bool )1;
    }
  } else {

  }
  }
  {
  tmp___4 = i915_read32___8(dev_priv, lvds_reg);
  __cil_tmp47 = tmp___4 & 2147483647U;
  i915_write32___6(dev_priv, lvds_reg, __cil_tmp47);
  __cil_tmp48 = (unsigned long )lvds_reg;
  __cil_tmp49 = dev_priv->regs;
  __cil_tmp50 = (void const volatile *)__cil_tmp49;
  __cil_tmp51 = __cil_tmp50 + __cil_tmp48;
  readl(__cil_tmp51);
  }
  return;
}
}
static void intel_lvds_dpms(struct drm_encoder *encoder , int mode )
{ struct intel_lvds *intel_lvds ;
  struct intel_lvds *tmp ;

  {
  {
  tmp = to_intel_lvds(encoder);
  intel_lvds = tmp;
  }
  if (mode == 0) {
    {
    intel_lvds_enable(intel_lvds);
    }
  } else {
    {
    intel_lvds_disable(intel_lvds);
    }
  }
  return;
}
}
static int intel_lvds_mode_valid(struct drm_connector *connector , struct drm_display_mode *mode )
{ struct intel_lvds *intel_lvds ;
  struct intel_lvds *tmp ;
  struct drm_display_mode *fixed_mode ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;

  {
  {
  tmp = intel_attached_lvds(connector);
  intel_lvds = tmp;
  fixed_mode = intel_lvds->fixed_mode;
  }
  {
  __cil_tmp6 = fixed_mode->hdisplay;
  __cil_tmp7 = mode->hdisplay;
  if (__cil_tmp7 > __cil_tmp6) {
    return (29);
  } else {

  }
  }
  {
  __cil_tmp8 = fixed_mode->vdisplay;
  __cil_tmp9 = mode->vdisplay;
  if (__cil_tmp9 > __cil_tmp8) {
    return (29);
  } else {

  }
  }
  return (0);
}
}
static void centre_horizontally(struct drm_display_mode *mode , int width )
{ u32 border ;
  u32 sync_pos ;
  u32 blank_width ;
  u32 sync_width ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  u32 __cil_tmp13 ;
  u32 __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  u32 __cil_tmp20 ;
  u32 __cil_tmp21 ;
  int __cil_tmp22 ;
  u32 __cil_tmp23 ;
  u32 __cil_tmp24 ;
  int __cil_tmp25 ;
  u32 __cil_tmp26 ;
  u32 __cil_tmp27 ;
  int __cil_tmp28 ;
  u32 __cil_tmp29 ;
  u32 __cil_tmp30 ;

  {
  __cil_tmp7 = mode->crtc_hsync_start;
  __cil_tmp8 = mode->crtc_hsync_end;
  __cil_tmp9 = __cil_tmp8 - __cil_tmp7;
  sync_width = (u32 )__cil_tmp9;
  __cil_tmp10 = mode->crtc_hblank_start;
  __cil_tmp11 = mode->crtc_hblank_end;
  __cil_tmp12 = __cil_tmp11 - __cil_tmp10;
  blank_width = (u32 )__cil_tmp12;
  __cil_tmp13 = blank_width - sync_width;
  __cil_tmp14 = __cil_tmp13 + 1U;
  sync_pos = __cil_tmp14 / 2U;
  __cil_tmp15 = mode->hdisplay;
  __cil_tmp16 = __cil_tmp15 - width;
  __cil_tmp17 = __cil_tmp16 + 1;
  __cil_tmp18 = __cil_tmp17 / 2;
  border = (u32 )__cil_tmp18;
  __cil_tmp19 = border & 1U;
  border = __cil_tmp19 + border;
  mode->crtc_hdisplay = width;
  __cil_tmp20 = (u32 )width;
  __cil_tmp21 = __cil_tmp20 + border;
  mode->crtc_hblank_start = (int )__cil_tmp21;
  __cil_tmp22 = mode->crtc_hblank_start;
  __cil_tmp23 = (u32 )__cil_tmp22;
  __cil_tmp24 = __cil_tmp23 + blank_width;
  mode->crtc_hblank_end = (int )__cil_tmp24;
  __cil_tmp25 = mode->crtc_hblank_start;
  __cil_tmp26 = (u32 )__cil_tmp25;
  __cil_tmp27 = __cil_tmp26 + sync_pos;
  mode->crtc_hsync_start = (int )__cil_tmp27;
  __cil_tmp28 = mode->crtc_hsync_start;
  __cil_tmp29 = (u32 )__cil_tmp28;
  __cil_tmp30 = __cil_tmp29 + sync_width;
  mode->crtc_hsync_end = (int )__cil_tmp30;
  return;
}
}
static void centre_vertically(struct drm_display_mode *mode , int height )
{ u32 border ;
  u32 sync_pos ;
  u32 blank_width ;
  u32 sync_width ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  u32 __cil_tmp13 ;
  u32 __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  u32 __cil_tmp19 ;
  u32 __cil_tmp20 ;
  int __cil_tmp21 ;
  u32 __cil_tmp22 ;
  u32 __cil_tmp23 ;
  int __cil_tmp24 ;
  u32 __cil_tmp25 ;
  u32 __cil_tmp26 ;
  int __cil_tmp27 ;
  u32 __cil_tmp28 ;
  u32 __cil_tmp29 ;

  {
  __cil_tmp7 = mode->crtc_vsync_start;
  __cil_tmp8 = mode->crtc_vsync_end;
  __cil_tmp9 = __cil_tmp8 - __cil_tmp7;
  sync_width = (u32 )__cil_tmp9;
  __cil_tmp10 = mode->crtc_vblank_start;
  __cil_tmp11 = mode->crtc_vblank_end;
  __cil_tmp12 = __cil_tmp11 - __cil_tmp10;
  blank_width = (u32 )__cil_tmp12;
  __cil_tmp13 = blank_width - sync_width;
  __cil_tmp14 = __cil_tmp13 + 1U;
  sync_pos = __cil_tmp14 / 2U;
  __cil_tmp15 = mode->vdisplay;
  __cil_tmp16 = __cil_tmp15 - height;
  __cil_tmp17 = __cil_tmp16 + 1;
  __cil_tmp18 = __cil_tmp17 / 2;
  border = (u32 )__cil_tmp18;
  mode->crtc_vdisplay = height;
  __cil_tmp19 = (u32 )height;
  __cil_tmp20 = __cil_tmp19 + border;
  mode->crtc_vblank_start = (int )__cil_tmp20;
  __cil_tmp21 = mode->crtc_vblank_start;
  __cil_tmp22 = (u32 )__cil_tmp21;
  __cil_tmp23 = __cil_tmp22 + blank_width;
  mode->crtc_vblank_end = (int )__cil_tmp23;
  __cil_tmp24 = mode->crtc_vblank_start;
  __cil_tmp25 = (u32 )__cil_tmp24;
  __cil_tmp26 = __cil_tmp25 + sync_pos;
  mode->crtc_vsync_start = (int )__cil_tmp26;
  __cil_tmp27 = mode->crtc_vsync_start;
  __cil_tmp28 = (u32 )__cil_tmp27;
  __cil_tmp29 = __cil_tmp28 + sync_width;
  mode->crtc_vsync_end = (int )__cil_tmp29;
  return;
}
}
__inline static u32 panel_fitter_scaling(u32 source , u32 target )
{ u32 ratio ;
  u32 __cil_tmp4 ;
  u32 __cil_tmp5 ;
  u32 __cil_tmp6 ;

  {
  __cil_tmp4 = source * 4096U;
  ratio = __cil_tmp4 / target;
  {
  __cil_tmp5 = ratio * 4096U;
  __cil_tmp6 = __cil_tmp5 + 2048U;
  return (__cil_tmp6 / 4096U);
  }
}
}
static bool intel_lvds_mode_fixup(struct drm_encoder *encoder , struct drm_display_mode *mode ,
                                  struct drm_display_mode *adjusted_mode )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  struct intel_lvds *intel_lvds ;
  struct intel_lvds *tmp ;
  struct drm_encoder *tmp_encoder ;
  u32 pfit_control ;
  u32 pfit_pgm_ratios ;
  u32 border ;
  int pipe ;
  struct list_head const *__mptr___0 ;
  struct list_head const *__mptr___1 ;
  u32 scaled_width ;
  u32 scaled_height ;
  u32 scaled_width___0 ;
  u32 scaled_height___0 ;
  u32 bits ;
  u32 tmp___0 ;
  u32 bits___0 ;
  u32 tmp___1 ;
  void *__cil_tmp25 ;
  struct drm_crtc *__cil_tmp26 ;
  void *__cil_tmp27 ;
  struct drm_i915_private *__cil_tmp28 ;
  struct intel_device_info const *__cil_tmp29 ;
  u8 __cil_tmp30 ;
  unsigned char __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  enum pipe __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  struct list_head *__cil_tmp35 ;
  struct drm_encoder *__cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  struct drm_crtc *__cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  struct drm_crtc *__cil_tmp41 ;
  unsigned long __cil_tmp42 ;
  struct list_head *__cil_tmp43 ;
  struct drm_encoder *__cil_tmp44 ;
  struct list_head *__cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  struct list_head *__cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  struct drm_display_mode *__cil_tmp49 ;
  void *__cil_tmp50 ;
  struct drm_i915_private *__cil_tmp51 ;
  struct intel_device_info const *__cil_tmp52 ;
  u8 __cil_tmp53 ;
  unsigned char __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  int __cil_tmp56 ;
  void *__cil_tmp57 ;
  struct drm_i915_private *__cil_tmp58 ;
  struct intel_device_info const *__cil_tmp59 ;
  u8 __cil_tmp60 ;
  unsigned char __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  int __cil_tmp63 ;
  void *__cil_tmp64 ;
  struct drm_i915_private *__cil_tmp65 ;
  struct intel_device_info const *__cil_tmp66 ;
  unsigned char *__cil_tmp67 ;
  unsigned char *__cil_tmp68 ;
  unsigned char __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  int __cil_tmp71 ;
  int __cil_tmp72 ;
  int __cil_tmp73 ;
  int __cil_tmp74 ;
  int __cil_tmp75 ;
  void *__cil_tmp76 ;
  struct drm_i915_private *__cil_tmp77 ;
  struct intel_device_info const *__cil_tmp78 ;
  u8 __cil_tmp79 ;
  unsigned char __cil_tmp80 ;
  unsigned int __cil_tmp81 ;
  enum pipe __cil_tmp82 ;
  unsigned int __cil_tmp83 ;
  unsigned int __cil_tmp84 ;
  int __cil_tmp85 ;
  int __cil_tmp86 ;
  u32 __cil_tmp87 ;
  int __cil_tmp88 ;
  int __cil_tmp89 ;
  int __cil_tmp90 ;
  int __cil_tmp91 ;
  int __cil_tmp92 ;
  int __cil_tmp93 ;
  void *__cil_tmp94 ;
  struct drm_i915_private *__cil_tmp95 ;
  struct intel_device_info const *__cil_tmp96 ;
  u8 __cil_tmp97 ;
  unsigned char __cil_tmp98 ;
  unsigned int __cil_tmp99 ;
  int __cil_tmp100 ;
  int __cil_tmp101 ;
  int __cil_tmp102 ;
  int __cil_tmp103 ;
  int __cil_tmp104 ;
  int __cil_tmp105 ;
  int __cil_tmp106 ;
  int __cil_tmp107 ;
  int __cil_tmp108 ;
  int __cil_tmp109 ;
  int __cil_tmp110 ;
  int __cil_tmp111 ;
  int __cil_tmp112 ;
  int __cil_tmp113 ;
  int __cil_tmp114 ;
  u32 __cil_tmp115 ;
  u32 __cil_tmp116 ;
  int __cil_tmp117 ;
  int __cil_tmp118 ;
  int __cil_tmp119 ;
  int __cil_tmp120 ;
  u32 __cil_tmp121 ;
  int __cil_tmp122 ;
  u32 __cil_tmp123 ;
  u32 __cil_tmp124 ;
  u32 __cil_tmp125 ;
  unsigned int __cil_tmp126 ;
  int __cil_tmp127 ;
  u32 __cil_tmp128 ;
  u32 __cil_tmp129 ;
  int __cil_tmp130 ;
  int __cil_tmp131 ;
  int __cil_tmp132 ;
  int __cil_tmp133 ;
  u32 __cil_tmp134 ;
  int __cil_tmp135 ;
  u32 __cil_tmp136 ;
  u32 __cil_tmp137 ;
  u32 __cil_tmp138 ;
  unsigned int __cil_tmp139 ;
  int __cil_tmp140 ;
  int __cil_tmp141 ;
  int __cil_tmp142 ;
  int __cil_tmp143 ;
  void *__cil_tmp144 ;
  struct drm_i915_private *__cil_tmp145 ;
  struct intel_device_info const *__cil_tmp146 ;
  u8 __cil_tmp147 ;
  unsigned char __cil_tmp148 ;
  unsigned int __cil_tmp149 ;
  int __cil_tmp150 ;
  void *__cil_tmp151 ;
  struct drm_i915_private *__cil_tmp152 ;
  struct intel_device_info const *__cil_tmp153 ;
  u8 __cil_tmp154 ;
  unsigned char __cil_tmp155 ;
  unsigned int __cil_tmp156 ;
  unsigned char *__cil_tmp157 ;
  unsigned char *__cil_tmp158 ;
  unsigned char __cil_tmp159 ;
  unsigned int __cil_tmp160 ;
  u32 __cil_tmp161 ;
  u32 __cil_tmp162 ;

  {
  {
  dev = encoder->dev;
  __cil_tmp25 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp25;
  __cil_tmp26 = encoder->crtc;
  __mptr = (struct drm_crtc const *)__cil_tmp26;
  intel_crtc = (struct intel_crtc *)__mptr;
  tmp = to_intel_lvds(encoder);
  intel_lvds = tmp;
  pfit_control = 0U;
  pfit_pgm_ratios = 0U;
  border = 0U;
  }
  {
  __cil_tmp27 = dev->dev_private;
  __cil_tmp28 = (struct drm_i915_private *)__cil_tmp27;
  __cil_tmp29 = __cil_tmp28->info;
  __cil_tmp30 = __cil_tmp29->gen;
  __cil_tmp31 = (unsigned char )__cil_tmp30;
  __cil_tmp32 = (unsigned int )__cil_tmp31;
  if (__cil_tmp32 <= 3U) {
    {
    __cil_tmp33 = intel_crtc->pipe;
    __cil_tmp34 = (unsigned int )__cil_tmp33;
    if (__cil_tmp34 == 0U) {
      {
      drm_err("intel_lvds_mode_fixup", "Can\'t support LVDS on pipe A\n");
      }
      return ((bool )0);
    } else {

    }
    }
  } else {

  }
  }
  __cil_tmp35 = dev->mode_config.encoder_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp35;
  __cil_tmp36 = (struct drm_encoder *)__mptr___0;
  tmp_encoder = __cil_tmp36 + 1152921504606846968UL;
  goto ldv_40259;
  ldv_40258: ;
  {
  __cil_tmp37 = (unsigned long )encoder;
  __cil_tmp38 = (unsigned long )tmp_encoder;
  if (__cil_tmp38 != __cil_tmp37) {
    {
    __cil_tmp39 = encoder->crtc;
    __cil_tmp40 = (unsigned long )__cil_tmp39;
    __cil_tmp41 = tmp_encoder->crtc;
    __cil_tmp42 = (unsigned long )__cil_tmp41;
    if (__cil_tmp42 == __cil_tmp40) {
      {
      drm_err("intel_lvds_mode_fixup", "Can\'t enable LVDS and another encoder on the same pipe\n");
      }
      return ((bool )0);
    } else {

    }
    }
  } else {

  }
  }
  __cil_tmp43 = tmp_encoder->head.next;
  __mptr___1 = (struct list_head const *)__cil_tmp43;
  __cil_tmp44 = (struct drm_encoder *)__mptr___1;
  tmp_encoder = __cil_tmp44 + 1152921504606846968UL;
  ldv_40259: ;
  {
  __cil_tmp45 = & dev->mode_config.encoder_list;
  __cil_tmp46 = (unsigned long )__cil_tmp45;
  __cil_tmp47 = & tmp_encoder->head;
  __cil_tmp48 = (unsigned long )__cil_tmp47;
  if (__cil_tmp48 != __cil_tmp46) {
    goto ldv_40258;
  } else {
    goto ldv_40260;
  }
  }
  ldv_40260:
  {
  __cil_tmp49 = intel_lvds->fixed_mode;
  intel_fixed_panel_mode(__cil_tmp49, adjusted_mode);
  }
  {
  __cil_tmp50 = dev->dev_private;
  __cil_tmp51 = (struct drm_i915_private *)__cil_tmp50;
  __cil_tmp52 = __cil_tmp51->info;
  __cil_tmp53 = __cil_tmp52->gen;
  __cil_tmp54 = (unsigned char )__cil_tmp53;
  __cil_tmp55 = (unsigned int )__cil_tmp54;
  if (__cil_tmp55 == 5U) {
    {
    __cil_tmp56 = intel_lvds->fitting_mode;
    intel_pch_panel_fitting(dev, __cil_tmp56, mode, adjusted_mode);
    }
    return ((bool )1);
  } else {
    {
    __cil_tmp57 = dev->dev_private;
    __cil_tmp58 = (struct drm_i915_private *)__cil_tmp57;
    __cil_tmp59 = __cil_tmp58->info;
    __cil_tmp60 = __cil_tmp59->gen;
    __cil_tmp61 = (unsigned char )__cil_tmp60;
    __cil_tmp62 = (unsigned int )__cil_tmp61;
    if (__cil_tmp62 == 6U) {
      {
      __cil_tmp63 = intel_lvds->fitting_mode;
      intel_pch_panel_fitting(dev, __cil_tmp63, mode, adjusted_mode);
      }
      return ((bool )1);
    } else {
      {
      __cil_tmp64 = dev->dev_private;
      __cil_tmp65 = (struct drm_i915_private *)__cil_tmp64;
      __cil_tmp66 = __cil_tmp65->info;
      __cil_tmp67 = (unsigned char *)__cil_tmp66;
      __cil_tmp68 = __cil_tmp67 + 2UL;
      __cil_tmp69 = *__cil_tmp68;
      __cil_tmp70 = (unsigned int )__cil_tmp69;
      if (__cil_tmp70 != 0U) {
        {
        __cil_tmp71 = intel_lvds->fitting_mode;
        intel_pch_panel_fitting(dev, __cil_tmp71, mode, adjusted_mode);
        }
        return ((bool )1);
      } else {

      }
      }
    }
    }
  }
  }
  {
  __cil_tmp72 = mode->hdisplay;
  __cil_tmp73 = adjusted_mode->hdisplay;
  if (__cil_tmp73 == __cil_tmp72) {
    {
    __cil_tmp74 = mode->vdisplay;
    __cil_tmp75 = adjusted_mode->vdisplay;
    if (__cil_tmp75 == __cil_tmp74) {
      goto out;
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp76 = dev->dev_private;
  __cil_tmp77 = (struct drm_i915_private *)__cil_tmp76;
  __cil_tmp78 = __cil_tmp77->info;
  __cil_tmp79 = __cil_tmp78->gen;
  __cil_tmp80 = (unsigned char )__cil_tmp79;
  __cil_tmp81 = (unsigned int )__cil_tmp80;
  if (__cil_tmp81 > 3U) {
    __cil_tmp82 = intel_crtc->pipe;
    __cil_tmp83 = (unsigned int )__cil_tmp82;
    __cil_tmp84 = __cil_tmp83 << 29;
    pfit_control = __cil_tmp84 | pfit_control;
  } else {

  }
  }
  pipe = 0;
  goto ldv_40263;
  ldv_40262:
  {
  __cil_tmp85 = pipe * 4096;
  __cil_tmp86 = __cil_tmp85 + 393248;
  __cil_tmp87 = (u32 )__cil_tmp86;
  i915_write32___6(dev_priv, __cil_tmp87, 0U);
  pipe = pipe + 1;
  }
  ldv_40263: ;
  {
  __cil_tmp88 = dev_priv->num_pipe;
  if (__cil_tmp88 > pipe) {
    goto ldv_40262;
  } else {
    goto ldv_40264;
  }
  }
  ldv_40264: ;
  {
  __cil_tmp89 = intel_lvds->fitting_mode;
  if (__cil_tmp89 == 2) {
    goto case_2;
  } else {
    {
    __cil_tmp90 = intel_lvds->fitting_mode;
    if (__cil_tmp90 == 3) {
      goto case_3;
    } else {
      {
      __cil_tmp91 = intel_lvds->fitting_mode;
      if (__cil_tmp91 == 1) {
        goto case_1;
      } else {
        goto switch_default;
        if (0) {
          case_2:
          {
          __cil_tmp92 = mode->hdisplay;
          centre_horizontally(adjusted_mode, __cil_tmp92);
          __cil_tmp93 = mode->vdisplay;
          centre_vertically(adjusted_mode, __cil_tmp93);
          border = 32768U;
          }
          goto ldv_40266;
          case_3: ;
          {
          __cil_tmp94 = dev->dev_private;
          __cil_tmp95 = (struct drm_i915_private *)__cil_tmp94;
          __cil_tmp96 = __cil_tmp95->info;
          __cil_tmp97 = __cil_tmp96->gen;
          __cil_tmp98 = (unsigned char )__cil_tmp97;
          __cil_tmp99 = (unsigned int )__cil_tmp98;
          if (__cil_tmp99 > 3U) {
            __cil_tmp100 = mode->vdisplay;
            __cil_tmp101 = adjusted_mode->hdisplay;
            __cil_tmp102 = __cil_tmp101 * __cil_tmp100;
            scaled_width = (u32 )__cil_tmp102;
            __cil_tmp103 = adjusted_mode->vdisplay;
            __cil_tmp104 = mode->hdisplay;
            __cil_tmp105 = __cil_tmp104 * __cil_tmp103;
            scaled_height = (u32 )__cil_tmp105;
            if (scaled_width > scaled_height) {
              pfit_control = pfit_control | 2281701376U;
            } else
            if (scaled_width < scaled_height) {
              pfit_control = pfit_control | 2348810240U;
            } else {
              {
              __cil_tmp106 = mode->hdisplay;
              __cil_tmp107 = adjusted_mode->hdisplay;
              if (__cil_tmp107 != __cil_tmp106) {
                pfit_control = pfit_control | 2147483648U;
              } else {

              }
              }
            }
          } else {
            __cil_tmp108 = mode->vdisplay;
            __cil_tmp109 = adjusted_mode->hdisplay;
            __cil_tmp110 = __cil_tmp109 * __cil_tmp108;
            scaled_width___0 = (u32 )__cil_tmp110;
            __cil_tmp111 = adjusted_mode->vdisplay;
            __cil_tmp112 = mode->hdisplay;
            __cil_tmp113 = __cil_tmp112 * __cil_tmp111;
            scaled_height___0 = (u32 )__cil_tmp113;
            if (scaled_width___0 > scaled_height___0) {
              {
              __cil_tmp114 = mode->vdisplay;
              __cil_tmp115 = (u32 )__cil_tmp114;
              __cil_tmp116 = scaled_height___0 / __cil_tmp115;
              __cil_tmp117 = (int )__cil_tmp116;
              centre_horizontally(adjusted_mode, __cil_tmp117);
              border = 32768U;
              }
              {
              __cil_tmp118 = adjusted_mode->vdisplay;
              __cil_tmp119 = mode->vdisplay;
              if (__cil_tmp119 != __cil_tmp118) {
                {
                __cil_tmp120 = mode->vdisplay;
                __cil_tmp121 = (u32 )__cil_tmp120;
                __cil_tmp122 = adjusted_mode->vdisplay;
                __cil_tmp123 = (u32 )__cil_tmp122;
                tmp___0 = panel_fitter_scaling(__cil_tmp121, __cil_tmp123);
                bits = tmp___0;
                __cil_tmp124 = bits << 20;
                __cil_tmp125 = bits << 4;
                __cil_tmp126 = __cil_tmp125 | __cil_tmp124;
                pfit_pgm_ratios = __cil_tmp126 | pfit_pgm_ratios;
                pfit_control = pfit_control | 2147484736U;
                }
              } else {

              }
              }
            } else
            if (scaled_width___0 < scaled_height___0) {
              {
              __cil_tmp127 = mode->hdisplay;
              __cil_tmp128 = (u32 )__cil_tmp127;
              __cil_tmp129 = scaled_width___0 / __cil_tmp128;
              __cil_tmp130 = (int )__cil_tmp129;
              centre_vertically(adjusted_mode, __cil_tmp130);
              border = 32768U;
              }
              {
              __cil_tmp131 = adjusted_mode->hdisplay;
              __cil_tmp132 = mode->hdisplay;
              if (__cil_tmp132 != __cil_tmp131) {
                {
                __cil_tmp133 = mode->hdisplay;
                __cil_tmp134 = (u32 )__cil_tmp133;
                __cil_tmp135 = adjusted_mode->hdisplay;
                __cil_tmp136 = (u32 )__cil_tmp135;
                tmp___1 = panel_fitter_scaling(__cil_tmp134, __cil_tmp136);
                bits___0 = tmp___1;
                __cil_tmp137 = bits___0 << 20;
                __cil_tmp138 = bits___0 << 4;
                __cil_tmp139 = __cil_tmp138 | __cil_tmp137;
                pfit_pgm_ratios = __cil_tmp139 | pfit_pgm_ratios;
                pfit_control = pfit_control | 2147484736U;
                }
              } else {

              }
              }
            } else {
              pfit_control = pfit_control | 2147485280U;
            }
          }
          }
          goto ldv_40266;
          case_1: ;
          {
          __cil_tmp140 = adjusted_mode->vdisplay;
          __cil_tmp141 = mode->vdisplay;
          if (__cil_tmp141 != __cil_tmp140) {
            goto _L;
          } else {
            {
            __cil_tmp142 = adjusted_mode->hdisplay;
            __cil_tmp143 = mode->hdisplay;
            if (__cil_tmp143 != __cil_tmp142) {
              _L:
              pfit_control = pfit_control | 2147483648U;
              {
              __cil_tmp144 = dev->dev_private;
              __cil_tmp145 = (struct drm_i915_private *)__cil_tmp144;
              __cil_tmp146 = __cil_tmp145->info;
              __cil_tmp147 = __cil_tmp146->gen;
              __cil_tmp148 = (unsigned char )__cil_tmp147;
              __cil_tmp149 = (unsigned int )__cil_tmp148;
              if (__cil_tmp149 > 3U) {
                pfit_control = pfit_control;
              } else {
                pfit_control = pfit_control | 1632U;
              }
              }
            } else {

            }
            }
          }
          }
          goto ldv_40266;
          switch_default: ;
          goto ldv_40266;
        } else {

        }
      }
      }
    }
    }
  }
  }
  ldv_40266: ;
  out: ;
  {
  __cil_tmp150 = (int )pfit_control;
  if (__cil_tmp150 >= 0) {
    pfit_control = 0U;
    pfit_pgm_ratios = 0U;
  } else {

  }
  }
  {
  __cil_tmp151 = dev->dev_private;
  __cil_tmp152 = (struct drm_i915_private *)__cil_tmp151;
  __cil_tmp153 = __cil_tmp152->info;
  __cil_tmp154 = __cil_tmp153->gen;
  __cil_tmp155 = (unsigned char )__cil_tmp154;
  __cil_tmp156 = (unsigned int )__cil_tmp155;
  if (__cil_tmp156 <= 3U) {
    {
    __cil_tmp157 = (unsigned char *)dev_priv;
    __cil_tmp158 = __cil_tmp157 + 2072UL;
    __cil_tmp159 = *__cil_tmp158;
    __cil_tmp160 = (unsigned int )__cil_tmp159;
    if (__cil_tmp160 != 0U) {
      pfit_control = pfit_control | 8U;
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp161 = intel_lvds->pfit_control;
  if (__cil_tmp161 != pfit_control) {
    intel_lvds->pfit_control = pfit_control;
    intel_lvds->pfit_pgm_ratios = pfit_pgm_ratios;
    intel_lvds->pfit_dirty = (bool )1;
  } else {
    {
    __cil_tmp162 = intel_lvds->pfit_pgm_ratios;
    if (__cil_tmp162 != pfit_pgm_ratios) {
      intel_lvds->pfit_control = pfit_control;
      intel_lvds->pfit_pgm_ratios = pfit_pgm_ratios;
      intel_lvds->pfit_dirty = (bool )1;
    } else {

    }
    }
  }
  }
  dev_priv->lvds_border_bits = border;
  return ((bool )1);
}
}
static void intel_lvds_prepare(struct drm_encoder *encoder )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_lvds *intel_lvds ;
  struct intel_lvds *tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  void *__cil_tmp9 ;
  void *__cil_tmp10 ;
  struct drm_i915_private *__cil_tmp11 ;
  struct intel_device_info const *__cil_tmp12 ;
  u8 __cil_tmp13 ;
  unsigned char __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  void *__cil_tmp17 ;
  struct drm_i915_private *__cil_tmp18 ;
  struct intel_device_info const *__cil_tmp19 ;
  u8 __cil_tmp20 ;
  unsigned char __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  void *__cil_tmp24 ;
  struct drm_i915_private *__cil_tmp25 ;
  struct intel_device_info const *__cil_tmp26 ;
  unsigned char *__cil_tmp27 ;
  unsigned char *__cil_tmp28 ;
  unsigned char __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  bool __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;

  {
  {
  dev = encoder->dev;
  __cil_tmp9 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  tmp = to_intel_lvds(encoder);
  intel_lvds = tmp;
  }
  {
  __cil_tmp10 = dev->dev_private;
  __cil_tmp11 = (struct drm_i915_private *)__cil_tmp10;
  __cil_tmp12 = __cil_tmp11->info;
  __cil_tmp13 = __cil_tmp12->gen;
  __cil_tmp14 = (unsigned char )__cil_tmp13;
  __cil_tmp15 = (unsigned int )__cil_tmp14;
  if (__cil_tmp15 == 5U) {
    {
    tmp___0 = i915_read32___8(dev_priv, 815620U);
    __cil_tmp16 = tmp___0 | 2882338816U;
    i915_write32___6(dev_priv, 815620U, __cil_tmp16);
    }
  } else {
    {
    __cil_tmp17 = dev->dev_private;
    __cil_tmp18 = (struct drm_i915_private *)__cil_tmp17;
    __cil_tmp19 = __cil_tmp18->info;
    __cil_tmp20 = __cil_tmp19->gen;
    __cil_tmp21 = (unsigned char )__cil_tmp20;
    __cil_tmp22 = (unsigned int )__cil_tmp21;
    if (__cil_tmp22 == 6U) {
      {
      tmp___0 = i915_read32___8(dev_priv, 815620U);
      __cil_tmp23 = tmp___0 | 2882338816U;
      i915_write32___6(dev_priv, 815620U, __cil_tmp23);
      }
    } else {
      {
      __cil_tmp24 = dev->dev_private;
      __cil_tmp25 = (struct drm_i915_private *)__cil_tmp24;
      __cil_tmp26 = __cil_tmp25->info;
      __cil_tmp27 = (unsigned char *)__cil_tmp26;
      __cil_tmp28 = __cil_tmp27 + 2UL;
      __cil_tmp29 = *__cil_tmp28;
      __cil_tmp30 = (unsigned int )__cil_tmp29;
      if (__cil_tmp30 != 0U) {
        {
        tmp___0 = i915_read32___8(dev_priv, 815620U);
        __cil_tmp31 = tmp___0 | 2882338816U;
        i915_write32___6(dev_priv, 815620U, __cil_tmp31);
        }
      } else {
        {
        __cil_tmp32 = intel_lvds->pfit_dirty;
        if ((int )__cil_tmp32) {
          {
          tmp___1 = i915_read32___8(dev_priv, 397828U);
          __cil_tmp33 = tmp___1 & 1412628478U;
          __cil_tmp34 = __cil_tmp33 | 2882338816U;
          i915_write32___6(dev_priv, 397828U, __cil_tmp34);
          }
        } else {
          {
          tmp___2 = i915_read32___8(dev_priv, 397828U);
          __cil_tmp35 = tmp___2 | 2882338816U;
          i915_write32___6(dev_priv, 397828U, __cil_tmp35);
          }
        }
        }
      }
      }
    }
    }
  }
  }
  return;
}
}
static void intel_lvds_commit(struct drm_encoder *encoder )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_lvds *intel_lvds ;
  struct intel_lvds *tmp ;
  u32 val ;
  u32 tmp___0 ;
  u32 val___0 ;
  u32 tmp___1 ;
  void *__cil_tmp10 ;
  void *__cil_tmp11 ;
  struct drm_i915_private *__cil_tmp12 ;
  struct intel_device_info const *__cil_tmp13 ;
  u8 __cil_tmp14 ;
  unsigned char __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  void *__cil_tmp17 ;
  struct drm_i915_private *__cil_tmp18 ;
  struct intel_device_info const *__cil_tmp19 ;
  u8 __cil_tmp20 ;
  unsigned char __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  void *__cil_tmp23 ;
  struct drm_i915_private *__cil_tmp24 ;
  struct intel_device_info const *__cil_tmp25 ;
  unsigned char *__cil_tmp26 ;
  unsigned char *__cil_tmp27 ;
  unsigned char __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;

  {
  {
  dev = encoder->dev;
  __cil_tmp10 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  tmp = to_intel_lvds(encoder);
  intel_lvds = tmp;
  }
  {
  __cil_tmp11 = dev->dev_private;
  __cil_tmp12 = (struct drm_i915_private *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12->info;
  __cil_tmp14 = __cil_tmp13->gen;
  __cil_tmp15 = (unsigned char )__cil_tmp14;
  __cil_tmp16 = (unsigned int )__cil_tmp15;
  if (__cil_tmp16 == 5U) {
    goto _L;
  } else {
    {
    __cil_tmp17 = dev->dev_private;
    __cil_tmp18 = (struct drm_i915_private *)__cil_tmp17;
    __cil_tmp19 = __cil_tmp18->info;
    __cil_tmp20 = __cil_tmp19->gen;
    __cil_tmp21 = (unsigned char )__cil_tmp20;
    __cil_tmp22 = (unsigned int )__cil_tmp21;
    if (__cil_tmp22 == 6U) {
      goto _L;
    } else {
      {
      __cil_tmp23 = dev->dev_private;
      __cil_tmp24 = (struct drm_i915_private *)__cil_tmp23;
      __cil_tmp25 = __cil_tmp24->info;
      __cil_tmp26 = (unsigned char *)__cil_tmp25;
      __cil_tmp27 = __cil_tmp26 + 2UL;
      __cil_tmp28 = *__cil_tmp27;
      __cil_tmp29 = (unsigned int )__cil_tmp28;
      if (__cil_tmp29 != 0U) {
        _L:
        {
        tmp___0 = i915_read32___8(dev_priv, 815620U);
        val = tmp___0;
        }
        {
        __cil_tmp30 = val & 2882338816U;
        if (__cil_tmp30 == 2882338816U) {
          {
          __cil_tmp31 = val & 3U;
          i915_write32___6(dev_priv, 815620U, __cil_tmp31);
          }
        } else {

        }
        }
      } else {
        {
        tmp___1 = i915_read32___8(dev_priv, 397828U);
        val___0 = tmp___1;
        }
        {
        __cil_tmp32 = val___0 & 2882338816U;
        if (__cil_tmp32 == 2882338816U) {
          {
          __cil_tmp33 = val___0 & 3U;
          i915_write32___6(dev_priv, 397828U, __cil_tmp33);
          }
        } else {

        }
        }
      }
      }
    }
    }
  }
  }
  {
  intel_lvds_enable(intel_lvds);
  }
  return;
}
}
static void intel_lvds_mode_set(struct drm_encoder *encoder , struct drm_display_mode *mode ,
                                struct drm_display_mode *adjusted_mode )
{

  {
  return;
}
}
static enum drm_connector_status intel_lvds_detect(struct drm_connector *connector ,
                                                   bool force )
{ struct drm_device *dev ;
  enum drm_connector_status status ;
  unsigned int __cil_tmp5 ;

  {
  {
  dev = connector->dev;
  status = intel_panel_detect(dev);
  }
  {
  __cil_tmp5 = (unsigned int )status;
  if (__cil_tmp5 != 3U) {
    return (status);
  } else {

  }
  }
  return ((enum drm_connector_status )1);
}
}
static int intel_lvds_get_modes(struct drm_connector *connector )
{ struct intel_lvds *intel_lvds ;
  struct intel_lvds *tmp ;
  struct drm_device *dev ;
  struct drm_display_mode *mode ;
  int tmp___0 ;
  struct edid *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct edid *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct edid *__cil_tmp11 ;
  struct drm_display_mode *__cil_tmp12 ;
  struct drm_display_mode const *__cil_tmp13 ;
  struct drm_display_mode *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;

  {
  {
  tmp = intel_attached_lvds(connector);
  intel_lvds = tmp;
  dev = connector->dev;
  }
  {
  __cil_tmp7 = (struct edid *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = intel_lvds->edid;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  if (__cil_tmp10 != __cil_tmp8) {
    {
    __cil_tmp11 = intel_lvds->edid;
    tmp___0 = drm_add_edid_modes(connector, __cil_tmp11);
    }
    return (tmp___0);
  } else {

  }
  }
  {
  __cil_tmp12 = intel_lvds->fixed_mode;
  __cil_tmp13 = (struct drm_display_mode const *)__cil_tmp12;
  mode = drm_mode_duplicate(dev, __cil_tmp13);
  }
  {
  __cil_tmp14 = (struct drm_display_mode *)0;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = (unsigned long )mode;
  if (__cil_tmp16 == __cil_tmp15) {
    return (0);
  } else {

  }
  }
  {
  drm_mode_probed_add(connector, mode);
  }
  return (1);
}
}
static int intel_no_modeset_on_lid_dmi_callback(struct dmi_system_id const *id )
{ char const *__cil_tmp2 ;

  {
  {
  __cil_tmp2 = id->ident;
  drm_ut_debug_printk(4U, "drm", "intel_no_modeset_on_lid_dmi_callback", "Skipping forced modeset for %s\n",
                      __cil_tmp2);
  }
  return (1);
}
}
static struct dmi_system_id const intel_no_modeset_on_lid[2U] = { {& intel_no_modeset_on_lid_dmi_callback, "Toshiba Tecra A11", {{(unsigned char)4,
                                                                     {(char )'T',
                                                                      (char )'O',
                                                                      (char )'S',
                                                                      (char )'H',
                                                                      (char )'I',
                                                                      (char )'B',
                                                                      (char )'A',
                                                                      (char )'\000'}},
                                                                    {(unsigned char)5,
                                                                     {(char )'T',
                                                                      (char )'E',
                                                                      (char )'C',
                                                                      (char )'R',
                                                                      (char )'A',
                                                                      (char )' ',
                                                                      (char )'A',
                                                                      (char )'1',
                                                                      (char )'1',
                                                                      (char )'\000'}},
                                                                    {(unsigned char)0,
                                                                     {(char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0, (char)0,
                                                                      (char)0}}, {(unsigned char)0,
                                                                                  {(char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0,
                                                                                   (char)0}}},
      (void *)0},
        {(int (*)(struct dmi_system_id const * ))0, (char const *)0, {{(unsigned char)0,
                                                                        {(char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0}},
                                                                       {(unsigned char)0,
                                                                        {(char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0}},
                                                                       {(unsigned char)0,
                                                                        {(char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0}},
                                                                       {(unsigned char)0,
                                                                        {(char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0}}},
      (void *)0}};
static int intel_lid_notify(struct notifier_block *nb , unsigned long val , void *unused )
{ struct drm_i915_private *dev_priv ;
  struct notifier_block const *__mptr ;
  struct drm_device *dev ;
  struct drm_connector *connector ;
  int tmp ;
  int tmp___0 ;
  struct drm_i915_private *__cil_tmp10 ;
  int __cil_tmp11 ;
  struct drm_connector *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct drm_connector_funcs const *__cil_tmp15 ;
  enum drm_connector_status (*__cil_tmp16)(struct drm_connector * , bool ) ;
  bool __cil_tmp17 ;
  struct dmi_system_id const *__cil_tmp18 ;
  bool __cil_tmp19 ;
  struct mutex *__cil_tmp20 ;
  struct mutex *__cil_tmp21 ;

  {
  __mptr = (struct notifier_block const *)nb;
  __cil_tmp10 = (struct drm_i915_private *)__mptr;
  dev_priv = __cil_tmp10 + 1152921504606844856UL;
  dev = dev_priv->dev;
  connector = dev_priv->int_lvds_connector;
  {
  __cil_tmp11 = dev->switch_power_state;
  if (__cil_tmp11 != 0) {
    return (1);
  } else {

  }
  }
  {
  __cil_tmp12 = (struct drm_connector *)0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = (unsigned long )connector;
  if (__cil_tmp14 != __cil_tmp13) {
    {
    __cil_tmp15 = connector->funcs;
    __cil_tmp16 = __cil_tmp15->detect;
    __cil_tmp17 = (bool )0;
    connector->status = (*__cil_tmp16)(connector, __cil_tmp17);
    }
  } else {

  }
  }
  {
  __cil_tmp18 = (struct dmi_system_id const *)(& intel_no_modeset_on_lid);
  tmp = dmi_check_system(__cil_tmp18);
  }
  if (tmp != 0) {
    return (1);
  } else {

  }
  {
  tmp___0 = acpi_lid_open();
  }
  if (tmp___0 == 0) {
    dev_priv->modeset_on_lid = (bool )1;
    return (1);
  } else {

  }
  {
  __cil_tmp19 = dev_priv->modeset_on_lid;
  if (! __cil_tmp19) {
    return (1);
  } else {

  }
  }
  {
  dev_priv->modeset_on_lid = (bool )0;
  __cil_tmp20 = & dev->mode_config.mutex;
  mutex_lock_nested(__cil_tmp20, 0U);
  drm_helper_resume_force_mode(dev);
  __cil_tmp21 = & dev->mode_config.mutex;
  mutex_unlock(__cil_tmp21);
  }
  return (1);
}
}
static void intel_lvds_destroy(struct drm_connector *connector )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  void *__cil_tmp4 ;
  int (*__cil_tmp5)(struct notifier_block * , unsigned long , void * ) ;
  unsigned long __cil_tmp6 ;
  int (*__cil_tmp7)(struct notifier_block * , unsigned long , void * ) ;
  unsigned long __cil_tmp8 ;
  struct notifier_block *__cil_tmp9 ;
  void const *__cil_tmp10 ;

  {
  dev = connector->dev;
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  {
  __cil_tmp5 = (int (*)(struct notifier_block * , unsigned long , void * ))0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = dev_priv->lid_notifier.notifier_call;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  if (__cil_tmp8 != __cil_tmp6) {
    {
    __cil_tmp9 = & dev_priv->lid_notifier;
    acpi_lid_notifier_unregister(__cil_tmp9);
    }
  } else {

  }
  }
  {
  drm_sysfs_connector_remove(connector);
  drm_connector_cleanup(connector);
  __cil_tmp10 = (void const *)connector;
  kfree(__cil_tmp10);
  }
  return;
}
}
static int intel_lvds_set_property(struct drm_connector *connector , struct drm_property *property ,
                                   uint64_t value )
{ struct intel_lvds *intel_lvds ;
  struct intel_lvds *tmp ;
  struct drm_device *dev ;
  struct drm_crtc *crtc ;
  unsigned long __cil_tmp8 ;
  struct drm_property *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  int __cil_tmp11 ;
  uint64_t __cil_tmp12 ;
  struct drm_crtc *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  bool __cil_tmp16 ;
  struct drm_display_mode *__cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  struct drm_framebuffer *__cil_tmp20 ;

  {
  {
  tmp = intel_attached_lvds(connector);
  intel_lvds = tmp;
  dev = connector->dev;
  }
  {
  __cil_tmp8 = (unsigned long )property;
  __cil_tmp9 = dev->mode_config.scaling_mode_property;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  if (__cil_tmp10 == __cil_tmp8) {
    crtc = intel_lvds->base.base.crtc;
    if (value == 0ULL) {
      {
      drm_ut_debug_printk(4U, "drm", "intel_lvds_set_property", "no scaling not supported\n");
      }
      return (-22);
    } else {

    }
    {
    __cil_tmp11 = intel_lvds->fitting_mode;
    __cil_tmp12 = (uint64_t )__cil_tmp11;
    if (__cil_tmp12 == value) {
      return (0);
    } else {

    }
    }
    intel_lvds->fitting_mode = (int )value;
    {
    __cil_tmp13 = (struct drm_crtc *)0;
    __cil_tmp14 = (unsigned long )__cil_tmp13;
    __cil_tmp15 = (unsigned long )crtc;
    if (__cil_tmp15 != __cil_tmp14) {
      {
      __cil_tmp16 = crtc->enabled;
      if ((int )__cil_tmp16) {
        {
        __cil_tmp17 = & crtc->mode;
        __cil_tmp18 = crtc->x;
        __cil_tmp19 = crtc->y;
        __cil_tmp20 = crtc->fb;
        drm_crtc_helper_set_mode(crtc, __cil_tmp17, __cil_tmp18, __cil_tmp19, __cil_tmp20);
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  return (0);
}
}
static struct drm_encoder_helper_funcs const intel_lvds_helper_funcs =
     {& intel_lvds_dpms, (void (*)(struct drm_encoder * ))0, (void (*)(struct drm_encoder * ))0,
    & intel_lvds_mode_fixup, & intel_lvds_prepare, & intel_lvds_commit, & intel_lvds_mode_set,
    (struct drm_crtc *(*)(struct drm_encoder * ))0, (enum drm_connector_status (*)(struct drm_encoder * ,
                                                                                   struct drm_connector * ))0,
    (void (*)(struct drm_encoder * ))0};
static struct drm_connector_helper_funcs const intel_lvds_connector_helper_funcs = {& intel_lvds_get_modes,
    & intel_lvds_mode_valid, & intel_best_encoder};
static struct drm_connector_funcs const intel_lvds_connector_funcs =
     {& drm_helper_connector_dpms, (void (*)(struct drm_connector * ))0, (void (*)(struct drm_connector * ))0,
    (void (*)(struct drm_connector * ))0, & intel_lvds_detect, & drm_helper_probe_single_connector_modes,
    & intel_lvds_set_property, & intel_lvds_destroy, (void (*)(struct drm_connector * ))0};
static struct drm_encoder_funcs const intel_lvds_enc_funcs = {(void (*)(struct drm_encoder * ))0, & intel_encoder_destroy};
static int intel_no_lvds_dmi_callback(struct dmi_system_id const *id )
{ char const *__cil_tmp2 ;

  {
  {
  __cil_tmp2 = id->ident;
  drm_ut_debug_printk(4U, "drm", "intel_no_lvds_dmi_callback", "Skipping LVDS initialization for %s\n",
                      __cil_tmp2);
  }
  return (1);
}
}
static struct dmi_system_id const intel_no_lvds[11U] =
  { {& intel_no_lvds_dmi_callback, "Apple Mac Mini (Core series)", {{(unsigned char)4,
                                                                      {(char )'A',
                                                                       (char )'p',
                                                                       (char )'p',
                                                                       (char )'l',
                                                                       (char )'e',
                                                                       (char )'\000'}},
                                                                     {(unsigned char)5,
                                                                      {(char )'M',
                                                                       (char )'a',
                                                                       (char )'c',
                                                                       (char )'m',
                                                                       (char )'i',
                                                                       (char )'n',
                                                                       (char )'i',
                                                                       (char )'1',
                                                                       (char )',',
                                                                       (char )'1',
                                                                       (char )'\000'}},
                                                                     {(unsigned char)0,
                                                                      {(char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0}},
                                                                     {(unsigned char)0,
                                                                      {(char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0, (char)0,
                                                                       (char)0}}},
      (void *)0},
        {& intel_no_lvds_dmi_callback, "Apple Mac Mini (Core 2 series)", {{(unsigned char)4,
                                                                        {(char )'A',
                                                                         (char )'p',
                                                                         (char )'p',
                                                                         (char )'l',
                                                                         (char )'e',
                                                                         (char )'\000'}},
                                                                       {(unsigned char)5,
                                                                        {(char )'M',
                                                                         (char )'a',
                                                                         (char )'c',
                                                                         (char )'m',
                                                                         (char )'i',
                                                                         (char )'n',
                                                                         (char )'i',
                                                                         (char )'2',
                                                                         (char )',',
                                                                         (char )'1',
                                                                         (char )'\000'}},
                                                                       {(unsigned char)0,
                                                                        {(char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0}},
                                                                       {(unsigned char)0,
                                                                        {(char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0}}},
      (void *)0},
        {& intel_no_lvds_dmi_callback, "MSI IM-945GSE-A", {{(unsigned char)4, {(char )'M',
                                                                            (char )'S',
                                                                            (char )'I',
                                                                            (char )'\000'}},
                                                        {(unsigned char)5, {(char )'A',
                                                                            (char )'9',
                                                                            (char )'8',
                                                                            (char )'3',
                                                                            (char )'0',
                                                                            (char )'I',
                                                                            (char )'M',
                                                                            (char )'S',
                                                                            (char )'\000'}},
                                                        {(unsigned char)0, {(char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0}},
                                                        {(unsigned char)0, {(char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0,
                                                                            (char)0}}},
      (void *)0},
        {& intel_no_lvds_dmi_callback, "Dell Studio Hybrid", {{(unsigned char)4, {(char )'D',
                                                                               (char )'e',
                                                                               (char )'l',
                                                                               (char )'l',
                                                                               (char )' ',
                                                                               (char )'I',
                                                                               (char )'n',
                                                                               (char )'c',
                                                                               (char )'.',
                                                                               (char )'\000'}},
                                                           {(unsigned char)5, {(char )'S',
                                                                               (char )'t',
                                                                               (char )'u',
                                                                               (char )'d',
                                                                               (char )'i',
                                                                               (char )'o',
                                                                               (char )' ',
                                                                               (char )'H',
                                                                               (char )'y',
                                                                               (char )'b',
                                                                               (char )'r',
                                                                               (char )'i',
                                                                               (char )'d',
                                                                               (char )' ',
                                                                               (char )'1',
                                                                               (char )'4',
                                                                               (char )'0',
                                                                               (char )'g',
                                                                               (char )'\000'}},
                                                           {(unsigned char)0, {(char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0}},
                                                           {(unsigned char)0, {(char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0,
                                                                               (char)0}}},
      (void *)0},
        {& intel_no_lvds_dmi_callback, "AOpen Mini PC", {{(unsigned char)4, {(char )'A',
                                                                          (char )'O',
                                                                          (char )'p',
                                                                          (char )'e',
                                                                          (char )'n',
                                                                          (char )'\000'}},
                                                      {(unsigned char)5, {(char )'i',
                                                                          (char )'9',
                                                                          (char )'6',
                                                                          (char )'5',
                                                                          (char )'G',
                                                                          (char )'M',
                                                                          (char )'x',
                                                                          (char )'-',
                                                                          (char )'I',
                                                                          (char )'F',
                                                                          (char )'\000'}},
                                                      {(unsigned char)0, {(char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0}},
                                                      {(unsigned char)0, {(char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0,
                                                                          (char)0}}},
      (void *)0},
        {& intel_no_lvds_dmi_callback, "AOpen Mini PC MP915", {{(unsigned char)9, {(char )'A',
                                                                                (char )'O',
                                                                                (char )'p',
                                                                                (char )'e',
                                                                                (char )'n',
                                                                                (char )'\000'}},
                                                            {(unsigned char)10, {(char )'i',
                                                                                 (char )'9',
                                                                                 (char )'1',
                                                                                 (char )'5',
                                                                                 (char )'G',
                                                                                 (char )'M',
                                                                                 (char )'x',
                                                                                 (char )'-',
                                                                                 (char )'F',
                                                                                 (char )'\000'}},
                                                            {(unsigned char)0, {(char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0}},
                                                            {(unsigned char)0, {(char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0,
                                                                                (char)0}}},
      (void *)0},
        {& intel_no_lvds_dmi_callback, "AOpen i915GMm-HFS", {{(unsigned char)9, {(char )'A',
                                                                              (char )'O',
                                                                              (char )'p',
                                                                              (char )'e',
                                                                              (char )'n',
                                                                              (char )'\000'}},
                                                          {(unsigned char)10, {(char )'i',
                                                                               (char )'9',
                                                                               (char )'1',
                                                                               (char )'5',
                                                                               (char )'G',
                                                                               (char )'M',
                                                                               (char )'m',
                                                                               (char )'-',
                                                                               (char )'H',
                                                                               (char )'F',
                                                                               (char )'S',
                                                                               (char )'\000'}},
                                                          {(unsigned char)0, {(char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0}},
                                                          {(unsigned char)0, {(char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0}}},
      (void *)0},
        {& intel_no_lvds_dmi_callback, "Aopen i945GTt-VFA", {{(unsigned char)6, {(char )'A',
                                                                              (char )'O',
                                                                              (char )'0',
                                                                              (char )'0',
                                                                              (char )'0',
                                                                              (char )'0',
                                                                              (char )'1',
                                                                              (char )'J',
                                                                              (char )'W',
                                                                              (char )'\000'}},
                                                          {(unsigned char)0, {(char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0}},
                                                          {(unsigned char)0, {(char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0}},
                                                          {(unsigned char)0, {(char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0,
                                                                              (char)0}}},
      (void *)0},
        {& intel_no_lvds_dmi_callback, "Clientron U800", {{(unsigned char)4, {(char )'C',
                                                                           (char )'l',
                                                                           (char )'i',
                                                                           (char )'e',
                                                                           (char )'n',
                                                                           (char )'t',
                                                                           (char )'r',
                                                                           (char )'o',
                                                                           (char )'n',
                                                                           (char )'\000'}},
                                                       {(unsigned char)5, {(char )'U',
                                                                           (char )'8',
                                                                           (char )'0',
                                                                           (char )'0',
                                                                           (char )'\000'}},
                                                       {(unsigned char)0, {(char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0}},
                                                       {(unsigned char)0, {(char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0,
                                                                           (char)0}}},
      (void *)0},
        {& intel_no_lvds_dmi_callback, "Asus EeeBox PC EB1007", {{(unsigned char)4, {(char )'A',
                                                                                  (char )'S',
                                                                                  (char )'U',
                                                                                  (char )'S',
                                                                                  (char )'T',
                                                                                  (char )'e',
                                                                                  (char )'K',
                                                                                  (char )' ',
                                                                                  (char )'C',
                                                                                  (char )'o',
                                                                                  (char )'m',
                                                                                  (char )'p',
                                                                                  (char )'u',
                                                                                  (char )'t',
                                                                                  (char )'e',
                                                                                  (char )'r',
                                                                                  (char )' ',
                                                                                  (char )'I',
                                                                                  (char )'N',
                                                                                  (char )'C',
                                                                                  (char )'.',
                                                                                  (char )'\000'}},
                                                              {(unsigned char)5, {(char )'E',
                                                                                  (char )'B',
                                                                                  (char )'1',
                                                                                  (char )'0',
                                                                                  (char )'0',
                                                                                  (char )'7',
                                                                                  (char )'\000'}},
                                                              {(unsigned char)0, {(char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0}},
                                                              {(unsigned char)0, {(char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0,
                                                                                  (char)0}}},
      (void *)0},
        {(int (*)(struct dmi_system_id const * ))0, (char const *)0, {{(unsigned char)0,
                                                                        {(char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0}},
                                                                       {(unsigned char)0,
                                                                        {(char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0}},
                                                                       {(unsigned char)0,
                                                                        {(char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0}},
                                                                       {(unsigned char)0,
                                                                        {(char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0,
                                                                         (char)0}}},
      (void *)0}};
static void intel_find_lvds_downclock(struct drm_device *dev , struct drm_display_mode *fixed_mode ,
                                      struct drm_connector *connector )
{ struct drm_i915_private *dev_priv ;
  struct drm_display_mode *scan ;
  int temp_downclock ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  void *__cil_tmp9 ;
  struct list_head *__cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  struct list_head *__cil_tmp28 ;
  struct list_head *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  struct list_head *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;

  {
  __cil_tmp9 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  temp_downclock = fixed_mode->clock;
  __cil_tmp10 = connector->probed_modes.next;
  __mptr = (struct list_head const *)__cil_tmp10;
  scan = (struct drm_display_mode *)__mptr;
  goto ldv_40358;
  ldv_40357: ;
  {
  __cil_tmp11 = fixed_mode->hdisplay;
  __cil_tmp12 = scan->hdisplay;
  if (__cil_tmp12 == __cil_tmp11) {
    {
    __cil_tmp13 = fixed_mode->hsync_start;
    __cil_tmp14 = scan->hsync_start;
    if (__cil_tmp14 == __cil_tmp13) {
      {
      __cil_tmp15 = fixed_mode->hsync_end;
      __cil_tmp16 = scan->hsync_end;
      if (__cil_tmp16 == __cil_tmp15) {
        {
        __cil_tmp17 = fixed_mode->htotal;
        __cil_tmp18 = scan->htotal;
        if (__cil_tmp18 == __cil_tmp17) {
          {
          __cil_tmp19 = fixed_mode->vdisplay;
          __cil_tmp20 = scan->vdisplay;
          if (__cil_tmp20 == __cil_tmp19) {
            {
            __cil_tmp21 = fixed_mode->vsync_start;
            __cil_tmp22 = scan->vsync_start;
            if (__cil_tmp22 == __cil_tmp21) {
              {
              __cil_tmp23 = fixed_mode->vsync_end;
              __cil_tmp24 = scan->vsync_end;
              if (__cil_tmp24 == __cil_tmp23) {
                {
                __cil_tmp25 = fixed_mode->vtotal;
                __cil_tmp26 = scan->vtotal;
                if (__cil_tmp26 == __cil_tmp25) {
                  {
                  __cil_tmp27 = scan->clock;
                  if (__cil_tmp27 < temp_downclock) {
                    temp_downclock = scan->clock;
                  } else {

                  }
                  }
                } else {

                }
                }
              } else {

              }
              }
            } else {

            }
            }
          } else {

          }
          }
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  __cil_tmp28 = scan->head.next;
  __mptr___0 = (struct list_head const *)__cil_tmp28;
  scan = (struct drm_display_mode *)__mptr___0;
  ldv_40358: ;
  {
  __cil_tmp29 = & connector->probed_modes;
  __cil_tmp30 = (unsigned long )__cil_tmp29;
  __cil_tmp31 = & scan->head;
  __cil_tmp32 = (unsigned long )__cil_tmp31;
  if (__cil_tmp32 != __cil_tmp30) {
    goto ldv_40357;
  } else {
    goto ldv_40359;
  }
  }
  ldv_40359: ;
  {
  __cil_tmp33 = fixed_mode->clock;
  if (__cil_tmp33 > temp_downclock) {
    if (i915_lvds_downclock != 0U) {
      {
      dev_priv->lvds_downclock_avail = (bool )1;
      dev_priv->lvds_downclock = temp_downclock;
      __cil_tmp34 = fixed_mode->clock;
      drm_ut_debug_printk(4U, "drm", "intel_find_lvds_downclock", "LVDS downclock is found in EDID. Normal clock %dKhz, downclock %dKhz\n",
                          __cil_tmp34, temp_downclock);
      }
    } else {

    }
  } else {

  }
  }
  return;
}
}
static bool lvds_is_present_in_vbt(struct drm_device *dev , u8 *i2c_pin )
{ struct drm_i915_private *dev_priv ;
  int i ;
  struct child_device_config *child ;
  void *__cil_tmp6 ;
  int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct child_device_config *__cil_tmp9 ;
  u16 __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  u16 __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  u8 __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  u16 __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  void *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  void *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  int __cil_tmp22 ;

  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  {
  __cil_tmp7 = dev_priv->child_dev_num;
  if (__cil_tmp7 == 0) {
    return ((bool )1);
  } else {

  }
  }
  i = 0;
  goto ldv_40370;
  ldv_40369:
  __cil_tmp8 = (unsigned long )i;
  __cil_tmp9 = dev_priv->child_dev;
  child = __cil_tmp9 + __cil_tmp8;
  {
  __cil_tmp10 = child->device_type;
  __cil_tmp11 = (unsigned int )__cil_tmp10;
  if (__cil_tmp11 != 4130U) {
    {
    __cil_tmp12 = child->device_type;
    __cil_tmp13 = (unsigned int )__cil_tmp12;
    if (__cil_tmp13 != 34U) {
      goto ldv_40368;
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp14 = child->i2c_pin;
  __cil_tmp15 = (unsigned int )__cil_tmp14;
  if (__cil_tmp15 != 0U) {
    *i2c_pin = child->i2c_pin;
  } else {

  }
  }
  {
  __cil_tmp16 = child->addin_offset;
  __cil_tmp17 = (unsigned int )__cil_tmp16;
  if (__cil_tmp17 != 0U) {
    return ((bool )1);
  } else {

  }
  }
  {
  __cil_tmp18 = (void *)0;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  __cil_tmp20 = dev_priv->opregion.vbt;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  if (__cil_tmp21 != __cil_tmp19) {
    return ((bool )1);
  } else {

  }
  }
  ldv_40368:
  i = i + 1;
  ldv_40370: ;
  {
  __cil_tmp22 = dev_priv->child_dev_num;
  if (__cil_tmp22 > i) {
    goto ldv_40369;
  } else {
    goto ldv_40371;
  }
  }
  ldv_40371: ;
  return ((bool )0);
}
}
bool intel_lvds_init(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct intel_lvds *intel_lvds ;
  struct intel_encoder *intel_encoder ;
  struct intel_connector *intel_connector ;
  struct drm_connector *connector ;
  struct drm_encoder *encoder ;
  struct drm_display_mode *scan ;
  struct drm_crtc *crtc ;
  u32 lvds ;
  int pipe ;
  u8 pin ;
  int tmp ;
  bool tmp___0 ;
  int tmp___1 ;
  u32 tmp___2 ;
  void *tmp___3 ;
  void *tmp___4 ;
  int tmp___5 ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  u32 pwm ;
  u32 tmp___6 ;
  int tmp___7 ;
  void *__cil_tmp25 ;
  struct dmi_system_id const *__cil_tmp26 ;
  void *__cil_tmp27 ;
  struct drm_i915_private *__cil_tmp28 ;
  struct intel_device_info const *__cil_tmp29 ;
  u8 __cil_tmp30 ;
  unsigned char __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  void *__cil_tmp33 ;
  struct drm_i915_private *__cil_tmp34 ;
  struct intel_device_info const *__cil_tmp35 ;
  u8 __cil_tmp36 ;
  unsigned char __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  void *__cil_tmp39 ;
  struct drm_i915_private *__cil_tmp40 ;
  struct intel_device_info const *__cil_tmp41 ;
  unsigned char *__cil_tmp42 ;
  unsigned char *__cil_tmp43 ;
  unsigned char __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  bool __cil_tmp47 ;
  struct intel_lvds *__cil_tmp48 ;
  unsigned long __cil_tmp49 ;
  unsigned long __cil_tmp50 ;
  struct intel_connector *__cil_tmp51 ;
  unsigned long __cil_tmp52 ;
  unsigned long __cil_tmp53 ;
  void const *__cil_tmp54 ;
  void *__cil_tmp55 ;
  struct drm_i915_private *__cil_tmp56 ;
  struct intel_device_info const *__cil_tmp57 ;
  u8 __cil_tmp58 ;
  unsigned char __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  void *__cil_tmp61 ;
  struct drm_i915_private *__cil_tmp62 ;
  struct intel_device_info const *__cil_tmp63 ;
  u8 __cil_tmp64 ;
  unsigned char __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  void *__cil_tmp67 ;
  struct drm_i915_private *__cil_tmp68 ;
  struct intel_device_info const *__cil_tmp69 ;
  unsigned char *__cil_tmp70 ;
  unsigned char *__cil_tmp71 ;
  unsigned char __cil_tmp72 ;
  unsigned int __cil_tmp73 ;
  struct drm_connector *__cil_tmp74 ;
  struct drm_encoder *__cil_tmp75 ;
  void *__cil_tmp76 ;
  struct drm_i915_private *__cil_tmp77 ;
  struct intel_device_info const *__cil_tmp78 ;
  u8 __cil_tmp79 ;
  unsigned char __cil_tmp80 ;
  unsigned int __cil_tmp81 ;
  int __cil_tmp82 ;
  struct drm_connector *__cil_tmp83 ;
  struct drm_property *__cil_tmp84 ;
  unsigned long __cil_tmp85 ;
  struct intel_gmbus *__cil_tmp86 ;
  struct intel_gmbus *__cil_tmp87 ;
  struct i2c_adapter *__cil_tmp88 ;
  struct edid *__cil_tmp89 ;
  unsigned long __cil_tmp90 ;
  struct edid *__cil_tmp91 ;
  unsigned long __cil_tmp92 ;
  struct edid *__cil_tmp93 ;
  struct edid *__cil_tmp94 ;
  struct edid *__cil_tmp95 ;
  void const *__cil_tmp96 ;
  struct edid *__cil_tmp97 ;
  unsigned long __cil_tmp98 ;
  struct edid *__cil_tmp99 ;
  unsigned long __cil_tmp100 ;
  struct list_head *__cil_tmp101 ;
  int __cil_tmp102 ;
  int __cil_tmp103 ;
  struct drm_display_mode const *__cil_tmp104 ;
  struct drm_display_mode *__cil_tmp105 ;
  struct list_head *__cil_tmp106 ;
  struct list_head *__cil_tmp107 ;
  unsigned long __cil_tmp108 ;
  struct list_head *__cil_tmp109 ;
  unsigned long __cil_tmp110 ;
  struct drm_display_mode *__cil_tmp111 ;
  unsigned long __cil_tmp112 ;
  struct drm_display_mode *__cil_tmp113 ;
  unsigned long __cil_tmp114 ;
  struct drm_display_mode *__cil_tmp115 ;
  struct drm_display_mode const *__cil_tmp116 ;
  struct drm_display_mode *__cil_tmp117 ;
  unsigned long __cil_tmp118 ;
  struct drm_display_mode *__cil_tmp119 ;
  unsigned long __cil_tmp120 ;
  struct drm_display_mode *__cil_tmp121 ;
  struct drm_display_mode *__cil_tmp122 ;
  int __cil_tmp123 ;
  void *__cil_tmp124 ;
  struct drm_i915_private *__cil_tmp125 ;
  struct intel_device_info const *__cil_tmp126 ;
  u8 __cil_tmp127 ;
  unsigned char __cil_tmp128 ;
  unsigned int __cil_tmp129 ;
  void *__cil_tmp130 ;
  struct drm_i915_private *__cil_tmp131 ;
  struct intel_device_info const *__cil_tmp132 ;
  u8 __cil_tmp133 ;
  unsigned char __cil_tmp134 ;
  unsigned int __cil_tmp135 ;
  void *__cil_tmp136 ;
  struct drm_i915_private *__cil_tmp137 ;
  struct intel_device_info const *__cil_tmp138 ;
  unsigned char *__cil_tmp139 ;
  unsigned char *__cil_tmp140 ;
  unsigned char __cil_tmp141 ;
  unsigned int __cil_tmp142 ;
  unsigned int __cil_tmp143 ;
  struct drm_crtc *__cil_tmp144 ;
  unsigned long __cil_tmp145 ;
  unsigned long __cil_tmp146 ;
  int __cil_tmp147 ;
  struct drm_display_mode *__cil_tmp148 ;
  unsigned long __cil_tmp149 ;
  struct drm_display_mode *__cil_tmp150 ;
  unsigned long __cil_tmp151 ;
  struct drm_display_mode *__cil_tmp152 ;
  struct drm_display_mode *__cil_tmp153 ;
  int __cil_tmp154 ;
  struct drm_display_mode *__cil_tmp155 ;
  unsigned long __cil_tmp156 ;
  struct drm_display_mode *__cil_tmp157 ;
  unsigned long __cil_tmp158 ;
  void *__cil_tmp159 ;
  struct drm_i915_private *__cil_tmp160 ;
  struct intel_device_info const *__cil_tmp161 ;
  u8 __cil_tmp162 ;
  unsigned char __cil_tmp163 ;
  unsigned int __cil_tmp164 ;
  void *__cil_tmp165 ;
  struct drm_i915_private *__cil_tmp166 ;
  struct intel_device_info const *__cil_tmp167 ;
  u8 __cil_tmp168 ;
  unsigned char __cil_tmp169 ;
  unsigned int __cil_tmp170 ;
  void *__cil_tmp171 ;
  struct drm_i915_private *__cil_tmp172 ;
  struct intel_device_info const *__cil_tmp173 ;
  unsigned char *__cil_tmp174 ;
  unsigned char *__cil_tmp175 ;
  unsigned char __cil_tmp176 ;
  unsigned int __cil_tmp177 ;
  unsigned int __cil_tmp178 ;
  unsigned int __cil_tmp179 ;
  unsigned int __cil_tmp180 ;
  unsigned int __cil_tmp181 ;
  struct notifier_block *__cil_tmp182 ;
  void const *__cil_tmp183 ;
  void const *__cil_tmp184 ;

  {
  {
  __cil_tmp25 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp25;
  __cil_tmp26 = (struct dmi_system_id const *)(& intel_no_lvds);
  tmp = dmi_check_system(__cil_tmp26);
  }
  if (tmp != 0) {
    return ((bool )0);
  } else {

  }
  {
  pin = (u8 )3U;
  tmp___0 = lvds_is_present_in_vbt(dev, & pin);
  }
  if (tmp___0) {
    tmp___1 = 0;
  } else {
    tmp___1 = 1;
  }
  if (tmp___1) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_lvds_init", "LVDS is not present in VBT\n");
    }
    return ((bool )0);
  } else {

  }
  {
  __cil_tmp27 = dev->dev_private;
  __cil_tmp28 = (struct drm_i915_private *)__cil_tmp27;
  __cil_tmp29 = __cil_tmp28->info;
  __cil_tmp30 = __cil_tmp29->gen;
  __cil_tmp31 = (unsigned char )__cil_tmp30;
  __cil_tmp32 = (unsigned int )__cil_tmp31;
  if (__cil_tmp32 == 5U) {
    goto _L;
  } else {
    {
    __cil_tmp33 = dev->dev_private;
    __cil_tmp34 = (struct drm_i915_private *)__cil_tmp33;
    __cil_tmp35 = __cil_tmp34->info;
    __cil_tmp36 = __cil_tmp35->gen;
    __cil_tmp37 = (unsigned char )__cil_tmp36;
    __cil_tmp38 = (unsigned int )__cil_tmp37;
    if (__cil_tmp38 == 6U) {
      goto _L;
    } else {
      {
      __cil_tmp39 = dev->dev_private;
      __cil_tmp40 = (struct drm_i915_private *)__cil_tmp39;
      __cil_tmp41 = __cil_tmp40->info;
      __cil_tmp42 = (unsigned char *)__cil_tmp41;
      __cil_tmp43 = __cil_tmp42 + 2UL;
      __cil_tmp44 = *__cil_tmp43;
      __cil_tmp45 = (unsigned int )__cil_tmp44;
      if (__cil_tmp45 != 0U) {
        _L:
        {
        tmp___2 = i915_read32___8(dev_priv, 921984U);
        }
        {
        __cil_tmp46 = tmp___2 & 2U;
        if (__cil_tmp46 == 0U) {
          return ((bool )0);
        } else {

        }
        }
        {
        __cil_tmp47 = dev_priv->edp.support;
        if ((int )__cil_tmp47) {
          {
          drm_ut_debug_printk(4U, "drm", "intel_lvds_init", "disable LVDS for eDP support\n");
          }
          return ((bool )0);
        } else {

        }
        }
      } else {

      }
      }
    }
    }
  }
  }
  {
  tmp___3 = kzalloc(128UL, 208U);
  intel_lvds = (struct intel_lvds *)tmp___3;
  }
  {
  __cil_tmp48 = (struct intel_lvds *)0;
  __cil_tmp49 = (unsigned long )__cil_tmp48;
  __cil_tmp50 = (unsigned long )intel_lvds;
  if (__cil_tmp50 == __cil_tmp49) {
    return ((bool )0);
  } else {

  }
  }
  {
  tmp___4 = kzalloc(1576UL, 208U);
  intel_connector = (struct intel_connector *)tmp___4;
  }
  {
  __cil_tmp51 = (struct intel_connector *)0;
  __cil_tmp52 = (unsigned long )__cil_tmp51;
  __cil_tmp53 = (unsigned long )intel_connector;
  if (__cil_tmp53 == __cil_tmp52) {
    {
    __cil_tmp54 = (void const *)intel_lvds;
    kfree(__cil_tmp54);
    }
    return ((bool )0);
  } else {

  }
  }
  {
  __cil_tmp55 = dev->dev_private;
  __cil_tmp56 = (struct drm_i915_private *)__cil_tmp55;
  __cil_tmp57 = __cil_tmp56->info;
  __cil_tmp58 = __cil_tmp57->gen;
  __cil_tmp59 = (unsigned char )__cil_tmp58;
  __cil_tmp60 = (unsigned int )__cil_tmp59;
  if (__cil_tmp60 != 5U) {
    {
    __cil_tmp61 = dev->dev_private;
    __cil_tmp62 = (struct drm_i915_private *)__cil_tmp61;
    __cil_tmp63 = __cil_tmp62->info;
    __cil_tmp64 = __cil_tmp63->gen;
    __cil_tmp65 = (unsigned char )__cil_tmp64;
    __cil_tmp66 = (unsigned int )__cil_tmp65;
    if (__cil_tmp66 != 6U) {
      {
      __cil_tmp67 = dev->dev_private;
      __cil_tmp68 = (struct drm_i915_private *)__cil_tmp67;
      __cil_tmp69 = __cil_tmp68->info;
      __cil_tmp70 = (unsigned char *)__cil_tmp69;
      __cil_tmp71 = __cil_tmp70 + 2UL;
      __cil_tmp72 = *__cil_tmp71;
      __cil_tmp73 = (unsigned int )__cil_tmp72;
      if (__cil_tmp73 == 0U) {
        {
        intel_lvds->pfit_control = i915_read32___8(dev_priv, 397872U);
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  intel_encoder = & intel_lvds->base;
  encoder = & intel_encoder->base;
  connector = & intel_connector->base;
  __cil_tmp74 = & intel_connector->base;
  drm_connector_init(dev, __cil_tmp74, & intel_lvds_connector_funcs, 7);
  __cil_tmp75 = & intel_encoder->base;
  drm_encoder_init(dev, __cil_tmp75, & intel_lvds_enc_funcs, 3);
  intel_connector_attach_encoder(intel_connector, intel_encoder);
  intel_encoder->type = 4;
  intel_encoder->clone_mask = 16384;
  intel_encoder->crtc_mask = 2;
  }
  {
  __cil_tmp76 = dev->dev_private;
  __cil_tmp77 = (struct drm_i915_private *)__cil_tmp76;
  __cil_tmp78 = __cil_tmp77->info;
  __cil_tmp79 = __cil_tmp78->gen;
  __cil_tmp80 = (unsigned char )__cil_tmp79;
  __cil_tmp81 = (unsigned int )__cil_tmp80;
  if (__cil_tmp81 > 4U) {
    __cil_tmp82 = intel_encoder->crtc_mask;
    intel_encoder->crtc_mask = __cil_tmp82 | 1;
  } else {

  }
  }
  {
  drm_encoder_helper_add(encoder, & intel_lvds_helper_funcs);
  drm_connector_helper_add(connector, & intel_lvds_connector_helper_funcs);
  connector->display_info.subpixel_order = (enum subpixel_order )1;
  connector->interlace_allowed = (bool )0;
  connector->doublescan_allowed = (bool )0;
  drm_mode_create_scaling_mode_property(dev);
  __cil_tmp83 = & intel_connector->base;
  __cil_tmp84 = dev->mode_config.scaling_mode_property;
  drm_connector_attach_property(__cil_tmp83, __cil_tmp84, 3ULL);
  intel_lvds->fitting_mode = 3;
  __cil_tmp85 = (unsigned long )pin;
  __cil_tmp86 = dev_priv->gmbus;
  __cil_tmp87 = __cil_tmp86 + __cil_tmp85;
  __cil_tmp88 = & __cil_tmp87->adapter;
  intel_lvds->edid = drm_get_edid(connector, __cil_tmp88);
  }
  {
  __cil_tmp89 = (struct edid *)0;
  __cil_tmp90 = (unsigned long )__cil_tmp89;
  __cil_tmp91 = intel_lvds->edid;
  __cil_tmp92 = (unsigned long )__cil_tmp91;
  if (__cil_tmp92 != __cil_tmp90) {
    {
    __cil_tmp93 = intel_lvds->edid;
    tmp___5 = drm_add_edid_modes(connector, __cil_tmp93);
    }
    if (tmp___5 != 0) {
      {
      __cil_tmp94 = intel_lvds->edid;
      drm_mode_connector_update_edid_property(connector, __cil_tmp94);
      }
    } else {
      {
      __cil_tmp95 = intel_lvds->edid;
      __cil_tmp96 = (void const *)__cil_tmp95;
      kfree(__cil_tmp96);
      intel_lvds->edid = (struct edid *)0;
      }
    }
  } else {

  }
  }
  {
  __cil_tmp97 = (struct edid *)0;
  __cil_tmp98 = (unsigned long )__cil_tmp97;
  __cil_tmp99 = intel_lvds->edid;
  __cil_tmp100 = (unsigned long )__cil_tmp99;
  if (__cil_tmp100 == __cil_tmp98) {
    connector->display_info.min_vfreq = 0U;
    connector->display_info.max_vfreq = 200U;
    connector->display_info.min_hfreq = 0U;
    connector->display_info.max_hfreq = 200U;
  } else {

  }
  }
  __cil_tmp101 = connector->probed_modes.next;
  __mptr = (struct list_head const *)__cil_tmp101;
  scan = (struct drm_display_mode *)__mptr;
  goto ldv_40393;
  ldv_40392: ;
  {
  __cil_tmp102 = scan->type;
  __cil_tmp103 = __cil_tmp102 & 8;
  if (__cil_tmp103 != 0) {
    {
    __cil_tmp104 = (struct drm_display_mode const *)scan;
    intel_lvds->fixed_mode = drm_mode_duplicate(dev, __cil_tmp104);
    __cil_tmp105 = intel_lvds->fixed_mode;
    intel_find_lvds_downclock(dev, __cil_tmp105, connector);
    }
    goto out;
  } else {

  }
  }
  __cil_tmp106 = scan->head.next;
  __mptr___0 = (struct list_head const *)__cil_tmp106;
  scan = (struct drm_display_mode *)__mptr___0;
  ldv_40393: ;
  {
  __cil_tmp107 = & connector->probed_modes;
  __cil_tmp108 = (unsigned long )__cil_tmp107;
  __cil_tmp109 = & scan->head;
  __cil_tmp110 = (unsigned long )__cil_tmp109;
  if (__cil_tmp110 != __cil_tmp108) {
    goto ldv_40392;
  } else {
    goto ldv_40394;
  }
  }
  ldv_40394: ;
  {
  __cil_tmp111 = (struct drm_display_mode *)0;
  __cil_tmp112 = (unsigned long )__cil_tmp111;
  __cil_tmp113 = dev_priv->lfp_lvds_vbt_mode;
  __cil_tmp114 = (unsigned long )__cil_tmp113;
  if (__cil_tmp114 != __cil_tmp112) {
    {
    __cil_tmp115 = dev_priv->lfp_lvds_vbt_mode;
    __cil_tmp116 = (struct drm_display_mode const *)__cil_tmp115;
    intel_lvds->fixed_mode = drm_mode_duplicate(dev, __cil_tmp116);
    }
    {
    __cil_tmp117 = (struct drm_display_mode *)0;
    __cil_tmp118 = (unsigned long )__cil_tmp117;
    __cil_tmp119 = intel_lvds->fixed_mode;
    __cil_tmp120 = (unsigned long )__cil_tmp119;
    if (__cil_tmp120 != __cil_tmp118) {
      __cil_tmp121 = intel_lvds->fixed_mode;
      __cil_tmp122 = intel_lvds->fixed_mode;
      __cil_tmp123 = __cil_tmp122->type;
      __cil_tmp121->type = __cil_tmp123 | 8;
      goto out;
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp124 = dev->dev_private;
  __cil_tmp125 = (struct drm_i915_private *)__cil_tmp124;
  __cil_tmp126 = __cil_tmp125->info;
  __cil_tmp127 = __cil_tmp126->gen;
  __cil_tmp128 = (unsigned char )__cil_tmp127;
  __cil_tmp129 = (unsigned int )__cil_tmp128;
  if (__cil_tmp129 == 5U) {
    goto failed;
  } else {
    {
    __cil_tmp130 = dev->dev_private;
    __cil_tmp131 = (struct drm_i915_private *)__cil_tmp130;
    __cil_tmp132 = __cil_tmp131->info;
    __cil_tmp133 = __cil_tmp132->gen;
    __cil_tmp134 = (unsigned char )__cil_tmp133;
    __cil_tmp135 = (unsigned int )__cil_tmp134;
    if (__cil_tmp135 == 6U) {
      goto failed;
    } else {
      {
      __cil_tmp136 = dev->dev_private;
      __cil_tmp137 = (struct drm_i915_private *)__cil_tmp136;
      __cil_tmp138 = __cil_tmp137->info;
      __cil_tmp139 = (unsigned char *)__cil_tmp138;
      __cil_tmp140 = __cil_tmp139 + 2UL;
      __cil_tmp141 = *__cil_tmp140;
      __cil_tmp142 = (unsigned int )__cil_tmp141;
      if (__cil_tmp142 != 0U) {
        goto failed;
      } else {

      }
      }
    }
    }
  }
  }
  {
  lvds = i915_read32___8(dev_priv, 397696U);
  __cil_tmp143 = lvds & 1073741824U;
  pipe = __cil_tmp143 != 0U;
  crtc = intel_get_crtc_for_pipe(dev, pipe);
  }
  {
  __cil_tmp144 = (struct drm_crtc *)0;
  __cil_tmp145 = (unsigned long )__cil_tmp144;
  __cil_tmp146 = (unsigned long )crtc;
  if (__cil_tmp146 != __cil_tmp145) {
    {
    __cil_tmp147 = (int )lvds;
    if (__cil_tmp147 < 0) {
      {
      intel_lvds->fixed_mode = intel_crtc_mode_get(dev, crtc);
      }
      {
      __cil_tmp148 = (struct drm_display_mode *)0;
      __cil_tmp149 = (unsigned long )__cil_tmp148;
      __cil_tmp150 = intel_lvds->fixed_mode;
      __cil_tmp151 = (unsigned long )__cil_tmp150;
      if (__cil_tmp151 != __cil_tmp149) {
        __cil_tmp152 = intel_lvds->fixed_mode;
        __cil_tmp153 = intel_lvds->fixed_mode;
        __cil_tmp154 = __cil_tmp153->type;
        __cil_tmp152->type = __cil_tmp154 | 8;
        goto out;
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp155 = (struct drm_display_mode *)0;
  __cil_tmp156 = (unsigned long )__cil_tmp155;
  __cil_tmp157 = intel_lvds->fixed_mode;
  __cil_tmp158 = (unsigned long )__cil_tmp157;
  if (__cil_tmp158 == __cil_tmp156) {
    goto failed;
  } else {

  }
  }
  out: ;
  {
  __cil_tmp159 = dev->dev_private;
  __cil_tmp160 = (struct drm_i915_private *)__cil_tmp159;
  __cil_tmp161 = __cil_tmp160->info;
  __cil_tmp162 = __cil_tmp161->gen;
  __cil_tmp163 = (unsigned char )__cil_tmp162;
  __cil_tmp164 = (unsigned int )__cil_tmp163;
  if (__cil_tmp164 == 5U) {
    goto _L___0;
  } else {
    {
    __cil_tmp165 = dev->dev_private;
    __cil_tmp166 = (struct drm_i915_private *)__cil_tmp165;
    __cil_tmp167 = __cil_tmp166->info;
    __cil_tmp168 = __cil_tmp167->gen;
    __cil_tmp169 = (unsigned char )__cil_tmp168;
    __cil_tmp170 = (unsigned int )__cil_tmp169;
    if (__cil_tmp170 == 6U) {
      goto _L___0;
    } else {
      {
      __cil_tmp171 = dev->dev_private;
      __cil_tmp172 = (struct drm_i915_private *)__cil_tmp171;
      __cil_tmp173 = __cil_tmp172->info;
      __cil_tmp174 = (unsigned char *)__cil_tmp173;
      __cil_tmp175 = __cil_tmp174 + 2UL;
      __cil_tmp176 = *__cil_tmp175;
      __cil_tmp177 = (unsigned int )__cil_tmp176;
      if (__cil_tmp177 != 0U) {
        _L___0:
        {
        tmp___6 = i915_read32___8(dev_priv, 921984U);
        __cil_tmp178 = tmp___6 & 1073741824U;
        pipe = __cil_tmp178 != 0U;
        pwm = i915_read32___8(dev_priv, 295504U);
        }
        if (pipe == 0) {
          {
          __cil_tmp179 = pwm & 536870912U;
          if (__cil_tmp179 != 0U) {
            {
            __cil_tmp180 = pwm & 2147483647U;
            i915_write32___6(dev_priv, 295504U, __cil_tmp180);
            }
          } else {

          }
          }
        } else {

        }
        if (pipe != 0) {
          pwm = pwm | 536870912U;
        } else {
          pwm = pwm & 3758096383U;
        }
        {
        __cil_tmp181 = pwm | 2147483648U;
        i915_write32___6(dev_priv, 295504U, __cil_tmp181);
        pwm = i915_read32___8(dev_priv, 819792U);
        pwm = pwm | 2147483648U;
        i915_write32___6(dev_priv, 819792U, pwm);
        }
      } else {

      }
      }
    }
    }
  }
  }
  {
  dev_priv->lid_notifier.notifier_call = & intel_lid_notify;
  __cil_tmp182 = & dev_priv->lid_notifier;
  tmp___7 = acpi_lid_notifier_register(__cil_tmp182);
  }
  if (tmp___7 != 0) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_lvds_init", "lid notifier registration failed\n");
    dev_priv->lid_notifier.notifier_call = (int (*)(struct notifier_block * , unsigned long ,
                                                    void * ))0;
    }
  } else {

  }
  {
  dev_priv->int_lvds_connector = connector;
  drm_sysfs_connector_add(connector);
  }
  return ((bool )1);
  failed:
  {
  drm_ut_debug_printk(4U, "drm", "intel_lvds_init", "No LVDS modes found, disabling.\n");
  drm_connector_cleanup(connector);
  drm_encoder_cleanup(encoder);
  __cil_tmp183 = (void const *)intel_lvds;
  kfree(__cil_tmp183);
  __cil_tmp184 = (void const *)intel_connector;
  kfree(__cil_tmp184);
  }
  return ((bool )0);
}
}
extern int memcmp(void const * , void const * , size_t ) ;
extern void *pci_map_rom(struct pci_dev * , size_t * ) ;
extern void pci_unmap_rom(struct pci_dev * , void * ) ;
__inline static void trace_i915_reg_rw___9(bool write , u32 reg , u64 val , int len )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp13 ;
  struct tracepoint_func **__cil_tmp14 ;
  struct tracepoint_func * volatile *__cil_tmp15 ;
  struct tracepoint_func * volatile __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  struct tracepoint_func *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void (*__cil_tmp22)(void * , bool , u32 , u64 , int ) ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  void *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;

  {
  {
  __cil_tmp13 = & __tracepoint_i915_reg_rw.key;
  tmp___1 = static_branch(__cil_tmp13);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp14 = & __tracepoint_i915_reg_rw.funcs;
    __cil_tmp15 = (struct tracepoint_func * volatile *)__cil_tmp14;
    __cil_tmp16 = *__cil_tmp15;
    _________p1 = (struct tracepoint_func *)__cil_tmp16;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp17 = (int const )411;
          __cil_tmp18 = (int )__cil_tmp17;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp18);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp19 = (struct tracepoint_func *)0;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    __cil_tmp21 = (unsigned long )it_func_ptr;
    if (__cil_tmp21 != __cil_tmp20) {
      ldv_36546:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp22 = (void (*)(void * , bool , u32 , u64 , int ))it_func;
      __cil_tmp23 = (int )write;
      __cil_tmp24 = (bool )__cil_tmp23;
      (*__cil_tmp22)(__data, __cil_tmp24, reg, val, len);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp25 = (void *)0;
      __cil_tmp26 = (unsigned long )__cil_tmp25;
      __cil_tmp27 = it_func_ptr->func;
      __cil_tmp28 = (unsigned long )__cil_tmp27;
      if (__cil_tmp28 != __cil_tmp26) {
        goto ldv_36546;
      } else {
        goto ldv_36547;
      }
      }
      ldv_36547: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
__inline static u32 i915_read32___9(struct drm_i915_private *dev_priv , u32 reg )
{ u32 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = 0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readl(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readl(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readl(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readl(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw___9(__cil_tmp24, reg, __cil_tmp25, 4);
  }
  return (val);
}
}
__inline static void i915_write32___7(struct drm_i915_private *dev_priv , u32 reg ,
                                      u32 val )
{ bool __cil_tmp4 ;
  u64 __cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  void *__cil_tmp11 ;
  void volatile *__cil_tmp12 ;
  void volatile *__cil_tmp13 ;

  {
  {
  __cil_tmp4 = (bool )1;
  __cil_tmp5 = (u64 )val;
  trace_i915_reg_rw___9(__cil_tmp4, reg, __cil_tmp5, 4);
  }
  {
  __cil_tmp6 = dev_priv->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        __gen6_gt_wait_for_fifo(dev_priv);
        }
      } else {

      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp10 = (unsigned long )reg;
  __cil_tmp11 = dev_priv->regs;
  __cil_tmp12 = (void volatile *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 + __cil_tmp10;
  writel(val, __cil_tmp13);
  }
  return;
}
}
static int panel_type ;
static void *find_section(struct bdb_header *bdb , int section_id )
{ u8 *base ;
  int index ;
  u16 total ;
  u16 current_size ;
  u8 current_id ;
  u16 __cil_tmp8 ;
  int __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  u8 *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  u16 *__cil_tmp13 ;
  u16 *__cil_tmp14 ;
  int __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;

  {
  base = (u8 *)bdb;
  index = 0;
  __cil_tmp8 = bdb->header_size;
  __cil_tmp9 = (int )__cil_tmp8;
  index = __cil_tmp9 + index;
  total = bdb->bdb_size;
  goto ldv_37077;
  ldv_37076:
  __cil_tmp10 = (unsigned long )index;
  __cil_tmp11 = base + __cil_tmp10;
  current_id = *__cil_tmp11;
  index = index + 1;
  __cil_tmp12 = (unsigned long )index;
  __cil_tmp13 = (u16 *)base;
  __cil_tmp14 = __cil_tmp13 + __cil_tmp12;
  current_size = *__cil_tmp14;
  index = index + 2;
  {
  __cil_tmp15 = (int )current_id;
  if (__cil_tmp15 == section_id) {
    {
    __cil_tmp16 = (unsigned long )index;
    __cil_tmp17 = (void *)base;
    return (__cil_tmp17 + __cil_tmp16);
    }
  } else {

  }
  }
  __cil_tmp18 = (int )current_size;
  index = __cil_tmp18 + index;
  ldv_37077: ;
  {
  __cil_tmp19 = (int )total;
  if (__cil_tmp19 > index) {
    goto ldv_37076;
  } else {
    goto ldv_37078;
  }
  }
  ldv_37078: ;
  return ((void *)0);
}
}
static u16 get_blocksize(void *p )
{ u16 *block_ptr ;
  u16 block_size ;
  u16 *__cil_tmp4 ;

  {
  __cil_tmp4 = (u16 *)p;
  block_ptr = __cil_tmp4 + 1152921504606846974UL;
  block_size = *block_ptr;
  return (block_size);
}
}
static void fill_detail_timing_data(struct drm_display_mode *panel_fixed_mode , struct lvds_dvo_timing *dvo_timing )
{ u8 __cil_tmp3 ;
  int __cil_tmp4 ;
  unsigned char __cil_tmp5 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  u8 __cil_tmp8 ;
  int __cil_tmp9 ;
  unsigned char __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  u8 __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  u8 __cil_tmp18 ;
  int __cil_tmp19 ;
  unsigned char __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  u8 __cil_tmp25 ;
  int __cil_tmp26 ;
  unsigned char __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  unsigned char __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  unsigned char __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  u8 __cil_tmp36 ;
  int __cil_tmp37 ;
  unsigned char __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  int __cil_tmp42 ;
  u16 __cil_tmp43 ;
  int __cil_tmp44 ;
  unsigned char *__cil_tmp45 ;
  unsigned char *__cil_tmp46 ;
  unsigned char __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned char *__cil_tmp51 ;
  unsigned char *__cil_tmp52 ;
  unsigned char __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  int __cil_tmp57 ;
  int __cil_tmp58 ;
  int __cil_tmp59 ;
  int __cil_tmp60 ;
  int __cil_tmp61 ;
  int __cil_tmp62 ;

  {
  __cil_tmp3 = dvo_timing->hactive_lo;
  __cil_tmp4 = (int )__cil_tmp3;
  __cil_tmp5 = dvo_timing->hactive_hi;
  __cil_tmp6 = (int )__cil_tmp5;
  __cil_tmp7 = __cil_tmp6 << 8;
  panel_fixed_mode->hdisplay = __cil_tmp7 | __cil_tmp4;
  __cil_tmp8 = dvo_timing->hsync_off_lo;
  __cil_tmp9 = (int )__cil_tmp8;
  __cil_tmp10 = dvo_timing->hsync_off_hi;
  __cil_tmp11 = (int )__cil_tmp10;
  __cil_tmp12 = __cil_tmp11 << 8;
  __cil_tmp13 = __cil_tmp12 | __cil_tmp9;
  __cil_tmp14 = panel_fixed_mode->hdisplay;
  panel_fixed_mode->hsync_start = __cil_tmp14 + __cil_tmp13;
  __cil_tmp15 = dvo_timing->hsync_pulse_width;
  __cil_tmp16 = (int )__cil_tmp15;
  __cil_tmp17 = panel_fixed_mode->hsync_start;
  panel_fixed_mode->hsync_end = __cil_tmp17 + __cil_tmp16;
  __cil_tmp18 = dvo_timing->hblank_lo;
  __cil_tmp19 = (int )__cil_tmp18;
  __cil_tmp20 = dvo_timing->hblank_hi;
  __cil_tmp21 = (int )__cil_tmp20;
  __cil_tmp22 = __cil_tmp21 << 8;
  __cil_tmp23 = __cil_tmp22 | __cil_tmp19;
  __cil_tmp24 = panel_fixed_mode->hdisplay;
  panel_fixed_mode->htotal = __cil_tmp24 + __cil_tmp23;
  __cil_tmp25 = dvo_timing->vactive_lo;
  __cil_tmp26 = (int )__cil_tmp25;
  __cil_tmp27 = dvo_timing->vactive_hi;
  __cil_tmp28 = (int )__cil_tmp27;
  __cil_tmp29 = __cil_tmp28 << 8;
  panel_fixed_mode->vdisplay = __cil_tmp29 | __cil_tmp26;
  __cil_tmp30 = dvo_timing->vsync_off;
  __cil_tmp31 = (int )__cil_tmp30;
  __cil_tmp32 = panel_fixed_mode->vdisplay;
  panel_fixed_mode->vsync_start = __cil_tmp32 + __cil_tmp31;
  __cil_tmp33 = dvo_timing->vsync_pulse_width;
  __cil_tmp34 = (int )__cil_tmp33;
  __cil_tmp35 = panel_fixed_mode->vsync_start;
  panel_fixed_mode->vsync_end = __cil_tmp35 + __cil_tmp34;
  __cil_tmp36 = dvo_timing->vblank_lo;
  __cil_tmp37 = (int )__cil_tmp36;
  __cil_tmp38 = dvo_timing->vblank_hi;
  __cil_tmp39 = (int )__cil_tmp38;
  __cil_tmp40 = __cil_tmp39 << 8;
  __cil_tmp41 = __cil_tmp40 | __cil_tmp37;
  __cil_tmp42 = panel_fixed_mode->vdisplay;
  panel_fixed_mode->vtotal = __cil_tmp42 + __cil_tmp41;
  __cil_tmp43 = dvo_timing->clock;
  __cil_tmp44 = (int )__cil_tmp43;
  panel_fixed_mode->clock = __cil_tmp44 * 10;
  panel_fixed_mode->type = 8;
  {
  __cil_tmp45 = (unsigned char *)dvo_timing;
  __cil_tmp46 = __cil_tmp45 + 17UL;
  __cil_tmp47 = *__cil_tmp46;
  __cil_tmp48 = (unsigned int )__cil_tmp47;
  if (__cil_tmp48 != 0U) {
    __cil_tmp49 = panel_fixed_mode->flags;
    panel_fixed_mode->flags = __cil_tmp49 | 1U;
  } else {
    __cil_tmp50 = panel_fixed_mode->flags;
    panel_fixed_mode->flags = __cil_tmp50 | 2U;
  }
  }
  {
  __cil_tmp51 = (unsigned char *)dvo_timing;
  __cil_tmp52 = __cil_tmp51 + 17UL;
  __cil_tmp53 = *__cil_tmp52;
  __cil_tmp54 = (unsigned int )__cil_tmp53;
  if (__cil_tmp54 != 0U) {
    __cil_tmp55 = panel_fixed_mode->flags;
    panel_fixed_mode->flags = __cil_tmp55 | 4U;
  } else {
    __cil_tmp56 = panel_fixed_mode->flags;
    panel_fixed_mode->flags = __cil_tmp56 | 8U;
  }
  }
  {
  __cil_tmp57 = panel_fixed_mode->htotal;
  __cil_tmp58 = panel_fixed_mode->hsync_end;
  if (__cil_tmp58 > __cil_tmp57) {
    __cil_tmp59 = panel_fixed_mode->hsync_end;
    panel_fixed_mode->htotal = __cil_tmp59 + 1;
  } else {

  }
  }
  {
  __cil_tmp60 = panel_fixed_mode->vtotal;
  __cil_tmp61 = panel_fixed_mode->vsync_end;
  if (__cil_tmp61 > __cil_tmp60) {
    __cil_tmp62 = panel_fixed_mode->vsync_end;
    panel_fixed_mode->vtotal = __cil_tmp62 + 1;
  } else {

  }
  }
  {
  drm_mode_set_name(panel_fixed_mode);
  }
  return;
}
}
static void parse_lfp_panel_data(struct drm_i915_private *dev_priv , struct bdb_header *bdb )
{ struct bdb_lvds_options *lvds_options ;
  struct bdb_lvds_lfp_data *lvds_lfp_data ;
  struct bdb_lvds_lfp_data_ptrs *lvds_lfp_data_ptrs ;
  struct bdb_lvds_lfp_data_entry *entry ;
  struct lvds_dvo_timing *dvo_timing ;
  struct drm_display_mode *panel_fixed_mode ;
  int lfp_data_size ;
  int dvo_timing_offset ;
  int i ;
  int temp_downclock ;
  struct drm_display_mode *temp_mode ;
  void *tmp ;
  void *tmp___0 ;
  void *tmp___1 ;
  void *tmp___2 ;
  void *tmp___3 ;
  struct bdb_lvds_options *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  u8 __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  u8 __cil_tmp24 ;
  struct bdb_lvds_lfp_data *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  struct bdb_lvds_lfp_data_ptrs *__cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  u16 __cil_tmp31 ;
  int __cil_tmp32 ;
  u16 __cil_tmp33 ;
  int __cil_tmp34 ;
  u8 __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  struct bdb_lvds_lfp_data_entry (*__cil_tmp39)[16U] ;
  struct bdb_lvds_lfp_data_entry *__cil_tmp40 ;
  u16 __cil_tmp41 ;
  int __cil_tmp42 ;
  u16 __cil_tmp43 ;
  int __cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  struct lvds_dvo_timing *__cil_tmp46 ;
  struct drm_display_mode *__cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  unsigned long __cil_tmp49 ;
  int __cil_tmp50 ;
  unsigned long __cil_tmp51 ;
  struct bdb_lvds_lfp_data_entry (*__cil_tmp52)[16U] ;
  struct bdb_lvds_lfp_data_entry *__cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  struct lvds_dvo_timing *__cil_tmp55 ;
  int __cil_tmp56 ;
  int __cil_tmp57 ;
  int __cil_tmp58 ;
  int __cil_tmp59 ;
  int __cil_tmp60 ;
  int __cil_tmp61 ;
  int __cil_tmp62 ;
  int __cil_tmp63 ;
  int __cil_tmp64 ;
  int __cil_tmp65 ;
  int __cil_tmp66 ;
  int __cil_tmp67 ;
  int __cil_tmp68 ;
  int __cil_tmp69 ;
  int __cil_tmp70 ;
  int __cil_tmp71 ;
  int __cil_tmp72 ;
  void *__cil_tmp73 ;
  void const *__cil_tmp74 ;
  int __cil_tmp75 ;
  int __cil_tmp76 ;

  {
  {
  tmp = find_section(bdb, 40);
  lvds_options = (struct bdb_lvds_options *)tmp;
  }
  {
  __cil_tmp19 = (struct bdb_lvds_options *)0;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  __cil_tmp21 = (unsigned long )lvds_options;
  if (__cil_tmp21 == __cil_tmp20) {
    return;
  } else {

  }
  }
  dev_priv->lvds_dither = lvds_options->pixel_dither;
  {
  __cil_tmp22 = lvds_options->panel_type;
  __cil_tmp23 = (unsigned int )__cil_tmp22;
  if (__cil_tmp23 == 255U) {
    return;
  } else {

  }
  }
  {
  __cil_tmp24 = lvds_options->panel_type;
  panel_type = (int )__cil_tmp24;
  tmp___0 = find_section(bdb, 42);
  lvds_lfp_data = (struct bdb_lvds_lfp_data *)tmp___0;
  }
  {
  __cil_tmp25 = (struct bdb_lvds_lfp_data *)0;
  __cil_tmp26 = (unsigned long )__cil_tmp25;
  __cil_tmp27 = (unsigned long )lvds_lfp_data;
  if (__cil_tmp27 == __cil_tmp26) {
    return;
  } else {

  }
  }
  {
  tmp___1 = find_section(bdb, 41);
  lvds_lfp_data_ptrs = (struct bdb_lvds_lfp_data_ptrs *)tmp___1;
  }
  {
  __cil_tmp28 = (struct bdb_lvds_lfp_data_ptrs *)0;
  __cil_tmp29 = (unsigned long )__cil_tmp28;
  __cil_tmp30 = (unsigned long )lvds_lfp_data_ptrs;
  if (__cil_tmp30 == __cil_tmp29) {
    return;
  } else {

  }
  }
  {
  dev_priv->lvds_vbt = (unsigned char)1;
  __cil_tmp31 = lvds_lfp_data_ptrs->ptr[0].dvo_timing_offset;
  __cil_tmp32 = (int )__cil_tmp31;
  __cil_tmp33 = lvds_lfp_data_ptrs->ptr[1].dvo_timing_offset;
  __cil_tmp34 = (int )__cil_tmp33;
  lfp_data_size = __cil_tmp34 - __cil_tmp32;
  __cil_tmp35 = lvds_options->panel_type;
  __cil_tmp36 = (int )__cil_tmp35;
  __cil_tmp37 = __cil_tmp36 * lfp_data_size;
  __cil_tmp38 = (unsigned long )__cil_tmp37;
  __cil_tmp39 = & lvds_lfp_data->data;
  __cil_tmp40 = (struct bdb_lvds_lfp_data_entry *)__cil_tmp39;
  entry = __cil_tmp40 + __cil_tmp38;
  __cil_tmp41 = lvds_lfp_data_ptrs->ptr[0].fp_timing_offset;
  __cil_tmp42 = (int )__cil_tmp41;
  __cil_tmp43 = lvds_lfp_data_ptrs->ptr[0].dvo_timing_offset;
  __cil_tmp44 = (int )__cil_tmp43;
  dvo_timing_offset = __cil_tmp44 - __cil_tmp42;
  __cil_tmp45 = (unsigned long )dvo_timing_offset;
  __cil_tmp46 = (struct lvds_dvo_timing *)entry;
  dvo_timing = __cil_tmp46 + __cil_tmp45;
  tmp___2 = kzalloc(224UL, 208U);
  panel_fixed_mode = (struct drm_display_mode *)tmp___2;
  }
  {
  __cil_tmp47 = (struct drm_display_mode *)0;
  __cil_tmp48 = (unsigned long )__cil_tmp47;
  __cil_tmp49 = (unsigned long )panel_fixed_mode;
  if (__cil_tmp49 == __cil_tmp48) {
    return;
  } else {

  }
  }
  {
  fill_detail_timing_data(panel_fixed_mode, dvo_timing);
  dev_priv->lfp_lvds_vbt_mode = panel_fixed_mode;
  drm_ut_debug_printk(4U, "drm", "parse_lfp_panel_data", "Found panel mode in BIOS VBT tables:\n");
  drm_mode_debug_printmodeline(panel_fixed_mode);
  tmp___3 = kzalloc(224UL, 208U);
  temp_mode = (struct drm_display_mode *)tmp___3;
  temp_downclock = panel_fixed_mode->clock;
  i = 0;
  }
  goto ldv_37105;
  ldv_37104:
  {
  __cil_tmp50 = lfp_data_size * i;
  __cil_tmp51 = (unsigned long )__cil_tmp50;
  __cil_tmp52 = & lvds_lfp_data->data;
  __cil_tmp53 = (struct bdb_lvds_lfp_data_entry *)__cil_tmp52;
  entry = __cil_tmp53 + __cil_tmp51;
  __cil_tmp54 = (unsigned long )dvo_timing_offset;
  __cil_tmp55 = (struct lvds_dvo_timing *)entry;
  dvo_timing = __cil_tmp55 + __cil_tmp54;
  fill_detail_timing_data(temp_mode, dvo_timing);
  }
  {
  __cil_tmp56 = panel_fixed_mode->hdisplay;
  __cil_tmp57 = temp_mode->hdisplay;
  if (__cil_tmp57 == __cil_tmp56) {
    {
    __cil_tmp58 = panel_fixed_mode->hsync_start;
    __cil_tmp59 = temp_mode->hsync_start;
    if (__cil_tmp59 == __cil_tmp58) {
      {
      __cil_tmp60 = panel_fixed_mode->hsync_end;
      __cil_tmp61 = temp_mode->hsync_end;
      if (__cil_tmp61 == __cil_tmp60) {
        {
        __cil_tmp62 = panel_fixed_mode->htotal;
        __cil_tmp63 = temp_mode->htotal;
        if (__cil_tmp63 == __cil_tmp62) {
          {
          __cil_tmp64 = panel_fixed_mode->vdisplay;
          __cil_tmp65 = temp_mode->vdisplay;
          if (__cil_tmp65 == __cil_tmp64) {
            {
            __cil_tmp66 = panel_fixed_mode->vsync_start;
            __cil_tmp67 = temp_mode->vsync_start;
            if (__cil_tmp67 == __cil_tmp66) {
              {
              __cil_tmp68 = panel_fixed_mode->vsync_end;
              __cil_tmp69 = temp_mode->vsync_end;
              if (__cil_tmp69 == __cil_tmp68) {
                {
                __cil_tmp70 = panel_fixed_mode->vtotal;
                __cil_tmp71 = temp_mode->vtotal;
                if (__cil_tmp71 == __cil_tmp70) {
                  {
                  __cil_tmp72 = temp_mode->clock;
                  if (__cil_tmp72 < temp_downclock) {
                    temp_downclock = temp_mode->clock;
                  } else {

                  }
                  }
                } else {

                }
                }
              } else {

              }
              }
            } else {

            }
            }
          } else {

          }
          }
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp73 = (void *)temp_mode;
  memset(__cil_tmp73, 0, 224UL);
  i = i + 1;
  }
  ldv_37105: ;
  if (i <= 15) {
    goto ldv_37104;
  } else {
    goto ldv_37106;
  }
  ldv_37106:
  {
  __cil_tmp74 = (void const *)temp_mode;
  kfree(__cil_tmp74);
  }
  {
  __cil_tmp75 = panel_fixed_mode->clock;
  if (__cil_tmp75 > temp_downclock) {
    if (i915_lvds_downclock != 0U) {
      {
      dev_priv->lvds_downclock_avail = (bool )1;
      dev_priv->lvds_downclock = temp_downclock;
      __cil_tmp76 = panel_fixed_mode->clock;
      drm_ut_debug_printk(4U, "drm", "parse_lfp_panel_data", "LVDS downclock is found in VBT. Normal Clock %dKHz, downclock %dKHz\n",
                          temp_downclock, __cil_tmp76);
      }
    } else {

    }
  } else {

  }
  }
  return;
}
}
static void parse_sdvo_panel_data(struct drm_i915_private *dev_priv , struct bdb_header *bdb )
{ struct lvds_dvo_timing *dvo_timing ;
  struct drm_display_mode *panel_fixed_mode ;
  int index ;
  struct bdb_sdvo_lvds_options *sdvo_lvds_options ;
  void *tmp ;
  void *tmp___0 ;
  void *tmp___1 ;
  struct bdb_sdvo_lvds_options *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  u8 __cil_tmp13 ;
  struct lvds_dvo_timing *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct drm_display_mode *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  struct lvds_dvo_timing *__cil_tmp21 ;

  {
  index = i915_vbt_sdvo_panel_type;
  if (index == -1) {
    {
    tmp = find_section(bdb, 22);
    sdvo_lvds_options = (struct bdb_sdvo_lvds_options *)tmp;
    }
    {
    __cil_tmp10 = (struct bdb_sdvo_lvds_options *)0;
    __cil_tmp11 = (unsigned long )__cil_tmp10;
    __cil_tmp12 = (unsigned long )sdvo_lvds_options;
    if (__cil_tmp12 == __cil_tmp11) {
      return;
    } else {

    }
    }
    __cil_tmp13 = sdvo_lvds_options->panel_type;
    index = (int )__cil_tmp13;
  } else {

  }
  {
  tmp___0 = find_section(bdb, 23);
  dvo_timing = (struct lvds_dvo_timing *)tmp___0;
  }
  {
  __cil_tmp14 = (struct lvds_dvo_timing *)0;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = (unsigned long )dvo_timing;
  if (__cil_tmp16 == __cil_tmp15) {
    return;
  } else {

  }
  }
  {
  tmp___1 = kzalloc(224UL, 208U);
  panel_fixed_mode = (struct drm_display_mode *)tmp___1;
  }
  {
  __cil_tmp17 = (struct drm_display_mode *)0;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  __cil_tmp19 = (unsigned long )panel_fixed_mode;
  if (__cil_tmp19 == __cil_tmp18) {
    return;
  } else {

  }
  }
  {
  __cil_tmp20 = (unsigned long )index;
  __cil_tmp21 = dvo_timing + __cil_tmp20;
  fill_detail_timing_data(panel_fixed_mode, __cil_tmp21);
  dev_priv->sdvo_lvds_vbt_mode = panel_fixed_mode;
  drm_ut_debug_printk(4U, "drm", "parse_sdvo_panel_data", "Found SDVO panel mode in BIOS VBT tables:\n");
  drm_mode_debug_printmodeline(panel_fixed_mode);
  }
  return;
}
}
static int intel_bios_ssc_frequency(struct drm_device *dev , bool alternate )
{ int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  void *__cil_tmp6 ;
  struct drm_i915_private *__cil_tmp7 ;
  struct intel_device_info const *__cil_tmp8 ;
  u8 __cil_tmp9 ;
  int __cil_tmp10 ;
  void *__cil_tmp11 ;
  struct drm_i915_private *__cil_tmp12 ;
  struct intel_device_info const *__cil_tmp13 ;
  u8 __cil_tmp14 ;
  int __cil_tmp15 ;
  void *__cil_tmp16 ;
  struct drm_i915_private *__cil_tmp17 ;
  struct intel_device_info const *__cil_tmp18 ;
  u8 __cil_tmp19 ;
  int __cil_tmp20 ;

  {
  {
  __cil_tmp6 = dev->dev_private;
  __cil_tmp7 = (struct drm_i915_private *)__cil_tmp6;
  __cil_tmp8 = __cil_tmp7->info;
  __cil_tmp9 = __cil_tmp8->gen;
  __cil_tmp10 = (int )__cil_tmp9;
  if (__cil_tmp10 == 2) {
    goto case_2;
  } else {
    {
    __cil_tmp11 = dev->dev_private;
    __cil_tmp12 = (struct drm_i915_private *)__cil_tmp11;
    __cil_tmp13 = __cil_tmp12->info;
    __cil_tmp14 = __cil_tmp13->gen;
    __cil_tmp15 = (int )__cil_tmp14;
    if (__cil_tmp15 == 3) {
      goto case_3;
    } else {
      {
      __cil_tmp16 = dev->dev_private;
      __cil_tmp17 = (struct drm_i915_private *)__cil_tmp16;
      __cil_tmp18 = __cil_tmp17->info;
      __cil_tmp19 = __cil_tmp18->gen;
      __cil_tmp20 = (int )__cil_tmp19;
      if (__cil_tmp20 == 4) {
        goto case_4;
      } else {
        goto switch_default;
        if (0) {
          case_2: ;
          if ((int )alternate) {
            tmp = 66;
          } else {
            tmp = 48;
          }
          return (tmp);
          case_3: ;
          case_4: ;
          if ((int )alternate) {
            tmp___0 = 100;
          } else {
            tmp___0 = 96;
          }
          return (tmp___0);
          switch_default: ;
          if ((int )alternate) {
            tmp___1 = 100;
          } else {
            tmp___1 = 120;
          }
          return (tmp___1);
        } else {

        }
      }
      }
    }
    }
  }
  }
}
}
static void parse_general_features(struct drm_i915_private *dev_priv , struct bdb_header *bdb )
{ struct drm_device *dev ;
  struct bdb_general_features *general ;
  void *tmp ;
  struct bdb_general_features *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned char *__cil_tmp9 ;
  unsigned char *__cil_tmp10 ;
  unsigned char __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  int __cil_tmp13 ;
  bool __cil_tmp14 ;

  {
  {
  dev = dev_priv->dev;
  tmp = find_section(bdb, 1);
  general = (struct bdb_general_features *)tmp;
  }
  {
  __cil_tmp6 = (struct bdb_general_features *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = (unsigned long )general;
  if (__cil_tmp8 != __cil_tmp7) {
    {
    dev_priv->int_tv_support = general->int_tv_support;
    dev_priv->int_crt_support = general->int_crt_support;
    dev_priv->lvds_use_ssc = general->enable_ssc;
    __cil_tmp9 = (unsigned char *)general;
    __cil_tmp10 = __cil_tmp9 + 1UL;
    __cil_tmp11 = *__cil_tmp10;
    __cil_tmp12 = (unsigned int )__cil_tmp11;
    __cil_tmp13 = __cil_tmp12 != 0U;
    __cil_tmp14 = (bool )__cil_tmp13;
    dev_priv->lvds_ssc_freq = intel_bios_ssc_frequency(dev, __cil_tmp14);
    }
  } else {

  }
  }
  return;
}
}
static void parse_general_definitions(struct drm_i915_private *dev_priv , struct bdb_header *bdb )
{ struct bdb_general_definitions *general ;
  void *tmp ;
  u16 block_size ;
  u16 tmp___0 ;
  int bus_pin ;
  struct bdb_general_definitions *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  void *__cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  u8 __cil_tmp13 ;
  int __cil_tmp14 ;

  {
  {
  tmp = find_section(bdb, 2);
  general = (struct bdb_general_definitions *)tmp;
  }
  {
  __cil_tmp8 = (struct bdb_general_definitions *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = (unsigned long )general;
  if (__cil_tmp10 != __cil_tmp9) {
    {
    __cil_tmp11 = (void *)general;
    tmp___0 = get_blocksize(__cil_tmp11);
    block_size = tmp___0;
    }
    {
    __cil_tmp12 = (unsigned int )block_size;
    if (__cil_tmp12 > 4U) {
      {
      __cil_tmp13 = general->crt_ddc_gmbus_pin;
      bus_pin = (int )__cil_tmp13;
      drm_ut_debug_printk(4U, "drm", "parse_general_definitions", "crt_ddc_bus_pin: %d\n",
                          bus_pin);
      }
      if (bus_pin > 0) {
        if (bus_pin <= 6) {
          dev_priv->crt_ddc_pin = bus_pin;
        } else {

        }
      } else {

      }
    } else {
      {
      __cil_tmp14 = (int )block_size;
      drm_ut_debug_printk(4U, "drm", "parse_general_definitions", "BDB_GD too small (%d). Invalid.\n",
                          __cil_tmp14);
      }
    }
    }
  } else {

  }
  }
  return;
}
}
static void parse_sdvo_device_mapping(struct drm_i915_private *dev_priv , struct bdb_header *bdb )
{ struct sdvo_device_mapping *p_mapping ;
  struct bdb_general_definitions *p_defs ;
  struct child_device_config *p_child ;
  int i ;
  int child_device_num ;
  int count ;
  u16 block_size ;
  void *tmp ;
  char *tmp___0 ;
  struct bdb_general_definitions *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  u8 __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  void *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  struct child_device_config (*__cil_tmp22)[0U] ;
  struct child_device_config *__cil_tmp23 ;
  u16 __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  u8 __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  u8 __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  u8 __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  u8 __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  u8 __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  u8 __cil_tmp36 ;
  int __cil_tmp37 ;
  u8 __cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  struct sdvo_device_mapping (*__cil_tmp41)[2U] ;
  struct sdvo_device_mapping *__cil_tmp42 ;
  u8 __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  u8 __cil_tmp45 ;
  int __cil_tmp46 ;
  u8 __cil_tmp47 ;
  int __cil_tmp48 ;
  u8 __cil_tmp49 ;
  int __cil_tmp50 ;
  u8 __cil_tmp51 ;
  int __cil_tmp52 ;
  u8 __cil_tmp53 ;
  int __cil_tmp54 ;
  u8 __cil_tmp55 ;
  int __cil_tmp56 ;
  u8 __cil_tmp57 ;
  unsigned int __cil_tmp58 ;

  {
  {
  tmp = find_section(bdb, 2);
  p_defs = (struct bdb_general_definitions *)tmp;
  }
  {
  __cil_tmp12 = (struct bdb_general_definitions *)0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = (unsigned long )p_defs;
  if (__cil_tmp14 == __cil_tmp13) {
    {
    drm_ut_debug_printk(4U, "drm", "parse_sdvo_device_mapping", "No general definition block is found, unable to construct sdvo mapping.\n");
    }
    return;
  } else {

  }
  }
  {
  __cil_tmp15 = p_defs->child_dev_size;
  __cil_tmp16 = (unsigned int )__cil_tmp15;
  if (__cil_tmp16 != 33U) {
    {
    drm_ut_debug_printk(4U, "drm", "parse_sdvo_device_mapping", "different child size is found. Invalid.\n");
    }
    return;
  } else {

  }
  }
  {
  __cil_tmp17 = (void *)p_defs;
  block_size = get_blocksize(__cil_tmp17);
  __cil_tmp18 = (unsigned long )block_size;
  __cil_tmp19 = __cil_tmp18 - 5UL;
  __cil_tmp20 = __cil_tmp19 / 33UL;
  child_device_num = (int )__cil_tmp20;
  count = 0;
  i = 0;
  }
  goto ldv_37152;
  ldv_37151:
  __cil_tmp21 = (unsigned long )i;
  __cil_tmp22 = & p_defs->devices;
  __cil_tmp23 = (struct child_device_config *)__cil_tmp22;
  p_child = __cil_tmp23 + __cil_tmp21;
  {
  __cil_tmp24 = p_child->device_type;
  __cil_tmp25 = (unsigned int )__cil_tmp24;
  if (__cil_tmp25 == 0U) {
    goto ldv_37150;
  } else {

  }
  }
  {
  __cil_tmp26 = p_child->slave_addr;
  __cil_tmp27 = (unsigned int )__cil_tmp26;
  if (__cil_tmp27 != 112U) {
    {
    __cil_tmp28 = p_child->slave_addr;
    __cil_tmp29 = (unsigned int )__cil_tmp28;
    if (__cil_tmp29 != 114U) {
      goto ldv_37150;
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp30 = p_child->dvo_port;
  __cil_tmp31 = (unsigned int )__cil_tmp30;
  if (__cil_tmp31 != 1U) {
    {
    __cil_tmp32 = p_child->dvo_port;
    __cil_tmp33 = (unsigned int )__cil_tmp32;
    if (__cil_tmp33 != 2U) {
      {
      drm_ut_debug_printk(4U, "drm", "parse_sdvo_device_mapping", "Incorrect SDVO port. Skip it \n");
      }
      goto ldv_37150;
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp34 = p_child->dvo_port;
  __cil_tmp35 = (unsigned int )__cil_tmp34;
  if (__cil_tmp35 == 1U) {
    tmp___0 = (char *)"SDVOB";
  } else {
    tmp___0 = (char *)"SDVOC";
  }
  }
  {
  __cil_tmp36 = p_child->slave_addr;
  __cil_tmp37 = (int )__cil_tmp36;
  drm_ut_debug_printk(4U, "drm", "parse_sdvo_device_mapping", "the SDVO device with slave addr %2x is found on %s port\n",
                      __cil_tmp37, tmp___0);
  __cil_tmp38 = p_child->dvo_port;
  __cil_tmp39 = (unsigned long )__cil_tmp38;
  __cil_tmp40 = __cil_tmp39 + 1152921504606846975UL;
  __cil_tmp41 = & dev_priv->sdvo_mappings;
  __cil_tmp42 = (struct sdvo_device_mapping *)__cil_tmp41;
  p_mapping = __cil_tmp42 + __cil_tmp40;
  }
  {
  __cil_tmp43 = p_mapping->initialized;
  __cil_tmp44 = (unsigned int )__cil_tmp43;
  if (__cil_tmp44 == 0U) {
    {
    p_mapping->dvo_port = p_child->dvo_port;
    p_mapping->slave_addr = p_child->slave_addr;
    p_mapping->dvo_wiring = p_child->dvo_wiring;
    p_mapping->ddc_pin = p_child->ddc_pin;
    p_mapping->i2c_pin = p_child->i2c_pin;
    p_mapping->i2c_speed = p_child->i2c_speed;
    p_mapping->initialized = (u8 )1U;
    __cil_tmp45 = p_mapping->dvo_port;
    __cil_tmp46 = (int )__cil_tmp45;
    __cil_tmp47 = p_mapping->slave_addr;
    __cil_tmp48 = (int )__cil_tmp47;
    __cil_tmp49 = p_mapping->dvo_wiring;
    __cil_tmp50 = (int )__cil_tmp49;
    __cil_tmp51 = p_mapping->ddc_pin;
    __cil_tmp52 = (int )__cil_tmp51;
    __cil_tmp53 = p_mapping->i2c_pin;
    __cil_tmp54 = (int )__cil_tmp53;
    __cil_tmp55 = p_mapping->i2c_speed;
    __cil_tmp56 = (int )__cil_tmp55;
    drm_ut_debug_printk(4U, "drm", "parse_sdvo_device_mapping", "SDVO device: dvo=%x, addr=%x, wiring=%d, ddc_pin=%d, i2c_pin=%d, i2c_speed=%d\n",
                        __cil_tmp46, __cil_tmp48, __cil_tmp50, __cil_tmp52, __cil_tmp54,
                        __cil_tmp56);
    }
  } else {
    {
    drm_ut_debug_printk(4U, "drm", "parse_sdvo_device_mapping", "Maybe one SDVO port is shared by two SDVO device.\n");
    }
  }
  }
  {
  __cil_tmp57 = p_child->slave2_addr;
  __cil_tmp58 = (unsigned int )__cil_tmp57;
  if (__cil_tmp58 != 0U) {
    {
    drm_ut_debug_printk(4U, "drm", "parse_sdvo_device_mapping", "there exists the slave2_addr. Maybe this is a SDVO device with multiple inputs.\n");
    }
  } else {

  }
  }
  count = count + 1;
  ldv_37150:
  i = i + 1;
  ldv_37152: ;
  if (i < child_device_num) {
    goto ldv_37151;
  } else {
    goto ldv_37153;
  }
  ldv_37153: ;
  if (count == 0) {
    {
    drm_ut_debug_printk(4U, "drm", "parse_sdvo_device_mapping", "No SDVO device info is found in VBT\n");
    }
  } else {

  }
  return;
}
}
static void parse_driver_features(struct drm_i915_private *dev_priv , struct bdb_header *bdb )
{ struct drm_device *dev ;
  struct bdb_driver_features *driver___0 ;
  void *tmp ;
  struct bdb_driver_features *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  int __cil_tmp9 ;
  unsigned char *__cil_tmp10 ;
  unsigned char *__cil_tmp11 ;
  unsigned char __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned char *__cil_tmp14 ;
  unsigned char *__cil_tmp15 ;
  unsigned char __cil_tmp16 ;
  unsigned int __cil_tmp17 ;

  {
  {
  dev = dev_priv->dev;
  tmp = find_section(bdb, 12);
  driver___0 = (struct bdb_driver_features *)tmp;
  }
  {
  __cil_tmp6 = (struct bdb_driver_features *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = (unsigned long )driver___0;
  if (__cil_tmp8 == __cil_tmp7) {
    return;
  } else {

  }
  }
  {
  __cil_tmp9 = dev->pci_device;
  if (__cil_tmp9 == 70) {
    {
    __cil_tmp10 = (unsigned char *)driver___0;
    __cil_tmp11 = __cil_tmp10 + 8UL;
    __cil_tmp12 = *__cil_tmp11;
    __cil_tmp13 = (unsigned int )__cil_tmp12;
    if (__cil_tmp13 == 24U) {
      dev_priv->edp.support = (bool )1;
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp14 = (unsigned char *)driver___0;
  __cil_tmp15 = __cil_tmp14 + 7UL;
  __cil_tmp16 = *__cil_tmp15;
  __cil_tmp17 = (unsigned int )__cil_tmp16;
  if (__cil_tmp17 != 0U) {
    dev_priv->render_reclock_avail = (bool )1;
  } else {

  }
  }
  return;
}
}
static void parse_edp(struct drm_i915_private *dev_priv , struct bdb_header *bdb )
{ struct bdb_edp *edp ;
  struct edp_power_seq *edp_pps ;
  struct edp_link_params *edp_link_params ;
  void *tmp ;
  struct bdb_edp *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  struct drm_device *__cil_tmp10 ;
  int __cil_tmp11 ;
  bool __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  u32 __cil_tmp15 ;
  u32 __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  u32 __cil_tmp20 ;
  u32 __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  u32 __cil_tmp25 ;
  u32 __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  int __cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  struct edp_power_seq (*__cil_tmp30)[16U] ;
  struct edp_power_seq *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  struct edp_link_params (*__cil_tmp33)[16U] ;
  struct edp_link_params *__cil_tmp34 ;
  unsigned char *__cil_tmp35 ;
  unsigned char *__cil_tmp36 ;
  unsigned char __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned char __cil_tmp39 ;
  int __cil_tmp40 ;
  unsigned char __cil_tmp41 ;
  int __cil_tmp42 ;
  unsigned char __cil_tmp43 ;
  int __cil_tmp44 ;
  unsigned char __cil_tmp45 ;
  int __cil_tmp46 ;
  unsigned char __cil_tmp47 ;
  int __cil_tmp48 ;
  unsigned char __cil_tmp49 ;
  int __cil_tmp50 ;
  unsigned char __cil_tmp51 ;
  int __cil_tmp52 ;
  unsigned char __cil_tmp53 ;
  int __cil_tmp54 ;
  unsigned char __cil_tmp55 ;
  int __cil_tmp56 ;
  unsigned char __cil_tmp57 ;
  int __cil_tmp58 ;
  unsigned char __cil_tmp59 ;
  int __cil_tmp60 ;

  {
  {
  tmp = find_section(bdb, 27);
  edp = (struct bdb_edp *)tmp;
  }
  {
  __cil_tmp7 = (struct bdb_edp *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = (unsigned long )edp;
  if (__cil_tmp9 == __cil_tmp8) {
    {
    __cil_tmp10 = dev_priv->dev;
    __cil_tmp11 = __cil_tmp10->pci_device;
    if (__cil_tmp11 == 70) {
      {
      __cil_tmp12 = dev_priv->edp.support;
      if ((int )__cil_tmp12) {
        {
        __cil_tmp13 = dev_priv->edp.bpp;
        drm_ut_debug_printk(4U, "drm", "parse_edp", "No eDP BDB found but eDP panel supported, assume %dbpp panel color depth.\n",
                            __cil_tmp13);
        }
      } else {

      }
      }
    } else {

    }
    }
    return;
  } else {

  }
  }
  {
  __cil_tmp14 = panel_type * 2;
  __cil_tmp15 = edp->color_depth;
  __cil_tmp16 = __cil_tmp15 >> __cil_tmp14;
  __cil_tmp17 = __cil_tmp16 & 3U;
  __cil_tmp18 = (int )__cil_tmp17;
  if (__cil_tmp18 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp19 = panel_type * 2;
    __cil_tmp20 = edp->color_depth;
    __cil_tmp21 = __cil_tmp20 >> __cil_tmp19;
    __cil_tmp22 = __cil_tmp21 & 3U;
    __cil_tmp23 = (int )__cil_tmp22;
    if (__cil_tmp23 == 1) {
      goto case_1;
    } else {
      {
      __cil_tmp24 = panel_type * 2;
      __cil_tmp25 = edp->color_depth;
      __cil_tmp26 = __cil_tmp25 >> __cil_tmp24;
      __cil_tmp27 = __cil_tmp26 & 3U;
      __cil_tmp28 = (int )__cil_tmp27;
      if (__cil_tmp28 == 2) {
        goto case_2;
      } else
      if (0) {
        case_0:
        dev_priv->edp.bpp = 18;
        goto ldv_37169;
        case_1:
        dev_priv->edp.bpp = 24;
        goto ldv_37169;
        case_2:
        dev_priv->edp.bpp = 30;
        goto ldv_37169;
      } else {

      }
      }
    }
    }
  }
  }
  ldv_37169:
  __cil_tmp29 = (unsigned long )panel_type;
  __cil_tmp30 = & edp->power_seqs;
  __cil_tmp31 = (struct edp_power_seq *)__cil_tmp30;
  edp_pps = __cil_tmp31 + __cil_tmp29;
  __cil_tmp32 = (unsigned long )panel_type;
  __cil_tmp33 = & edp->link_params;
  __cil_tmp34 = (struct edp_link_params *)__cil_tmp33;
  edp_link_params = __cil_tmp34 + __cil_tmp32;
  dev_priv->edp.pps = *edp_pps;
  {
  __cil_tmp35 = (unsigned char *)edp_link_params;
  __cil_tmp36 = __cil_tmp35 + 0UL;
  __cil_tmp37 = *__cil_tmp36;
  __cil_tmp38 = (unsigned int )__cil_tmp37;
  if (__cil_tmp38 != 0U) {
    dev_priv->edp.rate = 10;
  } else {
    dev_priv->edp.rate = 6;
  }
  }
  {
  __cil_tmp39 = edp_link_params->lanes;
  __cil_tmp40 = (int )__cil_tmp39;
  if (__cil_tmp40 == 0) {
    goto case_0___0;
  } else {
    {
    __cil_tmp41 = edp_link_params->lanes;
    __cil_tmp42 = (int )__cil_tmp41;
    if (__cil_tmp42 == 1) {
      goto case_1___0;
    } else {
      {
      __cil_tmp43 = edp_link_params->lanes;
      __cil_tmp44 = (int )__cil_tmp43;
      if (__cil_tmp44 == 3) {
        goto case_3;
      } else {
        goto switch_default;
        if (0) {
          case_0___0:
          dev_priv->edp.lanes = 1;
          goto ldv_37173;
          case_1___0:
          dev_priv->edp.lanes = 2;
          goto ldv_37173;
          case_3: ;
          switch_default:
          dev_priv->edp.lanes = 4;
          goto ldv_37173;
        } else {

        }
      }
      }
    }
    }
  }
  }
  ldv_37173: ;
  {
  __cil_tmp45 = edp_link_params->preemphasis;
  __cil_tmp46 = (int )__cil_tmp45;
  if (__cil_tmp46 == 0) {
    goto case_0___1;
  } else {
    {
    __cil_tmp47 = edp_link_params->preemphasis;
    __cil_tmp48 = (int )__cil_tmp47;
    if (__cil_tmp48 == 1) {
      goto case_1___1;
    } else {
      {
      __cil_tmp49 = edp_link_params->preemphasis;
      __cil_tmp50 = (int )__cil_tmp49;
      if (__cil_tmp50 == 2) {
        goto case_2___0;
      } else {
        {
        __cil_tmp51 = edp_link_params->preemphasis;
        __cil_tmp52 = (int )__cil_tmp51;
        if (__cil_tmp52 == 3) {
          goto case_3___0;
        } else
        if (0) {
          case_0___1:
          dev_priv->edp.preemphasis = 0;
          goto ldv_37178;
          case_1___1:
          dev_priv->edp.preemphasis = 8;
          goto ldv_37178;
          case_2___0:
          dev_priv->edp.preemphasis = 16;
          goto ldv_37178;
          case_3___0:
          dev_priv->edp.preemphasis = 24;
          goto ldv_37178;
        } else {

        }
        }
      }
      }
    }
    }
  }
  }
  ldv_37178: ;
  {
  __cil_tmp53 = edp_link_params->vswing;
  __cil_tmp54 = (int )__cil_tmp53;
  if (__cil_tmp54 == 0) {
    goto case_0___2;
  } else {
    {
    __cil_tmp55 = edp_link_params->vswing;
    __cil_tmp56 = (int )__cil_tmp55;
    if (__cil_tmp56 == 1) {
      goto case_1___2;
    } else {
      {
      __cil_tmp57 = edp_link_params->vswing;
      __cil_tmp58 = (int )__cil_tmp57;
      if (__cil_tmp58 == 2) {
        goto case_2___1;
      } else {
        {
        __cil_tmp59 = edp_link_params->vswing;
        __cil_tmp60 = (int )__cil_tmp59;
        if (__cil_tmp60 == 3) {
          goto case_3___1;
        } else
        if (0) {
          case_0___2:
          dev_priv->edp.vswing = 0;
          goto ldv_37183;
          case_1___2:
          dev_priv->edp.vswing = 1;
          goto ldv_37183;
          case_2___1:
          dev_priv->edp.vswing = 2;
          goto ldv_37183;
          case_3___1:
          dev_priv->edp.vswing = 3;
          goto ldv_37183;
        } else {

        }
        }
      }
      }
    }
    }
  }
  }
  ldv_37183: ;
  return;
}
}
static void parse_device_mapping(struct drm_i915_private *dev_priv , struct bdb_header *bdb )
{ struct bdb_general_definitions *p_defs ;
  struct child_device_config *p_child ;
  struct child_device_config *child_dev_ptr ;
  int i ;
  int child_device_num ;
  int count ;
  u16 block_size ;
  void *tmp ;
  void *tmp___0 ;
  size_t __len ;
  void *__ret ;
  struct bdb_general_definitions *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  u8 __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  void *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  struct child_device_config (*__cil_tmp24)[0U] ;
  struct child_device_config *__cil_tmp25 ;
  u16 __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  struct child_device_config *__cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  struct child_device_config *__cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  struct child_device_config (*__cil_tmp35)[0U] ;
  struct child_device_config *__cil_tmp36 ;
  u16 __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  struct child_device_config *__cil_tmp40 ;
  void *__cil_tmp41 ;
  void const *__cil_tmp42 ;
  void *__cil_tmp43 ;
  void const *__cil_tmp44 ;

  {
  {
  tmp = find_section(bdb, 2);
  p_defs = (struct bdb_general_definitions *)tmp;
  }
  {
  __cil_tmp14 = (struct bdb_general_definitions *)0;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = (unsigned long )p_defs;
  if (__cil_tmp16 == __cil_tmp15) {
    {
    drm_ut_debug_printk(4U, "drm", "parse_device_mapping", "No general definition block is found, no devices defined.\n");
    }
    return;
  } else {

  }
  }
  {
  __cil_tmp17 = p_defs->child_dev_size;
  __cil_tmp18 = (unsigned int )__cil_tmp17;
  if (__cil_tmp18 != 33U) {
    {
    drm_ut_debug_printk(4U, "drm", "parse_device_mapping", "different child size is found. Invalid.\n");
    }
    return;
  } else {

  }
  }
  {
  __cil_tmp19 = (void *)p_defs;
  block_size = get_blocksize(__cil_tmp19);
  __cil_tmp20 = (unsigned long )block_size;
  __cil_tmp21 = __cil_tmp20 - 5UL;
  __cil_tmp22 = __cil_tmp21 / 33UL;
  child_device_num = (int )__cil_tmp22;
  count = 0;
  i = 0;
  }
  goto ldv_37201;
  ldv_37200:
  __cil_tmp23 = (unsigned long )i;
  __cil_tmp24 = & p_defs->devices;
  __cil_tmp25 = (struct child_device_config *)__cil_tmp24;
  p_child = __cil_tmp25 + __cil_tmp23;
  {
  __cil_tmp26 = p_child->device_type;
  __cil_tmp27 = (unsigned int )__cil_tmp26;
  if (__cil_tmp27 == 0U) {
    goto ldv_37199;
  } else {

  }
  }
  count = count + 1;
  ldv_37199:
  i = i + 1;
  ldv_37201: ;
  if (i < child_device_num) {
    goto ldv_37200;
  } else {
    goto ldv_37202;
  }
  ldv_37202: ;
  if (count == 0) {
    {
    drm_ut_debug_printk(4U, "drm", "parse_device_mapping", "no child dev is parsed from VBT \n");
    }
    return;
  } else {

  }
  {
  __cil_tmp28 = (unsigned long )count;
  __cil_tmp29 = __cil_tmp28 * 33UL;
  tmp___0 = kzalloc(__cil_tmp29, 208U);
  dev_priv->child_dev = (struct child_device_config *)tmp___0;
  }
  {
  __cil_tmp30 = (struct child_device_config *)0;
  __cil_tmp31 = (unsigned long )__cil_tmp30;
  __cil_tmp32 = dev_priv->child_dev;
  __cil_tmp33 = (unsigned long )__cil_tmp32;
  if (__cil_tmp33 == __cil_tmp31) {
    {
    drm_ut_debug_printk(4U, "drm", "parse_device_mapping", "No memory space for child device\n");
    }
    return;
  } else {

  }
  }
  dev_priv->child_dev_num = count;
  count = 0;
  i = 0;
  goto ldv_37208;
  ldv_37207:
  __cil_tmp34 = (unsigned long )i;
  __cil_tmp35 = & p_defs->devices;
  __cil_tmp36 = (struct child_device_config *)__cil_tmp35;
  p_child = __cil_tmp36 + __cil_tmp34;
  {
  __cil_tmp37 = p_child->device_type;
  __cil_tmp38 = (unsigned int )__cil_tmp37;
  if (__cil_tmp38 == 0U) {
    goto ldv_37203;
  } else {

  }
  }
  __cil_tmp39 = (unsigned long )count;
  __cil_tmp40 = dev_priv->child_dev;
  child_dev_ptr = __cil_tmp40 + __cil_tmp39;
  count = count + 1;
  __len = 33UL;
  if (__len > 63UL) {
    {
    __cil_tmp41 = (void *)child_dev_ptr;
    __cil_tmp42 = (void const *)p_child;
    __ret = __memcpy(__cil_tmp41, __cil_tmp42, __len);
    }
  } else {
    {
    __cil_tmp43 = (void *)child_dev_ptr;
    __cil_tmp44 = (void const *)p_child;
    __ret = __builtin_memcpy(__cil_tmp43, __cil_tmp44, __len);
    }
  }
  ldv_37203:
  i = i + 1;
  ldv_37208: ;
  if (i < child_device_num) {
    goto ldv_37207;
  } else {
    goto ldv_37209;
  }
  ldv_37209: ;
  return;
}
}
static void init_vbt_defaults(struct drm_i915_private *dev_priv )
{ struct drm_device *dev ;
  bool __cil_tmp3 ;
  int __cil_tmp4 ;

  {
  {
  dev = dev_priv->dev;
  dev_priv->crt_ddc_pin = 2;
  dev_priv->lvds_dither = (unsigned char)1;
  dev_priv->lvds_vbt = (unsigned char)0;
  dev_priv->sdvo_lvds_vbt_mode = (struct drm_display_mode *)0;
  dev_priv->int_tv_support = (unsigned char)1;
  dev_priv->int_crt_support = (unsigned char)1;
  dev_priv->lvds_use_ssc = (unsigned char)1;
  __cil_tmp3 = (bool )1;
  dev_priv->lvds_ssc_freq = intel_bios_ssc_frequency(dev, __cil_tmp3);
  __cil_tmp4 = dev_priv->lvds_ssc_freq;
  drm_ut_debug_printk(1U, "drm", "init_vbt_defaults", "Set default to SSC at %dMHz\n",
                      __cil_tmp4);
  dev_priv->edp.bpp = 18;
  }
  return;
}
}
bool intel_parse_bios(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct pci_dev *pdev ;
  struct bdb_header *bdb ;
  u8 *bios ;
  struct vbt_header *vbt ;
  int tmp ;
  struct vbt_header *vbt___0 ;
  size_t size ;
  int i ;
  void *tmp___0 ;
  int tmp___1 ;
  void *__cil_tmp13 ;
  void *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  void *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  void *__cil_tmp18 ;
  u8 (*__cil_tmp19)[20U] ;
  void const *__cil_tmp20 ;
  void const *__cil_tmp21 ;
  u8 (*__cil_tmp22)[20U] ;
  u8 *__cil_tmp23 ;
  u32 __cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct bdb_header *__cil_tmp26 ;
  struct bdb_header *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  u8 *__cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  void const *__cil_tmp34 ;
  void const *__cil_tmp35 ;
  void const *__cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  struct vbt_header *__cil_tmp38 ;
  int __cil_tmp39 ;
  size_t __cil_tmp40 ;
  struct vbt_header *__cil_tmp41 ;
  unsigned long __cil_tmp42 ;
  unsigned long __cil_tmp43 ;
  void *__cil_tmp44 ;
  u32 __cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  unsigned long __cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  u8 *__cil_tmp49 ;
  u8 *__cil_tmp50 ;
  unsigned long __cil_tmp51 ;
  unsigned long __cil_tmp52 ;
  void *__cil_tmp53 ;

  {
  {
  __cil_tmp13 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp13;
  pdev = dev->pdev;
  bdb = (struct bdb_header *)0;
  bios = (u8 *)0;
  init_vbt_defaults(dev_priv);
  }
  {
  __cil_tmp14 = (void *)0;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = dev_priv->opregion.vbt;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  if (__cil_tmp17 != __cil_tmp15) {
    {
    __cil_tmp18 = dev_priv->opregion.vbt;
    vbt = (struct vbt_header *)__cil_tmp18;
    __cil_tmp19 = & vbt->signature;
    __cil_tmp20 = (void const *)__cil_tmp19;
    __cil_tmp21 = (void const *)"$VBT";
    tmp = memcmp(__cil_tmp20, __cil_tmp21, 4UL);
    }
    if (tmp == 0) {
      {
      __cil_tmp22 = & vbt->signature;
      __cil_tmp23 = (u8 *)__cil_tmp22;
      drm_ut_debug_printk(2U, "drm", "intel_parse_bios", "Using VBT from OpRegion: %20s\n",
                          __cil_tmp23);
      __cil_tmp24 = vbt->bdb_offset;
      __cil_tmp25 = (unsigned long )__cil_tmp24;
      __cil_tmp26 = (struct bdb_header *)vbt;
      bdb = __cil_tmp26 + __cil_tmp25;
      }
    } else {
      dev_priv->opregion.vbt = (void *)0;
    }
  } else {

  }
  }
  {
  __cil_tmp27 = (struct bdb_header *)0;
  __cil_tmp28 = (unsigned long )__cil_tmp27;
  __cil_tmp29 = (unsigned long )bdb;
  if (__cil_tmp29 == __cil_tmp28) {
    {
    vbt___0 = (struct vbt_header *)0;
    tmp___0 = pci_map_rom(pdev, & size);
    bios = (u8 *)tmp___0;
    }
    {
    __cil_tmp30 = (u8 *)0;
    __cil_tmp31 = (unsigned long )__cil_tmp30;
    __cil_tmp32 = (unsigned long )bios;
    if (__cil_tmp32 == __cil_tmp31) {
      return ((bool )1);
    } else {

    }
    }
    i = 0;
    goto ldv_37229;
    ldv_37228:
    {
    __cil_tmp33 = (unsigned long )i;
    __cil_tmp34 = (void const *)bios;
    __cil_tmp35 = __cil_tmp34 + __cil_tmp33;
    __cil_tmp36 = (void const *)"$VBT";
    tmp___1 = memcmp(__cil_tmp35, __cil_tmp36, 4UL);
    }
    if (tmp___1 == 0) {
      __cil_tmp37 = (unsigned long )i;
      __cil_tmp38 = (struct vbt_header *)bios;
      vbt___0 = __cil_tmp38 + __cil_tmp37;
      goto ldv_37227;
    } else {

    }
    i = i + 1;
    ldv_37229: ;
    {
    __cil_tmp39 = i + 4;
    __cil_tmp40 = (size_t )__cil_tmp39;
    if (__cil_tmp40 < size) {
      goto ldv_37228;
    } else {
      goto ldv_37227;
    }
    }
    ldv_37227: ;
    {
    __cil_tmp41 = (struct vbt_header *)0;
    __cil_tmp42 = (unsigned long )__cil_tmp41;
    __cil_tmp43 = (unsigned long )vbt___0;
    if (__cil_tmp43 == __cil_tmp42) {
      {
      drm_err("intel_parse_bios", "VBT signature missing\n");
      __cil_tmp44 = (void *)bios;
      pci_unmap_rom(pdev, __cil_tmp44);
      }
      return ((bool )1);
    } else {

    }
    }
    __cil_tmp45 = vbt___0->bdb_offset;
    __cil_tmp46 = (unsigned long )__cil_tmp45;
    __cil_tmp47 = (unsigned long )i;
    __cil_tmp48 = __cil_tmp47 + __cil_tmp46;
    __cil_tmp49 = bios + __cil_tmp48;
    bdb = (struct bdb_header *)__cil_tmp49;
  } else {

  }
  }
  {
  parse_general_features(dev_priv, bdb);
  parse_general_definitions(dev_priv, bdb);
  parse_lfp_panel_data(dev_priv, bdb);
  parse_sdvo_panel_data(dev_priv, bdb);
  parse_sdvo_device_mapping(dev_priv, bdb);
  parse_device_mapping(dev_priv, bdb);
  parse_driver_features(dev_priv, bdb);
  parse_edp(dev_priv, bdb);
  }
  {
  __cil_tmp50 = (u8 *)0;
  __cil_tmp51 = (unsigned long )__cil_tmp50;
  __cil_tmp52 = (unsigned long )bios;
  if (__cil_tmp52 != __cil_tmp51) {
    {
    __cil_tmp53 = (void *)bios;
    pci_unmap_rom(pdev, __cil_tmp53);
    }
  } else {

  }
  }
  return ((bool )0);
}
}
void intel_setup_bios(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 tmp ;
  u32 tmp___0 ;
  void *__cil_tmp5 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  tmp = i915_read32___9(dev_priv, 397832U);
  }
  if (tmp == 0U) {
    {
    tmp___0 = i915_read32___9(dev_priv, 397836U);
    }
    if (tmp___0 == 0U) {
      {
      i915_write32___7(dev_priv, 397832U, 26216400U);
      i915_write32___7(dev_priv, 397836U, 22939600U);
      }
    } else {

    }
  } else {

  }
  return;
}
}
extern char *strncpy(char * , char const * , __kernel_size_t ) ;
extern int i2c_del_adapter(struct i2c_adapter * ) ;
extern int drm_connector_property_set_value(struct drm_connector * , struct drm_property * ,
                                            uint64_t ) ;
extern bool drm_detect_monitor_audio(struct edid * ) ;
__inline static void trace_i915_reg_rw___10(bool write , u32 reg , u64 val , int len )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp13 ;
  struct tracepoint_func **__cil_tmp14 ;
  struct tracepoint_func * volatile *__cil_tmp15 ;
  struct tracepoint_func * volatile __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  struct tracepoint_func *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void (*__cil_tmp22)(void * , bool , u32 , u64 , int ) ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  void *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;

  {
  {
  __cil_tmp13 = & __tracepoint_i915_reg_rw.key;
  tmp___1 = static_branch(__cil_tmp13);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp14 = & __tracepoint_i915_reg_rw.funcs;
    __cil_tmp15 = (struct tracepoint_func * volatile *)__cil_tmp14;
    __cil_tmp16 = *__cil_tmp15;
    _________p1 = (struct tracepoint_func *)__cil_tmp16;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp17 = (int const )411;
          __cil_tmp18 = (int )__cil_tmp17;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp18);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp19 = (struct tracepoint_func *)0;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    __cil_tmp21 = (unsigned long )it_func_ptr;
    if (__cil_tmp21 != __cil_tmp20) {
      ldv_36374:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp22 = (void (*)(void * , bool , u32 , u64 , int ))it_func;
      __cil_tmp23 = (int )write;
      __cil_tmp24 = (bool )__cil_tmp23;
      (*__cil_tmp22)(__data, __cil_tmp24, reg, val, len);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp25 = (void *)0;
      __cil_tmp26 = (unsigned long )__cil_tmp25;
      __cil_tmp27 = it_func_ptr->func;
      __cil_tmp28 = (unsigned long )__cil_tmp27;
      if (__cil_tmp28 != __cil_tmp26) {
        goto ldv_36374;
      } else {
        goto ldv_36375;
      }
      }
      ldv_36375: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
__inline static u32 i915_read32___10(struct drm_i915_private *dev_priv , u32 reg )
{ u32 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = 0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readl(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readl(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readl(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readl(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw___10(__cil_tmp24, reg, __cil_tmp25, 4);
  }
  return (val);
}
}
__inline static void i915_write32___8(struct drm_i915_private *dev_priv , u32 reg ,
                                      u32 val )
{ bool __cil_tmp4 ;
  u64 __cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  void *__cil_tmp11 ;
  void volatile *__cil_tmp12 ;
  void volatile *__cil_tmp13 ;

  {
  {
  __cil_tmp4 = (bool )1;
  __cil_tmp5 = (u64 )val;
  trace_i915_reg_rw___10(__cil_tmp4, reg, __cil_tmp5, 4);
  }
  {
  __cil_tmp6 = dev_priv->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        __gen6_gt_wait_for_fifo(dev_priv);
        }
      } else {

      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp10 = (unsigned long )reg;
  __cil_tmp11 = dev_priv->regs;
  __cil_tmp12 = (void volatile *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 + __cil_tmp10;
  writel(val, __cil_tmp13);
  }
  return;
}
}
void intel_attach_force_audio_property(struct drm_connector *connector ) ;
void intel_attach_broadcast_rgb_property(struct drm_connector *connector ) ;
extern int i2c_dp_aux_add_bus(struct i2c_adapter * ) ;
static bool is_edp(struct intel_dp *intel_dp )
{ int __cil_tmp2 ;
  int __cil_tmp3 ;

  {
  {
  __cil_tmp2 = intel_dp->base.type;
  __cil_tmp3 = __cil_tmp2 == 8;
  return ((bool )__cil_tmp3);
  }
}
}
static bool is_pch_edp(struct intel_dp *intel_dp )
{

  {
  return (intel_dp->is_pch_edp);
}
}
static struct intel_dp *enc_to_intel_dp(struct drm_encoder *encoder )
{ struct drm_encoder const *__mptr ;

  {
  __mptr = (struct drm_encoder const *)encoder;
  return ((struct intel_dp *)__mptr);
}
}
static struct intel_dp *intel_attached_dp(struct drm_connector *connector )
{ struct intel_encoder const *__mptr ;
  struct intel_encoder *tmp ;

  {
  {
  tmp = intel_attached_encoder(connector);
  __mptr = (struct intel_encoder const *)tmp;
  }
  return ((struct intel_dp *)__mptr);
}
}
bool intel_encoder_is_pch_edp(struct drm_encoder *encoder )
{ struct intel_dp *intel_dp ;
  bool tmp ;
  struct drm_encoder *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  unsigned long __cil_tmp6 ;

  {
  {
  __cil_tmp4 = (struct drm_encoder *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = (unsigned long )encoder;
  if (__cil_tmp6 == __cil_tmp5) {
    return ((bool )0);
  } else {

  }
  }
  {
  intel_dp = enc_to_intel_dp(encoder);
  tmp = is_pch_edp(intel_dp);
  }
  return (tmp);
}
}
static void intel_dp_start_link_train(struct intel_dp *intel_dp ) ;
static void intel_dp_complete_link_train(struct intel_dp *intel_dp ) ;
static void intel_dp_link_down(struct intel_dp *intel_dp ) ;
void intel_edp_link_config(struct intel_encoder *intel_encoder , int *lane_num , int *link_bw )
{ struct intel_dp *intel_dp ;
  struct intel_encoder const *__mptr ;
  uint8_t __cil_tmp6 ;
  uint8_t __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  uint8_t __cil_tmp9 ;
  unsigned int __cil_tmp10 ;

  {
  __mptr = (struct intel_encoder const *)intel_encoder;
  intel_dp = (struct intel_dp *)__mptr;
  __cil_tmp6 = intel_dp->lane_count;
  *lane_num = (int )__cil_tmp6;
  {
  __cil_tmp7 = intel_dp->link_bw;
  __cil_tmp8 = (unsigned int )__cil_tmp7;
  if (__cil_tmp8 == 6U) {
    *link_bw = 162000;
  } else {
    {
    __cil_tmp9 = intel_dp->link_bw;
    __cil_tmp10 = (unsigned int )__cil_tmp9;
    if (__cil_tmp10 == 10U) {
      *link_bw = 270000;
    } else {

    }
    }
  }
  }
  return;
}
}
static int intel_dp_max_lane_count(struct intel_dp *intel_dp )
{ int max_lane_count ;
  uint8_t __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  uint8_t __cil_tmp5 ;
  int __cil_tmp6 ;

  {
  max_lane_count = 4;
  {
  __cil_tmp3 = intel_dp->dpcd[0];
  __cil_tmp4 = (unsigned int )__cil_tmp3;
  if (__cil_tmp4 > 16U) {
    __cil_tmp5 = intel_dp->dpcd[2];
    __cil_tmp6 = (int )__cil_tmp5;
    max_lane_count = __cil_tmp6 & 31;
    if (max_lane_count == 1) {
      goto case_1;
    } else
    if (max_lane_count == 2) {
      goto case_2;
    } else
    if (max_lane_count == 4) {
      goto case_4;
    } else {
      goto switch_default;
      if (0) {
        case_1: ;
        case_2: ;
        case_4: ;
        goto ldv_37615;
        switch_default:
        max_lane_count = 4;
      } else {

      }
    }
    ldv_37615: ;
  } else {

  }
  }
  return (max_lane_count);
}
}
static int intel_dp_max_link_bw(struct intel_dp *intel_dp )
{ int max_link_bw ;
  uint8_t __cil_tmp3 ;

  {
  __cil_tmp3 = intel_dp->dpcd[1];
  max_link_bw = (int )__cil_tmp3;
  if (max_link_bw == 6) {
    goto case_6;
  } else
  if (max_link_bw == 10) {
    goto case_10;
  } else {
    goto switch_default;
    if (0) {
      case_6: ;
      case_10: ;
      goto ldv_37623;
      switch_default:
      max_link_bw = 6;
      goto ldv_37623;
    } else {

    }
  }
  ldv_37623: ;
  return (max_link_bw);
}
}
static int intel_dp_link_clock(uint8_t link_bw )
{ unsigned int __cil_tmp2 ;

  {
  {
  __cil_tmp2 = (unsigned int )link_bw;
  if (__cil_tmp2 == 10U) {
    return (270000);
  } else {
    return (162000);
  }
  }
}
}
static int intel_dp_link_required(struct drm_device *dev , struct intel_dp *intel_dp ,
                                  int pixel_clock )
{ struct drm_i915_private *dev_priv ;
  bool tmp ;
  void *__cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;

  {
  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  tmp = is_edp(intel_dp);
  }
  if ((int )tmp) {
    {
    __cil_tmp7 = dev_priv->edp.bpp;
    __cil_tmp8 = __cil_tmp7 * pixel_clock;
    __cil_tmp9 = __cil_tmp8 + 7;
    return (__cil_tmp9 / 8);
    }
  } else {
    return (pixel_clock * 3);
  }
}
}
static int intel_dp_max_data_rate(int max_link_clock , int max_lanes )
{ int __cil_tmp3 ;
  int __cil_tmp4 ;

  {
  {
  __cil_tmp3 = max_link_clock * max_lanes;
  __cil_tmp4 = __cil_tmp3 * 8;
  return (__cil_tmp4 / 10);
  }
}
}
static int intel_dp_mode_valid(struct drm_connector *connector , struct drm_display_mode *mode )
{ struct intel_dp *intel_dp ;
  struct intel_dp *tmp ;
  struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  int max_link_clock ;
  int tmp___0 ;
  int tmp___1 ;
  int max_lanes ;
  int tmp___2 ;
  bool tmp___3 ;
  bool tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  void *__cil_tmp17 ;
  uint8_t __cil_tmp18 ;
  int __cil_tmp19 ;
  uint8_t __cil_tmp20 ;
  struct drm_display_mode *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  struct drm_display_mode *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  struct drm_display_mode *__cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  struct drm_display_mode *__cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  struct drm_device *__cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;

  {
  {
  tmp = intel_attached_dp(connector);
  intel_dp = tmp;
  dev = connector->dev;
  __cil_tmp17 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp17;
  tmp___0 = intel_dp_max_link_bw(intel_dp);
  __cil_tmp18 = (uint8_t )tmp___0;
  __cil_tmp19 = (int )__cil_tmp18;
  __cil_tmp20 = (uint8_t )__cil_tmp19;
  tmp___1 = intel_dp_link_clock(__cil_tmp20);
  max_link_clock = tmp___1;
  tmp___2 = intel_dp_max_lane_count(intel_dp);
  max_lanes = tmp___2;
  tmp___3 = is_edp(intel_dp);
  }
  if ((int )tmp___3) {
    {
    __cil_tmp21 = (struct drm_display_mode *)0;
    __cil_tmp22 = (unsigned long )__cil_tmp21;
    __cil_tmp23 = dev_priv->panel_fixed_mode;
    __cil_tmp24 = (unsigned long )__cil_tmp23;
    if (__cil_tmp24 != __cil_tmp22) {
      {
      __cil_tmp25 = dev_priv->panel_fixed_mode;
      __cil_tmp26 = __cil_tmp25->hdisplay;
      __cil_tmp27 = mode->hdisplay;
      if (__cil_tmp27 > __cil_tmp26) {
        return (29);
      } else {

      }
      }
      {
      __cil_tmp28 = dev_priv->panel_fixed_mode;
      __cil_tmp29 = __cil_tmp28->vdisplay;
      __cil_tmp30 = mode->vdisplay;
      if (__cil_tmp30 > __cil_tmp29) {
        return (29);
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  {
  tmp___4 = is_edp(intel_dp);
  }
  if (tmp___4) {
    tmp___5 = 0;
  } else {
    tmp___5 = 1;
  }
  if (tmp___5) {
    {
    __cil_tmp31 = connector->dev;
    __cil_tmp32 = mode->clock;
    tmp___6 = intel_dp_link_required(__cil_tmp31, intel_dp, __cil_tmp32);
    tmp___7 = intel_dp_max_data_rate(max_link_clock, max_lanes);
    }
    if (tmp___6 > tmp___7) {
      return (15);
    } else {

    }
  } else {

  }
  {
  __cil_tmp33 = mode->clock;
  if (__cil_tmp33 <= 9999) {
    return (16);
  } else {

  }
  }
  return (0);
}
}
static uint32_t pack_aux(uint8_t *src , int src_bytes )
{ int i ;
  uint32_t v ;
  int __cil_tmp5 ;
  int __cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  uint8_t *__cil_tmp8 ;
  uint8_t __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;

  {
  v = 0U;
  if (src_bytes > 4) {
    src_bytes = 4;
  } else {

  }
  i = 0;
  goto ldv_37654;
  ldv_37653:
  __cil_tmp5 = 3 - i;
  __cil_tmp6 = __cil_tmp5 * 8;
  __cil_tmp7 = (unsigned long )i;
  __cil_tmp8 = src + __cil_tmp7;
  __cil_tmp9 = *__cil_tmp8;
  __cil_tmp10 = (unsigned int )__cil_tmp9;
  __cil_tmp11 = __cil_tmp10 << __cil_tmp6;
  v = __cil_tmp11 | v;
  i = i + 1;
  ldv_37654: ;
  if (i < src_bytes) {
    goto ldv_37653;
  } else {
    goto ldv_37655;
  }
  ldv_37655: ;
  return (v);
}
}
static void unpack_aux(uint32_t src , uint8_t *dst , int dst_bytes )
{ int i ;
  unsigned long __cil_tmp5 ;
  uint8_t *__cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  uint32_t __cil_tmp9 ;

  {
  if (dst_bytes > 4) {
    dst_bytes = 4;
  } else {

  }
  i = 0;
  goto ldv_37663;
  ldv_37662:
  __cil_tmp5 = (unsigned long )i;
  __cil_tmp6 = dst + __cil_tmp5;
  __cil_tmp7 = 3 - i;
  __cil_tmp8 = __cil_tmp7 * 8;
  __cil_tmp9 = src >> __cil_tmp8;
  *__cil_tmp6 = (uint8_t )__cil_tmp9;
  i = i + 1;
  ldv_37663: ;
  if (i < dst_bytes) {
    goto ldv_37662;
  } else {
    goto ldv_37664;
  }
  ldv_37664: ;
  return;
}
}
static int intel_hrawclk(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  uint32_t clkcfg ;
  void *__cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  int __cil_tmp20 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  clkcfg = i915_read32___10(dev_priv, 68608U);
  }
  {
  __cil_tmp5 = clkcfg & 7U;
  __cil_tmp6 = (int )__cil_tmp5;
  if (__cil_tmp6 == 5) {
    goto case_5;
  } else {
    {
    __cil_tmp7 = clkcfg & 7U;
    __cil_tmp8 = (int )__cil_tmp7;
    if (__cil_tmp8 == 1) {
      goto case_1;
    } else {
      {
      __cil_tmp9 = clkcfg & 7U;
      __cil_tmp10 = (int )__cil_tmp9;
      if (__cil_tmp10 == 3) {
        goto case_3;
      } else {
        {
        __cil_tmp11 = clkcfg & 7U;
        __cil_tmp12 = (int )__cil_tmp11;
        if (__cil_tmp12 == 2) {
          goto case_2;
        } else {
          {
          __cil_tmp13 = clkcfg & 7U;
          __cil_tmp14 = (int )__cil_tmp13;
          if (__cil_tmp14 == 6) {
            goto case_6;
          } else {
            {
            __cil_tmp15 = clkcfg & 7U;
            __cil_tmp16 = (int )__cil_tmp15;
            if (__cil_tmp16 == 7) {
              goto case_7;
            } else {
              {
              __cil_tmp17 = clkcfg & 7U;
              __cil_tmp18 = (int )__cil_tmp17;
              if (__cil_tmp18 == 4) {
                goto case_4;
              } else {
                {
                __cil_tmp19 = clkcfg & 7U;
                __cil_tmp20 = (int )__cil_tmp19;
                if (__cil_tmp20 == 0) {
                  goto case_0;
                } else {
                  goto switch_default;
                  if (0) {
                    case_5: ;
                    return (100);
                    case_1: ;
                    return (133);
                    case_3: ;
                    return (166);
                    case_2: ;
                    return (200);
                    case_6: ;
                    return (266);
                    case_7: ;
                    return (333);
                    case_4: ;
                    case_0: ;
                    return (400);
                    switch_default: ;
                    return (133);
                  } else {

                  }
                }
                }
              }
              }
            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
}
}
static int intel_dp_aux_ch(struct intel_dp *intel_dp , uint8_t *send , int send_bytes ,
                           uint8_t *recv , int recv_size )
{ uint32_t output_reg ;
  struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  uint32_t ch_ctl ;
  uint32_t ch_data ;
  int i ;
  int recv_bytes ;
  uint32_t status ;
  uint32_t aux_clock_divider ;
  int try ;
  int precharge ;
  int tmp ;
  bool tmp___0 ;
  bool tmp___1 ;
  int tmp___2 ;
  u32 tmp___3 ;
  u32 tmp___4 ;
  uint32_t tmp___5 ;
  u32 tmp___6 ;
  void *__cil_tmp25 ;
  void *__cil_tmp26 ;
  struct drm_i915_private *__cil_tmp27 ;
  struct intel_device_info const *__cil_tmp28 ;
  u8 __cil_tmp29 ;
  unsigned char __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  void *__cil_tmp32 ;
  struct drm_i915_private *__cil_tmp33 ;
  struct intel_device_info const *__cil_tmp34 ;
  u8 __cil_tmp35 ;
  unsigned char __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  void *__cil_tmp38 ;
  struct drm_i915_private *__cil_tmp39 ;
  struct intel_device_info const *__cil_tmp40 ;
  u8 __cil_tmp41 ;
  unsigned char __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  void *__cil_tmp44 ;
  struct drm_i915_private *__cil_tmp45 ;
  struct intel_device_info const *__cil_tmp46 ;
  unsigned char *__cil_tmp47 ;
  unsigned char *__cil_tmp48 ;
  unsigned char __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  int __cil_tmp51 ;
  void *__cil_tmp52 ;
  struct drm_i915_private *__cil_tmp53 ;
  struct intel_device_info const *__cil_tmp54 ;
  u8 __cil_tmp55 ;
  unsigned char __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  int __cil_tmp58 ;
  unsigned long __cil_tmp59 ;
  uint8_t *__cil_tmp60 ;
  int __cil_tmp61 ;
  uint32_t __cil_tmp62 ;
  uint32_t __cil_tmp63 ;
  int __cil_tmp64 ;
  int __cil_tmp65 ;
  int __cil_tmp66 ;
  int __cil_tmp67 ;
  uint32_t __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  int __cil_tmp71 ;
  unsigned int __cil_tmp72 ;
  unsigned int __cil_tmp73 ;
  unsigned int __cil_tmp74 ;
  unsigned int __cil_tmp75 ;
  unsigned int __cil_tmp76 ;
  unsigned int __cil_tmp77 ;
  unsigned int __cil_tmp78 ;
  uint32_t __cil_tmp79 ;
  uint32_t __cil_tmp80 ;
  unsigned long __cil_tmp81 ;
  uint8_t *__cil_tmp82 ;
  int __cil_tmp83 ;

  {
  {
  output_reg = intel_dp->output_reg;
  dev = intel_dp->base.base.dev;
  __cil_tmp25 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp25;
  ch_ctl = output_reg + 16U;
  ch_data = ch_ctl + 4U;
  tmp___0 = is_edp(intel_dp);
  }
  if ((int )tmp___0) {
    {
    tmp___1 = is_pch_edp(intel_dp);
    }
    if (tmp___1) {
      tmp___2 = 0;
    } else {
      tmp___2 = 1;
    }
    if (tmp___2) {
      {
      __cil_tmp26 = dev->dev_private;
      __cil_tmp27 = (struct drm_i915_private *)__cil_tmp26;
      __cil_tmp28 = __cil_tmp27->info;
      __cil_tmp29 = __cil_tmp28->gen;
      __cil_tmp30 = (unsigned char )__cil_tmp29;
      __cil_tmp31 = (unsigned int )__cil_tmp30;
      if (__cil_tmp31 == 6U) {
        aux_clock_divider = 200U;
      } else {
        aux_clock_divider = 225U;
      }
      }
    } else {
      goto _L;
    }
  } else {
    _L:
    {
    __cil_tmp32 = dev->dev_private;
    __cil_tmp33 = (struct drm_i915_private *)__cil_tmp32;
    __cil_tmp34 = __cil_tmp33->info;
    __cil_tmp35 = __cil_tmp34->gen;
    __cil_tmp36 = (unsigned char )__cil_tmp35;
    __cil_tmp37 = (unsigned int )__cil_tmp36;
    if (__cil_tmp37 == 5U) {
      aux_clock_divider = 62U;
    } else {
      {
      __cil_tmp38 = dev->dev_private;
      __cil_tmp39 = (struct drm_i915_private *)__cil_tmp38;
      __cil_tmp40 = __cil_tmp39->info;
      __cil_tmp41 = __cil_tmp40->gen;
      __cil_tmp42 = (unsigned char )__cil_tmp41;
      __cil_tmp43 = (unsigned int )__cil_tmp42;
      if (__cil_tmp43 == 6U) {
        aux_clock_divider = 62U;
      } else {
        {
        __cil_tmp44 = dev->dev_private;
        __cil_tmp45 = (struct drm_i915_private *)__cil_tmp44;
        __cil_tmp46 = __cil_tmp45->info;
        __cil_tmp47 = (unsigned char *)__cil_tmp46;
        __cil_tmp48 = __cil_tmp47 + 2UL;
        __cil_tmp49 = *__cil_tmp48;
        __cil_tmp50 = (unsigned int )__cil_tmp49;
        if (__cil_tmp50 != 0U) {
          aux_clock_divider = 62U;
        } else {
          {
          tmp = intel_hrawclk(dev);
          __cil_tmp51 = tmp / 2;
          aux_clock_divider = (uint32_t )__cil_tmp51;
          }
        }
        }
      }
      }
    }
    }
  }
  {
  __cil_tmp52 = dev->dev_private;
  __cil_tmp53 = (struct drm_i915_private *)__cil_tmp52;
  __cil_tmp54 = __cil_tmp53->info;
  __cil_tmp55 = __cil_tmp54->gen;
  __cil_tmp56 = (unsigned char )__cil_tmp55;
  __cil_tmp57 = (unsigned int )__cil_tmp56;
  if (__cil_tmp57 == 6U) {
    precharge = 3;
  } else {
    precharge = 5;
  }
  }
  {
  tmp___4 = i915_read32___10(dev_priv, ch_ctl);
  }
  {
  __cil_tmp58 = (int )tmp___4;
  if (__cil_tmp58 < 0) {
    {
    tmp___3 = i915_read32___10(dev_priv, ch_ctl);
    drm_err("intel_dp_aux_ch", "dp_aux_ch not started status 0x%08x\n", tmp___3);
    }
    return (-16);
  } else {

  }
  }
  try = 0;
  goto ldv_37705;
  ldv_37704:
  i = 0;
  goto ldv_37699;
  ldv_37698:
  {
  __cil_tmp59 = (unsigned long )i;
  __cil_tmp60 = send + __cil_tmp59;
  __cil_tmp61 = send_bytes - i;
  tmp___5 = pack_aux(__cil_tmp60, __cil_tmp61);
  __cil_tmp62 = (uint32_t )i;
  __cil_tmp63 = ch_data + __cil_tmp62;
  i915_write32___8(dev_priv, __cil_tmp63, tmp___5);
  i = i + 4;
  }
  ldv_37699: ;
  if (i < send_bytes) {
    goto ldv_37698;
  } else {
    goto ldv_37700;
  }
  ldv_37700:
  {
  __cil_tmp64 = precharge << 16;
  __cil_tmp65 = send_bytes << 20;
  __cil_tmp66 = __cil_tmp65 | (-0x7FFFFFFF-1);
  __cil_tmp67 = __cil_tmp66 | __cil_tmp64;
  __cil_tmp68 = (uint32_t )__cil_tmp67;
  __cil_tmp69 = __cil_tmp68 | aux_clock_divider;
  __cil_tmp70 = __cil_tmp69 | 1375731712U;
  i915_write32___8(dev_priv, ch_ctl, __cil_tmp70);
  }
  ldv_37702:
  {
  status = i915_read32___10(dev_priv, ch_ctl);
  }
  {
  __cil_tmp71 = (int )status;
  if (__cil_tmp71 >= 0) {
    goto ldv_37701;
  } else {

  }
  }
  {
  __const_udelay(429500UL);
  }
  goto ldv_37702;
  ldv_37701:
  {
  __cil_tmp72 = status | 1375731712U;
  i915_write32___8(dev_priv, ch_ctl, __cil_tmp72);
  }
  {
  __cil_tmp73 = status & 1073741824U;
  if (__cil_tmp73 != 0U) {
    goto ldv_37703;
  } else {

  }
  }
  try = try + 1;
  ldv_37705: ;
  if (try <= 4) {
    goto ldv_37704;
  } else {
    goto ldv_37703;
  }
  ldv_37703: ;
  {
  __cil_tmp74 = status & 1073741824U;
  if (__cil_tmp74 == 0U) {
    {
    drm_err("intel_dp_aux_ch", "dp_aux_ch not done status 0x%08x\n", status);
    }
    return (-16);
  } else {

  }
  }
  {
  __cil_tmp75 = status & 33554432U;
  if (__cil_tmp75 != 0U) {
    {
    drm_err("intel_dp_aux_ch", "dp_aux_ch receive error status 0x%08x\n", status);
    }
    return (-5);
  } else {

  }
  }
  {
  __cil_tmp76 = status & 268435456U;
  if (__cil_tmp76 != 0U) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_dp_aux_ch", "dp_aux_ch timeout status 0x%08x\n",
                        status);
    }
    return (-110);
  } else {

  }
  }
  __cil_tmp77 = status & 32505856U;
  __cil_tmp78 = __cil_tmp77 >> 20;
  recv_bytes = (int )__cil_tmp78;
  if (recv_bytes > recv_size) {
    recv_bytes = recv_size;
  } else {

  }
  i = 0;
  goto ldv_37707;
  ldv_37706:
  {
  __cil_tmp79 = (uint32_t )i;
  __cil_tmp80 = ch_data + __cil_tmp79;
  tmp___6 = i915_read32___10(dev_priv, __cil_tmp80);
  __cil_tmp81 = (unsigned long )i;
  __cil_tmp82 = recv + __cil_tmp81;
  __cil_tmp83 = recv_bytes - i;
  unpack_aux(tmp___6, __cil_tmp82, __cil_tmp83);
  i = i + 4;
  }
  ldv_37707: ;
  if (i < recv_bytes) {
    goto ldv_37706;
  } else {
    goto ldv_37708;
  }
  ldv_37708: ;
  return (recv_bytes);
}
}
static int intel_dp_aux_native_write(struct intel_dp *intel_dp , uint16_t address ,
                                     uint8_t *send , int send_bytes )
{ int ret ;
  uint8_t msg[20U] ;
  int msg_bytes ;
  uint8_t ack ;
  size_t __len ;
  void *__ret ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  uint8_t __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  void *__cil_tmp16 ;
  void *__cil_tmp17 ;
  void const *__cil_tmp18 ;
  uint8_t *__cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;

  {
  if (send_bytes > 16) {
    return (-1);
  } else {

  }
  {
  msg[0] = (uint8_t )128U;
  __cil_tmp11 = (int )address;
  __cil_tmp12 = __cil_tmp11 >> 8;
  msg[1] = (uint8_t )__cil_tmp12;
  msg[2] = (uint8_t )address;
  __cil_tmp13 = (uint8_t )send_bytes;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  __cil_tmp15 = __cil_tmp14 + 255U;
  msg[3] = (uint8_t )__cil_tmp15;
  __len = (size_t )send_bytes;
  __cil_tmp16 = (void *)(& msg);
  __cil_tmp17 = __cil_tmp16 + 4U;
  __cil_tmp18 = (void const *)send;
  __ret = __builtin_memcpy(__cil_tmp17, __cil_tmp18, __len);
  msg_bytes = send_bytes + 4;
  }
  ldv_37723:
  {
  __cil_tmp19 = (uint8_t *)(& msg);
  ret = intel_dp_aux_ch(intel_dp, __cil_tmp19, msg_bytes, & ack, 1);
  }
  if (ret < 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp20 = (int )ack;
  __cil_tmp21 = __cil_tmp20 & 48;
  if (__cil_tmp21 == 0) {
    goto ldv_37722;
  } else {
    {
    __cil_tmp22 = (int )ack;
    __cil_tmp23 = __cil_tmp22 & 48;
    if (__cil_tmp23 == 32) {
      {
      __const_udelay(429500UL);
      }
    } else {
      return (-5);
    }
    }
  }
  }
  goto ldv_37723;
  ldv_37722: ;
  return (send_bytes);
}
}
static int intel_dp_aux_native_write_1(struct intel_dp *intel_dp , uint16_t address ,
                                       uint8_t byte )
{ int tmp ;
  int __cil_tmp5 ;
  uint16_t __cil_tmp6 ;

  {
  {
  __cil_tmp5 = (int )address;
  __cil_tmp6 = (uint16_t )__cil_tmp5;
  tmp = intel_dp_aux_native_write(intel_dp, __cil_tmp6, & byte, 1);
  }
  return (tmp);
}
}
static int intel_dp_aux_native_read(struct intel_dp *intel_dp , uint16_t address ,
                                    uint8_t *recv , int recv_bytes )
{ uint8_t msg[4U] ;
  int msg_bytes ;
  uint8_t reply[20U] ;
  int reply_bytes ;
  uint8_t ack ;
  int ret ;
  size_t __len ;
  void *__ret ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  uint8_t __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  uint8_t *__cil_tmp18 ;
  uint8_t *__cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  void *__cil_tmp23 ;
  void const *__cil_tmp24 ;
  void const *__cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;

  {
  msg[0] = (uint8_t )144U;
  __cil_tmp13 = (int )address;
  __cil_tmp14 = __cil_tmp13 >> 8;
  msg[1] = (uint8_t )__cil_tmp14;
  msg[2] = (uint8_t )address;
  __cil_tmp15 = (uint8_t )recv_bytes;
  __cil_tmp16 = (unsigned int )__cil_tmp15;
  __cil_tmp17 = __cil_tmp16 + 255U;
  msg[3] = (uint8_t )__cil_tmp17;
  msg_bytes = 4;
  reply_bytes = recv_bytes + 1;
  ldv_37744:
  {
  __cil_tmp18 = (uint8_t *)(& msg);
  __cil_tmp19 = (uint8_t *)(& reply);
  ret = intel_dp_aux_ch(intel_dp, __cil_tmp18, msg_bytes, __cil_tmp19, reply_bytes);
  }
  if (ret == 0) {
    return (-71);
  } else {

  }
  if (ret < 0) {
    return (ret);
  } else {

  }
  ack = reply[0];
  {
  __cil_tmp20 = (int )ack;
  __cil_tmp21 = __cil_tmp20 & 48;
  if (__cil_tmp21 == 0) {
    {
    __cil_tmp22 = ret + -1;
    __len = (size_t )__cil_tmp22;
    __cil_tmp23 = (void *)recv;
    __cil_tmp24 = (void const *)(& reply);
    __cil_tmp25 = __cil_tmp24 + 1U;
    __ret = __builtin_memcpy(__cil_tmp23, __cil_tmp25, __len);
    }
    return (ret + -1);
  } else {
    {
    __cil_tmp26 = (int )ack;
    __cil_tmp27 = __cil_tmp26 & 48;
    if (__cil_tmp27 == 32) {
      {
      __const_udelay(429500UL);
      }
    } else {
      return (-5);
    }
    }
  }
  }
  goto ldv_37744;
}
}
static int intel_dp_i2c_aux_ch(struct i2c_adapter *adapter , int mode , uint8_t write_byte ,
                               uint8_t *read_byte )
{ struct i2c_algo_dp_aux_data *algo_data ;
  struct intel_dp *intel_dp ;
  struct i2c_adapter const *__mptr ;
  uint16_t address ;
  uint8_t msg[5U] ;
  uint8_t reply[2U] ;
  unsigned int retry ;
  int msg_bytes ;
  int reply_bytes ;
  int ret ;
  void *__cil_tmp15 ;
  struct intel_dp *__cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  uint8_t *__cil_tmp23 ;
  uint8_t *__cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  int __cil_tmp38 ;

  {
  __cil_tmp15 = adapter->algo_data;
  algo_data = (struct i2c_algo_dp_aux_data *)__cil_tmp15;
  __mptr = (struct i2c_adapter const *)adapter;
  __cil_tmp16 = (struct intel_dp *)__mptr;
  intel_dp = __cil_tmp16 + 1152921504606846840UL;
  address = algo_data->address;
  {
  __cil_tmp17 = mode & 4;
  if (__cil_tmp17 != 0) {
    msg[0] = (uint8_t )16U;
  } else {
    msg[0] = (uint8_t )0U;
  }
  }
  {
  __cil_tmp18 = mode & 8;
  if (__cil_tmp18 == 0) {
    __cil_tmp19 = (unsigned int )msg[0];
    __cil_tmp20 = __cil_tmp19 | 64U;
    msg[0] = (uint8_t )__cil_tmp20;
  } else {

  }
  }
  __cil_tmp21 = (int )address;
  __cil_tmp22 = __cil_tmp21 >> 8;
  msg[1] = (uint8_t )__cil_tmp22;
  msg[2] = (uint8_t )address;
  if (mode == 2) {
    goto case_2;
  } else
  if (mode == 4) {
    goto case_4;
  } else {
    goto switch_default;
    if (0) {
      case_2:
      msg[3] = (uint8_t )0U;
      msg[4] = write_byte;
      msg_bytes = 5;
      reply_bytes = 1;
      goto ldv_37763;
      case_4:
      msg[3] = (uint8_t )0U;
      msg_bytes = 4;
      reply_bytes = 2;
      goto ldv_37763;
      switch_default:
      msg_bytes = 3;
      reply_bytes = 1;
      goto ldv_37763;
    } else {

    }
  }
  ldv_37763:
  retry = 0U;
  goto ldv_37779;
  ldv_37778:
  {
  __cil_tmp23 = (uint8_t *)(& msg);
  __cil_tmp24 = (uint8_t *)(& reply);
  ret = intel_dp_aux_ch(intel_dp, __cil_tmp23, msg_bytes, __cil_tmp24, reply_bytes);
  }
  if (ret < 0) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_dp_i2c_aux_ch", "aux_ch failed %d\n", ret);
    }
    return (ret);
  } else {

  }
  {
  __cil_tmp25 = (int )reply[0];
  __cil_tmp26 = __cil_tmp25 & 48;
  if (__cil_tmp26 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp27 = (int )reply[0];
    __cil_tmp28 = __cil_tmp27 & 48;
    if (__cil_tmp28 == 16) {
      goto case_16;
    } else {
      {
      __cil_tmp29 = (int )reply[0];
      __cil_tmp30 = __cil_tmp29 & 48;
      if (__cil_tmp30 == 32) {
        goto case_32;
      } else {
        goto switch_default___0;
        if (0) {
          case_0: ;
          goto ldv_37768;
          case_16:
          {
          drm_ut_debug_printk(4U, "drm", "intel_dp_i2c_aux_ch", "aux_ch native nack\n");
          }
          return (-121);
          case_32:
          {
          __const_udelay(429500UL);
          }
          goto ldv_37771;
          switch_default___0:
          {
          __cil_tmp31 = (int )reply[0];
          drm_err("intel_dp_i2c_aux_ch", "aux_ch invalid native reply 0x%02x\n", __cil_tmp31);
          }
          return (-121);
        } else {

        }
      }
      }
    }
    }
  }
  }
  ldv_37768: ;
  {
  __cil_tmp32 = (int )reply[0];
  __cil_tmp33 = __cil_tmp32 & 192;
  if (__cil_tmp33 == 0) {
    goto case_0___0;
  } else {
    {
    __cil_tmp34 = (int )reply[0];
    __cil_tmp35 = __cil_tmp34 & 192;
    if (__cil_tmp35 == 64) {
      goto case_64;
    } else {
      {
      __cil_tmp36 = (int )reply[0];
      __cil_tmp37 = __cil_tmp36 & 192;
      if (__cil_tmp37 == 128) {
        goto case_128;
      } else {
        goto switch_default___1;
        if (0) {
          case_0___0: ;
          if (mode == 4) {
            *read_byte = reply[1];
          } else {

          }
          return (reply_bytes + -1);
          case_64:
          {
          drm_ut_debug_printk(4U, "drm", "intel_dp_i2c_aux_ch", "aux_i2c nack\n");
          }
          return (-121);
          case_128:
          {
          drm_ut_debug_printk(4U, "drm", "intel_dp_i2c_aux_ch", "aux_i2c defer\n");
          __const_udelay(429500UL);
          }
          goto ldv_37776;
          switch_default___1:
          {
          __cil_tmp38 = (int )reply[0];
          drm_err("intel_dp_i2c_aux_ch", "aux_i2c invalid reply 0x%02x\n", __cil_tmp38);
          }
          return (-121);
        } else {

        }
      }
      }
    }
    }
  }
  }
  ldv_37776: ;
  ldv_37771:
  retry = retry + 1U;
  ldv_37779: ;
  if (retry <= 4U) {
    goto ldv_37778;
  } else {
    goto ldv_37780;
  }
  ldv_37780:
  {
  drm_err("intel_dp_i2c_aux_ch", "too many retries, giving up\n");
  }
  return (-121);
}
}
static int intel_dp_i2c_init(struct intel_dp *intel_dp , struct intel_connector *intel_connector ,
                             char const *name )
{ int tmp ;
  struct i2c_adapter *__cil_tmp5 ;
  void *__cil_tmp6 ;
  char (*__cil_tmp7)[48U] ;
  char *__cil_tmp8 ;
  struct i2c_algo_dp_aux_data *__cil_tmp9 ;
  struct i2c_adapter *__cil_tmp10 ;

  {
  {
  drm_ut_debug_printk(4U, "drm", "intel_dp_i2c_init", "i2c_init %s\n", name);
  intel_dp->algo.running = (bool )0;
  intel_dp->algo.address = (u16 )0U;
  intel_dp->algo.aux_ch = & intel_dp_i2c_aux_ch;
  __cil_tmp5 = & intel_dp->adapter;
  __cil_tmp6 = (void *)__cil_tmp5;
  memset(__cil_tmp6, 0, 1640UL);
  intel_dp->adapter.owner = & __this_module;
  intel_dp->adapter.class = 8U;
  __cil_tmp7 = & intel_dp->adapter.name;
  __cil_tmp8 = (char *)__cil_tmp7;
  strncpy(__cil_tmp8, name, 47UL);
  intel_dp->adapter.name[47UL] = (char)0;
  __cil_tmp9 = & intel_dp->algo;
  intel_dp->adapter.algo_data = (void *)__cil_tmp9;
  intel_dp->adapter.dev.parent = & intel_connector->base.kdev;
  __cil_tmp10 = & intel_dp->adapter;
  tmp = i2c_dp_aux_add_bus(__cil_tmp10);
  }
  return (tmp);
}
}
static bool intel_dp_mode_fixup(struct drm_encoder *encoder , struct drm_display_mode *mode ,
                                struct drm_display_mode *adjusted_mode )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_dp *intel_dp ;
  struct intel_dp *tmp ;
  int lane_count ;
  int clock ;
  int max_lane_count ;
  int tmp___0 ;
  int max_clock ;
  int tmp___1 ;
  int bws[2U] ;
  bool tmp___2 ;
  int link_avail ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  bool tmp___6 ;
  void *__cil_tmp21 ;
  struct drm_display_mode *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  struct drm_display_mode *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct drm_display_mode *__cil_tmp26 ;
  struct drm_display_mode *__cil_tmp27 ;
  uint8_t __cil_tmp28 ;
  int __cil_tmp29 ;
  uint8_t __cil_tmp30 ;
  struct drm_device *__cil_tmp31 ;
  int __cil_tmp32 ;
  uint8_t __cil_tmp33 ;
  int __cil_tmp34 ;
  uint8_t __cil_tmp35 ;
  uint8_t __cil_tmp36 ;
  int __cil_tmp37 ;
  uint8_t __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  uint8_t __cil_tmp41 ;
  int __cil_tmp42 ;
  uint8_t __cil_tmp43 ;
  uint8_t __cil_tmp44 ;
  int __cil_tmp45 ;
  uint8_t __cil_tmp46 ;
  int __cil_tmp47 ;
  int __cil_tmp48 ;

  {
  {
  dev = encoder->dev;
  __cil_tmp21 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp21;
  tmp = enc_to_intel_dp(encoder);
  intel_dp = tmp;
  tmp___0 = intel_dp_max_lane_count(intel_dp);
  max_lane_count = tmp___0;
  tmp___1 = intel_dp_max_link_bw(intel_dp);
  max_clock = tmp___1 == 10;
  bws[0] = 6;
  bws[1] = 10;
  tmp___2 = is_edp(intel_dp);
  }
  if ((int )tmp___2) {
    {
    __cil_tmp22 = (struct drm_display_mode *)0;
    __cil_tmp23 = (unsigned long )__cil_tmp22;
    __cil_tmp24 = dev_priv->panel_fixed_mode;
    __cil_tmp25 = (unsigned long )__cil_tmp24;
    if (__cil_tmp25 != __cil_tmp23) {
      {
      __cil_tmp26 = dev_priv->panel_fixed_mode;
      intel_fixed_panel_mode(__cil_tmp26, adjusted_mode);
      intel_pch_panel_fitting(dev, 1, mode, adjusted_mode);
      __cil_tmp27 = dev_priv->panel_fixed_mode;
      mode->clock = __cil_tmp27->clock;
      }
    } else {

    }
    }
  } else {

  }
  lane_count = 1;
  goto ldv_37806;
  ldv_37805:
  clock = 0;
  goto ldv_37803;
  ldv_37802:
  {
  __cil_tmp28 = (uint8_t )bws[clock];
  __cil_tmp29 = (int )__cil_tmp28;
  __cil_tmp30 = (uint8_t )__cil_tmp29;
  tmp___3 = intel_dp_link_clock(__cil_tmp30);
  tmp___4 = intel_dp_max_data_rate(tmp___3, lane_count);
  link_avail = tmp___4;
  __cil_tmp31 = encoder->dev;
  __cil_tmp32 = mode->clock;
  tmp___5 = intel_dp_link_required(__cil_tmp31, intel_dp, __cil_tmp32);
  }
  if (tmp___5 <= link_avail) {
    {
    intel_dp->link_bw = (uint8_t )bws[clock];
    intel_dp->lane_count = (uint8_t )lane_count;
    __cil_tmp33 = intel_dp->link_bw;
    __cil_tmp34 = (int )__cil_tmp33;
    __cil_tmp35 = (uint8_t )__cil_tmp34;
    adjusted_mode->clock = intel_dp_link_clock(__cil_tmp35);
    __cil_tmp36 = intel_dp->link_bw;
    __cil_tmp37 = (int )__cil_tmp36;
    __cil_tmp38 = intel_dp->lane_count;
    __cil_tmp39 = (int )__cil_tmp38;
    __cil_tmp40 = adjusted_mode->clock;
    drm_ut_debug_printk(4U, "drm", "intel_dp_mode_fixup", "Display port link bw %02x lane count %d clock %d\n",
                        __cil_tmp37, __cil_tmp39, __cil_tmp40);
    }
    return ((bool )1);
  } else {

  }
  clock = clock + 1;
  ldv_37803: ;
  if (clock <= max_clock) {
    goto ldv_37802;
  } else {
    goto ldv_37804;
  }
  ldv_37804:
  lane_count = lane_count << 1;
  ldv_37806: ;
  if (lane_count <= max_lane_count) {
    goto ldv_37805;
  } else {
    goto ldv_37807;
  }
  ldv_37807:
  {
  tmp___6 = is_edp(intel_dp);
  }
  if ((int )tmp___6) {
    {
    intel_dp->lane_count = (uint8_t )max_lane_count;
    intel_dp->link_bw = (uint8_t )bws[max_clock];
    __cil_tmp41 = intel_dp->link_bw;
    __cil_tmp42 = (int )__cil_tmp41;
    __cil_tmp43 = (uint8_t )__cil_tmp42;
    adjusted_mode->clock = intel_dp_link_clock(__cil_tmp43);
    __cil_tmp44 = intel_dp->link_bw;
    __cil_tmp45 = (int )__cil_tmp44;
    __cil_tmp46 = intel_dp->lane_count;
    __cil_tmp47 = (int )__cil_tmp46;
    __cil_tmp48 = adjusted_mode->clock;
    drm_ut_debug_printk(4U, "drm", "intel_dp_mode_fixup", "Force picking display port link bw %02x lane count %d clock %d\n",
                        __cil_tmp45, __cil_tmp47, __cil_tmp48);
    }
    return ((bool )1);
  } else {

  }
  return ((bool )0);
}
}
static void intel_reduce_ratio(uint32_t *num , uint32_t *den )
{ uint32_t __cil_tmp3 ;
  uint32_t __cil_tmp4 ;
  uint32_t __cil_tmp5 ;
  uint32_t __cil_tmp6 ;

  {
  goto ldv_37819;
  ldv_37818:
  __cil_tmp3 = *num;
  *num = __cil_tmp3 >> 1;
  __cil_tmp4 = *den;
  *den = __cil_tmp4 >> 1;
  ldv_37819: ;
  {
  __cil_tmp5 = *num;
  if (__cil_tmp5 > 16777215U) {
    goto ldv_37818;
  } else {
    {
    __cil_tmp6 = *den;
    if (__cil_tmp6 > 16777215U) {
      goto ldv_37818;
    } else {
      goto ldv_37820;
    }
    }
  }
  }
  ldv_37820: ;
  return;
}
}
static void intel_dp_compute_m_n(int bpp , int nlanes , int pixel_clock , int link_clock ,
                                 struct intel_dp_m_n *m_n )
{ int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  uint32_t *__cil_tmp9 ;
  uint32_t *__cil_tmp10 ;
  uint32_t *__cil_tmp11 ;
  uint32_t *__cil_tmp12 ;

  {
  {
  m_n->tu = 64U;
  __cil_tmp6 = pixel_clock * bpp;
  __cil_tmp7 = __cil_tmp6 >> 3;
  m_n->gmch_m = (uint32_t )__cil_tmp7;
  __cil_tmp8 = link_clock * nlanes;
  m_n->gmch_n = (uint32_t )__cil_tmp8;
  __cil_tmp9 = & m_n->gmch_m;
  __cil_tmp10 = & m_n->gmch_n;
  intel_reduce_ratio(__cil_tmp9, __cil_tmp10);
  m_n->link_m = (uint32_t )pixel_clock;
  m_n->link_n = (uint32_t )link_clock;
  __cil_tmp11 = & m_n->link_m;
  __cil_tmp12 = & m_n->link_n;
  intel_reduce_ratio(__cil_tmp11, __cil_tmp12);
  }
  return;
}
}
void intel_dp_set_m_n(struct drm_crtc *crtc , struct drm_display_mode *mode , struct drm_display_mode *adjusted_mode )
{ struct drm_device *dev ;
  struct drm_mode_config *mode_config ;
  struct drm_encoder *encoder ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int lane_count ;
  int bpp ;
  struct intel_dp_m_n m_n ;
  int pipe ;
  struct list_head const *__mptr___0 ;
  struct intel_dp *intel_dp ;
  bool tmp ;
  struct list_head const *__mptr___1 ;
  void *__cil_tmp18 ;
  enum pipe __cil_tmp19 ;
  struct list_head *__cil_tmp20 ;
  struct drm_encoder *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  struct drm_crtc *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  int __cil_tmp25 ;
  uint8_t __cil_tmp26 ;
  struct list_head *__cil_tmp27 ;
  struct drm_encoder *__cil_tmp28 ;
  struct list_head *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  struct list_head *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  void *__cil_tmp35 ;
  struct drm_i915_private *__cil_tmp36 ;
  struct intel_device_info const *__cil_tmp37 ;
  u8 __cil_tmp38 ;
  unsigned char __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  int __cil_tmp41 ;
  int __cil_tmp42 ;
  u32 __cil_tmp43 ;
  uint32_t __cil_tmp44 ;
  uint32_t __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  int __cil_tmp47 ;
  int __cil_tmp48 ;
  u32 __cil_tmp49 ;
  int __cil_tmp50 ;
  int __cil_tmp51 ;
  u32 __cil_tmp52 ;
  int __cil_tmp53 ;
  int __cil_tmp54 ;
  u32 __cil_tmp55 ;
  void *__cil_tmp56 ;
  struct drm_i915_private *__cil_tmp57 ;
  struct intel_device_info const *__cil_tmp58 ;
  u8 __cil_tmp59 ;
  unsigned char __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  int __cil_tmp62 ;
  int __cil_tmp63 ;
  u32 __cil_tmp64 ;
  uint32_t __cil_tmp65 ;
  uint32_t __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  int __cil_tmp68 ;
  int __cil_tmp69 ;
  u32 __cil_tmp70 ;
  int __cil_tmp71 ;
  int __cil_tmp72 ;
  u32 __cil_tmp73 ;
  int __cil_tmp74 ;
  int __cil_tmp75 ;
  u32 __cil_tmp76 ;
  void *__cil_tmp77 ;
  struct drm_i915_private *__cil_tmp78 ;
  struct intel_device_info const *__cil_tmp79 ;
  unsigned char *__cil_tmp80 ;
  unsigned char *__cil_tmp81 ;
  unsigned char __cil_tmp82 ;
  unsigned int __cil_tmp83 ;
  int __cil_tmp84 ;
  int __cil_tmp85 ;
  u32 __cil_tmp86 ;
  uint32_t __cil_tmp87 ;
  uint32_t __cil_tmp88 ;
  unsigned int __cil_tmp89 ;
  int __cil_tmp90 ;
  int __cil_tmp91 ;
  u32 __cil_tmp92 ;
  int __cil_tmp93 ;
  int __cil_tmp94 ;
  u32 __cil_tmp95 ;
  int __cil_tmp96 ;
  int __cil_tmp97 ;
  u32 __cil_tmp98 ;
  int __cil_tmp99 ;
  int __cil_tmp100 ;
  u32 __cil_tmp101 ;
  uint32_t __cil_tmp102 ;
  uint32_t __cil_tmp103 ;
  unsigned int __cil_tmp104 ;
  int __cil_tmp105 ;
  int __cil_tmp106 ;
  u32 __cil_tmp107 ;
  int __cil_tmp108 ;
  int __cil_tmp109 ;
  u32 __cil_tmp110 ;
  int __cil_tmp111 ;
  int __cil_tmp112 ;
  u32 __cil_tmp113 ;

  {
  dev = crtc->dev;
  mode_config = & dev->mode_config;
  __cil_tmp18 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp18;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  lane_count = 4;
  bpp = 24;
  __cil_tmp19 = intel_crtc->pipe;
  pipe = (int )__cil_tmp19;
  __cil_tmp20 = mode_config->encoder_list.next;
  __mptr___0 = (struct list_head const *)__cil_tmp20;
  __cil_tmp21 = (struct drm_encoder *)__mptr___0;
  encoder = __cil_tmp21 + 1152921504606846968UL;
  goto ldv_37852;
  ldv_37851: ;
  {
  __cil_tmp22 = (unsigned long )crtc;
  __cil_tmp23 = encoder->crtc;
  __cil_tmp24 = (unsigned long )__cil_tmp23;
  if (__cil_tmp24 != __cil_tmp22) {
    goto ldv_37849;
  } else {

  }
  }
  {
  intel_dp = enc_to_intel_dp(encoder);
  }
  {
  __cil_tmp25 = intel_dp->base.type;
  if (__cil_tmp25 == 7) {
    __cil_tmp26 = intel_dp->lane_count;
    lane_count = (int )__cil_tmp26;
    goto ldv_37850;
  } else {
    {
    tmp = is_edp(intel_dp);
    }
    if ((int )tmp) {
      lane_count = dev_priv->edp.lanes;
      bpp = dev_priv->edp.bpp;
      goto ldv_37850;
    } else {

    }
  }
  }
  ldv_37849:
  __cil_tmp27 = encoder->head.next;
  __mptr___1 = (struct list_head const *)__cil_tmp27;
  __cil_tmp28 = (struct drm_encoder *)__mptr___1;
  encoder = __cil_tmp28 + 1152921504606846968UL;
  ldv_37852: ;
  {
  __cil_tmp29 = & mode_config->encoder_list;
  __cil_tmp30 = (unsigned long )__cil_tmp29;
  __cil_tmp31 = & encoder->head;
  __cil_tmp32 = (unsigned long )__cil_tmp31;
  if (__cil_tmp32 != __cil_tmp30) {
    goto ldv_37851;
  } else {
    goto ldv_37850;
  }
  }
  ldv_37850:
  {
  __cil_tmp33 = mode->clock;
  __cil_tmp34 = adjusted_mode->clock;
  intel_dp_compute_m_n(bpp, lane_count, __cil_tmp33, __cil_tmp34, & m_n);
  }
  {
  __cil_tmp35 = dev->dev_private;
  __cil_tmp36 = (struct drm_i915_private *)__cil_tmp35;
  __cil_tmp37 = __cil_tmp36->info;
  __cil_tmp38 = __cil_tmp37->gen;
  __cil_tmp39 = (unsigned char )__cil_tmp38;
  __cil_tmp40 = (unsigned int )__cil_tmp39;
  if (__cil_tmp40 == 5U) {
    {
    __cil_tmp41 = pipe * 4096;
    __cil_tmp42 = __cil_tmp41 + 917552;
    __cil_tmp43 = (u32 )__cil_tmp42;
    __cil_tmp44 = m_n.tu - 1U;
    __cil_tmp45 = __cil_tmp44 << 25;
    __cil_tmp46 = __cil_tmp45 | m_n.gmch_m;
    i915_write32___8(dev_priv, __cil_tmp43, __cil_tmp46);
    __cil_tmp47 = pipe * 4096;
    __cil_tmp48 = __cil_tmp47 + 917556;
    __cil_tmp49 = (u32 )__cil_tmp48;
    i915_write32___8(dev_priv, __cil_tmp49, m_n.gmch_n);
    __cil_tmp50 = pipe * 4096;
    __cil_tmp51 = __cil_tmp50 + 917568;
    __cil_tmp52 = (u32 )__cil_tmp51;
    i915_write32___8(dev_priv, __cil_tmp52, m_n.link_m);
    __cil_tmp53 = pipe * 4096;
    __cil_tmp54 = __cil_tmp53 + 917572;
    __cil_tmp55 = (u32 )__cil_tmp54;
    i915_write32___8(dev_priv, __cil_tmp55, m_n.link_n);
    }
  } else {
    {
    __cil_tmp56 = dev->dev_private;
    __cil_tmp57 = (struct drm_i915_private *)__cil_tmp56;
    __cil_tmp58 = __cil_tmp57->info;
    __cil_tmp59 = __cil_tmp58->gen;
    __cil_tmp60 = (unsigned char )__cil_tmp59;
    __cil_tmp61 = (unsigned int )__cil_tmp60;
    if (__cil_tmp61 == 6U) {
      {
      __cil_tmp62 = pipe * 4096;
      __cil_tmp63 = __cil_tmp62 + 917552;
      __cil_tmp64 = (u32 )__cil_tmp63;
      __cil_tmp65 = m_n.tu - 1U;
      __cil_tmp66 = __cil_tmp65 << 25;
      __cil_tmp67 = __cil_tmp66 | m_n.gmch_m;
      i915_write32___8(dev_priv, __cil_tmp64, __cil_tmp67);
      __cil_tmp68 = pipe * 4096;
      __cil_tmp69 = __cil_tmp68 + 917556;
      __cil_tmp70 = (u32 )__cil_tmp69;
      i915_write32___8(dev_priv, __cil_tmp70, m_n.gmch_n);
      __cil_tmp71 = pipe * 4096;
      __cil_tmp72 = __cil_tmp71 + 917568;
      __cil_tmp73 = (u32 )__cil_tmp72;
      i915_write32___8(dev_priv, __cil_tmp73, m_n.link_m);
      __cil_tmp74 = pipe * 4096;
      __cil_tmp75 = __cil_tmp74 + 917572;
      __cil_tmp76 = (u32 )__cil_tmp75;
      i915_write32___8(dev_priv, __cil_tmp76, m_n.link_n);
      }
    } else {
      {
      __cil_tmp77 = dev->dev_private;
      __cil_tmp78 = (struct drm_i915_private *)__cil_tmp77;
      __cil_tmp79 = __cil_tmp78->info;
      __cil_tmp80 = (unsigned char *)__cil_tmp79;
      __cil_tmp81 = __cil_tmp80 + 2UL;
      __cil_tmp82 = *__cil_tmp81;
      __cil_tmp83 = (unsigned int )__cil_tmp82;
      if (__cil_tmp83 != 0U) {
        {
        __cil_tmp84 = pipe * 4096;
        __cil_tmp85 = __cil_tmp84 + 917552;
        __cil_tmp86 = (u32 )__cil_tmp85;
        __cil_tmp87 = m_n.tu - 1U;
        __cil_tmp88 = __cil_tmp87 << 25;
        __cil_tmp89 = __cil_tmp88 | m_n.gmch_m;
        i915_write32___8(dev_priv, __cil_tmp86, __cil_tmp89);
        __cil_tmp90 = pipe * 4096;
        __cil_tmp91 = __cil_tmp90 + 917556;
        __cil_tmp92 = (u32 )__cil_tmp91;
        i915_write32___8(dev_priv, __cil_tmp92, m_n.gmch_n);
        __cil_tmp93 = pipe * 4096;
        __cil_tmp94 = __cil_tmp93 + 917568;
        __cil_tmp95 = (u32 )__cil_tmp94;
        i915_write32___8(dev_priv, __cil_tmp95, m_n.link_m);
        __cil_tmp96 = pipe * 4096;
        __cil_tmp97 = __cil_tmp96 + 917572;
        __cil_tmp98 = (u32 )__cil_tmp97;
        i915_write32___8(dev_priv, __cil_tmp98, m_n.link_n);
        }
      } else {
        {
        __cil_tmp99 = pipe * 4096;
        __cil_tmp100 = __cil_tmp99 + 458832;
        __cil_tmp101 = (u32 )__cil_tmp100;
        __cil_tmp102 = m_n.tu - 1U;
        __cil_tmp103 = __cil_tmp102 << 25;
        __cil_tmp104 = __cil_tmp103 | m_n.gmch_m;
        i915_write32___8(dev_priv, __cil_tmp101, __cil_tmp104);
        __cil_tmp105 = pipe * 4096;
        __cil_tmp106 = __cil_tmp105 + 458836;
        __cil_tmp107 = (u32 )__cil_tmp106;
        i915_write32___8(dev_priv, __cil_tmp107, m_n.gmch_n);
        __cil_tmp108 = pipe * 4096;
        __cil_tmp109 = __cil_tmp108 + 458848;
        __cil_tmp110 = (u32 )__cil_tmp109;
        i915_write32___8(dev_priv, __cil_tmp110, m_n.link_m);
        __cil_tmp111 = pipe * 4096;
        __cil_tmp112 = __cil_tmp111 + 458852;
        __cil_tmp113 = (u32 )__cil_tmp112;
        i915_write32___8(dev_priv, __cil_tmp113, m_n.link_n);
        }
      }
      }
    }
    }
  }
  }
  return;
}
}
static void intel_dp_mode_set(struct drm_encoder *encoder , struct drm_display_mode *mode ,
                              struct drm_display_mode *adjusted_mode )
{ struct drm_device *dev ;
  struct intel_dp *intel_dp ;
  struct intel_dp *tmp ;
  struct drm_crtc *crtc ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  bool tmp___0 ;
  int tmp___1 ;
  bool tmp___2 ;
  bool tmp___3 ;
  int tmp___4 ;
  uint32_t __cil_tmp15 ;
  uint32_t __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  int __cil_tmp18 ;
  uint32_t __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  uint32_t __cil_tmp22 ;
  void *__cil_tmp23 ;
  struct drm_i915_private *__cil_tmp24 ;
  enum intel_pch __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  uint32_t __cil_tmp27 ;
  uint32_t __cil_tmp28 ;
  uint32_t __cil_tmp29 ;
  uint8_t __cil_tmp30 ;
  int __cil_tmp31 ;
  uint8_t __cil_tmp32 ;
  int __cil_tmp33 ;
  uint8_t __cil_tmp34 ;
  int __cil_tmp35 ;
  uint32_t __cil_tmp36 ;
  uint32_t __cil_tmp37 ;
  bool __cil_tmp38 ;
  uint32_t __cil_tmp39 ;
  uint8_t (*__cil_tmp40)[9U] ;
  void *__cil_tmp41 ;
  uint8_t __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  uint8_t __cil_tmp44 ;
  signed char __cil_tmp45 ;
  int __cil_tmp46 ;
  uint8_t __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  uint32_t __cil_tmp50 ;
  enum pipe __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  void *__cil_tmp53 ;
  struct drm_i915_private *__cil_tmp54 ;
  enum intel_pch __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  uint32_t __cil_tmp57 ;
  uint32_t __cil_tmp58 ;
  int __cil_tmp59 ;
  uint32_t __cil_tmp60 ;

  {
  {
  dev = encoder->dev;
  tmp = enc_to_intel_dp(encoder);
  intel_dp = tmp;
  crtc = intel_dp->base.base.crtc;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  intel_dp->DP = 0U;
  __cil_tmp15 = intel_dp->color_range;
  __cil_tmp16 = intel_dp->DP;
  intel_dp->DP = __cil_tmp16 | __cil_tmp15;
  }
  {
  __cil_tmp17 = adjusted_mode->flags;
  __cil_tmp18 = (int )__cil_tmp17;
  if (__cil_tmp18 & 1) {
    __cil_tmp19 = intel_dp->DP;
    intel_dp->DP = __cil_tmp19 | 8U;
  } else {

  }
  }
  {
  __cil_tmp20 = adjusted_mode->flags;
  __cil_tmp21 = __cil_tmp20 & 4U;
  if (__cil_tmp21 != 0U) {
    __cil_tmp22 = intel_dp->DP;
    intel_dp->DP = __cil_tmp22 | 16U;
  } else {

  }
  }
  {
  __cil_tmp23 = dev->dev_private;
  __cil_tmp24 = (struct drm_i915_private *)__cil_tmp23;
  __cil_tmp25 = __cil_tmp24->pch_type;
  __cil_tmp26 = (unsigned int )__cil_tmp25;
  if (__cil_tmp26 == 1U) {
    {
    tmp___0 = is_edp(intel_dp);
    }
    if (tmp___0) {
      tmp___1 = 0;
    } else {
      tmp___1 = 1;
    }
    if (tmp___1) {
      __cil_tmp27 = intel_dp->DP;
      intel_dp->DP = __cil_tmp27 | 768U;
    } else {
      __cil_tmp28 = intel_dp->DP;
      intel_dp->DP = __cil_tmp28 | 805306368U;
    }
  } else {
    __cil_tmp29 = intel_dp->DP;
    intel_dp->DP = __cil_tmp29 | 805306368U;
  }
  }
  {
  __cil_tmp30 = intel_dp->lane_count;
  __cil_tmp31 = (int )__cil_tmp30;
  if (__cil_tmp31 == 1) {
    goto case_1;
  } else {
    {
    __cil_tmp32 = intel_dp->lane_count;
    __cil_tmp33 = (int )__cil_tmp32;
    if (__cil_tmp33 == 2) {
      goto case_2;
    } else {
      {
      __cil_tmp34 = intel_dp->lane_count;
      __cil_tmp35 = (int )__cil_tmp34;
      if (__cil_tmp35 == 4) {
        goto case_4;
      } else
      if (0) {
        case_1:
        intel_dp->DP = intel_dp->DP;
        goto ldv_37865;
        case_2:
        __cil_tmp36 = intel_dp->DP;
        intel_dp->DP = __cil_tmp36 | 524288U;
        goto ldv_37865;
        case_4:
        __cil_tmp37 = intel_dp->DP;
        intel_dp->DP = __cil_tmp37 | 1572864U;
        goto ldv_37865;
      } else {

      }
      }
    }
    }
  }
  }
  ldv_37865: ;
  {
  __cil_tmp38 = intel_dp->has_audio;
  if ((int )__cil_tmp38) {
    __cil_tmp39 = intel_dp->DP;
    intel_dp->DP = __cil_tmp39 | 64U;
  } else {

  }
  }
  {
  __cil_tmp40 = & intel_dp->link_configuration;
  __cil_tmp41 = (void *)__cil_tmp40;
  memset(__cil_tmp41, 0, 9UL);
  intel_dp->link_configuration[0] = intel_dp->link_bw;
  intel_dp->link_configuration[1] = intel_dp->lane_count;
  }
  {
  __cil_tmp42 = intel_dp->dpcd[0];
  __cil_tmp43 = (unsigned int )__cil_tmp42;
  if (__cil_tmp43 > 16U) {
    {
    __cil_tmp44 = intel_dp->dpcd[2];
    __cil_tmp45 = (signed char )__cil_tmp44;
    __cil_tmp46 = (int )__cil_tmp45;
    if (__cil_tmp46 < 0) {
      __cil_tmp47 = intel_dp->link_configuration[1];
      __cil_tmp48 = (unsigned int )__cil_tmp47;
      __cil_tmp49 = __cil_tmp48 | 128U;
      intel_dp->link_configuration[1] = (uint8_t )__cil_tmp49;
      __cil_tmp50 = intel_dp->DP;
      intel_dp->DP = __cil_tmp50 | 262144U;
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp51 = intel_crtc->pipe;
  __cil_tmp52 = (unsigned int )__cil_tmp51;
  if (__cil_tmp52 == 1U) {
    {
    __cil_tmp53 = dev->dev_private;
    __cil_tmp54 = (struct drm_i915_private *)__cil_tmp53;
    __cil_tmp55 = __cil_tmp54->pch_type;
    __cil_tmp56 = (unsigned int )__cil_tmp55;
    if (__cil_tmp56 != 1U) {
      __cil_tmp57 = intel_dp->DP;
      intel_dp->DP = __cil_tmp57 | 1073741824U;
    } else {

    }
    }
  } else {

  }
  }
  {
  tmp___2 = is_edp(intel_dp);
  }
  if ((int )tmp___2) {
    {
    tmp___3 = is_pch_edp(intel_dp);
    }
    if (tmp___3) {
      tmp___4 = 0;
    } else {
      tmp___4 = 1;
    }
    if (tmp___4) {
      __cil_tmp58 = intel_dp->DP;
      intel_dp->DP = __cil_tmp58 | 16384U;
      {
      __cil_tmp59 = adjusted_mode->clock;
      if (__cil_tmp59 <= 199999) {
        __cil_tmp60 = intel_dp->DP;
        intel_dp->DP = __cil_tmp60 | 65536U;
      } else {
        intel_dp->DP = intel_dp->DP;
      }
      }
    } else {

    }
  } else {

  }
  return;
}
}
static void ironlake_edp_panel_vdd_on(struct intel_dp *intel_dp )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  u32 pp ;
  u32 tmp ;
  void *__cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  void *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  void const volatile *__cil_tmp12 ;

  {
  {
  dev = intel_dp->base.base.dev;
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  tmp = i915_read32___10(dev_priv, 815616U);
  }
  {
  __cil_tmp7 = (int )tmp;
  if (__cil_tmp7 >= 0) {
    {
    __cil_tmp8 = dev_priv->panel_t3;
    __cil_tmp9 = (unsigned int )__cil_tmp8;
    msleep(__cil_tmp9);
    }
  } else {

  }
  }
  {
  pp = i915_read32___10(dev_priv, 815620U);
  pp = pp | 8U;
  i915_write32___8(dev_priv, 815620U, pp);
  __cil_tmp10 = dev_priv->regs;
  __cil_tmp11 = (void const volatile *)__cil_tmp10;
  __cil_tmp12 = __cil_tmp11 + 815620U;
  readl(__cil_tmp12);
  }
  return;
}
}
static void ironlake_edp_panel_vdd_off(struct intel_dp *intel_dp )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  u32 pp ;
  void *__cil_tmp5 ;
  void *__cil_tmp6 ;
  void const volatile *__cil_tmp7 ;
  void const volatile *__cil_tmp8 ;
  int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;

  {
  {
  dev = intel_dp->base.base.dev;
  __cil_tmp5 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  pp = i915_read32___10(dev_priv, 815620U);
  pp = pp & 4294967287U;
  i915_write32___8(dev_priv, 815620U, pp);
  __cil_tmp6 = dev_priv->regs;
  __cil_tmp7 = (void const volatile *)__cil_tmp6;
  __cil_tmp8 = __cil_tmp7 + 815620U;
  readl(__cil_tmp8);
  __cil_tmp9 = dev_priv->panel_t12;
  __cil_tmp10 = (unsigned int )__cil_tmp9;
  msleep(__cil_tmp10);
  }
  return;
}
}
static bool ironlake_edp_panel_on(struct intel_dp *intel_dp )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  u32 pp ;
  u32 idle_on_mask ;
  u32 tmp ;
  u32 tmp___0 ;
  unsigned long timeout__ ;
  unsigned long tmp___1 ;
  int ret__ ;
  struct thread_info *tmp___2 ;
  int pfo_ret__ ;
  int tmp___3 ;
  u32 tmp___4 ;
  void *__cil_tmp15 ;
  int __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  void *__cil_tmp20 ;
  void const volatile *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  long __cil_tmp26 ;
  long __cil_tmp27 ;
  long __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  atomic_t const *__cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  void *__cil_tmp33 ;
  void const volatile *__cil_tmp34 ;
  void const volatile *__cil_tmp35 ;

  {
  {
  dev = intel_dp->base.base.dev;
  __cil_tmp15 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp15;
  idle_on_mask = 2147483656U;
  tmp = i915_read32___10(dev_priv, 815616U);
  }
  {
  __cil_tmp16 = (int )tmp;
  if (__cil_tmp16 < 0) {
    return ((bool )1);
  } else {

  }
  }
  {
  pp = i915_read32___10(dev_priv, 815620U);
  pp = pp & 4294967293U;
  i915_write32___8(dev_priv, 815620U, pp);
  __cil_tmp17 = dev_priv->regs;
  __cil_tmp18 = (void const volatile *)__cil_tmp17;
  __cil_tmp19 = __cil_tmp18 + 815620U;
  readl(__cil_tmp19);
  pp = pp | 2882338817U;
  i915_write32___8(dev_priv, 815620U, pp);
  __cil_tmp20 = dev_priv->regs;
  __cil_tmp21 = (void const volatile *)__cil_tmp20;
  __cil_tmp22 = __cil_tmp21 + 815620U;
  readl(__cil_tmp22);
  __cil_tmp23 = (unsigned int const )5000U;
  __cil_tmp24 = (unsigned int )__cil_tmp23;
  tmp___1 = msecs_to_jiffies(__cil_tmp24);
  __cil_tmp25 = (unsigned long )jiffies;
  timeout__ = tmp___1 + __cil_tmp25;
  ret__ = 0;
  }
  goto ldv_37905;
  ldv_37904: ;
  {
  __cil_tmp26 = (long )jiffies;
  __cil_tmp27 = (long )timeout__;
  __cil_tmp28 = __cil_tmp27 - __cil_tmp26;
  if (__cil_tmp28 < 0L) {
    ret__ = -110;
    goto ldv_37895;
  } else {

  }
  }
  {
  tmp___2 = current_thread_info();
  }
  {
  __cil_tmp29 = tmp___2->preempt_count;
  __cil_tmp30 = __cil_tmp29 & -268435457;
  if (__cil_tmp30 == 0) {
    if (1) {
      goto case_4;
    } else {
      goto switch_default;
      if (0) {
        __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
        goto ldv_37898;
        __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_37898;
        case_4:
        __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_37898;
        __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_37898;
        switch_default:
        {
        __bad_percpu_size();
        }
      } else {

      }
    }
    ldv_37898:
    {
    __cil_tmp31 = (atomic_t const *)(& kgdb_active);
    tmp___3 = atomic_read(__cil_tmp31);
    }
    if (pfo_ret__ != tmp___3) {
      {
      msleep(1U);
      }
    } else {

    }
  } else {

  }
  }
  ldv_37905:
  {
  tmp___4 = i915_read32___10(dev_priv, 815616U);
  }
  {
  __cil_tmp32 = tmp___4 & idle_on_mask;
  if (__cil_tmp32 != idle_on_mask) {
    goto ldv_37904;
  } else {
    goto ldv_37895;
  }
  }
  ldv_37895: ;
  if (ret__ != 0) {
    {
    tmp___0 = i915_read32___10(dev_priv, 815616U);
    drm_err("ironlake_edp_panel_on", "panel on wait timed out: 0x%08x\n", tmp___0);
    }
  } else {

  }
  {
  pp = pp | 2U;
  i915_write32___8(dev_priv, 815620U, pp);
  __cil_tmp33 = dev_priv->regs;
  __cil_tmp34 = (void const volatile *)__cil_tmp33;
  __cil_tmp35 = __cil_tmp34 + 815620U;
  readl(__cil_tmp35);
  }
  return ((bool )0);
}
}
static void ironlake_edp_panel_off(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 pp ;
  u32 idle_off_mask ;
  u32 tmp ;
  unsigned long timeout__ ;
  unsigned long tmp___0 ;
  int ret__ ;
  struct thread_info *tmp___1 ;
  int pfo_ret__ ;
  int tmp___2 ;
  u32 tmp___3 ;
  void *__cil_tmp13 ;
  void *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  void const volatile *__cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  long __cil_tmp23 ;
  long __cil_tmp24 ;
  long __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  atomic_t const *__cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  void *__cil_tmp30 ;
  void const volatile *__cil_tmp31 ;
  void const volatile *__cil_tmp32 ;

  {
  {
  __cil_tmp13 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp13;
  idle_off_mask = 3087007759U;
  pp = i915_read32___10(dev_priv, 815620U);
  pp = pp & 4294967293U;
  i915_write32___8(dev_priv, 815620U, pp);
  __cil_tmp14 = dev_priv->regs;
  __cil_tmp15 = (void const volatile *)__cil_tmp14;
  __cil_tmp16 = __cil_tmp15 + 815620U;
  readl(__cil_tmp16);
  pp = pp & 4294967294U;
  i915_write32___8(dev_priv, 815620U, pp);
  __cil_tmp17 = dev_priv->regs;
  __cil_tmp18 = (void const volatile *)__cil_tmp17;
  __cil_tmp19 = __cil_tmp18 + 815620U;
  readl(__cil_tmp19);
  __cil_tmp20 = (unsigned int const )5000U;
  __cil_tmp21 = (unsigned int )__cil_tmp20;
  tmp___0 = msecs_to_jiffies(__cil_tmp21);
  __cil_tmp22 = (unsigned long )jiffies;
  timeout__ = tmp___0 + __cil_tmp22;
  ret__ = 0;
  }
  goto ldv_37932;
  ldv_37931: ;
  {
  __cil_tmp23 = (long )jiffies;
  __cil_tmp24 = (long )timeout__;
  __cil_tmp25 = __cil_tmp24 - __cil_tmp23;
  if (__cil_tmp25 < 0L) {
    ret__ = -110;
    goto ldv_37922;
  } else {

  }
  }
  {
  tmp___1 = current_thread_info();
  }
  {
  __cil_tmp26 = tmp___1->preempt_count;
  __cil_tmp27 = __cil_tmp26 & -268435457;
  if (__cil_tmp27 == 0) {
    if (1) {
      goto case_4;
    } else {
      goto switch_default;
      if (0) {
        __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
        goto ldv_37925;
        __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_37925;
        case_4:
        __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_37925;
        __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_37925;
        switch_default:
        {
        __bad_percpu_size();
        }
      } else {

      }
    }
    ldv_37925:
    {
    __cil_tmp28 = (atomic_t const *)(& kgdb_active);
    tmp___2 = atomic_read(__cil_tmp28);
    }
    if (pfo_ret__ != tmp___2) {
      {
      msleep(1U);
      }
    } else {

    }
  } else {

  }
  }
  ldv_37932:
  {
  tmp___3 = i915_read32___10(dev_priv, 815616U);
  }
  {
  __cil_tmp29 = tmp___3 & idle_off_mask;
  if (__cil_tmp29 != 0U) {
    goto ldv_37931;
  } else {
    goto ldv_37922;
  }
  }
  ldv_37922: ;
  if (ret__ != 0) {
    {
    tmp = i915_read32___10(dev_priv, 815616U);
    drm_err("ironlake_edp_panel_off", "panel off wait timed out: 0x%08x\n", tmp);
    }
  } else {

  }
  {
  pp = pp | 2U;
  i915_write32___8(dev_priv, 815620U, pp);
  __cil_tmp30 = dev_priv->regs;
  __cil_tmp31 = (void const volatile *)__cil_tmp30;
  __cil_tmp32 = __cil_tmp31 + 815620U;
  readl(__cil_tmp32);
  }
  return;
}
}
static void ironlake_edp_backlight_on(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 pp ;
  void *__cil_tmp4 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  drm_ut_debug_printk(4U, "drm", "ironlake_edp_backlight_on", "\n");
  msleep(300U);
  pp = i915_read32___10(dev_priv, 815620U);
  pp = pp | 4U;
  i915_write32___8(dev_priv, 815620U, pp);
  }
  return;
}
}
static void ironlake_edp_backlight_off(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 pp ;
  void *__cil_tmp4 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  drm_ut_debug_printk(4U, "drm", "ironlake_edp_backlight_off", "\n");
  pp = i915_read32___10(dev_priv, 815620U);
  pp = pp & 4294967291U;
  i915_write32___8(dev_priv, 815620U, pp);
  }
  return;
}
}
static void ironlake_edp_pll_on(struct drm_encoder *encoder )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  u32 dpa_ctl ;
  void *__cil_tmp5 ;
  void *__cil_tmp6 ;
  void const volatile *__cil_tmp7 ;
  void const volatile *__cil_tmp8 ;

  {
  {
  dev = encoder->dev;
  __cil_tmp5 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  drm_ut_debug_printk(4U, "drm", "ironlake_edp_pll_on", "\n");
  dpa_ctl = i915_read32___10(dev_priv, 409600U);
  dpa_ctl = dpa_ctl | 16384U;
  i915_write32___8(dev_priv, 409600U, dpa_ctl);
  __cil_tmp6 = dev_priv->regs;
  __cil_tmp7 = (void const volatile *)__cil_tmp6;
  __cil_tmp8 = __cil_tmp7 + 409600U;
  readl(__cil_tmp8);
  __const_udelay(859000UL);
  }
  return;
}
}
static void ironlake_edp_pll_off(struct drm_encoder *encoder )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  u32 dpa_ctl ;
  void *__cil_tmp5 ;
  void *__cil_tmp6 ;
  void const volatile *__cil_tmp7 ;
  void const volatile *__cil_tmp8 ;

  {
  {
  dev = encoder->dev;
  __cil_tmp5 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  dpa_ctl = i915_read32___10(dev_priv, 409600U);
  dpa_ctl = dpa_ctl & 4294950911U;
  i915_write32___8(dev_priv, 409600U, dpa_ctl);
  __cil_tmp6 = dev_priv->regs;
  __cil_tmp7 = (void const volatile *)__cil_tmp6;
  __cil_tmp8 = __cil_tmp7 + 409600U;
  readl(__cil_tmp8);
  __const_udelay(859000UL);
  }
  return;
}
}
static void intel_dp_sink_dpms(struct intel_dp *intel_dp , int mode )
{ int ret ;
  int i ;
  uint8_t __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  uint16_t __cil_tmp7 ;
  uint8_t __cil_tmp8 ;
  uint16_t __cil_tmp9 ;
  uint8_t __cil_tmp10 ;

  {
  {
  __cil_tmp5 = intel_dp->dpcd[0];
  __cil_tmp6 = (unsigned int )__cil_tmp5;
  if (__cil_tmp6 <= 16U) {
    return;
  } else {

  }
  }
  if (mode != 0) {
    {
    __cil_tmp7 = (uint16_t )1536;
    __cil_tmp8 = (uint8_t )2;
    ret = intel_dp_aux_native_write_1(intel_dp, __cil_tmp7, __cil_tmp8);
    }
    if (ret != 1) {
      {
      drm_ut_debug_printk(2U, "drm", "intel_dp_sink_dpms", "failed to write sink power state\n");
      }
    } else {

    }
  } else {
    i = 0;
    goto ldv_37969;
    ldv_37968:
    {
    __cil_tmp9 = (uint16_t )1536;
    __cil_tmp10 = (uint8_t )1;
    ret = intel_dp_aux_native_write_1(intel_dp, __cil_tmp9, __cil_tmp10);
    }
    if (ret == 1) {
      goto ldv_37967;
    } else {

    }
    {
    msleep(1U);
    i = i + 1;
    }
    ldv_37969: ;
    if (i <= 2) {
      goto ldv_37968;
    } else {
      goto ldv_37967;
    }
    ldv_37967: ;
  }
  return;
}
}
static void intel_dp_prepare(struct drm_encoder *encoder )
{ struct intel_dp *intel_dp ;
  struct intel_dp *tmp ;
  struct drm_device *dev ;
  bool tmp___0 ;
  int tmp___1 ;
  bool tmp___2 ;

  {
  {
  tmp = enc_to_intel_dp(encoder);
  intel_dp = tmp;
  dev = encoder->dev;
  intel_dp_sink_dpms(intel_dp, 0);
  tmp___2 = is_edp(intel_dp);
  }
  if ((int )tmp___2) {
    {
    ironlake_edp_backlight_off(dev);
    ironlake_edp_panel_off(dev);
    tmp___0 = is_pch_edp(intel_dp);
    }
    if (tmp___0) {
      tmp___1 = 0;
    } else {
      tmp___1 = 1;
    }
    if (tmp___1) {
      {
      ironlake_edp_pll_on(encoder);
      }
    } else {
      {
      ironlake_edp_pll_off(encoder);
      }
    }
  } else {

  }
  {
  intel_dp_link_down(intel_dp);
  }
  return;
}
}
static void intel_dp_commit(struct drm_encoder *encoder )
{ struct intel_dp *intel_dp ;
  struct intel_dp *tmp ;
  struct drm_device *dev ;
  bool tmp___0 ;
  bool tmp___1 ;
  bool tmp___2 ;

  {
  {
  tmp = enc_to_intel_dp(encoder);
  intel_dp = tmp;
  dev = encoder->dev;
  tmp___0 = is_edp(intel_dp);
  }
  if ((int )tmp___0) {
    {
    ironlake_edp_panel_vdd_on(intel_dp);
    }
  } else {

  }
  {
  intel_dp_start_link_train(intel_dp);
  tmp___1 = is_edp(intel_dp);
  }
  if ((int )tmp___1) {
    {
    ironlake_edp_panel_on(intel_dp);
    ironlake_edp_panel_vdd_off(intel_dp);
    }
  } else {

  }
  {
  intel_dp_complete_link_train(intel_dp);
  tmp___2 = is_edp(intel_dp);
  }
  if ((int )tmp___2) {
    {
    ironlake_edp_backlight_on(dev);
    }
  } else {

  }
  return;
}
}
static void intel_dp_dpms(struct drm_encoder *encoder , int mode )
{ struct intel_dp *intel_dp ;
  struct intel_dp *tmp ;
  struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  uint32_t dp_reg ;
  u32 tmp___0 ;
  bool tmp___1 ;
  bool tmp___2 ;
  bool tmp___3 ;
  bool tmp___4 ;
  int tmp___5 ;
  bool tmp___6 ;
  bool tmp___7 ;
  bool tmp___8 ;
  void *__cil_tmp17 ;
  uint32_t __cil_tmp18 ;
  int __cil_tmp19 ;

  {
  {
  tmp = enc_to_intel_dp(encoder);
  intel_dp = tmp;
  dev = encoder->dev;
  __cil_tmp17 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp17;
  __cil_tmp18 = intel_dp->output_reg;
  tmp___0 = i915_read32___10(dev_priv, __cil_tmp18);
  dp_reg = tmp___0;
  }
  if (mode != 0) {
    {
    tmp___1 = is_edp(intel_dp);
    }
    if ((int )tmp___1) {
      {
      ironlake_edp_backlight_off(dev);
      }
    } else {

    }
    {
    intel_dp_sink_dpms(intel_dp, mode);
    intel_dp_link_down(intel_dp);
    tmp___2 = is_edp(intel_dp);
    }
    if ((int )tmp___2) {
      {
      ironlake_edp_panel_off(dev);
      }
    } else {

    }
    {
    tmp___3 = is_edp(intel_dp);
    }
    if ((int )tmp___3) {
      {
      tmp___4 = is_pch_edp(intel_dp);
      }
      if (tmp___4) {
        tmp___5 = 0;
      } else {
        tmp___5 = 1;
      }
      if (tmp___5) {
        {
        ironlake_edp_pll_off(encoder);
        }
      } else {

      }
    } else {

    }
  } else {
    {
    tmp___6 = is_edp(intel_dp);
    }
    if ((int )tmp___6) {
      {
      ironlake_edp_panel_vdd_on(intel_dp);
      }
    } else {

    }
    {
    intel_dp_sink_dpms(intel_dp, mode);
    }
    {
    __cil_tmp19 = (int )dp_reg;
    if (__cil_tmp19 >= 0) {
      {
      intel_dp_start_link_train(intel_dp);
      tmp___7 = is_edp(intel_dp);
      }
      if ((int )tmp___7) {
        {
        ironlake_edp_panel_on(intel_dp);
        ironlake_edp_panel_vdd_off(intel_dp);
        }
      } else {

      }
      {
      intel_dp_complete_link_train(intel_dp);
      }
    } else {

    }
    }
    {
    tmp___8 = is_edp(intel_dp);
    }
    if ((int )tmp___8) {
      {
      ironlake_edp_backlight_on(dev);
      }
    } else {

    }
  }
  return;
}
}
static bool intel_dp_aux_native_read_retry(struct intel_dp *intel_dp , uint16_t address ,
                                           uint8_t *recv , int recv_bytes )
{ int ret ;
  int i ;
  int __cil_tmp7 ;
  uint16_t __cil_tmp8 ;

  {
  i = 0;
  goto ldv_37997;
  ldv_37996:
  {
  __cil_tmp7 = (int )address;
  __cil_tmp8 = (uint16_t )__cil_tmp7;
  ret = intel_dp_aux_native_read(intel_dp, __cil_tmp8, recv, recv_bytes);
  }
  if (ret == recv_bytes) {
    return ((bool )1);
  } else {

  }
  {
  msleep(1U);
  i = i + 1;
  }
  ldv_37997: ;
  if (i <= 2) {
    goto ldv_37996;
  } else {
    goto ldv_37998;
  }
  ldv_37998: ;
  return ((bool )0);
}
}
static bool intel_dp_get_link_status(struct intel_dp *intel_dp )
{ bool tmp ;
  uint16_t __cil_tmp3 ;
  uint8_t (*__cil_tmp4)[6U] ;
  uint8_t *__cil_tmp5 ;

  {
  {
  __cil_tmp3 = (uint16_t )514;
  __cil_tmp4 = & intel_dp->link_status;
  __cil_tmp5 = (uint8_t *)__cil_tmp4;
  tmp = intel_dp_aux_native_read_retry(intel_dp, __cil_tmp3, __cil_tmp5, 6);
  }
  return (tmp);
}
}
static uint8_t intel_dp_link_status(uint8_t *link_status , int r )
{ unsigned long __cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  uint8_t *__cil_tmp5 ;

  {
  {
  __cil_tmp3 = (unsigned long )r;
  __cil_tmp4 = __cil_tmp3 + 1152921504606846462UL;
  __cil_tmp5 = link_status + __cil_tmp4;
  return (*__cil_tmp5);
  }
}
}
static uint8_t intel_get_adjust_request_voltage(uint8_t *link_status , int lane )
{ int i ;
  int s ;
  int tmp ;
  uint8_t l ;
  uint8_t tmp___0 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  uint8_t __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;

  {
  __cil_tmp8 = lane >> 1;
  i = __cil_tmp8 + 518;
  if (lane & 1) {
    tmp = 4;
  } else {
    tmp = 0;
  }
  {
  s = tmp;
  tmp___0 = intel_dp_link_status(link_status, i);
  l = tmp___0;
  }
  {
  __cil_tmp9 = (int )l;
  __cil_tmp10 = __cil_tmp9 >> s;
  __cil_tmp11 = (uint8_t )__cil_tmp10;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 & 3U;
  return ((uint8_t )__cil_tmp13);
  }
}
}
static uint8_t intel_get_adjust_request_pre_emphasis(uint8_t *link_status , int lane )
{ int i ;
  int s ;
  int tmp ;
  uint8_t l ;
  uint8_t tmp___0 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  uint8_t __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;

  {
  __cil_tmp8 = lane >> 1;
  i = __cil_tmp8 + 518;
  if (lane & 1) {
    tmp = 6;
  } else {
    tmp = 2;
  }
  {
  s = tmp;
  tmp___0 = intel_dp_link_status(link_status, i);
  l = tmp___0;
  }
  {
  __cil_tmp9 = (int )l;
  __cil_tmp10 = __cil_tmp9 >> s;
  __cil_tmp11 = (uint8_t )__cil_tmp10;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 & 3U;
  __cil_tmp14 = __cil_tmp13 << 3U;
  return ((uint8_t )__cil_tmp14);
  }
}
}
static uint8_t intel_dp_pre_emphasis_max(uint8_t voltage_swing )
{ int __cil_tmp2 ;
  int __cil_tmp3 ;
  int __cil_tmp4 ;
  int __cil_tmp5 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;

  {
  {
  __cil_tmp2 = (int )voltage_swing;
  __cil_tmp3 = __cil_tmp2 & 3;
  if (__cil_tmp3 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp4 = (int )voltage_swing;
    __cil_tmp5 = __cil_tmp4 & 3;
    if (__cil_tmp5 == 1) {
      goto case_1;
    } else {
      {
      __cil_tmp6 = (int )voltage_swing;
      __cil_tmp7 = __cil_tmp6 & 3;
      if (__cil_tmp7 == 2) {
        goto case_2;
      } else {
        {
        __cil_tmp8 = (int )voltage_swing;
        __cil_tmp9 = __cil_tmp8 & 3;
        if (__cil_tmp9 == 3) {
          goto case_3;
        } else {
          goto switch_default;
          if (0) {
            case_0: ;
            return ((uint8_t )16U);
            case_1: ;
            return ((uint8_t )16U);
            case_2: ;
            return ((uint8_t )8U);
            case_3: ;
            switch_default: ;
            return ((uint8_t )0U);
          } else {

          }
        }
        }
      }
      }
    }
    }
  }
  }
}
}
static void intel_get_adjust_train(struct intel_dp *intel_dp )
{ uint8_t v ;
  uint8_t p ;
  int lane ;
  uint8_t this_v ;
  uint8_t tmp ;
  uint8_t this_p ;
  uint8_t tmp___0 ;
  uint8_t tmp___1 ;
  uint8_t tmp___2 ;
  uint8_t (*__cil_tmp11)[6U] ;
  uint8_t *__cil_tmp12 ;
  uint8_t (*__cil_tmp13)[6U] ;
  uint8_t *__cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  uint8_t __cil_tmp19 ;
  int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  int __cil_tmp22 ;
  uint8_t __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  uint8_t __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;

  {
  v = (uint8_t )0U;
  p = (uint8_t )0U;
  lane = 0;
  goto ldv_38037;
  ldv_38036:
  {
  __cil_tmp11 = & intel_dp->link_status;
  __cil_tmp12 = (uint8_t *)__cil_tmp11;
  tmp = intel_get_adjust_request_voltage(__cil_tmp12, lane);
  this_v = tmp;
  __cil_tmp13 = & intel_dp->link_status;
  __cil_tmp14 = (uint8_t *)__cil_tmp13;
  tmp___0 = intel_get_adjust_request_pre_emphasis(__cil_tmp14, lane);
  this_p = tmp___0;
  }
  {
  __cil_tmp15 = (int )v;
  __cil_tmp16 = (int )this_v;
  if (__cil_tmp16 > __cil_tmp15) {
    v = this_v;
  } else {

  }
  }
  {
  __cil_tmp17 = (int )p;
  __cil_tmp18 = (int )this_p;
  if (__cil_tmp18 > __cil_tmp17) {
    p = this_p;
  } else {

  }
  }
  lane = lane + 1;
  ldv_38037: ;
  {
  __cil_tmp19 = intel_dp->lane_count;
  __cil_tmp20 = (int )__cil_tmp19;
  if (__cil_tmp20 > lane) {
    goto ldv_38036;
  } else {
    goto ldv_38038;
  }
  }
  ldv_38038: ;
  {
  __cil_tmp21 = (unsigned int )v;
  if (__cil_tmp21 > 1U) {
    v = (uint8_t )6U;
  } else {

  }
  }
  {
  __cil_tmp22 = (int )v;
  __cil_tmp23 = (uint8_t )__cil_tmp22;
  tmp___2 = intel_dp_pre_emphasis_max(__cil_tmp23);
  }
  {
  __cil_tmp24 = (int )p;
  __cil_tmp25 = (int )tmp___2;
  if (__cil_tmp25 <= __cil_tmp24) {
    {
    __cil_tmp26 = (int )v;
    __cil_tmp27 = (uint8_t )__cil_tmp26;
    tmp___1 = intel_dp_pre_emphasis_max(__cil_tmp27);
    __cil_tmp28 = (unsigned int )tmp___1;
    __cil_tmp29 = __cil_tmp28 | 32U;
    p = (uint8_t )__cil_tmp29;
    }
  } else {

  }
  }
  lane = 0;
  goto ldv_38040;
  ldv_38039:
  __cil_tmp30 = (int )p;
  __cil_tmp31 = (int )v;
  __cil_tmp32 = __cil_tmp31 | __cil_tmp30;
  intel_dp->train_set[lane] = (uint8_t )__cil_tmp32;
  lane = lane + 1;
  ldv_38040: ;
  if (lane <= 3) {
    goto ldv_38039;
  } else {
    goto ldv_38041;
  }
  ldv_38041: ;
  return;
}
}
static uint32_t intel_dp_signal_levels(uint8_t train_set , int lane_count )
{ uint32_t signal_levels ;
  int __cil_tmp4 ;
  int __cil_tmp5 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;

  {
  signal_levels = 0U;
  {
  __cil_tmp4 = (int )train_set;
  __cil_tmp5 = __cil_tmp4 & 3;
  if (__cil_tmp5 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp6 = (int )train_set;
    __cil_tmp7 = __cil_tmp6 & 3;
    if (__cil_tmp7 == 1) {
      goto case_1;
    } else {
      {
      __cil_tmp8 = (int )train_set;
      __cil_tmp9 = __cil_tmp8 & 3;
      if (__cil_tmp9 == 2) {
        goto case_2;
      } else {
        {
        __cil_tmp10 = (int )train_set;
        __cil_tmp11 = __cil_tmp10 & 3;
        if (__cil_tmp11 == 3) {
          goto case_3;
        } else {
          goto switch_default;
          if (0) {
            case_0: ;
            switch_default:
            signal_levels = signal_levels;
            goto ldv_38049;
            case_1:
            signal_levels = signal_levels | 33554432U;
            goto ldv_38049;
            case_2:
            signal_levels = signal_levels | 67108864U;
            goto ldv_38049;
            case_3:
            signal_levels = signal_levels | 100663296U;
            goto ldv_38049;
          } else {

          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_38049: ;
  {
  __cil_tmp12 = (int )train_set;
  __cil_tmp13 = __cil_tmp12 & 24;
  if (__cil_tmp13 == 0) {
    goto case_0___0;
  } else {
    {
    __cil_tmp14 = (int )train_set;
    __cil_tmp15 = __cil_tmp14 & 24;
    if (__cil_tmp15 == 8) {
      goto case_8;
    } else {
      {
      __cil_tmp16 = (int )train_set;
      __cil_tmp17 = __cil_tmp16 & 24;
      if (__cil_tmp17 == 16) {
        goto case_16;
      } else {
        {
        __cil_tmp18 = (int )train_set;
        __cil_tmp19 = __cil_tmp18 & 24;
        if (__cil_tmp19 == 24) {
          goto case_24;
        } else {
          goto switch_default___0;
          if (0) {
            case_0___0: ;
            switch_default___0:
            signal_levels = signal_levels;
            goto ldv_38055;
            case_8:
            signal_levels = signal_levels | 4194304U;
            goto ldv_38055;
            case_16:
            signal_levels = signal_levels | 8388608U;
            goto ldv_38055;
            case_24:
            signal_levels = signal_levels | 12582912U;
            goto ldv_38055;
          } else {

          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_38055: ;
  return (signal_levels);
}
}
static uint32_t intel_gen6_edp_signal_levels(uint8_t train_set )
{ int signal_levels ;
  int __cil_tmp3 ;

  {
  __cil_tmp3 = (int )train_set;
  signal_levels = __cil_tmp3 & 27;
  if (signal_levels == 0) {
    goto case_0;
  } else
  if (signal_levels == 1) {
    goto case_1;
  } else
  if (signal_levels == 8) {
    goto case_8;
  } else
  if (signal_levels == 16) {
    goto case_16;
  } else
  if (signal_levels == 17) {
    goto case_17;
  } else
  if (signal_levels == 9) {
    goto case_9;
  } else
  if (signal_levels == 10) {
    goto case_10;
  } else
  if (signal_levels == 2) {
    goto case_2;
  } else
  if (signal_levels == 3) {
    goto case_3;
  } else {
    goto switch_default;
    if (0) {
      case_0: ;
      case_1: ;
      return (0U);
      case_8: ;
      return (4194304U);
      case_16: ;
      case_17: ;
      return (243269632U);
      case_9: ;
      case_10: ;
      return (239075328U);
      case_2: ;
      case_3: ;
      return (234881024U);
      switch_default:
      {
      drm_ut_debug_printk(4U, "drm", "intel_gen6_edp_signal_levels", "Unsupported voltage swing/pre-emphasis level:0x%x\n",
                          signal_levels);
      }
      return (0U);
    } else {

    }
  }
}
}
static uint8_t intel_get_lane_status(uint8_t *link_status , int lane )
{ int i ;
  int s ;
  uint8_t l ;
  uint8_t tmp ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  uint8_t __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;

  {
  {
  __cil_tmp7 = lane >> 1;
  i = __cil_tmp7 + 514;
  __cil_tmp8 = lane & 1;
  s = __cil_tmp8 * 4;
  tmp = intel_dp_link_status(link_status, i);
  l = tmp;
  }
  {
  __cil_tmp9 = (int )l;
  __cil_tmp10 = __cil_tmp9 >> s;
  __cil_tmp11 = (uint8_t )__cil_tmp10;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 & 15U;
  return ((uint8_t )__cil_tmp13);
  }
}
}
static bool intel_clock_recovery_ok(uint8_t *link_status , int lane_count )
{ int lane ;
  uint8_t lane_status ;
  int __cil_tmp5 ;
  int __cil_tmp6 ;

  {
  lane = 0;
  goto ldv_38088;
  ldv_38087:
  {
  lane_status = intel_get_lane_status(link_status, lane);
  }
  {
  __cil_tmp5 = (int )lane_status;
  __cil_tmp6 = __cil_tmp5 & 1;
  if (__cil_tmp6 == 0) {
    return ((bool )0);
  } else {

  }
  }
  lane = lane + 1;
  ldv_38088: ;
  if (lane < lane_count) {
    goto ldv_38087;
  } else {
    goto ldv_38089;
  }
  ldv_38089: ;
  return ((bool )1);
}
}
static bool intel_channel_eq_ok(struct intel_dp *intel_dp )
{ uint8_t lane_align ;
  uint8_t lane_status ;
  int lane ;
  uint8_t (*__cil_tmp5)[6U] ;
  uint8_t *__cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  uint8_t (*__cil_tmp9)[6U] ;
  uint8_t *__cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  uint8_t __cil_tmp13 ;
  int __cil_tmp14 ;

  {
  {
  __cil_tmp5 = & intel_dp->link_status;
  __cil_tmp6 = (uint8_t *)__cil_tmp5;
  lane_align = intel_dp_link_status(__cil_tmp6, 516);
  }
  {
  __cil_tmp7 = (int )lane_align;
  __cil_tmp8 = __cil_tmp7 & 1;
  if (__cil_tmp8 == 0) {
    return ((bool )0);
  } else {

  }
  }
  lane = 0;
  goto ldv_38097;
  ldv_38096:
  {
  __cil_tmp9 = & intel_dp->link_status;
  __cil_tmp10 = (uint8_t *)__cil_tmp9;
  lane_status = intel_get_lane_status(__cil_tmp10, lane);
  }
  {
  __cil_tmp11 = (int )lane_status;
  __cil_tmp12 = __cil_tmp11 & 7;
  if (__cil_tmp12 != 7) {
    return ((bool )0);
  } else {

  }
  }
  lane = lane + 1;
  ldv_38097: ;
  {
  __cil_tmp13 = intel_dp->lane_count;
  __cil_tmp14 = (int )__cil_tmp13;
  if (__cil_tmp14 > lane) {
    goto ldv_38096;
  } else {
    goto ldv_38098;
  }
  }
  ldv_38098: ;
  return ((bool )1);
}
}
static bool intel_dp_set_link_train(struct intel_dp *intel_dp , uint32_t dp_reg_value ,
                                    uint8_t dp_train_pat )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  int ret ;
  void *__cil_tmp7 ;
  uint32_t __cil_tmp8 ;
  uint32_t __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  void *__cil_tmp11 ;
  void const volatile *__cil_tmp12 ;
  void const volatile *__cil_tmp13 ;
  uint16_t __cil_tmp14 ;
  int __cil_tmp15 ;
  uint8_t __cil_tmp16 ;
  uint16_t __cil_tmp17 ;
  uint8_t (*__cil_tmp18)[4U] ;
  uint8_t *__cil_tmp19 ;

  {
  {
  dev = intel_dp->base.base.dev;
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp8 = intel_dp->output_reg;
  i915_write32___8(dev_priv, __cil_tmp8, dp_reg_value);
  __cil_tmp9 = intel_dp->output_reg;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = dev_priv->regs;
  __cil_tmp12 = (void const volatile *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 + __cil_tmp10;
  readl(__cil_tmp13);
  __cil_tmp14 = (uint16_t )258;
  __cil_tmp15 = (int )dp_train_pat;
  __cil_tmp16 = (uint8_t )__cil_tmp15;
  intel_dp_aux_native_write_1(intel_dp, __cil_tmp14, __cil_tmp16);
  __cil_tmp17 = (uint16_t )259;
  __cil_tmp18 = & intel_dp->train_set;
  __cil_tmp19 = (uint8_t *)__cil_tmp18;
  ret = intel_dp_aux_native_write(intel_dp, __cil_tmp17, __cil_tmp19, 4);
  }
  if (ret != 4) {
    return ((bool )0);
  } else {

  }
  return ((bool )1);
}
}
static void intel_dp_start_link_train(struct intel_dp *intel_dp )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  int i ;
  uint8_t voltage ;
  bool clock_recovery ;
  int tries ;
  u32 reg ;
  uint32_t DP ;
  bool tmp ;
  int tmp___0 ;
  uint32_t signal_levels ;
  bool tmp___1 ;
  bool tmp___2 ;
  int tmp___3 ;
  bool tmp___4 ;
  int tmp___5 ;
  bool tmp___6 ;
  int tmp___7 ;
  bool tmp___8 ;
  void *__cil_tmp23 ;
  struct drm_crtc *__cil_tmp24 ;
  uint32_t __cil_tmp25 ;
  uint32_t __cil_tmp26 ;
  uint32_t __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  void *__cil_tmp29 ;
  void const volatile *__cil_tmp30 ;
  void const volatile *__cil_tmp31 ;
  enum pipe __cil_tmp32 ;
  int __cil_tmp33 ;
  uint16_t __cil_tmp34 ;
  uint8_t (*__cil_tmp35)[9U] ;
  uint8_t *__cil_tmp36 ;
  void *__cil_tmp37 ;
  struct drm_i915_private *__cil_tmp38 ;
  enum intel_pch __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  uint8_t (*__cil_tmp41)[4U] ;
  void *__cil_tmp42 ;
  void *__cil_tmp43 ;
  struct drm_i915_private *__cil_tmp44 ;
  struct intel_device_info const *__cil_tmp45 ;
  u8 __cil_tmp46 ;
  unsigned char __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  uint8_t __cil_tmp49 ;
  int __cil_tmp50 ;
  uint8_t __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  uint8_t __cil_tmp53 ;
  int __cil_tmp54 ;
  uint8_t __cil_tmp55 ;
  uint8_t __cil_tmp56 ;
  int __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  uint8_t __cil_tmp59 ;
  int __cil_tmp60 ;
  uint8_t __cil_tmp61 ;
  uint8_t __cil_tmp62 ;
  int __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  void *__cil_tmp65 ;
  struct drm_i915_private *__cil_tmp66 ;
  enum intel_pch __cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  uint8_t __cil_tmp69 ;
  uint8_t (*__cil_tmp70)[6U] ;
  uint8_t *__cil_tmp71 ;
  uint8_t __cil_tmp72 ;
  int __cil_tmp73 ;
  uint8_t __cil_tmp74 ;
  int __cil_tmp75 ;
  int __cil_tmp76 ;
  uint8_t __cil_tmp77 ;
  int __cil_tmp78 ;
  uint8_t __cil_tmp79 ;
  int __cil_tmp80 ;
  int __cil_tmp81 ;
  uint8_t __cil_tmp82 ;
  int __cil_tmp83 ;
  int __cil_tmp84 ;
  uint8_t __cil_tmp85 ;
  unsigned int __cil_tmp86 ;
  unsigned int __cil_tmp87 ;

  {
  {
  dev = intel_dp->base.base.dev;
  __cil_tmp23 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp23;
  __cil_tmp24 = intel_dp->base.base.crtc;
  __mptr = (struct drm_crtc const *)__cil_tmp24;
  intel_crtc = (struct intel_crtc *)__mptr;
  clock_recovery = (bool )0;
  DP = intel_dp->DP;
  __cil_tmp25 = intel_dp->output_reg;
  __cil_tmp26 = intel_dp->DP;
  i915_write32___8(dev_priv, __cil_tmp25, __cil_tmp26);
  __cil_tmp27 = intel_dp->output_reg;
  __cil_tmp28 = (unsigned long )__cil_tmp27;
  __cil_tmp29 = dev_priv->regs;
  __cil_tmp30 = (void const volatile *)__cil_tmp29;
  __cil_tmp31 = __cil_tmp30 + __cil_tmp28;
  readl(__cil_tmp31);
  __cil_tmp32 = intel_crtc->pipe;
  __cil_tmp33 = (int )__cil_tmp32;
  intel_wait_for_vblank(dev, __cil_tmp33);
  __cil_tmp34 = (uint16_t )256;
  __cil_tmp35 = & intel_dp->link_configuration;
  __cil_tmp36 = (uint8_t *)__cil_tmp35;
  intel_dp_aux_native_write(intel_dp, __cil_tmp34, __cil_tmp36, 9);
  DP = DP | 2147483648U;
  }
  {
  __cil_tmp37 = dev->dev_private;
  __cil_tmp38 = (struct drm_i915_private *)__cil_tmp37;
  __cil_tmp39 = __cil_tmp38->pch_type;
  __cil_tmp40 = (unsigned int )__cil_tmp39;
  if (__cil_tmp40 == 1U) {
    {
    tmp = is_edp(intel_dp);
    }
    if (tmp) {
      tmp___0 = 0;
    } else {
      tmp___0 = 1;
    }
    if (tmp___0) {
      DP = DP & 4294965503U;
    } else {
      DP = DP & 3489660927U;
    }
  } else {
    DP = DP & 3489660927U;
  }
  }
  {
  __cil_tmp41 = & intel_dp->train_set;
  __cil_tmp42 = (void *)__cil_tmp41;
  memset(__cil_tmp42, 0, 4UL);
  voltage = (uint8_t )255U;
  tries = 0;
  clock_recovery = (bool )0;
  }
  ldv_38126: ;
  {
  __cil_tmp43 = dev->dev_private;
  __cil_tmp44 = (struct drm_i915_private *)__cil_tmp43;
  __cil_tmp45 = __cil_tmp44->info;
  __cil_tmp46 = __cil_tmp45->gen;
  __cil_tmp47 = (unsigned char )__cil_tmp46;
  __cil_tmp48 = (unsigned int )__cil_tmp47;
  if (__cil_tmp48 == 6U) {
    {
    tmp___1 = is_edp(intel_dp);
    }
    if ((int )tmp___1) {
      {
      __cil_tmp49 = intel_dp->train_set[0];
      __cil_tmp50 = (int )__cil_tmp49;
      __cil_tmp51 = (uint8_t )__cil_tmp50;
      signal_levels = intel_gen6_edp_signal_levels(__cil_tmp51);
      __cil_tmp52 = DP & 4030726143U;
      DP = __cil_tmp52 | signal_levels;
      }
    } else {
      {
      __cil_tmp53 = intel_dp->train_set[0];
      __cil_tmp54 = (int )__cil_tmp53;
      __cil_tmp55 = (uint8_t )__cil_tmp54;
      __cil_tmp56 = intel_dp->lane_count;
      __cil_tmp57 = (int )__cil_tmp56;
      signal_levels = intel_dp_signal_levels(__cil_tmp55, __cil_tmp57);
      __cil_tmp58 = DP & 4030726143U;
      DP = __cil_tmp58 | signal_levels;
      }
    }
  } else {
    {
    __cil_tmp59 = intel_dp->train_set[0];
    __cil_tmp60 = (int )__cil_tmp59;
    __cil_tmp61 = (uint8_t )__cil_tmp60;
    __cil_tmp62 = intel_dp->lane_count;
    __cil_tmp63 = (int )__cil_tmp62;
    signal_levels = intel_dp_signal_levels(__cil_tmp61, __cil_tmp63);
    __cil_tmp64 = DP & 4030726143U;
    DP = __cil_tmp64 | signal_levels;
    }
  }
  }
  {
  __cil_tmp65 = dev->dev_private;
  __cil_tmp66 = (struct drm_i915_private *)__cil_tmp65;
  __cil_tmp67 = __cil_tmp66->pch_type;
  __cil_tmp68 = (unsigned int )__cil_tmp67;
  if (__cil_tmp68 == 1U) {
    {
    tmp___2 = is_edp(intel_dp);
    }
    if (tmp___2) {
      tmp___3 = 0;
    } else {
      tmp___3 = 1;
    }
    if (tmp___3) {
      reg = DP;
    } else {
      reg = DP;
    }
  } else {
    reg = DP;
  }
  }
  {
  __cil_tmp69 = (uint8_t )1;
  tmp___4 = intel_dp_set_link_train(intel_dp, reg, __cil_tmp69);
  }
  if (tmp___4) {
    tmp___5 = 0;
  } else {
    tmp___5 = 1;
  }
  if (tmp___5) {
    goto ldv_38122;
  } else {

  }
  {
  __const_udelay(429500UL);
  tmp___6 = intel_dp_get_link_status(intel_dp);
  }
  if (tmp___6) {
    tmp___7 = 0;
  } else {
    tmp___7 = 1;
  }
  if (tmp___7) {
    goto ldv_38122;
  } else {

  }
  {
  __cil_tmp70 = & intel_dp->link_status;
  __cil_tmp71 = (uint8_t *)__cil_tmp70;
  __cil_tmp72 = intel_dp->lane_count;
  __cil_tmp73 = (int )__cil_tmp72;
  tmp___8 = intel_clock_recovery_ok(__cil_tmp71, __cil_tmp73);
  }
  if ((int )tmp___8) {
    clock_recovery = (bool )1;
    goto ldv_38122;
  } else {

  }
  i = 0;
  goto ldv_38125;
  ldv_38124: ;
  {
  __cil_tmp74 = intel_dp->train_set[i];
  __cil_tmp75 = (int )__cil_tmp74;
  __cil_tmp76 = __cil_tmp75 & 4;
  if (__cil_tmp76 == 0) {
    goto ldv_38123;
  } else {

  }
  }
  i = i + 1;
  ldv_38125: ;
  {
  __cil_tmp77 = intel_dp->lane_count;
  __cil_tmp78 = (int )__cil_tmp77;
  if (__cil_tmp78 > i) {
    goto ldv_38124;
  } else {
    goto ldv_38123;
  }
  }
  ldv_38123: ;
  {
  __cil_tmp79 = intel_dp->lane_count;
  __cil_tmp80 = (int )__cil_tmp79;
  if (__cil_tmp80 == i) {
    goto ldv_38122;
  } else {

  }
  }
  {
  __cil_tmp81 = (int )voltage;
  __cil_tmp82 = intel_dp->train_set[0];
  __cil_tmp83 = (int )__cil_tmp82;
  __cil_tmp84 = __cil_tmp83 & 3;
  if (__cil_tmp84 == __cil_tmp81) {
    tries = tries + 1;
    if (tries == 5) {
      goto ldv_38122;
    } else {

    }
  } else {
    tries = 0;
  }
  }
  {
  __cil_tmp85 = intel_dp->train_set[0];
  __cil_tmp86 = (unsigned int )__cil_tmp85;
  __cil_tmp87 = __cil_tmp86 & 3U;
  voltage = (uint8_t )__cil_tmp87;
  intel_get_adjust_train(intel_dp);
  }
  goto ldv_38126;
  ldv_38122:
  intel_dp->DP = DP;
  return;
}
}
static void intel_dp_complete_link_train(struct intel_dp *intel_dp )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  bool channel_eq ;
  int tries ;
  int cr_tries ;
  u32 reg ;
  uint32_t DP ;
  uint32_t signal_levels ;
  bool tmp ;
  bool tmp___0 ;
  int tmp___1 ;
  bool tmp___2 ;
  int tmp___3 ;
  bool tmp___4 ;
  int tmp___5 ;
  bool tmp___6 ;
  int tmp___7 ;
  bool tmp___8 ;
  bool tmp___9 ;
  int tmp___10 ;
  void *__cil_tmp22 ;
  void *__cil_tmp23 ;
  struct drm_i915_private *__cil_tmp24 ;
  struct intel_device_info const *__cil_tmp25 ;
  u8 __cil_tmp26 ;
  unsigned char __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  uint8_t __cil_tmp29 ;
  int __cil_tmp30 ;
  uint8_t __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  uint8_t __cil_tmp33 ;
  int __cil_tmp34 ;
  uint8_t __cil_tmp35 ;
  uint8_t __cil_tmp36 ;
  int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  uint8_t __cil_tmp39 ;
  int __cil_tmp40 ;
  uint8_t __cil_tmp41 ;
  uint8_t __cil_tmp42 ;
  int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  void *__cil_tmp45 ;
  struct drm_i915_private *__cil_tmp46 ;
  enum intel_pch __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  uint8_t __cil_tmp49 ;
  uint8_t (*__cil_tmp50)[6U] ;
  uint8_t *__cil_tmp51 ;
  uint8_t __cil_tmp52 ;
  int __cil_tmp53 ;
  void *__cil_tmp54 ;
  struct drm_i915_private *__cil_tmp55 ;
  enum intel_pch __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  uint32_t __cil_tmp58 ;
  uint32_t __cil_tmp59 ;
  unsigned long __cil_tmp60 ;
  void *__cil_tmp61 ;
  void const volatile *__cil_tmp62 ;
  void const volatile *__cil_tmp63 ;
  uint16_t __cil_tmp64 ;
  uint8_t __cil_tmp65 ;

  {
  dev = intel_dp->base.base.dev;
  __cil_tmp22 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp22;
  channel_eq = (bool )0;
  DP = intel_dp->DP;
  tries = 0;
  cr_tries = 0;
  channel_eq = (bool )0;
  ldv_38141: ;
  if (cr_tries > 5) {
    {
    drm_err("intel_dp_complete_link_train", "failed to train DP, aborting\n");
    intel_dp_link_down(intel_dp);
    }
    goto ldv_38139;
  } else {

  }
  {
  __cil_tmp23 = dev->dev_private;
  __cil_tmp24 = (struct drm_i915_private *)__cil_tmp23;
  __cil_tmp25 = __cil_tmp24->info;
  __cil_tmp26 = __cil_tmp25->gen;
  __cil_tmp27 = (unsigned char )__cil_tmp26;
  __cil_tmp28 = (unsigned int )__cil_tmp27;
  if (__cil_tmp28 == 6U) {
    {
    tmp = is_edp(intel_dp);
    }
    if ((int )tmp) {
      {
      __cil_tmp29 = intel_dp->train_set[0];
      __cil_tmp30 = (int )__cil_tmp29;
      __cil_tmp31 = (uint8_t )__cil_tmp30;
      signal_levels = intel_gen6_edp_signal_levels(__cil_tmp31);
      __cil_tmp32 = DP & 4030726143U;
      DP = __cil_tmp32 | signal_levels;
      }
    } else {
      {
      __cil_tmp33 = intel_dp->train_set[0];
      __cil_tmp34 = (int )__cil_tmp33;
      __cil_tmp35 = (uint8_t )__cil_tmp34;
      __cil_tmp36 = intel_dp->lane_count;
      __cil_tmp37 = (int )__cil_tmp36;
      signal_levels = intel_dp_signal_levels(__cil_tmp35, __cil_tmp37);
      __cil_tmp38 = DP & 4030726143U;
      DP = __cil_tmp38 | signal_levels;
      }
    }
  } else {
    {
    __cil_tmp39 = intel_dp->train_set[0];
    __cil_tmp40 = (int )__cil_tmp39;
    __cil_tmp41 = (uint8_t )__cil_tmp40;
    __cil_tmp42 = intel_dp->lane_count;
    __cil_tmp43 = (int )__cil_tmp42;
    signal_levels = intel_dp_signal_levels(__cil_tmp41, __cil_tmp43);
    __cil_tmp44 = DP & 4030726143U;
    DP = __cil_tmp44 | signal_levels;
    }
  }
  }
  {
  __cil_tmp45 = dev->dev_private;
  __cil_tmp46 = (struct drm_i915_private *)__cil_tmp45;
  __cil_tmp47 = __cil_tmp46->pch_type;
  __cil_tmp48 = (unsigned int )__cil_tmp47;
  if (__cil_tmp48 == 1U) {
    {
    tmp___0 = is_edp(intel_dp);
    }
    if (tmp___0) {
      tmp___1 = 0;
    } else {
      tmp___1 = 1;
    }
    if (tmp___1) {
      reg = DP | 256U;
    } else {
      reg = DP | 268435456U;
    }
  } else {
    reg = DP | 268435456U;
  }
  }
  {
  __cil_tmp49 = (uint8_t )2;
  tmp___2 = intel_dp_set_link_train(intel_dp, reg, __cil_tmp49);
  }
  if (tmp___2) {
    tmp___3 = 0;
  } else {
    tmp___3 = 1;
  }
  if (tmp___3) {
    goto ldv_38139;
  } else {

  }
  {
  __const_udelay(1718000UL);
  tmp___4 = intel_dp_get_link_status(intel_dp);
  }
  if (tmp___4) {
    tmp___5 = 0;
  } else {
    tmp___5 = 1;
  }
  if (tmp___5) {
    goto ldv_38139;
  } else {

  }
  {
  __cil_tmp50 = & intel_dp->link_status;
  __cil_tmp51 = (uint8_t *)__cil_tmp50;
  __cil_tmp52 = intel_dp->lane_count;
  __cil_tmp53 = (int )__cil_tmp52;
  tmp___6 = intel_clock_recovery_ok(__cil_tmp51, __cil_tmp53);
  }
  if (tmp___6) {
    tmp___7 = 0;
  } else {
    tmp___7 = 1;
  }
  if (tmp___7) {
    {
    intel_dp_start_link_train(intel_dp);
    cr_tries = cr_tries + 1;
    }
    goto ldv_38140;
  } else {

  }
  {
  tmp___8 = intel_channel_eq_ok(intel_dp);
  }
  if ((int )tmp___8) {
    channel_eq = (bool )1;
    goto ldv_38139;
  } else {

  }
  if (tries > 5) {
    {
    intel_dp_link_down(intel_dp);
    intel_dp_start_link_train(intel_dp);
    tries = 0;
    cr_tries = cr_tries + 1;
    }
    goto ldv_38140;
  } else {

  }
  {
  intel_get_adjust_train(intel_dp);
  tries = tries + 1;
  }
  ldv_38140: ;
  goto ldv_38141;
  ldv_38139: ;
  {
  __cil_tmp54 = dev->dev_private;
  __cil_tmp55 = (struct drm_i915_private *)__cil_tmp54;
  __cil_tmp56 = __cil_tmp55->pch_type;
  __cil_tmp57 = (unsigned int )__cil_tmp56;
  if (__cil_tmp57 == 1U) {
    {
    tmp___9 = is_edp(intel_dp);
    }
    if (tmp___9) {
      tmp___10 = 0;
    } else {
      tmp___10 = 1;
    }
    if (tmp___10) {
      reg = DP | 768U;
    } else {
      reg = DP | 805306368U;
    }
  } else {
    reg = DP | 805306368U;
  }
  }
  {
  __cil_tmp58 = intel_dp->output_reg;
  i915_write32___8(dev_priv, __cil_tmp58, reg);
  __cil_tmp59 = intel_dp->output_reg;
  __cil_tmp60 = (unsigned long )__cil_tmp59;
  __cil_tmp61 = dev_priv->regs;
  __cil_tmp62 = (void const volatile *)__cil_tmp61;
  __cil_tmp63 = __cil_tmp62 + __cil_tmp60;
  readl(__cil_tmp63);
  __cil_tmp64 = (uint16_t )258;
  __cil_tmp65 = (uint8_t )0;
  intel_dp_aux_native_write_1(intel_dp, __cil_tmp64, __cil_tmp65);
  }
  return;
}
}
static void intel_dp_link_down(struct intel_dp *intel_dp )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  uint32_t DP ;
  u32 tmp ;
  bool tmp___0 ;
  bool tmp___1 ;
  int tmp___2 ;
  bool tmp___3 ;
  struct drm_crtc *crtc ;
  struct drm_crtc const *__mptr ;
  u32 tmp___4 ;
  void *__cil_tmp13 ;
  uint32_t __cil_tmp14 ;
  int __cil_tmp15 ;
  uint32_t __cil_tmp16 ;
  uint32_t __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  void *__cil_tmp19 ;
  void const volatile *__cil_tmp20 ;
  void const volatile *__cil_tmp21 ;
  void *__cil_tmp22 ;
  struct drm_i915_private *__cil_tmp23 ;
  enum intel_pch __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  uint32_t __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  uint32_t __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  uint32_t __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  uint32_t __cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  void *__cil_tmp34 ;
  void const volatile *__cil_tmp35 ;
  void const volatile *__cil_tmp36 ;
  void *__cil_tmp37 ;
  struct drm_i915_private *__cil_tmp38 ;
  enum intel_pch __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  uint32_t __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  uint32_t __cil_tmp43 ;
  struct drm_crtc *__cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  uint32_t __cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  void *__cil_tmp49 ;
  void const volatile *__cil_tmp50 ;
  void const volatile *__cil_tmp51 ;
  struct intel_crtc *__cil_tmp52 ;
  enum pipe __cil_tmp53 ;
  int __cil_tmp54 ;
  uint32_t __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  uint32_t __cil_tmp57 ;
  unsigned long __cil_tmp58 ;
  void *__cil_tmp59 ;
  void const volatile *__cil_tmp60 ;
  void const volatile *__cil_tmp61 ;

  {
  {
  dev = intel_dp->base.base.dev;
  __cil_tmp13 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp13;
  DP = intel_dp->DP;
  __cil_tmp14 = intel_dp->output_reg;
  tmp = i915_read32___10(dev_priv, __cil_tmp14);
  }
  {
  __cil_tmp15 = (int )tmp;
  if (__cil_tmp15 >= 0) {
    return;
  } else {

  }
  }
  {
  drm_ut_debug_printk(4U, "drm", "intel_dp_link_down", "\n");
  tmp___0 = is_edp(intel_dp);
  }
  if ((int )tmp___0) {
    {
    DP = DP & 4294950911U;
    __cil_tmp16 = intel_dp->output_reg;
    i915_write32___8(dev_priv, __cil_tmp16, DP);
    __cil_tmp17 = intel_dp->output_reg;
    __cil_tmp18 = (unsigned long )__cil_tmp17;
    __cil_tmp19 = dev_priv->regs;
    __cil_tmp20 = (void const volatile *)__cil_tmp19;
    __cil_tmp21 = __cil_tmp20 + __cil_tmp18;
    readl(__cil_tmp21);
    __const_udelay(429500UL);
    }
  } else {

  }
  {
  __cil_tmp22 = dev->dev_private;
  __cil_tmp23 = (struct drm_i915_private *)__cil_tmp22;
  __cil_tmp24 = __cil_tmp23->pch_type;
  __cil_tmp25 = (unsigned int )__cil_tmp24;
  if (__cil_tmp25 == 1U) {
    {
    tmp___1 = is_edp(intel_dp);
    }
    if (tmp___1) {
      tmp___2 = 0;
    } else {
      tmp___2 = 1;
    }
    if (tmp___2) {
      {
      DP = DP & 4294965503U;
      __cil_tmp26 = intel_dp->output_reg;
      __cil_tmp27 = DP | 512U;
      i915_write32___8(dev_priv, __cil_tmp26, __cil_tmp27);
      }
    } else {
      {
      DP = DP & 3489660927U;
      __cil_tmp28 = intel_dp->output_reg;
      __cil_tmp29 = DP | 536870912U;
      i915_write32___8(dev_priv, __cil_tmp28, __cil_tmp29);
      }
    }
  } else {
    {
    DP = DP & 3489660927U;
    __cil_tmp30 = intel_dp->output_reg;
    __cil_tmp31 = DP | 536870912U;
    i915_write32___8(dev_priv, __cil_tmp30, __cil_tmp31);
    }
  }
  }
  {
  __cil_tmp32 = intel_dp->output_reg;
  __cil_tmp33 = (unsigned long )__cil_tmp32;
  __cil_tmp34 = dev_priv->regs;
  __cil_tmp35 = (void const volatile *)__cil_tmp34;
  __cil_tmp36 = __cil_tmp35 + __cil_tmp33;
  readl(__cil_tmp36);
  msleep(17U);
  tmp___3 = is_edp(intel_dp);
  }
  if ((int )tmp___3) {
    DP = DP | 805306368U;
  } else {

  }
  {
  __cil_tmp37 = dev->dev_private;
  __cil_tmp38 = (struct drm_i915_private *)__cil_tmp37;
  __cil_tmp39 = __cil_tmp38->pch_type;
  __cil_tmp40 = (unsigned int )__cil_tmp39;
  if (__cil_tmp40 != 1U) {
    {
    __cil_tmp41 = intel_dp->output_reg;
    tmp___4 = i915_read32___10(dev_priv, __cil_tmp41);
    }
    {
    __cil_tmp42 = tmp___4 & 1073741824U;
    if (__cil_tmp42 != 0U) {
      {
      crtc = intel_dp->base.base.crtc;
      DP = DP & 3221225471U;
      __cil_tmp43 = intel_dp->output_reg;
      i915_write32___8(dev_priv, __cil_tmp43, DP);
      }
      {
      __cil_tmp44 = (struct drm_crtc *)0;
      __cil_tmp45 = (unsigned long )__cil_tmp44;
      __cil_tmp46 = (unsigned long )crtc;
      if (__cil_tmp46 == __cil_tmp45) {
        {
        __cil_tmp47 = intel_dp->output_reg;
        __cil_tmp48 = (unsigned long )__cil_tmp47;
        __cil_tmp49 = dev_priv->regs;
        __cil_tmp50 = (void const volatile *)__cil_tmp49;
        __cil_tmp51 = __cil_tmp50 + __cil_tmp48;
        readl(__cil_tmp51);
        msleep(50U);
        }
      } else {
        {
        __mptr = (struct drm_crtc const *)crtc;
        __cil_tmp52 = (struct intel_crtc *)__mptr;
        __cil_tmp53 = __cil_tmp52->pipe;
        __cil_tmp54 = (int )__cil_tmp53;
        intel_wait_for_vblank(dev, __cil_tmp54);
        }
      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp55 = intel_dp->output_reg;
  __cil_tmp56 = DP & 2147483647U;
  i915_write32___8(dev_priv, __cil_tmp55, __cil_tmp56);
  __cil_tmp57 = intel_dp->output_reg;
  __cil_tmp58 = (unsigned long )__cil_tmp57;
  __cil_tmp59 = dev_priv->regs;
  __cil_tmp60 = (void const volatile *)__cil_tmp59;
  __cil_tmp61 = __cil_tmp60 + __cil_tmp58;
  readl(__cil_tmp61);
  }
  return;
}
}
static void intel_dp_check_link_status(struct intel_dp *intel_dp )
{ int ret ;
  bool tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  int tmp___2 ;
  struct drm_crtc *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct drm_crtc *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  uint16_t __cil_tmp11 ;
  uint8_t (*__cil_tmp12)[4U] ;
  uint8_t *__cil_tmp13 ;

  {
  {
  __cil_tmp7 = (struct drm_crtc *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = intel_dp->base.base.crtc;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  if (__cil_tmp10 == __cil_tmp8) {
    return;
  } else {

  }
  }
  {
  tmp = intel_dp_get_link_status(intel_dp);
  }
  if (tmp) {
    tmp___0 = 0;
  } else {
    tmp___0 = 1;
  }
  if (tmp___0) {
    {
    intel_dp_link_down(intel_dp);
    }
    return;
  } else {

  }
  {
  __cil_tmp11 = (uint16_t )0;
  __cil_tmp12 = & intel_dp->dpcd;
  __cil_tmp13 = (uint8_t *)__cil_tmp12;
  ret = intel_dp_aux_native_read(intel_dp, __cil_tmp11, __cil_tmp13, 4);
  }
  if (ret != 4) {
    {
    intel_dp_link_down(intel_dp);
    }
    return;
  } else {

  }
  {
  tmp___1 = intel_channel_eq_ok(intel_dp);
  }
  if (tmp___1) {
    tmp___2 = 0;
  } else {
    tmp___2 = 1;
  }
  if (tmp___2) {
    {
    intel_dp_start_link_train(intel_dp);
    intel_dp_complete_link_train(intel_dp);
    }
  } else {

  }
  return;
}
}
static enum drm_connector_status ironlake_dp_detect(struct intel_dp *intel_dp )
{ enum drm_connector_status status ;
  bool ret ;
  bool tmp ;
  struct drm_device *__cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  uint16_t __cil_tmp7 ;
  uint8_t (*__cil_tmp8)[4U] ;
  uint8_t *__cil_tmp9 ;
  uint8_t __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  uint8_t __cil_tmp12 ;
  int __cil_tmp13 ;
  uint8_t __cil_tmp14 ;
  int __cil_tmp15 ;
  uint8_t __cil_tmp16 ;
  int __cil_tmp17 ;
  uint8_t __cil_tmp18 ;
  int __cil_tmp19 ;

  {
  {
  tmp = is_edp(intel_dp);
  }
  if ((int )tmp) {
    {
    __cil_tmp5 = intel_dp->base.base.dev;
    status = intel_panel_detect(__cil_tmp5);
    }
    {
    __cil_tmp6 = (unsigned int )status;
    if (__cil_tmp6 == 3U) {
      status = (enum drm_connector_status )1;
    } else {

    }
    }
    return (status);
  } else {

  }
  {
  status = (enum drm_connector_status )2;
  __cil_tmp7 = (uint16_t )0;
  __cil_tmp8 = & intel_dp->dpcd;
  __cil_tmp9 = (uint8_t *)__cil_tmp8;
  ret = intel_dp_aux_native_read_retry(intel_dp, __cil_tmp7, __cil_tmp9, 4);
  }
  if ((int )ret) {
    {
    __cil_tmp10 = intel_dp->dpcd[0];
    __cil_tmp11 = (unsigned int )__cil_tmp10;
    if (__cil_tmp11 != 0U) {
      status = (enum drm_connector_status )1;
    } else {

    }
    }
  } else {

  }
  {
  __cil_tmp12 = intel_dp->dpcd[0];
  __cil_tmp13 = (int )__cil_tmp12;
  __cil_tmp14 = intel_dp->dpcd[1];
  __cil_tmp15 = (int )__cil_tmp14;
  __cil_tmp16 = intel_dp->dpcd[2];
  __cil_tmp17 = (int )__cil_tmp16;
  __cil_tmp18 = intel_dp->dpcd[3];
  __cil_tmp19 = (int )__cil_tmp18;
  drm_ut_debug_printk(4U, "drm", "ironlake_dp_detect", "DPCD: %hx%hx%hx%hx\n", __cil_tmp13,
                      __cil_tmp15, __cil_tmp17, __cil_tmp19);
  }
  return (status);
}
}
static enum drm_connector_status g4x_dp_detect(struct intel_dp *intel_dp )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  enum drm_connector_status status ;
  uint32_t temp ;
  uint32_t bit ;
  int tmp ;
  void *__cil_tmp8 ;
  uint32_t __cil_tmp9 ;
  int __cil_tmp10 ;
  uint32_t __cil_tmp11 ;
  int __cil_tmp12 ;
  uint32_t __cil_tmp13 ;
  int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  uint16_t __cil_tmp16 ;
  uint8_t (*__cil_tmp17)[4U] ;
  uint8_t *__cil_tmp18 ;
  uint8_t __cil_tmp19 ;
  unsigned int __cil_tmp20 ;

  {
  dev = intel_dp->base.base.dev;
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  {
  __cil_tmp9 = intel_dp->output_reg;
  __cil_tmp10 = (int )__cil_tmp9;
  if (__cil_tmp10 == 409856) {
    goto case_409856;
  } else {
    {
    __cil_tmp11 = intel_dp->output_reg;
    __cil_tmp12 = (int )__cil_tmp11;
    if (__cil_tmp12 == 410112) {
      goto case_410112;
    } else {
      {
      __cil_tmp13 = intel_dp->output_reg;
      __cil_tmp14 = (int )__cil_tmp13;
      if (__cil_tmp14 == 410368) {
        goto case_410368;
      } else {
        goto switch_default;
        if (0) {
          case_409856:
          bit = 536870912U;
          goto ldv_38171;
          case_410112:
          bit = 268435456U;
          goto ldv_38171;
          case_410368:
          bit = 134217728U;
          goto ldv_38171;
          switch_default: ;
          return ((enum drm_connector_status )3);
        } else {

        }
      }
      }
    }
    }
  }
  }
  ldv_38171:
  {
  temp = i915_read32___10(dev_priv, 397588U);
  }
  {
  __cil_tmp15 = temp & bit;
  if (__cil_tmp15 == 0U) {
    return ((enum drm_connector_status )2);
  } else {

  }
  }
  {
  status = (enum drm_connector_status )2;
  __cil_tmp16 = (uint16_t )0;
  __cil_tmp17 = & intel_dp->dpcd;
  __cil_tmp18 = (uint8_t *)__cil_tmp17;
  tmp = intel_dp_aux_native_read(intel_dp, __cil_tmp16, __cil_tmp18, 4);
  }
  if (tmp == 4) {
    {
    __cil_tmp19 = intel_dp->dpcd[0];
    __cil_tmp20 = (unsigned int )__cil_tmp19;
    if (__cil_tmp20 != 0U) {
      status = (enum drm_connector_status )1;
    } else {

    }
    }
  } else {

  }
  return (status);
}
}
static enum drm_connector_status intel_dp_detect(struct drm_connector *connector ,
                                                 bool force )
{ struct intel_dp *intel_dp ;
  struct intel_dp *tmp ;
  struct drm_device *dev ;
  enum drm_connector_status status ;
  struct edid *edid ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  u8 __cil_tmp11 ;
  unsigned char __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  u8 __cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  void *__cil_tmp20 ;
  struct drm_i915_private *__cil_tmp21 ;
  struct intel_device_info const *__cil_tmp22 ;
  unsigned char *__cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned char __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  struct i2c_adapter *__cil_tmp31 ;
  struct edid *__cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  void const *__cil_tmp35 ;

  {
  {
  tmp = intel_attached_dp(connector);
  intel_dp = tmp;
  dev = intel_dp->base.base.dev;
  edid = (struct edid *)0;
  intel_dp->has_audio = (bool )0;
  }
  {
  __cil_tmp8 = dev->dev_private;
  __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
  __cil_tmp10 = __cil_tmp9->info;
  __cil_tmp11 = __cil_tmp10->gen;
  __cil_tmp12 = (unsigned char )__cil_tmp11;
  __cil_tmp13 = (unsigned int )__cil_tmp12;
  if (__cil_tmp13 == 5U) {
    {
    status = ironlake_dp_detect(intel_dp);
    }
  } else {
    {
    __cil_tmp14 = dev->dev_private;
    __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
    __cil_tmp16 = __cil_tmp15->info;
    __cil_tmp17 = __cil_tmp16->gen;
    __cil_tmp18 = (unsigned char )__cil_tmp17;
    __cil_tmp19 = (unsigned int )__cil_tmp18;
    if (__cil_tmp19 == 6U) {
      {
      status = ironlake_dp_detect(intel_dp);
      }
    } else {
      {
      __cil_tmp20 = dev->dev_private;
      __cil_tmp21 = (struct drm_i915_private *)__cil_tmp20;
      __cil_tmp22 = __cil_tmp21->info;
      __cil_tmp23 = (unsigned char *)__cil_tmp22;
      __cil_tmp24 = __cil_tmp23 + 2UL;
      __cil_tmp25 = *__cil_tmp24;
      __cil_tmp26 = (unsigned int )__cil_tmp25;
      if (__cil_tmp26 != 0U) {
        {
        status = ironlake_dp_detect(intel_dp);
        }
      } else {
        {
        status = g4x_dp_detect(intel_dp);
        }
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp27 = (unsigned int )status;
  if (__cil_tmp27 != 1U) {
    return (status);
  } else {

  }
  }
  {
  __cil_tmp28 = intel_dp->force_audio;
  if (__cil_tmp28 != 0) {
    __cil_tmp29 = intel_dp->force_audio;
    __cil_tmp30 = __cil_tmp29 > 0;
    intel_dp->has_audio = (bool )__cil_tmp30;
  } else {
    {
    __cil_tmp31 = & intel_dp->adapter;
    edid = drm_get_edid(connector, __cil_tmp31);
    }
    {
    __cil_tmp32 = (struct edid *)0;
    __cil_tmp33 = (unsigned long )__cil_tmp32;
    __cil_tmp34 = (unsigned long )edid;
    if (__cil_tmp34 != __cil_tmp33) {
      {
      intel_dp->has_audio = drm_detect_monitor_audio(edid);
      connector->display_info.raw_edid = (char *)0;
      __cil_tmp35 = (void const *)edid;
      kfree(__cil_tmp35);
      }
    } else {

    }
    }
  }
  }
  return ((enum drm_connector_status )1);
}
}
static int intel_dp_get_modes(struct drm_connector *connector )
{ struct intel_dp *intel_dp ;
  struct intel_dp *tmp ;
  struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  int ret ;
  struct drm_display_mode *newmode ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  bool tmp___0 ;
  struct drm_display_mode *mode ;
  bool tmp___1 ;
  void *__cil_tmp13 ;
  struct i2c_adapter *__cil_tmp14 ;
  struct drm_display_mode *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct drm_display_mode *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  struct list_head *__cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  struct drm_display_mode const *__cil_tmp22 ;
  struct list_head *__cil_tmp23 ;
  struct list_head *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct list_head *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  struct drm_display_mode *__cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  struct drm_display_mode *__cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  struct drm_display_mode *__cil_tmp32 ;
  struct drm_display_mode const *__cil_tmp33 ;

  {
  {
  tmp = intel_attached_dp(connector);
  intel_dp = tmp;
  dev = intel_dp->base.base.dev;
  __cil_tmp13 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp13;
  __cil_tmp14 = & intel_dp->adapter;
  ret = intel_ddc_get_modes(connector, __cil_tmp14);
  }
  if (ret != 0) {
    {
    tmp___0 = is_edp(intel_dp);
    }
    if ((int )tmp___0) {
      {
      __cil_tmp15 = (struct drm_display_mode *)0;
      __cil_tmp16 = (unsigned long )__cil_tmp15;
      __cil_tmp17 = dev_priv->panel_fixed_mode;
      __cil_tmp18 = (unsigned long )__cil_tmp17;
      if (__cil_tmp18 == __cil_tmp16) {
        __cil_tmp19 = connector->probed_modes.next;
        __mptr = (struct list_head const *)__cil_tmp19;
        newmode = (struct drm_display_mode *)__mptr;
        goto ldv_38197;
        ldv_38196: ;
        {
        __cil_tmp20 = newmode->type;
        __cil_tmp21 = __cil_tmp20 & 8;
        if (__cil_tmp21 != 0) {
          {
          __cil_tmp22 = (struct drm_display_mode const *)newmode;
          dev_priv->panel_fixed_mode = drm_mode_duplicate(dev, __cil_tmp22);
          }
          goto ldv_38195;
        } else {

        }
        }
        __cil_tmp23 = newmode->head.next;
        __mptr___0 = (struct list_head const *)__cil_tmp23;
        newmode = (struct drm_display_mode *)__mptr___0;
        ldv_38197: ;
        {
        __cil_tmp24 = & connector->probed_modes;
        __cil_tmp25 = (unsigned long )__cil_tmp24;
        __cil_tmp26 = & newmode->head;
        __cil_tmp27 = (unsigned long )__cil_tmp26;
        if (__cil_tmp27 != __cil_tmp25) {
          goto ldv_38196;
        } else {
          goto ldv_38195;
        }
        }
        ldv_38195: ;
      } else {

      }
      }
    } else {

    }
    return (ret);
  } else {

  }
  {
  tmp___1 = is_edp(intel_dp);
  }
  if ((int )tmp___1) {
    {
    __cil_tmp28 = (struct drm_display_mode *)0;
    __cil_tmp29 = (unsigned long )__cil_tmp28;
    __cil_tmp30 = dev_priv->panel_fixed_mode;
    __cil_tmp31 = (unsigned long )__cil_tmp30;
    if (__cil_tmp31 != __cil_tmp29) {
      {
      __cil_tmp32 = dev_priv->panel_fixed_mode;
      __cil_tmp33 = (struct drm_display_mode const *)__cil_tmp32;
      mode = drm_mode_duplicate(dev, __cil_tmp33);
      drm_mode_probed_add(connector, mode);
      }
      return (1);
    } else {

    }
    }
  } else {

  }
  return (0);
}
}
static bool intel_dp_detect_audio(struct drm_connector *connector )
{ struct intel_dp *intel_dp ;
  struct intel_dp *tmp ;
  struct edid *edid ;
  bool has_audio ;
  struct i2c_adapter *__cil_tmp6 ;
  struct edid *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  void const *__cil_tmp10 ;

  {
  {
  tmp = intel_attached_dp(connector);
  intel_dp = tmp;
  has_audio = (bool )0;
  __cil_tmp6 = & intel_dp->adapter;
  edid = drm_get_edid(connector, __cil_tmp6);
  }
  {
  __cil_tmp7 = (struct edid *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = (unsigned long )edid;
  if (__cil_tmp9 != __cil_tmp8) {
    {
    has_audio = drm_detect_monitor_audio(edid);
    connector->display_info.raw_edid = (char *)0;
    __cil_tmp10 = (void const *)edid;
    kfree(__cil_tmp10);
    }
  } else {

  }
  }
  return (has_audio);
}
}
static int intel_dp_set_property(struct drm_connector *connector , struct drm_property *property ,
                                 uint64_t val )
{ struct drm_i915_private *dev_priv ;
  struct intel_dp *intel_dp ;
  struct intel_dp *tmp ;
  int ret ;
  int i ;
  bool has_audio ;
  struct drm_crtc *crtc ;
  struct drm_device *__cil_tmp11 ;
  void *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct drm_property *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  bool __cil_tmp19 ;
  int __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  struct drm_property *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  uint32_t __cil_tmp24 ;
  int __cil_tmp25 ;
  uint64_t __cil_tmp26 ;
  struct drm_crtc *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  struct drm_crtc *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  struct drm_display_mode *__cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  struct drm_framebuffer *__cil_tmp34 ;

  {
  {
  __cil_tmp11 = connector->dev;
  __cil_tmp12 = __cil_tmp11->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp12;
  tmp = intel_attached_dp(connector);
  intel_dp = tmp;
  ret = drm_connector_property_set_value(connector, property, val);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp13 = (unsigned long )property;
  __cil_tmp14 = dev_priv->force_audio_property;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  if (__cil_tmp15 == __cil_tmp13) {
    i = (int )val;
    {
    __cil_tmp16 = intel_dp->force_audio;
    if (__cil_tmp16 == i) {
      return (0);
    } else {

    }
    }
    intel_dp->force_audio = i;
    if (i == 0) {
      {
      has_audio = intel_dp_detect_audio(connector);
      }
    } else {
      __cil_tmp17 = i > 0;
      has_audio = (bool )__cil_tmp17;
    }
    {
    __cil_tmp18 = (int )has_audio;
    __cil_tmp19 = intel_dp->has_audio;
    __cil_tmp20 = (int )__cil_tmp19;
    if (__cil_tmp20 == __cil_tmp18) {
      return (0);
    } else {

    }
    }
    intel_dp->has_audio = has_audio;
    goto done;
  } else {

  }
  }
  {
  __cil_tmp21 = (unsigned long )property;
  __cil_tmp22 = dev_priv->broadcast_rgb_property;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  if (__cil_tmp23 == __cil_tmp21) {
    {
    __cil_tmp24 = intel_dp->color_range;
    __cil_tmp25 = __cil_tmp24 != 0U;
    __cil_tmp26 = (uint64_t )__cil_tmp25;
    if (__cil_tmp26 == val) {
      return (0);
    } else {

    }
    }
    if (val != 0ULL) {
      intel_dp->color_range = 256U;
    } else {
      intel_dp->color_range = 0U;
    }
    goto done;
  } else {

  }
  }
  return (-22);
  done: ;
  {
  __cil_tmp27 = (struct drm_crtc *)0;
  __cil_tmp28 = (unsigned long )__cil_tmp27;
  __cil_tmp29 = intel_dp->base.base.crtc;
  __cil_tmp30 = (unsigned long )__cil_tmp29;
  if (__cil_tmp30 != __cil_tmp28) {
    {
    crtc = intel_dp->base.base.crtc;
    __cil_tmp31 = & crtc->mode;
    __cil_tmp32 = crtc->x;
    __cil_tmp33 = crtc->y;
    __cil_tmp34 = crtc->fb;
    drm_crtc_helper_set_mode(crtc, __cil_tmp31, __cil_tmp32, __cil_tmp33, __cil_tmp34);
    }
  } else {

  }
  }
  return (0);
}
}
static void intel_dp_destroy(struct drm_connector *connector )
{ void const *__cil_tmp2 ;

  {
  {
  drm_sysfs_connector_remove(connector);
  drm_connector_cleanup(connector);
  __cil_tmp2 = (void const *)connector;
  kfree(__cil_tmp2);
  }
  return;
}
}
static void intel_dp_encoder_destroy(struct drm_encoder *encoder )
{ struct intel_dp *intel_dp ;
  struct intel_dp *tmp ;
  struct i2c_adapter *__cil_tmp4 ;
  void const *__cil_tmp5 ;

  {
  {
  tmp = enc_to_intel_dp(encoder);
  intel_dp = tmp;
  __cil_tmp4 = & intel_dp->adapter;
  i2c_del_adapter(__cil_tmp4);
  drm_encoder_cleanup(encoder);
  __cil_tmp5 = (void const *)intel_dp;
  kfree(__cil_tmp5);
  }
  return;
}
}
static struct drm_encoder_helper_funcs const intel_dp_helper_funcs =
     {& intel_dp_dpms, (void (*)(struct drm_encoder * ))0, (void (*)(struct drm_encoder * ))0,
    & intel_dp_mode_fixup, & intel_dp_prepare, & intel_dp_commit, & intel_dp_mode_set,
    (struct drm_crtc *(*)(struct drm_encoder * ))0, (enum drm_connector_status (*)(struct drm_encoder * ,
                                                                                   struct drm_connector * ))0,
    (void (*)(struct drm_encoder * ))0};
static struct drm_connector_funcs const intel_dp_connector_funcs =
     {& drm_helper_connector_dpms, (void (*)(struct drm_connector * ))0, (void (*)(struct drm_connector * ))0,
    (void (*)(struct drm_connector * ))0, & intel_dp_detect, & drm_helper_probe_single_connector_modes,
    & intel_dp_set_property, & intel_dp_destroy, (void (*)(struct drm_connector * ))0};
static struct drm_connector_helper_funcs const intel_dp_connector_helper_funcs = {& intel_dp_get_modes,
    & intel_dp_mode_valid, & intel_best_encoder};
static struct drm_encoder_funcs const intel_dp_enc_funcs = {(void (*)(struct drm_encoder * ))0, & intel_dp_encoder_destroy};
static void intel_dp_hot_plug(struct intel_encoder *intel_encoder )
{ struct intel_dp *intel_dp ;
  struct intel_encoder const *__mptr ;

  {
  {
  __mptr = (struct intel_encoder const *)intel_encoder;
  intel_dp = (struct intel_dp *)__mptr;
  intel_dp_check_link_status(intel_dp);
  }
  return;
}
}
int intel_trans_dp_port_sel(struct drm_crtc *crtc )
{ struct drm_device *dev ;
  struct drm_mode_config *mode_config ;
  struct drm_encoder *encoder ;
  struct list_head const *__mptr ;
  struct intel_dp *intel_dp ;
  struct list_head const *__mptr___0 ;
  struct list_head *__cil_tmp8 ;
  struct drm_encoder *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct drm_crtc *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  int __cil_tmp13 ;
  uint32_t __cil_tmp14 ;
  struct list_head *__cil_tmp15 ;
  struct drm_encoder *__cil_tmp16 ;
  struct list_head *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  struct list_head *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;

  {
  dev = crtc->dev;
  mode_config = & dev->mode_config;
  __cil_tmp8 = mode_config->encoder_list.next;
  __mptr = (struct list_head const *)__cil_tmp8;
  __cil_tmp9 = (struct drm_encoder *)__mptr;
  encoder = __cil_tmp9 + 1152921504606846968UL;
  goto ldv_38247;
  ldv_38246: ;
  {
  __cil_tmp10 = (unsigned long )crtc;
  __cil_tmp11 = encoder->crtc;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  if (__cil_tmp12 != __cil_tmp10) {
    goto ldv_38245;
  } else {

  }
  }
  {
  intel_dp = enc_to_intel_dp(encoder);
  }
  {
  __cil_tmp13 = intel_dp->base.type;
  if (__cil_tmp13 == 7) {
    {
    __cil_tmp14 = intel_dp->output_reg;
    return ((int )__cil_tmp14);
    }
  } else {

  }
  }
  ldv_38245:
  __cil_tmp15 = encoder->head.next;
  __mptr___0 = (struct list_head const *)__cil_tmp15;
  __cil_tmp16 = (struct drm_encoder *)__mptr___0;
  encoder = __cil_tmp16 + 1152921504606846968UL;
  ldv_38247: ;
  {
  __cil_tmp17 = & mode_config->encoder_list;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  __cil_tmp19 = & encoder->head;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  if (__cil_tmp20 != __cil_tmp18) {
    goto ldv_38246;
  } else {
    goto ldv_38248;
  }
  }
  ldv_38248: ;
  return (-1);
}
}
bool intel_dpd_is_edp(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct child_device_config *p_child ;
  int i ;
  void *__cil_tmp5 ;
  int __cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct child_device_config *__cil_tmp8 ;
  u8 __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  u16 __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  int __cil_tmp13 ;

  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  {
  __cil_tmp6 = dev_priv->child_dev_num;
  if (__cil_tmp6 == 0) {
    return ((bool )0);
  } else {

  }
  }
  i = 0;
  goto ldv_38256;
  ldv_38255:
  __cil_tmp7 = (unsigned long )i;
  __cil_tmp8 = dev_priv->child_dev;
  p_child = __cil_tmp8 + __cil_tmp7;
  {
  __cil_tmp9 = p_child->dvo_port;
  __cil_tmp10 = (unsigned int )__cil_tmp9;
  if (__cil_tmp10 == 9U) {
    {
    __cil_tmp11 = p_child->device_type;
    __cil_tmp12 = (unsigned int )__cil_tmp11;
    if (__cil_tmp12 == 30918U) {
      return ((bool )1);
    } else {

    }
    }
  } else {

  }
  }
  i = i + 1;
  ldv_38256: ;
  {
  __cil_tmp13 = dev_priv->child_dev_num;
  if (__cil_tmp13 > i) {
    goto ldv_38255;
  } else {
    goto ldv_38257;
  }
  }
  ldv_38257: ;
  return ((bool )0);
}
}
static void intel_dp_add_properties(struct intel_dp *intel_dp , struct drm_connector *connector )
{

  {
  {
  intel_attach_force_audio_property(connector);
  intel_attach_broadcast_rgb_property(connector);
  }
  return;
}
}
void intel_dp_init(struct drm_device *dev , int output_reg )
{ struct drm_i915_private *dev_priv ;
  struct drm_connector *connector ;
  struct intel_dp *intel_dp ;
  struct intel_encoder *intel_encoder ;
  struct intel_connector *intel_connector ;
  char const *name ;
  int type ;
  void *tmp ;
  void *tmp___0 ;
  bool tmp___1 ;
  bool tmp___2 ;
  bool tmp___3 ;
  int ret ;
  u32 pp_on ;
  u32 pp_div ;
  bool tmp___4 ;
  bool tmp___5 ;
  u32 temp ;
  u32 tmp___6 ;
  void *__cil_tmp22 ;
  struct intel_dp *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct intel_connector *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  void const *__cil_tmp29 ;
  void *__cil_tmp30 ;
  struct drm_i915_private *__cil_tmp31 ;
  struct intel_device_info const *__cil_tmp32 ;
  u8 __cil_tmp33 ;
  unsigned char __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  void *__cil_tmp36 ;
  struct drm_i915_private *__cil_tmp37 ;
  struct intel_device_info const *__cil_tmp38 ;
  u8 __cil_tmp39 ;
  unsigned char __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  void *__cil_tmp42 ;
  struct drm_i915_private *__cil_tmp43 ;
  struct intel_device_info const *__cil_tmp44 ;
  unsigned char *__cil_tmp45 ;
  unsigned char *__cil_tmp46 ;
  unsigned char __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  struct drm_encoder *__cil_tmp49 ;
  struct drm_encoder *__cil_tmp50 ;
  u32 __cil_tmp51 ;
  u32 __cil_tmp52 ;
  u32 __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  int __cil_tmp56 ;
  int __cil_tmp57 ;
  int __cil_tmp58 ;
  uint16_t __cil_tmp59 ;
  uint8_t (*__cil_tmp60)[4U] ;
  uint8_t *__cil_tmp61 ;
  uint8_t __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  uint8_t __cil_tmp64 ;
  int __cil_tmp65 ;
  int __cil_tmp66 ;
  int __cil_tmp67 ;
  struct drm_encoder *__cil_tmp68 ;
  struct drm_connector *__cil_tmp69 ;
  struct drm_display_mode *__cil_tmp70 ;
  unsigned long __cil_tmp71 ;
  struct drm_display_mode *__cil_tmp72 ;
  unsigned long __cil_tmp73 ;
  struct drm_display_mode *__cil_tmp74 ;
  struct drm_display_mode const *__cil_tmp75 ;
  struct drm_display_mode *__cil_tmp76 ;
  unsigned long __cil_tmp77 ;
  struct drm_display_mode *__cil_tmp78 ;
  unsigned long __cil_tmp79 ;
  struct drm_display_mode *__cil_tmp80 ;
  struct drm_display_mode *__cil_tmp81 ;
  int __cil_tmp82 ;
  void *__cil_tmp83 ;
  struct drm_i915_private *__cil_tmp84 ;
  struct intel_device_info const *__cil_tmp85 ;
  unsigned char *__cil_tmp86 ;
  unsigned char *__cil_tmp87 ;
  unsigned char __cil_tmp88 ;
  unsigned int __cil_tmp89 ;
  int __cil_tmp90 ;
  unsigned int __cil_tmp91 ;
  unsigned int __cil_tmp92 ;

  {
  {
  __cil_tmp22 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp22;
  name = (char const *)0;
  tmp = kzalloc(1808UL, 208U);
  intel_dp = (struct intel_dp *)tmp;
  }
  {
  __cil_tmp23 = (struct intel_dp *)0;
  __cil_tmp24 = (unsigned long )__cil_tmp23;
  __cil_tmp25 = (unsigned long )intel_dp;
  if (__cil_tmp25 == __cil_tmp24) {
    return;
  } else {

  }
  }
  {
  intel_dp->output_reg = (uint32_t )output_reg;
  tmp___0 = kzalloc(1576UL, 208U);
  intel_connector = (struct intel_connector *)tmp___0;
  }
  {
  __cil_tmp26 = (struct intel_connector *)0;
  __cil_tmp27 = (unsigned long )__cil_tmp26;
  __cil_tmp28 = (unsigned long )intel_connector;
  if (__cil_tmp28 == __cil_tmp27) {
    {
    __cil_tmp29 = (void const *)intel_dp;
    kfree(__cil_tmp29);
    }
    return;
  } else {

  }
  }
  intel_encoder = & intel_dp->base;
  {
  __cil_tmp30 = dev->dev_private;
  __cil_tmp31 = (struct drm_i915_private *)__cil_tmp30;
  __cil_tmp32 = __cil_tmp31->info;
  __cil_tmp33 = __cil_tmp32->gen;
  __cil_tmp34 = (unsigned char )__cil_tmp33;
  __cil_tmp35 = (unsigned int )__cil_tmp34;
  if (__cil_tmp35 == 5U) {
    goto _L;
  } else {
    {
    __cil_tmp36 = dev->dev_private;
    __cil_tmp37 = (struct drm_i915_private *)__cil_tmp36;
    __cil_tmp38 = __cil_tmp37->info;
    __cil_tmp39 = __cil_tmp38->gen;
    __cil_tmp40 = (unsigned char )__cil_tmp39;
    __cil_tmp41 = (unsigned int )__cil_tmp40;
    if (__cil_tmp41 == 6U) {
      goto _L;
    } else {
      {
      __cil_tmp42 = dev->dev_private;
      __cil_tmp43 = (struct drm_i915_private *)__cil_tmp42;
      __cil_tmp44 = __cil_tmp43->info;
      __cil_tmp45 = (unsigned char *)__cil_tmp44;
      __cil_tmp46 = __cil_tmp45 + 2UL;
      __cil_tmp47 = *__cil_tmp46;
      __cil_tmp48 = (unsigned int )__cil_tmp47;
      if (__cil_tmp48 != 0U) {
        _L:
        if (output_reg == 934656) {
          {
          tmp___1 = intel_dpd_is_edp(dev);
          }
          if ((int )tmp___1) {
            intel_dp->is_pch_edp = (bool )1;
          } else {

          }
        } else {

        }
      } else {

      }
      }
    }
    }
  }
  }
  if (output_reg == 409600) {
    type = 14;
    intel_encoder->type = 8;
  } else {
    {
    tmp___2 = is_pch_edp(intel_dp);
    }
    if ((int )tmp___2) {
      type = 14;
      intel_encoder->type = 8;
    } else {
      type = 10;
      intel_encoder->type = 7;
    }
  }
  {
  connector = & intel_connector->base;
  drm_connector_init(dev, connector, & intel_dp_connector_funcs, type);
  drm_connector_helper_add(connector, & intel_dp_connector_helper_funcs);
  connector->polled = (uint8_t )1U;
  }
  if (output_reg == 409856) {
    intel_encoder->clone_mask = 2048;
  } else
  if (output_reg == 934144) {
    intel_encoder->clone_mask = 2048;
  } else
  if (output_reg == 410112) {
    intel_encoder->clone_mask = 4096;
  } else
  if (output_reg == 934400) {
    intel_encoder->clone_mask = 4096;
  } else
  if (output_reg == 410368) {
    intel_encoder->clone_mask = 8192;
  } else
  if (output_reg == 934656) {
    intel_encoder->clone_mask = 8192;
  } else {

  }
  {
  tmp___3 = is_edp(intel_dp);
  }
  if ((int )tmp___3) {
    intel_encoder->clone_mask = 131072;
  } else {

  }
  {
  intel_encoder->crtc_mask = 3;
  connector->interlace_allowed = (bool )1;
  connector->doublescan_allowed = (bool )0;
  __cil_tmp49 = & intel_encoder->base;
  drm_encoder_init(dev, __cil_tmp49, & intel_dp_enc_funcs, 2);
  __cil_tmp50 = & intel_encoder->base;
  drm_encoder_helper_add(__cil_tmp50, & intel_dp_helper_funcs);
  intel_connector_attach_encoder(intel_connector, intel_encoder);
  drm_sysfs_connector_add(connector);
  }
  if (output_reg == 409600) {
    goto case_409600;
  } else
  if (output_reg == 409856) {
    goto case_409856;
  } else
  if (output_reg == 934144) {
    goto case_934144;
  } else
  if (output_reg == 410112) {
    goto case_410112;
  } else
  if (output_reg == 934400) {
    goto case_934400;
  } else
  if (output_reg == 410368) {
    goto case_410368;
  } else
  if (output_reg == 934656) {
    goto case_934656;
  } else
  if (0) {
    case_409600:
    name = "DPDDC-A";
    goto ldv_38274;
    case_409856: ;
    case_934144:
    __cil_tmp51 = dev_priv->hotplug_supported_mask;
    dev_priv->hotplug_supported_mask = __cil_tmp51 | 536870912U;
    name = "DPDDC-B";
    goto ldv_38274;
    case_410112: ;
    case_934400:
    __cil_tmp52 = dev_priv->hotplug_supported_mask;
    dev_priv->hotplug_supported_mask = __cil_tmp52 | 268435456U;
    name = "DPDDC-C";
    goto ldv_38274;
    case_410368: ;
    case_934656:
    __cil_tmp53 = dev_priv->hotplug_supported_mask;
    dev_priv->hotplug_supported_mask = __cil_tmp53 | 134217728U;
    name = "DPDDC-D";
    goto ldv_38274;
  } else {

  }
  ldv_38274:
  {
  intel_dp_i2c_init(intel_dp, intel_connector, name);
  tmp___4 = is_edp(intel_dp);
  }
  if ((int )tmp___4) {
    {
    pp_on = i915_read32___10(dev_priv, 815624U);
    pp_div = i915_read32___10(dev_priv, 815632U);
    __cil_tmp54 = pp_on & 536805376U;
    __cil_tmp55 = __cil_tmp54 >> 16;
    dev_priv->panel_t3 = (int )__cil_tmp55;
    __cil_tmp56 = dev_priv->panel_t3;
    dev_priv->panel_t3 = __cil_tmp56 / 10;
    __cil_tmp57 = (int )pp_div;
    dev_priv->panel_t12 = __cil_tmp57 & 15;
    __cil_tmp58 = dev_priv->panel_t12;
    dev_priv->panel_t12 = __cil_tmp58 * 100;
    ironlake_edp_panel_vdd_on(intel_dp);
    __cil_tmp59 = (uint16_t )0;
    __cil_tmp60 = & intel_dp->dpcd;
    __cil_tmp61 = (uint8_t *)__cil_tmp60;
    ret = intel_dp_aux_native_read(intel_dp, __cil_tmp59, __cil_tmp61, 4);
    ironlake_edp_panel_vdd_off(intel_dp);
    }
    if (ret == 4) {
      {
      __cil_tmp62 = intel_dp->dpcd[0];
      __cil_tmp63 = (unsigned int )__cil_tmp62;
      if (__cil_tmp63 > 16U) {
        __cil_tmp64 = intel_dp->dpcd[3];
        __cil_tmp65 = (int )__cil_tmp64;
        __cil_tmp66 = __cil_tmp65 & 64;
        __cil_tmp67 = __cil_tmp66 != 0;
        dev_priv->no_aux_handshake = (bool )__cil_tmp67;
      } else {
        {
        printk("<6>[drm] failed to retrieve link info, disabling eDP\n");
        __cil_tmp68 = & intel_dp->base.base;
        intel_dp_encoder_destroy(__cil_tmp68);
        __cil_tmp69 = & intel_connector->base;
        intel_dp_destroy(__cil_tmp69);
        }
        return;
      }
      }
    } else {

    }
  } else {

  }
  {
  intel_encoder->hot_plug = & intel_dp_hot_plug;
  tmp___5 = is_edp(intel_dp);
  }
  if ((int )tmp___5) {
    {
    __cil_tmp70 = (struct drm_display_mode *)0;
    __cil_tmp71 = (unsigned long )__cil_tmp70;
    __cil_tmp72 = dev_priv->lfp_lvds_vbt_mode;
    __cil_tmp73 = (unsigned long )__cil_tmp72;
    if (__cil_tmp73 != __cil_tmp71) {
      {
      __cil_tmp74 = dev_priv->lfp_lvds_vbt_mode;
      __cil_tmp75 = (struct drm_display_mode const *)__cil_tmp74;
      dev_priv->panel_fixed_mode = drm_mode_duplicate(dev, __cil_tmp75);
      }
      {
      __cil_tmp76 = (struct drm_display_mode *)0;
      __cil_tmp77 = (unsigned long )__cil_tmp76;
      __cil_tmp78 = dev_priv->panel_fixed_mode;
      __cil_tmp79 = (unsigned long )__cil_tmp78;
      if (__cil_tmp79 != __cil_tmp77) {
        __cil_tmp80 = dev_priv->panel_fixed_mode;
        __cil_tmp81 = dev_priv->panel_fixed_mode;
        __cil_tmp82 = __cil_tmp81->type;
        __cil_tmp80->type = __cil_tmp82 | 8;
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  {
  intel_dp_add_properties(intel_dp, connector);
  }
  {
  __cil_tmp83 = dev->dev_private;
  __cil_tmp84 = (struct drm_i915_private *)__cil_tmp83;
  __cil_tmp85 = __cil_tmp84->info;
  __cil_tmp86 = (unsigned char *)__cil_tmp85;
  __cil_tmp87 = __cil_tmp86 + 1UL;
  __cil_tmp88 = *__cil_tmp87;
  __cil_tmp89 = (unsigned int )__cil_tmp88;
  if (__cil_tmp89 != 0U) {
    {
    __cil_tmp90 = dev->pci_device;
    if (__cil_tmp90 != 10818) {
      {
      tmp___6 = i915_read32___10(dev_priv, 85352U);
      temp = tmp___6;
      __cil_tmp91 = temp & 4294967280U;
      __cil_tmp92 = __cil_tmp91 | 13U;
      i915_write32___8(dev_priv, 85352U, __cil_tmp92);
      }
    } else {

    }
    }
  } else {

  }
  }
  return;
}
}
extern bool drm_detect_hdmi_monitor(struct edid * ) ;
__inline static void trace_i915_reg_rw___11(bool write , u32 reg , u64 val , int len )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp13 ;
  struct tracepoint_func **__cil_tmp14 ;
  struct tracepoint_func * volatile *__cil_tmp15 ;
  struct tracepoint_func * volatile __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  struct tracepoint_func *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void (*__cil_tmp22)(void * , bool , u32 , u64 , int ) ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  void *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;

  {
  {
  __cil_tmp13 = & __tracepoint_i915_reg_rw.key;
  tmp___1 = static_branch(__cil_tmp13);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp14 = & __tracepoint_i915_reg_rw.funcs;
    __cil_tmp15 = (struct tracepoint_func * volatile *)__cil_tmp14;
    __cil_tmp16 = *__cil_tmp15;
    _________p1 = (struct tracepoint_func *)__cil_tmp16;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp17 = (int const )411;
          __cil_tmp18 = (int )__cil_tmp17;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp18);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp19 = (struct tracepoint_func *)0;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    __cil_tmp21 = (unsigned long )it_func_ptr;
    if (__cil_tmp21 != __cil_tmp20) {
      ldv_36349:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp22 = (void (*)(void * , bool , u32 , u64 , int ))it_func;
      __cil_tmp23 = (int )write;
      __cil_tmp24 = (bool )__cil_tmp23;
      (*__cil_tmp22)(__data, __cil_tmp24, reg, val, len);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp25 = (void *)0;
      __cil_tmp26 = (unsigned long )__cil_tmp25;
      __cil_tmp27 = it_func_ptr->func;
      __cil_tmp28 = (unsigned long )__cil_tmp27;
      if (__cil_tmp28 != __cil_tmp26) {
        goto ldv_36349;
      } else {
        goto ldv_36350;
      }
      }
      ldv_36350: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
__inline static u32 i915_read32___11(struct drm_i915_private *dev_priv , u32 reg )
{ u32 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = 0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readl(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readl(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readl(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readl(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw___11(__cil_tmp24, reg, __cil_tmp25, 4);
  }
  return (val);
}
}
__inline static void i915_write32___9(struct drm_i915_private *dev_priv , u32 reg ,
                                      u32 val )
{ bool __cil_tmp4 ;
  u64 __cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  void *__cil_tmp11 ;
  void volatile *__cil_tmp12 ;
  void volatile *__cil_tmp13 ;

  {
  {
  __cil_tmp4 = (bool )1;
  __cil_tmp5 = (u64 )val;
  trace_i915_reg_rw___11(__cil_tmp4, reg, __cil_tmp5, 4);
  }
  {
  __cil_tmp6 = dev_priv->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        __gen6_gt_wait_for_fifo(dev_priv);
        }
      } else {

      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp10 = (unsigned long )reg;
  __cil_tmp11 = dev_priv->regs;
  __cil_tmp12 = (void volatile *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 + __cil_tmp10;
  writel(val, __cil_tmp13);
  }
  return;
}
}
void intel_dip_infoframe_csum(struct dip_infoframe *avi_if ) ;
static struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder )
{ struct drm_encoder const *__mptr ;

  {
  __mptr = (struct drm_encoder const *)encoder;
  return ((struct intel_hdmi *)__mptr);
}
}
static struct intel_hdmi *intel_attached_hdmi(struct drm_connector *connector )
{ struct intel_encoder const *__mptr ;
  struct intel_encoder *tmp ;

  {
  {
  tmp = intel_attached_encoder(connector);
  __mptr = (struct intel_encoder const *)tmp;
  }
  return ((struct intel_hdmi *)__mptr);
}
}
void intel_dip_infoframe_csum(struct dip_infoframe *avi_if )
{ uint8_t *data ;
  uint8_t sum ;
  unsigned int i ;
  int __cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  uint8_t *__cil_tmp7 ;
  uint8_t __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;

  {
  data = (uint8_t *)avi_if;
  sum = (uint8_t )0U;
  avi_if->checksum = (uint8_t )0U;
  avi_if->ecc = (uint8_t )0U;
  i = 0U;
  goto ldv_37668;
  ldv_37667:
  __cil_tmp5 = (int )sum;
  __cil_tmp6 = (unsigned long )i;
  __cil_tmp7 = data + __cil_tmp6;
  __cil_tmp8 = *__cil_tmp7;
  __cil_tmp9 = (int )__cil_tmp8;
  __cil_tmp10 = __cil_tmp9 + __cil_tmp5;
  sum = (uint8_t )__cil_tmp10;
  i = i + 1U;
  ldv_37668: ;
  if (i <= 31U) {
    goto ldv_37667;
  } else {
    goto ldv_37669;
  }
  ldv_37669:
  __cil_tmp11 = (int )sum;
  __cil_tmp12 = - __cil_tmp11;
  avi_if->checksum = (uint8_t )__cil_tmp12;
  return;
}
}
static void intel_hdmi_set_avi_infoframe(struct drm_encoder *encoder )
{ struct dip_infoframe avi_if ;
  uint32_t *data ;
  struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_hdmi *intel_hdmi ;
  struct intel_hdmi *tmp ;
  u32 port ;
  unsigned int i ;
  void *__cil_tmp10 ;
  bool __cil_tmp11 ;
  u32 __cil_tmp12 ;
  u32 __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  uint32_t __cil_tmp15 ;
  unsigned int __cil_tmp16 ;

  {
  {
  avi_if.type = (uint8_t )130U;
  avi_if.ver = (uint8_t )2U;
  avi_if.len = (uint8_t )13U;
  avi_if.ecc = (unsigned char)0;
  avi_if.checksum = (unsigned char)0;
  avi_if.body.payload[0] = (unsigned char)0;
  avi_if.body.payload[1] = (unsigned char)0;
  avi_if.body.payload[2] = (unsigned char)0;
  avi_if.body.payload[3] = (unsigned char)0;
  avi_if.body.payload[4] = (unsigned char)0;
  avi_if.body.payload[5] = (unsigned char)0;
  avi_if.body.payload[6] = (unsigned char)0;
  avi_if.body.payload[7] = (unsigned char)0;
  avi_if.body.payload[8] = (unsigned char)0;
  avi_if.body.payload[9] = (unsigned char)0;
  avi_if.body.payload[10] = (unsigned char)0;
  avi_if.body.payload[11] = (unsigned char)0;
  avi_if.body.payload[12] = (unsigned char)0;
  avi_if.body.payload[13] = (unsigned char)0;
  avi_if.body.payload[14] = (unsigned char)0;
  avi_if.body.payload[15] = (unsigned char)0;
  avi_if.body.payload[16] = (unsigned char)0;
  avi_if.body.payload[17] = (unsigned char)0;
  avi_if.body.payload[18] = (unsigned char)0;
  avi_if.body.payload[19] = (unsigned char)0;
  avi_if.body.payload[20] = (unsigned char)0;
  avi_if.body.payload[21] = (unsigned char)0;
  avi_if.body.payload[22] = (unsigned char)0;
  avi_if.body.payload[23] = (unsigned char)0;
  avi_if.body.payload[24] = (unsigned char)0;
  avi_if.body.payload[25] = (unsigned char)0;
  avi_if.body.payload[26] = (unsigned char)0;
  data = (uint32_t *)(& avi_if);
  dev = encoder->dev;
  __cil_tmp10 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  tmp = enc_to_intel_hdmi(encoder);
  intel_hdmi = tmp;
  }
  {
  __cil_tmp11 = intel_hdmi->has_hdmi_sink;
  if (! __cil_tmp11) {
    return;
  } else {

  }
  }
  {
  __cil_tmp12 = intel_hdmi->sdvox_reg;
  if (__cil_tmp12 == 397632U) {
    port = 536870912U;
  } else {
    {
    __cil_tmp13 = intel_hdmi->sdvox_reg;
    if (__cil_tmp13 == 397664U) {
      port = 1073741824U;
    } else {
      return;
    }
    }
  }
  }
  {
  __cil_tmp14 = port | 2147549184U;
  i915_write32___9(dev_priv, 397680U, __cil_tmp14);
  intel_dip_infoframe_csum(& avi_if);
  i = 0U;
  }
  goto ldv_37681;
  ldv_37680:
  {
  __cil_tmp15 = *data;
  i915_write32___9(dev_priv, 397688U, __cil_tmp15);
  data = data + 1;
  i = i + 4U;
  }
  ldv_37681: ;
  if (i <= 31U) {
    goto ldv_37680;
  } else {
    goto ldv_37682;
  }
  ldv_37682:
  {
  __cil_tmp16 = port | 2149646336U;
  i915_write32___9(dev_priv, 397680U, __cil_tmp16);
  }
  return;
}
}
static void intel_hdmi_mode_set(struct drm_encoder *encoder , struct drm_display_mode *mode ,
                                struct drm_display_mode *adjusted_mode )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct drm_crtc *crtc ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  struct intel_hdmi *intel_hdmi ;
  struct intel_hdmi *tmp ;
  u32 sdvox ;
  void *__cil_tmp12 ;
  uint32_t __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  int __cil_tmp17 ;
  bool __cil_tmp18 ;
  void *__cil_tmp19 ;
  struct drm_i915_private *__cil_tmp20 ;
  enum intel_pch __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  bool __cil_tmp23 ;
  enum pipe __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  void *__cil_tmp26 ;
  struct drm_i915_private *__cil_tmp27 ;
  enum intel_pch __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  u32 __cil_tmp30 ;
  u32 __cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  void *__cil_tmp33 ;
  void const volatile *__cil_tmp34 ;
  void const volatile *__cil_tmp35 ;

  {
  {
  dev = encoder->dev;
  __cil_tmp12 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp12;
  crtc = encoder->crtc;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  tmp = enc_to_intel_hdmi(encoder);
  intel_hdmi = tmp;
  sdvox = 2176U;
  __cil_tmp13 = intel_hdmi->color_range;
  sdvox = __cil_tmp13 | sdvox;
  }
  {
  __cil_tmp14 = adjusted_mode->flags;
  __cil_tmp15 = __cil_tmp14 & 4U;
  if (__cil_tmp15 != 0U) {
    sdvox = sdvox | 16U;
  } else {

  }
  }
  {
  __cil_tmp16 = adjusted_mode->flags;
  __cil_tmp17 = (int )__cil_tmp16;
  if (__cil_tmp17 & 1) {
    sdvox = sdvox | 8U;
  } else {

  }
  }
  {
  __cil_tmp18 = intel_hdmi->has_hdmi_sink;
  if ((int )__cil_tmp18) {
    {
    __cil_tmp19 = dev->dev_private;
    __cil_tmp20 = (struct drm_i915_private *)__cil_tmp19;
    __cil_tmp21 = __cil_tmp20->pch_type;
    __cil_tmp22 = (unsigned int )__cil_tmp21;
    if (__cil_tmp22 == 1U) {
      sdvox = sdvox | 512U;
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp23 = intel_hdmi->has_audio;
  if ((int )__cil_tmp23) {
    sdvox = sdvox | 64U;
    sdvox = sdvox | 512U;
  } else {

  }
  }
  {
  __cil_tmp24 = intel_crtc->pipe;
  __cil_tmp25 = (unsigned int )__cil_tmp24;
  if (__cil_tmp25 == 1U) {
    {
    __cil_tmp26 = dev->dev_private;
    __cil_tmp27 = (struct drm_i915_private *)__cil_tmp26;
    __cil_tmp28 = __cil_tmp27->pch_type;
    __cil_tmp29 = (unsigned int )__cil_tmp28;
    if (__cil_tmp29 == 1U) {
      sdvox = sdvox | 536870912U;
    } else {
      sdvox = sdvox | 1073741824U;
    }
    }
  } else {

  }
  }
  {
  __cil_tmp30 = intel_hdmi->sdvox_reg;
  i915_write32___9(dev_priv, __cil_tmp30, sdvox);
  __cil_tmp31 = intel_hdmi->sdvox_reg;
  __cil_tmp32 = (unsigned long )__cil_tmp31;
  __cil_tmp33 = dev_priv->regs;
  __cil_tmp34 = (void const volatile *)__cil_tmp33;
  __cil_tmp35 = __cil_tmp34 + __cil_tmp32;
  readl(__cil_tmp35);
  intel_hdmi_set_avi_infoframe(encoder);
  }
  return;
}
}
static void intel_hdmi_dpms(struct drm_encoder *encoder , int mode )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_hdmi *intel_hdmi ;
  struct intel_hdmi *tmp ;
  u32 temp ;
  void *__cil_tmp8 ;
  u32 __cil_tmp9 ;
  void *__cil_tmp10 ;
  struct drm_i915_private *__cil_tmp11 ;
  struct intel_device_info const *__cil_tmp12 ;
  u8 __cil_tmp13 ;
  unsigned char __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  u32 __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  u32 __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  void *__cil_tmp20 ;
  void const volatile *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void *__cil_tmp23 ;
  struct drm_i915_private *__cil_tmp24 ;
  struct intel_device_info const *__cil_tmp25 ;
  u8 __cil_tmp26 ;
  unsigned char __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  u32 __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  u32 __cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  void *__cil_tmp33 ;
  void const volatile *__cil_tmp34 ;
  void const volatile *__cil_tmp35 ;
  void *__cil_tmp36 ;
  struct drm_i915_private *__cil_tmp37 ;
  struct intel_device_info const *__cil_tmp38 ;
  unsigned char *__cil_tmp39 ;
  unsigned char *__cil_tmp40 ;
  unsigned char __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  u32 __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  u32 __cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  void *__cil_tmp47 ;
  void const volatile *__cil_tmp48 ;
  void const volatile *__cil_tmp49 ;
  u32 __cil_tmp50 ;
  u32 __cil_tmp51 ;
  unsigned long __cil_tmp52 ;
  void *__cil_tmp53 ;
  void const volatile *__cil_tmp54 ;
  void const volatile *__cil_tmp55 ;
  void *__cil_tmp56 ;
  struct drm_i915_private *__cil_tmp57 ;
  struct intel_device_info const *__cil_tmp58 ;
  u8 __cil_tmp59 ;
  unsigned char __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  u32 __cil_tmp62 ;
  u32 __cil_tmp63 ;
  unsigned long __cil_tmp64 ;
  void *__cil_tmp65 ;
  void const volatile *__cil_tmp66 ;
  void const volatile *__cil_tmp67 ;
  void *__cil_tmp68 ;
  struct drm_i915_private *__cil_tmp69 ;
  struct intel_device_info const *__cil_tmp70 ;
  u8 __cil_tmp71 ;
  unsigned char __cil_tmp72 ;
  unsigned int __cil_tmp73 ;
  u32 __cil_tmp74 ;
  u32 __cil_tmp75 ;
  unsigned long __cil_tmp76 ;
  void *__cil_tmp77 ;
  void const volatile *__cil_tmp78 ;
  void const volatile *__cil_tmp79 ;
  void *__cil_tmp80 ;
  struct drm_i915_private *__cil_tmp81 ;
  struct intel_device_info const *__cil_tmp82 ;
  unsigned char *__cil_tmp83 ;
  unsigned char *__cil_tmp84 ;
  unsigned char __cil_tmp85 ;
  unsigned int __cil_tmp86 ;
  u32 __cil_tmp87 ;
  u32 __cil_tmp88 ;
  unsigned long __cil_tmp89 ;
  void *__cil_tmp90 ;
  void const volatile *__cil_tmp91 ;
  void const volatile *__cil_tmp92 ;

  {
  {
  dev = encoder->dev;
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  tmp = enc_to_intel_hdmi(encoder);
  intel_hdmi = tmp;
  __cil_tmp9 = intel_hdmi->sdvox_reg;
  temp = i915_read32___11(dev_priv, __cil_tmp9);
  }
  {
  __cil_tmp10 = dev->dev_private;
  __cil_tmp11 = (struct drm_i915_private *)__cil_tmp10;
  __cil_tmp12 = __cil_tmp11->info;
  __cil_tmp13 = __cil_tmp12->gen;
  __cil_tmp14 = (unsigned char )__cil_tmp13;
  __cil_tmp15 = (unsigned int )__cil_tmp14;
  if (__cil_tmp15 == 5U) {
    {
    __cil_tmp16 = intel_hdmi->sdvox_reg;
    __cil_tmp17 = temp & 2147483647U;
    i915_write32___9(dev_priv, __cil_tmp16, __cil_tmp17);
    __cil_tmp18 = intel_hdmi->sdvox_reg;
    __cil_tmp19 = (unsigned long )__cil_tmp18;
    __cil_tmp20 = dev_priv->regs;
    __cil_tmp21 = (void const volatile *)__cil_tmp20;
    __cil_tmp22 = __cil_tmp21 + __cil_tmp19;
    readl(__cil_tmp22);
    }
  } else {
    {
    __cil_tmp23 = dev->dev_private;
    __cil_tmp24 = (struct drm_i915_private *)__cil_tmp23;
    __cil_tmp25 = __cil_tmp24->info;
    __cil_tmp26 = __cil_tmp25->gen;
    __cil_tmp27 = (unsigned char )__cil_tmp26;
    __cil_tmp28 = (unsigned int )__cil_tmp27;
    if (__cil_tmp28 == 6U) {
      {
      __cil_tmp29 = intel_hdmi->sdvox_reg;
      __cil_tmp30 = temp & 2147483647U;
      i915_write32___9(dev_priv, __cil_tmp29, __cil_tmp30);
      __cil_tmp31 = intel_hdmi->sdvox_reg;
      __cil_tmp32 = (unsigned long )__cil_tmp31;
      __cil_tmp33 = dev_priv->regs;
      __cil_tmp34 = (void const volatile *)__cil_tmp33;
      __cil_tmp35 = __cil_tmp34 + __cil_tmp32;
      readl(__cil_tmp35);
      }
    } else {
      {
      __cil_tmp36 = dev->dev_private;
      __cil_tmp37 = (struct drm_i915_private *)__cil_tmp36;
      __cil_tmp38 = __cil_tmp37->info;
      __cil_tmp39 = (unsigned char *)__cil_tmp38;
      __cil_tmp40 = __cil_tmp39 + 2UL;
      __cil_tmp41 = *__cil_tmp40;
      __cil_tmp42 = (unsigned int )__cil_tmp41;
      if (__cil_tmp42 != 0U) {
        {
        __cil_tmp43 = intel_hdmi->sdvox_reg;
        __cil_tmp44 = temp & 2147483647U;
        i915_write32___9(dev_priv, __cil_tmp43, __cil_tmp44);
        __cil_tmp45 = intel_hdmi->sdvox_reg;
        __cil_tmp46 = (unsigned long )__cil_tmp45;
        __cil_tmp47 = dev_priv->regs;
        __cil_tmp48 = (void const volatile *)__cil_tmp47;
        __cil_tmp49 = __cil_tmp48 + __cil_tmp46;
        readl(__cil_tmp49);
        }
      } else {

      }
      }
    }
    }
  }
  }
  if (mode != 0) {
    temp = temp & 2147483647U;
  } else {
    temp = temp | 2147483648U;
  }
  {
  __cil_tmp50 = intel_hdmi->sdvox_reg;
  i915_write32___9(dev_priv, __cil_tmp50, temp);
  __cil_tmp51 = intel_hdmi->sdvox_reg;
  __cil_tmp52 = (unsigned long )__cil_tmp51;
  __cil_tmp53 = dev_priv->regs;
  __cil_tmp54 = (void const volatile *)__cil_tmp53;
  __cil_tmp55 = __cil_tmp54 + __cil_tmp52;
  readl(__cil_tmp55);
  }
  {
  __cil_tmp56 = dev->dev_private;
  __cil_tmp57 = (struct drm_i915_private *)__cil_tmp56;
  __cil_tmp58 = __cil_tmp57->info;
  __cil_tmp59 = __cil_tmp58->gen;
  __cil_tmp60 = (unsigned char )__cil_tmp59;
  __cil_tmp61 = (unsigned int )__cil_tmp60;
  if (__cil_tmp61 == 5U) {
    {
    __cil_tmp62 = intel_hdmi->sdvox_reg;
    i915_write32___9(dev_priv, __cil_tmp62, temp);
    __cil_tmp63 = intel_hdmi->sdvox_reg;
    __cil_tmp64 = (unsigned long )__cil_tmp63;
    __cil_tmp65 = dev_priv->regs;
    __cil_tmp66 = (void const volatile *)__cil_tmp65;
    __cil_tmp67 = __cil_tmp66 + __cil_tmp64;
    readl(__cil_tmp67);
    }
  } else {
    {
    __cil_tmp68 = dev->dev_private;
    __cil_tmp69 = (struct drm_i915_private *)__cil_tmp68;
    __cil_tmp70 = __cil_tmp69->info;
    __cil_tmp71 = __cil_tmp70->gen;
    __cil_tmp72 = (unsigned char )__cil_tmp71;
    __cil_tmp73 = (unsigned int )__cil_tmp72;
    if (__cil_tmp73 == 6U) {
      {
      __cil_tmp74 = intel_hdmi->sdvox_reg;
      i915_write32___9(dev_priv, __cil_tmp74, temp);
      __cil_tmp75 = intel_hdmi->sdvox_reg;
      __cil_tmp76 = (unsigned long )__cil_tmp75;
      __cil_tmp77 = dev_priv->regs;
      __cil_tmp78 = (void const volatile *)__cil_tmp77;
      __cil_tmp79 = __cil_tmp78 + __cil_tmp76;
      readl(__cil_tmp79);
      }
    } else {
      {
      __cil_tmp80 = dev->dev_private;
      __cil_tmp81 = (struct drm_i915_private *)__cil_tmp80;
      __cil_tmp82 = __cil_tmp81->info;
      __cil_tmp83 = (unsigned char *)__cil_tmp82;
      __cil_tmp84 = __cil_tmp83 + 2UL;
      __cil_tmp85 = *__cil_tmp84;
      __cil_tmp86 = (unsigned int )__cil_tmp85;
      if (__cil_tmp86 != 0U) {
        {
        __cil_tmp87 = intel_hdmi->sdvox_reg;
        i915_write32___9(dev_priv, __cil_tmp87, temp);
        __cil_tmp88 = intel_hdmi->sdvox_reg;
        __cil_tmp89 = (unsigned long )__cil_tmp88;
        __cil_tmp90 = dev_priv->regs;
        __cil_tmp91 = (void const volatile *)__cil_tmp90;
        __cil_tmp92 = __cil_tmp91 + __cil_tmp89;
        readl(__cil_tmp92);
        }
      } else {

      }
      }
    }
    }
  }
  }
  return;
}
}
static int intel_hdmi_mode_valid(struct drm_connector *connector , struct drm_display_mode *mode )
{ int __cil_tmp3 ;
  int __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;

  {
  {
  __cil_tmp3 = mode->clock;
  if (__cil_tmp3 > 165000) {
    return (15);
  } else {

  }
  }
  {
  __cil_tmp4 = mode->clock;
  if (__cil_tmp4 <= 19999) {
    return (16);
  } else {

  }
  }
  {
  __cil_tmp5 = mode->flags;
  __cil_tmp6 = __cil_tmp5 & 32U;
  if (__cil_tmp6 != 0U) {
    return (8);
  } else {

  }
  }
  return (0);
}
}
static bool intel_hdmi_mode_fixup(struct drm_encoder *encoder , struct drm_display_mode *mode ,
                                  struct drm_display_mode *adjusted_mode )
{

  {
  return ((bool )1);
}
}
static enum drm_connector_status intel_hdmi_detect(struct drm_connector *connector ,
                                                   bool force )
{ struct intel_hdmi *intel_hdmi ;
  struct intel_hdmi *tmp ;
  struct drm_i915_private *dev_priv ;
  struct edid *edid ;
  enum drm_connector_status status ;
  struct drm_device *__cil_tmp8 ;
  void *__cil_tmp9 ;
  int __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct intel_gmbus *__cil_tmp12 ;
  struct intel_gmbus *__cil_tmp13 ;
  struct i2c_adapter *__cil_tmp14 ;
  struct edid *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  u8 __cil_tmp18 ;
  signed char __cil_tmp19 ;
  int __cil_tmp20 ;
  void const *__cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;

  {
  {
  tmp = intel_attached_hdmi(connector);
  intel_hdmi = tmp;
  __cil_tmp8 = connector->dev;
  __cil_tmp9 = __cil_tmp8->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  status = (enum drm_connector_status )2;
  intel_hdmi->has_hdmi_sink = (bool )0;
  intel_hdmi->has_audio = (bool )0;
  __cil_tmp10 = intel_hdmi->ddc_bus;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = dev_priv->gmbus;
  __cil_tmp13 = __cil_tmp12 + __cil_tmp11;
  __cil_tmp14 = & __cil_tmp13->adapter;
  edid = drm_get_edid(connector, __cil_tmp14);
  }
  {
  __cil_tmp15 = (struct edid *)0;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  __cil_tmp17 = (unsigned long )edid;
  if (__cil_tmp17 != __cil_tmp16) {
    {
    __cil_tmp18 = edid->input;
    __cil_tmp19 = (signed char )__cil_tmp18;
    __cil_tmp20 = (int )__cil_tmp19;
    if (__cil_tmp20 < 0) {
      {
      status = (enum drm_connector_status )1;
      intel_hdmi->has_hdmi_sink = drm_detect_hdmi_monitor(edid);
      intel_hdmi->has_audio = drm_detect_monitor_audio(edid);
      }
    } else {

    }
    }
    {
    connector->display_info.raw_edid = (char *)0;
    __cil_tmp21 = (void const *)edid;
    kfree(__cil_tmp21);
    }
  } else {

  }
  }
  {
  __cil_tmp22 = (unsigned int )status;
  if (__cil_tmp22 == 1U) {
    {
    __cil_tmp23 = intel_hdmi->force_audio;
    if (__cil_tmp23 != 0) {
      __cil_tmp24 = intel_hdmi->force_audio;
      __cil_tmp25 = __cil_tmp24 > 0;
      intel_hdmi->has_audio = (bool )__cil_tmp25;
    } else {

    }
    }
  } else {

  }
  }
  return (status);
}
}
static int intel_hdmi_get_modes(struct drm_connector *connector )
{ struct intel_hdmi *intel_hdmi ;
  struct intel_hdmi *tmp ;
  struct drm_i915_private *dev_priv ;
  int tmp___0 ;
  struct drm_device *__cil_tmp6 ;
  void *__cil_tmp7 ;
  int __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  struct intel_gmbus *__cil_tmp10 ;
  struct intel_gmbus *__cil_tmp11 ;
  struct i2c_adapter *__cil_tmp12 ;

  {
  {
  tmp = intel_attached_hdmi(connector);
  intel_hdmi = tmp;
  __cil_tmp6 = connector->dev;
  __cil_tmp7 = __cil_tmp6->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp8 = intel_hdmi->ddc_bus;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = dev_priv->gmbus;
  __cil_tmp11 = __cil_tmp10 + __cil_tmp9;
  __cil_tmp12 = & __cil_tmp11->adapter;
  tmp___0 = intel_ddc_get_modes(connector, __cil_tmp12);
  }
  return (tmp___0);
}
}
static bool intel_hdmi_detect_audio(struct drm_connector *connector )
{ struct intel_hdmi *intel_hdmi ;
  struct intel_hdmi *tmp ;
  struct drm_i915_private *dev_priv ;
  struct edid *edid ;
  bool has_audio ;
  struct drm_device *__cil_tmp7 ;
  void *__cil_tmp8 ;
  int __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct intel_gmbus *__cil_tmp11 ;
  struct intel_gmbus *__cil_tmp12 ;
  struct i2c_adapter *__cil_tmp13 ;
  struct edid *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  u8 __cil_tmp17 ;
  signed char __cil_tmp18 ;
  int __cil_tmp19 ;
  void const *__cil_tmp20 ;

  {
  {
  tmp = intel_attached_hdmi(connector);
  intel_hdmi = tmp;
  __cil_tmp7 = connector->dev;
  __cil_tmp8 = __cil_tmp7->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  has_audio = (bool )0;
  __cil_tmp9 = intel_hdmi->ddc_bus;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = dev_priv->gmbus;
  __cil_tmp12 = __cil_tmp11 + __cil_tmp10;
  __cil_tmp13 = & __cil_tmp12->adapter;
  edid = drm_get_edid(connector, __cil_tmp13);
  }
  {
  __cil_tmp14 = (struct edid *)0;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = (unsigned long )edid;
  if (__cil_tmp16 != __cil_tmp15) {
    {
    __cil_tmp17 = edid->input;
    __cil_tmp18 = (signed char )__cil_tmp17;
    __cil_tmp19 = (int )__cil_tmp18;
    if (__cil_tmp19 < 0) {
      {
      has_audio = drm_detect_monitor_audio(edid);
      }
    } else {

    }
    }
    {
    connector->display_info.raw_edid = (char *)0;
    __cil_tmp20 = (void const *)edid;
    kfree(__cil_tmp20);
    }
  } else {

  }
  }
  return (has_audio);
}
}
static int intel_hdmi_set_property(struct drm_connector *connector , struct drm_property *property ,
                                   uint64_t val )
{ struct intel_hdmi *intel_hdmi ;
  struct intel_hdmi *tmp ;
  struct drm_i915_private *dev_priv ;
  int ret ;
  int i ;
  bool has_audio ;
  struct drm_crtc *crtc ;
  struct drm_device *__cil_tmp11 ;
  void *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct drm_property *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  bool __cil_tmp19 ;
  int __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  struct drm_property *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  uint32_t __cil_tmp24 ;
  int __cil_tmp25 ;
  uint64_t __cil_tmp26 ;
  struct drm_crtc *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  struct drm_crtc *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  struct drm_display_mode *__cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  struct drm_framebuffer *__cil_tmp34 ;

  {
  {
  tmp = intel_attached_hdmi(connector);
  intel_hdmi = tmp;
  __cil_tmp11 = connector->dev;
  __cil_tmp12 = __cil_tmp11->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp12;
  ret = drm_connector_property_set_value(connector, property, val);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp13 = (unsigned long )property;
  __cil_tmp14 = dev_priv->force_audio_property;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  if (__cil_tmp15 == __cil_tmp13) {
    i = (int )val;
    {
    __cil_tmp16 = intel_hdmi->force_audio;
    if (__cil_tmp16 == i) {
      return (0);
    } else {

    }
    }
    intel_hdmi->force_audio = i;
    if (i == 0) {
      {
      has_audio = intel_hdmi_detect_audio(connector);
      }
    } else {
      __cil_tmp17 = i > 0;
      has_audio = (bool )__cil_tmp17;
    }
    {
    __cil_tmp18 = (int )has_audio;
    __cil_tmp19 = intel_hdmi->has_audio;
    __cil_tmp20 = (int )__cil_tmp19;
    if (__cil_tmp20 == __cil_tmp18) {
      return (0);
    } else {

    }
    }
    intel_hdmi->has_audio = has_audio;
    goto done;
  } else {

  }
  }
  {
  __cil_tmp21 = (unsigned long )property;
  __cil_tmp22 = dev_priv->broadcast_rgb_property;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  if (__cil_tmp23 == __cil_tmp21) {
    {
    __cil_tmp24 = intel_hdmi->color_range;
    __cil_tmp25 = __cil_tmp24 != 0U;
    __cil_tmp26 = (uint64_t )__cil_tmp25;
    if (__cil_tmp26 == val) {
      return (0);
    } else {

    }
    }
    if (val != 0ULL) {
      intel_hdmi->color_range = 256U;
    } else {
      intel_hdmi->color_range = 0U;
    }
    goto done;
  } else {

  }
  }
  return (-22);
  done: ;
  {
  __cil_tmp27 = (struct drm_crtc *)0;
  __cil_tmp28 = (unsigned long )__cil_tmp27;
  __cil_tmp29 = intel_hdmi->base.base.crtc;
  __cil_tmp30 = (unsigned long )__cil_tmp29;
  if (__cil_tmp30 != __cil_tmp28) {
    {
    crtc = intel_hdmi->base.base.crtc;
    __cil_tmp31 = & crtc->mode;
    __cil_tmp32 = crtc->x;
    __cil_tmp33 = crtc->y;
    __cil_tmp34 = crtc->fb;
    drm_crtc_helper_set_mode(crtc, __cil_tmp31, __cil_tmp32, __cil_tmp33, __cil_tmp34);
    }
  } else {

  }
  }
  return (0);
}
}
static void intel_hdmi_destroy(struct drm_connector *connector )
{ void const *__cil_tmp2 ;

  {
  {
  drm_sysfs_connector_remove(connector);
  drm_connector_cleanup(connector);
  __cil_tmp2 = (void const *)connector;
  kfree(__cil_tmp2);
  }
  return;
}
}
static struct drm_encoder_helper_funcs const intel_hdmi_helper_funcs =
     {& intel_hdmi_dpms, (void (*)(struct drm_encoder * ))0, (void (*)(struct drm_encoder * ))0,
    & intel_hdmi_mode_fixup, & intel_encoder_prepare, & intel_encoder_commit, & intel_hdmi_mode_set,
    (struct drm_crtc *(*)(struct drm_encoder * ))0, (enum drm_connector_status (*)(struct drm_encoder * ,
                                                                                   struct drm_connector * ))0,
    (void (*)(struct drm_encoder * ))0};
static struct drm_connector_funcs const intel_hdmi_connector_funcs =
     {& drm_helper_connector_dpms, (void (*)(struct drm_connector * ))0, (void (*)(struct drm_connector * ))0,
    (void (*)(struct drm_connector * ))0, & intel_hdmi_detect, & drm_helper_probe_single_connector_modes,
    & intel_hdmi_set_property, & intel_hdmi_destroy, (void (*)(struct drm_connector * ))0};
static struct drm_connector_helper_funcs const intel_hdmi_connector_helper_funcs = {& intel_hdmi_get_modes,
    & intel_hdmi_mode_valid, & intel_best_encoder};
static struct drm_encoder_funcs const intel_hdmi_enc_funcs = {(void (*)(struct drm_encoder * ))0, & intel_encoder_destroy};
static void intel_hdmi_add_properties(struct intel_hdmi *intel_hdmi , struct drm_connector *connector )
{

  {
  {
  intel_attach_force_audio_property(connector);
  intel_attach_broadcast_rgb_property(connector);
  }
  return;
}
}
void intel_hdmi_init(struct drm_device *dev , int sdvox_reg )
{ struct drm_i915_private *dev_priv ;
  struct drm_connector *connector ;
  struct intel_encoder *intel_encoder ;
  struct intel_connector *intel_connector ;
  struct intel_hdmi *intel_hdmi ;
  void *tmp ;
  void *tmp___0 ;
  u32 temp ;
  u32 tmp___1 ;
  void *__cil_tmp12 ;
  struct intel_hdmi *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct intel_connector *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  void const *__cil_tmp19 ;
  struct drm_encoder *__cil_tmp20 ;
  u32 __cil_tmp21 ;
  u32 __cil_tmp22 ;
  u32 __cil_tmp23 ;
  u32 __cil_tmp24 ;
  u32 __cil_tmp25 ;
  struct drm_encoder *__cil_tmp26 ;
  void *__cil_tmp27 ;
  struct drm_i915_private *__cil_tmp28 ;
  struct intel_device_info const *__cil_tmp29 ;
  unsigned char *__cil_tmp30 ;
  unsigned char *__cil_tmp31 ;
  unsigned char __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;

  {
  {
  __cil_tmp12 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp12;
  tmp = kzalloc(120UL, 208U);
  intel_hdmi = (struct intel_hdmi *)tmp;
  }
  {
  __cil_tmp13 = (struct intel_hdmi *)0;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = (unsigned long )intel_hdmi;
  if (__cil_tmp15 == __cil_tmp14) {
    return;
  } else {

  }
  }
  {
  tmp___0 = kzalloc(1576UL, 208U);
  intel_connector = (struct intel_connector *)tmp___0;
  }
  {
  __cil_tmp16 = (struct intel_connector *)0;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  __cil_tmp18 = (unsigned long )intel_connector;
  if (__cil_tmp18 == __cil_tmp17) {
    {
    __cil_tmp19 = (void const *)intel_hdmi;
    kfree(__cil_tmp19);
    }
    return;
  } else {

  }
  }
  {
  intel_encoder = & intel_hdmi->base;
  __cil_tmp20 = & intel_encoder->base;
  drm_encoder_init(dev, __cil_tmp20, & intel_hdmi_enc_funcs, 2);
  connector = & intel_connector->base;
  drm_connector_init(dev, connector, & intel_hdmi_connector_funcs, 11);
  drm_connector_helper_add(connector, & intel_hdmi_connector_helper_funcs);
  intel_encoder->type = 6;
  connector->polled = (uint8_t )1U;
  connector->interlace_allowed = (bool )0;
  connector->doublescan_allowed = (bool )0;
  intel_encoder->crtc_mask = 3;
  }
  if (sdvox_reg == 397632) {
    intel_encoder->clone_mask = 2;
    intel_hdmi->ddc_bus = 5;
    __cil_tmp21 = dev_priv->hotplug_supported_mask;
    dev_priv->hotplug_supported_mask = __cil_tmp21 | 536870912U;
  } else
  if (sdvox_reg == 397664) {
    intel_encoder->clone_mask = 4;
    intel_hdmi->ddc_bus = 4;
    __cil_tmp22 = dev_priv->hotplug_supported_mask;
    dev_priv->hotplug_supported_mask = __cil_tmp22 | 268435456U;
  } else
  if (sdvox_reg == 921920) {
    intel_encoder->clone_mask = 8;
    intel_hdmi->ddc_bus = 5;
    __cil_tmp23 = dev_priv->hotplug_supported_mask;
    dev_priv->hotplug_supported_mask = __cil_tmp23 | 536870912U;
  } else
  if (sdvox_reg == 921936) {
    intel_encoder->clone_mask = 16;
    intel_hdmi->ddc_bus = 4;
    __cil_tmp24 = dev_priv->hotplug_supported_mask;
    dev_priv->hotplug_supported_mask = __cil_tmp24 | 268435456U;
  } else
  if (sdvox_reg == 921952) {
    intel_encoder->clone_mask = 32;
    intel_hdmi->ddc_bus = 7;
    __cil_tmp25 = dev_priv->hotplug_supported_mask;
    dev_priv->hotplug_supported_mask = __cil_tmp25 | 134217728U;
  } else {

  }
  {
  intel_hdmi->sdvox_reg = (u32 )sdvox_reg;
  __cil_tmp26 = & intel_encoder->base;
  drm_encoder_helper_add(__cil_tmp26, & intel_hdmi_helper_funcs);
  intel_hdmi_add_properties(intel_hdmi, connector);
  intel_connector_attach_encoder(intel_connector, intel_encoder);
  drm_sysfs_connector_add(connector);
  }
  {
  __cil_tmp27 = dev->dev_private;
  __cil_tmp28 = (struct drm_i915_private *)__cil_tmp27;
  __cil_tmp29 = __cil_tmp28->info;
  __cil_tmp30 = (unsigned char *)__cil_tmp29;
  __cil_tmp31 = __cil_tmp30 + 1UL;
  __cil_tmp32 = *__cil_tmp31;
  __cil_tmp33 = (unsigned int )__cil_tmp32;
  if (__cil_tmp33 != 0U) {
    {
    __cil_tmp34 = dev->pci_device;
    if (__cil_tmp34 != 10818) {
      {
      tmp___1 = i915_read32___11(dev_priv, 85352U);
      temp = tmp___1;
      __cil_tmp35 = temp & 4294967280U;
      __cil_tmp36 = __cil_tmp35 | 13U;
      i915_write32___9(dev_priv, 85352U, __cil_tmp36);
      }
    } else {

    }
    }
  } else {

  }
  }
  return;
}
}
void main1(void)
{ struct drm_encoder *var_group1 ;
  int var_intel_hdmi_dpms_5_p1 ;
  struct drm_display_mode *var_group2 ;
  struct drm_display_mode *var_intel_hdmi_mode_fixup_7_p2 ;
  struct drm_display_mode *var_intel_hdmi_mode_set_4_p2 ;
  struct drm_connector *var_group3 ;
  bool var_intel_hdmi_detect_8_p1 ;
  struct drm_property *var_group4 ;
  uint64_t var_intel_hdmi_set_property_11_p2 ;
  int tmp ;
  int tmp___0 ;
  int __cil_tmp12 ;
  bool __cil_tmp13 ;

  {
  {
  LDV_IN_INTERRUPT = 1;
  ldv_initialize();
  }
  goto ldv_37798;
  ldv_37797:
  {
  tmp = nondet_int();
  }
  if (tmp == 0) {
    goto case_0;
  } else
  if (tmp == 1) {
    goto case_1;
  } else
  if (tmp == 2) {
    goto case_2;
  } else
  if (tmp == 3) {
    goto case_3;
  } else
  if (tmp == 4) {
    goto case_4;
  } else
  if (tmp == 5) {
    goto case_5;
  } else
  if (tmp == 6) {
    goto case_6;
  } else
  if (tmp == 7) {
    goto case_7;
  } else {
    goto switch_default;
    if (0) {
      case_0:
      {
      intel_hdmi_dpms(var_group1, var_intel_hdmi_dpms_5_p1);
      }
      goto ldv_37788;
      case_1:
      {
      intel_hdmi_mode_fixup(var_group1, var_group2, var_intel_hdmi_mode_fixup_7_p2);
      }
      goto ldv_37788;
      case_2:
      {
      intel_hdmi_mode_set(var_group1, var_group2, var_intel_hdmi_mode_set_4_p2);
      }
      goto ldv_37788;
      case_3:
      {
      __cil_tmp12 = (int )var_intel_hdmi_detect_8_p1;
      __cil_tmp13 = (bool )__cil_tmp12;
      intel_hdmi_detect(var_group3, __cil_tmp13);
      }
      goto ldv_37788;
      case_4:
      {
      intel_hdmi_set_property(var_group3, var_group4, var_intel_hdmi_set_property_11_p2);
      }
      goto ldv_37788;
      case_5:
      {
      intel_hdmi_destroy(var_group3);
      }
      goto ldv_37788;
      case_6:
      {
      intel_hdmi_get_modes(var_group3);
      }
      goto ldv_37788;
      case_7:
      {
      intel_hdmi_mode_valid(var_group3, var_group2);
      }
      goto ldv_37788;
      switch_default: ;
      goto ldv_37788;
    } else {

    }
  }
  ldv_37788: ;
  ldv_37798:
  {
  tmp___0 = nondet_int();
  }
  if (tmp___0 != 0) {
    goto ldv_37797;
  } else {
    goto ldv_37799;
  }
  ldv_37799:
  {
  ldv_check_final_state();
  }
  return;
}
}
__inline static unsigned int __arch_hweight32(unsigned int w )
{ unsigned int res ;

  {
  res = 0U;
  __asm__ ("661:\n\tcall __sw_hweight32\n662:\n.section .altinstructions,\"a\"\n .balign 8 \n .quad 661b\n .quad 663f\n\t .word (4*32+23)\n\t .byte 662b-661b\n\t .byte 664f-663f\n.previous\n.section .discard,\"aw\",@progbits\n\t .byte 0xff + (664f-663f) - (662b-661b)\n.previous\n.section .altinstr_replacement, \"ax\"\n663:\n\t.byte 0xf3,0x40,0x0f,0xb8,0xc7\n664:\n.previous": "=a" (res): "D" (w));
  return (res);
}
}
__inline static unsigned int __arch_hweight16(unsigned int w )
{ unsigned int tmp ;
  unsigned int __cil_tmp3 ;

  {
  {
  __cil_tmp3 = w & 65535U;
  tmp = __arch_hweight32(__cil_tmp3);
  }
  return (tmp);
}
}
extern int i2c_transfer(struct i2c_adapter * , struct i2c_msg * , int ) ;
extern int i2c_add_adapter(struct i2c_adapter * ) ;
extern void drm_mode_destroy(struct drm_device * , struct drm_display_mode * ) ;
extern struct drm_property *drm_property_create(struct drm_device * , int , char const * ,
                                                int ) ;
extern void drm_property_destroy(struct drm_device * , struct drm_property * ) ;
extern int drm_property_add_enum(struct drm_property * , int , uint64_t , char const * ) ;
void intel_gmbus_set_speed(struct i2c_adapter *adapter , int speed ) ;
void intel_gmbus_force_bit(struct i2c_adapter *adapter , bool force_bit ) ;
__inline static void intel_mode_set_pixel_multiplier(struct drm_display_mode *mode ,
                                                     int multiplier )
{ int __cil_tmp3 ;
  int __cil_tmp4 ;

  {
  __cil_tmp3 = mode->clock;
  mode->clock = __cil_tmp3 * multiplier;
  __cil_tmp4 = mode->private_flags;
  mode->private_flags = __cil_tmp4 | multiplier;
  return;
}
}
static char const *tv_format_names[19U] =
  { "NTSC_M", "NTSC_J", "NTSC_443", "PAL_B",
        "PAL_D", "PAL_G", "PAL_H", "PAL_I",
        "PAL_M", "PAL_N", "PAL_NC", "PAL_60",
        "SECAM_B", "SECAM_D", "SECAM_G", "SECAM_K",
        "SECAM_K1", "SECAM_L", "SECAM_60"};
static struct intel_sdvo *to_intel_sdvo(struct drm_encoder *encoder )
{ struct drm_encoder const *__mptr ;

  {
  __mptr = (struct drm_encoder const *)encoder;
  return ((struct intel_sdvo *)__mptr);
}
}
static struct intel_sdvo *intel_attached_sdvo(struct drm_connector *connector )
{ struct intel_encoder const *__mptr ;
  struct intel_encoder *tmp ;

  {
  {
  tmp = intel_attached_encoder(connector);
  __mptr = (struct intel_encoder const *)tmp;
  }
  return ((struct intel_sdvo *)__mptr);
}
}
static struct intel_sdvo_connector *to_intel_sdvo_connector(struct drm_connector *connector )
{ struct intel_connector const *__mptr ;
  struct drm_connector const *__mptr___0 ;
  struct intel_connector *__cil_tmp4 ;

  {
  __mptr___0 = (struct drm_connector const *)connector;
  __cil_tmp4 = (struct intel_connector *)__mptr___0;
  __mptr = (struct intel_connector const *)__cil_tmp4;
  return ((struct intel_sdvo_connector *)__mptr);
}
}
static bool intel_sdvo_output_setup(struct intel_sdvo *intel_sdvo , uint16_t flags ) ;
static bool intel_sdvo_tv_create_property(struct intel_sdvo *intel_sdvo , struct intel_sdvo_connector *intel_sdvo_connector ,
                                          int type ) ;
static bool intel_sdvo_create_enhance_property(struct intel_sdvo *intel_sdvo , struct intel_sdvo_connector *intel_sdvo_connector ) ;
static void intel_sdvo_write_sdvox(struct intel_sdvo *intel_sdvo , u32 val )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  u32 bval ;
  u32 cval ;
  int i ;
  void *__cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  u32 __cil_tmp11 ;
  int __cil_tmp12 ;
  u32 __cil_tmp13 ;
  int __cil_tmp14 ;

  {
  dev = intel_sdvo->base.base.dev;
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  bval = val;
  cval = val;
  {
  __cil_tmp9 = intel_sdvo->sdvo_reg;
  if (__cil_tmp9 == 921920) {
    {
    __cil_tmp10 = intel_sdvo->sdvo_reg;
    __cil_tmp11 = (u32 )__cil_tmp10;
    i915_write32___9(dev_priv, __cil_tmp11, val);
    __cil_tmp12 = intel_sdvo->sdvo_reg;
    __cil_tmp13 = (u32 )__cil_tmp12;
    i915_read32___11(dev_priv, __cil_tmp13);
    }
    return;
  } else {

  }
  }
  {
  __cil_tmp14 = intel_sdvo->sdvo_reg;
  if (__cil_tmp14 == 397632) {
    {
    cval = i915_read32___11(dev_priv, 397664U);
    }
  } else {
    {
    bval = i915_read32___11(dev_priv, 397632U);
    }
  }
  }
  i = 0;
  goto ldv_38028;
  ldv_38027:
  {
  i915_write32___9(dev_priv, 397632U, bval);
  i915_read32___11(dev_priv, 397632U);
  i915_write32___9(dev_priv, 397664U, cval);
  i915_read32___11(dev_priv, 397664U);
  i = i + 1;
  }
  ldv_38028: ;
  if (i <= 1) {
    goto ldv_38027;
  } else {
    goto ldv_38029;
  }
  ldv_38029: ;
  return;
}
}
static bool intel_sdvo_read_byte(struct intel_sdvo *intel_sdvo , u8 addr , u8 *ch )
{ struct i2c_msg msgs[2U] ;
  int ret ;
  u8 __cil_tmp6 ;
  u8 __cil_tmp7 ;
  struct i2c_adapter *__cil_tmp8 ;
  struct i2c_msg *__cil_tmp9 ;

  {
  {
  __cil_tmp6 = intel_sdvo->slave_addr;
  msgs[0].addr = (unsigned short )__cil_tmp6;
  msgs[0].flags = (__u16 )0U;
  msgs[0].len = (__u16 )1U;
  msgs[0].buf = & addr;
  __cil_tmp7 = intel_sdvo->slave_addr;
  msgs[1].addr = (unsigned short )__cil_tmp7;
  msgs[1].flags = (__u16 )1U;
  msgs[1].len = (__u16 )1U;
  msgs[1].buf = ch;
  __cil_tmp8 = intel_sdvo->i2c;
  __cil_tmp9 = (struct i2c_msg *)(& msgs);
  ret = i2c_transfer(__cil_tmp8, __cil_tmp9, 2);
  }
  if (ret == 2) {
    return ((bool )1);
  } else {

  }
  {
  drm_ut_debug_printk(4U, "drm", "intel_sdvo_read_byte", "i2c transfer returned %d\n",
                      ret);
  }
  return ((bool )0);
}
}
static struct _sdvo_cmd_name const sdvo_cmd_names[107U] =
  { {(u8 )1U, "SDVO_CMD_RESET"},
        {(u8 )2U, "SDVO_CMD_GET_DEVICE_CAPS"},
        {(u8 )134U, "SDVO_CMD_GET_FIRMWARE_REV"},
        {(u8 )3U, "SDVO_CMD_GET_TRAINED_INPUTS"},
        {(u8 )4U, "SDVO_CMD_GET_ACTIVE_OUTPUTS"},
        {(u8 )5U, "SDVO_CMD_SET_ACTIVE_OUTPUTS"},
        {(u8 )6U, "SDVO_CMD_GET_IN_OUT_MAP"},
        {(u8 )7U, "SDVO_CMD_SET_IN_OUT_MAP"},
        {(u8 )11U, "SDVO_CMD_GET_ATTACHED_DISPLAYS"},
        {(u8 )12U, "SDVO_CMD_GET_HOT_PLUG_SUPPORT"},
        {(u8 )13U, "SDVO_CMD_SET_ACTIVE_HOT_PLUG"},
        {(u8 )14U, "SDVO_CMD_GET_ACTIVE_HOT_PLUG"},
        {(u8 )15U, "SDVO_CMD_GET_INTERRUPT_EVENT_SOURCE"},
        {(u8 )16U, "SDVO_CMD_SET_TARGET_INPUT"},
        {(u8 )17U, "SDVO_CMD_SET_TARGET_OUTPUT"},
        {(u8 )18U, "SDVO_CMD_GET_INPUT_TIMINGS_PART1"},
        {(u8 )19U, "SDVO_CMD_GET_INPUT_TIMINGS_PART2"},
        {(u8 )20U, "SDVO_CMD_SET_INPUT_TIMINGS_PART1"},
        {(u8 )21U, "SDVO_CMD_SET_INPUT_TIMINGS_PART2"},
        {(u8 )20U, "SDVO_CMD_SET_INPUT_TIMINGS_PART1"},
        {(u8 )22U, "SDVO_CMD_SET_OUTPUT_TIMINGS_PART1"},
        {(u8 )23U, "SDVO_CMD_SET_OUTPUT_TIMINGS_PART2"},
        {(u8 )24U, "SDVO_CMD_GET_OUTPUT_TIMINGS_PART1"},
        {(u8 )25U, "SDVO_CMD_GET_OUTPUT_TIMINGS_PART2"},
        {(u8 )26U, "SDVO_CMD_CREATE_PREFERRED_INPUT_TIMING"},
        {(u8 )27U, "SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART1"},
        {(u8 )28U, "SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART2"},
        {(u8 )29U, "SDVO_CMD_GET_INPUT_PIXEL_CLOCK_RANGE"},
        {(u8 )30U, "SDVO_CMD_GET_OUTPUT_PIXEL_CLOCK_RANGE"},
        {(u8 )31U, "SDVO_CMD_GET_SUPPORTED_CLOCK_RATE_MULTS"},
        {(u8 )32U, "SDVO_CMD_GET_CLOCK_RATE_MULT"},
        {(u8 )33U, "SDVO_CMD_SET_CLOCK_RATE_MULT"},
        {(u8 )39U, "SDVO_CMD_GET_SUPPORTED_TV_FORMATS"},
        {(u8 )40U, "SDVO_CMD_GET_TV_FORMAT"},
        {(u8 )41U, "SDVO_CMD_SET_TV_FORMAT"},
        {(u8 )42U, "SDVO_CMD_GET_SUPPORTED_POWER_STATES"},
        {(u8 )43U, "SDVO_CMD_GET_POWER_STATE"},
        {(u8 )44U, "SDVO_CMD_SET_ENCODER_POWER_STATE"},
        {(u8 )125U, "SDVO_CMD_SET_DISPLAY_POWER_STATE"},
        {(u8 )122U, "SDVO_CMD_SET_CONTROL_BUS_SWITCH"},
        {(u8 )131U, "SDVO_CMD_GET_SDTV_RESOLUTION_SUPPORT"},
        {(u8 )133U, "SDVO_CMD_GET_SCALED_HDTV_RESOLUTION_SUPPORT"},
        {(u8 )132U, "SDVO_CMD_GET_SUPPORTED_ENHANCEMENTS"},
        {(u8 )103U, "SDVO_CMD_GET_MAX_HPOS"},
        {(u8 )104U, "SDVO_CMD_GET_HPOS"},
        {(u8 )105U, "SDVO_CMD_SET_HPOS"},
        {(u8 )106U, "SDVO_CMD_GET_MAX_VPOS"},
        {(u8 )107U, "SDVO_CMD_GET_VPOS"},
        {(u8 )108U, "SDVO_CMD_SET_VPOS"},
        {(u8 )85U, "SDVO_CMD_GET_MAX_SATURATION"},
        {(u8 )86U, "SDVO_CMD_GET_SATURATION"},
        {(u8 )87U, "SDVO_CMD_SET_SATURATION"},
        {(u8 )88U, "SDVO_CMD_GET_MAX_HUE"},
        {(u8 )89U, "SDVO_CMD_GET_HUE"},
        {(u8 )90U, "SDVO_CMD_SET_HUE"},
        {(u8 )94U, "SDVO_CMD_GET_MAX_CONTRAST"},
        {(u8 )95U, "SDVO_CMD_GET_CONTRAST"},
        {(u8 )96U, "SDVO_CMD_SET_CONTRAST"},
        {(u8 )91U, "SDVO_CMD_GET_MAX_BRIGHTNESS"},
        {(u8 )92U, "SDVO_CMD_GET_BRIGHTNESS"},
        {(u8 )93U, "SDVO_CMD_SET_BRIGHTNESS"},
        {(u8 )97U, "SDVO_CMD_GET_MAX_OVERSCAN_H"},
        {(u8 )98U, "SDVO_CMD_GET_OVERSCAN_H"},
        {(u8 )99U, "SDVO_CMD_SET_OVERSCAN_H"},
        {(u8 )100U, "SDVO_CMD_GET_MAX_OVERSCAN_V"},
        {(u8 )101U, "SDVO_CMD_GET_OVERSCAN_V"},
        {(u8 )102U, "SDVO_CMD_SET_OVERSCAN_V"},
        {(u8 )77U, "SDVO_CMD_GET_MAX_FLICKER_FILTER"},
        {(u8 )78U, "SDVO_CMD_GET_FLICKER_FILTER"},
        {(u8 )79U, "SDVO_CMD_SET_FLICKER_FILTER"},
        {(u8 )123U, "SDVO_CMD_GET_MAX_FLICKER_FILTER_ADAPTIVE"},
        {(u8 )80U, "SDVO_CMD_GET_FLICKER_FILTER_ADAPTIVE"},
        {(u8 )81U, "SDVO_CMD_SET_FLICKER_FILTER_ADAPTIVE"},
        {(u8 )82U, "SDVO_CMD_GET_MAX_FLICKER_FILTER_2D"},
        {(u8 )83U, "SDVO_CMD_GET_FLICKER_FILTER_2D"},
        {(u8 )84U, "SDVO_CMD_SET_FLICKER_FILTER_2D"},
        {(u8 )109U, "SDVO_CMD_GET_MAX_SHARPNESS"},
        {(u8 )110U, "SDVO_CMD_GET_SHARPNESS"},
        {(u8 )111U, "SDVO_CMD_SET_SHARPNESS"},
        {(u8 )112U, "SDVO_CMD_GET_DOT_CRAWL"},
        {(u8 )113U, "SDVO_CMD_SET_DOT_CRAWL"},
        {(u8 )116U, "SDVO_CMD_GET_MAX_TV_CHROMA_FILTER"},
        {(u8 )117U, "SDVO_CMD_GET_TV_CHROMA_FILTER"},
        {(u8 )118U, "SDVO_CMD_SET_TV_CHROMA_FILTER"},
        {(u8 )119U, "SDVO_CMD_GET_MAX_TV_LUMA_FILTER"},
        {(u8 )120U, "SDVO_CMD_GET_TV_LUMA_FILTER"},
        {(u8 )121U, "SDVO_CMD_SET_TV_LUMA_FILTER"},
        {(u8 )157U, "SDVO_CMD_GET_SUPP_ENCODE"},
        {(u8 )158U, "SDVO_CMD_GET_ENCODE"},
        {(u8 )159U, "SDVO_CMD_SET_ENCODE"},
        {(u8 )139U, "SDVO_CMD_SET_PIXEL_REPLI"},
        {(u8 )140U, "SDVO_CMD_GET_PIXEL_REPLI"},
        {(u8 )141U, "SDVO_CMD_GET_COLORIMETRY_CAP"},
        {(u8 )142U, "SDVO_CMD_SET_COLORIMETRY"},
        {(u8 )143U, "SDVO_CMD_GET_COLORIMETRY"},
        {(u8 )144U, "SDVO_CMD_GET_AUDIO_ENCRYPT_PREFER"},
        {(u8 )145U, "SDVO_CMD_SET_AUDIO_STAT"},
        {(u8 )146U, "SDVO_CMD_GET_AUDIO_STAT"},
        {(u8 )148U, "SDVO_CMD_GET_HBUF_INDEX"},
        {(u8 )147U, "SDVO_CMD_SET_HBUF_INDEX"},
        {(u8 )149U, "SDVO_CMD_GET_HBUF_INFO"},
        {(u8 )151U, "SDVO_CMD_GET_HBUF_AV_SPLIT"},
        {(u8 )150U, "SDVO_CMD_SET_HBUF_AV_SPLIT"},
        {(u8 )155U, "SDVO_CMD_GET_HBUF_TXRATE"},
        {(u8 )154U, "SDVO_CMD_SET_HBUF_TXRATE"},
        {(u8 )152U, "SDVO_CMD_SET_HBUF_DATA"},
        {(u8 )153U, "SDVO_CMD_GET_HBUF_DATA"}};
static void intel_sdvo_debug_write(struct intel_sdvo *intel_sdvo , u8 cmd , void const *args ,
                                   int args_len )
{ int i ;
  char *tmp ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  char const *__cil_tmp10 ;
  char const *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  u8 *__cil_tmp13 ;
  u8 *__cil_tmp14 ;
  u8 __cil_tmp15 ;
  int __cil_tmp16 ;
  char const *__cil_tmp17 ;
  char const *__cil_tmp18 ;
  int __cil_tmp19 ;
  unsigned char __cil_tmp20 ;
  int __cil_tmp21 ;
  char const *__cil_tmp22 ;
  char const *__cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  char const *__cil_tmp25 ;
  char const *__cil_tmp26 ;
  int __cil_tmp27 ;
  char const *__cil_tmp28 ;
  char const *__cil_tmp29 ;

  {
  {
  __cil_tmp7 = intel_sdvo->sdvo_reg;
  if (__cil_tmp7 == 397632) {
    tmp = (char *)"SDVOB";
  } else {
    {
    __cil_tmp8 = intel_sdvo->sdvo_reg;
    if (__cil_tmp8 == 921920) {
      tmp = (char *)"SDVOB";
    } else {
      tmp = (char *)"SDVOC";
    }
    }
  }
  }
  {
  __cil_tmp9 = (int )cmd;
  drm_ut_debug_printk(4U, "drm", "intel_sdvo_debug_write", "%s: W: %02X ", tmp, __cil_tmp9);
  i = 0;
  }
  goto ldv_38051;
  ldv_38050:
  {
  __cil_tmp10 = (char const *)0;
  __cil_tmp11 = (char const *)0;
  __cil_tmp12 = (unsigned long )i;
  __cil_tmp13 = (u8 *)args;
  __cil_tmp14 = __cil_tmp13 + __cil_tmp12;
  __cil_tmp15 = *__cil_tmp14;
  __cil_tmp16 = (int )__cil_tmp15;
  drm_ut_debug_printk(4U, __cil_tmp10, __cil_tmp11, "%02X ", __cil_tmp16);
  i = i + 1;
  }
  ldv_38051: ;
  if (i < args_len) {
    goto ldv_38050;
  } else {
    goto ldv_38052;
  }
  ldv_38052: ;
  goto ldv_38054;
  ldv_38053:
  {
  __cil_tmp17 = (char const *)0;
  __cil_tmp18 = (char const *)0;
  drm_ut_debug_printk(4U, __cil_tmp17, __cil_tmp18, "   ");
  i = i + 1;
  }
  ldv_38054: ;
  if (i <= 7) {
    goto ldv_38053;
  } else {
    goto ldv_38055;
  }
  ldv_38055:
  i = 0;
  goto ldv_38060;
  ldv_38059: ;
  {
  __cil_tmp19 = (int )cmd;
  __cil_tmp20 = (unsigned char )sdvo_cmd_names[i].cmd;
  __cil_tmp21 = (int )__cil_tmp20;
  if (__cil_tmp21 == __cil_tmp19) {
    {
    __cil_tmp22 = (char const *)0;
    __cil_tmp23 = (char const *)0;
    drm_ut_debug_printk(4U, __cil_tmp22, __cil_tmp23, "(%s)", sdvo_cmd_names[i].name);
    }
    goto ldv_38058;
  } else {

  }
  }
  i = i + 1;
  ldv_38060: ;
  {
  __cil_tmp24 = (unsigned int )i;
  if (__cil_tmp24 <= 106U) {
    goto ldv_38059;
  } else {
    goto ldv_38058;
  }
  }
  ldv_38058: ;
  if (i == 107) {
    {
    __cil_tmp25 = (char const *)0;
    __cil_tmp26 = (char const *)0;
    __cil_tmp27 = (int )cmd;
    drm_ut_debug_printk(4U, __cil_tmp25, __cil_tmp26, "(%02X)", __cil_tmp27);
    }
  } else {

  }
  {
  __cil_tmp28 = (char const *)0;
  __cil_tmp29 = (char const *)0;
  drm_ut_debug_printk(4U, __cil_tmp28, __cil_tmp29, "\n");
  }
  return;
}
}
static char const *cmd_status_names[7U] = { "Power on", "Success", "Not supported", "Invalid arg",
        "Pending", "Target not specified", "Scaling not supported"};
static bool intel_sdvo_write_cmd(struct intel_sdvo *intel_sdvo , u8 cmd , void const *args ,
                                 int args_len )
{ u8 *buf ;
  unsigned long __lengthofbuf ;
  void *tmp ;
  u8 status ;
  struct i2c_msg *msgs ;
  unsigned long __lengthofmsgs ;
  void *tmp___0 ;
  int i ;
  int ret ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  long __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  int __cil_tmp18 ;
  long __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  int __cil_tmp21 ;
  u8 __cil_tmp22 ;
  struct i2c_msg *__cil_tmp23 ;
  u8 __cil_tmp24 ;
  struct i2c_msg *__cil_tmp25 ;
  struct i2c_msg *__cil_tmp26 ;
  struct i2c_msg *__cil_tmp27 ;
  int __cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  __u8 *__cil_tmp30 ;
  int __cil_tmp31 ;
  u8 *__cil_tmp32 ;
  u8 __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  u8 *__cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  u8 *__cil_tmp40 ;
  u8 *__cil_tmp41 ;
  struct i2c_msg *__cil_tmp42 ;
  u8 __cil_tmp43 ;
  struct i2c_msg *__cil_tmp44 ;
  struct i2c_msg *__cil_tmp45 ;
  struct i2c_msg *__cil_tmp46 ;
  int __cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  __u8 *__cil_tmp49 ;
  int __cil_tmp50 ;
  u8 *__cil_tmp51 ;
  int __cil_tmp52 ;
  int __cil_tmp53 ;
  u8 *__cil_tmp54 ;
  int __cil_tmp55 ;
  struct i2c_msg *__cil_tmp56 ;
  u8 __cil_tmp57 ;
  int __cil_tmp58 ;
  struct i2c_msg *__cil_tmp59 ;
  int __cil_tmp60 ;
  struct i2c_msg *__cil_tmp61 ;
  int __cil_tmp62 ;
  struct i2c_msg *__cil_tmp63 ;
  int __cil_tmp64 ;
  struct i2c_msg *__cil_tmp65 ;
  u8 __cil_tmp66 ;
  int __cil_tmp67 ;
  struct i2c_msg *__cil_tmp68 ;
  int __cil_tmp69 ;
  struct i2c_msg *__cil_tmp70 ;
  int __cil_tmp71 ;
  struct i2c_msg *__cil_tmp72 ;
  struct i2c_adapter *__cil_tmp73 ;
  struct i2c_msg *__cil_tmp74 ;
  int __cil_tmp75 ;
  int __cil_tmp76 ;
  int __cil_tmp77 ;

  {
  {
  __cil_tmp14 = args_len + 1;
  __cil_tmp15 = __cil_tmp14 * 2;
  __cil_tmp16 = (long )__cil_tmp15;
  __lengthofbuf = (unsigned long )__cil_tmp16;
  __cil_tmp17 = 1UL * __lengthofbuf;
  tmp = __builtin_alloca(__cil_tmp17);
  buf = (u8 *)tmp;
  __cil_tmp18 = args_len + 3;
  __cil_tmp19 = (long )__cil_tmp18;
  __lengthofmsgs = (unsigned long )__cil_tmp19;
  __cil_tmp20 = 16UL * __lengthofmsgs;
  tmp___0 = __builtin_alloca(__cil_tmp20);
  msgs = (struct i2c_msg *)tmp___0;
  __cil_tmp21 = (int )cmd;
  __cil_tmp22 = (u8 )__cil_tmp21;
  intel_sdvo_debug_write(intel_sdvo, __cil_tmp22, args, args_len);
  i = 0;
  }
  goto ldv_38076;
  ldv_38075:
  __cil_tmp23 = msgs + i;
  __cil_tmp24 = intel_sdvo->slave_addr;
  __cil_tmp23->addr = (__u16 )__cil_tmp24;
  __cil_tmp25 = msgs + i;
  __cil_tmp25->flags = (__u16 )0U;
  __cil_tmp26 = msgs + i;
  __cil_tmp26->len = (__u16 )2U;
  __cil_tmp27 = msgs + i;
  __cil_tmp28 = i * 2;
  __cil_tmp29 = (unsigned long )__cil_tmp28;
  __cil_tmp30 = (__u8 *)(& buf);
  __cil_tmp27->buf = __cil_tmp30 + __cil_tmp29;
  __cil_tmp31 = i * 2;
  __cil_tmp32 = buf + __cil_tmp31;
  __cil_tmp33 = (u8 )i;
  __cil_tmp34 = (unsigned int )__cil_tmp33;
  __cil_tmp35 = 7U - __cil_tmp34;
  *__cil_tmp32 = (u8 )__cil_tmp35;
  __cil_tmp36 = i * 2;
  __cil_tmp37 = __cil_tmp36 + 1;
  __cil_tmp38 = buf + __cil_tmp37;
  __cil_tmp39 = (unsigned long )i;
  __cil_tmp40 = (u8 *)args;
  __cil_tmp41 = __cil_tmp40 + __cil_tmp39;
  *__cil_tmp38 = *__cil_tmp41;
  i = i + 1;
  ldv_38076: ;
  if (i < args_len) {
    goto ldv_38075;
  } else {
    goto ldv_38077;
  }
  ldv_38077:
  {
  __cil_tmp42 = msgs + i;
  __cil_tmp43 = intel_sdvo->slave_addr;
  __cil_tmp42->addr = (__u16 )__cil_tmp43;
  __cil_tmp44 = msgs + i;
  __cil_tmp44->flags = (__u16 )0U;
  __cil_tmp45 = msgs + i;
  __cil_tmp45->len = (__u16 )2U;
  __cil_tmp46 = msgs + i;
  __cil_tmp47 = i * 2;
  __cil_tmp48 = (unsigned long )__cil_tmp47;
  __cil_tmp49 = (__u8 *)(& buf);
  __cil_tmp46->buf = __cil_tmp49 + __cil_tmp48;
  __cil_tmp50 = i * 2;
  __cil_tmp51 = buf + __cil_tmp50;
  *__cil_tmp51 = (u8 )8U;
  __cil_tmp52 = i * 2;
  __cil_tmp53 = __cil_tmp52 + 1;
  __cil_tmp54 = buf + __cil_tmp53;
  *__cil_tmp54 = cmd;
  status = (u8 )9U;
  __cil_tmp55 = i + 1;
  __cil_tmp56 = msgs + __cil_tmp55;
  __cil_tmp57 = intel_sdvo->slave_addr;
  __cil_tmp56->addr = (__u16 )__cil_tmp57;
  __cil_tmp58 = i + 1;
  __cil_tmp59 = msgs + __cil_tmp58;
  __cil_tmp59->flags = (__u16 )0U;
  __cil_tmp60 = i + 1;
  __cil_tmp61 = msgs + __cil_tmp60;
  __cil_tmp61->len = (__u16 )1U;
  __cil_tmp62 = i + 1;
  __cil_tmp63 = msgs + __cil_tmp62;
  __cil_tmp63->buf = & status;
  __cil_tmp64 = i + 2;
  __cil_tmp65 = msgs + __cil_tmp64;
  __cil_tmp66 = intel_sdvo->slave_addr;
  __cil_tmp65->addr = (__u16 )__cil_tmp66;
  __cil_tmp67 = i + 2;
  __cil_tmp68 = msgs + __cil_tmp67;
  __cil_tmp68->flags = (__u16 )1U;
  __cil_tmp69 = i + 2;
  __cil_tmp70 = msgs + __cil_tmp69;
  __cil_tmp70->len = (__u16 )1U;
  __cil_tmp71 = i + 2;
  __cil_tmp72 = msgs + __cil_tmp71;
  __cil_tmp72->buf = & status;
  __cil_tmp73 = intel_sdvo->i2c;
  __cil_tmp74 = (struct i2c_msg *)(& msgs);
  __cil_tmp75 = i + 3;
  ret = i2c_transfer(__cil_tmp73, __cil_tmp74, __cil_tmp75);
  }
  if (ret < 0) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_write_cmd", "I2c transfer returned %d\n",
                        ret);
    }
    return ((bool )0);
  } else {

  }
  {
  __cil_tmp76 = i + 3;
  if (__cil_tmp76 != ret) {
    {
    __cil_tmp77 = i + 3;
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_write_cmd", "I2c transfer returned %d/%d\n",
                        ret, __cil_tmp77);
    }
    return ((bool )0);
  } else {

  }
  }
  return ((bool )1);
}
}
static bool intel_sdvo_read_response(struct intel_sdvo *intel_sdvo , void *response ,
                                     int response_len )
{ u8 retry ;
  u8 status ;
  int i ;
  char *tmp ;
  bool tmp___0 ;
  int tmp___1 ;
  bool tmp___2 ;
  int tmp___3 ;
  u8 tmp___4 ;
  bool tmp___5 ;
  int tmp___6 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  u8 __cil_tmp17 ;
  u8 __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  char const *__cil_tmp24 ;
  char const *__cil_tmp25 ;
  char const *__cil_tmp26 ;
  char const *__cil_tmp27 ;
  int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  u8 __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  int __cil_tmp33 ;
  u8 __cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  u8 *__cil_tmp36 ;
  u8 *__cil_tmp37 ;
  char const *__cil_tmp38 ;
  char const *__cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  u8 *__cil_tmp41 ;
  u8 *__cil_tmp42 ;
  u8 __cil_tmp43 ;
  int __cil_tmp44 ;
  char const *__cil_tmp45 ;
  char const *__cil_tmp46 ;
  char const *__cil_tmp47 ;
  char const *__cil_tmp48 ;

  {
  retry = (u8 )5U;
  {
  __cil_tmp15 = intel_sdvo->sdvo_reg;
  if (__cil_tmp15 == 397632) {
    tmp = (char *)"SDVOB";
  } else {
    {
    __cil_tmp16 = intel_sdvo->sdvo_reg;
    if (__cil_tmp16 == 921920) {
      tmp = (char *)"SDVOB";
    } else {
      tmp = (char *)"SDVOC";
    }
    }
  }
  }
  {
  drm_ut_debug_printk(4U, "drm", "intel_sdvo_read_response", "%s: R: ", tmp);
  __cil_tmp17 = (u8 )9;
  tmp___0 = intel_sdvo_read_byte(intel_sdvo, __cil_tmp17, & status);
  }
  if (tmp___0) {
    tmp___1 = 0;
  } else {
    tmp___1 = 1;
  }
  if (tmp___1) {
    goto log_fail;
  } else {

  }
  goto ldv_38090;
  ldv_38089:
  {
  __const_udelay(64425UL);
  __cil_tmp18 = (u8 )9;
  tmp___2 = intel_sdvo_read_byte(intel_sdvo, __cil_tmp18, & status);
  }
  if (tmp___2) {
    tmp___3 = 0;
  } else {
    tmp___3 = 1;
  }
  if (tmp___3) {
    goto log_fail;
  } else {

  }
  ldv_38090: ;
  {
  __cil_tmp19 = (unsigned int )status;
  if (__cil_tmp19 == 4U) {
    tmp___4 = retry;
    __cil_tmp20 = (int )retry;
    __cil_tmp21 = __cil_tmp20 - 1;
    retry = (u8 )__cil_tmp21;
    {
    __cil_tmp22 = (unsigned int )tmp___4;
    if (__cil_tmp22 != 0U) {
      goto ldv_38089;
    } else {
      goto ldv_38091;
    }
    }
  } else {
    goto ldv_38091;
  }
  }
  ldv_38091: ;
  {
  __cil_tmp23 = (unsigned int )status;
  if (__cil_tmp23 <= 6U) {
    {
    __cil_tmp24 = (char const *)0;
    __cil_tmp25 = (char const *)0;
    drm_ut_debug_printk(4U, __cil_tmp24, __cil_tmp25, "(%s)", cmd_status_names[(int )status]);
    }
  } else {
    {
    __cil_tmp26 = (char const *)0;
    __cil_tmp27 = (char const *)0;
    __cil_tmp28 = (int )status;
    drm_ut_debug_printk(4U, __cil_tmp26, __cil_tmp27, "(??? %d)", __cil_tmp28);
    }
  }
  }
  {
  __cil_tmp29 = (unsigned int )status;
  if (__cil_tmp29 != 1U) {
    goto log_fail;
  } else {

  }
  }
  i = 0;
  goto ldv_38093;
  ldv_38092:
  {
  __cil_tmp30 = (u8 )i;
  __cil_tmp31 = (unsigned int )__cil_tmp30;
  __cil_tmp32 = __cil_tmp31 + 10U;
  __cil_tmp33 = (int )__cil_tmp32;
  __cil_tmp34 = (u8 )__cil_tmp33;
  __cil_tmp35 = (unsigned long )i;
  __cil_tmp36 = (u8 *)response;
  __cil_tmp37 = __cil_tmp36 + __cil_tmp35;
  tmp___5 = intel_sdvo_read_byte(intel_sdvo, __cil_tmp34, __cil_tmp37);
  }
  if (tmp___5) {
    tmp___6 = 0;
  } else {
    tmp___6 = 1;
  }
  if (tmp___6) {
    goto log_fail;
  } else {

  }
  {
  __cil_tmp38 = (char const *)0;
  __cil_tmp39 = (char const *)0;
  __cil_tmp40 = (unsigned long )i;
  __cil_tmp41 = (u8 *)response;
  __cil_tmp42 = __cil_tmp41 + __cil_tmp40;
  __cil_tmp43 = *__cil_tmp42;
  __cil_tmp44 = (int )__cil_tmp43;
  drm_ut_debug_printk(4U, __cil_tmp38, __cil_tmp39, " %02X", __cil_tmp44);
  i = i + 1;
  }
  ldv_38093: ;
  if (i < response_len) {
    goto ldv_38092;
  } else {
    goto ldv_38094;
  }
  ldv_38094:
  {
  __cil_tmp45 = (char const *)0;
  __cil_tmp46 = (char const *)0;
  drm_ut_debug_printk(4U, __cil_tmp45, __cil_tmp46, "\n");
  }
  return ((bool )1);
  log_fail:
  {
  __cil_tmp47 = (char const *)0;
  __cil_tmp48 = (char const *)0;
  drm_ut_debug_printk(4U, __cil_tmp47, __cil_tmp48, "... failed\n");
  }
  return ((bool )0);
}
}
static int intel_sdvo_get_pixel_multiplier(struct drm_display_mode *mode )
{ int __cil_tmp2 ;
  int __cil_tmp3 ;

  {
  {
  __cil_tmp2 = mode->clock;
  if (__cil_tmp2 > 99999) {
    return (1);
  } else {
    {
    __cil_tmp3 = mode->clock;
    if (__cil_tmp3 > 49999) {
      return (2);
    } else {
      return (4);
    }
    }
  }
  }
}
}
static bool intel_sdvo_set_control_bus_switch(struct intel_sdvo *intel_sdvo , u8 ddc_bus )
{ bool tmp ;
  u8 __cil_tmp4 ;
  void const *__cil_tmp5 ;

  {
  {
  __cil_tmp4 = (u8 )122;
  __cil_tmp5 = (void const *)(& ddc_bus);
  tmp = intel_sdvo_write_cmd(intel_sdvo, __cil_tmp4, __cil_tmp5, 1);
  }
  return (tmp);
}
}
static bool intel_sdvo_set_value(struct intel_sdvo *intel_sdvo , u8 cmd , void const *data ,
                                 int len )
{ bool tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  int __cil_tmp8 ;
  u8 __cil_tmp9 ;
  void *__cil_tmp10 ;

  {
  {
  __cil_tmp8 = (int )cmd;
  __cil_tmp9 = (u8 )__cil_tmp8;
  tmp = intel_sdvo_write_cmd(intel_sdvo, __cil_tmp9, data, len);
  }
  if (tmp) {
    tmp___0 = 0;
  } else {
    tmp___0 = 1;
  }
  if (tmp___0) {
    return ((bool )0);
  } else {

  }
  {
  __cil_tmp10 = (void *)0;
  tmp___1 = intel_sdvo_read_response(intel_sdvo, __cil_tmp10, 0);
  }
  return (tmp___1);
}
}
static bool intel_sdvo_get_value(struct intel_sdvo *intel_sdvo , u8 cmd , void *value ,
                                 int len )
{ bool tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  int __cil_tmp8 ;
  u8 __cil_tmp9 ;
  void const *__cil_tmp10 ;

  {
  {
  __cil_tmp8 = (int )cmd;
  __cil_tmp9 = (u8 )__cil_tmp8;
  __cil_tmp10 = (void const *)0;
  tmp = intel_sdvo_write_cmd(intel_sdvo, __cil_tmp9, __cil_tmp10, 0);
  }
  if (tmp) {
    tmp___0 = 0;
  } else {
    tmp___0 = 1;
  }
  if (tmp___0) {
    return ((bool )0);
  } else {

  }
  {
  tmp___1 = intel_sdvo_read_response(intel_sdvo, value, len);
  }
  return (tmp___1);
}
}
static bool intel_sdvo_set_target_input(struct intel_sdvo *intel_sdvo )
{ struct intel_sdvo_set_target_input_args targets ;
  bool tmp ;
  u8 __cil_tmp4 ;
  void const *__cil_tmp5 ;

  {
  {
  targets.target_1 = (unsigned char)0;
  targets.pad = (unsigned char)0;
  __cil_tmp4 = (u8 )16;
  __cil_tmp5 = (void const *)(& targets);
  tmp = intel_sdvo_set_value(intel_sdvo, __cil_tmp4, __cil_tmp5, 1);
  }
  return (tmp);
}
}
static bool intel_sdvo_get_trained_inputs(struct intel_sdvo *intel_sdvo , bool *input_1 ,
                                          bool *input_2 )
{ struct intel_sdvo_get_trained_inputs_response response ;
  bool tmp ;
  int tmp___0 ;
  u8 __cil_tmp7 ;
  void *__cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;

  {
  {
  __cil_tmp7 = (u8 )3;
  __cil_tmp8 = (void *)(& response);
  tmp = intel_sdvo_get_value(intel_sdvo, __cil_tmp7, __cil_tmp8, 1);
  }
  if (tmp) {
    tmp___0 = 0;
  } else {
    tmp___0 = 1;
  }
  if (tmp___0) {
    return ((bool )0);
  } else {

  }
  __cil_tmp9 = (int )response.input0_trained;
  __cil_tmp10 = __cil_tmp9 != 0;
  *input_1 = (bool )__cil_tmp10;
  __cil_tmp11 = (int )response.input1_trained;
  __cil_tmp12 = __cil_tmp11 != 0;
  *input_2 = (bool )__cil_tmp12;
  return ((bool )1);
}
}
static bool intel_sdvo_set_active_outputs(struct intel_sdvo *intel_sdvo , u16 outputs )
{ bool tmp ;
  u8 __cil_tmp4 ;
  void const *__cil_tmp5 ;

  {
  {
  __cil_tmp4 = (u8 )5;
  __cil_tmp5 = (void const *)(& outputs);
  tmp = intel_sdvo_set_value(intel_sdvo, __cil_tmp4, __cil_tmp5, 2);
  }
  return (tmp);
}
}
static bool intel_sdvo_get_input_pixel_clock_range(struct intel_sdvo *intel_sdvo ,
                                                   int *clock_min , int *clock_max )
{ struct intel_sdvo_pixel_clock_range clocks ;
  bool tmp ;
  int tmp___0 ;
  u8 __cil_tmp7 ;
  void *__cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;

  {
  {
  __cil_tmp7 = (u8 )29;
  __cil_tmp8 = (void *)(& clocks);
  tmp = intel_sdvo_get_value(intel_sdvo, __cil_tmp7, __cil_tmp8, 4);
  }
  if (tmp) {
    tmp___0 = 0;
  } else {
    tmp___0 = 1;
  }
  if (tmp___0) {
    return ((bool )0);
  } else {

  }
  __cil_tmp9 = (int )clocks.min;
  *clock_min = __cil_tmp9 * 10;
  __cil_tmp10 = (int )clocks.max;
  *clock_max = __cil_tmp10 * 10;
  return ((bool )1);
}
}
static bool intel_sdvo_set_target_output(struct intel_sdvo *intel_sdvo , u16 outputs )
{ bool tmp ;
  u8 __cil_tmp4 ;
  void const *__cil_tmp5 ;

  {
  {
  __cil_tmp4 = (u8 )17;
  __cil_tmp5 = (void const *)(& outputs);
  tmp = intel_sdvo_set_value(intel_sdvo, __cil_tmp4, __cil_tmp5, 2);
  }
  return (tmp);
}
}
static bool intel_sdvo_set_timing(struct intel_sdvo *intel_sdvo , u8 cmd , struct intel_sdvo_dtd *dtd )
{ bool tmp ;
  bool tmp___0 ;
  int tmp___1 ;
  int __cil_tmp7 ;
  u8 __cil_tmp8 ;
  struct __anonstruct_part1_191 *__cil_tmp9 ;
  void const *__cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  int __cil_tmp13 ;
  u8 __cil_tmp14 ;
  struct __anonstruct_part2_192 *__cil_tmp15 ;
  void const *__cil_tmp16 ;

  {
  {
  __cil_tmp7 = (int )cmd;
  __cil_tmp8 = (u8 )__cil_tmp7;
  __cil_tmp9 = & dtd->part1;
  __cil_tmp10 = (void const *)__cil_tmp9;
  tmp = intel_sdvo_set_value(intel_sdvo, __cil_tmp8, __cil_tmp10, 8);
  }
  if ((int )tmp) {
    {
    __cil_tmp11 = (unsigned int )cmd;
    __cil_tmp12 = __cil_tmp11 + 1U;
    __cil_tmp13 = (int )__cil_tmp12;
    __cil_tmp14 = (u8 )__cil_tmp13;
    __cil_tmp15 = & dtd->part2;
    __cil_tmp16 = (void const *)__cil_tmp15;
    tmp___0 = intel_sdvo_set_value(intel_sdvo, __cil_tmp14, __cil_tmp16, 8);
    }
    if ((int )tmp___0) {
      tmp___1 = 1;
    } else {
      tmp___1 = 0;
    }
  } else {
    tmp___1 = 0;
  }
  return ((bool )tmp___1);
}
}
static bool intel_sdvo_set_input_timing(struct intel_sdvo *intel_sdvo , struct intel_sdvo_dtd *dtd )
{ bool tmp ;
  u8 __cil_tmp4 ;

  {
  {
  __cil_tmp4 = (u8 )20;
  tmp = intel_sdvo_set_timing(intel_sdvo, __cil_tmp4, dtd);
  }
  return (tmp);
}
}
static bool intel_sdvo_set_output_timing(struct intel_sdvo *intel_sdvo , struct intel_sdvo_dtd *dtd )
{ bool tmp ;
  u8 __cil_tmp4 ;

  {
  {
  __cil_tmp4 = (u8 )22;
  tmp = intel_sdvo_set_timing(intel_sdvo, __cil_tmp4, dtd);
  }
  return (tmp);
}
}
static bool intel_sdvo_create_preferred_input_timing(struct intel_sdvo *intel_sdvo ,
                                                     uint16_t clock , uint16_t width ,
                                                     uint16_t height )
{ struct intel_sdvo_preferred_input_timing_args args ;
  bool tmp ;
  void *__cil_tmp7 ;
  bool __cil_tmp8 ;
  int __cil_tmp9 ;
  struct drm_display_mode *__cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  struct drm_display_mode *__cil_tmp13 ;
  int __cil_tmp14 ;
  u8 __cil_tmp15 ;
  void const *__cil_tmp16 ;

  {
  {
  __cil_tmp7 = (void *)(& args);
  memset(__cil_tmp7, 0, 7UL);
  args.clock = clock;
  args.width = width;
  args.height = height;
  args.interlace = (unsigned char)0;
  }
  {
  __cil_tmp8 = intel_sdvo->is_lvds;
  if ((int )__cil_tmp8) {
    {
    __cil_tmp9 = (int )width;
    __cil_tmp10 = intel_sdvo->sdvo_lvds_fixed_mode;
    __cil_tmp11 = __cil_tmp10->hdisplay;
    if (__cil_tmp11 != __cil_tmp9) {
      args.scaled = (unsigned char)1;
    } else {
      {
      __cil_tmp12 = (int )height;
      __cil_tmp13 = intel_sdvo->sdvo_lvds_fixed_mode;
      __cil_tmp14 = __cil_tmp13->vdisplay;
      if (__cil_tmp14 != __cil_tmp12) {
        args.scaled = (unsigned char)1;
      } else {

      }
      }
    }
    }
  } else {

  }
  }
  {
  __cil_tmp15 = (u8 )26;
  __cil_tmp16 = (void const *)(& args);
  tmp = intel_sdvo_set_value(intel_sdvo, __cil_tmp15, __cil_tmp16, 7);
  }
  return (tmp);
}
}
static bool intel_sdvo_get_preferred_input_timing(struct intel_sdvo *intel_sdvo ,
                                                  struct intel_sdvo_dtd *dtd )
{ bool tmp ;
  bool tmp___0 ;
  int tmp___1 ;
  u8 __cil_tmp6 ;
  struct __anonstruct_part1_191 *__cil_tmp7 ;
  void *__cil_tmp8 ;
  u8 __cil_tmp9 ;
  struct __anonstruct_part2_192 *__cil_tmp10 ;
  void *__cil_tmp11 ;

  {
  {
  __cil_tmp6 = (u8 )27;
  __cil_tmp7 = & dtd->part1;
  __cil_tmp8 = (void *)__cil_tmp7;
  tmp = intel_sdvo_get_value(intel_sdvo, __cil_tmp6, __cil_tmp8, 8);
  }
  if ((int )tmp) {
    {
    __cil_tmp9 = (u8 )28;
    __cil_tmp10 = & dtd->part2;
    __cil_tmp11 = (void *)__cil_tmp10;
    tmp___0 = intel_sdvo_get_value(intel_sdvo, __cil_tmp9, __cil_tmp11, 8);
    }
    if ((int )tmp___0) {
      tmp___1 = 1;
    } else {
      tmp___1 = 0;
    }
  } else {
    tmp___1 = 0;
  }
  return ((bool )tmp___1);
}
}
static bool intel_sdvo_set_clock_rate_mult(struct intel_sdvo *intel_sdvo , u8 val )
{ bool tmp ;
  u8 __cil_tmp4 ;
  void const *__cil_tmp5 ;

  {
  {
  __cil_tmp4 = (u8 )33;
  __cil_tmp5 = (void const *)(& val);
  tmp = intel_sdvo_set_value(intel_sdvo, __cil_tmp4, __cil_tmp5, 1);
  }
  return (tmp);
}
}
static void intel_sdvo_get_dtd_from_mode(struct intel_sdvo_dtd *dtd , struct drm_display_mode const *mode )
{ uint16_t width ;
  uint16_t height ;
  uint16_t h_blank_len ;
  uint16_t h_sync_len ;
  uint16_t v_blank_len ;
  uint16_t v_sync_len ;
  uint16_t h_sync_offset ;
  uint16_t v_sync_offset ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  uint16_t __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  uint16_t __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  uint16_t __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  uint16_t __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  uint16_t __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  uint16_t __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  uint16_t __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  uint16_t __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  uint16_t __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;
  uint16_t __cil_tmp45 ;
  int __cil_tmp46 ;
  int __cil_tmp47 ;
  int __cil_tmp48 ;
  uint16_t __cil_tmp49 ;
  int __cil_tmp50 ;
  int __cil_tmp51 ;
  uint16_t __cil_tmp52 ;
  int __cil_tmp53 ;
  int __cil_tmp54 ;
  int __cil_tmp55 ;
  int __cil_tmp56 ;
  int __cil_tmp57 ;
  int __cil_tmp58 ;
  int __cil_tmp59 ;
  signed char __cil_tmp60 ;
  int __cil_tmp61 ;
  int __cil_tmp62 ;
  int __cil_tmp63 ;
  int __cil_tmp64 ;
  int __cil_tmp65 ;
  signed char __cil_tmp66 ;
  int __cil_tmp67 ;
  int __cil_tmp68 ;
  int __cil_tmp69 ;
  int __cil_tmp70 ;
  signed char __cil_tmp71 ;
  int __cil_tmp72 ;
  int __cil_tmp73 ;
  int __cil_tmp74 ;
  int __cil_tmp75 ;
  int __cil_tmp76 ;
  signed char __cil_tmp77 ;
  int __cil_tmp78 ;
  int __cil_tmp79 ;
  signed char __cil_tmp80 ;
  int __cil_tmp81 ;
  int __cil_tmp82 ;
  int __cil_tmp83 ;
  int __cil_tmp84 ;
  signed char __cil_tmp85 ;
  int __cil_tmp86 ;
  int __cil_tmp87 ;
  int __cil_tmp88 ;
  int __cil_tmp89 ;
  int __cil_tmp90 ;
  signed char __cil_tmp91 ;
  int __cil_tmp92 ;
  int __cil_tmp93 ;
  int __cil_tmp94 ;
  int __cil_tmp95 ;
  signed char __cil_tmp96 ;
  int __cil_tmp97 ;
  int __cil_tmp98 ;
  int __cil_tmp99 ;
  int __cil_tmp100 ;
  signed char __cil_tmp101 ;
  int __cil_tmp102 ;
  int __cil_tmp103 ;
  int __cil_tmp104 ;
  int __cil_tmp105 ;
  signed char __cil_tmp106 ;
  int __cil_tmp107 ;
  int __cil_tmp108 ;
  int __cil_tmp109 ;
  int __cil_tmp110 ;
  unsigned int __cil_tmp111 ;
  int __cil_tmp112 ;
  u8 __cil_tmp113 ;
  unsigned int __cil_tmp114 ;
  unsigned int __cil_tmp115 ;
  unsigned int __cil_tmp116 ;
  unsigned int __cil_tmp117 ;
  unsigned int __cil_tmp118 ;
  u8 __cil_tmp119 ;
  unsigned int __cil_tmp120 ;
  unsigned int __cil_tmp121 ;
  u8 __cil_tmp122 ;
  unsigned int __cil_tmp123 ;
  unsigned int __cil_tmp124 ;

  {
  __cil_tmp11 = mode->crtc_hdisplay;
  width = (uint16_t )__cil_tmp11;
  __cil_tmp12 = mode->crtc_vdisplay;
  height = (uint16_t )__cil_tmp12;
  __cil_tmp13 = mode->crtc_hblank_start;
  __cil_tmp14 = (uint16_t )__cil_tmp13;
  __cil_tmp15 = (int )__cil_tmp14;
  __cil_tmp16 = mode->crtc_hblank_end;
  __cil_tmp17 = (uint16_t )__cil_tmp16;
  __cil_tmp18 = (int )__cil_tmp17;
  __cil_tmp19 = __cil_tmp18 - __cil_tmp15;
  h_blank_len = (uint16_t )__cil_tmp19;
  __cil_tmp20 = mode->crtc_hsync_start;
  __cil_tmp21 = (uint16_t )__cil_tmp20;
  __cil_tmp22 = (int )__cil_tmp21;
  __cil_tmp23 = mode->crtc_hsync_end;
  __cil_tmp24 = (uint16_t )__cil_tmp23;
  __cil_tmp25 = (int )__cil_tmp24;
  __cil_tmp26 = __cil_tmp25 - __cil_tmp22;
  h_sync_len = (uint16_t )__cil_tmp26;
  __cil_tmp27 = mode->crtc_vblank_start;
  __cil_tmp28 = (uint16_t )__cil_tmp27;
  __cil_tmp29 = (int )__cil_tmp28;
  __cil_tmp30 = mode->crtc_vblank_end;
  __cil_tmp31 = (uint16_t )__cil_tmp30;
  __cil_tmp32 = (int )__cil_tmp31;
  __cil_tmp33 = __cil_tmp32 - __cil_tmp29;
  v_blank_len = (uint16_t )__cil_tmp33;
  __cil_tmp34 = mode->crtc_vsync_start;
  __cil_tmp35 = (uint16_t )__cil_tmp34;
  __cil_tmp36 = (int )__cil_tmp35;
  __cil_tmp37 = mode->crtc_vsync_end;
  __cil_tmp38 = (uint16_t )__cil_tmp37;
  __cil_tmp39 = (int )__cil_tmp38;
  __cil_tmp40 = __cil_tmp39 - __cil_tmp36;
  v_sync_len = (uint16_t )__cil_tmp40;
  __cil_tmp41 = mode->crtc_hblank_start;
  __cil_tmp42 = (uint16_t )__cil_tmp41;
  __cil_tmp43 = (int )__cil_tmp42;
  __cil_tmp44 = mode->crtc_hsync_start;
  __cil_tmp45 = (uint16_t )__cil_tmp44;
  __cil_tmp46 = (int )__cil_tmp45;
  __cil_tmp47 = __cil_tmp46 - __cil_tmp43;
  h_sync_offset = (uint16_t )__cil_tmp47;
  __cil_tmp48 = mode->crtc_vblank_start;
  __cil_tmp49 = (uint16_t )__cil_tmp48;
  __cil_tmp50 = (int )__cil_tmp49;
  __cil_tmp51 = mode->crtc_vsync_start;
  __cil_tmp52 = (uint16_t )__cil_tmp51;
  __cil_tmp53 = (int )__cil_tmp52;
  __cil_tmp54 = __cil_tmp53 - __cil_tmp50;
  v_sync_offset = (uint16_t )__cil_tmp54;
  __cil_tmp55 = mode->clock;
  __cil_tmp56 = (int )__cil_tmp55;
  __cil_tmp57 = __cil_tmp56 / 10;
  dtd->part1.clock = (u16 )__cil_tmp57;
  dtd->part1.h_active = (u8 )width;
  dtd->part1.h_blank = (u8 )h_blank_len;
  __cil_tmp58 = (int )h_blank_len;
  __cil_tmp59 = __cil_tmp58 >> 8;
  __cil_tmp60 = (signed char )__cil_tmp59;
  __cil_tmp61 = (int )__cil_tmp60;
  __cil_tmp62 = __cil_tmp61 & 15;
  __cil_tmp63 = (int )width;
  __cil_tmp64 = __cil_tmp63 >> 8;
  __cil_tmp65 = __cil_tmp64 << 4;
  __cil_tmp66 = (signed char )__cil_tmp65;
  __cil_tmp67 = (int )__cil_tmp66;
  __cil_tmp68 = __cil_tmp67 | __cil_tmp62;
  dtd->part1.h_high = (u8 )__cil_tmp68;
  dtd->part1.v_active = (u8 )height;
  dtd->part1.v_blank = (u8 )v_blank_len;
  __cil_tmp69 = (int )v_blank_len;
  __cil_tmp70 = __cil_tmp69 >> 8;
  __cil_tmp71 = (signed char )__cil_tmp70;
  __cil_tmp72 = (int )__cil_tmp71;
  __cil_tmp73 = __cil_tmp72 & 15;
  __cil_tmp74 = (int )height;
  __cil_tmp75 = __cil_tmp74 >> 8;
  __cil_tmp76 = __cil_tmp75 << 4;
  __cil_tmp77 = (signed char )__cil_tmp76;
  __cil_tmp78 = (int )__cil_tmp77;
  __cil_tmp79 = __cil_tmp78 | __cil_tmp73;
  dtd->part1.v_high = (u8 )__cil_tmp79;
  dtd->part2.h_sync_off = (u8 )h_sync_offset;
  dtd->part2.h_sync_width = (u8 )h_sync_len;
  __cil_tmp80 = (signed char )v_sync_len;
  __cil_tmp81 = (int )__cil_tmp80;
  __cil_tmp82 = __cil_tmp81 & 15;
  __cil_tmp83 = (int )v_sync_offset;
  __cil_tmp84 = __cil_tmp83 << 4;
  __cil_tmp85 = (signed char )__cil_tmp84;
  __cil_tmp86 = (int )__cil_tmp85;
  __cil_tmp87 = __cil_tmp86 | __cil_tmp82;
  dtd->part2.v_sync_off_width = (u8 )__cil_tmp87;
  __cil_tmp88 = (int )v_sync_len;
  __cil_tmp89 = __cil_tmp88 & 48;
  __cil_tmp90 = __cil_tmp89 >> 4;
  __cil_tmp91 = (signed char )__cil_tmp90;
  __cil_tmp92 = (int )__cil_tmp91;
  __cil_tmp93 = (int )v_sync_offset;
  __cil_tmp94 = __cil_tmp93 & 48;
  __cil_tmp95 = __cil_tmp94 >> 2;
  __cil_tmp96 = (signed char )__cil_tmp95;
  __cil_tmp97 = (int )__cil_tmp96;
  __cil_tmp98 = (int )h_sync_len;
  __cil_tmp99 = __cil_tmp98 & 768;
  __cil_tmp100 = __cil_tmp99 >> 4;
  __cil_tmp101 = (signed char )__cil_tmp100;
  __cil_tmp102 = (int )__cil_tmp101;
  __cil_tmp103 = (int )h_sync_offset;
  __cil_tmp104 = __cil_tmp103 & 768;
  __cil_tmp105 = __cil_tmp104 >> 2;
  __cil_tmp106 = (signed char )__cil_tmp105;
  __cil_tmp107 = (int )__cil_tmp106;
  __cil_tmp108 = __cil_tmp107 | __cil_tmp102;
  __cil_tmp109 = __cil_tmp108 | __cil_tmp97;
  __cil_tmp110 = __cil_tmp109 | __cil_tmp92;
  dtd->part2.sync_off_width_high = (u8 )__cil_tmp110;
  dtd->part2.dtd_flags = (u8 )24U;
  {
  __cil_tmp111 = mode->flags;
  __cil_tmp112 = (int )__cil_tmp111;
  if (__cil_tmp112 & 1) {
    __cil_tmp113 = dtd->part2.dtd_flags;
    __cil_tmp114 = (unsigned int )__cil_tmp113;
    __cil_tmp115 = __cil_tmp114 | 2U;
    dtd->part2.dtd_flags = (u8 )__cil_tmp115;
  } else {

  }
  }
  {
  __cil_tmp116 = mode->flags;
  __cil_tmp117 = (unsigned int )__cil_tmp116;
  __cil_tmp118 = __cil_tmp117 & 4U;
  if (__cil_tmp118 != 0U) {
    __cil_tmp119 = dtd->part2.dtd_flags;
    __cil_tmp120 = (unsigned int )__cil_tmp119;
    __cil_tmp121 = __cil_tmp120 | 4U;
    dtd->part2.dtd_flags = (u8 )__cil_tmp121;
  } else {

  }
  }
  dtd->part2.sdvo_flags = (u8 )0U;
  __cil_tmp122 = (u8 )v_sync_offset;
  __cil_tmp123 = (unsigned int )__cil_tmp122;
  __cil_tmp124 = __cil_tmp123 & 192U;
  dtd->part2.v_sync_off_high = (u8 )__cil_tmp124;
  dtd->part2.reserved = (u8 )0U;
  return;
}
}
static void intel_sdvo_get_mode_from_dtd(struct drm_display_mode *mode , struct intel_sdvo_dtd const *dtd )
{ u8 __cil_tmp3 ;
  u8 __cil_tmp4 ;
  unsigned char __cil_tmp5 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  u8 __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  u8 __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  u8 __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  u8 __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  u8 __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  u8 __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  u8 __cil_tmp35 ;
  u8 __cil_tmp36 ;
  unsigned char __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  int __cil_tmp42 ;
  u8 __cil_tmp43 ;
  unsigned char __cil_tmp44 ;
  int __cil_tmp45 ;
  int __cil_tmp46 ;
  int __cil_tmp47 ;
  int __cil_tmp48 ;
  u8 __cil_tmp49 ;
  int __cil_tmp50 ;
  int __cil_tmp51 ;
  int __cil_tmp52 ;
  int __cil_tmp53 ;
  u8 __cil_tmp54 ;
  int __cil_tmp55 ;
  int __cil_tmp56 ;
  int __cil_tmp57 ;
  u8 __cil_tmp58 ;
  int __cil_tmp59 ;
  int __cil_tmp60 ;
  int __cil_tmp61 ;
  u8 __cil_tmp62 ;
  int __cil_tmp63 ;
  int __cil_tmp64 ;
  int __cil_tmp65 ;
  int __cil_tmp66 ;
  u8 __cil_tmp67 ;
  int __cil_tmp68 ;
  int __cil_tmp69 ;
  u8 __cil_tmp70 ;
  int __cil_tmp71 ;
  int __cil_tmp72 ;
  int __cil_tmp73 ;
  int __cil_tmp74 ;
  u16 __cil_tmp75 ;
  int __cil_tmp76 ;
  unsigned int __cil_tmp77 ;
  u8 __cil_tmp78 ;
  int __cil_tmp79 ;
  int __cil_tmp80 ;
  unsigned int __cil_tmp81 ;
  u8 __cil_tmp82 ;
  int __cil_tmp83 ;
  int __cil_tmp84 ;
  unsigned int __cil_tmp85 ;

  {
  __cil_tmp3 = dtd->part1.h_active;
  mode->hdisplay = (int )__cil_tmp3;
  __cil_tmp4 = dtd->part1.h_high;
  __cil_tmp5 = (unsigned char )__cil_tmp4;
  __cil_tmp6 = (int )__cil_tmp5;
  __cil_tmp7 = __cil_tmp6 >> 4;
  __cil_tmp8 = __cil_tmp7 & 15;
  __cil_tmp9 = __cil_tmp8 << 8;
  __cil_tmp10 = mode->hdisplay;
  mode->hdisplay = __cil_tmp10 + __cil_tmp9;
  __cil_tmp11 = dtd->part2.h_sync_off;
  __cil_tmp12 = (int )__cil_tmp11;
  __cil_tmp13 = mode->hdisplay;
  mode->hsync_start = __cil_tmp13 + __cil_tmp12;
  __cil_tmp14 = dtd->part2.sync_off_width_high;
  __cil_tmp15 = (int )__cil_tmp14;
  __cil_tmp16 = __cil_tmp15 & 192;
  __cil_tmp17 = __cil_tmp16 << 2;
  __cil_tmp18 = mode->hsync_start;
  mode->hsync_start = __cil_tmp18 + __cil_tmp17;
  __cil_tmp19 = dtd->part2.h_sync_width;
  __cil_tmp20 = (int )__cil_tmp19;
  __cil_tmp21 = mode->hsync_start;
  mode->hsync_end = __cil_tmp21 + __cil_tmp20;
  __cil_tmp22 = dtd->part2.sync_off_width_high;
  __cil_tmp23 = (int )__cil_tmp22;
  __cil_tmp24 = __cil_tmp23 & 48;
  __cil_tmp25 = __cil_tmp24 << 4;
  __cil_tmp26 = mode->hsync_end;
  mode->hsync_end = __cil_tmp26 + __cil_tmp25;
  __cil_tmp27 = dtd->part1.h_blank;
  __cil_tmp28 = (int )__cil_tmp27;
  __cil_tmp29 = mode->hdisplay;
  mode->htotal = __cil_tmp29 + __cil_tmp28;
  __cil_tmp30 = dtd->part1.h_high;
  __cil_tmp31 = (int )__cil_tmp30;
  __cil_tmp32 = __cil_tmp31 & 15;
  __cil_tmp33 = __cil_tmp32 << 8;
  __cil_tmp34 = mode->htotal;
  mode->htotal = __cil_tmp34 + __cil_tmp33;
  __cil_tmp35 = dtd->part1.v_active;
  mode->vdisplay = (int )__cil_tmp35;
  __cil_tmp36 = dtd->part1.v_high;
  __cil_tmp37 = (unsigned char )__cil_tmp36;
  __cil_tmp38 = (int )__cil_tmp37;
  __cil_tmp39 = __cil_tmp38 >> 4;
  __cil_tmp40 = __cil_tmp39 & 15;
  __cil_tmp41 = __cil_tmp40 << 8;
  __cil_tmp42 = mode->vdisplay;
  mode->vdisplay = __cil_tmp42 + __cil_tmp41;
  mode->vsync_start = mode->vdisplay;
  __cil_tmp43 = dtd->part2.v_sync_off_width;
  __cil_tmp44 = (unsigned char )__cil_tmp43;
  __cil_tmp45 = (int )__cil_tmp44;
  __cil_tmp46 = __cil_tmp45 >> 4;
  __cil_tmp47 = __cil_tmp46 & 15;
  __cil_tmp48 = mode->vsync_start;
  mode->vsync_start = __cil_tmp48 + __cil_tmp47;
  __cil_tmp49 = dtd->part2.sync_off_width_high;
  __cil_tmp50 = (int )__cil_tmp49;
  __cil_tmp51 = __cil_tmp50 & 12;
  __cil_tmp52 = __cil_tmp51 << 2;
  __cil_tmp53 = mode->vsync_start;
  mode->vsync_start = __cil_tmp53 + __cil_tmp52;
  __cil_tmp54 = dtd->part2.v_sync_off_high;
  __cil_tmp55 = (int )__cil_tmp54;
  __cil_tmp56 = __cil_tmp55 & 192;
  __cil_tmp57 = mode->vsync_start;
  mode->vsync_start = __cil_tmp57 + __cil_tmp56;
  __cil_tmp58 = dtd->part2.v_sync_off_width;
  __cil_tmp59 = (int )__cil_tmp58;
  __cil_tmp60 = __cil_tmp59 & 15;
  __cil_tmp61 = mode->vsync_start;
  mode->vsync_end = __cil_tmp61 + __cil_tmp60;
  __cil_tmp62 = dtd->part2.sync_off_width_high;
  __cil_tmp63 = (int )__cil_tmp62;
  __cil_tmp64 = __cil_tmp63 & 3;
  __cil_tmp65 = __cil_tmp64 << 4;
  __cil_tmp66 = mode->vsync_end;
  mode->vsync_end = __cil_tmp66 + __cil_tmp65;
  __cil_tmp67 = dtd->part1.v_blank;
  __cil_tmp68 = (int )__cil_tmp67;
  __cil_tmp69 = mode->vdisplay;
  mode->vtotal = __cil_tmp69 + __cil_tmp68;
  __cil_tmp70 = dtd->part1.v_high;
  __cil_tmp71 = (int )__cil_tmp70;
  __cil_tmp72 = __cil_tmp71 & 15;
  __cil_tmp73 = __cil_tmp72 << 8;
  __cil_tmp74 = mode->vtotal;
  mode->vtotal = __cil_tmp74 + __cil_tmp73;
  __cil_tmp75 = dtd->part1.clock;
  __cil_tmp76 = (int )__cil_tmp75;
  mode->clock = __cil_tmp76 * 10;
  __cil_tmp77 = mode->flags;
  mode->flags = __cil_tmp77 & 4294967290U;
  {
  __cil_tmp78 = dtd->part2.dtd_flags;
  __cil_tmp79 = (int )__cil_tmp78;
  __cil_tmp80 = __cil_tmp79 & 2;
  if (__cil_tmp80 != 0) {
    __cil_tmp81 = mode->flags;
    mode->flags = __cil_tmp81 | 1U;
  } else {

  }
  }
  {
  __cil_tmp82 = dtd->part2.dtd_flags;
  __cil_tmp83 = (int )__cil_tmp82;
  __cil_tmp84 = __cil_tmp83 & 4;
  if (__cil_tmp84 != 0) {
    __cil_tmp85 = mode->flags;
    mode->flags = __cil_tmp85 | 4U;
  } else {

  }
  }
  return;
}
}
static bool intel_sdvo_check_supp_encode(struct intel_sdvo *intel_sdvo )
{ struct intel_sdvo_encode encode ;
  bool tmp ;
  u8 __cil_tmp4 ;
  void *__cil_tmp5 ;

  {
  {
  __cil_tmp4 = (u8 )157;
  __cil_tmp5 = (void *)(& encode);
  tmp = intel_sdvo_get_value(intel_sdvo, __cil_tmp4, __cil_tmp5, 2);
  }
  return (tmp);
}
}
static bool intel_sdvo_set_encode(struct intel_sdvo *intel_sdvo , uint8_t mode )
{ bool tmp ;
  u8 __cil_tmp4 ;
  void const *__cil_tmp5 ;

  {
  {
  __cil_tmp4 = (u8 )159;
  __cil_tmp5 = (void const *)(& mode);
  tmp = intel_sdvo_set_value(intel_sdvo, __cil_tmp4, __cil_tmp5, 1);
  }
  return (tmp);
}
}
static bool intel_sdvo_set_colorimetry(struct intel_sdvo *intel_sdvo , uint8_t mode )
{ bool tmp ;
  u8 __cil_tmp4 ;
  void const *__cil_tmp5 ;

  {
  {
  __cil_tmp4 = (u8 )142;
  __cil_tmp5 = (void const *)(& mode);
  tmp = intel_sdvo_set_value(intel_sdvo, __cil_tmp4, __cil_tmp5, 1);
  }
  return (tmp);
}
}
static bool intel_sdvo_set_avi_infoframe(struct intel_sdvo *intel_sdvo )
{ struct dip_infoframe avi_if ;
  uint8_t tx_rate ;
  uint8_t set_buf_index[2U] ;
  uint64_t *data ;
  unsigned int i ;
  bool tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  int tmp___2 ;
  bool tmp___3 ;
  u8 __cil_tmp12 ;
  void const *__cil_tmp13 ;
  u8 __cil_tmp14 ;
  void const *__cil_tmp15 ;
  u8 __cil_tmp16 ;
  void const *__cil_tmp17 ;

  {
  {
  avi_if.type = (uint8_t )130U;
  avi_if.ver = (uint8_t )2U;
  avi_if.len = (uint8_t )13U;
  avi_if.ecc = (unsigned char)0;
  avi_if.checksum = (unsigned char)0;
  avi_if.body.payload[0] = (unsigned char)0;
  avi_if.body.payload[1] = (unsigned char)0;
  avi_if.body.payload[2] = (unsigned char)0;
  avi_if.body.payload[3] = (unsigned char)0;
  avi_if.body.payload[4] = (unsigned char)0;
  avi_if.body.payload[5] = (unsigned char)0;
  avi_if.body.payload[6] = (unsigned char)0;
  avi_if.body.payload[7] = (unsigned char)0;
  avi_if.body.payload[8] = (unsigned char)0;
  avi_if.body.payload[9] = (unsigned char)0;
  avi_if.body.payload[10] = (unsigned char)0;
  avi_if.body.payload[11] = (unsigned char)0;
  avi_if.body.payload[12] = (unsigned char)0;
  avi_if.body.payload[13] = (unsigned char)0;
  avi_if.body.payload[14] = (unsigned char)0;
  avi_if.body.payload[15] = (unsigned char)0;
  avi_if.body.payload[16] = (unsigned char)0;
  avi_if.body.payload[17] = (unsigned char)0;
  avi_if.body.payload[18] = (unsigned char)0;
  avi_if.body.payload[19] = (unsigned char)0;
  avi_if.body.payload[20] = (unsigned char)0;
  avi_if.body.payload[21] = (unsigned char)0;
  avi_if.body.payload[22] = (unsigned char)0;
  avi_if.body.payload[23] = (unsigned char)0;
  avi_if.body.payload[24] = (unsigned char)0;
  avi_if.body.payload[25] = (unsigned char)0;
  avi_if.body.payload[26] = (unsigned char)0;
  tx_rate = (uint8_t )192U;
  set_buf_index[0] = (uint8_t )1U;
  set_buf_index[1] = (uint8_t )0U;
  data = (uint64_t *)(& avi_if);
  intel_dip_infoframe_csum(& avi_if);
  __cil_tmp12 = (u8 )147;
  __cil_tmp13 = (void const *)(& set_buf_index);
  tmp = intel_sdvo_set_value(intel_sdvo, __cil_tmp12, __cil_tmp13, 2);
  }
  if (tmp) {
    tmp___0 = 0;
  } else {
    tmp___0 = 1;
  }
  if (tmp___0) {
    return ((bool )0);
  } else {

  }
  i = 0U;
  goto ldv_38213;
  ldv_38212:
  {
  __cil_tmp14 = (u8 )152;
  __cil_tmp15 = (void const *)data;
  tmp___1 = intel_sdvo_set_value(intel_sdvo, __cil_tmp14, __cil_tmp15, 8);
  }
  if (tmp___1) {
    tmp___2 = 0;
  } else {
    tmp___2 = 1;
  }
  if (tmp___2) {
    return ((bool )0);
  } else {

  }
  data = data + 1;
  i = i + 8U;
  ldv_38213: ;
  if (i <= 31U) {
    goto ldv_38212;
  } else {
    goto ldv_38214;
  }
  ldv_38214:
  {
  __cil_tmp16 = (u8 )154;
  __cil_tmp17 = (void const *)(& tx_rate);
  tmp___3 = intel_sdvo_set_value(intel_sdvo, __cil_tmp16, __cil_tmp17, 1);
  }
  return (tmp___3);
}
}
static bool intel_sdvo_set_tv_format(struct intel_sdvo *intel_sdvo )
{ struct intel_sdvo_tv_format format ;
  uint32_t format_map ;
  size_t __len ;
  unsigned long _min1 ;
  unsigned long _min2 ;
  unsigned long tmp ;
  void *__ret ;
  bool tmp___0 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  void *__cil_tmp12 ;
  void *__cil_tmp13 ;
  void const *__cil_tmp14 ;
  u8 __cil_tmp15 ;
  void const *__cil_tmp16 ;

  {
  {
  __cil_tmp10 = intel_sdvo->tv_format_index;
  __cil_tmp11 = 1 << __cil_tmp10;
  format_map = (uint32_t )__cil_tmp11;
  __cil_tmp12 = (void *)(& format);
  memset(__cil_tmp12, 0, 6UL);
  _min1 = 6UL;
  _min2 = 4UL;
  }
  if (_min1 < _min2) {
    tmp = _min1;
  } else {
    tmp = _min2;
  }
  {
  __len = tmp;
  __cil_tmp13 = (void *)(& format);
  __cil_tmp14 = (void const *)(& format_map);
  __ret = __builtin_memcpy(__cil_tmp13, __cil_tmp14, __len);
  __cil_tmp15 = (u8 )41;
  __cil_tmp16 = (void const *)(& format);
  tmp___0 = intel_sdvo_set_value(intel_sdvo, __cil_tmp15, __cil_tmp16, 6);
  }
  return (tmp___0);
}
}
static bool intel_sdvo_set_output_timings_from_mode(struct intel_sdvo *intel_sdvo ,
                                                    struct drm_display_mode *mode )
{ struct intel_sdvo_dtd output_dtd ;
  bool tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  int tmp___2 ;
  uint16_t __cil_tmp8 ;
  int __cil_tmp9 ;
  u16 __cil_tmp10 ;
  struct drm_display_mode const *__cil_tmp11 ;

  {
  {
  __cil_tmp8 = intel_sdvo->attached_output;
  __cil_tmp9 = (int )__cil_tmp8;
  __cil_tmp10 = (u16 )__cil_tmp9;
  tmp = intel_sdvo_set_target_output(intel_sdvo, __cil_tmp10);
  }
  if (tmp) {
    tmp___0 = 0;
  } else {
    tmp___0 = 1;
  }
  if (tmp___0) {
    return ((bool )0);
  } else {

  }
  {
  __cil_tmp11 = (struct drm_display_mode const *)mode;
  intel_sdvo_get_dtd_from_mode(& output_dtd, __cil_tmp11);
  tmp___1 = intel_sdvo_set_output_timing(intel_sdvo, & output_dtd);
  }
  if (tmp___1) {
    tmp___2 = 0;
  } else {
    tmp___2 = 1;
  }
  if (tmp___2) {
    return ((bool )0);
  } else {

  }
  return ((bool )1);
}
}
static bool intel_sdvo_set_input_timings_for_mode(struct intel_sdvo *intel_sdvo ,
                                                  struct drm_display_mode *mode ,
                                                  struct drm_display_mode *adjusted_mode )
{ bool tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  int tmp___2 ;
  bool tmp___3 ;
  int tmp___4 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  uint16_t __cil_tmp12 ;
  int __cil_tmp13 ;
  uint16_t __cil_tmp14 ;
  int __cil_tmp15 ;
  uint16_t __cil_tmp16 ;
  int __cil_tmp17 ;
  uint16_t __cil_tmp18 ;
  int __cil_tmp19 ;
  uint16_t __cil_tmp20 ;
  int __cil_tmp21 ;
  uint16_t __cil_tmp22 ;
  struct intel_sdvo_dtd *__cil_tmp23 ;
  struct intel_sdvo_dtd *__cil_tmp24 ;
  struct intel_sdvo_dtd const *__cil_tmp25 ;

  {
  {
  tmp = intel_sdvo_set_target_input(intel_sdvo);
  }
  if (tmp) {
    tmp___0 = 0;
  } else {
    tmp___0 = 1;
  }
  if (tmp___0) {
    return ((bool )0);
  } else {

  }
  {
  __cil_tmp10 = mode->clock;
  __cil_tmp11 = __cil_tmp10 / 10;
  __cil_tmp12 = (uint16_t )__cil_tmp11;
  __cil_tmp13 = (int )__cil_tmp12;
  __cil_tmp14 = (uint16_t )__cil_tmp13;
  __cil_tmp15 = mode->hdisplay;
  __cil_tmp16 = (uint16_t )__cil_tmp15;
  __cil_tmp17 = (int )__cil_tmp16;
  __cil_tmp18 = (uint16_t )__cil_tmp17;
  __cil_tmp19 = mode->vdisplay;
  __cil_tmp20 = (uint16_t )__cil_tmp19;
  __cil_tmp21 = (int )__cil_tmp20;
  __cil_tmp22 = (uint16_t )__cil_tmp21;
  tmp___1 = intel_sdvo_create_preferred_input_timing(intel_sdvo, __cil_tmp14, __cil_tmp18,
                                                     __cil_tmp22);
  }
  if (tmp___1) {
    tmp___2 = 0;
  } else {
    tmp___2 = 1;
  }
  if (tmp___2) {
    return ((bool )0);
  } else {

  }
  {
  __cil_tmp23 = & intel_sdvo->input_dtd;
  tmp___3 = intel_sdvo_get_preferred_input_timing(intel_sdvo, __cil_tmp23);
  }
  if (tmp___3) {
    tmp___4 = 0;
  } else {
    tmp___4 = 1;
  }
  if (tmp___4) {
    return ((bool )0);
  } else {

  }
  {
  __cil_tmp24 = & intel_sdvo->input_dtd;
  __cil_tmp25 = (struct intel_sdvo_dtd const *)__cil_tmp24;
  intel_sdvo_get_mode_from_dtd(adjusted_mode, __cil_tmp25);
  drm_mode_set_crtcinfo(adjusted_mode, 0);
  }
  return ((bool )1);
}
}
static bool intel_sdvo_mode_fixup(struct drm_encoder *encoder , struct drm_display_mode *mode ,
                                  struct drm_display_mode *adjusted_mode )
{ struct intel_sdvo *intel_sdvo ;
  struct intel_sdvo *tmp ;
  int multiplier ;
  bool tmp___0 ;
  int tmp___1 ;
  bool tmp___2 ;
  int tmp___3 ;
  bool __cil_tmp11 ;
  bool __cil_tmp12 ;
  struct drm_display_mode *__cil_tmp13 ;

  {
  {
  tmp = to_intel_sdvo(encoder);
  intel_sdvo = tmp;
  }
  {
  __cil_tmp11 = intel_sdvo->is_tv;
  if ((int )__cil_tmp11) {
    {
    tmp___0 = intel_sdvo_set_output_timings_from_mode(intel_sdvo, mode);
    }
    if (tmp___0) {
      tmp___1 = 0;
    } else {
      tmp___1 = 1;
    }
    if (tmp___1) {
      return ((bool )0);
    } else {

    }
    {
    intel_sdvo_set_input_timings_for_mode(intel_sdvo, mode, adjusted_mode);
    }
  } else {
    {
    __cil_tmp12 = intel_sdvo->is_lvds;
    if ((int )__cil_tmp12) {
      {
      __cil_tmp13 = intel_sdvo->sdvo_lvds_fixed_mode;
      tmp___2 = intel_sdvo_set_output_timings_from_mode(intel_sdvo, __cil_tmp13);
      }
      if (tmp___2) {
        tmp___3 = 0;
      } else {
        tmp___3 = 1;
      }
      if (tmp___3) {
        return ((bool )0);
      } else {

      }
      {
      intel_sdvo_set_input_timings_for_mode(intel_sdvo, mode, adjusted_mode);
      }
    } else {

    }
    }
  }
  }
  {
  multiplier = intel_sdvo_get_pixel_multiplier(adjusted_mode);
  intel_mode_set_pixel_multiplier(adjusted_mode, multiplier);
  }
  return ((bool )1);
}
}
static void intel_sdvo_mode_set(struct drm_encoder *encoder , struct drm_display_mode *mode ,
                                struct drm_display_mode *adjusted_mode )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct drm_crtc *crtc ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  struct intel_sdvo *intel_sdvo ;
  struct intel_sdvo *tmp ;
  u32 sdvox ;
  struct intel_sdvo_in_out_map in_out ;
  struct intel_sdvo_dtd input_dtd ;
  int pixel_multiplier ;
  int tmp___0 ;
  int rate ;
  bool tmp___1 ;
  int tmp___2 ;
  bool tmp___3 ;
  int tmp___4 ;
  bool tmp___5 ;
  int tmp___6 ;
  bool tmp___7 ;
  int tmp___8 ;
  bool tmp___9 ;
  int tmp___10 ;
  void *__cil_tmp27 ;
  struct drm_display_mode const *__cil_tmp28 ;
  struct drm_display_mode *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  u8 __cil_tmp32 ;
  void const *__cil_tmp33 ;
  uint16_t __cil_tmp34 ;
  int __cil_tmp35 ;
  u16 __cil_tmp36 ;
  bool __cil_tmp37 ;
  bool __cil_tmp38 ;
  uint16_t __cil_tmp39 ;
  int __cil_tmp40 ;
  u16 __cil_tmp41 ;
  struct drm_display_mode const *__cil_tmp42 ;
  bool __cil_tmp43 ;
  uint8_t __cil_tmp44 ;
  uint8_t __cil_tmp45 ;
  uint8_t __cil_tmp46 ;
  bool __cil_tmp47 ;
  u8 __cil_tmp48 ;
  int __cil_tmp49 ;
  u8 __cil_tmp50 ;
  void *__cil_tmp51 ;
  struct drm_i915_private *__cil_tmp52 ;
  struct intel_device_info const *__cil_tmp53 ;
  u8 __cil_tmp54 ;
  unsigned char __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  bool __cil_tmp57 ;
  uint32_t __cil_tmp58 ;
  void *__cil_tmp59 ;
  struct drm_i915_private *__cil_tmp60 ;
  struct intel_device_info const *__cil_tmp61 ;
  u8 __cil_tmp62 ;
  unsigned char __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  int __cil_tmp68 ;
  int __cil_tmp69 ;
  u32 __cil_tmp70 ;
  int __cil_tmp71 ;
  int __cil_tmp72 ;
  enum pipe __cil_tmp73 ;
  unsigned int __cil_tmp74 ;
  bool __cil_tmp75 ;
  void *__cil_tmp76 ;
  struct drm_i915_private *__cil_tmp77 ;
  struct intel_device_info const *__cil_tmp78 ;
  u8 __cil_tmp79 ;
  unsigned char __cil_tmp80 ;
  unsigned int __cil_tmp81 ;
  int __cil_tmp82 ;
  void *__cil_tmp83 ;
  struct drm_i915_private *__cil_tmp84 ;
  struct intel_device_info const *__cil_tmp85 ;
  unsigned char *__cil_tmp86 ;
  unsigned char *__cil_tmp87 ;
  unsigned char __cil_tmp88 ;
  unsigned int __cil_tmp89 ;
  void *__cil_tmp90 ;
  struct drm_i915_private *__cil_tmp91 ;
  struct intel_device_info const *__cil_tmp92 ;
  unsigned char *__cil_tmp93 ;
  unsigned char *__cil_tmp94 ;
  unsigned char __cil_tmp95 ;
  unsigned int __cil_tmp96 ;
  int __cil_tmp97 ;
  int __cil_tmp98 ;
  u32 __cil_tmp99 ;
  signed char __cil_tmp100 ;
  int __cil_tmp101 ;
  void *__cil_tmp102 ;
  struct drm_i915_private *__cil_tmp103 ;
  struct intel_device_info const *__cil_tmp104 ;
  u8 __cil_tmp105 ;
  unsigned char __cil_tmp106 ;
  unsigned int __cil_tmp107 ;

  {
  {
  dev = encoder->dev;
  __cil_tmp27 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp27;
  crtc = encoder->crtc;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  tmp = to_intel_sdvo(encoder);
  intel_sdvo = tmp;
  __cil_tmp28 = (struct drm_display_mode const *)adjusted_mode;
  tmp___0 = intel_mode_get_pixel_multiplier(__cil_tmp28);
  pixel_multiplier = tmp___0;
  }
  {
  __cil_tmp29 = (struct drm_display_mode *)0;
  __cil_tmp30 = (unsigned long )__cil_tmp29;
  __cil_tmp31 = (unsigned long )mode;
  if (__cil_tmp31 == __cil_tmp30) {
    return;
  } else {

  }
  }
  {
  in_out.in0 = intel_sdvo->attached_output;
  in_out.in1 = (u16 )0U;
  __cil_tmp32 = (u8 )7;
  __cil_tmp33 = (void const *)(& in_out);
  intel_sdvo_set_value(intel_sdvo, __cil_tmp32, __cil_tmp33, 4);
  __cil_tmp34 = intel_sdvo->attached_output;
  __cil_tmp35 = (int )__cil_tmp34;
  __cil_tmp36 = (u16 )__cil_tmp35;
  tmp___1 = intel_sdvo_set_target_output(intel_sdvo, __cil_tmp36);
  }
  if (tmp___1) {
    tmp___2 = 0;
  } else {
    tmp___2 = 1;
  }
  if (tmp___2) {
    return;
  } else {

  }
  {
  __cil_tmp37 = intel_sdvo->is_tv;
  if ((int )__cil_tmp37) {
    input_dtd = intel_sdvo->input_dtd;
  } else {
    {
    __cil_tmp38 = intel_sdvo->is_lvds;
    if ((int )__cil_tmp38) {
      input_dtd = intel_sdvo->input_dtd;
    } else {
      {
      __cil_tmp39 = intel_sdvo->attached_output;
      __cil_tmp40 = (int )__cil_tmp39;
      __cil_tmp41 = (u16 )__cil_tmp40;
      tmp___3 = intel_sdvo_set_target_output(intel_sdvo, __cil_tmp41);
      }
      if (tmp___3) {
        tmp___4 = 0;
      } else {
        tmp___4 = 1;
      }
      if (tmp___4) {
        return;
      } else {

      }
      {
      __cil_tmp42 = (struct drm_display_mode const *)adjusted_mode;
      intel_sdvo_get_dtd_from_mode(& input_dtd, __cil_tmp42);
      intel_sdvo_set_output_timing(intel_sdvo, & input_dtd);
      }
    }
    }
  }
  }
  {
  tmp___5 = intel_sdvo_set_target_input(intel_sdvo);
  }
  if (tmp___5) {
    tmp___6 = 0;
  } else {
    tmp___6 = 1;
  }
  if (tmp___6) {
    return;
  } else {

  }
  {
  __cil_tmp43 = intel_sdvo->has_hdmi_monitor;
  if ((int )__cil_tmp43) {
    {
    __cil_tmp44 = (uint8_t )1;
    intel_sdvo_set_encode(intel_sdvo, __cil_tmp44);
    __cil_tmp45 = (uint8_t )0;
    intel_sdvo_set_colorimetry(intel_sdvo, __cil_tmp45);
    intel_sdvo_set_avi_infoframe(intel_sdvo);
    }
  } else {
    {
    __cil_tmp46 = (uint8_t )0;
    intel_sdvo_set_encode(intel_sdvo, __cil_tmp46);
    }
  }
  }
  {
  __cil_tmp47 = intel_sdvo->is_tv;
  if ((int )__cil_tmp47) {
    {
    tmp___7 = intel_sdvo_set_tv_format(intel_sdvo);
    }
    if (tmp___7) {
      tmp___8 = 0;
    } else {
      tmp___8 = 1;
    }
    if (tmp___8) {
      return;
    } else {

    }
  } else {

  }
  }
  {
  intel_sdvo_set_input_timing(intel_sdvo, & input_dtd);
  }
  if (pixel_multiplier == 1) {
    goto case_1;
  } else
  if (pixel_multiplier == 2) {
    goto case_2;
  } else
  if (pixel_multiplier == 4) {
    goto case_4;
  } else {
    goto switch_default;
    if (0) {
      switch_default: ;
      case_1:
      rate = 1;
      goto ldv_38265;
      case_2:
      rate = 2;
      goto ldv_38265;
      case_4:
      rate = 8;
      goto ldv_38265;
    } else {

    }
  }
  ldv_38265:
  {
  __cil_tmp48 = (u8 )rate;
  __cil_tmp49 = (int )__cil_tmp48;
  __cil_tmp50 = (u8 )__cil_tmp49;
  tmp___9 = intel_sdvo_set_clock_rate_mult(intel_sdvo, __cil_tmp50);
  }
  if (tmp___9) {
    tmp___10 = 0;
  } else {
    tmp___10 = 1;
  }
  if (tmp___10) {
    return;
  } else {

  }
  {
  __cil_tmp51 = dev->dev_private;
  __cil_tmp52 = (struct drm_i915_private *)__cil_tmp51;
  __cil_tmp53 = __cil_tmp52->info;
  __cil_tmp54 = __cil_tmp53->gen;
  __cil_tmp55 = (unsigned char )__cil_tmp54;
  __cil_tmp56 = (unsigned int )__cil_tmp55;
  if (__cil_tmp56 > 3U) {
    sdvox = 0U;
    {
    __cil_tmp57 = intel_sdvo->is_hdmi;
    if ((int )__cil_tmp57) {
      __cil_tmp58 = intel_sdvo->color_range;
      sdvox = __cil_tmp58 | sdvox;
    } else {

    }
    }
    {
    __cil_tmp59 = dev->dev_private;
    __cil_tmp60 = (struct drm_i915_private *)__cil_tmp59;
    __cil_tmp61 = __cil_tmp60->info;
    __cil_tmp62 = __cil_tmp61->gen;
    __cil_tmp63 = (unsigned char )__cil_tmp62;
    __cil_tmp64 = (unsigned int )__cil_tmp63;
    if (__cil_tmp64 <= 4U) {
      sdvox = sdvox | 128U;
    } else {

    }
    }
    {
    __cil_tmp65 = adjusted_mode->flags;
    __cil_tmp66 = __cil_tmp65 & 4U;
    if (__cil_tmp66 != 0U) {
      sdvox = sdvox | 16U;
    } else {

    }
    }
    {
    __cil_tmp67 = adjusted_mode->flags;
    __cil_tmp68 = (int )__cil_tmp67;
    if (__cil_tmp68 & 1) {
      sdvox = sdvox | 8U;
    } else {

    }
    }
  } else {
    {
    __cil_tmp69 = intel_sdvo->sdvo_reg;
    __cil_tmp70 = (u32 )__cil_tmp69;
    sdvox = i915_read32___11(dev_priv, __cil_tmp70);
    }
    {
    __cil_tmp71 = intel_sdvo->sdvo_reg;
    if (__cil_tmp71 == 397632) {
      goto case_397632;
    } else {
      {
      __cil_tmp72 = intel_sdvo->sdvo_reg;
      if (__cil_tmp72 == 397664) {
        goto case_397664;
      } else
      if (0) {
        case_397632:
        sdvox = sdvox & 67321856U;
        goto ldv_38269;
        case_397664:
        sdvox = sdvox & 67239936U;
        goto ldv_38269;
      } else {

      }
      }
    }
    }
    ldv_38269:
    sdvox = sdvox | 4718720U;
  }
  }
  {
  __cil_tmp73 = intel_crtc->pipe;
  __cil_tmp74 = (unsigned int )__cil_tmp73;
  if (__cil_tmp74 == 1U) {
    sdvox = sdvox | 1073741824U;
  } else {

  }
  }
  {
  __cil_tmp75 = intel_sdvo->has_hdmi_audio;
  if ((int )__cil_tmp75) {
    sdvox = sdvox | 64U;
  } else {

  }
  }
  {
  __cil_tmp76 = dev->dev_private;
  __cil_tmp77 = (struct drm_i915_private *)__cil_tmp76;
  __cil_tmp78 = __cil_tmp77->info;
  __cil_tmp79 = __cil_tmp78->gen;
  __cil_tmp80 = (unsigned char )__cil_tmp79;
  __cil_tmp81 = (unsigned int )__cil_tmp80;
  if (__cil_tmp81 > 3U) {

  } else {
    {
    __cil_tmp82 = dev->pci_device;
    if (__cil_tmp82 == 10098) {

    } else {
      {
      __cil_tmp83 = dev->dev_private;
      __cil_tmp84 = (struct drm_i915_private *)__cil_tmp83;
      __cil_tmp85 = __cil_tmp84->info;
      __cil_tmp86 = (unsigned char *)__cil_tmp85;
      __cil_tmp87 = __cil_tmp86 + 1UL;
      __cil_tmp88 = *__cil_tmp87;
      __cil_tmp89 = (unsigned int )__cil_tmp88;
      if (__cil_tmp89 != 0U) {

      } else {
        {
        __cil_tmp90 = dev->dev_private;
        __cil_tmp91 = (struct drm_i915_private *)__cil_tmp90;
        __cil_tmp92 = __cil_tmp91->info;
        __cil_tmp93 = (unsigned char *)__cil_tmp92;
        __cil_tmp94 = __cil_tmp93 + 1UL;
        __cil_tmp95 = *__cil_tmp94;
        __cil_tmp96 = (unsigned int )__cil_tmp95;
        if (__cil_tmp96 != 0U) {

        } else {
          __cil_tmp97 = pixel_multiplier + -1;
          __cil_tmp98 = __cil_tmp97 << 23;
          __cil_tmp99 = (u32 )__cil_tmp98;
          sdvox = __cil_tmp99 | sdvox;
        }
        }
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp100 = (signed char )input_dtd.part2.sdvo_flags;
  __cil_tmp101 = (int )__cil_tmp100;
  if (__cil_tmp101 < 0) {
    {
    __cil_tmp102 = dev->dev_private;
    __cil_tmp103 = (struct drm_i915_private *)__cil_tmp102;
    __cil_tmp104 = __cil_tmp103->info;
    __cil_tmp105 = __cil_tmp104->gen;
    __cil_tmp106 = (unsigned char )__cil_tmp105;
    __cil_tmp107 = (unsigned int )__cil_tmp106;
    if (__cil_tmp107 <= 4U) {
      sdvox = sdvox | 536870912U;
    } else {

    }
    }
  } else {

  }
  }
  {
  intel_sdvo_write_sdvox(intel_sdvo, sdvox);
  }
  return;
}
}
static void intel_sdvo_dpms(struct drm_encoder *encoder , int mode )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_sdvo *intel_sdvo ;
  struct intel_sdvo *tmp ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  u32 temp ;
  bool input1 ;
  bool input2 ;
  int i ;
  u8 status ;
  bool tmp___0 ;
  char *tmp___1 ;
  void *__cil_tmp16 ;
  struct drm_crtc *__cil_tmp17 ;
  u16 __cil_tmp18 ;
  int __cil_tmp19 ;
  u32 __cil_tmp20 ;
  int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  int __cil_tmp23 ;
  u32 __cil_tmp24 ;
  int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  enum pipe __cil_tmp27 ;
  int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  uint16_t __cil_tmp32 ;
  int __cil_tmp33 ;
  u16 __cil_tmp34 ;

  {
  {
  dev = encoder->dev;
  __cil_tmp16 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp16;
  tmp = to_intel_sdvo(encoder);
  intel_sdvo = tmp;
  __cil_tmp17 = encoder->crtc;
  __mptr = (struct drm_crtc const *)__cil_tmp17;
  intel_crtc = (struct intel_crtc *)__mptr;
  }
  if (mode != 0) {
    {
    __cil_tmp18 = (u16 )0;
    intel_sdvo_set_active_outputs(intel_sdvo, __cil_tmp18);
    }
    if (mode == 3) {
      {
      __cil_tmp19 = intel_sdvo->sdvo_reg;
      __cil_tmp20 = (u32 )__cil_tmp19;
      temp = i915_read32___11(dev_priv, __cil_tmp20);
      }
      {
      __cil_tmp21 = (int )temp;
      if (__cil_tmp21 < 0) {
        {
        __cil_tmp22 = temp & 2147483647U;
        intel_sdvo_write_sdvox(intel_sdvo, __cil_tmp22);
        }
      } else {

      }
      }
    } else {

    }
  } else {
    {
    __cil_tmp23 = intel_sdvo->sdvo_reg;
    __cil_tmp24 = (u32 )__cil_tmp23;
    temp = i915_read32___11(dev_priv, __cil_tmp24);
    }
    {
    __cil_tmp25 = (int )temp;
    if (__cil_tmp25 >= 0) {
      {
      __cil_tmp26 = temp | 2147483648U;
      intel_sdvo_write_sdvox(intel_sdvo, __cil_tmp26);
      }
    } else {

    }
    }
    i = 0;
    goto ldv_38287;
    ldv_38286:
    {
    __cil_tmp27 = intel_crtc->pipe;
    __cil_tmp28 = (int )__cil_tmp27;
    intel_wait_for_vblank(dev, __cil_tmp28);
    i = i + 1;
    }
    ldv_38287: ;
    if (i <= 1) {
      goto ldv_38286;
    } else {
      goto ldv_38288;
    }
    ldv_38288:
    {
    tmp___0 = intel_sdvo_get_trained_inputs(intel_sdvo, & input1, & input2);
    status = (u8 )tmp___0;
    }
    {
    __cil_tmp29 = (unsigned int )status;
    if (__cil_tmp29 == 1U) {
      if (! input1) {
        {
        __cil_tmp30 = intel_sdvo->sdvo_reg;
        if (__cil_tmp30 == 397632) {
          tmp___1 = (char *)"SDVOB";
        } else {
          {
          __cil_tmp31 = intel_sdvo->sdvo_reg;
          if (__cil_tmp31 == 921920) {
            tmp___1 = (char *)"SDVOB";
          } else {
            tmp___1 = (char *)"SDVOC";
          }
          }
        }
        }
        {
        drm_ut_debug_printk(4U, "drm", "intel_sdvo_dpms", "First %s output reported failure to sync\n",
                            tmp___1);
        }
      } else {

      }
    } else {

    }
    }
    {
    __cil_tmp32 = intel_sdvo->attached_output;
    __cil_tmp33 = (int )__cil_tmp32;
    __cil_tmp34 = (u16 )__cil_tmp33;
    intel_sdvo_set_active_outputs(intel_sdvo, __cil_tmp34);
    }
  }
  return;
}
}
static int intel_sdvo_mode_valid(struct drm_connector *connector , struct drm_display_mode *mode )
{ struct intel_sdvo *intel_sdvo ;
  struct intel_sdvo *tmp ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  bool __cil_tmp11 ;
  struct drm_display_mode *__cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  struct drm_display_mode *__cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;

  {
  {
  tmp = intel_attached_sdvo(connector);
  intel_sdvo = tmp;
  }
  {
  __cil_tmp5 = mode->flags;
  __cil_tmp6 = __cil_tmp5 & 32U;
  if (__cil_tmp6 != 0U) {
    return (8);
  } else {

  }
  }
  {
  __cil_tmp7 = mode->clock;
  __cil_tmp8 = intel_sdvo->pixel_clock_min;
  if (__cil_tmp8 > __cil_tmp7) {
    return (16);
  } else {

  }
  }
  {
  __cil_tmp9 = mode->clock;
  __cil_tmp10 = intel_sdvo->pixel_clock_max;
  if (__cil_tmp10 < __cil_tmp9) {
    return (15);
  } else {

  }
  }
  {
  __cil_tmp11 = intel_sdvo->is_lvds;
  if ((int )__cil_tmp11) {
    {
    __cil_tmp12 = intel_sdvo->sdvo_lvds_fixed_mode;
    __cil_tmp13 = __cil_tmp12->hdisplay;
    __cil_tmp14 = mode->hdisplay;
    if (__cil_tmp14 > __cil_tmp13) {
      return (29);
    } else {

    }
    }
    {
    __cil_tmp15 = intel_sdvo->sdvo_lvds_fixed_mode;
    __cil_tmp16 = __cil_tmp15->vdisplay;
    __cil_tmp17 = mode->vdisplay;
    if (__cil_tmp17 > __cil_tmp16) {
      return (29);
    } else {

    }
    }
  } else {

  }
  }
  return (0);
}
}
static bool intel_sdvo_get_capabilities(struct intel_sdvo *intel_sdvo , struct intel_sdvo_caps *caps )
{ bool tmp ;
  int tmp___0 ;
  u8 __cil_tmp5 ;
  void *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  int __cil_tmp8 ;
  u8 __cil_tmp9 ;
  int __cil_tmp10 ;
  u8 __cil_tmp11 ;
  int __cil_tmp12 ;
  u8 __cil_tmp13 ;
  int __cil_tmp14 ;
  u8 __cil_tmp15 ;
  int __cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  int __cil_tmp18 ;
  unsigned char __cil_tmp19 ;
  int __cil_tmp20 ;
  unsigned char __cil_tmp21 ;
  int __cil_tmp22 ;
  unsigned char __cil_tmp23 ;
  int __cil_tmp24 ;
  unsigned char __cil_tmp25 ;
  int __cil_tmp26 ;
  unsigned char __cil_tmp27 ;
  int __cil_tmp28 ;
  u16 __cil_tmp29 ;
  int __cil_tmp30 ;

  {
  {
  __cil_tmp5 = (u8 )2;
  __cil_tmp6 = (void *)caps;
  tmp = intel_sdvo_get_value(intel_sdvo, __cil_tmp5, __cil_tmp6, 8);
  }
  if (tmp) {
    tmp___0 = 0;
  } else {
    tmp___0 = 1;
  }
  if (tmp___0) {
    return ((bool )0);
  } else {

  }
  {
  __cil_tmp7 = caps->vendor_id;
  __cil_tmp8 = (int )__cil_tmp7;
  __cil_tmp9 = caps->device_id;
  __cil_tmp10 = (int )__cil_tmp9;
  __cil_tmp11 = caps->device_rev_id;
  __cil_tmp12 = (int )__cil_tmp11;
  __cil_tmp13 = caps->sdvo_version_major;
  __cil_tmp14 = (int )__cil_tmp13;
  __cil_tmp15 = caps->sdvo_version_minor;
  __cil_tmp16 = (int )__cil_tmp15;
  __cil_tmp17 = caps->sdvo_inputs_mask;
  __cil_tmp18 = (int )__cil_tmp17;
  __cil_tmp19 = caps->smooth_scaling;
  __cil_tmp20 = (int )__cil_tmp19;
  __cil_tmp21 = caps->sharp_scaling;
  __cil_tmp22 = (int )__cil_tmp21;
  __cil_tmp23 = caps->up_scaling;
  __cil_tmp24 = (int )__cil_tmp23;
  __cil_tmp25 = caps->down_scaling;
  __cil_tmp26 = (int )__cil_tmp25;
  __cil_tmp27 = caps->stall_support;
  __cil_tmp28 = (int )__cil_tmp27;
  __cil_tmp29 = caps->output_flags;
  __cil_tmp30 = (int )__cil_tmp29;
  drm_ut_debug_printk(4U, "drm", "intel_sdvo_get_capabilities", "SDVO capabilities:\n  vendor_id: %d\n  device_id: %d\n  device_rev_id: %d\n  sdvo_version_major: %d\n  sdvo_version_minor: %d\n  sdvo_inputs_mask: %d\n  smooth_scaling: %d\n  sharp_scaling: %d\n  up_scaling: %d\n  down_scaling: %d\n  stall_support: %d\n  output_flags: %d\n",
                      __cil_tmp8, __cil_tmp10, __cil_tmp12, __cil_tmp14, __cil_tmp16,
                      __cil_tmp18, __cil_tmp20, __cil_tmp22, __cil_tmp24, __cil_tmp26,
                      __cil_tmp28, __cil_tmp30);
  }
  return ((bool )1);
}
}
static bool intel_sdvo_multifunc_encoder(struct intel_sdvo *intel_sdvo )
{ int caps ;
  u16 __cil_tmp3 ;
  int __cil_tmp4 ;
  int __cil_tmp5 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;

  {
  __cil_tmp3 = intel_sdvo->caps.output_flags;
  __cil_tmp4 = (int )__cil_tmp3;
  caps = __cil_tmp4 & 15;
  {
  __cil_tmp5 = - caps;
  __cil_tmp6 = __cil_tmp5 & caps;
  __cil_tmp7 = __cil_tmp6 != 0;
  return ((bool )__cil_tmp7);
  }
}
}
static struct edid *intel_sdvo_get_edid(struct drm_connector *connector )
{ struct intel_sdvo *sdvo ;
  struct intel_sdvo *tmp ;
  struct edid *tmp___0 ;
  struct i2c_adapter *__cil_tmp5 ;

  {
  {
  tmp = intel_attached_sdvo(connector);
  sdvo = tmp;
  __cil_tmp5 = & sdvo->ddc;
  tmp___0 = drm_get_edid(connector, __cil_tmp5);
  }
  return (tmp___0);
}
}
static struct edid *intel_sdvo_get_analog_edid(struct drm_connector *connector )
{ struct drm_i915_private *dev_priv ;
  struct edid *tmp ;
  struct drm_device *__cil_tmp4 ;
  void *__cil_tmp5 ;
  int __cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct intel_gmbus *__cil_tmp8 ;
  struct intel_gmbus *__cil_tmp9 ;
  struct i2c_adapter *__cil_tmp10 ;

  {
  {
  __cil_tmp4 = connector->dev;
  __cil_tmp5 = __cil_tmp4->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  __cil_tmp6 = dev_priv->crt_ddc_pin;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = dev_priv->gmbus;
  __cil_tmp9 = __cil_tmp8 + __cil_tmp7;
  __cil_tmp10 = & __cil_tmp9->adapter;
  tmp = drm_get_edid(connector, __cil_tmp10);
  }
  return (tmp);
}
}
enum drm_connector_status intel_sdvo_hdmi_sink_detect(struct drm_connector *connector )
{ struct intel_sdvo *intel_sdvo ;
  struct intel_sdvo *tmp ;
  enum drm_connector_status status ;
  struct edid *edid ;
  u8 ddc ;
  u8 saved_ddc ;
  bool tmp___0 ;
  struct intel_sdvo_connector *intel_sdvo_connector ;
  struct intel_sdvo_connector *tmp___1 ;
  struct edid *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  uint8_t __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  struct edid *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  struct edid *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct edid *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  struct edid *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  u8 __cil_tmp32 ;
  signed char __cil_tmp33 ;
  int __cil_tmp34 ;
  bool __cil_tmp35 ;
  void const *__cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;

  {
  {
  tmp = intel_attached_sdvo(connector);
  intel_sdvo = tmp;
  edid = intel_sdvo_get_edid(connector);
  }
  {
  __cil_tmp11 = (struct edid *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = (unsigned long )edid;
  if (__cil_tmp13 == __cil_tmp12) {
    {
    tmp___0 = intel_sdvo_multifunc_encoder(intel_sdvo);
    }
    if ((int )tmp___0) {
      saved_ddc = intel_sdvo->ddc_bus;
      __cil_tmp14 = intel_sdvo->ddc_bus;
      __cil_tmp15 = (int )__cil_tmp14;
      __cil_tmp16 = __cil_tmp15 >> 1;
      ddc = (u8 )__cil_tmp16;
      goto ldv_38322;
      ldv_38321:
      {
      intel_sdvo->ddc_bus = ddc;
      edid = intel_sdvo_get_edid(connector);
      }
      {
      __cil_tmp17 = (struct edid *)0;
      __cil_tmp18 = (unsigned long )__cil_tmp17;
      __cil_tmp19 = (unsigned long )edid;
      if (__cil_tmp19 != __cil_tmp18) {
        goto ldv_38320;
      } else {

      }
      }
      __cil_tmp20 = (int )ddc;
      __cil_tmp21 = __cil_tmp20 >> 1;
      ddc = (u8 )__cil_tmp21;
      ldv_38322: ;
      {
      __cil_tmp22 = (unsigned int )ddc;
      if (__cil_tmp22 > 1U) {
        goto ldv_38321;
      } else {
        goto ldv_38320;
      }
      }
      ldv_38320: ;
      {
      __cil_tmp23 = (struct edid *)0;
      __cil_tmp24 = (unsigned long )__cil_tmp23;
      __cil_tmp25 = (unsigned long )edid;
      if (__cil_tmp25 == __cil_tmp24) {
        intel_sdvo->ddc_bus = saved_ddc;
      } else {

      }
      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp26 = (struct edid *)0;
  __cil_tmp27 = (unsigned long )__cil_tmp26;
  __cil_tmp28 = (unsigned long )edid;
  if (__cil_tmp28 == __cil_tmp27) {
    {
    edid = intel_sdvo_get_analog_edid(connector);
    }
  } else {

  }
  }
  status = (enum drm_connector_status )3;
  {
  __cil_tmp29 = (struct edid *)0;
  __cil_tmp30 = (unsigned long )__cil_tmp29;
  __cil_tmp31 = (unsigned long )edid;
  if (__cil_tmp31 != __cil_tmp30) {
    {
    __cil_tmp32 = edid->input;
    __cil_tmp33 = (signed char )__cil_tmp32;
    __cil_tmp34 = (int )__cil_tmp33;
    if (__cil_tmp34 < 0) {
      status = (enum drm_connector_status )1;
      {
      __cil_tmp35 = intel_sdvo->is_hdmi;
      if ((int )__cil_tmp35) {
        {
        intel_sdvo->has_hdmi_monitor = drm_detect_hdmi_monitor(edid);
        intel_sdvo->has_hdmi_audio = drm_detect_monitor_audio(edid);
        }
      } else {

      }
      }
    } else {
      status = (enum drm_connector_status )2;
    }
    }
    {
    connector->display_info.raw_edid = (char *)0;
    __cil_tmp36 = (void const *)edid;
    kfree(__cil_tmp36);
    }
  } else {

  }
  }
  {
  __cil_tmp37 = (unsigned int )status;
  if (__cil_tmp37 == 1U) {
    {
    tmp___1 = to_intel_sdvo_connector(connector);
    intel_sdvo_connector = tmp___1;
    }
    {
    __cil_tmp38 = intel_sdvo_connector->force_audio;
    if (__cil_tmp38 != 0) {
      __cil_tmp39 = intel_sdvo_connector->force_audio;
      __cil_tmp40 = __cil_tmp39 > 0;
      intel_sdvo->has_hdmi_audio = (bool )__cil_tmp40;
    } else {

    }
    }
  } else {

  }
  }
  return (status);
}
}
static enum drm_connector_status intel_sdvo_detect(struct drm_connector *connector ,
                                                   bool force )
{ uint16_t response ;
  struct intel_sdvo *intel_sdvo ;
  struct intel_sdvo *tmp ;
  struct intel_sdvo_connector *intel_sdvo_connector ;
  struct intel_sdvo_connector *tmp___0 ;
  enum drm_connector_status ret ;
  bool tmp___1 ;
  int tmp___2 ;
  unsigned long __ms ;
  unsigned long tmp___3 ;
  bool tmp___4 ;
  int tmp___5 ;
  struct edid *edid ;
  u8 __cil_tmp16 ;
  void const *__cil_tmp17 ;
  u16 __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  void *__cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  uint16_t __cil_tmp26 ;
  int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  int __cil_tmp29 ;
  uint16_t __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  uint16_t __cil_tmp34 ;
  int __cil_tmp35 ;
  int __cil_tmp36 ;
  struct edid *__cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  struct edid *__cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  unsigned long __cil_tmp42 ;
  u8 __cil_tmp43 ;
  signed char __cil_tmp44 ;
  int __cil_tmp45 ;
  void const *__cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  int __cil_tmp48 ;
  int __cil_tmp49 ;
  int __cil_tmp50 ;
  int __cil_tmp51 ;
  struct drm_display_mode *__cil_tmp52 ;
  unsigned long __cil_tmp53 ;
  struct drm_display_mode *__cil_tmp54 ;
  unsigned long __cil_tmp55 ;
  int __cil_tmp56 ;

  {
  {
  tmp = intel_attached_sdvo(connector);
  intel_sdvo = tmp;
  tmp___0 = to_intel_sdvo_connector(connector);
  intel_sdvo_connector = tmp___0;
  __cil_tmp16 = (u8 )11;
  __cil_tmp17 = (void const *)0;
  tmp___1 = intel_sdvo_write_cmd(intel_sdvo, __cil_tmp16, __cil_tmp17, 0);
  }
  if (tmp___1) {
    tmp___2 = 0;
  } else {
    tmp___2 = 1;
  }
  if (tmp___2) {
    return ((enum drm_connector_status )3);
  } else {

  }
  {
  __cil_tmp18 = intel_sdvo->caps.output_flags;
  __cil_tmp19 = (int )__cil_tmp18;
  __cil_tmp20 = __cil_tmp19 & 12;
  if (__cil_tmp20 != 0) {
    __ms = 30UL;
    goto ldv_38334;
    ldv_38333:
    {
    __const_udelay(4295000UL);
    }
    ldv_38334:
    tmp___3 = __ms;
    __ms = __ms - 1UL;
    if (tmp___3 != 0UL) {
      goto ldv_38333;
    } else {
      goto ldv_38335;
    }
    ldv_38335: ;
  } else {

  }
  }
  {
  __cil_tmp21 = (void *)(& response);
  tmp___4 = intel_sdvo_read_response(intel_sdvo, __cil_tmp21, 2);
  }
  if (tmp___4) {
    tmp___5 = 0;
  } else {
    tmp___5 = 1;
  }
  if (tmp___5) {
    return ((enum drm_connector_status )3);
  } else {

  }
  {
  __cil_tmp22 = (int )response;
  __cil_tmp23 = __cil_tmp22 & 255;
  __cil_tmp24 = (int )response;
  __cil_tmp25 = __cil_tmp24 >> 8;
  __cil_tmp26 = intel_sdvo_connector->output_flag;
  __cil_tmp27 = (int )__cil_tmp26;
  drm_ut_debug_printk(4U, "drm", "intel_sdvo_detect", "SDVO response %d %d [%x]\n",
                      __cil_tmp23, __cil_tmp25, __cil_tmp27);
  }
  {
  __cil_tmp28 = (unsigned int )response;
  if (__cil_tmp28 == 0U) {
    return ((enum drm_connector_status )2);
  } else {

  }
  }
  intel_sdvo->attached_output = response;
  intel_sdvo->has_hdmi_monitor = (bool )0;
  intel_sdvo->has_hdmi_audio = (bool )0;
  {
  __cil_tmp29 = (int )response;
  __cil_tmp30 = intel_sdvo_connector->output_flag;
  __cil_tmp31 = (int )__cil_tmp30;
  __cil_tmp32 = __cil_tmp31 & __cil_tmp29;
  __cil_tmp33 = (unsigned int )__cil_tmp32;
  if (__cil_tmp33 == 0U) {
    ret = (enum drm_connector_status )2;
  } else {
    {
    __cil_tmp34 = intel_sdvo_connector->output_flag;
    __cil_tmp35 = (int )__cil_tmp34;
    __cil_tmp36 = __cil_tmp35 & 257;
    if (__cil_tmp36 != 0) {
      {
      ret = intel_sdvo_hdmi_sink_detect(connector);
      }
    } else {
      {
      edid = intel_sdvo_get_edid(connector);
      }
      {
      __cil_tmp37 = (struct edid *)0;
      __cil_tmp38 = (unsigned long )__cil_tmp37;
      __cil_tmp39 = (unsigned long )edid;
      if (__cil_tmp39 == __cil_tmp38) {
        {
        edid = intel_sdvo_get_analog_edid(connector);
        }
      } else {

      }
      }
      {
      __cil_tmp40 = (struct edid *)0;
      __cil_tmp41 = (unsigned long )__cil_tmp40;
      __cil_tmp42 = (unsigned long )edid;
      if (__cil_tmp42 != __cil_tmp41) {
        {
        __cil_tmp43 = edid->input;
        __cil_tmp44 = (signed char )__cil_tmp43;
        __cil_tmp45 = (int )__cil_tmp44;
        if (__cil_tmp45 < 0) {
          ret = (enum drm_connector_status )2;
        } else {
          ret = (enum drm_connector_status )1;
        }
        }
        {
        connector->display_info.raw_edid = (char *)0;
        __cil_tmp46 = (void const *)edid;
        kfree(__cil_tmp46);
        }
      } else {
        ret = (enum drm_connector_status )1;
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp47 = (unsigned int )ret;
  if (__cil_tmp47 == 1U) {
    intel_sdvo->is_tv = (bool )0;
    intel_sdvo->is_lvds = (bool )0;
    intel_sdvo->base.needs_tv_clock = (bool )0;
    {
    __cil_tmp48 = (int )response;
    __cil_tmp49 = __cil_tmp48 & 12;
    if (__cil_tmp49 != 0) {
      intel_sdvo->is_tv = (bool )1;
      intel_sdvo->base.needs_tv_clock = (bool )1;
    } else {

    }
    }
    {
    __cil_tmp50 = (int )response;
    __cil_tmp51 = __cil_tmp50 & 16448;
    if (__cil_tmp51 != 0) {
      __cil_tmp52 = (struct drm_display_mode *)0;
      __cil_tmp53 = (unsigned long )__cil_tmp52;
      __cil_tmp54 = intel_sdvo->sdvo_lvds_fixed_mode;
      __cil_tmp55 = (unsigned long )__cil_tmp54;
      __cil_tmp56 = __cil_tmp55 != __cil_tmp53;
      intel_sdvo->is_lvds = (bool )__cil_tmp56;
    } else {

    }
    }
  } else {

  }
  }
  return (ret);
}
}
static void intel_sdvo_get_ddc_modes(struct drm_connector *connector )
{ struct edid *edid ;
  struct intel_sdvo_connector *intel_sdvo_connector ;
  struct intel_sdvo_connector *tmp ;
  bool monitor_is_digital ;
  bool connector_is_digital ;
  struct edid *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  struct edid *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  u8 __cil_tmp13 ;
  signed char __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  uint16_t __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  void const *__cil_tmp23 ;

  {
  {
  edid = intel_sdvo_get_edid(connector);
  }
  {
  __cil_tmp7 = (struct edid *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = (unsigned long )edid;
  if (__cil_tmp9 == __cil_tmp8) {
    {
    edid = intel_sdvo_get_analog_edid(connector);
    }
  } else {

  }
  }
  {
  __cil_tmp10 = (struct edid *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = (unsigned long )edid;
  if (__cil_tmp12 != __cil_tmp11) {
    {
    tmp = to_intel_sdvo_connector(connector);
    intel_sdvo_connector = tmp;
    __cil_tmp13 = edid->input;
    __cil_tmp14 = (signed char )__cil_tmp13;
    __cil_tmp15 = (int )__cil_tmp14;
    __cil_tmp16 = __cil_tmp15 < 0;
    monitor_is_digital = (bool )__cil_tmp16;
    __cil_tmp17 = intel_sdvo_connector->output_flag;
    __cil_tmp18 = (int )__cil_tmp17;
    __cil_tmp19 = __cil_tmp18 & 257;
    __cil_tmp20 = __cil_tmp19 != 0;
    connector_is_digital = (bool )__cil_tmp20;
    }
    {
    __cil_tmp21 = (int )monitor_is_digital;
    __cil_tmp22 = (int )connector_is_digital;
    if (__cil_tmp22 == __cil_tmp21) {
      {
      drm_mode_connector_update_edid_property(connector, edid);
      drm_add_edid_modes(connector, edid);
      }
    } else {

    }
    }
    {
    connector->display_info.raw_edid = (char *)0;
    __cil_tmp23 = (void const *)edid;
    kfree(__cil_tmp23);
    }
  } else {

  }
  }
  return;
}
}
static struct drm_display_mode const sdvo_tv_modes[19U] =
  { {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'3', (char )'2',
                                                                 (char )'0', (char )'x',
                                                                 (char )'2', (char )'0',
                                                                 (char )'0', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 5815, 320, 321, 384, 416, 0, 200, 201, 232,
      233, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
      0, 0, 0},
        {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'3', (char )'2',
                                                                 (char )'0', (char )'x',
                                                                 (char )'2', (char )'4',
                                                                 (char )'0', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 6814, 320, 321, 384, 416, 0, 240, 241, 272,
      273, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
      0, 0, 0},
        {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'4', (char )'0',
                                                                 (char )'0', (char )'x',
                                                                 (char )'3', (char )'0',
                                                                 (char )'0', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 9910, 400, 401, 464, 496, 0, 300, 301, 332,
      333, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
      0, 0, 0},
        {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'6', (char )'4',
                                                                 (char )'0', (char )'x',
                                                                 (char )'3', (char )'5',
                                                                 (char )'0', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 16913, 640, 641, 704, 736, 0, 350, 351, 382,
      383, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
      0, 0, 0},
        {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'6', (char )'4',
                                                                 (char )'0', (char )'x',
                                                                 (char )'4', (char )'0',
                                                                 (char )'0', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 19121, 640, 641, 704, 736, 0, 400, 401, 432,
      433, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
      0, 0, 0},
        {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'6', (char )'4',
                                                                 (char )'0', (char )'x',
                                                                 (char )'4', (char )'8',
                                                                 (char )'0', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 22654, 640, 641, 704, 736, 0, 480, 481, 512,
      513, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
      0, 0, 0},
        {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'7', (char )'0',
                                                                 (char )'4', (char )'x',
                                                                 (char )'4', (char )'8',
                                                                 (char )'0', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 24624, 704, 705, 768, 800, 0, 480, 481, 512,
      513, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
      0, 0, 0},
        {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'7', (char )'0',
                                                                 (char )'4', (char )'x',
                                                                 (char )'5', (char )'7',
                                                                 (char )'6', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 29232, 704, 705, 768, 800, 0, 576, 577, 608,
      609, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
      0, 0, 0},
        {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'7', (char )'2',
                                                                 (char )'0', (char )'x',
                                                                 (char )'3', (char )'5',
                                                                 (char )'0', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 18751, 720, 721, 784, 816, 0, 350, 351, 382,
      383, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
      0, 0, 0},
        {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'7', (char )'2',
                                                                 (char )'0', (char )'x',
                                                                 (char )'4', (char )'0',
                                                                 (char )'0', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 21199, 720, 721, 784, 816, 0, 400, 401, 432,
      433, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
      0, 0, 0},
        {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'7', (char )'2',
                                                                 (char )'0', (char )'x',
                                                                 (char )'4', (char )'8',
                                                                 (char )'0', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 25116, 720, 721, 784, 816, 0, 480, 481, 512,
      513, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
      0, 0, 0},
        {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'7', (char )'2',
                                                                 (char )'0', (char )'x',
                                                                 (char )'5', (char )'4',
                                                                 (char )'0', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 28054, 720, 721, 784, 816, 0, 540, 541, 572,
      573, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
      0, 0, 0},
        {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'7', (char )'2',
                                                                 (char )'0', (char )'x',
                                                                 (char )'5', (char )'7',
                                                                 (char )'6', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 29816, 720, 721, 784, 816, 0, 576, 577, 608,
      609, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
      0, 0, 0},
        {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'7', (char )'6',
                                                                 (char )'8', (char )'x',
                                                                 (char )'5', (char )'7',
                                                                 (char )'6', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 31570, 768, 769, 832, 864, 0, 576, 577, 608,
      609, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
      0, 0, 0},
        {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'8', (char )'0',
                                                                 (char )'0', (char )'x',
                                                                 (char )'6', (char )'0',
                                                                 (char )'0', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 34030, 800, 801, 864, 896, 0, 600, 601, 632,
      633, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
      0, 0, 0},
        {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'8', (char )'3',
                                                                 (char )'2', (char )'x',
                                                                 (char )'6', (char )'2',
                                                                 (char )'4', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 36581, 832, 833, 896, 928, 0, 624, 625, 656,
      657, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
      0, 0, 0},
        {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'9', (char )'2',
                                                                 (char )'0', (char )'x',
                                                                 (char )'7', (char )'6',
                                                                 (char )'6', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 48707, 920, 921, 984, 1016, 0, 766, 767, 798,
      799, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
      0, 0, 0},
        {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'1', (char )'0',
                                                                 (char )'2', (char )'4',
                                                                 (char )'x', (char )'7',
                                                                 (char )'6', (char )'8',
                                                                 (char )'\000'}, 0,
      (enum drm_mode_status )0, 64, 53827, 1024, 1025, 1088, 1120, 0, 768, 769, 800,
      801, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (int *)0,
      0, 0, 0},
        {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'1', (char )'2',
                                                                 (char )'8', (char )'0',
                                                                 (char )'x', (char )'1',
                                                                 (char )'0', (char )'2',
                                                                 (char )'4', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 87265, 1280, 1281, 1344, 1376, 0, 1024, 1025,
      1056, 1057, 0, 5U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
      0, (int *)0, 0, 0, 0}};
static void intel_sdvo_get_tv_modes(struct drm_connector *connector )
{ struct intel_sdvo *intel_sdvo ;
  struct intel_sdvo *tmp ;
  struct intel_sdvo_sdtv_resolution_request tv_res ;
  uint32_t reply ;
  uint32_t format_map ;
  int i ;
  size_t __len ;
  unsigned long _min1 ;
  unsigned long _min2 ;
  unsigned long tmp___0 ;
  void *__ret ;
  bool tmp___1 ;
  int tmp___2 ;
  bool tmp___3 ;
  int tmp___4 ;
  bool tmp___5 ;
  int tmp___6 ;
  struct drm_display_mode *nmode ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  void *__cil_tmp22 ;
  void const *__cil_tmp23 ;
  uint16_t __cil_tmp24 ;
  int __cil_tmp25 ;
  u16 __cil_tmp26 ;
  u8 __cil_tmp27 ;
  void const *__cil_tmp28 ;
  void *__cil_tmp29 ;
  int __cil_tmp30 ;
  uint32_t __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  struct drm_device *__cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  struct drm_display_mode const *__cil_tmp35 ;
  struct drm_display_mode const *__cil_tmp36 ;
  struct drm_display_mode *__cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  unsigned int __cil_tmp40 ;

  {
  {
  tmp = intel_attached_sdvo(connector);
  intel_sdvo = tmp;
  reply = 0U;
  format_map = 0U;
  __cil_tmp20 = intel_sdvo->tv_format_index;
  __cil_tmp21 = 1 << __cil_tmp20;
  format_map = (uint32_t )__cil_tmp21;
  _min1 = 4UL;
  _min2 = 3UL;
  }
  if (_min1 < _min2) {
    tmp___0 = _min1;
  } else {
    tmp___0 = _min2;
  }
  {
  __len = tmp___0;
  __cil_tmp22 = (void *)(& tv_res);
  __cil_tmp23 = (void const *)(& format_map);
  __ret = __builtin_memcpy(__cil_tmp22, __cil_tmp23, __len);
  __cil_tmp24 = intel_sdvo->attached_output;
  __cil_tmp25 = (int )__cil_tmp24;
  __cil_tmp26 = (u16 )__cil_tmp25;
  tmp___1 = intel_sdvo_set_target_output(intel_sdvo, __cil_tmp26);
  }
  if (tmp___1) {
    tmp___2 = 0;
  } else {
    tmp___2 = 1;
  }
  if (tmp___2) {
    return;
  } else {

  }
  {
  __cil_tmp27 = (u8 )131;
  __cil_tmp28 = (void const *)(& tv_res);
  tmp___3 = intel_sdvo_write_cmd(intel_sdvo, __cil_tmp27, __cil_tmp28, 3);
  }
  if (tmp___3) {
    tmp___4 = 0;
  } else {
    tmp___4 = 1;
  }
  if (tmp___4) {
    return;
  } else {

  }
  {
  __cil_tmp29 = (void *)(& reply);
  tmp___5 = intel_sdvo_read_response(intel_sdvo, __cil_tmp29, 3);
  }
  if (tmp___5) {
    tmp___6 = 0;
  } else {
    tmp___6 = 1;
  }
  if (tmp___6) {
    return;
  } else {

  }
  i = 0;
  goto ldv_38367;
  ldv_38366: ;
  {
  __cil_tmp30 = 1 << i;
  __cil_tmp31 = (uint32_t )__cil_tmp30;
  __cil_tmp32 = __cil_tmp31 & reply;
  if (__cil_tmp32 != 0U) {
    {
    __cil_tmp33 = connector->dev;
    __cil_tmp34 = (unsigned long )i;
    __cil_tmp35 = (struct drm_display_mode const *)(& sdvo_tv_modes);
    __cil_tmp36 = __cil_tmp35 + __cil_tmp34;
    nmode = drm_mode_duplicate(__cil_tmp33, __cil_tmp36);
    }
    {
    __cil_tmp37 = (struct drm_display_mode *)0;
    __cil_tmp38 = (unsigned long )__cil_tmp37;
    __cil_tmp39 = (unsigned long )nmode;
    if (__cil_tmp39 != __cil_tmp38) {
      {
      drm_mode_probed_add(connector, nmode);
      }
    } else {

    }
    }
  } else {

  }
  }
  i = i + 1;
  ldv_38367: ;
  {
  __cil_tmp40 = (unsigned int )i;
  if (__cil_tmp40 <= 18U) {
    goto ldv_38366;
  } else {
    goto ldv_38368;
  }
  }
  ldv_38368: ;
  return;
}
}
static void intel_sdvo_get_lvds_modes(struct drm_connector *connector )
{ struct intel_sdvo *intel_sdvo ;
  struct intel_sdvo *tmp ;
  struct drm_i915_private *dev_priv ;
  struct drm_display_mode *newmode ;
  int tmp___0 ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  struct drm_device *__cil_tmp9 ;
  void *__cil_tmp10 ;
  struct i2c_adapter *__cil_tmp11 ;
  struct list_head *__cil_tmp12 ;
  struct list_head const *__cil_tmp13 ;
  struct drm_display_mode *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct drm_display_mode *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct drm_device *__cil_tmp18 ;
  struct drm_display_mode *__cil_tmp19 ;
  struct drm_display_mode const *__cil_tmp20 ;
  struct drm_display_mode *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  struct list_head *__cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  struct drm_device *__cil_tmp27 ;
  struct drm_display_mode const *__cil_tmp28 ;
  struct drm_display_mode *__cil_tmp29 ;
  struct list_head *__cil_tmp30 ;
  struct list_head *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  struct list_head *__cil_tmp33 ;
  unsigned long __cil_tmp34 ;

  {
  {
  tmp = intel_attached_sdvo(connector);
  intel_sdvo = tmp;
  __cil_tmp9 = connector->dev;
  __cil_tmp10 = __cil_tmp9->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  __cil_tmp11 = intel_sdvo->i2c;
  intel_ddc_get_modes(connector, __cil_tmp11);
  __cil_tmp12 = & connector->probed_modes;
  __cil_tmp13 = (struct list_head const *)__cil_tmp12;
  tmp___0 = list_empty(__cil_tmp13);
  }
  if (tmp___0 == 0) {
    goto end;
  } else {

  }
  {
  __cil_tmp14 = (struct drm_display_mode *)0;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = dev_priv->sdvo_lvds_vbt_mode;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  if (__cil_tmp17 != __cil_tmp15) {
    {
    __cil_tmp18 = connector->dev;
    __cil_tmp19 = dev_priv->sdvo_lvds_vbt_mode;
    __cil_tmp20 = (struct drm_display_mode const *)__cil_tmp19;
    newmode = drm_mode_duplicate(__cil_tmp18, __cil_tmp20);
    }
    {
    __cil_tmp21 = (struct drm_display_mode *)0;
    __cil_tmp22 = (unsigned long )__cil_tmp21;
    __cil_tmp23 = (unsigned long )newmode;
    if (__cil_tmp23 != __cil_tmp22) {
      {
      newmode->type = 72;
      drm_mode_probed_add(connector, newmode);
      }
    } else {

    }
    }
  } else {

  }
  }
  end:
  __cil_tmp24 = connector->probed_modes.next;
  __mptr = (struct list_head const *)__cil_tmp24;
  newmode = (struct drm_display_mode *)__mptr;
  goto ldv_38382;
  ldv_38381: ;
  {
  __cil_tmp25 = newmode->type;
  __cil_tmp26 = __cil_tmp25 & 8;
  if (__cil_tmp26 != 0) {
    {
    __cil_tmp27 = connector->dev;
    __cil_tmp28 = (struct drm_display_mode const *)newmode;
    intel_sdvo->sdvo_lvds_fixed_mode = drm_mode_duplicate(__cil_tmp27, __cil_tmp28);
    __cil_tmp29 = intel_sdvo->sdvo_lvds_fixed_mode;
    drm_mode_set_crtcinfo(__cil_tmp29, 0);
    intel_sdvo->is_lvds = (bool )1;
    }
    goto ldv_38380;
  } else {

  }
  }
  __cil_tmp30 = newmode->head.next;
  __mptr___0 = (struct list_head const *)__cil_tmp30;
  newmode = (struct drm_display_mode *)__mptr___0;
  ldv_38382: ;
  {
  __cil_tmp31 = & connector->probed_modes;
  __cil_tmp32 = (unsigned long )__cil_tmp31;
  __cil_tmp33 = & newmode->head;
  __cil_tmp34 = (unsigned long )__cil_tmp33;
  if (__cil_tmp34 != __cil_tmp32) {
    goto ldv_38381;
  } else {
    goto ldv_38380;
  }
  }
  ldv_38380: ;
  return;
}
}
static int intel_sdvo_get_modes(struct drm_connector *connector )
{ struct intel_sdvo_connector *intel_sdvo_connector ;
  struct intel_sdvo_connector *tmp ;
  int tmp___0 ;
  uint16_t __cil_tmp5 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  uint16_t __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  struct list_head *__cil_tmp11 ;
  struct list_head const *__cil_tmp12 ;

  {
  {
  tmp = to_intel_sdvo_connector(connector);
  intel_sdvo_connector = tmp;
  }
  {
  __cil_tmp5 = intel_sdvo_connector->output_flag;
  __cil_tmp6 = (int )__cil_tmp5;
  __cil_tmp7 = __cil_tmp6 & 12;
  if (__cil_tmp7 != 0) {
    {
    intel_sdvo_get_tv_modes(connector);
    }
  } else {
    {
    __cil_tmp8 = intel_sdvo_connector->output_flag;
    __cil_tmp9 = (int )__cil_tmp8;
    __cil_tmp10 = __cil_tmp9 & 16448;
    if (__cil_tmp10 != 0) {
      {
      intel_sdvo_get_lvds_modes(connector);
      }
    } else {
      {
      intel_sdvo_get_ddc_modes(connector);
      }
    }
    }
  }
  }
  {
  __cil_tmp11 = & connector->probed_modes;
  __cil_tmp12 = (struct list_head const *)__cil_tmp11;
  tmp___0 = list_empty(__cil_tmp12);
  }
  return (tmp___0 == 0);
}
}
static void intel_sdvo_destroy_enhance_property(struct drm_connector *connector )
{ struct intel_sdvo_connector *intel_sdvo_connector ;
  struct intel_sdvo_connector *tmp ;
  struct drm_device *dev ;
  struct drm_property *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  struct drm_property *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct drm_property *__cil_tmp9 ;
  struct drm_property *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct drm_property *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct drm_property *__cil_tmp14 ;
  struct drm_property *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct drm_property *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  struct drm_property *__cil_tmp19 ;
  struct drm_property *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  struct drm_property *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  struct drm_property *__cil_tmp24 ;
  struct drm_property *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  struct drm_property *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  struct drm_property *__cil_tmp29 ;
  struct drm_property *__cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  struct drm_property *__cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  struct drm_property *__cil_tmp34 ;
  struct drm_property *__cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  struct drm_property *__cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  struct drm_property *__cil_tmp39 ;
  struct drm_property *__cil_tmp40 ;
  unsigned long __cil_tmp41 ;
  struct drm_property *__cil_tmp42 ;
  unsigned long __cil_tmp43 ;
  struct drm_property *__cil_tmp44 ;
  struct drm_property *__cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  struct drm_property *__cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  struct drm_property *__cil_tmp49 ;
  struct drm_property *__cil_tmp50 ;
  unsigned long __cil_tmp51 ;
  struct drm_property *__cil_tmp52 ;
  unsigned long __cil_tmp53 ;
  struct drm_property *__cil_tmp54 ;
  struct drm_property *__cil_tmp55 ;
  unsigned long __cil_tmp56 ;
  struct drm_property *__cil_tmp57 ;
  unsigned long __cil_tmp58 ;
  struct drm_property *__cil_tmp59 ;
  struct drm_property *__cil_tmp60 ;
  unsigned long __cil_tmp61 ;
  struct drm_property *__cil_tmp62 ;
  unsigned long __cil_tmp63 ;
  struct drm_property *__cil_tmp64 ;
  struct drm_property *__cil_tmp65 ;
  unsigned long __cil_tmp66 ;
  struct drm_property *__cil_tmp67 ;
  unsigned long __cil_tmp68 ;
  struct drm_property *__cil_tmp69 ;
  struct drm_property *__cil_tmp70 ;
  unsigned long __cil_tmp71 ;
  struct drm_property *__cil_tmp72 ;
  unsigned long __cil_tmp73 ;
  struct drm_property *__cil_tmp74 ;
  struct drm_property *__cil_tmp75 ;
  unsigned long __cil_tmp76 ;
  struct drm_property *__cil_tmp77 ;
  unsigned long __cil_tmp78 ;
  struct drm_property *__cil_tmp79 ;
  struct drm_property *__cil_tmp80 ;
  unsigned long __cil_tmp81 ;
  struct drm_property *__cil_tmp82 ;
  unsigned long __cil_tmp83 ;
  struct drm_property *__cil_tmp84 ;
  struct drm_property *__cil_tmp85 ;
  unsigned long __cil_tmp86 ;
  struct drm_property *__cil_tmp87 ;
  unsigned long __cil_tmp88 ;
  struct drm_property *__cil_tmp89 ;

  {
  {
  tmp = to_intel_sdvo_connector(connector);
  intel_sdvo_connector = tmp;
  dev = connector->dev;
  }
  {
  __cil_tmp5 = (struct drm_property *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = intel_sdvo_connector->left;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  if (__cil_tmp8 != __cil_tmp6) {
    {
    __cil_tmp9 = intel_sdvo_connector->left;
    drm_property_destroy(dev, __cil_tmp9);
    }
  } else {

  }
  }
  {
  __cil_tmp10 = (struct drm_property *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = intel_sdvo_connector->right;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  if (__cil_tmp13 != __cil_tmp11) {
    {
    __cil_tmp14 = intel_sdvo_connector->right;
    drm_property_destroy(dev, __cil_tmp14);
    }
  } else {

  }
  }
  {
  __cil_tmp15 = (struct drm_property *)0;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  __cil_tmp17 = intel_sdvo_connector->top;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  if (__cil_tmp18 != __cil_tmp16) {
    {
    __cil_tmp19 = intel_sdvo_connector->top;
    drm_property_destroy(dev, __cil_tmp19);
    }
  } else {

  }
  }
  {
  __cil_tmp20 = (struct drm_property *)0;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  __cil_tmp22 = intel_sdvo_connector->bottom;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  if (__cil_tmp23 != __cil_tmp21) {
    {
    __cil_tmp24 = intel_sdvo_connector->bottom;
    drm_property_destroy(dev, __cil_tmp24);
    }
  } else {

  }
  }
  {
  __cil_tmp25 = (struct drm_property *)0;
  __cil_tmp26 = (unsigned long )__cil_tmp25;
  __cil_tmp27 = intel_sdvo_connector->hpos;
  __cil_tmp28 = (unsigned long )__cil_tmp27;
  if (__cil_tmp28 != __cil_tmp26) {
    {
    __cil_tmp29 = intel_sdvo_connector->hpos;
    drm_property_destroy(dev, __cil_tmp29);
    }
  } else {

  }
  }
  {
  __cil_tmp30 = (struct drm_property *)0;
  __cil_tmp31 = (unsigned long )__cil_tmp30;
  __cil_tmp32 = intel_sdvo_connector->vpos;
  __cil_tmp33 = (unsigned long )__cil_tmp32;
  if (__cil_tmp33 != __cil_tmp31) {
    {
    __cil_tmp34 = intel_sdvo_connector->vpos;
    drm_property_destroy(dev, __cil_tmp34);
    }
  } else {

  }
  }
  {
  __cil_tmp35 = (struct drm_property *)0;
  __cil_tmp36 = (unsigned long )__cil_tmp35;
  __cil_tmp37 = intel_sdvo_connector->saturation;
  __cil_tmp38 = (unsigned long )__cil_tmp37;
  if (__cil_tmp38 != __cil_tmp36) {
    {
    __cil_tmp39 = intel_sdvo_connector->saturation;
    drm_property_destroy(dev, __cil_tmp39);
    }
  } else {

  }
  }
  {
  __cil_tmp40 = (struct drm_property *)0;
  __cil_tmp41 = (unsigned long )__cil_tmp40;
  __cil_tmp42 = intel_sdvo_connector->contrast;
  __cil_tmp43 = (unsigned long )__cil_tmp42;
  if (__cil_tmp43 != __cil_tmp41) {
    {
    __cil_tmp44 = intel_sdvo_connector->contrast;
    drm_property_destroy(dev, __cil_tmp44);
    }
  } else {

  }
  }
  {
  __cil_tmp45 = (struct drm_property *)0;
  __cil_tmp46 = (unsigned long )__cil_tmp45;
  __cil_tmp47 = intel_sdvo_connector->hue;
  __cil_tmp48 = (unsigned long )__cil_tmp47;
  if (__cil_tmp48 != __cil_tmp46) {
    {
    __cil_tmp49 = intel_sdvo_connector->hue;
    drm_property_destroy(dev, __cil_tmp49);
    }
  } else {

  }
  }
  {
  __cil_tmp50 = (struct drm_property *)0;
  __cil_tmp51 = (unsigned long )__cil_tmp50;
  __cil_tmp52 = intel_sdvo_connector->sharpness;
  __cil_tmp53 = (unsigned long )__cil_tmp52;
  if (__cil_tmp53 != __cil_tmp51) {
    {
    __cil_tmp54 = intel_sdvo_connector->sharpness;
    drm_property_destroy(dev, __cil_tmp54);
    }
  } else {

  }
  }
  {
  __cil_tmp55 = (struct drm_property *)0;
  __cil_tmp56 = (unsigned long )__cil_tmp55;
  __cil_tmp57 = intel_sdvo_connector->flicker_filter;
  __cil_tmp58 = (unsigned long )__cil_tmp57;
  if (__cil_tmp58 != __cil_tmp56) {
    {
    __cil_tmp59 = intel_sdvo_connector->flicker_filter;
    drm_property_destroy(dev, __cil_tmp59);
    }
  } else {

  }
  }
  {
  __cil_tmp60 = (struct drm_property *)0;
  __cil_tmp61 = (unsigned long )__cil_tmp60;
  __cil_tmp62 = intel_sdvo_connector->flicker_filter_2d;
  __cil_tmp63 = (unsigned long )__cil_tmp62;
  if (__cil_tmp63 != __cil_tmp61) {
    {
    __cil_tmp64 = intel_sdvo_connector->flicker_filter_2d;
    drm_property_destroy(dev, __cil_tmp64);
    }
  } else {

  }
  }
  {
  __cil_tmp65 = (struct drm_property *)0;
  __cil_tmp66 = (unsigned long )__cil_tmp65;
  __cil_tmp67 = intel_sdvo_connector->flicker_filter_adaptive;
  __cil_tmp68 = (unsigned long )__cil_tmp67;
  if (__cil_tmp68 != __cil_tmp66) {
    {
    __cil_tmp69 = intel_sdvo_connector->flicker_filter_adaptive;
    drm_property_destroy(dev, __cil_tmp69);
    }
  } else {

  }
  }
  {
  __cil_tmp70 = (struct drm_property *)0;
  __cil_tmp71 = (unsigned long )__cil_tmp70;
  __cil_tmp72 = intel_sdvo_connector->tv_luma_filter;
  __cil_tmp73 = (unsigned long )__cil_tmp72;
  if (__cil_tmp73 != __cil_tmp71) {
    {
    __cil_tmp74 = intel_sdvo_connector->tv_luma_filter;
    drm_property_destroy(dev, __cil_tmp74);
    }
  } else {

  }
  }
  {
  __cil_tmp75 = (struct drm_property *)0;
  __cil_tmp76 = (unsigned long )__cil_tmp75;
  __cil_tmp77 = intel_sdvo_connector->tv_chroma_filter;
  __cil_tmp78 = (unsigned long )__cil_tmp77;
  if (__cil_tmp78 != __cil_tmp76) {
    {
    __cil_tmp79 = intel_sdvo_connector->tv_chroma_filter;
    drm_property_destroy(dev, __cil_tmp79);
    }
  } else {

  }
  }
  {
  __cil_tmp80 = (struct drm_property *)0;
  __cil_tmp81 = (unsigned long )__cil_tmp80;
  __cil_tmp82 = intel_sdvo_connector->dot_crawl;
  __cil_tmp83 = (unsigned long )__cil_tmp82;
  if (__cil_tmp83 != __cil_tmp81) {
    {
    __cil_tmp84 = intel_sdvo_connector->dot_crawl;
    drm_property_destroy(dev, __cil_tmp84);
    }
  } else {

  }
  }
  {
  __cil_tmp85 = (struct drm_property *)0;
  __cil_tmp86 = (unsigned long )__cil_tmp85;
  __cil_tmp87 = intel_sdvo_connector->brightness;
  __cil_tmp88 = (unsigned long )__cil_tmp87;
  if (__cil_tmp88 != __cil_tmp86) {
    {
    __cil_tmp89 = intel_sdvo_connector->brightness;
    drm_property_destroy(dev, __cil_tmp89);
    }
  } else {

  }
  }
  return;
}
}
static void intel_sdvo_destroy(struct drm_connector *connector )
{ struct intel_sdvo_connector *intel_sdvo_connector ;
  struct intel_sdvo_connector *tmp ;
  struct drm_property *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  struct drm_property *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct drm_device *__cil_tmp8 ;
  struct drm_property *__cil_tmp9 ;
  void const *__cil_tmp10 ;

  {
  {
  tmp = to_intel_sdvo_connector(connector);
  intel_sdvo_connector = tmp;
  }
  {
  __cil_tmp4 = (struct drm_property *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = intel_sdvo_connector->tv_format;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  if (__cil_tmp7 != __cil_tmp5) {
    {
    __cil_tmp8 = connector->dev;
    __cil_tmp9 = intel_sdvo_connector->tv_format;
    drm_property_destroy(__cil_tmp8, __cil_tmp9);
    }
  } else {

  }
  }
  {
  intel_sdvo_destroy_enhance_property(connector);
  drm_sysfs_connector_remove(connector);
  drm_connector_cleanup(connector);
  __cil_tmp10 = (void const *)connector;
  kfree(__cil_tmp10);
  }
  return;
}
}
static bool intel_sdvo_detect_hdmi_audio(struct drm_connector *connector )
{ struct intel_sdvo *intel_sdvo ;
  struct intel_sdvo *tmp ;
  struct edid *edid ;
  bool has_audio ;
  bool __cil_tmp6 ;
  struct edid *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  u8 __cil_tmp10 ;
  signed char __cil_tmp11 ;
  int __cil_tmp12 ;

  {
  {
  tmp = intel_attached_sdvo(connector);
  intel_sdvo = tmp;
  has_audio = (bool )0;
  }
  {
  __cil_tmp6 = intel_sdvo->is_hdmi;
  if (! __cil_tmp6) {
    return ((bool )0);
  } else {

  }
  }
  {
  edid = intel_sdvo_get_edid(connector);
  }
  {
  __cil_tmp7 = (struct edid *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = (unsigned long )edid;
  if (__cil_tmp9 != __cil_tmp8) {
    {
    __cil_tmp10 = edid->input;
    __cil_tmp11 = (signed char )__cil_tmp10;
    __cil_tmp12 = (int )__cil_tmp11;
    if (__cil_tmp12 < 0) {
      {
      has_audio = drm_detect_monitor_audio(edid);
      }
    } else {

    }
    }
  } else {

  }
  }
  return (has_audio);
}
}
static int intel_sdvo_set_property(struct drm_connector *connector , struct drm_property *property ,
                                   uint64_t val )
{ struct intel_sdvo *intel_sdvo ;
  struct intel_sdvo *tmp ;
  struct intel_sdvo_connector *intel_sdvo_connector ;
  struct intel_sdvo_connector *tmp___0 ;
  struct drm_i915_private *dev_priv ;
  uint16_t temp_value ;
  uint8_t cmd ;
  int ret ;
  int i ;
  bool has_audio ;
  bool tmp___1 ;
  int tmp___2 ;
  struct drm_crtc *crtc ;
  struct drm_device *__cil_tmp17 ;
  void *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  struct drm_property *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  bool __cil_tmp25 ;
  int __cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  struct drm_property *__cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  uint32_t __cil_tmp30 ;
  int __cil_tmp31 ;
  uint64_t __cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  struct drm_property *__cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  u8 __cil_tmp36 ;
  int __cil_tmp37 ;
  int __cil_tmp38 ;
  u8 __cil_tmp39 ;
  uint16_t __cil_tmp40 ;
  int __cil_tmp41 ;
  int __cil_tmp42 ;
  unsigned long __cil_tmp43 ;
  struct drm_property *__cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  struct drm_property *__cil_tmp46 ;
  u32 __cil_tmp47 ;
  u32 __cil_tmp48 ;
  u32 __cil_tmp49 ;
  uint16_t __cil_tmp50 ;
  int __cil_tmp51 ;
  u32 __cil_tmp52 ;
  uint16_t __cil_tmp53 ;
  int __cil_tmp54 ;
  int __cil_tmp55 ;
  unsigned long __cil_tmp56 ;
  struct drm_property *__cil_tmp57 ;
  unsigned long __cil_tmp58 ;
  struct drm_property *__cil_tmp59 ;
  u32 __cil_tmp60 ;
  u32 __cil_tmp61 ;
  u32 __cil_tmp62 ;
  uint16_t __cil_tmp63 ;
  int __cil_tmp64 ;
  u32 __cil_tmp65 ;
  uint16_t __cil_tmp66 ;
  int __cil_tmp67 ;
  int __cil_tmp68 ;
  unsigned long __cil_tmp69 ;
  struct drm_property *__cil_tmp70 ;
  unsigned long __cil_tmp71 ;
  struct drm_property *__cil_tmp72 ;
  u32 __cil_tmp73 ;
  u32 __cil_tmp74 ;
  u32 __cil_tmp75 ;
  uint16_t __cil_tmp76 ;
  int __cil_tmp77 ;
  u32 __cil_tmp78 ;
  uint16_t __cil_tmp79 ;
  int __cil_tmp80 ;
  int __cil_tmp81 ;
  unsigned long __cil_tmp82 ;
  struct drm_property *__cil_tmp83 ;
  unsigned long __cil_tmp84 ;
  struct drm_property *__cil_tmp85 ;
  u32 __cil_tmp86 ;
  u32 __cil_tmp87 ;
  u32 __cil_tmp88 ;
  uint16_t __cil_tmp89 ;
  int __cil_tmp90 ;
  u32 __cil_tmp91 ;
  uint16_t __cil_tmp92 ;
  int __cil_tmp93 ;
  int __cil_tmp94 ;
  unsigned long __cil_tmp95 ;
  struct drm_property *__cil_tmp96 ;
  unsigned long __cil_tmp97 ;
  u32 __cil_tmp98 ;
  u32 __cil_tmp99 ;
  u32 __cil_tmp100 ;
  u32 __cil_tmp101 ;
  unsigned long __cil_tmp102 ;
  struct drm_property *__cil_tmp103 ;
  unsigned long __cil_tmp104 ;
  u32 __cil_tmp105 ;
  u32 __cil_tmp106 ;
  u32 __cil_tmp107 ;
  u32 __cil_tmp108 ;
  unsigned long __cil_tmp109 ;
  struct drm_property *__cil_tmp110 ;
  unsigned long __cil_tmp111 ;
  u32 __cil_tmp112 ;
  u32 __cil_tmp113 ;
  u32 __cil_tmp114 ;
  u32 __cil_tmp115 ;
  unsigned long __cil_tmp116 ;
  struct drm_property *__cil_tmp117 ;
  unsigned long __cil_tmp118 ;
  u32 __cil_tmp119 ;
  u32 __cil_tmp120 ;
  u32 __cil_tmp121 ;
  u32 __cil_tmp122 ;
  unsigned long __cil_tmp123 ;
  struct drm_property *__cil_tmp124 ;
  unsigned long __cil_tmp125 ;
  u32 __cil_tmp126 ;
  u32 __cil_tmp127 ;
  u32 __cil_tmp128 ;
  u32 __cil_tmp129 ;
  unsigned long __cil_tmp130 ;
  struct drm_property *__cil_tmp131 ;
  unsigned long __cil_tmp132 ;
  u32 __cil_tmp133 ;
  u32 __cil_tmp134 ;
  u32 __cil_tmp135 ;
  u32 __cil_tmp136 ;
  unsigned long __cil_tmp137 ;
  struct drm_property *__cil_tmp138 ;
  unsigned long __cil_tmp139 ;
  u32 __cil_tmp140 ;
  u32 __cil_tmp141 ;
  u32 __cil_tmp142 ;
  u32 __cil_tmp143 ;
  unsigned long __cil_tmp144 ;
  struct drm_property *__cil_tmp145 ;
  unsigned long __cil_tmp146 ;
  u32 __cil_tmp147 ;
  u32 __cil_tmp148 ;
  u32 __cil_tmp149 ;
  u32 __cil_tmp150 ;
  unsigned long __cil_tmp151 ;
  struct drm_property *__cil_tmp152 ;
  unsigned long __cil_tmp153 ;
  u32 __cil_tmp154 ;
  u32 __cil_tmp155 ;
  u32 __cil_tmp156 ;
  u32 __cil_tmp157 ;
  unsigned long __cil_tmp158 ;
  struct drm_property *__cil_tmp159 ;
  unsigned long __cil_tmp160 ;
  u32 __cil_tmp161 ;
  u32 __cil_tmp162 ;
  u32 __cil_tmp163 ;
  u32 __cil_tmp164 ;
  unsigned long __cil_tmp165 ;
  struct drm_property *__cil_tmp166 ;
  unsigned long __cil_tmp167 ;
  u32 __cil_tmp168 ;
  u32 __cil_tmp169 ;
  u32 __cil_tmp170 ;
  u32 __cil_tmp171 ;
  unsigned long __cil_tmp172 ;
  struct drm_property *__cil_tmp173 ;
  unsigned long __cil_tmp174 ;
  u32 __cil_tmp175 ;
  u32 __cil_tmp176 ;
  u32 __cil_tmp177 ;
  u32 __cil_tmp178 ;
  unsigned long __cil_tmp179 ;
  struct drm_property *__cil_tmp180 ;
  unsigned long __cil_tmp181 ;
  u32 __cil_tmp182 ;
  u32 __cil_tmp183 ;
  u32 __cil_tmp184 ;
  u32 __cil_tmp185 ;
  int __cil_tmp186 ;
  u8 __cil_tmp187 ;
  void const *__cil_tmp188 ;
  struct drm_crtc *__cil_tmp189 ;
  unsigned long __cil_tmp190 ;
  struct drm_crtc *__cil_tmp191 ;
  unsigned long __cil_tmp192 ;
  struct drm_display_mode *__cil_tmp193 ;
  int __cil_tmp194 ;
  int __cil_tmp195 ;
  struct drm_framebuffer *__cil_tmp196 ;

  {
  {
  tmp = intel_attached_sdvo(connector);
  intel_sdvo = tmp;
  tmp___0 = to_intel_sdvo_connector(connector);
  intel_sdvo_connector = tmp___0;
  __cil_tmp17 = connector->dev;
  __cil_tmp18 = __cil_tmp17->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp18;
  ret = drm_connector_property_set_value(connector, property, val);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp19 = (unsigned long )property;
  __cil_tmp20 = dev_priv->force_audio_property;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  if (__cil_tmp21 == __cil_tmp19) {
    i = (int )val;
    {
    __cil_tmp22 = intel_sdvo_connector->force_audio;
    if (__cil_tmp22 == i) {
      return (0);
    } else {

    }
    }
    intel_sdvo_connector->force_audio = i;
    if (i == 0) {
      {
      has_audio = intel_sdvo_detect_hdmi_audio(connector);
      }
    } else {
      __cil_tmp23 = i > 0;
      has_audio = (bool )__cil_tmp23;
    }
    {
    __cil_tmp24 = (int )has_audio;
    __cil_tmp25 = intel_sdvo->has_hdmi_audio;
    __cil_tmp26 = (int )__cil_tmp25;
    if (__cil_tmp26 == __cil_tmp24) {
      return (0);
    } else {

    }
    }
    intel_sdvo->has_hdmi_audio = has_audio;
    goto done;
  } else {

  }
  }
  {
  __cil_tmp27 = (unsigned long )property;
  __cil_tmp28 = dev_priv->broadcast_rgb_property;
  __cil_tmp29 = (unsigned long )__cil_tmp28;
  if (__cil_tmp29 == __cil_tmp27) {
    {
    __cil_tmp30 = intel_sdvo->color_range;
    __cil_tmp31 = __cil_tmp30 != 0U;
    __cil_tmp32 = (uint64_t )__cil_tmp31;
    if (__cil_tmp32 == val) {
      return (0);
    } else {

    }
    }
    if (val != 0ULL) {
      intel_sdvo->color_range = 256U;
    } else {
      intel_sdvo->color_range = 0U;
    }
    goto done;
  } else {

  }
  }
  {
  __cil_tmp33 = (unsigned long )property;
  __cil_tmp34 = intel_sdvo_connector->tv_format;
  __cil_tmp35 = (unsigned long )__cil_tmp34;
  if (__cil_tmp35 == __cil_tmp33) {
    if (val > 18ULL) {
      return (-22);
    } else {

    }
    {
    __cil_tmp36 = intel_sdvo_connector->tv_format_supported[val];
    __cil_tmp37 = (int )__cil_tmp36;
    __cil_tmp38 = intel_sdvo->tv_format_index;
    if (__cil_tmp38 == __cil_tmp37) {
      return (0);
    } else {

    }
    }
    __cil_tmp39 = intel_sdvo_connector->tv_format_supported[val];
    intel_sdvo->tv_format_index = (int )__cil_tmp39;
    goto done;
  } else {
    {
    __cil_tmp40 = intel_sdvo_connector->output_flag;
    __cil_tmp41 = (int )__cil_tmp40;
    __cil_tmp42 = __cil_tmp41 & 16460;
    if (__cil_tmp42 != 0) {
      temp_value = (uint16_t )val;
      {
      __cil_tmp43 = (unsigned long )property;
      __cil_tmp44 = intel_sdvo_connector->left;
      __cil_tmp45 = (unsigned long )__cil_tmp44;
      if (__cil_tmp45 == __cil_tmp43) {
        {
        __cil_tmp46 = intel_sdvo_connector->right;
        drm_connector_property_set_value(connector, __cil_tmp46, val);
        }
        {
        __cil_tmp47 = (u32 )temp_value;
        __cil_tmp48 = intel_sdvo_connector->left_margin;
        if (__cil_tmp48 == __cil_tmp47) {
          return (0);
        } else {

        }
        }
        intel_sdvo_connector->left_margin = (u32 )temp_value;
        intel_sdvo_connector->right_margin = (u32 )temp_value;
        __cil_tmp49 = intel_sdvo_connector->left_margin;
        __cil_tmp50 = (uint16_t )__cil_tmp49;
        __cil_tmp51 = (int )__cil_tmp50;
        __cil_tmp52 = intel_sdvo_connector->max_hscan;
        __cil_tmp53 = (uint16_t )__cil_tmp52;
        __cil_tmp54 = (int )__cil_tmp53;
        __cil_tmp55 = __cil_tmp54 - __cil_tmp51;
        temp_value = (uint16_t )__cil_tmp55;
        cmd = (uint8_t )99U;
        goto set_value;
      } else {
        {
        __cil_tmp56 = (unsigned long )property;
        __cil_tmp57 = intel_sdvo_connector->right;
        __cil_tmp58 = (unsigned long )__cil_tmp57;
        if (__cil_tmp58 == __cil_tmp56) {
          {
          __cil_tmp59 = intel_sdvo_connector->left;
          drm_connector_property_set_value(connector, __cil_tmp59, val);
          }
          {
          __cil_tmp60 = (u32 )temp_value;
          __cil_tmp61 = intel_sdvo_connector->right_margin;
          if (__cil_tmp61 == __cil_tmp60) {
            return (0);
          } else {

          }
          }
          intel_sdvo_connector->left_margin = (u32 )temp_value;
          intel_sdvo_connector->right_margin = (u32 )temp_value;
          __cil_tmp62 = intel_sdvo_connector->left_margin;
          __cil_tmp63 = (uint16_t )__cil_tmp62;
          __cil_tmp64 = (int )__cil_tmp63;
          __cil_tmp65 = intel_sdvo_connector->max_hscan;
          __cil_tmp66 = (uint16_t )__cil_tmp65;
          __cil_tmp67 = (int )__cil_tmp66;
          __cil_tmp68 = __cil_tmp67 - __cil_tmp64;
          temp_value = (uint16_t )__cil_tmp68;
          cmd = (uint8_t )99U;
          goto set_value;
        } else {
          {
          __cil_tmp69 = (unsigned long )property;
          __cil_tmp70 = intel_sdvo_connector->top;
          __cil_tmp71 = (unsigned long )__cil_tmp70;
          if (__cil_tmp71 == __cil_tmp69) {
            {
            __cil_tmp72 = intel_sdvo_connector->bottom;
            drm_connector_property_set_value(connector, __cil_tmp72, val);
            }
            {
            __cil_tmp73 = (u32 )temp_value;
            __cil_tmp74 = intel_sdvo_connector->top_margin;
            if (__cil_tmp74 == __cil_tmp73) {
              return (0);
            } else {

            }
            }
            intel_sdvo_connector->top_margin = (u32 )temp_value;
            intel_sdvo_connector->bottom_margin = (u32 )temp_value;
            __cil_tmp75 = intel_sdvo_connector->top_margin;
            __cil_tmp76 = (uint16_t )__cil_tmp75;
            __cil_tmp77 = (int )__cil_tmp76;
            __cil_tmp78 = intel_sdvo_connector->max_vscan;
            __cil_tmp79 = (uint16_t )__cil_tmp78;
            __cil_tmp80 = (int )__cil_tmp79;
            __cil_tmp81 = __cil_tmp80 - __cil_tmp77;
            temp_value = (uint16_t )__cil_tmp81;
            cmd = (uint8_t )102U;
            goto set_value;
          } else {
            {
            __cil_tmp82 = (unsigned long )property;
            __cil_tmp83 = intel_sdvo_connector->bottom;
            __cil_tmp84 = (unsigned long )__cil_tmp83;
            if (__cil_tmp84 == __cil_tmp82) {
              {
              __cil_tmp85 = intel_sdvo_connector->top;
              drm_connector_property_set_value(connector, __cil_tmp85, val);
              }
              {
              __cil_tmp86 = (u32 )temp_value;
              __cil_tmp87 = intel_sdvo_connector->bottom_margin;
              if (__cil_tmp87 == __cil_tmp86) {
                return (0);
              } else {

              }
              }
              intel_sdvo_connector->top_margin = (u32 )temp_value;
              intel_sdvo_connector->bottom_margin = (u32 )temp_value;
              __cil_tmp88 = intel_sdvo_connector->top_margin;
              __cil_tmp89 = (uint16_t )__cil_tmp88;
              __cil_tmp90 = (int )__cil_tmp89;
              __cil_tmp91 = intel_sdvo_connector->max_vscan;
              __cil_tmp92 = (uint16_t )__cil_tmp91;
              __cil_tmp93 = (int )__cil_tmp92;
              __cil_tmp94 = __cil_tmp93 - __cil_tmp90;
              temp_value = (uint16_t )__cil_tmp94;
              cmd = (uint8_t )102U;
              goto set_value;
            } else {

            }
            }
          }
          }
        }
        }
      }
      }
      {
      __cil_tmp95 = (unsigned long )property;
      __cil_tmp96 = intel_sdvo_connector->hpos;
      __cil_tmp97 = (unsigned long )__cil_tmp96;
      if (__cil_tmp97 == __cil_tmp95) {
        {
        __cil_tmp98 = (u32 )temp_value;
        __cil_tmp99 = intel_sdvo_connector->cur_hpos;
        if (__cil_tmp99 == __cil_tmp98) {
          return (0);
        } else {

        }
        }
        {
        __cil_tmp100 = (u32 )temp_value;
        __cil_tmp101 = intel_sdvo_connector->max_hpos;
        if (__cil_tmp101 < __cil_tmp100) {
          return (-22);
        } else {

        }
        }
        cmd = (uint8_t )105U;
        intel_sdvo_connector->cur_hpos = (u32 )temp_value;
        goto set_value;
      } else {

      }
      }
      {
      __cil_tmp102 = (unsigned long )property;
      __cil_tmp103 = intel_sdvo_connector->vpos;
      __cil_tmp104 = (unsigned long )__cil_tmp103;
      if (__cil_tmp104 == __cil_tmp102) {
        {
        __cil_tmp105 = (u32 )temp_value;
        __cil_tmp106 = intel_sdvo_connector->cur_vpos;
        if (__cil_tmp106 == __cil_tmp105) {
          return (0);
        } else {

        }
        }
        {
        __cil_tmp107 = (u32 )temp_value;
        __cil_tmp108 = intel_sdvo_connector->max_vpos;
        if (__cil_tmp108 < __cil_tmp107) {
          return (-22);
        } else {

        }
        }
        cmd = (uint8_t )108U;
        intel_sdvo_connector->cur_vpos = (u32 )temp_value;
        goto set_value;
      } else {

      }
      }
      {
      __cil_tmp109 = (unsigned long )property;
      __cil_tmp110 = intel_sdvo_connector->saturation;
      __cil_tmp111 = (unsigned long )__cil_tmp110;
      if (__cil_tmp111 == __cil_tmp109) {
        {
        __cil_tmp112 = (u32 )temp_value;
        __cil_tmp113 = intel_sdvo_connector->cur_saturation;
        if (__cil_tmp113 == __cil_tmp112) {
          return (0);
        } else {

        }
        }
        {
        __cil_tmp114 = (u32 )temp_value;
        __cil_tmp115 = intel_sdvo_connector->max_saturation;
        if (__cil_tmp115 < __cil_tmp114) {
          return (-22);
        } else {

        }
        }
        cmd = (uint8_t )87U;
        intel_sdvo_connector->cur_saturation = (u32 )temp_value;
        goto set_value;
      } else {

      }
      }
      {
      __cil_tmp116 = (unsigned long )property;
      __cil_tmp117 = intel_sdvo_connector->contrast;
      __cil_tmp118 = (unsigned long )__cil_tmp117;
      if (__cil_tmp118 == __cil_tmp116) {
        {
        __cil_tmp119 = (u32 )temp_value;
        __cil_tmp120 = intel_sdvo_connector->cur_contrast;
        if (__cil_tmp120 == __cil_tmp119) {
          return (0);
        } else {

        }
        }
        {
        __cil_tmp121 = (u32 )temp_value;
        __cil_tmp122 = intel_sdvo_connector->max_contrast;
        if (__cil_tmp122 < __cil_tmp121) {
          return (-22);
        } else {

        }
        }
        cmd = (uint8_t )96U;
        intel_sdvo_connector->cur_contrast = (u32 )temp_value;
        goto set_value;
      } else {

      }
      }
      {
      __cil_tmp123 = (unsigned long )property;
      __cil_tmp124 = intel_sdvo_connector->hue;
      __cil_tmp125 = (unsigned long )__cil_tmp124;
      if (__cil_tmp125 == __cil_tmp123) {
        {
        __cil_tmp126 = (u32 )temp_value;
        __cil_tmp127 = intel_sdvo_connector->cur_hue;
        if (__cil_tmp127 == __cil_tmp126) {
          return (0);
        } else {

        }
        }
        {
        __cil_tmp128 = (u32 )temp_value;
        __cil_tmp129 = intel_sdvo_connector->max_hue;
        if (__cil_tmp129 < __cil_tmp128) {
          return (-22);
        } else {

        }
        }
        cmd = (uint8_t )90U;
        intel_sdvo_connector->cur_hue = (u32 )temp_value;
        goto set_value;
      } else {

      }
      }
      {
      __cil_tmp130 = (unsigned long )property;
      __cil_tmp131 = intel_sdvo_connector->brightness;
      __cil_tmp132 = (unsigned long )__cil_tmp131;
      if (__cil_tmp132 == __cil_tmp130) {
        {
        __cil_tmp133 = (u32 )temp_value;
        __cil_tmp134 = intel_sdvo_connector->cur_brightness;
        if (__cil_tmp134 == __cil_tmp133) {
          return (0);
        } else {

        }
        }
        {
        __cil_tmp135 = (u32 )temp_value;
        __cil_tmp136 = intel_sdvo_connector->max_brightness;
        if (__cil_tmp136 < __cil_tmp135) {
          return (-22);
        } else {

        }
        }
        cmd = (uint8_t )93U;
        intel_sdvo_connector->cur_brightness = (u32 )temp_value;
        goto set_value;
      } else {

      }
      }
      {
      __cil_tmp137 = (unsigned long )property;
      __cil_tmp138 = intel_sdvo_connector->sharpness;
      __cil_tmp139 = (unsigned long )__cil_tmp138;
      if (__cil_tmp139 == __cil_tmp137) {
        {
        __cil_tmp140 = (u32 )temp_value;
        __cil_tmp141 = intel_sdvo_connector->cur_sharpness;
        if (__cil_tmp141 == __cil_tmp140) {
          return (0);
        } else {

        }
        }
        {
        __cil_tmp142 = (u32 )temp_value;
        __cil_tmp143 = intel_sdvo_connector->max_sharpness;
        if (__cil_tmp143 < __cil_tmp142) {
          return (-22);
        } else {

        }
        }
        cmd = (uint8_t )111U;
        intel_sdvo_connector->cur_sharpness = (u32 )temp_value;
        goto set_value;
      } else {

      }
      }
      {
      __cil_tmp144 = (unsigned long )property;
      __cil_tmp145 = intel_sdvo_connector->flicker_filter;
      __cil_tmp146 = (unsigned long )__cil_tmp145;
      if (__cil_tmp146 == __cil_tmp144) {
        {
        __cil_tmp147 = (u32 )temp_value;
        __cil_tmp148 = intel_sdvo_connector->cur_flicker_filter;
        if (__cil_tmp148 == __cil_tmp147) {
          return (0);
        } else {

        }
        }
        {
        __cil_tmp149 = (u32 )temp_value;
        __cil_tmp150 = intel_sdvo_connector->max_flicker_filter;
        if (__cil_tmp150 < __cil_tmp149) {
          return (-22);
        } else {

        }
        }
        cmd = (uint8_t )79U;
        intel_sdvo_connector->cur_flicker_filter = (u32 )temp_value;
        goto set_value;
      } else {

      }
      }
      {
      __cil_tmp151 = (unsigned long )property;
      __cil_tmp152 = intel_sdvo_connector->flicker_filter_2d;
      __cil_tmp153 = (unsigned long )__cil_tmp152;
      if (__cil_tmp153 == __cil_tmp151) {
        {
        __cil_tmp154 = (u32 )temp_value;
        __cil_tmp155 = intel_sdvo_connector->cur_flicker_filter_2d;
        if (__cil_tmp155 == __cil_tmp154) {
          return (0);
        } else {

        }
        }
        {
        __cil_tmp156 = (u32 )temp_value;
        __cil_tmp157 = intel_sdvo_connector->max_flicker_filter_2d;
        if (__cil_tmp157 < __cil_tmp156) {
          return (-22);
        } else {

        }
        }
        cmd = (uint8_t )84U;
        intel_sdvo_connector->cur_flicker_filter_2d = (u32 )temp_value;
        goto set_value;
      } else {

      }
      }
      {
      __cil_tmp158 = (unsigned long )property;
      __cil_tmp159 = intel_sdvo_connector->flicker_filter_adaptive;
      __cil_tmp160 = (unsigned long )__cil_tmp159;
      if (__cil_tmp160 == __cil_tmp158) {
        {
        __cil_tmp161 = (u32 )temp_value;
        __cil_tmp162 = intel_sdvo_connector->cur_flicker_filter_adaptive;
        if (__cil_tmp162 == __cil_tmp161) {
          return (0);
        } else {

        }
        }
        {
        __cil_tmp163 = (u32 )temp_value;
        __cil_tmp164 = intel_sdvo_connector->max_flicker_filter_adaptive;
        if (__cil_tmp164 < __cil_tmp163) {
          return (-22);
        } else {

        }
        }
        cmd = (uint8_t )81U;
        intel_sdvo_connector->cur_flicker_filter_adaptive = (u32 )temp_value;
        goto set_value;
      } else {

      }
      }
      {
      __cil_tmp165 = (unsigned long )property;
      __cil_tmp166 = intel_sdvo_connector->tv_chroma_filter;
      __cil_tmp167 = (unsigned long )__cil_tmp166;
      if (__cil_tmp167 == __cil_tmp165) {
        {
        __cil_tmp168 = (u32 )temp_value;
        __cil_tmp169 = intel_sdvo_connector->cur_tv_chroma_filter;
        if (__cil_tmp169 == __cil_tmp168) {
          return (0);
        } else {

        }
        }
        {
        __cil_tmp170 = (u32 )temp_value;
        __cil_tmp171 = intel_sdvo_connector->max_tv_chroma_filter;
        if (__cil_tmp171 < __cil_tmp170) {
          return (-22);
        } else {

        }
        }
        cmd = (uint8_t )118U;
        intel_sdvo_connector->cur_tv_chroma_filter = (u32 )temp_value;
        goto set_value;
      } else {

      }
      }
      {
      __cil_tmp172 = (unsigned long )property;
      __cil_tmp173 = intel_sdvo_connector->tv_luma_filter;
      __cil_tmp174 = (unsigned long )__cil_tmp173;
      if (__cil_tmp174 == __cil_tmp172) {
        {
        __cil_tmp175 = (u32 )temp_value;
        __cil_tmp176 = intel_sdvo_connector->cur_tv_luma_filter;
        if (__cil_tmp176 == __cil_tmp175) {
          return (0);
        } else {

        }
        }
        {
        __cil_tmp177 = (u32 )temp_value;
        __cil_tmp178 = intel_sdvo_connector->max_tv_luma_filter;
        if (__cil_tmp178 < __cil_tmp177) {
          return (-22);
        } else {

        }
        }
        cmd = (uint8_t )121U;
        intel_sdvo_connector->cur_tv_luma_filter = (u32 )temp_value;
        goto set_value;
      } else {

      }
      }
      {
      __cil_tmp179 = (unsigned long )property;
      __cil_tmp180 = intel_sdvo_connector->dot_crawl;
      __cil_tmp181 = (unsigned long )__cil_tmp180;
      if (__cil_tmp181 == __cil_tmp179) {
        {
        __cil_tmp182 = (u32 )temp_value;
        __cil_tmp183 = intel_sdvo_connector->cur_dot_crawl;
        if (__cil_tmp183 == __cil_tmp182) {
          return (0);
        } else {

        }
        }
        {
        __cil_tmp184 = (u32 )temp_value;
        __cil_tmp185 = intel_sdvo_connector->max_dot_crawl;
        if (__cil_tmp185 < __cil_tmp184) {
          return (-22);
        } else {

        }
        }
        cmd = (uint8_t )113U;
        intel_sdvo_connector->cur_dot_crawl = (u32 )temp_value;
        goto set_value;
      } else {

      }
      }
    } else {

    }
    }
  }
  }
  return (-22);
  set_value:
  {
  __cil_tmp186 = (int )cmd;
  __cil_tmp187 = (u8 )__cil_tmp186;
  __cil_tmp188 = (void const *)(& temp_value);
  tmp___1 = intel_sdvo_set_value(intel_sdvo, __cil_tmp187, __cil_tmp188, 2);
  }
  if (tmp___1) {
    tmp___2 = 0;
  } else {
    tmp___2 = 1;
  }
  if (tmp___2) {
    return (-5);
  } else {

  }
  done: ;
  {
  __cil_tmp189 = (struct drm_crtc *)0;
  __cil_tmp190 = (unsigned long )__cil_tmp189;
  __cil_tmp191 = intel_sdvo->base.base.crtc;
  __cil_tmp192 = (unsigned long )__cil_tmp191;
  if (__cil_tmp192 != __cil_tmp190) {
    {
    crtc = intel_sdvo->base.base.crtc;
    __cil_tmp193 = & crtc->mode;
    __cil_tmp194 = crtc->x;
    __cil_tmp195 = crtc->y;
    __cil_tmp196 = crtc->fb;
    drm_crtc_helper_set_mode(crtc, __cil_tmp193, __cil_tmp194, __cil_tmp195, __cil_tmp196);
    }
  } else {

  }
  }
  return (0);
}
}
static struct drm_encoder_helper_funcs const intel_sdvo_helper_funcs =
     {& intel_sdvo_dpms, (void (*)(struct drm_encoder * ))0, (void (*)(struct drm_encoder * ))0,
    & intel_sdvo_mode_fixup, & intel_encoder_prepare, & intel_encoder_commit, & intel_sdvo_mode_set,
    (struct drm_crtc *(*)(struct drm_encoder * ))0, (enum drm_connector_status (*)(struct drm_encoder * ,
                                                                                   struct drm_connector * ))0,
    (void (*)(struct drm_encoder * ))0};
static struct drm_connector_funcs const intel_sdvo_connector_funcs =
     {& drm_helper_connector_dpms, (void (*)(struct drm_connector * ))0, (void (*)(struct drm_connector * ))0,
    (void (*)(struct drm_connector * ))0, & intel_sdvo_detect, & drm_helper_probe_single_connector_modes,
    & intel_sdvo_set_property, & intel_sdvo_destroy, (void (*)(struct drm_connector * ))0};
static struct drm_connector_helper_funcs const intel_sdvo_connector_helper_funcs = {& intel_sdvo_get_modes,
    & intel_sdvo_mode_valid, & intel_best_encoder};
static void intel_sdvo_enc_destroy(struct drm_encoder *encoder )
{ struct intel_sdvo *intel_sdvo ;
  struct intel_sdvo *tmp ;
  struct drm_display_mode *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  struct drm_display_mode *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct drm_device *__cil_tmp8 ;
  struct drm_display_mode *__cil_tmp9 ;
  struct i2c_adapter *__cil_tmp10 ;

  {
  {
  tmp = to_intel_sdvo(encoder);
  intel_sdvo = tmp;
  }
  {
  __cil_tmp4 = (struct drm_display_mode *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = intel_sdvo->sdvo_lvds_fixed_mode;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  if (__cil_tmp7 != __cil_tmp5) {
    {
    __cil_tmp8 = encoder->dev;
    __cil_tmp9 = intel_sdvo->sdvo_lvds_fixed_mode;
    drm_mode_destroy(__cil_tmp8, __cil_tmp9);
    }
  } else {

  }
  }
  {
  __cil_tmp10 = & intel_sdvo->ddc;
  i2c_del_adapter(__cil_tmp10);
  intel_encoder_destroy(encoder);
  }
  return;
}
}
static struct drm_encoder_funcs const intel_sdvo_enc_funcs = {(void (*)(struct drm_encoder * ))0, & intel_sdvo_enc_destroy};
static void intel_sdvo_guess_ddc_bus(struct intel_sdvo *sdvo )
{ uint16_t mask ;
  unsigned int num_bits ;
  uint16_t __cil_tmp4 ;
  int __cil_tmp5 ;
  uint16_t __cil_tmp6 ;
  int __cil_tmp7 ;
  uint16_t __cil_tmp8 ;
  int __cil_tmp9 ;
  uint16_t __cil_tmp10 ;
  int __cil_tmp11 ;
  uint16_t __cil_tmp12 ;
  int __cil_tmp13 ;
  uint16_t __cil_tmp14 ;
  int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  int __cil_tmp28 ;
  u16 __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;

  {
  mask = (uint16_t )0U;
  {
  __cil_tmp4 = sdvo->controlled_output;
  __cil_tmp5 = (int )__cil_tmp4;
  if (__cil_tmp5 == 16384) {
    goto case_16384;
  } else {
    {
    __cil_tmp6 = sdvo->controlled_output;
    __cil_tmp7 = (int )__cil_tmp6;
    if (__cil_tmp7 == 64) {
      goto case_64;
    } else {
      {
      __cil_tmp8 = sdvo->controlled_output;
      __cil_tmp9 = (int )__cil_tmp8;
      if (__cil_tmp9 == 256) {
        goto case_256;
      } else {
        {
        __cil_tmp10 = sdvo->controlled_output;
        __cil_tmp11 = (int )__cil_tmp10;
        if (__cil_tmp11 == 1) {
          goto case_1;
        } else {
          {
          __cil_tmp12 = sdvo->controlled_output;
          __cil_tmp13 = (int )__cil_tmp12;
          if (__cil_tmp13 == 512) {
            goto case_512;
          } else {
            {
            __cil_tmp14 = sdvo->controlled_output;
            __cil_tmp15 = (int )__cil_tmp14;
            if (__cil_tmp15 == 2) {
              goto case_2;
            } else
            if (0) {
              case_16384:
              __cil_tmp16 = (unsigned int )mask;
              __cil_tmp17 = __cil_tmp16 | 16384U;
              mask = (uint16_t )__cil_tmp17;
              case_64:
              __cil_tmp18 = (unsigned int )mask;
              __cil_tmp19 = __cil_tmp18 | 64U;
              mask = (uint16_t )__cil_tmp19;
              case_256:
              __cil_tmp20 = (unsigned int )mask;
              __cil_tmp21 = __cil_tmp20 | 256U;
              mask = (uint16_t )__cil_tmp21;
              case_1:
              __cil_tmp22 = (unsigned int )mask;
              __cil_tmp23 = __cil_tmp22 | 1U;
              mask = (uint16_t )__cil_tmp23;
              case_512:
              __cil_tmp24 = (unsigned int )mask;
              __cil_tmp25 = __cil_tmp24 | 512U;
              mask = (uint16_t )__cil_tmp25;
              case_2:
              __cil_tmp26 = (unsigned int )mask;
              __cil_tmp27 = __cil_tmp26 | 2U;
              mask = (uint16_t )__cil_tmp27;
              goto ldv_38437;
            } else {

            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_38437:
  {
  __cil_tmp28 = (int )mask;
  __cil_tmp29 = sdvo->caps.output_flags;
  __cil_tmp30 = (int )__cil_tmp29;
  __cil_tmp31 = __cil_tmp30 & __cil_tmp28;
  mask = (uint16_t )__cil_tmp31;
  __cil_tmp32 = (unsigned int )mask;
  num_bits = __arch_hweight16(__cil_tmp32);
  }
  if (num_bits > 3U) {
    num_bits = 3U;
  } else {

  }
  __cil_tmp33 = (int )num_bits;
  __cil_tmp34 = 1 << __cil_tmp33;
  sdvo->ddc_bus = (uint8_t )__cil_tmp34;
  return;
}
}
static void intel_sdvo_select_ddc_bus(struct drm_i915_private *dev_priv , struct intel_sdvo *sdvo ,
                                      u32 reg )
{ struct sdvo_device_mapping *mapping ;
  struct sdvo_device_mapping (*__cil_tmp5)[2U] ;
  struct sdvo_device_mapping (*__cil_tmp6)[2U] ;
  struct sdvo_device_mapping (*__cil_tmp7)[2U] ;
  struct sdvo_device_mapping *__cil_tmp8 ;
  u8 __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  u8 __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;

  {
  if (reg == 397632U) {
    __cil_tmp5 = & dev_priv->sdvo_mappings;
    mapping = (struct sdvo_device_mapping *)__cil_tmp5;
  } else
  if (reg == 921920U) {
    __cil_tmp6 = & dev_priv->sdvo_mappings;
    mapping = (struct sdvo_device_mapping *)__cil_tmp6;
  } else {
    __cil_tmp7 = & dev_priv->sdvo_mappings;
    __cil_tmp8 = (struct sdvo_device_mapping *)__cil_tmp7;
    mapping = __cil_tmp8 + 1UL;
  }
  {
  __cil_tmp9 = mapping->initialized;
  __cil_tmp10 = (unsigned int )__cil_tmp9;
  if (__cil_tmp10 != 0U) {
    __cil_tmp11 = mapping->ddc_pin;
    __cil_tmp12 = (int )__cil_tmp11;
    __cil_tmp13 = __cil_tmp12 >> 4;
    __cil_tmp14 = 1 << __cil_tmp13;
    sdvo->ddc_bus = (uint8_t )__cil_tmp14;
  } else {
    {
    intel_sdvo_guess_ddc_bus(sdvo);
    }
  }
  }
  return;
}
}
static void intel_sdvo_select_i2c_bus(struct drm_i915_private *dev_priv , struct intel_sdvo *sdvo ,
                                      u32 reg )
{ struct sdvo_device_mapping *mapping ;
  u8 pin ;
  u8 speed ;
  struct sdvo_device_mapping (*__cil_tmp7)[2U] ;
  struct sdvo_device_mapping (*__cil_tmp8)[2U] ;
  struct sdvo_device_mapping (*__cil_tmp9)[2U] ;
  struct sdvo_device_mapping *__cil_tmp10 ;
  u8 __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct intel_gmbus *__cil_tmp15 ;
  struct intel_gmbus *__cil_tmp16 ;
  struct i2c_adapter *__cil_tmp17 ;
  int __cil_tmp18 ;
  struct i2c_adapter *__cil_tmp19 ;
  bool __cil_tmp20 ;
  struct intel_gmbus *__cil_tmp21 ;
  struct intel_gmbus *__cil_tmp22 ;

  {
  if (reg == 397632U) {
    __cil_tmp7 = & dev_priv->sdvo_mappings;
    mapping = (struct sdvo_device_mapping *)__cil_tmp7;
  } else
  if (reg == 921920U) {
    __cil_tmp8 = & dev_priv->sdvo_mappings;
    mapping = (struct sdvo_device_mapping *)__cil_tmp8;
  } else {
    __cil_tmp9 = & dev_priv->sdvo_mappings;
    __cil_tmp10 = (struct sdvo_device_mapping *)__cil_tmp9;
    mapping = __cil_tmp10 + 1UL;
  }
  pin = (u8 )5U;
  speed = (u8 )3U;
  {
  __cil_tmp11 = mapping->initialized;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  if (__cil_tmp12 != 0U) {
    pin = mapping->i2c_pin;
    speed = mapping->i2c_speed;
  } else {

  }
  }
  {
  __cil_tmp13 = (unsigned int )pin;
  if (__cil_tmp13 <= 7U) {
    {
    __cil_tmp14 = (unsigned long )pin;
    __cil_tmp15 = dev_priv->gmbus;
    __cil_tmp16 = __cil_tmp15 + __cil_tmp14;
    sdvo->i2c = & __cil_tmp16->adapter;
    __cil_tmp17 = sdvo->i2c;
    __cil_tmp18 = (int )speed;
    intel_gmbus_set_speed(__cil_tmp17, __cil_tmp18);
    __cil_tmp19 = sdvo->i2c;
    __cil_tmp20 = (bool )1;
    intel_gmbus_force_bit(__cil_tmp19, __cil_tmp20);
    }
  } else {
    __cil_tmp21 = dev_priv->gmbus;
    __cil_tmp22 = __cil_tmp21 + 5UL;
    sdvo->i2c = & __cil_tmp22->adapter;
  }
  }
  return;
}
}
static bool intel_sdvo_is_hdmi_connector(struct intel_sdvo *intel_sdvo , int device )
{ bool tmp ;

  {
  {
  tmp = intel_sdvo_check_supp_encode(intel_sdvo);
  }
  return (tmp);
}
}
static u8 intel_sdvo_get_slave_addr(struct drm_device *dev , int sdvo_reg )
{ struct drm_i915_private *dev_priv ;
  struct sdvo_device_mapping *my_mapping ;
  struct sdvo_device_mapping *other_mapping ;
  void *__cil_tmp6 ;
  struct sdvo_device_mapping (*__cil_tmp7)[2U] ;
  struct sdvo_device_mapping (*__cil_tmp8)[2U] ;
  struct sdvo_device_mapping *__cil_tmp9 ;
  struct sdvo_device_mapping (*__cil_tmp10)[2U] ;
  struct sdvo_device_mapping (*__cil_tmp11)[2U] ;
  struct sdvo_device_mapping *__cil_tmp12 ;
  struct sdvo_device_mapping (*__cil_tmp13)[2U] ;
  struct sdvo_device_mapping *__cil_tmp14 ;
  struct sdvo_device_mapping (*__cil_tmp15)[2U] ;
  u8 __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  u8 __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  u8 __cil_tmp20 ;
  unsigned int __cil_tmp21 ;

  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  if (sdvo_reg == 397632) {
    __cil_tmp7 = & dev_priv->sdvo_mappings;
    my_mapping = (struct sdvo_device_mapping *)__cil_tmp7;
    __cil_tmp8 = & dev_priv->sdvo_mappings;
    __cil_tmp9 = (struct sdvo_device_mapping *)__cil_tmp8;
    other_mapping = __cil_tmp9 + 1UL;
  } else
  if (sdvo_reg == 921920) {
    __cil_tmp10 = & dev_priv->sdvo_mappings;
    my_mapping = (struct sdvo_device_mapping *)__cil_tmp10;
    __cil_tmp11 = & dev_priv->sdvo_mappings;
    __cil_tmp12 = (struct sdvo_device_mapping *)__cil_tmp11;
    other_mapping = __cil_tmp12 + 1UL;
  } else {
    __cil_tmp13 = & dev_priv->sdvo_mappings;
    __cil_tmp14 = (struct sdvo_device_mapping *)__cil_tmp13;
    my_mapping = __cil_tmp14 + 1UL;
    __cil_tmp15 = & dev_priv->sdvo_mappings;
    other_mapping = (struct sdvo_device_mapping *)__cil_tmp15;
  }
  {
  __cil_tmp16 = my_mapping->slave_addr;
  __cil_tmp17 = (unsigned int )__cil_tmp16;
  if (__cil_tmp17 != 0U) {
    return (my_mapping->slave_addr);
  } else {

  }
  }
  {
  __cil_tmp18 = other_mapping->slave_addr;
  __cil_tmp19 = (unsigned int )__cil_tmp18;
  if (__cil_tmp19 != 0U) {
    {
    __cil_tmp20 = other_mapping->slave_addr;
    __cil_tmp21 = (unsigned int )__cil_tmp20;
    if (__cil_tmp21 == 112U) {
      return ((u8 )114U);
    } else {
      return ((u8 )112U);
    }
    }
  } else {

  }
  }
  if (sdvo_reg == 397632) {
    return ((u8 )112U);
  } else
  if (sdvo_reg == 921920) {
    return ((u8 )112U);
  } else {
    return ((u8 )114U);
  }
}
}
static void intel_sdvo_connector_init(struct intel_sdvo_connector *connector , struct intel_sdvo *encoder )
{ struct drm_device *__cil_tmp3 ;
  struct drm_connector *__cil_tmp4 ;
  int __cil_tmp5 ;
  struct drm_connector *__cil_tmp6 ;
  struct intel_connector *__cil_tmp7 ;
  struct intel_encoder *__cil_tmp8 ;
  struct drm_connector *__cil_tmp9 ;

  {
  {
  __cil_tmp3 = encoder->base.base.dev;
  __cil_tmp4 = & connector->base.base;
  __cil_tmp5 = connector->base.base.connector_type;
  drm_connector_init(__cil_tmp3, __cil_tmp4, & intel_sdvo_connector_funcs, __cil_tmp5);
  __cil_tmp6 = & connector->base.base;
  drm_connector_helper_add(__cil_tmp6, & intel_sdvo_connector_helper_funcs);
  connector->base.base.interlace_allowed = (bool )0;
  connector->base.base.doublescan_allowed = (bool )0;
  connector->base.base.display_info.subpixel_order = (enum subpixel_order )1;
  __cil_tmp7 = & connector->base;
  __cil_tmp8 = & encoder->base;
  intel_connector_attach_encoder(__cil_tmp7, __cil_tmp8);
  __cil_tmp9 = & connector->base.base;
  drm_sysfs_connector_add(__cil_tmp9);
  }
  return;
}
}
static void intel_sdvo_add_hdmi_properties(struct intel_sdvo_connector *connector )
{ struct drm_device *dev ;
  struct drm_connector *__cil_tmp3 ;
  void *__cil_tmp4 ;
  struct drm_i915_private *__cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  void *__cil_tmp10 ;
  struct drm_i915_private *__cil_tmp11 ;
  struct intel_device_info const *__cil_tmp12 ;
  unsigned char *__cil_tmp13 ;
  unsigned char *__cil_tmp14 ;
  unsigned char __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  struct drm_connector *__cil_tmp17 ;

  {
  {
  dev = connector->base.base.dev;
  __cil_tmp3 = & connector->base.base;
  intel_attach_force_audio_property(__cil_tmp3);
  }
  {
  __cil_tmp4 = dev->dev_private;
  __cil_tmp5 = (struct drm_i915_private *)__cil_tmp4;
  __cil_tmp6 = __cil_tmp5->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 > 3U) {
    {
    __cil_tmp10 = dev->dev_private;
    __cil_tmp11 = (struct drm_i915_private *)__cil_tmp10;
    __cil_tmp12 = __cil_tmp11->info;
    __cil_tmp13 = (unsigned char *)__cil_tmp12;
    __cil_tmp14 = __cil_tmp13 + 1UL;
    __cil_tmp15 = *__cil_tmp14;
    __cil_tmp16 = (unsigned int )__cil_tmp15;
    if (__cil_tmp16 != 0U) {
      {
      __cil_tmp17 = & connector->base.base;
      intel_attach_broadcast_rgb_property(__cil_tmp17);
      }
    } else {

    }
    }
  } else {

  }
  }
  return;
}
}
static bool intel_sdvo_dvi_init(struct intel_sdvo *intel_sdvo , int device )
{ struct drm_encoder *encoder ;
  struct drm_connector *connector ;
  struct intel_connector *intel_connector ;
  struct intel_sdvo_connector *intel_sdvo_connector ;
  void *tmp ;
  bool tmp___0 ;
  struct intel_sdvo_connector *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  uint16_t __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  uint16_t __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  bool __cil_tmp18 ;

  {
  {
  encoder = & intel_sdvo->base.base;
  tmp = kzalloc(1880UL, 208U);
  intel_sdvo_connector = (struct intel_sdvo_connector *)tmp;
  }
  {
  __cil_tmp9 = (struct intel_sdvo_connector *)0;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = (unsigned long )intel_sdvo_connector;
  if (__cil_tmp11 == __cil_tmp10) {
    return ((bool )0);
  } else {

  }
  }
  if (device == 0) {
    __cil_tmp12 = intel_sdvo->controlled_output;
    __cil_tmp13 = (unsigned int )__cil_tmp12;
    __cil_tmp14 = __cil_tmp13 | 1U;
    intel_sdvo->controlled_output = (uint16_t )__cil_tmp14;
    intel_sdvo_connector->output_flag = (uint16_t )1U;
  } else
  if (device == 1) {
    __cil_tmp15 = intel_sdvo->controlled_output;
    __cil_tmp16 = (unsigned int )__cil_tmp15;
    __cil_tmp17 = __cil_tmp16 | 256U;
    intel_sdvo->controlled_output = (uint16_t )__cil_tmp17;
    intel_sdvo_connector->output_flag = (uint16_t )256U;
  } else {

  }
  {
  intel_connector = & intel_sdvo_connector->base;
  connector = & intel_connector->base;
  connector->polled = (uint8_t )6U;
  encoder->encoder_type = 2;
  connector->connector_type = 3;
  tmp___0 = intel_sdvo_is_hdmi_connector(intel_sdvo, device);
  }
  if ((int )tmp___0) {
    connector->connector_type = 11;
    intel_sdvo->is_hdmi = (bool )1;
  } else {

  }
  {
  intel_sdvo->base.clone_mask = 576;
  intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo);
  }
  {
  __cil_tmp18 = intel_sdvo->is_hdmi;
  if ((int )__cil_tmp18) {
    {
    intel_sdvo_add_hdmi_properties(intel_sdvo_connector);
    }
  } else {

  }
  }
  return ((bool )1);
}
}
static bool intel_sdvo_tv_init(struct intel_sdvo *intel_sdvo , int type )
{ struct drm_encoder *encoder ;
  struct drm_connector *connector ;
  struct intel_connector *intel_connector ;
  struct intel_sdvo_connector *intel_sdvo_connector ;
  void *tmp ;
  bool tmp___0 ;
  int tmp___1 ;
  bool tmp___2 ;
  int tmp___3 ;
  struct intel_sdvo_connector *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  short __cil_tmp15 ;
  int __cil_tmp16 ;
  uint16_t __cil_tmp17 ;
  short __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;

  {
  {
  encoder = & intel_sdvo->base.base;
  tmp = kzalloc(1880UL, 208U);
  intel_sdvo_connector = (struct intel_sdvo_connector *)tmp;
  }
  {
  __cil_tmp12 = (struct intel_sdvo_connector *)0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = (unsigned long )intel_sdvo_connector;
  if (__cil_tmp14 == __cil_tmp13) {
    return ((bool )0);
  } else {

  }
  }
  {
  intel_connector = & intel_sdvo_connector->base;
  connector = & intel_connector->base;
  encoder->encoder_type = 4;
  connector->connector_type = 6;
  __cil_tmp15 = (short )type;
  __cil_tmp16 = (int )__cil_tmp15;
  __cil_tmp17 = intel_sdvo->controlled_output;
  __cil_tmp18 = (short )__cil_tmp17;
  __cil_tmp19 = (int )__cil_tmp18;
  __cil_tmp20 = __cil_tmp19 | __cil_tmp16;
  intel_sdvo->controlled_output = (uint16_t )__cil_tmp20;
  intel_sdvo_connector->output_flag = (uint16_t )type;
  intel_sdvo->is_tv = (bool )1;
  intel_sdvo->base.needs_tv_clock = (bool )1;
  intel_sdvo->base.clone_mask = 128;
  intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo);
  tmp___0 = intel_sdvo_tv_create_property(intel_sdvo, intel_sdvo_connector, type);
  }
  if (tmp___0) {
    tmp___1 = 0;
  } else {
    tmp___1 = 1;
  }
  if (tmp___1) {
    goto err;
  } else {

  }
  {
  tmp___2 = intel_sdvo_create_enhance_property(intel_sdvo, intel_sdvo_connector);
  }
  if (tmp___2) {
    tmp___3 = 0;
  } else {
    tmp___3 = 1;
  }
  if (tmp___3) {
    goto err;
  } else {

  }
  return ((bool )1);
  err:
  {
  intel_sdvo_destroy(connector);
  }
  return ((bool )0);
}
}
static bool intel_sdvo_analog_init(struct intel_sdvo *intel_sdvo , int device )
{ struct drm_encoder *encoder ;
  struct drm_connector *connector ;
  struct intel_connector *intel_connector ;
  struct intel_sdvo_connector *intel_sdvo_connector ;
  void *tmp ;
  struct intel_sdvo_connector *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  uint16_t __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  uint16_t __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;

  {
  {
  encoder = & intel_sdvo->base.base;
  tmp = kzalloc(1880UL, 208U);
  intel_sdvo_connector = (struct intel_sdvo_connector *)tmp;
  }
  {
  __cil_tmp8 = (struct intel_sdvo_connector *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = (unsigned long )intel_sdvo_connector;
  if (__cil_tmp10 == __cil_tmp9) {
    return ((bool )0);
  } else {

  }
  }
  intel_connector = & intel_sdvo_connector->base;
  connector = & intel_connector->base;
  connector->polled = (uint8_t )2U;
  encoder->encoder_type = 1;
  connector->connector_type = 1;
  if (device == 0) {
    __cil_tmp11 = intel_sdvo->controlled_output;
    __cil_tmp12 = (unsigned int )__cil_tmp11;
    __cil_tmp13 = __cil_tmp12 | 2U;
    intel_sdvo->controlled_output = (uint16_t )__cil_tmp13;
    intel_sdvo_connector->output_flag = (uint16_t )2U;
  } else
  if (device == 1) {
    __cil_tmp14 = intel_sdvo->controlled_output;
    __cil_tmp15 = (unsigned int )__cil_tmp14;
    __cil_tmp16 = __cil_tmp15 | 512U;
    intel_sdvo->controlled_output = (uint16_t )__cil_tmp16;
    intel_sdvo_connector->output_flag = (uint16_t )512U;
  } else {

  }
  {
  intel_sdvo->base.clone_mask = 576;
  intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo);
  }
  return ((bool )1);
}
}
static bool intel_sdvo_lvds_init(struct intel_sdvo *intel_sdvo , int device )
{ struct drm_encoder *encoder ;
  struct drm_connector *connector ;
  struct intel_connector *intel_connector ;
  struct intel_sdvo_connector *intel_sdvo_connector ;
  void *tmp ;
  bool tmp___0 ;
  int tmp___1 ;
  struct intel_sdvo_connector *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  uint16_t __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  uint16_t __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;

  {
  {
  encoder = & intel_sdvo->base.base;
  tmp = kzalloc(1880UL, 208U);
  intel_sdvo_connector = (struct intel_sdvo_connector *)tmp;
  }
  {
  __cil_tmp10 = (struct intel_sdvo_connector *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = (unsigned long )intel_sdvo_connector;
  if (__cil_tmp12 == __cil_tmp11) {
    return ((bool )0);
  } else {

  }
  }
  intel_connector = & intel_sdvo_connector->base;
  connector = & intel_connector->base;
  encoder->encoder_type = 3;
  connector->connector_type = 7;
  if (device == 0) {
    __cil_tmp13 = intel_sdvo->controlled_output;
    __cil_tmp14 = (unsigned int )__cil_tmp13;
    __cil_tmp15 = __cil_tmp14 | 64U;
    intel_sdvo->controlled_output = (uint16_t )__cil_tmp15;
    intel_sdvo_connector->output_flag = (uint16_t )64U;
  } else
  if (device == 1) {
    __cil_tmp16 = intel_sdvo->controlled_output;
    __cil_tmp17 = (unsigned int )__cil_tmp16;
    __cil_tmp18 = __cil_tmp17 | 16384U;
    intel_sdvo->controlled_output = (uint16_t )__cil_tmp18;
    intel_sdvo_connector->output_flag = (uint16_t )16384U;
  } else {

  }
  {
  intel_sdvo->base.clone_mask = 768;
  intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo);
  tmp___0 = intel_sdvo_create_enhance_property(intel_sdvo, intel_sdvo_connector);
  }
  if (tmp___0) {
    tmp___1 = 0;
  } else {
    tmp___1 = 1;
  }
  if (tmp___1) {
    goto err;
  } else {

  }
  return ((bool )1);
  err:
  {
  intel_sdvo_destroy(connector);
  }
  return ((bool )0);
}
}
static bool intel_sdvo_output_setup(struct intel_sdvo *intel_sdvo , uint16_t flags )
{ bool tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  int tmp___2 ;
  bool tmp___3 ;
  int tmp___4 ;
  bool tmp___5 ;
  int tmp___6 ;
  bool tmp___7 ;
  int tmp___8 ;
  bool tmp___9 ;
  int tmp___10 ;
  bool tmp___11 ;
  int tmp___12 ;
  bool tmp___13 ;
  int tmp___14 ;
  unsigned char bytes[2U] ;
  size_t __len ;
  void *__ret ;
  char *tmp___15 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  void *__cil_tmp40 ;
  u16 *__cil_tmp41 ;
  void const *__cil_tmp42 ;
  void *__cil_tmp43 ;
  u16 *__cil_tmp44 ;
  void const *__cil_tmp45 ;
  int __cil_tmp46 ;
  int __cil_tmp47 ;
  int __cil_tmp48 ;
  int __cil_tmp49 ;

  {
  intel_sdvo->is_tv = (bool )0;
  intel_sdvo->base.needs_tv_clock = (bool )0;
  intel_sdvo->is_lvds = (bool )0;
  {
  __cil_tmp23 = (int )flags;
  if (__cil_tmp23 & 1) {
    {
    tmp = intel_sdvo_dvi_init(intel_sdvo, 0);
    }
    if (tmp) {
      tmp___0 = 0;
    } else {
      tmp___0 = 1;
    }
    if (tmp___0) {
      return ((bool )0);
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp24 = (int )flags;
  __cil_tmp25 = __cil_tmp24 & 257;
  if (__cil_tmp25 == 257) {
    {
    tmp___1 = intel_sdvo_dvi_init(intel_sdvo, 1);
    }
    if (tmp___1) {
      tmp___2 = 0;
    } else {
      tmp___2 = 1;
    }
    if (tmp___2) {
      return ((bool )0);
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp26 = (int )flags;
  __cil_tmp27 = __cil_tmp26 & 8;
  if (__cil_tmp27 != 0) {
    {
    tmp___3 = intel_sdvo_tv_init(intel_sdvo, 8);
    }
    if (tmp___3) {
      tmp___4 = 0;
    } else {
      tmp___4 = 1;
    }
    if (tmp___4) {
      return ((bool )0);
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp28 = (int )flags;
  __cil_tmp29 = __cil_tmp28 & 4;
  if (__cil_tmp29 != 0) {
    {
    tmp___5 = intel_sdvo_tv_init(intel_sdvo, 4);
    }
    if (tmp___5) {
      tmp___6 = 0;
    } else {
      tmp___6 = 1;
    }
    if (tmp___6) {
      return ((bool )0);
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp30 = (int )flags;
  __cil_tmp31 = __cil_tmp30 & 2;
  if (__cil_tmp31 != 0) {
    {
    tmp___7 = intel_sdvo_analog_init(intel_sdvo, 0);
    }
    if (tmp___7) {
      tmp___8 = 0;
    } else {
      tmp___8 = 1;
    }
    if (tmp___8) {
      return ((bool )0);
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp32 = (int )flags;
  __cil_tmp33 = __cil_tmp32 & 514;
  if (__cil_tmp33 == 514) {
    {
    tmp___9 = intel_sdvo_analog_init(intel_sdvo, 1);
    }
    if (tmp___9) {
      tmp___10 = 0;
    } else {
      tmp___10 = 1;
    }
    if (tmp___10) {
      return ((bool )0);
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp34 = (int )flags;
  __cil_tmp35 = __cil_tmp34 & 64;
  if (__cil_tmp35 != 0) {
    {
    tmp___11 = intel_sdvo_lvds_init(intel_sdvo, 0);
    }
    if (tmp___11) {
      tmp___12 = 0;
    } else {
      tmp___12 = 1;
    }
    if (tmp___12) {
      return ((bool )0);
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp36 = (int )flags;
  __cil_tmp37 = __cil_tmp36 & 16448;
  if (__cil_tmp37 == 16448) {
    {
    tmp___13 = intel_sdvo_lvds_init(intel_sdvo, 1);
    }
    if (tmp___13) {
      tmp___14 = 0;
    } else {
      tmp___14 = 1;
    }
    if (tmp___14) {
      return ((bool )0);
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp38 = (int )flags;
  __cil_tmp39 = __cil_tmp38 & 17231;
  if (__cil_tmp39 == 0) {
    intel_sdvo->controlled_output = (uint16_t )0U;
    __len = 2UL;
    if (__len > 63UL) {
      {
      __cil_tmp40 = (void *)(& bytes);
      __cil_tmp41 = & intel_sdvo->caps.output_flags;
      __cil_tmp42 = (void const *)__cil_tmp41;
      __ret = __memcpy(__cil_tmp40, __cil_tmp42, __len);
      }
    } else {
      {
      __cil_tmp43 = (void *)(& bytes);
      __cil_tmp44 = & intel_sdvo->caps.output_flags;
      __cil_tmp45 = (void const *)__cil_tmp44;
      __ret = __builtin_memcpy(__cil_tmp43, __cil_tmp45, __len);
      }
    }
    {
    __cil_tmp46 = intel_sdvo->sdvo_reg;
    if (__cil_tmp46 == 397632) {
      tmp___15 = (char *)"SDVOB";
    } else {
      {
      __cil_tmp47 = intel_sdvo->sdvo_reg;
      if (__cil_tmp47 == 921920) {
        tmp___15 = (char *)"SDVOB";
      } else {
        tmp___15 = (char *)"SDVOC";
      }
      }
    }
    }
    {
    __cil_tmp48 = (int )bytes[0];
    __cil_tmp49 = (int )bytes[1];
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_output_setup", "%s: Unknown SDVO output type (0x%02x%02x)\n",
                        tmp___15, __cil_tmp48, __cil_tmp49);
    }
    return ((bool )0);
  } else {

  }
  }
  intel_sdvo->base.crtc_mask = 3;
  return ((bool )1);
}
}
static bool intel_sdvo_tv_create_property(struct intel_sdvo *intel_sdvo , struct intel_sdvo_connector *intel_sdvo_connector ,
                                          int type )
{ struct drm_device *dev ;
  struct intel_sdvo_tv_format format ;
  uint32_t format_map ;
  uint32_t i ;
  bool tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  int tmp___2 ;
  size_t __len ;
  unsigned long _min1 ;
  unsigned long _min2 ;
  unsigned long tmp___3 ;
  void *__ret ;
  int tmp___4 ;
  u16 __cil_tmp18 ;
  int __cil_tmp19 ;
  u16 __cil_tmp20 ;
  u8 __cil_tmp21 ;
  void *__cil_tmp22 ;
  void *__cil_tmp23 ;
  void const *__cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  uint32_t __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  struct drm_property *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  struct drm_property *__cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  struct drm_property *__cil_tmp35 ;
  int __cil_tmp36 ;
  uint64_t __cil_tmp37 ;
  int __cil_tmp38 ;
  uint32_t __cil_tmp39 ;
  u8 __cil_tmp40 ;
  struct drm_connector *__cil_tmp41 ;
  struct drm_property *__cil_tmp42 ;

  {
  {
  dev = intel_sdvo->base.base.dev;
  __cil_tmp18 = (u16 )type;
  __cil_tmp19 = (int )__cil_tmp18;
  __cil_tmp20 = (u16 )__cil_tmp19;
  tmp = intel_sdvo_set_target_output(intel_sdvo, __cil_tmp20);
  }
  if (tmp) {
    tmp___0 = 0;
  } else {
    tmp___0 = 1;
  }
  if (tmp___0) {
    return ((bool )0);
  } else {

  }
  {
  __cil_tmp21 = (u8 )39;
  __cil_tmp22 = (void *)(& format);
  tmp___1 = intel_sdvo_get_value(intel_sdvo, __cil_tmp21, __cil_tmp22, 6);
  }
  if (tmp___1) {
    tmp___2 = 0;
  } else {
    tmp___2 = 1;
  }
  if (tmp___2) {
    return ((bool )0);
  } else {

  }
  _min1 = 4UL;
  _min2 = 6UL;
  if (_min1 < _min2) {
    tmp___3 = _min1;
  } else {
    tmp___3 = _min2;
  }
  {
  __len = tmp___3;
  __cil_tmp23 = (void *)(& format_map);
  __cil_tmp24 = (void const *)(& format);
  __ret = __builtin_memcpy(__cil_tmp23, __cil_tmp24, __len);
  }
  if (format_map == 0U) {
    return ((bool )0);
  } else {

  }
  intel_sdvo_connector->format_supported_num = 0;
  i = 0U;
  goto ldv_38533;
  ldv_38532: ;
  {
  __cil_tmp25 = (int )i;
  __cil_tmp26 = 1 << __cil_tmp25;
  __cil_tmp27 = (uint32_t )__cil_tmp26;
  __cil_tmp28 = __cil_tmp27 & format_map;
  if (__cil_tmp28 != 0U) {
    tmp___4 = intel_sdvo_connector->format_supported_num;
    __cil_tmp29 = intel_sdvo_connector->format_supported_num;
    intel_sdvo_connector->format_supported_num = __cil_tmp29 + 1;
    intel_sdvo_connector->tv_format_supported[tmp___4] = (u8 )i;
  } else {

  }
  }
  i = i + 1U;
  ldv_38533: ;
  if (i <= 18U) {
    goto ldv_38532;
  } else {
    goto ldv_38534;
  }
  ldv_38534:
  {
  __cil_tmp30 = intel_sdvo_connector->format_supported_num;
  intel_sdvo_connector->tv_format = drm_property_create(dev, 8, "mode", __cil_tmp30);
  }
  {
  __cil_tmp31 = (struct drm_property *)0;
  __cil_tmp32 = (unsigned long )__cil_tmp31;
  __cil_tmp33 = intel_sdvo_connector->tv_format;
  __cil_tmp34 = (unsigned long )__cil_tmp33;
  if (__cil_tmp34 == __cil_tmp32) {
    return ((bool )0);
  } else {

  }
  }
  i = 0U;
  goto ldv_38536;
  ldv_38535:
  {
  __cil_tmp35 = intel_sdvo_connector->tv_format;
  __cil_tmp36 = (int )i;
  __cil_tmp37 = (uint64_t )i;
  drm_property_add_enum(__cil_tmp35, __cil_tmp36, __cil_tmp37, tv_format_names[(int )intel_sdvo_connector->tv_format_supported[i]]);
  i = i + 1U;
  }
  ldv_38536: ;
  {
  __cil_tmp38 = intel_sdvo_connector->format_supported_num;
  __cil_tmp39 = (uint32_t )__cil_tmp38;
  if (__cil_tmp39 > i) {
    goto ldv_38535;
  } else {
    goto ldv_38537;
  }
  }
  ldv_38537:
  {
  __cil_tmp40 = intel_sdvo_connector->tv_format_supported[0];
  intel_sdvo->tv_format_index = (int )__cil_tmp40;
  __cil_tmp41 = & intel_sdvo_connector->base.base;
  __cil_tmp42 = intel_sdvo_connector->tv_format;
  drm_connector_attach_property(__cil_tmp41, __cil_tmp42, 0ULL);
  }
  return ((bool )1);
}
}
static bool intel_sdvo_create_enhance_property_tv(struct intel_sdvo *intel_sdvo ,
                                                  struct intel_sdvo_connector *intel_sdvo_connector ,
                                                  struct intel_sdvo_enhancements_reply enhancements )
{ struct drm_device *dev ;
  struct drm_connector *connector ;
  uint16_t response ;
  uint16_t data_value[2U] ;
  bool tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  int tmp___2 ;
  bool tmp___3 ;
  int tmp___4 ;
  bool tmp___5 ;
  int tmp___6 ;
  bool tmp___7 ;
  int tmp___8 ;
  bool tmp___9 ;
  int tmp___10 ;
  bool tmp___11 ;
  int tmp___12 ;
  bool tmp___13 ;
  int tmp___14 ;
  bool tmp___15 ;
  int tmp___16 ;
  bool tmp___17 ;
  int tmp___18 ;
  bool tmp___19 ;
  int tmp___20 ;
  bool tmp___21 ;
  int tmp___22 ;
  bool tmp___23 ;
  int tmp___24 ;
  bool tmp___25 ;
  int tmp___26 ;
  bool tmp___27 ;
  int tmp___28 ;
  bool tmp___29 ;
  int tmp___30 ;
  bool tmp___31 ;
  int tmp___32 ;
  bool tmp___33 ;
  int tmp___34 ;
  bool tmp___35 ;
  int tmp___36 ;
  bool tmp___37 ;
  int tmp___38 ;
  bool tmp___39 ;
  int tmp___40 ;
  bool tmp___41 ;
  int tmp___42 ;
  bool tmp___43 ;
  int tmp___44 ;
  bool tmp___45 ;
  int tmp___46 ;
  bool tmp___47 ;
  int tmp___48 ;
  bool tmp___49 ;
  int tmp___50 ;
  bool tmp___51 ;
  int tmp___52 ;
  bool tmp___53 ;
  int tmp___54 ;
  bool tmp___55 ;
  int tmp___56 ;
  unsigned char *__cil_tmp66 ;
  unsigned char *__cil_tmp67 ;
  unsigned char __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  u8 __cil_tmp70 ;
  void *__cil_tmp71 ;
  u8 __cil_tmp72 ;
  void *__cil_tmp73 ;
  int __cil_tmp74 ;
  int __cil_tmp75 ;
  int __cil_tmp76 ;
  struct drm_property *__cil_tmp77 ;
  unsigned long __cil_tmp78 ;
  struct drm_property *__cil_tmp79 ;
  unsigned long __cil_tmp80 ;
  struct drm_property *__cil_tmp81 ;
  uint64_t *__cil_tmp82 ;
  struct drm_property *__cil_tmp83 ;
  uint64_t *__cil_tmp84 ;
  uint64_t *__cil_tmp85 ;
  struct drm_property *__cil_tmp86 ;
  u32 __cil_tmp87 ;
  uint64_t __cil_tmp88 ;
  struct drm_property *__cil_tmp89 ;
  unsigned long __cil_tmp90 ;
  struct drm_property *__cil_tmp91 ;
  unsigned long __cil_tmp92 ;
  struct drm_property *__cil_tmp93 ;
  uint64_t *__cil_tmp94 ;
  struct drm_property *__cil_tmp95 ;
  uint64_t *__cil_tmp96 ;
  uint64_t *__cil_tmp97 ;
  struct drm_property *__cil_tmp98 ;
  u32 __cil_tmp99 ;
  uint64_t __cil_tmp100 ;
  int __cil_tmp101 ;
  int __cil_tmp102 ;
  int __cil_tmp103 ;
  unsigned char *__cil_tmp104 ;
  unsigned char *__cil_tmp105 ;
  unsigned char __cil_tmp106 ;
  unsigned int __cil_tmp107 ;
  u8 __cil_tmp108 ;
  void *__cil_tmp109 ;
  u8 __cil_tmp110 ;
  void *__cil_tmp111 ;
  int __cil_tmp112 ;
  int __cil_tmp113 ;
  int __cil_tmp114 ;
  struct drm_property *__cil_tmp115 ;
  unsigned long __cil_tmp116 ;
  struct drm_property *__cil_tmp117 ;
  unsigned long __cil_tmp118 ;
  struct drm_property *__cil_tmp119 ;
  uint64_t *__cil_tmp120 ;
  struct drm_property *__cil_tmp121 ;
  uint64_t *__cil_tmp122 ;
  uint64_t *__cil_tmp123 ;
  struct drm_property *__cil_tmp124 ;
  u32 __cil_tmp125 ;
  uint64_t __cil_tmp126 ;
  struct drm_property *__cil_tmp127 ;
  unsigned long __cil_tmp128 ;
  struct drm_property *__cil_tmp129 ;
  unsigned long __cil_tmp130 ;
  struct drm_property *__cil_tmp131 ;
  uint64_t *__cil_tmp132 ;
  struct drm_property *__cil_tmp133 ;
  uint64_t *__cil_tmp134 ;
  uint64_t *__cil_tmp135 ;
  struct drm_property *__cil_tmp136 ;
  u32 __cil_tmp137 ;
  uint64_t __cil_tmp138 ;
  int __cil_tmp139 ;
  int __cil_tmp140 ;
  int __cil_tmp141 ;
  unsigned char *__cil_tmp142 ;
  unsigned char *__cil_tmp143 ;
  unsigned char __cil_tmp144 ;
  unsigned int __cil_tmp145 ;
  u8 __cil_tmp146 ;
  void *__cil_tmp147 ;
  u8 __cil_tmp148 ;
  void *__cil_tmp149 ;
  struct drm_property *__cil_tmp150 ;
  unsigned long __cil_tmp151 ;
  struct drm_property *__cil_tmp152 ;
  unsigned long __cil_tmp153 ;
  struct drm_property *__cil_tmp154 ;
  uint64_t *__cil_tmp155 ;
  struct drm_property *__cil_tmp156 ;
  uint64_t *__cil_tmp157 ;
  uint64_t *__cil_tmp158 ;
  struct drm_property *__cil_tmp159 ;
  u32 __cil_tmp160 ;
  uint64_t __cil_tmp161 ;
  int __cil_tmp162 ;
  int __cil_tmp163 ;
  int __cil_tmp164 ;
  unsigned char *__cil_tmp165 ;
  unsigned char *__cil_tmp166 ;
  unsigned char __cil_tmp167 ;
  unsigned int __cil_tmp168 ;
  u8 __cil_tmp169 ;
  void *__cil_tmp170 ;
  u8 __cil_tmp171 ;
  void *__cil_tmp172 ;
  struct drm_property *__cil_tmp173 ;
  unsigned long __cil_tmp174 ;
  struct drm_property *__cil_tmp175 ;
  unsigned long __cil_tmp176 ;
  struct drm_property *__cil_tmp177 ;
  uint64_t *__cil_tmp178 ;
  struct drm_property *__cil_tmp179 ;
  uint64_t *__cil_tmp180 ;
  uint64_t *__cil_tmp181 ;
  struct drm_property *__cil_tmp182 ;
  u32 __cil_tmp183 ;
  uint64_t __cil_tmp184 ;
  int __cil_tmp185 ;
  int __cil_tmp186 ;
  int __cil_tmp187 ;
  unsigned char *__cil_tmp188 ;
  unsigned char *__cil_tmp189 ;
  unsigned char __cil_tmp190 ;
  unsigned int __cil_tmp191 ;
  u8 __cil_tmp192 ;
  void *__cil_tmp193 ;
  u8 __cil_tmp194 ;
  void *__cil_tmp195 ;
  struct drm_property *__cil_tmp196 ;
  unsigned long __cil_tmp197 ;
  struct drm_property *__cil_tmp198 ;
  unsigned long __cil_tmp199 ;
  struct drm_property *__cil_tmp200 ;
  uint64_t *__cil_tmp201 ;
  struct drm_property *__cil_tmp202 ;
  uint64_t *__cil_tmp203 ;
  uint64_t *__cil_tmp204 ;
  struct drm_property *__cil_tmp205 ;
  u32 __cil_tmp206 ;
  uint64_t __cil_tmp207 ;
  int __cil_tmp208 ;
  int __cil_tmp209 ;
  int __cil_tmp210 ;
  unsigned char *__cil_tmp211 ;
  unsigned char *__cil_tmp212 ;
  unsigned char __cil_tmp213 ;
  unsigned int __cil_tmp214 ;
  u8 __cil_tmp215 ;
  void *__cil_tmp216 ;
  u8 __cil_tmp217 ;
  void *__cil_tmp218 ;
  struct drm_property *__cil_tmp219 ;
  unsigned long __cil_tmp220 ;
  struct drm_property *__cil_tmp221 ;
  unsigned long __cil_tmp222 ;
  struct drm_property *__cil_tmp223 ;
  uint64_t *__cil_tmp224 ;
  struct drm_property *__cil_tmp225 ;
  uint64_t *__cil_tmp226 ;
  uint64_t *__cil_tmp227 ;
  struct drm_property *__cil_tmp228 ;
  u32 __cil_tmp229 ;
  uint64_t __cil_tmp230 ;
  int __cil_tmp231 ;
  int __cil_tmp232 ;
  int __cil_tmp233 ;
  unsigned char *__cil_tmp234 ;
  unsigned char *__cil_tmp235 ;
  unsigned char __cil_tmp236 ;
  unsigned int __cil_tmp237 ;
  u8 __cil_tmp238 ;
  void *__cil_tmp239 ;
  u8 __cil_tmp240 ;
  void *__cil_tmp241 ;
  struct drm_property *__cil_tmp242 ;
  unsigned long __cil_tmp243 ;
  struct drm_property *__cil_tmp244 ;
  unsigned long __cil_tmp245 ;
  struct drm_property *__cil_tmp246 ;
  uint64_t *__cil_tmp247 ;
  struct drm_property *__cil_tmp248 ;
  uint64_t *__cil_tmp249 ;
  uint64_t *__cil_tmp250 ;
  struct drm_property *__cil_tmp251 ;
  u32 __cil_tmp252 ;
  uint64_t __cil_tmp253 ;
  int __cil_tmp254 ;
  int __cil_tmp255 ;
  int __cil_tmp256 ;
  unsigned char *__cil_tmp257 ;
  unsigned char *__cil_tmp258 ;
  unsigned char __cil_tmp259 ;
  unsigned int __cil_tmp260 ;
  u8 __cil_tmp261 ;
  void *__cil_tmp262 ;
  u8 __cil_tmp263 ;
  void *__cil_tmp264 ;
  struct drm_property *__cil_tmp265 ;
  unsigned long __cil_tmp266 ;
  struct drm_property *__cil_tmp267 ;
  unsigned long __cil_tmp268 ;
  struct drm_property *__cil_tmp269 ;
  uint64_t *__cil_tmp270 ;
  struct drm_property *__cil_tmp271 ;
  uint64_t *__cil_tmp272 ;
  uint64_t *__cil_tmp273 ;
  struct drm_property *__cil_tmp274 ;
  u32 __cil_tmp275 ;
  uint64_t __cil_tmp276 ;
  int __cil_tmp277 ;
  int __cil_tmp278 ;
  int __cil_tmp279 ;
  unsigned char *__cil_tmp280 ;
  unsigned char *__cil_tmp281 ;
  unsigned char __cil_tmp282 ;
  unsigned int __cil_tmp283 ;
  u8 __cil_tmp284 ;
  void *__cil_tmp285 ;
  u8 __cil_tmp286 ;
  void *__cil_tmp287 ;
  struct drm_property *__cil_tmp288 ;
  unsigned long __cil_tmp289 ;
  struct drm_property *__cil_tmp290 ;
  unsigned long __cil_tmp291 ;
  struct drm_property *__cil_tmp292 ;
  uint64_t *__cil_tmp293 ;
  struct drm_property *__cil_tmp294 ;
  uint64_t *__cil_tmp295 ;
  uint64_t *__cil_tmp296 ;
  struct drm_property *__cil_tmp297 ;
  u32 __cil_tmp298 ;
  uint64_t __cil_tmp299 ;
  int __cil_tmp300 ;
  int __cil_tmp301 ;
  int __cil_tmp302 ;
  unsigned char *__cil_tmp303 ;
  unsigned char *__cil_tmp304 ;
  unsigned char __cil_tmp305 ;
  unsigned int __cil_tmp306 ;
  u8 __cil_tmp307 ;
  void *__cil_tmp308 ;
  u8 __cil_tmp309 ;
  void *__cil_tmp310 ;
  struct drm_property *__cil_tmp311 ;
  unsigned long __cil_tmp312 ;
  struct drm_property *__cil_tmp313 ;
  unsigned long __cil_tmp314 ;
  struct drm_property *__cil_tmp315 ;
  uint64_t *__cil_tmp316 ;
  struct drm_property *__cil_tmp317 ;
  uint64_t *__cil_tmp318 ;
  uint64_t *__cil_tmp319 ;
  struct drm_property *__cil_tmp320 ;
  u32 __cil_tmp321 ;
  uint64_t __cil_tmp322 ;
  int __cil_tmp323 ;
  int __cil_tmp324 ;
  int __cil_tmp325 ;
  unsigned char *__cil_tmp326 ;
  unsigned char *__cil_tmp327 ;
  unsigned char __cil_tmp328 ;
  unsigned int __cil_tmp329 ;
  u8 __cil_tmp330 ;
  void *__cil_tmp331 ;
  u8 __cil_tmp332 ;
  void *__cil_tmp333 ;
  struct drm_property *__cil_tmp334 ;
  unsigned long __cil_tmp335 ;
  struct drm_property *__cil_tmp336 ;
  unsigned long __cil_tmp337 ;
  struct drm_property *__cil_tmp338 ;
  uint64_t *__cil_tmp339 ;
  struct drm_property *__cil_tmp340 ;
  uint64_t *__cil_tmp341 ;
  uint64_t *__cil_tmp342 ;
  struct drm_property *__cil_tmp343 ;
  u32 __cil_tmp344 ;
  uint64_t __cil_tmp345 ;
  int __cil_tmp346 ;
  int __cil_tmp347 ;
  int __cil_tmp348 ;
  unsigned char *__cil_tmp349 ;
  unsigned char *__cil_tmp350 ;
  unsigned char __cil_tmp351 ;
  unsigned int __cil_tmp352 ;
  u8 __cil_tmp353 ;
  void *__cil_tmp354 ;
  u8 __cil_tmp355 ;
  void *__cil_tmp356 ;
  struct drm_property *__cil_tmp357 ;
  unsigned long __cil_tmp358 ;
  struct drm_property *__cil_tmp359 ;
  unsigned long __cil_tmp360 ;
  struct drm_property *__cil_tmp361 ;
  uint64_t *__cil_tmp362 ;
  struct drm_property *__cil_tmp363 ;
  uint64_t *__cil_tmp364 ;
  uint64_t *__cil_tmp365 ;
  struct drm_property *__cil_tmp366 ;
  u32 __cil_tmp367 ;
  uint64_t __cil_tmp368 ;
  int __cil_tmp369 ;
  int __cil_tmp370 ;
  int __cil_tmp371 ;
  unsigned char *__cil_tmp372 ;
  unsigned char *__cil_tmp373 ;
  unsigned char __cil_tmp374 ;
  unsigned int __cil_tmp375 ;
  u8 __cil_tmp376 ;
  void *__cil_tmp377 ;
  u8 __cil_tmp378 ;
  void *__cil_tmp379 ;
  struct drm_property *__cil_tmp380 ;
  unsigned long __cil_tmp381 ;
  struct drm_property *__cil_tmp382 ;
  unsigned long __cil_tmp383 ;
  struct drm_property *__cil_tmp384 ;
  uint64_t *__cil_tmp385 ;
  struct drm_property *__cil_tmp386 ;
  uint64_t *__cil_tmp387 ;
  uint64_t *__cil_tmp388 ;
  struct drm_property *__cil_tmp389 ;
  u32 __cil_tmp390 ;
  uint64_t __cil_tmp391 ;
  int __cil_tmp392 ;
  int __cil_tmp393 ;
  int __cil_tmp394 ;
  unsigned char *__cil_tmp395 ;
  unsigned char *__cil_tmp396 ;
  unsigned char __cil_tmp397 ;
  unsigned int __cil_tmp398 ;
  u8 __cil_tmp399 ;
  void *__cil_tmp400 ;
  u8 __cil_tmp401 ;
  void *__cil_tmp402 ;
  struct drm_property *__cil_tmp403 ;
  unsigned long __cil_tmp404 ;
  struct drm_property *__cil_tmp405 ;
  unsigned long __cil_tmp406 ;
  struct drm_property *__cil_tmp407 ;
  uint64_t *__cil_tmp408 ;
  struct drm_property *__cil_tmp409 ;
  uint64_t *__cil_tmp410 ;
  uint64_t *__cil_tmp411 ;
  struct drm_property *__cil_tmp412 ;
  u32 __cil_tmp413 ;
  uint64_t __cil_tmp414 ;
  int __cil_tmp415 ;
  int __cil_tmp416 ;
  int __cil_tmp417 ;
  unsigned char *__cil_tmp418 ;
  unsigned char *__cil_tmp419 ;
  unsigned char __cil_tmp420 ;
  unsigned int __cil_tmp421 ;
  u8 __cil_tmp422 ;
  void *__cil_tmp423 ;
  u32 __cil_tmp424 ;
  struct drm_property *__cil_tmp425 ;
  unsigned long __cil_tmp426 ;
  struct drm_property *__cil_tmp427 ;
  unsigned long __cil_tmp428 ;
  struct drm_property *__cil_tmp429 ;
  uint64_t *__cil_tmp430 ;
  struct drm_property *__cil_tmp431 ;
  uint64_t *__cil_tmp432 ;
  uint64_t *__cil_tmp433 ;
  struct drm_property *__cil_tmp434 ;
  u32 __cil_tmp435 ;
  uint64_t __cil_tmp436 ;
  int __cil_tmp437 ;

  {
  dev = intel_sdvo->base.base.dev;
  connector = & intel_sdvo_connector->base.base;
  {
  __cil_tmp66 = (unsigned char *)(& enhancements);
  __cil_tmp67 = __cil_tmp66 + 0UL;
  __cil_tmp68 = *__cil_tmp67;
  __cil_tmp69 = (unsigned int )__cil_tmp68;
  if (__cil_tmp69 != 0U) {
    {
    __cil_tmp70 = (u8 )97;
    __cil_tmp71 = (void *)(& data_value);
    tmp = intel_sdvo_get_value(intel_sdvo, __cil_tmp70, __cil_tmp71, 4);
    }
    if (tmp) {
      tmp___0 = 0;
    } else {
      tmp___0 = 1;
    }
    if (tmp___0) {
      return ((bool )0);
    } else {

    }
    {
    __cil_tmp72 = (u8 )98;
    __cil_tmp73 = (void *)(& response);
    tmp___1 = intel_sdvo_get_value(intel_sdvo, __cil_tmp72, __cil_tmp73, 2);
    }
    if (tmp___1) {
      tmp___2 = 0;
    } else {
      tmp___2 = 1;
    }
    if (tmp___2) {
      return ((bool )0);
    } else {

    }
    {
    intel_sdvo_connector->max_hscan = (u32 )data_value[0];
    __cil_tmp74 = (int )response;
    __cil_tmp75 = (int )data_value[0];
    __cil_tmp76 = __cil_tmp75 - __cil_tmp74;
    intel_sdvo_connector->left_margin = (u32 )__cil_tmp76;
    intel_sdvo_connector->right_margin = intel_sdvo_connector->left_margin;
    intel_sdvo_connector->left = drm_property_create(dev, 2, "left_margin", 2);
    }
    {
    __cil_tmp77 = (struct drm_property *)0;
    __cil_tmp78 = (unsigned long )__cil_tmp77;
    __cil_tmp79 = intel_sdvo_connector->left;
    __cil_tmp80 = (unsigned long )__cil_tmp79;
    if (__cil_tmp80 == __cil_tmp78) {
      return ((bool )0);
    } else {

    }
    }
    {
    __cil_tmp81 = intel_sdvo_connector->left;
    __cil_tmp82 = __cil_tmp81->values;
    *__cil_tmp82 = 0ULL;
    __cil_tmp83 = intel_sdvo_connector->left;
    __cil_tmp84 = __cil_tmp83->values;
    __cil_tmp85 = __cil_tmp84 + 1UL;
    *__cil_tmp85 = (uint64_t )data_value[0];
    __cil_tmp86 = intel_sdvo_connector->left;
    __cil_tmp87 = intel_sdvo_connector->left_margin;
    __cil_tmp88 = (uint64_t )__cil_tmp87;
    drm_connector_attach_property(connector, __cil_tmp86, __cil_tmp88);
    intel_sdvo_connector->right = drm_property_create(dev, 2, "right_margin", 2);
    }
    {
    __cil_tmp89 = (struct drm_property *)0;
    __cil_tmp90 = (unsigned long )__cil_tmp89;
    __cil_tmp91 = intel_sdvo_connector->right;
    __cil_tmp92 = (unsigned long )__cil_tmp91;
    if (__cil_tmp92 == __cil_tmp90) {
      return ((bool )0);
    } else {

    }
    }
    {
    __cil_tmp93 = intel_sdvo_connector->right;
    __cil_tmp94 = __cil_tmp93->values;
    *__cil_tmp94 = 0ULL;
    __cil_tmp95 = intel_sdvo_connector->right;
    __cil_tmp96 = __cil_tmp95->values;
    __cil_tmp97 = __cil_tmp96 + 1UL;
    *__cil_tmp97 = (uint64_t )data_value[0];
    __cil_tmp98 = intel_sdvo_connector->right;
    __cil_tmp99 = intel_sdvo_connector->right_margin;
    __cil_tmp100 = (uint64_t )__cil_tmp99;
    drm_connector_attach_property(connector, __cil_tmp98, __cil_tmp100);
    __cil_tmp101 = (int )data_value[0];
    __cil_tmp102 = (int )data_value[1];
    __cil_tmp103 = (int )response;
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_create_enhance_property_tv", "h_overscan: max %d, default %d, current %d\n",
                        __cil_tmp101, __cil_tmp102, __cil_tmp103);
    }
  } else {

  }
  }
  {
  __cil_tmp104 = (unsigned char *)(& enhancements);
  __cil_tmp105 = __cil_tmp104 + 1UL;
  __cil_tmp106 = *__cil_tmp105;
  __cil_tmp107 = (unsigned int )__cil_tmp106;
  if (__cil_tmp107 != 0U) {
    {
    __cil_tmp108 = (u8 )100;
    __cil_tmp109 = (void *)(& data_value);
    tmp___3 = intel_sdvo_get_value(intel_sdvo, __cil_tmp108, __cil_tmp109, 4);
    }
    if (tmp___3) {
      tmp___4 = 0;
    } else {
      tmp___4 = 1;
    }
    if (tmp___4) {
      return ((bool )0);
    } else {

    }
    {
    __cil_tmp110 = (u8 )101;
    __cil_tmp111 = (void *)(& response);
    tmp___5 = intel_sdvo_get_value(intel_sdvo, __cil_tmp110, __cil_tmp111, 2);
    }
    if (tmp___5) {
      tmp___6 = 0;
    } else {
      tmp___6 = 1;
    }
    if (tmp___6) {
      return ((bool )0);
    } else {

    }
    {
    intel_sdvo_connector->max_vscan = (u32 )data_value[0];
    __cil_tmp112 = (int )response;
    __cil_tmp113 = (int )data_value[0];
    __cil_tmp114 = __cil_tmp113 - __cil_tmp112;
    intel_sdvo_connector->top_margin = (u32 )__cil_tmp114;
    intel_sdvo_connector->bottom_margin = intel_sdvo_connector->top_margin;
    intel_sdvo_connector->top = drm_property_create(dev, 2, "top_margin", 2);
    }
    {
    __cil_tmp115 = (struct drm_property *)0;
    __cil_tmp116 = (unsigned long )__cil_tmp115;
    __cil_tmp117 = intel_sdvo_connector->top;
    __cil_tmp118 = (unsigned long )__cil_tmp117;
    if (__cil_tmp118 == __cil_tmp116) {
      return ((bool )0);
    } else {

    }
    }
    {
    __cil_tmp119 = intel_sdvo_connector->top;
    __cil_tmp120 = __cil_tmp119->values;
    *__cil_tmp120 = 0ULL;
    __cil_tmp121 = intel_sdvo_connector->top;
    __cil_tmp122 = __cil_tmp121->values;
    __cil_tmp123 = __cil_tmp122 + 1UL;
    *__cil_tmp123 = (uint64_t )data_value[0];
    __cil_tmp124 = intel_sdvo_connector->top;
    __cil_tmp125 = intel_sdvo_connector->top_margin;
    __cil_tmp126 = (uint64_t )__cil_tmp125;
    drm_connector_attach_property(connector, __cil_tmp124, __cil_tmp126);
    intel_sdvo_connector->bottom = drm_property_create(dev, 2, "bottom_margin", 2);
    }
    {
    __cil_tmp127 = (struct drm_property *)0;
    __cil_tmp128 = (unsigned long )__cil_tmp127;
    __cil_tmp129 = intel_sdvo_connector->bottom;
    __cil_tmp130 = (unsigned long )__cil_tmp129;
    if (__cil_tmp130 == __cil_tmp128) {
      return ((bool )0);
    } else {

    }
    }
    {
    __cil_tmp131 = intel_sdvo_connector->bottom;
    __cil_tmp132 = __cil_tmp131->values;
    *__cil_tmp132 = 0ULL;
    __cil_tmp133 = intel_sdvo_connector->bottom;
    __cil_tmp134 = __cil_tmp133->values;
    __cil_tmp135 = __cil_tmp134 + 1UL;
    *__cil_tmp135 = (uint64_t )data_value[0];
    __cil_tmp136 = intel_sdvo_connector->bottom;
    __cil_tmp137 = intel_sdvo_connector->bottom_margin;
    __cil_tmp138 = (uint64_t )__cil_tmp137;
    drm_connector_attach_property(connector, __cil_tmp136, __cil_tmp138);
    __cil_tmp139 = (int )data_value[0];
    __cil_tmp140 = (int )data_value[1];
    __cil_tmp141 = (int )response;
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_create_enhance_property_tv", "v_overscan: max %d, default %d, current %d\n",
                        __cil_tmp139, __cil_tmp140, __cil_tmp141);
    }
  } else {

  }
  }
  {
  __cil_tmp142 = (unsigned char *)(& enhancements);
  __cil_tmp143 = __cil_tmp142 + 1UL;
  __cil_tmp144 = *__cil_tmp143;
  __cil_tmp145 = (unsigned int )__cil_tmp144;
  if (__cil_tmp145 != 0U) {
    {
    __cil_tmp146 = (u8 )103;
    __cil_tmp147 = (void *)(& data_value);
    tmp___7 = intel_sdvo_get_value(intel_sdvo, __cil_tmp146, __cil_tmp147, 4);
    }
    if (tmp___7) {
      tmp___8 = 0;
    } else {
      tmp___8 = 1;
    }
    if (tmp___8) {
      return ((bool )0);
    } else {
      {
      __cil_tmp148 = (u8 )104;
      __cil_tmp149 = (void *)(& response);
      tmp___9 = intel_sdvo_get_value(intel_sdvo, __cil_tmp148, __cil_tmp149, 2);
      }
      if (tmp___9) {
        tmp___10 = 0;
      } else {
        tmp___10 = 1;
      }
      if (tmp___10) {
        return ((bool )0);
      } else {

      }
    }
    {
    intel_sdvo_connector->max_hpos = (u32 )data_value[0];
    intel_sdvo_connector->cur_hpos = (u32 )response;
    intel_sdvo_connector->hpos = drm_property_create(dev, 2, "hpos", 2);
    }
    {
    __cil_tmp150 = (struct drm_property *)0;
    __cil_tmp151 = (unsigned long )__cil_tmp150;
    __cil_tmp152 = intel_sdvo_connector->hpos;
    __cil_tmp153 = (unsigned long )__cil_tmp152;
    if (__cil_tmp153 == __cil_tmp151) {
      return ((bool )0);
    } else {

    }
    }
    {
    __cil_tmp154 = intel_sdvo_connector->hpos;
    __cil_tmp155 = __cil_tmp154->values;
    *__cil_tmp155 = 0ULL;
    __cil_tmp156 = intel_sdvo_connector->hpos;
    __cil_tmp157 = __cil_tmp156->values;
    __cil_tmp158 = __cil_tmp157 + 1UL;
    *__cil_tmp158 = (uint64_t )data_value[0];
    __cil_tmp159 = intel_sdvo_connector->hpos;
    __cil_tmp160 = intel_sdvo_connector->cur_hpos;
    __cil_tmp161 = (uint64_t )__cil_tmp160;
    drm_connector_attach_property(connector, __cil_tmp159, __cil_tmp161);
    __cil_tmp162 = (int )data_value[0];
    __cil_tmp163 = (int )data_value[1];
    __cil_tmp164 = (int )response;
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_create_enhance_property_tv", "hpos: max %d, default %d, current %d\n",
                        __cil_tmp162, __cil_tmp163, __cil_tmp164);
    }
  } else {

  }
  }
  {
  __cil_tmp165 = (unsigned char *)(& enhancements);
  __cil_tmp166 = __cil_tmp165 + 1UL;
  __cil_tmp167 = *__cil_tmp166;
  __cil_tmp168 = (unsigned int )__cil_tmp167;
  if (__cil_tmp168 != 0U) {
    {
    __cil_tmp169 = (u8 )106;
    __cil_tmp170 = (void *)(& data_value);
    tmp___11 = intel_sdvo_get_value(intel_sdvo, __cil_tmp169, __cil_tmp170, 4);
    }
    if (tmp___11) {
      tmp___12 = 0;
    } else {
      tmp___12 = 1;
    }
    if (tmp___12) {
      return ((bool )0);
    } else {
      {
      __cil_tmp171 = (u8 )107;
      __cil_tmp172 = (void *)(& response);
      tmp___13 = intel_sdvo_get_value(intel_sdvo, __cil_tmp171, __cil_tmp172, 2);
      }
      if (tmp___13) {
        tmp___14 = 0;
      } else {
        tmp___14 = 1;
      }
      if (tmp___14) {
        return ((bool )0);
      } else {

      }
    }
    {
    intel_sdvo_connector->max_vpos = (u32 )data_value[0];
    intel_sdvo_connector->cur_vpos = (u32 )response;
    intel_sdvo_connector->vpos = drm_property_create(dev, 2, "vpos", 2);
    }
    {
    __cil_tmp173 = (struct drm_property *)0;
    __cil_tmp174 = (unsigned long )__cil_tmp173;
    __cil_tmp175 = intel_sdvo_connector->vpos;
    __cil_tmp176 = (unsigned long )__cil_tmp175;
    if (__cil_tmp176 == __cil_tmp174) {
      return ((bool )0);
    } else {

    }
    }
    {
    __cil_tmp177 = intel_sdvo_connector->vpos;
    __cil_tmp178 = __cil_tmp177->values;
    *__cil_tmp178 = 0ULL;
    __cil_tmp179 = intel_sdvo_connector->vpos;
    __cil_tmp180 = __cil_tmp179->values;
    __cil_tmp181 = __cil_tmp180 + 1UL;
    *__cil_tmp181 = (uint64_t )data_value[0];
    __cil_tmp182 = intel_sdvo_connector->vpos;
    __cil_tmp183 = intel_sdvo_connector->cur_vpos;
    __cil_tmp184 = (uint64_t )__cil_tmp183;
    drm_connector_attach_property(connector, __cil_tmp182, __cil_tmp184);
    __cil_tmp185 = (int )data_value[0];
    __cil_tmp186 = (int )data_value[1];
    __cil_tmp187 = (int )response;
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_create_enhance_property_tv", "vpos: max %d, default %d, current %d\n",
                        __cil_tmp185, __cil_tmp186, __cil_tmp187);
    }
  } else {

  }
  }
  {
  __cil_tmp188 = (unsigned char *)(& enhancements);
  __cil_tmp189 = __cil_tmp188 + 0UL;
  __cil_tmp190 = *__cil_tmp189;
  __cil_tmp191 = (unsigned int )__cil_tmp190;
  if (__cil_tmp191 != 0U) {
    {
    __cil_tmp192 = (u8 )85;
    __cil_tmp193 = (void *)(& data_value);
    tmp___15 = intel_sdvo_get_value(intel_sdvo, __cil_tmp192, __cil_tmp193, 4);
    }
    if (tmp___15) {
      tmp___16 = 0;
    } else {
      tmp___16 = 1;
    }
    if (tmp___16) {
      return ((bool )0);
    } else {
      {
      __cil_tmp194 = (u8 )86;
      __cil_tmp195 = (void *)(& response);
      tmp___17 = intel_sdvo_get_value(intel_sdvo, __cil_tmp194, __cil_tmp195, 2);
      }
      if (tmp___17) {
        tmp___18 = 0;
      } else {
        tmp___18 = 1;
      }
      if (tmp___18) {
        return ((bool )0);
      } else {

      }
    }
    {
    intel_sdvo_connector->max_saturation = (u32 )data_value[0];
    intel_sdvo_connector->cur_saturation = (u32 )response;
    intel_sdvo_connector->saturation = drm_property_create(dev, 2, "saturation", 2);
    }
    {
    __cil_tmp196 = (struct drm_property *)0;
    __cil_tmp197 = (unsigned long )__cil_tmp196;
    __cil_tmp198 = intel_sdvo_connector->saturation;
    __cil_tmp199 = (unsigned long )__cil_tmp198;
    if (__cil_tmp199 == __cil_tmp197) {
      return ((bool )0);
    } else {

    }
    }
    {
    __cil_tmp200 = intel_sdvo_connector->saturation;
    __cil_tmp201 = __cil_tmp200->values;
    *__cil_tmp201 = 0ULL;
    __cil_tmp202 = intel_sdvo_connector->saturation;
    __cil_tmp203 = __cil_tmp202->values;
    __cil_tmp204 = __cil_tmp203 + 1UL;
    *__cil_tmp204 = (uint64_t )data_value[0];
    __cil_tmp205 = intel_sdvo_connector->saturation;
    __cil_tmp206 = intel_sdvo_connector->cur_saturation;
    __cil_tmp207 = (uint64_t )__cil_tmp206;
    drm_connector_attach_property(connector, __cil_tmp205, __cil_tmp207);
    __cil_tmp208 = (int )data_value[0];
    __cil_tmp209 = (int )data_value[1];
    __cil_tmp210 = (int )response;
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_create_enhance_property_tv", "saturation: max %d, default %d, current %d\n",
                        __cil_tmp208, __cil_tmp209, __cil_tmp210);
    }
  } else {

  }
  }
  {
  __cil_tmp211 = (unsigned char *)(& enhancements);
  __cil_tmp212 = __cil_tmp211 + 0UL;
  __cil_tmp213 = *__cil_tmp212;
  __cil_tmp214 = (unsigned int )__cil_tmp213;
  if (__cil_tmp214 != 0U) {
    {
    __cil_tmp215 = (u8 )94;
    __cil_tmp216 = (void *)(& data_value);
    tmp___19 = intel_sdvo_get_value(intel_sdvo, __cil_tmp215, __cil_tmp216, 4);
    }
    if (tmp___19) {
      tmp___20 = 0;
    } else {
      tmp___20 = 1;
    }
    if (tmp___20) {
      return ((bool )0);
    } else {
      {
      __cil_tmp217 = (u8 )95;
      __cil_tmp218 = (void *)(& response);
      tmp___21 = intel_sdvo_get_value(intel_sdvo, __cil_tmp217, __cil_tmp218, 2);
      }
      if (tmp___21) {
        tmp___22 = 0;
      } else {
        tmp___22 = 1;
      }
      if (tmp___22) {
        return ((bool )0);
      } else {

      }
    }
    {
    intel_sdvo_connector->max_contrast = (u32 )data_value[0];
    intel_sdvo_connector->cur_contrast = (u32 )response;
    intel_sdvo_connector->contrast = drm_property_create(dev, 2, "contrast", 2);
    }
    {
    __cil_tmp219 = (struct drm_property *)0;
    __cil_tmp220 = (unsigned long )__cil_tmp219;
    __cil_tmp221 = intel_sdvo_connector->contrast;
    __cil_tmp222 = (unsigned long )__cil_tmp221;
    if (__cil_tmp222 == __cil_tmp220) {
      return ((bool )0);
    } else {

    }
    }
    {
    __cil_tmp223 = intel_sdvo_connector->contrast;
    __cil_tmp224 = __cil_tmp223->values;
    *__cil_tmp224 = 0ULL;
    __cil_tmp225 = intel_sdvo_connector->contrast;
    __cil_tmp226 = __cil_tmp225->values;
    __cil_tmp227 = __cil_tmp226 + 1UL;
    *__cil_tmp227 = (uint64_t )data_value[0];
    __cil_tmp228 = intel_sdvo_connector->contrast;
    __cil_tmp229 = intel_sdvo_connector->cur_contrast;
    __cil_tmp230 = (uint64_t )__cil_tmp229;
    drm_connector_attach_property(connector, __cil_tmp228, __cil_tmp230);
    __cil_tmp231 = (int )data_value[0];
    __cil_tmp232 = (int )data_value[1];
    __cil_tmp233 = (int )response;
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_create_enhance_property_tv", "contrast: max %d, default %d, current %d\n",
                        __cil_tmp231, __cil_tmp232, __cil_tmp233);
    }
  } else {

  }
  }
  {
  __cil_tmp234 = (unsigned char *)(& enhancements);
  __cil_tmp235 = __cil_tmp234 + 0UL;
  __cil_tmp236 = *__cil_tmp235;
  __cil_tmp237 = (unsigned int )__cil_tmp236;
  if (__cil_tmp237 != 0U) {
    {
    __cil_tmp238 = (u8 )88;
    __cil_tmp239 = (void *)(& data_value);
    tmp___23 = intel_sdvo_get_value(intel_sdvo, __cil_tmp238, __cil_tmp239, 4);
    }
    if (tmp___23) {
      tmp___24 = 0;
    } else {
      tmp___24 = 1;
    }
    if (tmp___24) {
      return ((bool )0);
    } else {
      {
      __cil_tmp240 = (u8 )89;
      __cil_tmp241 = (void *)(& response);
      tmp___25 = intel_sdvo_get_value(intel_sdvo, __cil_tmp240, __cil_tmp241, 2);
      }
      if (tmp___25) {
        tmp___26 = 0;
      } else {
        tmp___26 = 1;
      }
      if (tmp___26) {
        return ((bool )0);
      } else {

      }
    }
    {
    intel_sdvo_connector->max_hue = (u32 )data_value[0];
    intel_sdvo_connector->cur_hue = (u32 )response;
    intel_sdvo_connector->hue = drm_property_create(dev, 2, "hue", 2);
    }
    {
    __cil_tmp242 = (struct drm_property *)0;
    __cil_tmp243 = (unsigned long )__cil_tmp242;
    __cil_tmp244 = intel_sdvo_connector->hue;
    __cil_tmp245 = (unsigned long )__cil_tmp244;
    if (__cil_tmp245 == __cil_tmp243) {
      return ((bool )0);
    } else {

    }
    }
    {
    __cil_tmp246 = intel_sdvo_connector->hue;
    __cil_tmp247 = __cil_tmp246->values;
    *__cil_tmp247 = 0ULL;
    __cil_tmp248 = intel_sdvo_connector->hue;
    __cil_tmp249 = __cil_tmp248->values;
    __cil_tmp250 = __cil_tmp249 + 1UL;
    *__cil_tmp250 = (uint64_t )data_value[0];
    __cil_tmp251 = intel_sdvo_connector->hue;
    __cil_tmp252 = intel_sdvo_connector->cur_hue;
    __cil_tmp253 = (uint64_t )__cil_tmp252;
    drm_connector_attach_property(connector, __cil_tmp251, __cil_tmp253);
    __cil_tmp254 = (int )data_value[0];
    __cil_tmp255 = (int )data_value[1];
    __cil_tmp256 = (int )response;
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_create_enhance_property_tv", "hue: max %d, default %d, current %d\n",
                        __cil_tmp254, __cil_tmp255, __cil_tmp256);
    }
  } else {

  }
  }
  {
  __cil_tmp257 = (unsigned char *)(& enhancements);
  __cil_tmp258 = __cil_tmp257 + 1UL;
  __cil_tmp259 = *__cil_tmp258;
  __cil_tmp260 = (unsigned int )__cil_tmp259;
  if (__cil_tmp260 != 0U) {
    {
    __cil_tmp261 = (u8 )109;
    __cil_tmp262 = (void *)(& data_value);
    tmp___27 = intel_sdvo_get_value(intel_sdvo, __cil_tmp261, __cil_tmp262, 4);
    }
    if (tmp___27) {
      tmp___28 = 0;
    } else {
      tmp___28 = 1;
    }
    if (tmp___28) {
      return ((bool )0);
    } else {
      {
      __cil_tmp263 = (u8 )110;
      __cil_tmp264 = (void *)(& response);
      tmp___29 = intel_sdvo_get_value(intel_sdvo, __cil_tmp263, __cil_tmp264, 2);
      }
      if (tmp___29) {
        tmp___30 = 0;
      } else {
        tmp___30 = 1;
      }
      if (tmp___30) {
        return ((bool )0);
      } else {

      }
    }
    {
    intel_sdvo_connector->max_sharpness = (u32 )data_value[0];
    intel_sdvo_connector->cur_sharpness = (u32 )response;
    intel_sdvo_connector->sharpness = drm_property_create(dev, 2, "sharpness", 2);
    }
    {
    __cil_tmp265 = (struct drm_property *)0;
    __cil_tmp266 = (unsigned long )__cil_tmp265;
    __cil_tmp267 = intel_sdvo_connector->sharpness;
    __cil_tmp268 = (unsigned long )__cil_tmp267;
    if (__cil_tmp268 == __cil_tmp266) {
      return ((bool )0);
    } else {

    }
    }
    {
    __cil_tmp269 = intel_sdvo_connector->sharpness;
    __cil_tmp270 = __cil_tmp269->values;
    *__cil_tmp270 = 0ULL;
    __cil_tmp271 = intel_sdvo_connector->sharpness;
    __cil_tmp272 = __cil_tmp271->values;
    __cil_tmp273 = __cil_tmp272 + 1UL;
    *__cil_tmp273 = (uint64_t )data_value[0];
    __cil_tmp274 = intel_sdvo_connector->sharpness;
    __cil_tmp275 = intel_sdvo_connector->cur_sharpness;
    __cil_tmp276 = (uint64_t )__cil_tmp275;
    drm_connector_attach_property(connector, __cil_tmp274, __cil_tmp276);
    __cil_tmp277 = (int )data_value[0];
    __cil_tmp278 = (int )data_value[1];
    __cil_tmp279 = (int )response;
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_create_enhance_property_tv", "sharpness: max %d, default %d, current %d\n",
                        __cil_tmp277, __cil_tmp278, __cil_tmp279);
    }
  } else {

  }
  }
  {
  __cil_tmp280 = (unsigned char *)(& enhancements);
  __cil_tmp281 = __cil_tmp280 + 0UL;
  __cil_tmp282 = *__cil_tmp281;
  __cil_tmp283 = (unsigned int )__cil_tmp282;
  if (__cil_tmp283 != 0U) {
    {
    __cil_tmp284 = (u8 )91;
    __cil_tmp285 = (void *)(& data_value);
    tmp___31 = intel_sdvo_get_value(intel_sdvo, __cil_tmp284, __cil_tmp285, 4);
    }
    if (tmp___31) {
      tmp___32 = 0;
    } else {
      tmp___32 = 1;
    }
    if (tmp___32) {
      return ((bool )0);
    } else {
      {
      __cil_tmp286 = (u8 )92;
      __cil_tmp287 = (void *)(& response);
      tmp___33 = intel_sdvo_get_value(intel_sdvo, __cil_tmp286, __cil_tmp287, 2);
      }
      if (tmp___33) {
        tmp___34 = 0;
      } else {
        tmp___34 = 1;
      }
      if (tmp___34) {
        return ((bool )0);
      } else {

      }
    }
    {
    intel_sdvo_connector->max_brightness = (u32 )data_value[0];
    intel_sdvo_connector->cur_brightness = (u32 )response;
    intel_sdvo_connector->brightness = drm_property_create(dev, 2, "brightness", 2);
    }
    {
    __cil_tmp288 = (struct drm_property *)0;
    __cil_tmp289 = (unsigned long )__cil_tmp288;
    __cil_tmp290 = intel_sdvo_connector->brightness;
    __cil_tmp291 = (unsigned long )__cil_tmp290;
    if (__cil_tmp291 == __cil_tmp289) {
      return ((bool )0);
    } else {

    }
    }
    {
    __cil_tmp292 = intel_sdvo_connector->brightness;
    __cil_tmp293 = __cil_tmp292->values;
    *__cil_tmp293 = 0ULL;
    __cil_tmp294 = intel_sdvo_connector->brightness;
    __cil_tmp295 = __cil_tmp294->values;
    __cil_tmp296 = __cil_tmp295 + 1UL;
    *__cil_tmp296 = (uint64_t )data_value[0];
    __cil_tmp297 = intel_sdvo_connector->brightness;
    __cil_tmp298 = intel_sdvo_connector->cur_brightness;
    __cil_tmp299 = (uint64_t )__cil_tmp298;
    drm_connector_attach_property(connector, __cil_tmp297, __cil_tmp299);
    __cil_tmp300 = (int )data_value[0];
    __cil_tmp301 = (int )data_value[1];
    __cil_tmp302 = (int )response;
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_create_enhance_property_tv", "brightness: max %d, default %d, current %d\n",
                        __cil_tmp300, __cil_tmp301, __cil_tmp302);
    }
  } else {

  }
  }
  {
  __cil_tmp303 = (unsigned char *)(& enhancements);
  __cil_tmp304 = __cil_tmp303 + 0UL;
  __cil_tmp305 = *__cil_tmp304;
  __cil_tmp306 = (unsigned int )__cil_tmp305;
  if (__cil_tmp306 != 0U) {
    {
    __cil_tmp307 = (u8 )77;
    __cil_tmp308 = (void *)(& data_value);
    tmp___35 = intel_sdvo_get_value(intel_sdvo, __cil_tmp307, __cil_tmp308, 4);
    }
    if (tmp___35) {
      tmp___36 = 0;
    } else {
      tmp___36 = 1;
    }
    if (tmp___36) {
      return ((bool )0);
    } else {
      {
      __cil_tmp309 = (u8 )78;
      __cil_tmp310 = (void *)(& response);
      tmp___37 = intel_sdvo_get_value(intel_sdvo, __cil_tmp309, __cil_tmp310, 2);
      }
      if (tmp___37) {
        tmp___38 = 0;
      } else {
        tmp___38 = 1;
      }
      if (tmp___38) {
        return ((bool )0);
      } else {

      }
    }
    {
    intel_sdvo_connector->max_flicker_filter = (u32 )data_value[0];
    intel_sdvo_connector->cur_flicker_filter = (u32 )response;
    intel_sdvo_connector->flicker_filter = drm_property_create(dev, 2, "flicker_filter",
                                                               2);
    }
    {
    __cil_tmp311 = (struct drm_property *)0;
    __cil_tmp312 = (unsigned long )__cil_tmp311;
    __cil_tmp313 = intel_sdvo_connector->flicker_filter;
    __cil_tmp314 = (unsigned long )__cil_tmp313;
    if (__cil_tmp314 == __cil_tmp312) {
      return ((bool )0);
    } else {

    }
    }
    {
    __cil_tmp315 = intel_sdvo_connector->flicker_filter;
    __cil_tmp316 = __cil_tmp315->values;
    *__cil_tmp316 = 0ULL;
    __cil_tmp317 = intel_sdvo_connector->flicker_filter;
    __cil_tmp318 = __cil_tmp317->values;
    __cil_tmp319 = __cil_tmp318 + 1UL;
    *__cil_tmp319 = (uint64_t )data_value[0];
    __cil_tmp320 = intel_sdvo_connector->flicker_filter;
    __cil_tmp321 = intel_sdvo_connector->cur_flicker_filter;
    __cil_tmp322 = (uint64_t )__cil_tmp321;
    drm_connector_attach_property(connector, __cil_tmp320, __cil_tmp322);
    __cil_tmp323 = (int )data_value[0];
    __cil_tmp324 = (int )data_value[1];
    __cil_tmp325 = (int )response;
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_create_enhance_property_tv", "flicker_filter: max %d, default %d, current %d\n",
                        __cil_tmp323, __cil_tmp324, __cil_tmp325);
    }
  } else {

  }
  }
  {
  __cil_tmp326 = (unsigned char *)(& enhancements);
  __cil_tmp327 = __cil_tmp326 + 0UL;
  __cil_tmp328 = *__cil_tmp327;
  __cil_tmp329 = (unsigned int )__cil_tmp328;
  if (__cil_tmp329 != 0U) {
    {
    __cil_tmp330 = (u8 )123;
    __cil_tmp331 = (void *)(& data_value);
    tmp___39 = intel_sdvo_get_value(intel_sdvo, __cil_tmp330, __cil_tmp331, 4);
    }
    if (tmp___39) {
      tmp___40 = 0;
    } else {
      tmp___40 = 1;
    }
    if (tmp___40) {
      return ((bool )0);
    } else {
      {
      __cil_tmp332 = (u8 )80;
      __cil_tmp333 = (void *)(& response);
      tmp___41 = intel_sdvo_get_value(intel_sdvo, __cil_tmp332, __cil_tmp333, 2);
      }
      if (tmp___41) {
        tmp___42 = 0;
      } else {
        tmp___42 = 1;
      }
      if (tmp___42) {
        return ((bool )0);
      } else {

      }
    }
    {
    intel_sdvo_connector->max_flicker_filter_adaptive = (u32 )data_value[0];
    intel_sdvo_connector->cur_flicker_filter_adaptive = (u32 )response;
    intel_sdvo_connector->flicker_filter_adaptive = drm_property_create(dev, 2, "flicker_filter_adaptive",
                                                                        2);
    }
    {
    __cil_tmp334 = (struct drm_property *)0;
    __cil_tmp335 = (unsigned long )__cil_tmp334;
    __cil_tmp336 = intel_sdvo_connector->flicker_filter_adaptive;
    __cil_tmp337 = (unsigned long )__cil_tmp336;
    if (__cil_tmp337 == __cil_tmp335) {
      return ((bool )0);
    } else {

    }
    }
    {
    __cil_tmp338 = intel_sdvo_connector->flicker_filter_adaptive;
    __cil_tmp339 = __cil_tmp338->values;
    *__cil_tmp339 = 0ULL;
    __cil_tmp340 = intel_sdvo_connector->flicker_filter_adaptive;
    __cil_tmp341 = __cil_tmp340->values;
    __cil_tmp342 = __cil_tmp341 + 1UL;
    *__cil_tmp342 = (uint64_t )data_value[0];
    __cil_tmp343 = intel_sdvo_connector->flicker_filter_adaptive;
    __cil_tmp344 = intel_sdvo_connector->cur_flicker_filter_adaptive;
    __cil_tmp345 = (uint64_t )__cil_tmp344;
    drm_connector_attach_property(connector, __cil_tmp343, __cil_tmp345);
    __cil_tmp346 = (int )data_value[0];
    __cil_tmp347 = (int )data_value[1];
    __cil_tmp348 = (int )response;
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_create_enhance_property_tv", "flicker_filter_adaptive: max %d, default %d, current %d\n",
                        __cil_tmp346, __cil_tmp347, __cil_tmp348);
    }
  } else {

  }
  }
  {
  __cil_tmp349 = (unsigned char *)(& enhancements);
  __cil_tmp350 = __cil_tmp349 + 0UL;
  __cil_tmp351 = *__cil_tmp350;
  __cil_tmp352 = (unsigned int )__cil_tmp351;
  if (__cil_tmp352 != 0U) {
    {
    __cil_tmp353 = (u8 )82;
    __cil_tmp354 = (void *)(& data_value);
    tmp___43 = intel_sdvo_get_value(intel_sdvo, __cil_tmp353, __cil_tmp354, 4);
    }
    if (tmp___43) {
      tmp___44 = 0;
    } else {
      tmp___44 = 1;
    }
    if (tmp___44) {
      return ((bool )0);
    } else {
      {
      __cil_tmp355 = (u8 )83;
      __cil_tmp356 = (void *)(& response);
      tmp___45 = intel_sdvo_get_value(intel_sdvo, __cil_tmp355, __cil_tmp356, 2);
      }
      if (tmp___45) {
        tmp___46 = 0;
      } else {
        tmp___46 = 1;
      }
      if (tmp___46) {
        return ((bool )0);
      } else {

      }
    }
    {
    intel_sdvo_connector->max_flicker_filter_2d = (u32 )data_value[0];
    intel_sdvo_connector->cur_flicker_filter_2d = (u32 )response;
    intel_sdvo_connector->flicker_filter_2d = drm_property_create(dev, 2, "flicker_filter_2d",
                                                                  2);
    }
    {
    __cil_tmp357 = (struct drm_property *)0;
    __cil_tmp358 = (unsigned long )__cil_tmp357;
    __cil_tmp359 = intel_sdvo_connector->flicker_filter_2d;
    __cil_tmp360 = (unsigned long )__cil_tmp359;
    if (__cil_tmp360 == __cil_tmp358) {
      return ((bool )0);
    } else {

    }
    }
    {
    __cil_tmp361 = intel_sdvo_connector->flicker_filter_2d;
    __cil_tmp362 = __cil_tmp361->values;
    *__cil_tmp362 = 0ULL;
    __cil_tmp363 = intel_sdvo_connector->flicker_filter_2d;
    __cil_tmp364 = __cil_tmp363->values;
    __cil_tmp365 = __cil_tmp364 + 1UL;
    *__cil_tmp365 = (uint64_t )data_value[0];
    __cil_tmp366 = intel_sdvo_connector->flicker_filter_2d;
    __cil_tmp367 = intel_sdvo_connector->cur_flicker_filter_2d;
    __cil_tmp368 = (uint64_t )__cil_tmp367;
    drm_connector_attach_property(connector, __cil_tmp366, __cil_tmp368);
    __cil_tmp369 = (int )data_value[0];
    __cil_tmp370 = (int )data_value[1];
    __cil_tmp371 = (int )response;
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_create_enhance_property_tv", "flicker_filter_2d: max %d, default %d, current %d\n",
                        __cil_tmp369, __cil_tmp370, __cil_tmp371);
    }
  } else {

  }
  }
  {
  __cil_tmp372 = (unsigned char *)(& enhancements);
  __cil_tmp373 = __cil_tmp372 + 1UL;
  __cil_tmp374 = *__cil_tmp373;
  __cil_tmp375 = (unsigned int )__cil_tmp374;
  if (__cil_tmp375 != 0U) {
    {
    __cil_tmp376 = (u8 )116;
    __cil_tmp377 = (void *)(& data_value);
    tmp___47 = intel_sdvo_get_value(intel_sdvo, __cil_tmp376, __cil_tmp377, 4);
    }
    if (tmp___47) {
      tmp___48 = 0;
    } else {
      tmp___48 = 1;
    }
    if (tmp___48) {
      return ((bool )0);
    } else {
      {
      __cil_tmp378 = (u8 )117;
      __cil_tmp379 = (void *)(& response);
      tmp___49 = intel_sdvo_get_value(intel_sdvo, __cil_tmp378, __cil_tmp379, 2);
      }
      if (tmp___49) {
        tmp___50 = 0;
      } else {
        tmp___50 = 1;
      }
      if (tmp___50) {
        return ((bool )0);
      } else {

      }
    }
    {
    intel_sdvo_connector->max_tv_chroma_filter = (u32 )data_value[0];
    intel_sdvo_connector->cur_tv_chroma_filter = (u32 )response;
    intel_sdvo_connector->tv_chroma_filter = drm_property_create(dev, 2, "tv_chroma_filter",
                                                                 2);
    }
    {
    __cil_tmp380 = (struct drm_property *)0;
    __cil_tmp381 = (unsigned long )__cil_tmp380;
    __cil_tmp382 = intel_sdvo_connector->tv_chroma_filter;
    __cil_tmp383 = (unsigned long )__cil_tmp382;
    if (__cil_tmp383 == __cil_tmp381) {
      return ((bool )0);
    } else {

    }
    }
    {
    __cil_tmp384 = intel_sdvo_connector->tv_chroma_filter;
    __cil_tmp385 = __cil_tmp384->values;
    *__cil_tmp385 = 0ULL;
    __cil_tmp386 = intel_sdvo_connector->tv_chroma_filter;
    __cil_tmp387 = __cil_tmp386->values;
    __cil_tmp388 = __cil_tmp387 + 1UL;
    *__cil_tmp388 = (uint64_t )data_value[0];
    __cil_tmp389 = intel_sdvo_connector->tv_chroma_filter;
    __cil_tmp390 = intel_sdvo_connector->cur_tv_chroma_filter;
    __cil_tmp391 = (uint64_t )__cil_tmp390;
    drm_connector_attach_property(connector, __cil_tmp389, __cil_tmp391);
    __cil_tmp392 = (int )data_value[0];
    __cil_tmp393 = (int )data_value[1];
    __cil_tmp394 = (int )response;
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_create_enhance_property_tv", "tv_chroma_filter: max %d, default %d, current %d\n",
                        __cil_tmp392, __cil_tmp393, __cil_tmp394);
    }
  } else {

  }
  }
  {
  __cil_tmp395 = (unsigned char *)(& enhancements);
  __cil_tmp396 = __cil_tmp395 + 1UL;
  __cil_tmp397 = *__cil_tmp396;
  __cil_tmp398 = (unsigned int )__cil_tmp397;
  if (__cil_tmp398 != 0U) {
    {
    __cil_tmp399 = (u8 )119;
    __cil_tmp400 = (void *)(& data_value);
    tmp___51 = intel_sdvo_get_value(intel_sdvo, __cil_tmp399, __cil_tmp400, 4);
    }
    if (tmp___51) {
      tmp___52 = 0;
    } else {
      tmp___52 = 1;
    }
    if (tmp___52) {
      return ((bool )0);
    } else {
      {
      __cil_tmp401 = (u8 )120;
      __cil_tmp402 = (void *)(& response);
      tmp___53 = intel_sdvo_get_value(intel_sdvo, __cil_tmp401, __cil_tmp402, 2);
      }
      if (tmp___53) {
        tmp___54 = 0;
      } else {
        tmp___54 = 1;
      }
      if (tmp___54) {
        return ((bool )0);
      } else {

      }
    }
    {
    intel_sdvo_connector->max_tv_luma_filter = (u32 )data_value[0];
    intel_sdvo_connector->cur_tv_luma_filter = (u32 )response;
    intel_sdvo_connector->tv_luma_filter = drm_property_create(dev, 2, "tv_luma_filter",
                                                               2);
    }
    {
    __cil_tmp403 = (struct drm_property *)0;
    __cil_tmp404 = (unsigned long )__cil_tmp403;
    __cil_tmp405 = intel_sdvo_connector->tv_luma_filter;
    __cil_tmp406 = (unsigned long )__cil_tmp405;
    if (__cil_tmp406 == __cil_tmp404) {
      return ((bool )0);
    } else {

    }
    }
    {
    __cil_tmp407 = intel_sdvo_connector->tv_luma_filter;
    __cil_tmp408 = __cil_tmp407->values;
    *__cil_tmp408 = 0ULL;
    __cil_tmp409 = intel_sdvo_connector->tv_luma_filter;
    __cil_tmp410 = __cil_tmp409->values;
    __cil_tmp411 = __cil_tmp410 + 1UL;
    *__cil_tmp411 = (uint64_t )data_value[0];
    __cil_tmp412 = intel_sdvo_connector->tv_luma_filter;
    __cil_tmp413 = intel_sdvo_connector->cur_tv_luma_filter;
    __cil_tmp414 = (uint64_t )__cil_tmp413;
    drm_connector_attach_property(connector, __cil_tmp412, __cil_tmp414);
    __cil_tmp415 = (int )data_value[0];
    __cil_tmp416 = (int )data_value[1];
    __cil_tmp417 = (int )response;
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_create_enhance_property_tv", "tv_luma_filter: max %d, default %d, current %d\n",
                        __cil_tmp415, __cil_tmp416, __cil_tmp417);
    }
  } else {

  }
  }
  {
  __cil_tmp418 = (unsigned char *)(& enhancements);
  __cil_tmp419 = __cil_tmp418 + 1UL;
  __cil_tmp420 = *__cil_tmp419;
  __cil_tmp421 = (unsigned int )__cil_tmp420;
  if (__cil_tmp421 != 0U) {
    {
    __cil_tmp422 = (u8 )112;
    __cil_tmp423 = (void *)(& response);
    tmp___55 = intel_sdvo_get_value(intel_sdvo, __cil_tmp422, __cil_tmp423, 2);
    }
    if (tmp___55) {
      tmp___56 = 0;
    } else {
      tmp___56 = 1;
    }
    if (tmp___56) {
      return ((bool )0);
    } else {

    }
    {
    intel_sdvo_connector->max_dot_crawl = 1U;
    __cil_tmp424 = (u32 )response;
    intel_sdvo_connector->cur_dot_crawl = __cil_tmp424 & 1U;
    intel_sdvo_connector->dot_crawl = drm_property_create(dev, 2, "dot_crawl", 2);
    }
    {
    __cil_tmp425 = (struct drm_property *)0;
    __cil_tmp426 = (unsigned long )__cil_tmp425;
    __cil_tmp427 = intel_sdvo_connector->dot_crawl;
    __cil_tmp428 = (unsigned long )__cil_tmp427;
    if (__cil_tmp428 == __cil_tmp426) {
      return ((bool )0);
    } else {

    }
    }
    {
    __cil_tmp429 = intel_sdvo_connector->dot_crawl;
    __cil_tmp430 = __cil_tmp429->values;
    *__cil_tmp430 = 0ULL;
    __cil_tmp431 = intel_sdvo_connector->dot_crawl;
    __cil_tmp432 = __cil_tmp431->values;
    __cil_tmp433 = __cil_tmp432 + 1UL;
    *__cil_tmp433 = 1ULL;
    __cil_tmp434 = intel_sdvo_connector->dot_crawl;
    __cil_tmp435 = intel_sdvo_connector->cur_dot_crawl;
    __cil_tmp436 = (uint64_t )__cil_tmp435;
    drm_connector_attach_property(connector, __cil_tmp434, __cil_tmp436);
    __cil_tmp437 = (int )response;
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_create_enhance_property_tv", "dot crawl: current %d\n",
                        __cil_tmp437);
    }
  } else {

  }
  }
  return ((bool )1);
}
}
static bool intel_sdvo_create_enhance_property_lvds(struct intel_sdvo *intel_sdvo ,
                                                    struct intel_sdvo_connector *intel_sdvo_connector ,
                                                    struct intel_sdvo_enhancements_reply enhancements )
{ struct drm_device *dev ;
  struct drm_connector *connector ;
  uint16_t response ;
  uint16_t data_value[2U] ;
  bool tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  int tmp___2 ;
  unsigned char *__cil_tmp12 ;
  unsigned char *__cil_tmp13 ;
  unsigned char __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  u8 __cil_tmp16 ;
  void *__cil_tmp17 ;
  u8 __cil_tmp18 ;
  void *__cil_tmp19 ;
  struct drm_property *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  struct drm_property *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  struct drm_property *__cil_tmp24 ;
  uint64_t *__cil_tmp25 ;
  struct drm_property *__cil_tmp26 ;
  uint64_t *__cil_tmp27 ;
  uint64_t *__cil_tmp28 ;
  struct drm_property *__cil_tmp29 ;
  u32 __cil_tmp30 ;
  uint64_t __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;

  {
  dev = intel_sdvo->base.base.dev;
  connector = & intel_sdvo_connector->base.base;
  {
  __cil_tmp12 = (unsigned char *)(& enhancements);
  __cil_tmp13 = __cil_tmp12 + 0UL;
  __cil_tmp14 = *__cil_tmp13;
  __cil_tmp15 = (unsigned int )__cil_tmp14;
  if (__cil_tmp15 != 0U) {
    {
    __cil_tmp16 = (u8 )91;
    __cil_tmp17 = (void *)(& data_value);
    tmp = intel_sdvo_get_value(intel_sdvo, __cil_tmp16, __cil_tmp17, 4);
    }
    if (tmp) {
      tmp___0 = 0;
    } else {
      tmp___0 = 1;
    }
    if (tmp___0) {
      return ((bool )0);
    } else {
      {
      __cil_tmp18 = (u8 )92;
      __cil_tmp19 = (void *)(& response);
      tmp___1 = intel_sdvo_get_value(intel_sdvo, __cil_tmp18, __cil_tmp19, 2);
      }
      if (tmp___1) {
        tmp___2 = 0;
      } else {
        tmp___2 = 1;
      }
      if (tmp___2) {
        return ((bool )0);
      } else {

      }
    }
    {
    intel_sdvo_connector->max_brightness = (u32 )data_value[0];
    intel_sdvo_connector->cur_brightness = (u32 )response;
    intel_sdvo_connector->brightness = drm_property_create(dev, 2, "brightness", 2);
    }
    {
    __cil_tmp20 = (struct drm_property *)0;
    __cil_tmp21 = (unsigned long )__cil_tmp20;
    __cil_tmp22 = intel_sdvo_connector->brightness;
    __cil_tmp23 = (unsigned long )__cil_tmp22;
    if (__cil_tmp23 == __cil_tmp21) {
      return ((bool )0);
    } else {

    }
    }
    {
    __cil_tmp24 = intel_sdvo_connector->brightness;
    __cil_tmp25 = __cil_tmp24->values;
    *__cil_tmp25 = 0ULL;
    __cil_tmp26 = intel_sdvo_connector->brightness;
    __cil_tmp27 = __cil_tmp26->values;
    __cil_tmp28 = __cil_tmp27 + 1UL;
    *__cil_tmp28 = (uint64_t )data_value[0];
    __cil_tmp29 = intel_sdvo_connector->brightness;
    __cil_tmp30 = intel_sdvo_connector->cur_brightness;
    __cil_tmp31 = (uint64_t )__cil_tmp30;
    drm_connector_attach_property(connector, __cil_tmp29, __cil_tmp31);
    __cil_tmp32 = (int )data_value[0];
    __cil_tmp33 = (int )data_value[1];
    __cil_tmp34 = (int )response;
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_create_enhance_property_lvds", "brightness: max %d, default %d, current %d\n",
                        __cil_tmp32, __cil_tmp33, __cil_tmp34);
    }
  } else {

  }
  }
  return ((bool )1);
}
}
static bool intel_sdvo_create_enhance_property(struct intel_sdvo *intel_sdvo , struct intel_sdvo_connector *intel_sdvo_connector )
{ union __anonunion_enhancements_197 enhancements ;
  bool tmp ;
  bool tmp___0 ;
  u8 __cil_tmp6 ;
  void *__cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  uint16_t __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  uint16_t __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;

  {
  {
  enhancements.response = (uint16_t )0U;
  __cil_tmp6 = (u8 )132;
  __cil_tmp7 = (void *)(& enhancements);
  intel_sdvo_get_value(intel_sdvo, __cil_tmp6, __cil_tmp7, 2);
  }
  {
  __cil_tmp8 = (unsigned int )enhancements.response;
  if (__cil_tmp8 == 0U) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_create_enhance_property", "No enhancement is supported\n");
    }
    return ((bool )1);
  } else {

  }
  }
  {
  __cil_tmp9 = intel_sdvo_connector->output_flag;
  __cil_tmp10 = (int )__cil_tmp9;
  __cil_tmp11 = __cil_tmp10 & 12;
  if (__cil_tmp11 != 0) {
    {
    tmp = intel_sdvo_create_enhance_property_tv(intel_sdvo, intel_sdvo_connector,
                                                enhancements.reply);
    }
    return (tmp);
  } else {
    {
    __cil_tmp12 = intel_sdvo_connector->output_flag;
    __cil_tmp13 = (int )__cil_tmp12;
    __cil_tmp14 = __cil_tmp13 & 16448;
    if (__cil_tmp14 != 0) {
      {
      tmp___0 = intel_sdvo_create_enhance_property_lvds(intel_sdvo, intel_sdvo_connector,
                                                        enhancements.reply);
      }
      return (tmp___0);
    } else {
      return ((bool )1);
    }
    }
  }
  }
}
}
static int intel_sdvo_ddc_proxy_xfer(struct i2c_adapter *adapter , struct i2c_msg *msgs ,
                                     int num )
{ struct intel_sdvo *sdvo ;
  bool tmp ;
  int tmp___0 ;
  int tmp___1 ;
  void *__cil_tmp8 ;
  uint8_t __cil_tmp9 ;
  int __cil_tmp10 ;
  u8 __cil_tmp11 ;
  struct i2c_adapter *__cil_tmp12 ;
  struct i2c_algorithm const *__cil_tmp13 ;
  int (*__cil_tmp14)(struct i2c_adapter * , struct i2c_msg * , int ) ;
  struct i2c_adapter *__cil_tmp15 ;

  {
  {
  __cil_tmp8 = adapter->algo_data;
  sdvo = (struct intel_sdvo *)__cil_tmp8;
  __cil_tmp9 = sdvo->ddc_bus;
  __cil_tmp10 = (int )__cil_tmp9;
  __cil_tmp11 = (u8 )__cil_tmp10;
  tmp = intel_sdvo_set_control_bus_switch(sdvo, __cil_tmp11);
  }
  if (tmp) {
    tmp___0 = 0;
  } else {
    tmp___0 = 1;
  }
  if (tmp___0) {
    return (-5);
  } else {

  }
  {
  __cil_tmp12 = sdvo->i2c;
  __cil_tmp13 = __cil_tmp12->algo;
  __cil_tmp14 = __cil_tmp13->master_xfer;
  __cil_tmp15 = sdvo->i2c;
  tmp___1 = (*__cil_tmp14)(__cil_tmp15, msgs, num);
  }
  return (tmp___1);
}
}
static u32 intel_sdvo_ddc_proxy_func(struct i2c_adapter *adapter )
{ struct intel_sdvo *sdvo ;
  u32 tmp ;
  void *__cil_tmp4 ;
  struct i2c_adapter *__cil_tmp5 ;
  struct i2c_algorithm const *__cil_tmp6 ;
  u32 (*__cil_tmp7)(struct i2c_adapter * ) ;
  struct i2c_adapter *__cil_tmp8 ;

  {
  {
  __cil_tmp4 = adapter->algo_data;
  sdvo = (struct intel_sdvo *)__cil_tmp4;
  __cil_tmp5 = sdvo->i2c;
  __cil_tmp6 = __cil_tmp5->algo;
  __cil_tmp7 = __cil_tmp6->functionality;
  __cil_tmp8 = sdvo->i2c;
  tmp = (*__cil_tmp7)(__cil_tmp8);
  }
  return (tmp);
}
}
static struct i2c_algorithm const intel_sdvo_ddc_proxy = {& intel_sdvo_ddc_proxy_xfer, (int (*)(struct i2c_adapter * , u16 , unsigned short ,
                                          char , u8 , int , union i2c_smbus_data * ))0,
    & intel_sdvo_ddc_proxy_func};
static bool intel_sdvo_init_ddc_proxy(struct intel_sdvo *sdvo , struct drm_device *dev )
{ int tmp ;
  char (*__cil_tmp4)[48U] ;
  char *__cil_tmp5 ;
  struct pci_dev *__cil_tmp6 ;
  struct i2c_adapter *__cil_tmp7 ;
  int __cil_tmp8 ;

  {
  {
  sdvo->ddc.owner = & __this_module;
  sdvo->ddc.class = 8U;
  __cil_tmp4 = & sdvo->ddc.name;
  __cil_tmp5 = (char *)__cil_tmp4;
  snprintf(__cil_tmp5, 20UL, "SDVO DDC proxy");
  __cil_tmp6 = dev->pdev;
  sdvo->ddc.dev.parent = & __cil_tmp6->dev;
  sdvo->ddc.algo_data = (void *)sdvo;
  sdvo->ddc.algo = & intel_sdvo_ddc_proxy;
  __cil_tmp7 = & sdvo->ddc;
  tmp = i2c_add_adapter(__cil_tmp7);
  }
  {
  __cil_tmp8 = tmp == 0;
  return ((bool )__cil_tmp8);
  }
}
}
bool intel_sdvo_init(struct drm_device *dev , int sdvo_reg )
{ struct drm_i915_private *dev_priv ;
  struct intel_encoder *intel_encoder ;
  struct intel_sdvo *intel_sdvo ;
  int i ;
  void *tmp ;
  u8 tmp___0 ;
  bool tmp___1 ;
  int tmp___2 ;
  u8 byte ;
  int tmp___3 ;
  bool tmp___4 ;
  int tmp___5 ;
  bool tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  bool tmp___9 ;
  int tmp___10 ;
  bool tmp___11 ;
  int tmp___12 ;
  bool tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  int tmp___16 ;
  int tmp___17 ;
  int tmp___18 ;
  char *tmp___19 ;
  void *__cil_tmp29 ;
  struct intel_sdvo *__cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  u32 __cil_tmp35 ;
  void const *__cil_tmp36 ;
  struct drm_encoder *__cil_tmp37 ;
  u8 __cil_tmp38 ;
  int __cil_tmp39 ;
  u8 __cil_tmp40 ;
  u32 __cil_tmp41 ;
  u32 __cil_tmp42 ;
  u32 __cil_tmp43 ;
  struct drm_encoder *__cil_tmp44 ;
  struct intel_sdvo_caps *__cil_tmp45 ;
  u16 __cil_tmp46 ;
  int __cil_tmp47 ;
  uint16_t __cil_tmp48 ;
  u32 __cil_tmp49 ;
  int *__cil_tmp50 ;
  int *__cil_tmp51 ;
  u16 __cil_tmp52 ;
  int __cil_tmp53 ;
  int __cil_tmp54 ;
  u16 __cil_tmp55 ;
  int __cil_tmp56 ;
  int __cil_tmp57 ;
  unsigned char __cil_tmp58 ;
  int __cil_tmp59 ;
  int __cil_tmp60 ;
  unsigned char __cil_tmp61 ;
  int __cil_tmp62 ;
  int __cil_tmp63 ;
  int __cil_tmp64 ;
  u8 __cil_tmp65 ;
  int __cil_tmp66 ;
  u8 __cil_tmp67 ;
  int __cil_tmp68 ;
  u8 __cil_tmp69 ;
  int __cil_tmp70 ;
  int __cil_tmp71 ;
  int __cil_tmp72 ;
  int __cil_tmp73 ;
  int __cil_tmp74 ;
  struct drm_encoder *__cil_tmp75 ;
  struct i2c_adapter *__cil_tmp76 ;
  void const *__cil_tmp77 ;

  {
  {
  __cil_tmp29 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp29;
  tmp = kzalloc(1832UL, 208U);
  intel_sdvo = (struct intel_sdvo *)tmp;
  }
  {
  __cil_tmp30 = (struct intel_sdvo *)0;
  __cil_tmp31 = (unsigned long )__cil_tmp30;
  __cil_tmp32 = (unsigned long )intel_sdvo;
  if (__cil_tmp32 == __cil_tmp31) {
    return ((bool )0);
  } else {

  }
  }
  {
  intel_sdvo->sdvo_reg = sdvo_reg;
  tmp___0 = intel_sdvo_get_slave_addr(dev, sdvo_reg);
  __cil_tmp33 = (int )tmp___0;
  __cil_tmp34 = __cil_tmp33 >> 1;
  intel_sdvo->slave_addr = (u8 )__cil_tmp34;
  __cil_tmp35 = (u32 )sdvo_reg;
  intel_sdvo_select_i2c_bus(dev_priv, intel_sdvo, __cil_tmp35);
  tmp___1 = intel_sdvo_init_ddc_proxy(intel_sdvo, dev);
  }
  if (tmp___1) {
    tmp___2 = 0;
  } else {
    tmp___2 = 1;
  }
  if (tmp___2) {
    {
    __cil_tmp36 = (void const *)intel_sdvo;
    kfree(__cil_tmp36);
    }
    return ((bool )0);
  } else {

  }
  {
  intel_encoder = & intel_sdvo->base;
  intel_encoder->type = 3;
  __cil_tmp37 = & intel_encoder->base;
  drm_encoder_init(dev, __cil_tmp37, & intel_sdvo_enc_funcs, 0);
  i = 0;
  }
  goto ldv_38594;
  ldv_38593:
  {
  __cil_tmp38 = (u8 )i;
  __cil_tmp39 = (int )__cil_tmp38;
  __cil_tmp40 = (u8 )__cil_tmp39;
  tmp___4 = intel_sdvo_read_byte(intel_sdvo, __cil_tmp40, & byte);
  }
  if (tmp___4) {
    tmp___5 = 0;
  } else {
    tmp___5 = 1;
  }
  if (tmp___5) {
    if (sdvo_reg == 397632) {
      tmp___3 = 66;
    } else
    if (sdvo_reg == 921920) {
      tmp___3 = 66;
    } else {
      tmp___3 = 67;
    }
    {
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_init", "No SDVO device found on SDVO%c\n",
                        tmp___3);
    }
    goto err;
  } else {

  }
  i = i + 1;
  ldv_38594: ;
  if (i <= 63) {
    goto ldv_38593;
  } else {
    goto ldv_38595;
  }
  ldv_38595: ;
  if (sdvo_reg == 397632) {
    __cil_tmp41 = dev_priv->hotplug_supported_mask;
    dev_priv->hotplug_supported_mask = __cil_tmp41 | 64U;
  } else
  if (sdvo_reg == 921920) {
    __cil_tmp42 = dev_priv->hotplug_supported_mask;
    dev_priv->hotplug_supported_mask = __cil_tmp42 | 64U;
  } else {
    __cil_tmp43 = dev_priv->hotplug_supported_mask;
    dev_priv->hotplug_supported_mask = __cil_tmp43 | 128U;
  }
  {
  __cil_tmp44 = & intel_encoder->base;
  drm_encoder_helper_add(__cil_tmp44, & intel_sdvo_helper_funcs);
  __cil_tmp45 = & intel_sdvo->caps;
  tmp___6 = intel_sdvo_get_capabilities(intel_sdvo, __cil_tmp45);
  }
  if (tmp___6) {
    tmp___7 = 0;
  } else {
    tmp___7 = 1;
  }
  if (tmp___7) {
    goto err;
  } else {

  }
  {
  __cil_tmp46 = intel_sdvo->caps.output_flags;
  __cil_tmp47 = (int )__cil_tmp46;
  __cil_tmp48 = (uint16_t )__cil_tmp47;
  tmp___9 = intel_sdvo_output_setup(intel_sdvo, __cil_tmp48);
  }
  if (tmp___9) {
    tmp___10 = 0;
  } else {
    tmp___10 = 1;
  }
  if (tmp___10) {
    if (sdvo_reg == 397632) {
      tmp___8 = 66;
    } else
    if (sdvo_reg == 921920) {
      tmp___8 = 66;
    } else {
      tmp___8 = 67;
    }
    {
    drm_ut_debug_printk(4U, "drm", "intel_sdvo_init", "SDVO output failed to setup on SDVO%c\n",
                        tmp___8);
    }
    goto err;
  } else {

  }
  {
  __cil_tmp49 = (u32 )sdvo_reg;
  intel_sdvo_select_ddc_bus(dev_priv, intel_sdvo, __cil_tmp49);
  tmp___11 = intel_sdvo_set_target_input(intel_sdvo);
  }
  if (tmp___11) {
    tmp___12 = 0;
  } else {
    tmp___12 = 1;
  }
  if (tmp___12) {
    goto err;
  } else {

  }
  {
  __cil_tmp50 = & intel_sdvo->pixel_clock_min;
  __cil_tmp51 = & intel_sdvo->pixel_clock_max;
  tmp___13 = intel_sdvo_get_input_pixel_clock_range(intel_sdvo, __cil_tmp50, __cil_tmp51);
  }
  if (tmp___13) {
    tmp___14 = 0;
  } else {
    tmp___14 = 1;
  }
  if (tmp___14) {
    goto err;
  } else {

  }
  {
  __cil_tmp52 = intel_sdvo->caps.output_flags;
  __cil_tmp53 = (int )__cil_tmp52;
  __cil_tmp54 = __cil_tmp53 & 768;
  if (__cil_tmp54 != 0) {
    tmp___15 = 89;
  } else {
    tmp___15 = 78;
  }
  }
  {
  __cil_tmp55 = intel_sdvo->caps.output_flags;
  __cil_tmp56 = (int )__cil_tmp55;
  __cil_tmp57 = __cil_tmp56 & 3;
  if (__cil_tmp57 != 0) {
    tmp___16 = 89;
  } else {
    tmp___16 = 78;
  }
  }
  {
  __cil_tmp58 = intel_sdvo->caps.sdvo_inputs_mask;
  __cil_tmp59 = (int )__cil_tmp58;
  __cil_tmp60 = __cil_tmp59 & 2;
  if (__cil_tmp60 != 0) {
    tmp___17 = 89;
  } else {
    tmp___17 = 78;
  }
  }
  {
  __cil_tmp61 = intel_sdvo->caps.sdvo_inputs_mask;
  __cil_tmp62 = (int )__cil_tmp61;
  if (__cil_tmp62 & 1) {
    tmp___18 = 89;
  } else {
    tmp___18 = 78;
  }
  }
  {
  __cil_tmp63 = intel_sdvo->sdvo_reg;
  if (__cil_tmp63 == 397632) {
    tmp___19 = (char *)"SDVOB";
  } else {
    {
    __cil_tmp64 = intel_sdvo->sdvo_reg;
    if (__cil_tmp64 == 921920) {
      tmp___19 = (char *)"SDVOB";
    } else {
      tmp___19 = (char *)"SDVOC";
    }
    }
  }
  }
  {
  __cil_tmp65 = intel_sdvo->caps.vendor_id;
  __cil_tmp66 = (int )__cil_tmp65;
  __cil_tmp67 = intel_sdvo->caps.device_id;
  __cil_tmp68 = (int )__cil_tmp67;
  __cil_tmp69 = intel_sdvo->caps.device_rev_id;
  __cil_tmp70 = (int )__cil_tmp69;
  __cil_tmp71 = intel_sdvo->pixel_clock_min;
  __cil_tmp72 = __cil_tmp71 / 1000;
  __cil_tmp73 = intel_sdvo->pixel_clock_max;
  __cil_tmp74 = __cil_tmp73 / 1000;
  drm_ut_debug_printk(4U, "drm", "intel_sdvo_init", "%s device VID/DID: %02X:%02X.%02X, clock range %dMHz - %dMHz, input 1: %c, input 2: %c, output 1: %c, output 2: %c\n",
                      tmp___19, __cil_tmp66, __cil_tmp68, __cil_tmp70, __cil_tmp72,
                      __cil_tmp74, tmp___18, tmp___17, tmp___16, tmp___15);
  }
  return ((bool )1);
  err:
  {
  __cil_tmp75 = & intel_encoder->base;
  drm_encoder_cleanup(__cil_tmp75);
  __cil_tmp76 = & intel_sdvo->ddc;
  i2c_del_adapter(__cil_tmp76);
  __cil_tmp77 = (void const *)intel_sdvo;
  kfree(__cil_tmp77);
  }
  return ((bool )0);
}
}
bool intel_ddc_probe(struct intel_encoder *intel_encoder , int ddc_bus )
{ struct drm_i915_private *dev_priv ;
  u8 out_buf[2U] ;
  u8 buf[2U] ;
  struct i2c_msg msgs[2U] ;
  int tmp ;
  struct drm_device *__cil_tmp8 ;
  void *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct intel_gmbus *__cil_tmp11 ;
  struct intel_gmbus *__cil_tmp12 ;
  struct i2c_adapter *__cil_tmp13 ;
  struct i2c_msg *__cil_tmp14 ;
  int __cil_tmp15 ;

  {
  {
  __cil_tmp8 = intel_encoder->base.dev;
  __cil_tmp9 = __cil_tmp8->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  out_buf[0] = (u8 )0U;
  out_buf[1] = (u8 )0U;
  msgs[0].addr = (__u16 )80U;
  msgs[0].flags = (__u16 )0U;
  msgs[0].len = (__u16 )1U;
  msgs[0].buf = (__u8 *)(& out_buf);
  msgs[1].addr = (__u16 )80U;
  msgs[1].flags = (__u16 )1U;
  msgs[1].len = (__u16 )1U;
  msgs[1].buf = (__u8 *)(& buf);
  __cil_tmp10 = (unsigned long )ddc_bus;
  __cil_tmp11 = dev_priv->gmbus;
  __cil_tmp12 = __cil_tmp11 + __cil_tmp10;
  __cil_tmp13 = & __cil_tmp12->adapter;
  __cil_tmp14 = (struct i2c_msg *)(& msgs);
  tmp = i2c_transfer(__cil_tmp13, __cil_tmp14, 2);
  }
  {
  __cil_tmp15 = tmp == 2;
  return ((bool )__cil_tmp15);
  }
}
}
int intel_ddc_get_modes(struct drm_connector *connector , struct i2c_adapter *adapter )
{ struct edid *edid ;
  int ret ;
  struct edid *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  void const *__cil_tmp8 ;

  {
  {
  ret = 0;
  edid = drm_get_edid(connector, adapter);
  }
  {
  __cil_tmp5 = (struct edid *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = (unsigned long )edid;
  if (__cil_tmp7 != __cil_tmp6) {
    {
    drm_mode_connector_update_edid_property(connector, edid);
    ret = drm_add_edid_modes(connector, edid);
    connector->display_info.raw_edid = (char *)0;
    __cil_tmp8 = (void const *)edid;
    kfree(__cil_tmp8);
    }
  } else {

  }
  }
  return (ret);
}
}
static char const *force_audio_names[3U] = { "off", "auto", "on"};
void intel_attach_force_audio_property(struct drm_connector *connector )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct drm_property *prop ;
  int i ;
  void *__cil_tmp6 ;
  struct drm_property *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  struct drm_property *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  int __cil_tmp13 ;
  uint64_t __cil_tmp14 ;
  unsigned int __cil_tmp15 ;

  {
  dev = connector->dev;
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  prop = dev_priv->force_audio_property;
  {
  __cil_tmp7 = (struct drm_property *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = (unsigned long )prop;
  if (__cil_tmp9 == __cil_tmp8) {
    {
    prop = drm_property_create(dev, 8, "audio", 3);
    }
    {
    __cil_tmp10 = (struct drm_property *)0;
    __cil_tmp11 = (unsigned long )__cil_tmp10;
    __cil_tmp12 = (unsigned long )prop;
    if (__cil_tmp12 == __cil_tmp11) {
      return;
    } else {

    }
    }
    i = 0;
    goto ldv_37293;
    ldv_37292:
    {
    __cil_tmp13 = i + -1;
    __cil_tmp14 = (uint64_t )__cil_tmp13;
    drm_property_add_enum(prop, i, __cil_tmp14, force_audio_names[i]);
    i = i + 1;
    }
    ldv_37293: ;
    {
    __cil_tmp15 = (unsigned int )i;
    if (__cil_tmp15 <= 2U) {
      goto ldv_37292;
    } else {
      goto ldv_37294;
    }
    }
    ldv_37294:
    dev_priv->force_audio_property = prop;
  } else {

  }
  }
  {
  drm_connector_attach_property(connector, prop, 0ULL);
  }
  return;
}
}
static char const *broadcast_rgb_names[2U] = { "Full", "Limited 16:235"};
void intel_attach_broadcast_rgb_property(struct drm_connector *connector )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct drm_property *prop ;
  int i ;
  void *__cil_tmp6 ;
  struct drm_property *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  struct drm_property *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  uint64_t __cil_tmp13 ;
  unsigned int __cil_tmp14 ;

  {
  dev = connector->dev;
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  prop = dev_priv->broadcast_rgb_property;
  {
  __cil_tmp7 = (struct drm_property *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = (unsigned long )prop;
  if (__cil_tmp9 == __cil_tmp8) {
    {
    prop = drm_property_create(dev, 8, "Broadcast RGB", 2);
    }
    {
    __cil_tmp10 = (struct drm_property *)0;
    __cil_tmp11 = (unsigned long )__cil_tmp10;
    __cil_tmp12 = (unsigned long )prop;
    if (__cil_tmp12 == __cil_tmp11) {
      return;
    } else {

    }
    }
    i = 0;
    goto ldv_37308;
    ldv_37307:
    {
    __cil_tmp13 = (uint64_t )i;
    drm_property_add_enum(prop, i, __cil_tmp13, broadcast_rgb_names[i]);
    i = i + 1;
    }
    ldv_37308: ;
    {
    __cil_tmp14 = (unsigned int )i;
    if (__cil_tmp14 <= 1U) {
      goto ldv_37307;
    } else {
      goto ldv_37309;
    }
    }
    ldv_37309:
    dev_priv->broadcast_rgb_property = prop;
  } else {

  }
  }
  {
  drm_connector_attach_property(connector, prop, 0ULL);
  }
  return;
}
}
__inline static void trace_i915_reg_rw___13(bool write , u32 reg , u64 val , int len )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp13 ;
  struct tracepoint_func **__cil_tmp14 ;
  struct tracepoint_func * volatile *__cil_tmp15 ;
  struct tracepoint_func * volatile __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  struct tracepoint_func *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void (*__cil_tmp22)(void * , bool , u32 , u64 , int ) ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  void *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;

  {
  {
  __cil_tmp13 = & __tracepoint_i915_reg_rw.key;
  tmp___1 = static_branch(__cil_tmp13);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp14 = & __tracepoint_i915_reg_rw.funcs;
    __cil_tmp15 = (struct tracepoint_func * volatile *)__cil_tmp14;
    __cil_tmp16 = *__cil_tmp15;
    _________p1 = (struct tracepoint_func *)__cil_tmp16;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp17 = (int const )411;
          __cil_tmp18 = (int )__cil_tmp17;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp18);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp19 = (struct tracepoint_func *)0;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    __cil_tmp21 = (unsigned long )it_func_ptr;
    if (__cil_tmp21 != __cil_tmp20) {
      ldv_36254:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp22 = (void (*)(void * , bool , u32 , u64 , int ))it_func;
      __cil_tmp23 = (int )write;
      __cil_tmp24 = (bool )__cil_tmp23;
      (*__cil_tmp22)(__data, __cil_tmp24, reg, val, len);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp25 = (void *)0;
      __cil_tmp26 = (unsigned long )__cil_tmp25;
      __cil_tmp27 = it_func_ptr->func;
      __cil_tmp28 = (unsigned long )__cil_tmp27;
      if (__cil_tmp28 != __cil_tmp26) {
        goto ldv_36254;
      } else {
        goto ldv_36255;
      }
      }
      ldv_36255: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
__inline static u32 i915_read32___13(struct drm_i915_private *dev_priv , u32 reg )
{ u32 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = 0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readl(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readl(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readl(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readl(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw___13(__cil_tmp24, reg, __cil_tmp25, 4);
  }
  return (val);
}
}
__inline static void i915_write32___11(struct drm_i915_private *dev_priv , u32 reg ,
                                       u32 val )
{ bool __cil_tmp4 ;
  u64 __cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  void *__cil_tmp11 ;
  void volatile *__cil_tmp12 ;
  void volatile *__cil_tmp13 ;

  {
  {
  __cil_tmp4 = (bool )1;
  __cil_tmp5 = (u64 )val;
  trace_i915_reg_rw___13(__cil_tmp4, reg, __cil_tmp5, 4);
  }
  {
  __cil_tmp6 = dev_priv->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        __gen6_gt_wait_for_fifo(dev_priv);
        }
      } else {

      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp10 = (unsigned long )reg;
  __cil_tmp11 = dev_priv->regs;
  __cil_tmp12 = (void volatile *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 + __cil_tmp10;
  writel(val, __cil_tmp13);
  }
  return;
}
}
u32 intel_panel_get_max_backlight(struct drm_device *dev ) ;
u32 intel_panel_get_backlight(struct drm_device *dev ) ;
void intel_panel_set_backlight(struct drm_device *dev , u32 level ) ;
void intel_fixed_panel_mode(struct drm_display_mode *fixed_mode , struct drm_display_mode *adjusted_mode )
{

  {
  {
  adjusted_mode->hdisplay = fixed_mode->hdisplay;
  adjusted_mode->hsync_start = fixed_mode->hsync_start;
  adjusted_mode->hsync_end = fixed_mode->hsync_end;
  adjusted_mode->htotal = fixed_mode->htotal;
  adjusted_mode->vdisplay = fixed_mode->vdisplay;
  adjusted_mode->vsync_start = fixed_mode->vsync_start;
  adjusted_mode->vsync_end = fixed_mode->vsync_end;
  adjusted_mode->vtotal = fixed_mode->vtotal;
  adjusted_mode->clock = fixed_mode->clock;
  drm_mode_set_crtcinfo(adjusted_mode, 1);
  }
  return;
}
}
void intel_pch_panel_fitting(struct drm_device *dev , int fitting_mode , struct drm_display_mode *mode ,
                             struct drm_display_mode *adjusted_mode )
{ struct drm_i915_private *dev_priv ;
  int x ;
  int y ;
  int width ;
  int height ;
  u32 scaled_width ;
  u32 scaled_height ;
  void *__cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  u32 __cil_tmp30 ;
  u32 __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  u32 __cil_tmp36 ;
  u32 __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  int __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;

  {
  __cil_tmp12 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp12;
  height = 0;
  width = height;
  y = width;
  x = y;
  {
  __cil_tmp13 = mode->hdisplay;
  __cil_tmp14 = adjusted_mode->hdisplay;
  if (__cil_tmp14 == __cil_tmp13) {
    {
    __cil_tmp15 = mode->vdisplay;
    __cil_tmp16 = adjusted_mode->vdisplay;
    if (__cil_tmp16 == __cil_tmp15) {
      goto done;
    } else {

    }
    }
  } else {

  }
  }
  if (fitting_mode == 2) {
    goto case_2;
  } else
  if (fitting_mode == 3) {
    goto case_3;
  } else
  if (fitting_mode == 1) {
    goto case_1;
  } else {
    goto switch_default;
    if (0) {
      case_2:
      width = mode->hdisplay;
      height = mode->vdisplay;
      __cil_tmp17 = adjusted_mode->hdisplay;
      __cil_tmp18 = __cil_tmp17 - width;
      __cil_tmp19 = __cil_tmp18 + 1;
      x = __cil_tmp19 / 2;
      __cil_tmp20 = adjusted_mode->vdisplay;
      __cil_tmp21 = __cil_tmp20 - height;
      __cil_tmp22 = __cil_tmp21 + 1;
      y = __cil_tmp22 / 2;
      goto ldv_37283;
      case_3:
      __cil_tmp23 = mode->vdisplay;
      __cil_tmp24 = adjusted_mode->hdisplay;
      __cil_tmp25 = __cil_tmp24 * __cil_tmp23;
      scaled_width = (u32 )__cil_tmp25;
      __cil_tmp26 = adjusted_mode->vdisplay;
      __cil_tmp27 = mode->hdisplay;
      __cil_tmp28 = __cil_tmp27 * __cil_tmp26;
      scaled_height = (u32 )__cil_tmp28;
      if (scaled_width > scaled_height) {
        __cil_tmp29 = mode->vdisplay;
        __cil_tmp30 = (u32 )__cil_tmp29;
        __cil_tmp31 = scaled_height / __cil_tmp30;
        width = (int )__cil_tmp31;
        __cil_tmp32 = adjusted_mode->hdisplay;
        __cil_tmp33 = __cil_tmp32 - width;
        __cil_tmp34 = __cil_tmp33 + 1;
        x = __cil_tmp34 / 2;
        y = 0;
        height = adjusted_mode->vdisplay;
      } else
      if (scaled_width < scaled_height) {
        __cil_tmp35 = mode->hdisplay;
        __cil_tmp36 = (u32 )__cil_tmp35;
        __cil_tmp37 = scaled_width / __cil_tmp36;
        height = (int )__cil_tmp37;
        __cil_tmp38 = adjusted_mode->vdisplay;
        __cil_tmp39 = __cil_tmp38 - height;
        __cil_tmp40 = __cil_tmp39 + 1;
        y = __cil_tmp40 / 2;
        x = 0;
        width = adjusted_mode->hdisplay;
      } else {
        y = 0;
        x = y;
        width = adjusted_mode->hdisplay;
        height = adjusted_mode->vdisplay;
      }
      goto ldv_37283;
      switch_default: ;
      case_1:
      y = 0;
      x = y;
      width = adjusted_mode->hdisplay;
      height = adjusted_mode->vdisplay;
      goto ldv_37283;
    } else {

    }
  }
  ldv_37283: ;
  done:
  __cil_tmp41 = x << 16;
  __cil_tmp42 = __cil_tmp41 | y;
  dev_priv->pch_pf_pos = (u32 )__cil_tmp42;
  __cil_tmp43 = width << 16;
  __cil_tmp44 = __cil_tmp43 | height;
  dev_priv->pch_pf_size = (u32 )__cil_tmp44;
  return;
}
}
static int is_backlight_combination_mode(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 tmp ;
  u32 tmp___0 ;
  void *__cil_tmp5 ;
  void *__cil_tmp6 ;
  struct drm_i915_private *__cil_tmp7 ;
  struct intel_device_info const *__cil_tmp8 ;
  u8 __cil_tmp9 ;
  unsigned char __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  int __cil_tmp12 ;
  void *__cil_tmp13 ;
  struct drm_i915_private *__cil_tmp14 ;
  struct intel_device_info const *__cil_tmp15 ;
  u8 __cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  int __cil_tmp19 ;

  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  {
  __cil_tmp6 = dev->dev_private;
  __cil_tmp7 = (struct drm_i915_private *)__cil_tmp6;
  __cil_tmp8 = __cil_tmp7->info;
  __cil_tmp9 = __cil_tmp8->gen;
  __cil_tmp10 = (unsigned char )__cil_tmp9;
  __cil_tmp11 = (unsigned int )__cil_tmp10;
  if (__cil_tmp11 > 3U) {
    {
    tmp = i915_read32___13(dev_priv, 397904U);
    }
    {
    __cil_tmp12 = (int )tmp;
    return (__cil_tmp12 & 1073741824);
    }
  } else {

  }
  }
  {
  __cil_tmp13 = dev->dev_private;
  __cil_tmp14 = (struct drm_i915_private *)__cil_tmp13;
  __cil_tmp15 = __cil_tmp14->info;
  __cil_tmp16 = __cil_tmp15->gen;
  __cil_tmp17 = (unsigned char )__cil_tmp16;
  __cil_tmp18 = (unsigned int )__cil_tmp17;
  if (__cil_tmp18 == 2U) {
    {
    tmp___0 = i915_read32___13(dev_priv, 397908U);
    }
    {
    __cil_tmp19 = (int )tmp___0;
    return (__cil_tmp19 & 65536);
    }
  } else {

  }
  }
  return (0);
}
}
static u32 i915_read_blc_pwm_ctl(struct drm_i915_private *dev_priv )
{ u32 val ;
  struct drm_device *__cil_tmp3 ;
  void *__cil_tmp4 ;
  struct drm_i915_private *__cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  struct drm_device *__cil_tmp10 ;
  void *__cil_tmp11 ;
  struct drm_i915_private *__cil_tmp12 ;
  struct intel_device_info const *__cil_tmp13 ;
  u8 __cil_tmp14 ;
  unsigned char __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  struct drm_device *__cil_tmp17 ;
  void *__cil_tmp18 ;
  struct drm_i915_private *__cil_tmp19 ;
  struct intel_device_info const *__cil_tmp20 ;
  unsigned char *__cil_tmp21 ;
  unsigned char *__cil_tmp22 ;
  unsigned char __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  u32 __cil_tmp25 ;
  u32 __cil_tmp26 ;
  u32 __cil_tmp27 ;
  u32 __cil_tmp28 ;
  u32 __cil_tmp29 ;

  {
  {
  __cil_tmp3 = dev_priv->dev;
  __cil_tmp4 = __cil_tmp3->dev_private;
  __cil_tmp5 = (struct drm_i915_private *)__cil_tmp4;
  __cil_tmp6 = __cil_tmp5->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 == 5U) {
    goto _L;
  } else {
    {
    __cil_tmp10 = dev_priv->dev;
    __cil_tmp11 = __cil_tmp10->dev_private;
    __cil_tmp12 = (struct drm_i915_private *)__cil_tmp11;
    __cil_tmp13 = __cil_tmp12->info;
    __cil_tmp14 = __cil_tmp13->gen;
    __cil_tmp15 = (unsigned char )__cil_tmp14;
    __cil_tmp16 = (unsigned int )__cil_tmp15;
    if (__cil_tmp16 == 6U) {
      goto _L;
    } else {
      {
      __cil_tmp17 = dev_priv->dev;
      __cil_tmp18 = __cil_tmp17->dev_private;
      __cil_tmp19 = (struct drm_i915_private *)__cil_tmp18;
      __cil_tmp20 = __cil_tmp19->info;
      __cil_tmp21 = (unsigned char *)__cil_tmp20;
      __cil_tmp22 = __cil_tmp21 + 2UL;
      __cil_tmp23 = *__cil_tmp22;
      __cil_tmp24 = (unsigned int )__cil_tmp23;
      if (__cil_tmp24 != 0U) {
        _L:
        {
        val = i915_read32___13(dev_priv, 819796U);
        }
        {
        __cil_tmp25 = dev_priv->saveBLC_PWM_CTL2;
        if (__cil_tmp25 == 0U) {
          dev_priv->saveBLC_PWM_CTL2 = val;
        } else
        if (val == 0U) {
          {
          __cil_tmp26 = dev_priv->saveBLC_PWM_CTL;
          i915_write32___11(dev_priv, 819796U, __cil_tmp26);
          val = dev_priv->saveBLC_PWM_CTL;
          }
        } else {

        }
        }
      } else {
        {
        val = i915_read32___13(dev_priv, 397908U);
        }
        {
        __cil_tmp27 = dev_priv->saveBLC_PWM_CTL;
        if (__cil_tmp27 == 0U) {
          {
          dev_priv->saveBLC_PWM_CTL = val;
          dev_priv->saveBLC_PWM_CTL2 = i915_read32___13(dev_priv, 397904U);
          }
        } else
        if (val == 0U) {
          {
          __cil_tmp28 = dev_priv->saveBLC_PWM_CTL;
          i915_write32___11(dev_priv, 397908U, __cil_tmp28);
          __cil_tmp29 = dev_priv->saveBLC_PWM_CTL2;
          i915_write32___11(dev_priv, 397904U, __cil_tmp29);
          val = dev_priv->saveBLC_PWM_CTL;
          }
        } else {

        }
        }
      }
      }
    }
    }
  }
  }
  return (val);
}
}
u32 intel_panel_get_max_backlight(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 max ;
  bool __print_once ;
  int tmp ;
  void *__cil_tmp6 ;
  void *__cil_tmp7 ;
  struct drm_i915_private *__cil_tmp8 ;
  struct intel_device_info const *__cil_tmp9 ;
  u8 __cil_tmp10 ;
  unsigned char __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  void *__cil_tmp13 ;
  struct drm_i915_private *__cil_tmp14 ;
  struct intel_device_info const *__cil_tmp15 ;
  u8 __cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  void *__cil_tmp19 ;
  struct drm_i915_private *__cil_tmp20 ;
  struct intel_device_info const *__cil_tmp21 ;
  unsigned char *__cil_tmp22 ;
  unsigned char *__cil_tmp23 ;
  unsigned char __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  void *__cil_tmp26 ;
  struct drm_i915_private *__cil_tmp27 ;
  struct intel_device_info const *__cil_tmp28 ;
  unsigned char *__cil_tmp29 ;
  unsigned char *__cil_tmp30 ;
  unsigned char __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  void *__cil_tmp33 ;
  struct drm_i915_private *__cil_tmp34 ;
  struct intel_device_info const *__cil_tmp35 ;
  u8 __cil_tmp36 ;
  unsigned char __cil_tmp37 ;
  unsigned int __cil_tmp38 ;

  {
  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  max = i915_read_blc_pwm_ctl(dev_priv);
  }
  if (max == 0U) {
    if (! __print_once) {
      {
      __print_once = (bool )1;
      printk("<4>fixme: max PWM is zero.\n");
      }
    } else {

    }
    return (1U);
  } else {

  }
  {
  __cil_tmp7 = dev->dev_private;
  __cil_tmp8 = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp9 = __cil_tmp8->info;
  __cil_tmp10 = __cil_tmp9->gen;
  __cil_tmp11 = (unsigned char )__cil_tmp10;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  if (__cil_tmp12 == 5U) {
    max = max >> 16;
  } else {
    {
    __cil_tmp13 = dev->dev_private;
    __cil_tmp14 = (struct drm_i915_private *)__cil_tmp13;
    __cil_tmp15 = __cil_tmp14->info;
    __cil_tmp16 = __cil_tmp15->gen;
    __cil_tmp17 = (unsigned char )__cil_tmp16;
    __cil_tmp18 = (unsigned int )__cil_tmp17;
    if (__cil_tmp18 == 6U) {
      max = max >> 16;
    } else {
      {
      __cil_tmp19 = dev->dev_private;
      __cil_tmp20 = (struct drm_i915_private *)__cil_tmp19;
      __cil_tmp21 = __cil_tmp20->info;
      __cil_tmp22 = (unsigned char *)__cil_tmp21;
      __cil_tmp23 = __cil_tmp22 + 2UL;
      __cil_tmp24 = *__cil_tmp23;
      __cil_tmp25 = (unsigned int )__cil_tmp24;
      if (__cil_tmp25 != 0U) {
        max = max >> 16;
      } else {
        {
        __cil_tmp26 = dev->dev_private;
        __cil_tmp27 = (struct drm_i915_private *)__cil_tmp26;
        __cil_tmp28 = __cil_tmp27->info;
        __cil_tmp29 = (unsigned char *)__cil_tmp28;
        __cil_tmp30 = __cil_tmp29 + 1UL;
        __cil_tmp31 = *__cil_tmp30;
        __cil_tmp32 = (unsigned int )__cil_tmp31;
        if (__cil_tmp32 != 0U) {
          max = max >> 17;
        } else {
          max = max >> 16;
          {
          __cil_tmp33 = dev->dev_private;
          __cil_tmp34 = (struct drm_i915_private *)__cil_tmp33;
          __cil_tmp35 = __cil_tmp34->info;
          __cil_tmp36 = __cil_tmp35->gen;
          __cil_tmp37 = (unsigned char )__cil_tmp36;
          __cil_tmp38 = (unsigned int )__cil_tmp37;
          if (__cil_tmp38 <= 3U) {
            max = max & 4294967294U;
          } else {

          }
          }
        }
        }
        {
        tmp = is_backlight_combination_mode(dev);
        }
        if (tmp != 0) {
          max = max * 255U;
        } else {

        }
      }
      }
    }
    }
  }
  }
  {
  drm_ut_debug_printk(2U, "drm", "intel_panel_get_max_backlight", "max backlight PWM = %d\n",
                      max);
  }
  return (max);
}
}
u32 intel_panel_get_backlight(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 val ;
  u32 tmp ;
  u32 tmp___0 ;
  u8 lbpc ;
  int tmp___1 ;
  void *__cil_tmp8 ;
  void *__cil_tmp9 ;
  struct drm_i915_private *__cil_tmp10 ;
  struct intel_device_info const *__cil_tmp11 ;
  u8 __cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  void *__cil_tmp15 ;
  struct drm_i915_private *__cil_tmp16 ;
  struct intel_device_info const *__cil_tmp17 ;
  u8 __cil_tmp18 ;
  unsigned char __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  void *__cil_tmp21 ;
  struct drm_i915_private *__cil_tmp22 ;
  struct intel_device_info const *__cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned char *__cil_tmp25 ;
  unsigned char __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  void *__cil_tmp28 ;
  struct drm_i915_private *__cil_tmp29 ;
  struct intel_device_info const *__cil_tmp30 ;
  unsigned char *__cil_tmp31 ;
  unsigned char *__cil_tmp32 ;
  unsigned char __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  struct pci_dev *__cil_tmp35 ;
  u32 __cil_tmp36 ;

  {
  __cil_tmp8 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  {
  __cil_tmp9 = dev->dev_private;
  __cil_tmp10 = (struct drm_i915_private *)__cil_tmp9;
  __cil_tmp11 = __cil_tmp10->info;
  __cil_tmp12 = __cil_tmp11->gen;
  __cil_tmp13 = (unsigned char )__cil_tmp12;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  if (__cil_tmp14 == 5U) {
    {
    tmp = i915_read32___13(dev_priv, 295508U);
    val = tmp & 65535U;
    }
  } else {
    {
    __cil_tmp15 = dev->dev_private;
    __cil_tmp16 = (struct drm_i915_private *)__cil_tmp15;
    __cil_tmp17 = __cil_tmp16->info;
    __cil_tmp18 = __cil_tmp17->gen;
    __cil_tmp19 = (unsigned char )__cil_tmp18;
    __cil_tmp20 = (unsigned int )__cil_tmp19;
    if (__cil_tmp20 == 6U) {
      {
      tmp = i915_read32___13(dev_priv, 295508U);
      val = tmp & 65535U;
      }
    } else {
      {
      __cil_tmp21 = dev->dev_private;
      __cil_tmp22 = (struct drm_i915_private *)__cil_tmp21;
      __cil_tmp23 = __cil_tmp22->info;
      __cil_tmp24 = (unsigned char *)__cil_tmp23;
      __cil_tmp25 = __cil_tmp24 + 2UL;
      __cil_tmp26 = *__cil_tmp25;
      __cil_tmp27 = (unsigned int )__cil_tmp26;
      if (__cil_tmp27 != 0U) {
        {
        tmp = i915_read32___13(dev_priv, 295508U);
        val = tmp & 65535U;
        }
      } else {
        {
        tmp___0 = i915_read32___13(dev_priv, 397908U);
        val = tmp___0 & 65535U;
        }
        {
        __cil_tmp28 = dev->dev_private;
        __cil_tmp29 = (struct drm_i915_private *)__cil_tmp28;
        __cil_tmp30 = __cil_tmp29->info;
        __cil_tmp31 = (unsigned char *)__cil_tmp30;
        __cil_tmp32 = __cil_tmp31 + 1UL;
        __cil_tmp33 = *__cil_tmp32;
        __cil_tmp34 = (unsigned int )__cil_tmp33;
        if (__cil_tmp34 != 0U) {
          val = val >> 1;
        } else {

        }
        }
        {
        tmp___1 = is_backlight_combination_mode(dev);
        }
        if (tmp___1 != 0) {
          {
          val = val & 4294967294U;
          __cil_tmp35 = dev->pdev;
          pci_read_config_byte(__cil_tmp35, 244, & lbpc);
          __cil_tmp36 = (u32 )lbpc;
          val = __cil_tmp36 * val;
          }
        } else {

        }
      }
      }
    }
    }
  }
  }
  {
  drm_ut_debug_printk(2U, "drm", "intel_panel_get_backlight", "get backlight PWM = %d\n",
                      val);
  }
  return (val);
}
}
void intel_panel_set_backlight(struct drm_device *dev , u32 level )
{ struct drm_i915_private *dev_priv ;
  u32 tmp ;
  u32 max ;
  u32 tmp___0 ;
  u8 lbpc ;
  int tmp___1 ;
  void *__cil_tmp9 ;
  void *__cil_tmp10 ;
  struct drm_i915_private *__cil_tmp11 ;
  struct intel_device_info const *__cil_tmp12 ;
  u8 __cil_tmp13 ;
  unsigned char __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  void *__cil_tmp16 ;
  struct drm_i915_private *__cil_tmp17 ;
  struct intel_device_info const *__cil_tmp18 ;
  u8 __cil_tmp19 ;
  unsigned char __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  void *__cil_tmp22 ;
  struct drm_i915_private *__cil_tmp23 ;
  struct intel_device_info const *__cil_tmp24 ;
  unsigned char *__cil_tmp25 ;
  unsigned char *__cil_tmp26 ;
  unsigned char __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  u32 __cil_tmp29 ;
  u32 __cil_tmp30 ;
  u8 __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  u32 __cil_tmp34 ;
  struct pci_dev *__cil_tmp35 ;
  int __cil_tmp36 ;
  u8 __cil_tmp37 ;
  void *__cil_tmp38 ;
  struct drm_i915_private *__cil_tmp39 ;
  struct intel_device_info const *__cil_tmp40 ;
  unsigned char *__cil_tmp41 ;
  unsigned char *__cil_tmp42 ;
  unsigned char __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;

  {
  {
  __cil_tmp9 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  drm_ut_debug_printk(2U, "drm", "intel_panel_set_backlight", "set backlight PWM = %d\n",
                      level);
  }
  {
  __cil_tmp10 = dev->dev_private;
  __cil_tmp11 = (struct drm_i915_private *)__cil_tmp10;
  __cil_tmp12 = __cil_tmp11->info;
  __cil_tmp13 = __cil_tmp12->gen;
  __cil_tmp14 = (unsigned char )__cil_tmp13;
  __cil_tmp15 = (unsigned int )__cil_tmp14;
  if (__cil_tmp15 == 5U) {
    return;
  } else {
    {
    __cil_tmp16 = dev->dev_private;
    __cil_tmp17 = (struct drm_i915_private *)__cil_tmp16;
    __cil_tmp18 = __cil_tmp17->info;
    __cil_tmp19 = __cil_tmp18->gen;
    __cil_tmp20 = (unsigned char )__cil_tmp19;
    __cil_tmp21 = (unsigned int )__cil_tmp20;
    if (__cil_tmp21 == 6U) {
      return;
    } else {
      {
      __cil_tmp22 = dev->dev_private;
      __cil_tmp23 = (struct drm_i915_private *)__cil_tmp22;
      __cil_tmp24 = __cil_tmp23->info;
      __cil_tmp25 = (unsigned char *)__cil_tmp24;
      __cil_tmp26 = __cil_tmp25 + 2UL;
      __cil_tmp27 = *__cil_tmp26;
      __cil_tmp28 = (unsigned int )__cil_tmp27;
      if (__cil_tmp28 != 0U) {
        return;
      } else {

      }
      }
    }
    }
  }
  }
  {
  tmp___1 = is_backlight_combination_mode(dev);
  }
  if (tmp___1 != 0) {
    {
    tmp___0 = intel_panel_get_max_backlight(dev);
    max = tmp___0;
    __cil_tmp29 = level * 254U;
    __cil_tmp30 = __cil_tmp29 / max;
    __cil_tmp31 = (u8 )__cil_tmp30;
    __cil_tmp32 = (unsigned int )__cil_tmp31;
    __cil_tmp33 = __cil_tmp32 + 1U;
    lbpc = (u8 )__cil_tmp33;
    __cil_tmp34 = (u32 )lbpc;
    level = level / __cil_tmp34;
    __cil_tmp35 = dev->pdev;
    __cil_tmp36 = (int )lbpc;
    __cil_tmp37 = (u8 )__cil_tmp36;
    pci_write_config_byte(__cil_tmp35, 244, __cil_tmp37);
    }
  } else {

  }
  {
  tmp = i915_read32___13(dev_priv, 397908U);
  }
  {
  __cil_tmp38 = dev->dev_private;
  __cil_tmp39 = (struct drm_i915_private *)__cil_tmp38;
  __cil_tmp40 = __cil_tmp39->info;
  __cil_tmp41 = (unsigned char *)__cil_tmp40;
  __cil_tmp42 = __cil_tmp41 + 1UL;
  __cil_tmp43 = *__cil_tmp42;
  __cil_tmp44 = (unsigned int )__cil_tmp43;
  if (__cil_tmp44 != 0U) {
    tmp = tmp & 4294901761U;
    level = level << 1;
  } else {
    tmp = tmp & 4294901760U;
  }
  }
  {
  __cil_tmp45 = tmp | level;
  i915_write32___11(dev_priv, 397908U, __cil_tmp45);
  }
  return;
}
}
void intel_panel_disable_backlight(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 tmp ;
  void *__cil_tmp4 ;
  bool __cil_tmp5 ;

  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  {
  __cil_tmp5 = dev_priv->backlight_enabled;
  if ((int )__cil_tmp5) {
    {
    tmp = intel_panel_get_backlight(dev);
    dev_priv->backlight_level = (int )tmp;
    dev_priv->backlight_enabled = (bool )0;
    }
  } else {

  }
  }
  {
  intel_panel_set_backlight(dev, 0U);
  }
  return;
}
}
void intel_panel_enable_backlight(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 tmp ;
  void *__cil_tmp4 ;
  int __cil_tmp5 ;
  int __cil_tmp6 ;
  u32 __cil_tmp7 ;

  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  {
  __cil_tmp5 = dev_priv->backlight_level;
  if (__cil_tmp5 == 0) {
    {
    tmp = intel_panel_get_max_backlight(dev);
    dev_priv->backlight_level = (int )tmp;
    }
  } else {

  }
  }
  {
  __cil_tmp6 = dev_priv->backlight_level;
  __cil_tmp7 = (u32 )__cil_tmp6;
  intel_panel_set_backlight(dev, __cil_tmp7);
  dev_priv->backlight_enabled = (bool )1;
  }
  return;
}
}
void intel_panel_setup_backlight(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 tmp ;
  void *__cil_tmp4 ;
  int __cil_tmp5 ;
  int __cil_tmp6 ;

  {
  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  tmp = intel_panel_get_backlight(dev);
  dev_priv->backlight_level = (int )tmp;
  __cil_tmp5 = dev_priv->backlight_level;
  __cil_tmp6 = __cil_tmp5 != 0;
  dev_priv->backlight_enabled = (bool )__cil_tmp6;
  }
  return;
}
}
enum drm_connector_status intel_panel_detect(struct drm_device *dev )
{ int tmp ;

  {
  if (i915_panel_ignore_lid != 0) {
    if (i915_panel_ignore_lid > 0) {
      tmp = 1;
    } else {
      tmp = 2;
    }
    return ((enum drm_connector_status )tmp);
  } else {

  }
  return ((enum drm_connector_status )3);
}
}
extern unsigned long usecs_to_jiffies(unsigned int ) ;
extern int i2c_bit_add_bus(struct i2c_adapter * ) ;
__inline static void trace_i915_reg_rw___14(bool write , u32 reg , u64 val , int len )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp13 ;
  struct tracepoint_func **__cil_tmp14 ;
  struct tracepoint_func * volatile *__cil_tmp15 ;
  struct tracepoint_func * volatile __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  struct tracepoint_func *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void (*__cil_tmp22)(void * , bool , u32 , u64 , int ) ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  void *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;

  {
  {
  __cil_tmp13 = & __tracepoint_i915_reg_rw.key;
  tmp___1 = static_branch(__cil_tmp13);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp14 = & __tracepoint_i915_reg_rw.funcs;
    __cil_tmp15 = (struct tracepoint_func * volatile *)__cil_tmp14;
    __cil_tmp16 = *__cil_tmp15;
    _________p1 = (struct tracepoint_func *)__cil_tmp16;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp17 = (int const )411;
          __cil_tmp18 = (int )__cil_tmp17;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp18);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp19 = (struct tracepoint_func *)0;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    __cil_tmp21 = (unsigned long )it_func_ptr;
    if (__cil_tmp21 != __cil_tmp20) {
      ldv_36276:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp22 = (void (*)(void * , bool , u32 , u64 , int ))it_func;
      __cil_tmp23 = (int )write;
      __cil_tmp24 = (bool )__cil_tmp23;
      (*__cil_tmp22)(__data, __cil_tmp24, reg, val, len);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp25 = (void *)0;
      __cil_tmp26 = (unsigned long )__cil_tmp25;
      __cil_tmp27 = it_func_ptr->func;
      __cil_tmp28 = (unsigned long )__cil_tmp27;
      if (__cil_tmp28 != __cil_tmp26) {
        goto ldv_36276;
      } else {
        goto ldv_36277;
      }
      }
      ldv_36277: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
__inline static u32 i915_read32___14(struct drm_i915_private *dev_priv , u32 reg )
{ u32 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = 0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readl(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readl(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readl(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readl(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw___14(__cil_tmp24, reg, __cil_tmp25, 4);
  }
  return (val);
}
}
__inline static void i915_write32___12(struct drm_i915_private *dev_priv , u32 reg ,
                                       u32 val )
{ bool __cil_tmp4 ;
  u64 __cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  void *__cil_tmp11 ;
  void volatile *__cil_tmp12 ;
  void volatile *__cil_tmp13 ;

  {
  {
  __cil_tmp4 = (bool )1;
  __cil_tmp5 = (u64 )val;
  trace_i915_reg_rw___14(__cil_tmp4, reg, __cil_tmp5, 4);
  }
  {
  __cil_tmp6 = dev_priv->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        __gen6_gt_wait_for_fifo(dev_priv);
        }
      } else {

      }
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp10 = (unsigned long )reg;
  __cil_tmp11 = dev_priv->regs;
  __cil_tmp12 = (void volatile *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 + __cil_tmp10;
  writel(val, __cil_tmp13);
  }
  return;
}
}
__inline static struct intel_gmbus *to_intel_gmbus(struct i2c_adapter *i2c )
{ struct i2c_adapter const *__mptr ;

  {
  __mptr = (struct i2c_adapter const *)i2c;
  return ((struct intel_gmbus *)__mptr);
}
}
void intel_i2c_reset(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  void *__cil_tmp3 ;
  void *__cil_tmp4 ;
  struct drm_i915_private *__cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  u8 __cil_tmp7 ;
  unsigned char __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  void *__cil_tmp10 ;
  struct drm_i915_private *__cil_tmp11 ;
  struct intel_device_info const *__cil_tmp12 ;
  u8 __cil_tmp13 ;
  unsigned char __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  void *__cil_tmp16 ;
  struct drm_i915_private *__cil_tmp17 ;
  struct intel_device_info const *__cil_tmp18 ;
  unsigned char *__cil_tmp19 ;
  unsigned char *__cil_tmp20 ;
  unsigned char __cil_tmp21 ;
  unsigned int __cil_tmp22 ;

  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp3;
  {
  __cil_tmp4 = dev->dev_private;
  __cil_tmp5 = (struct drm_i915_private *)__cil_tmp4;
  __cil_tmp6 = __cil_tmp5->info;
  __cil_tmp7 = __cil_tmp6->gen;
  __cil_tmp8 = (unsigned char )__cil_tmp7;
  __cil_tmp9 = (unsigned int )__cil_tmp8;
  if (__cil_tmp9 == 5U) {
    {
    i915_write32___12(dev_priv, 807168U, 0U);
    }
  } else {
    {
    __cil_tmp10 = dev->dev_private;
    __cil_tmp11 = (struct drm_i915_private *)__cil_tmp10;
    __cil_tmp12 = __cil_tmp11->info;
    __cil_tmp13 = __cil_tmp12->gen;
    __cil_tmp14 = (unsigned char )__cil_tmp13;
    __cil_tmp15 = (unsigned int )__cil_tmp14;
    if (__cil_tmp15 == 6U) {
      {
      i915_write32___12(dev_priv, 807168U, 0U);
      }
    } else {
      {
      __cil_tmp16 = dev->dev_private;
      __cil_tmp17 = (struct drm_i915_private *)__cil_tmp16;
      __cil_tmp18 = __cil_tmp17->info;
      __cil_tmp19 = (unsigned char *)__cil_tmp18;
      __cil_tmp20 = __cil_tmp19 + 2UL;
      __cil_tmp21 = *__cil_tmp20;
      __cil_tmp22 = (unsigned int )__cil_tmp21;
      if (__cil_tmp22 != 0U) {
        {
        i915_write32___12(dev_priv, 807168U, 0U);
        }
      } else {
        {
        i915_write32___12(dev_priv, 20736U, 0U);
        }
      }
      }
    }
    }
  }
  }
  return;
}
}
static void intel_i2c_quirk_set(struct drm_i915_private *dev_priv , bool enable )
{ u32 val ;
  struct drm_device *__cil_tmp4 ;
  void *__cil_tmp5 ;
  struct drm_i915_private *__cil_tmp6 ;
  struct intel_device_info const *__cil_tmp7 ;
  unsigned char *__cil_tmp8 ;
  unsigned char *__cil_tmp9 ;
  unsigned char __cil_tmp10 ;
  unsigned int __cil_tmp11 ;

  {
  {
  __cil_tmp4 = dev_priv->dev;
  __cil_tmp5 = __cil_tmp4->dev_private;
  __cil_tmp6 = (struct drm_i915_private *)__cil_tmp5;
  __cil_tmp7 = __cil_tmp6->info;
  __cil_tmp8 = (unsigned char *)__cil_tmp7;
  __cil_tmp9 = __cil_tmp8 + 1UL;
  __cil_tmp10 = *__cil_tmp9;
  __cil_tmp11 = (unsigned int )__cil_tmp10;
  if (__cil_tmp11 == 0U) {
    return;
  } else {

  }
  }
  {
  val = i915_read32___14(dev_priv, 25088U);
  }
  if ((int )enable) {
    val = val | 16777216U;
  } else {
    val = val & 4278190079U;
  }
  {
  i915_write32___12(dev_priv, 25088U, val);
  }
  return;
}
}
static u32 get_reserved(struct intel_gpio *gpio )
{ struct drm_i915_private *dev_priv ;
  struct drm_device *dev ;
  u32 reserved ;
  unsigned int tmp ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  u32 __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  void *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  void const volatile *__cil_tmp12 ;

  {
  dev_priv = gpio->dev_priv;
  dev = dev_priv->dev;
  reserved = 0U;
  {
  __cil_tmp6 = dev->pci_device;
  if (__cil_tmp6 != 13687) {
    {
    __cil_tmp7 = dev->pci_device;
    if (__cil_tmp7 != 9570) {
      {
      __cil_tmp8 = gpio->reg;
      __cil_tmp9 = (unsigned long )__cil_tmp8;
      __cil_tmp10 = dev_priv->regs;
      __cil_tmp11 = (void const volatile *)__cil_tmp10;
      __cil_tmp12 = __cil_tmp11 + __cil_tmp9;
      tmp = readl(__cil_tmp12);
      reserved = tmp & 8224U;
      }
    } else {

    }
    }
  } else {

  }
  }
  return (reserved);
}
}
static int get_clock(void *data )
{ struct intel_gpio *gpio ;
  struct drm_i915_private *dev_priv ;
  u32 reserved ;
  u32 tmp ;
  unsigned int tmp___0 ;
  unsigned int __cil_tmp7 ;
  u32 __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  void *__cil_tmp10 ;
  void volatile *__cil_tmp11 ;
  void volatile *__cil_tmp12 ;
  u32 __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  void *__cil_tmp15 ;
  void volatile *__cil_tmp16 ;
  void volatile *__cil_tmp17 ;
  u32 __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  void *__cil_tmp20 ;
  void const volatile *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  unsigned int __cil_tmp23 ;

  {
  {
  gpio = (struct intel_gpio *)data;
  dev_priv = gpio->dev_priv;
  tmp = get_reserved(gpio);
  reserved = tmp;
  __cil_tmp7 = reserved | 1U;
  __cil_tmp8 = gpio->reg;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = dev_priv->regs;
  __cil_tmp11 = (void volatile *)__cil_tmp10;
  __cil_tmp12 = __cil_tmp11 + __cil_tmp9;
  writel(__cil_tmp7, __cil_tmp12);
  __cil_tmp13 = gpio->reg;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = dev_priv->regs;
  __cil_tmp16 = (void volatile *)__cil_tmp15;
  __cil_tmp17 = __cil_tmp16 + __cil_tmp14;
  writel(reserved, __cil_tmp17);
  __cil_tmp18 = gpio->reg;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  __cil_tmp20 = dev_priv->regs;
  __cil_tmp21 = (void const volatile *)__cil_tmp20;
  __cil_tmp22 = __cil_tmp21 + __cil_tmp19;
  tmp___0 = readl(__cil_tmp22);
  }
  {
  __cil_tmp23 = tmp___0 & 16U;
  return (__cil_tmp23 != 0U);
  }
}
}
static int get_data(void *data )
{ struct intel_gpio *gpio ;
  struct drm_i915_private *dev_priv ;
  u32 reserved ;
  u32 tmp ;
  unsigned int tmp___0 ;
  unsigned int __cil_tmp7 ;
  u32 __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  void *__cil_tmp10 ;
  void volatile *__cil_tmp11 ;
  void volatile *__cil_tmp12 ;
  u32 __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  void *__cil_tmp15 ;
  void volatile *__cil_tmp16 ;
  void volatile *__cil_tmp17 ;
  u32 __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  void *__cil_tmp20 ;
  void const volatile *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  unsigned int __cil_tmp23 ;

  {
  {
  gpio = (struct intel_gpio *)data;
  dev_priv = gpio->dev_priv;
  tmp = get_reserved(gpio);
  reserved = tmp;
  __cil_tmp7 = reserved | 256U;
  __cil_tmp8 = gpio->reg;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = dev_priv->regs;
  __cil_tmp11 = (void volatile *)__cil_tmp10;
  __cil_tmp12 = __cil_tmp11 + __cil_tmp9;
  writel(__cil_tmp7, __cil_tmp12);
  __cil_tmp13 = gpio->reg;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = dev_priv->regs;
  __cil_tmp16 = (void volatile *)__cil_tmp15;
  __cil_tmp17 = __cil_tmp16 + __cil_tmp14;
  writel(reserved, __cil_tmp17);
  __cil_tmp18 = gpio->reg;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  __cil_tmp20 = dev_priv->regs;
  __cil_tmp21 = (void const volatile *)__cil_tmp20;
  __cil_tmp22 = __cil_tmp21 + __cil_tmp19;
  tmp___0 = readl(__cil_tmp22);
  }
  {
  __cil_tmp23 = tmp___0 & 4096U;
  return (__cil_tmp23 != 0U);
  }
}
}
static void set_clock(void *data , int state_high )
{ struct intel_gpio *gpio ;
  struct drm_i915_private *dev_priv ;
  u32 reserved ;
  u32 tmp ;
  u32 clock_bits ;
  unsigned int __cil_tmp8 ;
  u32 __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  void *__cil_tmp11 ;
  void volatile *__cil_tmp12 ;
  void volatile *__cil_tmp13 ;
  u32 __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  void *__cil_tmp16 ;
  void const volatile *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;

  {
  {
  gpio = (struct intel_gpio *)data;
  dev_priv = gpio->dev_priv;
  tmp = get_reserved(gpio);
  reserved = tmp;
  }
  if (state_high != 0) {
    clock_bits = 1U;
  } else {
    clock_bits = 7U;
  }
  {
  __cil_tmp8 = reserved | clock_bits;
  __cil_tmp9 = gpio->reg;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = dev_priv->regs;
  __cil_tmp12 = (void volatile *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 + __cil_tmp10;
  writel(__cil_tmp8, __cil_tmp13);
  __cil_tmp14 = gpio->reg;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = dev_priv->regs;
  __cil_tmp17 = (void const volatile *)__cil_tmp16;
  __cil_tmp18 = __cil_tmp17 + __cil_tmp15;
  readl(__cil_tmp18);
  }
  return;
}
}
static void set_data(void *data , int state_high )
{ struct intel_gpio *gpio ;
  struct drm_i915_private *dev_priv ;
  u32 reserved ;
  u32 tmp ;
  u32 data_bits ;
  unsigned int __cil_tmp8 ;
  u32 __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  void *__cil_tmp11 ;
  void volatile *__cil_tmp12 ;
  void volatile *__cil_tmp13 ;
  u32 __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  void *__cil_tmp16 ;
  void const volatile *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;

  {
  {
  gpio = (struct intel_gpio *)data;
  dev_priv = gpio->dev_priv;
  tmp = get_reserved(gpio);
  reserved = tmp;
  }
  if (state_high != 0) {
    data_bits = 256U;
  } else {
    data_bits = 1792U;
  }
  {
  __cil_tmp8 = reserved | data_bits;
  __cil_tmp9 = gpio->reg;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = dev_priv->regs;
  __cil_tmp12 = (void volatile *)__cil_tmp11;
  __cil_tmp13 = __cil_tmp12 + __cil_tmp10;
  writel(__cil_tmp8, __cil_tmp13);
  __cil_tmp14 = gpio->reg;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = dev_priv->regs;
  __cil_tmp17 = (void const volatile *)__cil_tmp16;
  __cil_tmp18 = __cil_tmp17 + __cil_tmp15;
  readl(__cil_tmp18);
  }
  return;
}
}
static struct i2c_adapter *intel_gpio_create(struct drm_i915_private *dev_priv , u32 pin )
{ int map_pin_to_reg[8U] ;
  struct intel_gpio *gpio ;
  void *tmp ;
  unsigned long tmp___0 ;
  int tmp___1 ;
  struct intel_gpio *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct drm_device *__cil_tmp11 ;
  void *__cil_tmp12 ;
  struct drm_i915_private *__cil_tmp13 ;
  struct intel_device_info const *__cil_tmp14 ;
  u8 __cil_tmp15 ;
  unsigned char __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  u32 __cil_tmp18 ;
  struct drm_device *__cil_tmp19 ;
  void *__cil_tmp20 ;
  struct drm_i915_private *__cil_tmp21 ;
  struct intel_device_info const *__cil_tmp22 ;
  u8 __cil_tmp23 ;
  unsigned char __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  u32 __cil_tmp26 ;
  struct drm_device *__cil_tmp27 ;
  void *__cil_tmp28 ;
  struct drm_i915_private *__cil_tmp29 ;
  struct intel_device_info const *__cil_tmp30 ;
  unsigned char *__cil_tmp31 ;
  unsigned char *__cil_tmp32 ;
  unsigned char __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  u32 __cil_tmp35 ;
  char (*__cil_tmp36)[48U] ;
  char *__cil_tmp37 ;
  char const *__cil_tmp38 ;
  char __cil_tmp39 ;
  int __cil_tmp40 ;
  struct i2c_algo_bit_data *__cil_tmp41 ;
  struct drm_device *__cil_tmp42 ;
  struct pci_dev *__cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  struct i2c_adapter *__cil_tmp46 ;
  void const *__cil_tmp47 ;

  {
  map_pin_to_reg[0] = 0;
  map_pin_to_reg[1] = 20500;
  map_pin_to_reg[2] = 20496;
  map_pin_to_reg[3] = 20504;
  map_pin_to_reg[4] = 20508;
  map_pin_to_reg[5] = 20512;
  map_pin_to_reg[6] = 0;
  map_pin_to_reg[7] = 20516;
  if (pin > 7U) {
    return ((struct i2c_adapter *)0);
  } else
  if (map_pin_to_reg[pin] == 0) {
    return ((struct i2c_adapter *)0);
  } else {

  }
  {
  tmp = kzalloc(1720UL, 208U);
  gpio = (struct intel_gpio *)tmp;
  }
  {
  __cil_tmp8 = (struct intel_gpio *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = (unsigned long )gpio;
  if (__cil_tmp10 == __cil_tmp9) {
    return ((struct i2c_adapter *)0);
  } else {

  }
  }
  gpio->reg = (u32 )map_pin_to_reg[pin];
  {
  __cil_tmp11 = dev_priv->dev;
  __cil_tmp12 = __cil_tmp11->dev_private;
  __cil_tmp13 = (struct drm_i915_private *)__cil_tmp12;
  __cil_tmp14 = __cil_tmp13->info;
  __cil_tmp15 = __cil_tmp14->gen;
  __cil_tmp16 = (unsigned char )__cil_tmp15;
  __cil_tmp17 = (unsigned int )__cil_tmp16;
  if (__cil_tmp17 == 5U) {
    __cil_tmp18 = gpio->reg;
    gpio->reg = __cil_tmp18 + 786432U;
  } else {
    {
    __cil_tmp19 = dev_priv->dev;
    __cil_tmp20 = __cil_tmp19->dev_private;
    __cil_tmp21 = (struct drm_i915_private *)__cil_tmp20;
    __cil_tmp22 = __cil_tmp21->info;
    __cil_tmp23 = __cil_tmp22->gen;
    __cil_tmp24 = (unsigned char )__cil_tmp23;
    __cil_tmp25 = (unsigned int )__cil_tmp24;
    if (__cil_tmp25 == 6U) {
      __cil_tmp26 = gpio->reg;
      gpio->reg = __cil_tmp26 + 786432U;
    } else {
      {
      __cil_tmp27 = dev_priv->dev;
      __cil_tmp28 = __cil_tmp27->dev_private;
      __cil_tmp29 = (struct drm_i915_private *)__cil_tmp28;
      __cil_tmp30 = __cil_tmp29->info;
      __cil_tmp31 = (unsigned char *)__cil_tmp30;
      __cil_tmp32 = __cil_tmp31 + 2UL;
      __cil_tmp33 = *__cil_tmp32;
      __cil_tmp34 = (unsigned int )__cil_tmp33;
      if (__cil_tmp34 != 0U) {
        __cil_tmp35 = gpio->reg;
        gpio->reg = __cil_tmp35 + 786432U;
      } else {

      }
      }
    }
    }
  }
  }
  {
  gpio->dev_priv = dev_priv;
  __cil_tmp36 = & gpio->adapter.name;
  __cil_tmp37 = (char *)__cil_tmp36;
  __cil_tmp38 = "?BACDE?F" + pin;
  __cil_tmp39 = *__cil_tmp38;
  __cil_tmp40 = (int )__cil_tmp39;
  snprintf(__cil_tmp37, 48UL, "i915 GPIO%c", __cil_tmp40);
  gpio->adapter.owner = & __this_module;
  __cil_tmp41 = & gpio->algo;
  gpio->adapter.algo_data = (void *)__cil_tmp41;
  __cil_tmp42 = dev_priv->dev;
  __cil_tmp43 = __cil_tmp42->pdev;
  gpio->adapter.dev.parent = & __cil_tmp43->dev;
  gpio->algo.setsda = & set_data;
  gpio->algo.setscl = & set_clock;
  gpio->algo.getsda = & get_data;
  gpio->algo.getscl = & get_clock;
  gpio->algo.udelay = 20;
  __cil_tmp44 = (unsigned int const )2200U;
  __cil_tmp45 = (unsigned int )__cil_tmp44;
  tmp___0 = usecs_to_jiffies(__cil_tmp45);
  gpio->algo.timeout = (int )tmp___0;
  gpio->algo.data = (void *)gpio;
  __cil_tmp46 = & gpio->adapter;
  tmp___1 = i2c_bit_add_bus(__cil_tmp46);
  }
  if (tmp___1 != 0) {
    goto out_free;
  } else {

  }
  return (& gpio->adapter);
  out_free:
  {
  __cil_tmp47 = (void const *)gpio;
  kfree(__cil_tmp47);
  }
  return ((struct i2c_adapter *)0);
}
}
static int intel_i2c_quirk_xfer(struct drm_i915_private *dev_priv , struct i2c_adapter *adapter ,
                                struct i2c_msg *msgs , int num )
{ struct intel_gpio *gpio ;
  struct i2c_adapter const *__mptr ;
  int ret ;
  struct drm_device *__cil_tmp8 ;
  bool __cil_tmp9 ;
  void *__cil_tmp10 ;
  void *__cil_tmp11 ;
  struct i2c_algorithm const *__cil_tmp12 ;
  int (*__cil_tmp13)(struct i2c_adapter * , struct i2c_msg * , int ) ;
  void *__cil_tmp14 ;
  void *__cil_tmp15 ;
  bool __cil_tmp16 ;

  {
  {
  __mptr = (struct i2c_adapter const *)adapter;
  gpio = (struct intel_gpio *)__mptr;
  __cil_tmp8 = dev_priv->dev;
  intel_i2c_reset(__cil_tmp8);
  __cil_tmp9 = (bool )1;
  intel_i2c_quirk_set(dev_priv, __cil_tmp9);
  __cil_tmp10 = (void *)gpio;
  set_data(__cil_tmp10, 1);
  __cil_tmp11 = (void *)gpio;
  set_clock(__cil_tmp11, 1);
  __const_udelay(85900UL);
  __cil_tmp12 = adapter->algo;
  __cil_tmp13 = __cil_tmp12->master_xfer;
  ret = (*__cil_tmp13)(adapter, msgs, num);
  __cil_tmp14 = (void *)gpio;
  set_data(__cil_tmp14, 1);
  __cil_tmp15 = (void *)gpio;
  set_clock(__cil_tmp15, 1);
  __cil_tmp16 = (bool )0;
  intel_i2c_quirk_set(dev_priv, __cil_tmp16);
  }
  return (ret);
}
}
static int gmbus_xfer(struct i2c_adapter *adapter , struct i2c_msg *msgs , int num )
{ struct intel_gmbus *bus ;
  struct i2c_adapter const *__mptr ;
  struct drm_i915_private *dev_priv ;
  int i ;
  int reg_offset ;
  int tmp ;
  u16 len ;
  u8 *buf ;
  int tmp___0 ;
  u32 val ;
  u32 loop ;
  unsigned long timeout__ ;
  unsigned long tmp___1 ;
  int ret__ ;
  struct thread_info *tmp___2 ;
  int pfo_ret__ ;
  int tmp___3 ;
  u32 tmp___4 ;
  u32 tmp___5 ;
  u8 *tmp___6 ;
  u32 val___0 ;
  u32 loop___0 ;
  u8 *tmp___7 ;
  int tmp___8 ;
  unsigned long timeout_____0 ;
  unsigned long tmp___9 ;
  int ret_____0 ;
  struct thread_info *tmp___10 ;
  int pfo_ret_____0 ;
  int tmp___11 ;
  u32 tmp___12 ;
  u32 tmp___13 ;
  u8 *tmp___14 ;
  unsigned long timeout_____1 ;
  unsigned long tmp___15 ;
  int ret_____1 ;
  struct thread_info *tmp___16 ;
  int pfo_ret_____1 ;
  int tmp___17 ;
  u32 tmp___18 ;
  u32 tmp___19 ;
  int tmp___20 ;
  void *__cil_tmp46 ;
  struct i2c_adapter *__cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  struct i2c_adapter *__cil_tmp49 ;
  unsigned long __cil_tmp50 ;
  struct i2c_adapter *__cil_tmp51 ;
  struct drm_device *__cil_tmp52 ;
  void *__cil_tmp53 ;
  struct drm_i915_private *__cil_tmp54 ;
  struct intel_device_info const *__cil_tmp55 ;
  u8 __cil_tmp56 ;
  unsigned char __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  struct drm_device *__cil_tmp59 ;
  void *__cil_tmp60 ;
  struct drm_i915_private *__cil_tmp61 ;
  struct intel_device_info const *__cil_tmp62 ;
  u8 __cil_tmp63 ;
  unsigned char __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  struct drm_device *__cil_tmp66 ;
  void *__cil_tmp67 ;
  struct drm_i915_private *__cil_tmp68 ;
  struct intel_device_info const *__cil_tmp69 ;
  unsigned char *__cil_tmp70 ;
  unsigned char *__cil_tmp71 ;
  unsigned char __cil_tmp72 ;
  unsigned int __cil_tmp73 ;
  int __cil_tmp74 ;
  u32 __cil_tmp75 ;
  u32 __cil_tmp76 ;
  unsigned long __cil_tmp77 ;
  struct i2c_msg *__cil_tmp78 ;
  unsigned long __cil_tmp79 ;
  struct i2c_msg *__cil_tmp80 ;
  unsigned long __cil_tmp81 ;
  struct i2c_msg *__cil_tmp82 ;
  __u16 __cil_tmp83 ;
  int __cil_tmp84 ;
  int __cil_tmp85 ;
  int __cil_tmp86 ;
  u32 __cil_tmp87 ;
  unsigned long __cil_tmp88 ;
  struct i2c_msg *__cil_tmp89 ;
  __u16 __cil_tmp90 ;
  int __cil_tmp91 ;
  int __cil_tmp92 ;
  int __cil_tmp93 ;
  int __cil_tmp94 ;
  int __cil_tmp95 ;
  int __cil_tmp96 ;
  int __cil_tmp97 ;
  u32 __cil_tmp98 ;
  int __cil_tmp99 ;
  unsigned long __cil_tmp100 ;
  void *__cil_tmp101 ;
  void const volatile *__cil_tmp102 ;
  void const volatile *__cil_tmp103 ;
  unsigned int __cil_tmp104 ;
  unsigned int __cil_tmp105 ;
  unsigned long __cil_tmp106 ;
  long __cil_tmp107 ;
  long __cil_tmp108 ;
  long __cil_tmp109 ;
  int __cil_tmp110 ;
  int __cil_tmp111 ;
  atomic_t const *__cil_tmp112 ;
  int __cil_tmp113 ;
  u32 __cil_tmp114 ;
  unsigned int __cil_tmp115 ;
  int __cil_tmp116 ;
  u32 __cil_tmp117 ;
  unsigned int __cil_tmp118 ;
  int __cil_tmp119 ;
  u32 __cil_tmp120 ;
  int __cil_tmp121 ;
  int __cil_tmp122 ;
  unsigned int __cil_tmp123 ;
  unsigned int __cil_tmp124 ;
  u32 __cil_tmp125 ;
  int __cil_tmp126 ;
  u8 __cil_tmp127 ;
  int __cil_tmp128 ;
  int __cil_tmp129 ;
  u32 __cil_tmp130 ;
  int __cil_tmp131 ;
  int __cil_tmp132 ;
  unsigned int __cil_tmp133 ;
  int __cil_tmp134 ;
  u32 __cil_tmp135 ;
  int __cil_tmp136 ;
  int __cil_tmp137 ;
  u32 __cil_tmp138 ;
  unsigned long __cil_tmp139 ;
  struct i2c_msg *__cil_tmp140 ;
  __u16 __cil_tmp141 ;
  int __cil_tmp142 ;
  int __cil_tmp143 ;
  unsigned long __cil_tmp144 ;
  struct i2c_msg *__cil_tmp145 ;
  __u16 __cil_tmp146 ;
  int __cil_tmp147 ;
  int __cil_tmp148 ;
  int __cil_tmp149 ;
  int __cil_tmp150 ;
  int __cil_tmp151 ;
  u32 __cil_tmp152 ;
  int __cil_tmp153 ;
  unsigned long __cil_tmp154 ;
  void *__cil_tmp155 ;
  void const volatile *__cil_tmp156 ;
  void const volatile *__cil_tmp157 ;
  unsigned int __cil_tmp158 ;
  unsigned int __cil_tmp159 ;
  unsigned long __cil_tmp160 ;
  long __cil_tmp161 ;
  long __cil_tmp162 ;
  long __cil_tmp163 ;
  int __cil_tmp164 ;
  int __cil_tmp165 ;
  atomic_t const *__cil_tmp166 ;
  int __cil_tmp167 ;
  u32 __cil_tmp168 ;
  unsigned int __cil_tmp169 ;
  int __cil_tmp170 ;
  u32 __cil_tmp171 ;
  unsigned int __cil_tmp172 ;
  u32 __cil_tmp173 ;
  int __cil_tmp174 ;
  u8 __cil_tmp175 ;
  int __cil_tmp176 ;
  int __cil_tmp177 ;
  u32 __cil_tmp178 ;
  int __cil_tmp179 ;
  int __cil_tmp180 ;
  unsigned int __cil_tmp181 ;
  int __cil_tmp182 ;
  u32 __cil_tmp183 ;
  int __cil_tmp184 ;
  unsigned long __cil_tmp185 ;
  void *__cil_tmp186 ;
  void const volatile *__cil_tmp187 ;
  void const volatile *__cil_tmp188 ;
  unsigned int __cil_tmp189 ;
  int __cil_tmp190 ;
  unsigned int __cil_tmp191 ;
  unsigned int __cil_tmp192 ;
  unsigned long __cil_tmp193 ;
  long __cil_tmp194 ;
  long __cil_tmp195 ;
  long __cil_tmp196 ;
  int __cil_tmp197 ;
  int __cil_tmp198 ;
  atomic_t const *__cil_tmp199 ;
  int __cil_tmp200 ;
  u32 __cil_tmp201 ;
  unsigned int __cil_tmp202 ;
  int __cil_tmp203 ;
  u32 __cil_tmp204 ;
  unsigned int __cil_tmp205 ;
  int __cil_tmp206 ;
  u32 __cil_tmp207 ;
  int __cil_tmp208 ;
  u32 __cil_tmp209 ;
  int __cil_tmp210 ;
  u32 __cil_tmp211 ;
  u32 __cil_tmp212 ;
  unsigned int __cil_tmp213 ;
  char (*__cil_tmp214)[48U] ;
  char *__cil_tmp215 ;
  int __cil_tmp216 ;
  u32 __cil_tmp217 ;
  u32 __cil_tmp218 ;
  unsigned int __cil_tmp219 ;
  struct i2c_adapter *__cil_tmp220 ;
  unsigned long __cil_tmp221 ;
  struct i2c_adapter *__cil_tmp222 ;
  unsigned long __cil_tmp223 ;
  struct i2c_adapter *__cil_tmp224 ;

  {
  __mptr = (struct i2c_adapter const *)adapter;
  bus = (struct intel_gmbus *)__mptr;
  __cil_tmp46 = adapter->algo_data;
  dev_priv = (struct drm_i915_private *)__cil_tmp46;
  {
  __cil_tmp47 = (struct i2c_adapter *)0;
  __cil_tmp48 = (unsigned long )__cil_tmp47;
  __cil_tmp49 = bus->force_bit;
  __cil_tmp50 = (unsigned long )__cil_tmp49;
  if (__cil_tmp50 != __cil_tmp48) {
    {
    __cil_tmp51 = bus->force_bit;
    tmp = intel_i2c_quirk_xfer(dev_priv, __cil_tmp51, msgs, num);
    }
    return (tmp);
  } else {

  }
  }
  {
  __cil_tmp52 = dev_priv->dev;
  __cil_tmp53 = __cil_tmp52->dev_private;
  __cil_tmp54 = (struct drm_i915_private *)__cil_tmp53;
  __cil_tmp55 = __cil_tmp54->info;
  __cil_tmp56 = __cil_tmp55->gen;
  __cil_tmp57 = (unsigned char )__cil_tmp56;
  __cil_tmp58 = (unsigned int )__cil_tmp57;
  if (__cil_tmp58 == 5U) {
    reg_offset = 786432;
  } else {
    {
    __cil_tmp59 = dev_priv->dev;
    __cil_tmp60 = __cil_tmp59->dev_private;
    __cil_tmp61 = (struct drm_i915_private *)__cil_tmp60;
    __cil_tmp62 = __cil_tmp61->info;
    __cil_tmp63 = __cil_tmp62->gen;
    __cil_tmp64 = (unsigned char )__cil_tmp63;
    __cil_tmp65 = (unsigned int )__cil_tmp64;
    if (__cil_tmp65 == 6U) {
      reg_offset = 786432;
    } else {
      {
      __cil_tmp66 = dev_priv->dev;
      __cil_tmp67 = __cil_tmp66->dev_private;
      __cil_tmp68 = (struct drm_i915_private *)__cil_tmp67;
      __cil_tmp69 = __cil_tmp68->info;
      __cil_tmp70 = (unsigned char *)__cil_tmp69;
      __cil_tmp71 = __cil_tmp70 + 2UL;
      __cil_tmp72 = *__cil_tmp71;
      __cil_tmp73 = (unsigned int )__cil_tmp72;
      if (__cil_tmp73 != 0U) {
        reg_offset = 786432;
      } else {
        reg_offset = 0;
      }
      }
    }
    }
  }
  }
  {
  __cil_tmp74 = reg_offset + 20736;
  __cil_tmp75 = (u32 )__cil_tmp74;
  __cil_tmp76 = bus->reg0;
  i915_write32___12(dev_priv, __cil_tmp75, __cil_tmp76);
  i = 0;
  }
  goto ldv_37733;
  ldv_37732:
  __cil_tmp77 = (unsigned long )i;
  __cil_tmp78 = msgs + __cil_tmp77;
  len = __cil_tmp78->len;
  __cil_tmp79 = (unsigned long )i;
  __cil_tmp80 = msgs + __cil_tmp79;
  buf = __cil_tmp80->buf;
  {
  __cil_tmp81 = (unsigned long )i;
  __cil_tmp82 = msgs + __cil_tmp81;
  __cil_tmp83 = __cil_tmp82->flags;
  __cil_tmp84 = (int )__cil_tmp83;
  if (__cil_tmp84 & 1) {
    {
    __cil_tmp85 = i + 1;
    if (__cil_tmp85 == num) {
      tmp___0 = 167772160;
    } else {
      tmp___0 = 33554432;
    }
    }
    {
    __cil_tmp86 = reg_offset + 20740;
    __cil_tmp87 = (u32 )__cil_tmp86;
    __cil_tmp88 = (unsigned long )i;
    __cil_tmp89 = msgs + __cil_tmp88;
    __cil_tmp90 = __cil_tmp89->addr;
    __cil_tmp91 = (int )__cil_tmp90;
    __cil_tmp92 = __cil_tmp91 << 1;
    __cil_tmp93 = (int )len;
    __cil_tmp94 = __cil_tmp93 << 16;
    __cil_tmp95 = tmp___0 | __cil_tmp94;
    __cil_tmp96 = __cil_tmp95 | __cil_tmp92;
    __cil_tmp97 = __cil_tmp96 | 1073741825;
    __cil_tmp98 = (u32 )__cil_tmp97;
    i915_write32___12(dev_priv, __cil_tmp87, __cil_tmp98);
    __cil_tmp99 = reg_offset + 20744;
    __cil_tmp100 = (unsigned long )__cil_tmp99;
    __cil_tmp101 = dev_priv->regs;
    __cil_tmp102 = (void const volatile *)__cil_tmp101;
    __cil_tmp103 = __cil_tmp102 + __cil_tmp100;
    readl(__cil_tmp103);
    }
    ldv_37681:
    {
    loop = 0U;
    __cil_tmp104 = (unsigned int const )50U;
    __cil_tmp105 = (unsigned int )__cil_tmp104;
    tmp___1 = msecs_to_jiffies(__cil_tmp105);
    __cil_tmp106 = (unsigned long )jiffies;
    timeout__ = tmp___1 + __cil_tmp106;
    ret__ = 0;
    }
    goto ldv_37675;
    ldv_37674: ;
    {
    __cil_tmp107 = (long )jiffies;
    __cil_tmp108 = (long )timeout__;
    __cil_tmp109 = __cil_tmp108 - __cil_tmp107;
    if (__cil_tmp109 < 0L) {
      ret__ = -110;
      goto ldv_37665;
    } else {

    }
    }
    {
    tmp___2 = current_thread_info();
    }
    {
    __cil_tmp110 = tmp___2->preempt_count;
    __cil_tmp111 = __cil_tmp110 & -268435457;
    if (__cil_tmp111 == 0) {
      if (1) {
        goto case_4;
      } else {
        goto switch_default;
        if (0) {
          __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
          goto ldv_37668;
          __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_37668;
          case_4:
          __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_37668;
          __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
          goto ldv_37668;
          switch_default:
          {
          __bad_percpu_size();
          }
        } else {

        }
      }
      ldv_37668:
      {
      __cil_tmp112 = (atomic_t const *)(& kgdb_active);
      tmp___3 = atomic_read(__cil_tmp112);
      }
      if (pfo_ret__ != tmp___3) {
        {
        msleep(1U);
        }
      } else {

      }
    } else {

    }
    }
    ldv_37675:
    {
    __cil_tmp113 = reg_offset + 20744;
    __cil_tmp114 = (u32 )__cil_tmp113;
    tmp___4 = i915_read32___14(dev_priv, __cil_tmp114);
    }
    {
    __cil_tmp115 = tmp___4 & 3072U;
    if (__cil_tmp115 == 0U) {
      goto ldv_37674;
    } else {
      goto ldv_37665;
    }
    }
    ldv_37665: ;
    if (ret__ != 0) {
      goto timeout;
    } else {

    }
    {
    __cil_tmp116 = reg_offset + 20744;
    __cil_tmp117 = (u32 )__cil_tmp116;
    tmp___5 = i915_read32___14(dev_priv, __cil_tmp117);
    }
    {
    __cil_tmp118 = tmp___5 & 1024U;
    if (__cil_tmp118 != 0U) {
      goto clear_err;
    } else {

    }
    }
    {
    __cil_tmp119 = reg_offset + 20748;
    __cil_tmp120 = (u32 )__cil_tmp119;
    val = i915_read32___14(dev_priv, __cil_tmp120);
    }
    ldv_37679:
    tmp___6 = buf;
    buf = buf + 1;
    *tmp___6 = (u8 )val;
    val = val >> 8;
    __cil_tmp121 = (int )len;
    __cil_tmp122 = __cil_tmp121 - 1;
    len = (u16 )__cil_tmp122;
    {
    __cil_tmp123 = (unsigned int )len;
    if (__cil_tmp123 != 0U) {
      loop = loop + 1U;
      if (loop <= 3U) {
        goto ldv_37679;
      } else {
        goto ldv_37680;
      }
    } else {
      goto ldv_37680;
    }
    }
    ldv_37680: ;
    {
    __cil_tmp124 = (unsigned int )len;
    if (__cil_tmp124 != 0U) {
      goto ldv_37681;
    } else {
      goto ldv_37682;
    }
    }
    ldv_37682: ;
  } else {
    loop___0 = 0U;
    val___0 = loop___0;
    ldv_37685:
    tmp___7 = buf;
    buf = buf + 1;
    __cil_tmp125 = loop___0 * 8U;
    __cil_tmp126 = (int )__cil_tmp125;
    __cil_tmp127 = *tmp___7;
    __cil_tmp128 = (int )__cil_tmp127;
    __cil_tmp129 = __cil_tmp128 << __cil_tmp126;
    __cil_tmp130 = (u32 )__cil_tmp129;
    val___0 = __cil_tmp130 | val___0;
    __cil_tmp131 = (int )len;
    __cil_tmp132 = __cil_tmp131 - 1;
    len = (u16 )__cil_tmp132;
    {
    __cil_tmp133 = (unsigned int )len;
    if (__cil_tmp133 != 0U) {
      loop___0 = loop___0 + 1U;
      if (loop___0 <= 3U) {
        goto ldv_37685;
      } else {
        goto ldv_37686;
      }
    } else {
      goto ldv_37686;
    }
    }
    ldv_37686:
    {
    __cil_tmp134 = reg_offset + 20748;
    __cil_tmp135 = (u32 )__cil_tmp134;
    i915_write32___12(dev_priv, __cil_tmp135, val___0);
    }
    {
    __cil_tmp136 = i + 1;
    if (__cil_tmp136 == num) {
      tmp___8 = 134217728;
    } else {
      tmp___8 = 33554432;
    }
    }
    {
    __cil_tmp137 = reg_offset + 20740;
    __cil_tmp138 = (u32 )__cil_tmp137;
    __cil_tmp139 = (unsigned long )i;
    __cil_tmp140 = msgs + __cil_tmp139;
    __cil_tmp141 = __cil_tmp140->addr;
    __cil_tmp142 = (int )__cil_tmp141;
    __cil_tmp143 = __cil_tmp142 << 1;
    __cil_tmp144 = (unsigned long )i;
    __cil_tmp145 = msgs + __cil_tmp144;
    __cil_tmp146 = __cil_tmp145->len;
    __cil_tmp147 = (int )__cil_tmp146;
    __cil_tmp148 = __cil_tmp147 << 16;
    __cil_tmp149 = tmp___8 | __cil_tmp148;
    __cil_tmp150 = __cil_tmp149 | __cil_tmp143;
    __cil_tmp151 = __cil_tmp150 | 1073741824;
    __cil_tmp152 = (u32 )__cil_tmp151;
    i915_write32___12(dev_priv, __cil_tmp138, __cil_tmp152);
    __cil_tmp153 = reg_offset + 20744;
    __cil_tmp154 = (unsigned long )__cil_tmp153;
    __cil_tmp155 = dev_priv->regs;
    __cil_tmp156 = (void const volatile *)__cil_tmp155;
    __cil_tmp157 = __cil_tmp156 + __cil_tmp154;
    readl(__cil_tmp157);
    }
    goto ldv_37710;
    ldv_37709:
    {
    __cil_tmp158 = (unsigned int const )50U;
    __cil_tmp159 = (unsigned int )__cil_tmp158;
    tmp___9 = msecs_to_jiffies(__cil_tmp159);
    __cil_tmp160 = (unsigned long )jiffies;
    timeout_____0 = tmp___9 + __cil_tmp160;
    ret_____0 = 0;
    }
    goto ldv_37705;
    ldv_37704: ;
    {
    __cil_tmp161 = (long )jiffies;
    __cil_tmp162 = (long )timeout_____0;
    __cil_tmp163 = __cil_tmp162 - __cil_tmp161;
    if (__cil_tmp163 < 0L) {
      ret_____0 = -110;
      goto ldv_37695;
    } else {

    }
    }
    {
    tmp___10 = current_thread_info();
    }
    {
    __cil_tmp164 = tmp___10->preempt_count;
    __cil_tmp165 = __cil_tmp164 & -268435457;
    if (__cil_tmp165 == 0) {
      if (1) {
        goto case_4___0;
      } else {
        goto switch_default___0;
        if (0) {
          __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret_____0): "m" (cpu_number));
          goto ldv_37698;
          __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret_____0): "m" (cpu_number));
          goto ldv_37698;
          case_4___0:
          __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret_____0): "m" (cpu_number));
          goto ldv_37698;
          __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret_____0): "m" (cpu_number));
          goto ldv_37698;
          switch_default___0:
          {
          __bad_percpu_size();
          }
        } else {

        }
      }
      ldv_37698:
      {
      __cil_tmp166 = (atomic_t const *)(& kgdb_active);
      tmp___11 = atomic_read(__cil_tmp166);
      }
      if (pfo_ret_____0 != tmp___11) {
        {
        msleep(1U);
        }
      } else {

      }
    } else {

    }
    }
    ldv_37705:
    {
    __cil_tmp167 = reg_offset + 20744;
    __cil_tmp168 = (u32 )__cil_tmp167;
    tmp___12 = i915_read32___14(dev_priv, __cil_tmp168);
    }
    {
    __cil_tmp169 = tmp___12 & 3072U;
    if (__cil_tmp169 == 0U) {
      goto ldv_37704;
    } else {
      goto ldv_37695;
    }
    }
    ldv_37695: ;
    if (ret_____0 != 0) {
      goto timeout;
    } else {

    }
    {
    __cil_tmp170 = reg_offset + 20744;
    __cil_tmp171 = (u32 )__cil_tmp170;
    tmp___13 = i915_read32___14(dev_priv, __cil_tmp171);
    }
    {
    __cil_tmp172 = tmp___13 & 1024U;
    if (__cil_tmp172 != 0U) {
      goto clear_err;
    } else {

    }
    }
    loop___0 = 0U;
    val___0 = loop___0;
    ldv_37707:
    tmp___14 = buf;
    buf = buf + 1;
    __cil_tmp173 = loop___0 * 8U;
    __cil_tmp174 = (int )__cil_tmp173;
    __cil_tmp175 = *tmp___14;
    __cil_tmp176 = (int )__cil_tmp175;
    __cil_tmp177 = __cil_tmp176 << __cil_tmp174;
    __cil_tmp178 = (u32 )__cil_tmp177;
    val___0 = __cil_tmp178 | val___0;
    __cil_tmp179 = (int )len;
    __cil_tmp180 = __cil_tmp179 - 1;
    len = (u16 )__cil_tmp180;
    {
    __cil_tmp181 = (unsigned int )len;
    if (__cil_tmp181 != 0U) {
      loop___0 = loop___0 + 1U;
      if (loop___0 <= 3U) {
        goto ldv_37707;
      } else {
        goto ldv_37708;
      }
    } else {
      goto ldv_37708;
    }
    }
    ldv_37708:
    {
    __cil_tmp182 = reg_offset + 20748;
    __cil_tmp183 = (u32 )__cil_tmp182;
    i915_write32___12(dev_priv, __cil_tmp183, val___0);
    __cil_tmp184 = reg_offset + 20744;
    __cil_tmp185 = (unsigned long )__cil_tmp184;
    __cil_tmp186 = dev_priv->regs;
    __cil_tmp187 = (void const volatile *)__cil_tmp186;
    __cil_tmp188 = __cil_tmp187 + __cil_tmp185;
    readl(__cil_tmp188);
    }
    ldv_37710: ;
    {
    __cil_tmp189 = (unsigned int )len;
    if (__cil_tmp189 != 0U) {
      goto ldv_37709;
    } else {
      goto ldv_37711;
    }
    }
    ldv_37711: ;
  }
  }
  {
  __cil_tmp190 = i + 1;
  if (__cil_tmp190 < num) {
    {
    __cil_tmp191 = (unsigned int const )50U;
    __cil_tmp192 = (unsigned int )__cil_tmp191;
    tmp___15 = msecs_to_jiffies(__cil_tmp192);
    __cil_tmp193 = (unsigned long )jiffies;
    timeout_____1 = tmp___15 + __cil_tmp193;
    ret_____1 = 0;
    }
    goto ldv_37730;
    ldv_37729: ;
    {
    __cil_tmp194 = (long )jiffies;
    __cil_tmp195 = (long )timeout_____1;
    __cil_tmp196 = __cil_tmp195 - __cil_tmp194;
    if (__cil_tmp196 < 0L) {
      ret_____1 = -110;
      goto ldv_37720;
    } else {

    }
    }
    {
    tmp___16 = current_thread_info();
    }
    {
    __cil_tmp197 = tmp___16->preempt_count;
    __cil_tmp198 = __cil_tmp197 & -268435457;
    if (__cil_tmp198 == 0) {
      if (1) {
        goto case_4___1;
      } else {
        goto switch_default___1;
        if (0) {
          __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret_____1): "m" (cpu_number));
          goto ldv_37723;
          __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret_____1): "m" (cpu_number));
          goto ldv_37723;
          case_4___1:
          __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret_____1): "m" (cpu_number));
          goto ldv_37723;
          __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret_____1): "m" (cpu_number));
          goto ldv_37723;
          switch_default___1:
          {
          __bad_percpu_size();
          }
        } else {

        }
      }
      ldv_37723:
      {
      __cil_tmp199 = (atomic_t const *)(& kgdb_active);
      tmp___17 = atomic_read(__cil_tmp199);
      }
      if (pfo_ret_____1 != tmp___17) {
        {
        msleep(1U);
        }
      } else {

      }
    } else {

    }
    }
    ldv_37730:
    {
    __cil_tmp200 = reg_offset + 20744;
    __cil_tmp201 = (u32 )__cil_tmp200;
    tmp___18 = i915_read32___14(dev_priv, __cil_tmp201);
    }
    {
    __cil_tmp202 = tmp___18 & 17408U;
    if (__cil_tmp202 == 0U) {
      goto ldv_37729;
    } else {
      goto ldv_37720;
    }
    }
    ldv_37720: ;
    if (ret_____1 != 0) {
      goto timeout;
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp203 = reg_offset + 20744;
  __cil_tmp204 = (u32 )__cil_tmp203;
  tmp___19 = i915_read32___14(dev_priv, __cil_tmp204);
  }
  {
  __cil_tmp205 = tmp___19 & 1024U;
  if (__cil_tmp205 != 0U) {
    goto clear_err;
  } else {

  }
  }
  i = i + 1;
  ldv_37733: ;
  if (i < num) {
    goto ldv_37732;
  } else {
    goto ldv_37734;
  }
  ldv_37734: ;
  goto done;
  clear_err:
  {
  __cil_tmp206 = reg_offset + 20740;
  __cil_tmp207 = (u32 )__cil_tmp206;
  i915_write32___12(dev_priv, __cil_tmp207, 2147483648U);
  __cil_tmp208 = reg_offset + 20740;
  __cil_tmp209 = (u32 )__cil_tmp208;
  i915_write32___12(dev_priv, __cil_tmp209, 0U);
  }
  done:
  {
  __cil_tmp210 = reg_offset + 20736;
  __cil_tmp211 = (u32 )__cil_tmp210;
  i915_write32___12(dev_priv, __cil_tmp211, 0U);
  }
  return (i);
  timeout:
  {
  __cil_tmp212 = bus->reg0;
  __cil_tmp213 = __cil_tmp212 & 255U;
  __cil_tmp214 = & bus->adapter.name;
  __cil_tmp215 = (char *)__cil_tmp214;
  printk("<6>[drm] GMBUS timed out, falling back to bit banging on pin %d [%s]\n",
         __cil_tmp213, __cil_tmp215);
  __cil_tmp216 = reg_offset + 20736;
  __cil_tmp217 = (u32 )__cil_tmp216;
  i915_write32___12(dev_priv, __cil_tmp217, 0U);
  __cil_tmp218 = bus->reg0;
  __cil_tmp219 = __cil_tmp218 & 255U;
  bus->force_bit = intel_gpio_create(dev_priv, __cil_tmp219);
  }
  {
  __cil_tmp220 = (struct i2c_adapter *)0;
  __cil_tmp221 = (unsigned long )__cil_tmp220;
  __cil_tmp222 = bus->force_bit;
  __cil_tmp223 = (unsigned long )__cil_tmp222;
  if (__cil_tmp223 == __cil_tmp221) {
    return (-12);
  } else {

  }
  }
  {
  __cil_tmp224 = bus->force_bit;
  tmp___20 = intel_i2c_quirk_xfer(dev_priv, __cil_tmp224, msgs, num);
  }
  return (tmp___20);
}
}
static u32 gmbus_func(struct i2c_adapter *adapter )
{ struct intel_gmbus *bus ;
  struct i2c_adapter const *__mptr ;
  struct i2c_adapter *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  struct i2c_adapter *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct i2c_adapter *__cil_tmp8 ;
  struct i2c_algorithm const *__cil_tmp9 ;
  u32 (*__cil_tmp10)(struct i2c_adapter * ) ;
  struct i2c_adapter *__cil_tmp11 ;

  {
  __mptr = (struct i2c_adapter const *)adapter;
  bus = (struct intel_gmbus *)__mptr;
  {
  __cil_tmp4 = (struct i2c_adapter *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = bus->force_bit;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  if (__cil_tmp7 != __cil_tmp5) {
    {
    __cil_tmp8 = bus->force_bit;
    __cil_tmp9 = __cil_tmp8->algo;
    __cil_tmp10 = __cil_tmp9->functionality;
    __cil_tmp11 = bus->force_bit;
    (*__cil_tmp10)(__cil_tmp11);
    }
  } else {

  }
  }
  return (268402697U);
}
}
static struct i2c_algorithm const gmbus_algorithm = {& gmbus_xfer, (int (*)(struct i2c_adapter * , u16 , unsigned short , char ,
                           u8 , int , union i2c_smbus_data * ))0, & gmbus_func};
int intel_setup_gmbus(struct drm_device *dev )
{ char const *names[8U] ;
  struct drm_i915_private *dev_priv ;
  int ret ;
  int i ;
  void *tmp ;
  struct intel_gmbus *bus ;
  struct intel_gmbus *bus___0 ;
  void *__cil_tmp9 ;
  struct intel_gmbus *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct intel_gmbus *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct intel_gmbus *__cil_tmp15 ;
  char (*__cil_tmp16)[48U] ;
  char *__cil_tmp17 ;
  struct pci_dev *__cil_tmp18 ;
  struct i2c_adapter *__cil_tmp19 ;
  u32 __cil_tmp20 ;
  struct drm_device *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  struct intel_gmbus *__cil_tmp23 ;
  struct i2c_adapter *__cil_tmp24 ;
  struct intel_gmbus *__cil_tmp25 ;
  void const *__cil_tmp26 ;

  {
  {
  names[0] = "disabled";
  names[1] = "ssc";
  names[2] = "vga";
  names[3] = "panel";
  names[4] = "dpc";
  names[5] = "dpb";
  names[6] = "reserved";
  names[7] = "dpd";
  __cil_tmp9 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  tmp = kcalloc(1656UL, 8UL, 208U);
  dev_priv->gmbus = (struct intel_gmbus *)tmp;
  }
  {
  __cil_tmp10 = (struct intel_gmbus *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = dev_priv->gmbus;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  if (__cil_tmp13 == __cil_tmp11) {
    return (-12);
  } else {

  }
  }
  i = 0;
  goto ldv_37753;
  ldv_37752:
  {
  __cil_tmp14 = (unsigned long )i;
  __cil_tmp15 = dev_priv->gmbus;
  bus = __cil_tmp15 + __cil_tmp14;
  bus->adapter.owner = & __this_module;
  bus->adapter.class = 8U;
  __cil_tmp16 = & bus->adapter.name;
  __cil_tmp17 = (char *)__cil_tmp16;
  snprintf(__cil_tmp17, 48UL, "i915 gmbus %s", names[i]);
  __cil_tmp18 = dev->pdev;
  bus->adapter.dev.parent = & __cil_tmp18->dev;
  bus->adapter.algo_data = (void *)dev_priv;
  bus->adapter.algo = & gmbus_algorithm;
  __cil_tmp19 = & bus->adapter;
  ret = i2c_add_adapter(__cil_tmp19);
  }
  if (ret != 0) {
    goto err;
  } else {

  }
  {
  bus->reg0 = (u32 )i;
  __cil_tmp20 = (u32 )i;
  bus->force_bit = intel_gpio_create(dev_priv, __cil_tmp20);
  i = i + 1;
  }
  ldv_37753: ;
  if (i <= 7) {
    goto ldv_37752;
  } else {
    goto ldv_37754;
  }
  ldv_37754:
  {
  __cil_tmp21 = dev_priv->dev;
  intel_i2c_reset(__cil_tmp21);
  }
  return (0);
  err: ;
  goto ldv_37757;
  ldv_37756:
  {
  __cil_tmp22 = (unsigned long )i;
  __cil_tmp23 = dev_priv->gmbus;
  bus___0 = __cil_tmp23 + __cil_tmp22;
  __cil_tmp24 = & bus___0->adapter;
  i2c_del_adapter(__cil_tmp24);
  }
  ldv_37757:
  i = i - 1;
  if (i != 0) {
    goto ldv_37756;
  } else {
    goto ldv_37758;
  }
  ldv_37758:
  {
  __cil_tmp25 = dev_priv->gmbus;
  __cil_tmp26 = (void const *)__cil_tmp25;
  kfree(__cil_tmp26);
  dev_priv->gmbus = (struct intel_gmbus *)0;
  }
  return (ret);
}
}
void intel_gmbus_set_speed(struct i2c_adapter *adapter , int speed )
{ struct intel_gmbus *bus ;
  struct intel_gmbus *tmp ;
  int __cil_tmp5 ;
  u32 __cil_tmp6 ;
  u32 __cil_tmp7 ;
  unsigned int __cil_tmp8 ;

  {
  {
  tmp = to_intel_gmbus(adapter);
  bus = tmp;
  __cil_tmp5 = speed << 8;
  __cil_tmp6 = (u32 )__cil_tmp5;
  __cil_tmp7 = bus->reg0;
  __cil_tmp8 = __cil_tmp7 & 4294966527U;
  bus->reg0 = __cil_tmp8 | __cil_tmp6;
  }
  return;
}
}
void intel_gmbus_force_bit(struct i2c_adapter *adapter , bool force_bit )
{ struct intel_gmbus *bus ;
  struct intel_gmbus *tmp ;
  struct drm_i915_private *dev_priv ;
  struct i2c_adapter *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct i2c_adapter *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  void *__cil_tmp10 ;
  u32 __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  struct i2c_adapter *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct i2c_adapter *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct i2c_adapter *__cil_tmp17 ;
  struct i2c_adapter *__cil_tmp18 ;
  void const *__cil_tmp19 ;

  {
  {
  tmp = to_intel_gmbus(adapter);
  bus = tmp;
  }
  if ((int )force_bit) {
    {
    __cil_tmp6 = (struct i2c_adapter *)0;
    __cil_tmp7 = (unsigned long )__cil_tmp6;
    __cil_tmp8 = bus->force_bit;
    __cil_tmp9 = (unsigned long )__cil_tmp8;
    if (__cil_tmp9 == __cil_tmp7) {
      {
      __cil_tmp10 = adapter->algo_data;
      dev_priv = (struct drm_i915_private *)__cil_tmp10;
      __cil_tmp11 = bus->reg0;
      __cil_tmp12 = __cil_tmp11 & 255U;
      bus->force_bit = intel_gpio_create(dev_priv, __cil_tmp12);
      }
    } else {
      {
      __cil_tmp13 = (struct i2c_adapter *)0;
      __cil_tmp14 = (unsigned long )__cil_tmp13;
      __cil_tmp15 = bus->force_bit;
      __cil_tmp16 = (unsigned long )__cil_tmp15;
      if (__cil_tmp16 != __cil_tmp14) {
        {
        __cil_tmp17 = bus->force_bit;
        i2c_del_adapter(__cil_tmp17);
        __cil_tmp18 = bus->force_bit;
        __cil_tmp19 = (void const *)__cil_tmp18;
        kfree(__cil_tmp19);
        bus->force_bit = (struct i2c_adapter *)0;
        }
      } else {

      }
      }
    }
    }
  } else {

  }
  return;
}
}
void intel_teardown_gmbus(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  int i ;
  struct intel_gmbus *bus ;
  void *__cil_tmp5 ;
  struct intel_gmbus *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct intel_gmbus *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct intel_gmbus *__cil_tmp11 ;
  struct i2c_adapter *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct i2c_adapter *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct i2c_adapter *__cil_tmp16 ;
  struct i2c_adapter *__cil_tmp17 ;
  void const *__cil_tmp18 ;
  struct i2c_adapter *__cil_tmp19 ;
  struct intel_gmbus *__cil_tmp20 ;
  void const *__cil_tmp21 ;

  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  {
  __cil_tmp6 = (struct intel_gmbus *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = dev_priv->gmbus;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  if (__cil_tmp9 == __cil_tmp7) {
    return;
  } else {

  }
  }
  i = 0;
  goto ldv_37777;
  ldv_37776:
  __cil_tmp10 = (unsigned long )i;
  __cil_tmp11 = dev_priv->gmbus;
  bus = __cil_tmp11 + __cil_tmp10;
  {
  __cil_tmp12 = (struct i2c_adapter *)0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = bus->force_bit;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  if (__cil_tmp15 != __cil_tmp13) {
    {
    __cil_tmp16 = bus->force_bit;
    i2c_del_adapter(__cil_tmp16);
    __cil_tmp17 = bus->force_bit;
    __cil_tmp18 = (void const *)__cil_tmp17;
    kfree(__cil_tmp18);
    }
  } else {

  }
  }
  {
  __cil_tmp19 = & bus->adapter;
  i2c_del_adapter(__cil_tmp19);
  i = i + 1;
  }
  ldv_37777: ;
  if (i <= 7) {
    goto ldv_37776;
  } else {
    goto ldv_37778;
  }
  ldv_37778:
  {
  __cil_tmp20 = dev_priv->gmbus;
  __cil_tmp21 = (void const *)__cil_tmp20;
  kfree(__cil_tmp21);
  dev_priv->gmbus = (struct intel_gmbus *)0;
  }
  return;
}
}
extern char *strcpy(char * , char const * ) ;
__inline static struct apertures_struct *alloc_apertures(unsigned int max_num )
{ struct apertures_struct *a ;
  void *tmp ;
  unsigned long __cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  struct apertures_struct *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;

  {
  {
  __cil_tmp4 = (unsigned long )max_num;
  __cil_tmp5 = __cil_tmp4 * 16UL;
  __cil_tmp6 = __cil_tmp5 + 8UL;
  tmp = kzalloc(__cil_tmp6, 208U);
  a = (struct apertures_struct *)tmp;
  }
  {
  __cil_tmp7 = (struct apertures_struct *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = (unsigned long )a;
  if (__cil_tmp9 == __cil_tmp8) {
    return ((struct apertures_struct *)0);
  } else {

  }
  }
  a->count = max_num;
  return (a);
}
}
extern void cfb_fillrect(struct fb_info * , struct fb_fillrect const * ) ;
extern void cfb_copyarea(struct fb_info * , struct fb_copyarea const * ) ;
extern void cfb_imageblit(struct fb_info * , struct fb_image const * ) ;
extern int unregister_framebuffer(struct fb_info * ) ;
extern struct fb_info *framebuffer_alloc(size_t , struct device * ) ;
extern void framebuffer_release(struct fb_info * ) ;
extern int fb_alloc_cmap(struct fb_cmap * , int , int ) ;
extern void fb_dealloc_cmap(struct fb_cmap * ) ;
extern void vga_switcheroo_client_fb_set(struct pci_dev * , struct fb_info * ) ;
extern int drm_fb_helper_init(struct drm_device * , struct drm_fb_helper * , int ,
                              int ) ;
extern void drm_fb_helper_fini(struct drm_fb_helper * ) ;
extern int drm_fb_helper_blank(int , struct fb_info * ) ;
extern int drm_fb_helper_pan_display(struct fb_var_screeninfo * , struct fb_info * ) ;
extern int drm_fb_helper_set_par(struct fb_info * ) ;
extern int drm_fb_helper_check_var(struct fb_var_screeninfo * , struct fb_info * ) ;
extern bool drm_fb_helper_restore_fbdev_mode(struct drm_fb_helper * ) ;
extern void drm_fb_helper_fill_var(struct fb_info * , struct drm_fb_helper * , uint32_t ,
                                   uint32_t ) ;
extern void drm_fb_helper_fill_fix(struct fb_info * , uint32_t , uint32_t ) ;
extern int drm_fb_helper_setcmap(struct fb_cmap * , struct fb_info * ) ;
extern int drm_fb_helper_hotplug_event(struct drm_fb_helper * ) ;
extern bool drm_fb_helper_initial_config(struct drm_fb_helper * , int ) ;
extern int drm_fb_helper_single_add_all_connectors(struct drm_fb_helper * ) ;
extern int drm_fb_helper_debug_enter(struct fb_info * ) ;
extern int drm_fb_helper_debug_leave(struct fb_info * ) ;
static struct fb_ops intelfb_ops =
     {& __this_module, (int (*)(struct fb_info * , int ))0, (int (*)(struct fb_info * ,
                                                                    int ))0, (ssize_t (*)(struct fb_info * ,
                                                                                           char * ,
                                                                                           size_t ,
                                                                                           loff_t * ))0,
    (ssize_t (*)(struct fb_info * , char const * , size_t , loff_t * ))0, & drm_fb_helper_check_var,
    & drm_fb_helper_set_par, (int (*)(unsigned int , unsigned int , unsigned int ,
                                      unsigned int , unsigned int , struct fb_info * ))0,
    & drm_fb_helper_setcmap, & drm_fb_helper_blank, & drm_fb_helper_pan_display, & cfb_fillrect,
    & cfb_copyarea, & cfb_imageblit, (int (*)(struct fb_info * , struct fb_cursor * ))0,
    (void (*)(struct fb_info * , int ))0, (int (*)(struct fb_info * ))0, (int (*)(struct fb_info * ,
                                                                                   unsigned int ,
                                                                                   unsigned long ))0,
    (int (*)(struct fb_info * , unsigned int , unsigned long ))0, (int (*)(struct fb_info * ,
                                                                             struct vm_area_struct * ))0,
    (void (*)(struct fb_info * , struct fb_blit_caps * , struct fb_var_screeninfo * ))0,
    (void (*)(struct fb_info * ))0, & drm_fb_helper_debug_enter, & drm_fb_helper_debug_leave};
static int intelfb_create(struct intel_fbdev *ifbdev , struct drm_fb_helper_surface_size *sizes )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct fb_info *info ;
  struct drm_framebuffer *fb ;
  struct drm_mode_fb_cmd mode_cmd ;
  struct drm_i915_gem_object *obj ;
  struct device *device ;
  int size ;
  int ret ;
  void *tmp ;
  void *__cil_tmp13 ;
  struct pci_dev *__cil_tmp14 ;
  u32 __cil_tmp15 ;
  __u32 __cil_tmp16 ;
  __u32 __cil_tmp17 ;
  __u32 __cil_tmp18 ;
  __u32 __cil_tmp19 ;
  __u32 __cil_tmp20 ;
  int __cil_tmp21 ;
  size_t __cil_tmp22 ;
  struct drm_i915_gem_object *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct mutex *__cil_tmp26 ;
  struct intel_ring_buffer *__cil_tmp27 ;
  struct fb_info *__cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  struct intel_framebuffer *__cil_tmp31 ;
  char (*__cil_tmp32)[16U] ;
  char *__cil_tmp33 ;
  struct fb_cmap *__cil_tmp34 ;
  struct apertures_struct *__cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  struct apertures_struct *__cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  struct apertures_struct *__cil_tmp39 ;
  struct apertures_struct *__cil_tmp40 ;
  struct intel_gtt const *__cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  uint32_t __cil_tmp44 ;
  resource_size_t __cil_tmp45 ;
  resource_size_t __cil_tmp46 ;
  resource_size_t __cil_tmp47 ;
  uint32_t __cil_tmp48 ;
  unsigned long __cil_tmp49 ;
  struct drm_agp_head *__cil_tmp50 ;
  unsigned long __cil_tmp51 ;
  unsigned long __cil_tmp52 ;
  resource_size_t __cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  char *__cil_tmp55 ;
  unsigned long __cil_tmp56 ;
  char *__cil_tmp57 ;
  unsigned long __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  struct drm_fb_helper *__cil_tmp61 ;
  u32 __cil_tmp62 ;
  u32 __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  uint32_t __cil_tmp66 ;
  struct mutex *__cil_tmp67 ;
  struct pci_dev *__cil_tmp68 ;
  struct drm_gem_object *__cil_tmp69 ;
  struct mutex *__cil_tmp70 ;

  {
  dev = ifbdev->helper.dev;
  __cil_tmp13 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp13;
  __cil_tmp14 = dev->pdev;
  device = & __cil_tmp14->dev;
  {
  __cil_tmp15 = sizes->surface_bpp;
  if (__cil_tmp15 == 24U) {
    sizes->surface_bpp = 32U;
  } else {

  }
  }
  {
  mode_cmd.width = sizes->surface_width;
  mode_cmd.height = sizes->surface_height;
  mode_cmd.bpp = sizes->surface_bpp;
  __cil_tmp16 = mode_cmd.bpp + 7U;
  __cil_tmp17 = __cil_tmp16 / 8U;
  __cil_tmp18 = mode_cmd.width * __cil_tmp17;
  __cil_tmp19 = __cil_tmp18 + 63U;
  mode_cmd.pitch = __cil_tmp19 & 4294967232U;
  mode_cmd.depth = sizes->surface_depth;
  __cil_tmp20 = mode_cmd.pitch * mode_cmd.height;
  size = (int )__cil_tmp20;
  __cil_tmp21 = size + 4095;
  size = __cil_tmp21 & -4096;
  __cil_tmp22 = (size_t )size;
  obj = i915_gem_alloc_object(dev, __cil_tmp22);
  }
  {
  __cil_tmp23 = (struct drm_i915_gem_object *)0;
  __cil_tmp24 = (unsigned long )__cil_tmp23;
  __cil_tmp25 = (unsigned long )obj;
  if (__cil_tmp25 == __cil_tmp24) {
    {
    drm_err("intelfb_create", "failed to allocate framebuffer\n");
    ret = -12;
    }
    goto out;
  } else {

  }
  }
  {
  __cil_tmp26 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp26, 0U);
  __cil_tmp27 = (struct intel_ring_buffer *)0;
  ret = intel_pin_and_fence_fb_obj(dev, obj, __cil_tmp27);
  }
  if (ret != 0) {
    {
    drm_err("intelfb_create", "failed to pin fb: %d\n", ret);
    }
    goto out_unref;
  } else {

  }
  {
  info = framebuffer_alloc(0UL, device);
  }
  {
  __cil_tmp28 = (struct fb_info *)0;
  __cil_tmp29 = (unsigned long )__cil_tmp28;
  __cil_tmp30 = (unsigned long )info;
  if (__cil_tmp30 == __cil_tmp29) {
    ret = -12;
    goto out_unpin;
  } else {

  }
  }
  {
  info->par = (void *)ifbdev;
  __cil_tmp31 = & ifbdev->ifb;
  ret = intel_framebuffer_init(dev, __cil_tmp31, & mode_cmd, obj);
  }
  if (ret != 0) {
    goto out_unpin;
  } else {

  }
  {
  fb = & ifbdev->ifb.base;
  ifbdev->helper.fb = fb;
  ifbdev->helper.fbdev = info;
  __cil_tmp32 = & info->fix.id;
  __cil_tmp33 = (char *)__cil_tmp32;
  strcpy(__cil_tmp33, "inteldrmfb");
  info->flags = 2097153;
  info->fbops = & intelfb_ops;
  __cil_tmp34 = & info->cmap;
  ret = fb_alloc_cmap(__cil_tmp34, 256, 0);
  }
  if (ret != 0) {
    ret = -12;
    goto out_unpin;
  } else {

  }
  {
  info->apertures = alloc_apertures(1U);
  }
  {
  __cil_tmp35 = (struct apertures_struct *)0;
  __cil_tmp36 = (unsigned long )__cil_tmp35;
  __cil_tmp37 = info->apertures;
  __cil_tmp38 = (unsigned long )__cil_tmp37;
  if (__cil_tmp38 == __cil_tmp36) {
    ret = -12;
    goto out_unpin;
  } else {

  }
  }
  {
  __cil_tmp39 = info->apertures;
  __cil_tmp39->ranges[0].base = dev->mode_config.fb_base;
  __cil_tmp40 = info->apertures;
  __cil_tmp41 = dev_priv->mm.gtt;
  __cil_tmp42 = __cil_tmp41->gtt_mappable_entries;
  __cil_tmp43 = __cil_tmp42 << 12;
  __cil_tmp40->ranges[0].size = (resource_size_t )__cil_tmp43;
  __cil_tmp44 = obj->gtt_offset;
  __cil_tmp45 = (resource_size_t )__cil_tmp44;
  __cil_tmp46 = dev->mode_config.fb_base;
  __cil_tmp47 = __cil_tmp46 + __cil_tmp45;
  info->fix.smem_start = (unsigned long )__cil_tmp47;
  info->fix.smem_len = (__u32 )size;
  __cil_tmp48 = obj->gtt_offset;
  __cil_tmp49 = (unsigned long )__cil_tmp48;
  __cil_tmp50 = dev->agp;
  __cil_tmp51 = __cil_tmp50->base;
  __cil_tmp52 = __cil_tmp51 + __cil_tmp49;
  __cil_tmp53 = (resource_size_t )__cil_tmp52;
  __cil_tmp54 = (unsigned long )size;
  tmp = ioremap_wc(__cil_tmp53, __cil_tmp54);
  info->screen_base = (char *)tmp;
  }
  {
  __cil_tmp55 = (char *)0;
  __cil_tmp56 = (unsigned long )__cil_tmp55;
  __cil_tmp57 = info->screen_base;
  __cil_tmp58 = (unsigned long )__cil_tmp57;
  if (__cil_tmp58 == __cil_tmp56) {
    ret = -28;
    goto out_unpin;
  } else {

  }
  }
  {
  info->screen_size = (unsigned long )size;
  __cil_tmp59 = fb->pitch;
  __cil_tmp60 = fb->depth;
  drm_fb_helper_fill_fix(info, __cil_tmp59, __cil_tmp60);
  __cil_tmp61 = & ifbdev->helper;
  __cil_tmp62 = sizes->fb_width;
  __cil_tmp63 = sizes->fb_height;
  drm_fb_helper_fill_var(info, __cil_tmp61, __cil_tmp62, __cil_tmp63);
  info->pixmap.size = 65536U;
  info->pixmap.buf_align = 8U;
  info->pixmap.access_align = 32U;
  info->pixmap.flags = 2U;
  info->pixmap.scan_align = 1U;
  __cil_tmp64 = fb->width;
  __cil_tmp65 = fb->height;
  __cil_tmp66 = obj->gtt_offset;
  drm_ut_debug_printk(4U, "drm", "intelfb_create", "allocated %dx%d fb: 0x%08x, bo %p\n",
                      __cil_tmp64, __cil_tmp65, __cil_tmp66, obj);
  __cil_tmp67 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp67);
  __cil_tmp68 = dev->pdev;
  vga_switcheroo_client_fb_set(__cil_tmp68, info);
  }
  return (0);
  out_unpin:
  {
  i915_gem_object_unpin(obj);
  }
  out_unref:
  {
  __cil_tmp69 = & obj->base;
  drm_gem_object_unreference(__cil_tmp69);
  __cil_tmp70 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp70);
  }
  out: ;
  return (ret);
}
}
static int intel_fb_find_or_create_single(struct drm_fb_helper *helper , struct drm_fb_helper_surface_size *sizes )
{ struct intel_fbdev *ifbdev ;
  int new_fb ;
  int ret ;
  struct drm_framebuffer *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct drm_framebuffer *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;

  {
  ifbdev = (struct intel_fbdev *)helper;
  new_fb = 0;
  {
  __cil_tmp6 = (struct drm_framebuffer *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = helper->fb;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  if (__cil_tmp9 == __cil_tmp7) {
    {
    ret = intelfb_create(ifbdev, sizes);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
    new_fb = 1;
  } else {

  }
  }
  return (new_fb);
}
}
static struct drm_fb_helper_funcs intel_fb_helper_funcs = {& intel_crtc_fb_gamma_set, & intel_crtc_fb_gamma_get, & intel_fb_find_or_create_single};
static void intel_fbdev_destroy(struct drm_device *dev , struct intel_fbdev *ifbdev )
{ struct fb_info *info ;
  struct intel_framebuffer *ifb ;
  struct fb_info *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  struct fb_info *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  char *__cil_tmp9 ;
  void volatile *__cil_tmp10 ;
  __u32 __cil_tmp11 ;
  struct fb_cmap *__cil_tmp12 ;
  struct drm_fb_helper *__cil_tmp13 ;
  struct drm_framebuffer *__cil_tmp14 ;
  struct drm_i915_gem_object *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct drm_i915_gem_object *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  struct drm_i915_gem_object *__cil_tmp19 ;
  struct drm_gem_object *__cil_tmp20 ;

  {
  ifb = & ifbdev->ifb;
  {
  __cil_tmp5 = (struct fb_info *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = ifbdev->helper.fbdev;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  if (__cil_tmp8 != __cil_tmp6) {
    {
    info = ifbdev->helper.fbdev;
    unregister_framebuffer(info);
    __cil_tmp9 = info->screen_base;
    __cil_tmp10 = (void volatile *)__cil_tmp9;
    iounmap(__cil_tmp10);
    }
    {
    __cil_tmp11 = info->cmap.len;
    if (__cil_tmp11 != 0U) {
      {
      __cil_tmp12 = & info->cmap;
      fb_dealloc_cmap(__cil_tmp12);
      }
    } else {

    }
    }
    {
    framebuffer_release(info);
    }
  } else {

  }
  }
  {
  __cil_tmp13 = & ifbdev->helper;
  drm_fb_helper_fini(__cil_tmp13);
  __cil_tmp14 = & ifb->base;
  drm_framebuffer_cleanup(__cil_tmp14);
  }
  {
  __cil_tmp15 = (struct drm_i915_gem_object *)0;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  __cil_tmp17 = ifb->obj;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  if (__cil_tmp18 != __cil_tmp16) {
    {
    __cil_tmp19 = ifb->obj;
    __cil_tmp20 = & __cil_tmp19->base;
    drm_gem_object_unreference_unlocked(__cil_tmp20);
    ifb->obj = (struct drm_i915_gem_object *)0;
    }
  } else {

  }
  }
  return;
}
}
int intel_fbdev_init(struct drm_device *dev )
{ struct intel_fbdev *ifbdev ;
  drm_i915_private_t *dev_priv ;
  int ret ;
  void *tmp ;
  void *__cil_tmp6 ;
  struct intel_fbdev *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  struct drm_fb_helper *__cil_tmp10 ;
  int __cil_tmp11 ;
  void const *__cil_tmp12 ;
  struct drm_fb_helper *__cil_tmp13 ;
  struct drm_fb_helper *__cil_tmp14 ;

  {
  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp6;
  tmp = kzalloc(304UL, 208U);
  ifbdev = (struct intel_fbdev *)tmp;
  }
  {
  __cil_tmp7 = (struct intel_fbdev *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = (unsigned long )ifbdev;
  if (__cil_tmp9 == __cil_tmp8) {
    return (-12);
  } else {

  }
  }
  {
  dev_priv->fbdev = ifbdev;
  ifbdev->helper.funcs = & intel_fb_helper_funcs;
  __cil_tmp10 = & ifbdev->helper;
  __cil_tmp11 = dev_priv->num_pipe;
  ret = drm_fb_helper_init(dev, __cil_tmp10, __cil_tmp11, 4);
  }
  if (ret != 0) {
    {
    __cil_tmp12 = (void const *)ifbdev;
    kfree(__cil_tmp12);
    }
    return (ret);
  } else {

  }
  {
  __cil_tmp13 = & ifbdev->helper;
  drm_fb_helper_single_add_all_connectors(__cil_tmp13);
  __cil_tmp14 = & ifbdev->helper;
  drm_fb_helper_initial_config(__cil_tmp14, 32);
  }
  return (0);
}
}
void intel_fbdev_fini(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  void *__cil_tmp3 ;
  struct intel_fbdev *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  struct intel_fbdev *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct intel_fbdev *__cil_tmp8 ;
  struct intel_fbdev *__cil_tmp9 ;
  void const *__cil_tmp10 ;

  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp3;
  {
  __cil_tmp4 = (struct intel_fbdev *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = dev_priv->fbdev;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  if (__cil_tmp7 == __cil_tmp5) {
    return;
  } else {

  }
  }
  {
  __cil_tmp8 = dev_priv->fbdev;
  intel_fbdev_destroy(dev, __cil_tmp8);
  __cil_tmp9 = dev_priv->fbdev;
  __cil_tmp10 = (void const *)__cil_tmp9;
  kfree(__cil_tmp10);
  dev_priv->fbdev = (struct intel_fbdev *)0;
  }
  return;
}
}
void intel_fb_output_poll_changed(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  void *__cil_tmp3 ;
  struct intel_fbdev *__cil_tmp4 ;
  struct drm_fb_helper *__cil_tmp5 ;

  {
  {
  __cil_tmp3 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp3;
  __cil_tmp4 = dev_priv->fbdev;
  __cil_tmp5 = & __cil_tmp4->helper;
  drm_fb_helper_hotplug_event(__cil_tmp5);
  }
  return;
}
}
void intel_fb_restore_mode(struct drm_device *dev )
{ int ret ;
  drm_i915_private_t *dev_priv ;
  bool tmp ;
  void *__cil_tmp5 ;
  struct intel_fbdev *__cil_tmp6 ;
  struct drm_fb_helper *__cil_tmp7 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  __cil_tmp6 = dev_priv->fbdev;
  __cil_tmp7 = & __cil_tmp6->helper;
  tmp = drm_fb_helper_restore_fbdev_mode(__cil_tmp7);
  ret = (int )tmp;
  }
  if (ret != 0) {
    {
    drm_ut_debug_printk(1U, "drm", "intel_fb_restore_mode", "failed to restore crtc mode\n");
    }
  } else {

  }
  return;
}
}
extern int strcmp(char const * , char const * ) ;
extern struct drm_display_mode *drm_mode_create(struct drm_device * ) ;
extern int drm_mode_vrefresh(struct drm_display_mode const * ) ;
extern int drm_mode_create_tv_properties(struct drm_device * , int , char ** ) ;
static u32 const filter_table[206U] =
  { (u32 const )2973773824U, (u32 const )773862656U, (u32 const )889204256U, (u32 const )805351744U,
        (u32 const )899723616U, (u32 const )767569536U, (u32 const )2973774976U, (u32 const )2975870976U,
        (u32 const )782251584U, (u32 const )872426880U, (u32 const )805351712U, (u32 const )920695136U,
        (u32 const )757083888U, (u32 const )2971677568U, (u32 const )2975870976U, (u32 const )791689088U,
        (u32 const )855649472U, (u32 const )805351680U, (u32 const )941666656U, (u32 const )746598224U,
        (u32 const )2969580192U, (u32 const )2975870976U, (u32 const )797980864U, (u32 const )840969248U,
        (u32 const )805351648U, (u32 const )964735328U, (u32 const )734015424U, (u32 const )2967482816U,
        (u32 const )2975870976U, (u32 const )804272672U, (u32 const )828386144U, (u32 const )2954932416U,
        (u32 const )987804000U, (u32 const )721426448U, (u32 const )2965385504U, (u32 const )2973806624U,
        (u32 const )405289888U, (u32 const )817900160U, (u32 const )2954932384U, (u32 const )1012969792U,
        (u32 const )706746424U, (u32 const )2963288192U, (u32 const )2971709472U, (u32 const )406338848U,
        (u32 const )809511360U, (u32 const )2957029504U, (u32 const )1038135552U, (u32 const )694163528U,
        (u32 const )2961190912U, (u32 const )2969612352U, (u32 const )407387840U, (u32 const )2956994816U,
        (u32 const )2957029472U, (u32 const )1065398464U, (u32 const )679483480U, (u32 const )2959126656U,
        (u32 const )2963320928U, (u32 const )408954912U, (u32 const )2963286048U, (u32 const )45152U,
        (u32 const )2973773824U, (u32 const )773862656U, (u32 const )889204256U, (u32 const )805351744U,
        (u32 const )899723616U, (u32 const )767569536U, (u32 const )2973774976U, (u32 const )2975870976U,
        (u32 const )782251584U, (u32 const )872426880U, (u32 const )805351712U, (u32 const )920695136U,
        (u32 const )757083888U, (u32 const )2971677568U, (u32 const )2975870976U, (u32 const )791689088U,
        (u32 const )855649472U, (u32 const )805351680U, (u32 const )941666656U, (u32 const )746598224U,
        (u32 const )2969580192U, (u32 const )2975870976U, (u32 const )797980864U, (u32 const )840969248U,
        (u32 const )805351648U, (u32 const )964735328U, (u32 const )734015424U, (u32 const )2967482816U,
        (u32 const )2975870976U, (u32 const )804272672U, (u32 const )828386144U, (u32 const )2954932416U,
        (u32 const )987804000U, (u32 const )721426448U, (u32 const )2965385504U, (u32 const )2973806624U,
        (u32 const )405289888U, (u32 const )817900160U, (u32 const )2954932384U, (u32 const )1012969792U,
        (u32 const )706746424U, (u32 const )2963288192U, (u32 const )2971709472U, (u32 const )406338848U,
        (u32 const )809511360U, (u32 const )2957029504U, (u32 const )1038135552U, (u32 const )694163528U,
        (u32 const )2961190912U, (u32 const )2969612352U, (u32 const )407387840U, (u32 const )2956994816U,
        (u32 const )2957029472U, (u32 const )1065398464U, (u32 const )679483480U, (u32 const )2959126656U,
        (u32 const )2963320928U, (u32 const )408954912U, (u32 const )2963286048U, (u32 const )45152U,
        (u32 const )910176256U, (u32 const )754986176U, (u32 const )805320256U, (u32 const )754988736U,
        (u32 const )901786816U, (u32 const )926953472U, (u32 const )746597696U, (u32 const )805320000U,
        (u32 const )763377600U, (u32 const )885009472U, (u32 const )943730688U, (u32 const )734014976U,
        (u32 const )805319744U, (u32 const )773863616U, (u32 const )872426368U, (u32 const )964702208U,
        (u32 const )725626432U, (u32 const )805319552U, (u32 const )778058240U, (u32 const )859843328U,
        (u32 const )981479488U, (u32 const )713043616U, (u32 const )809513728U, (u32 const )784350016U,
        (u32 const )847260224U, (u32 const )1006645312U, (u32 const )704655040U, (u32 const )813707840U,
        (u32 const )784350336U, (u32 const )838871488U, (u32 const )1027616896U, (u32 const )692072192U,
        (u32 const )813707712U, (u32 const )790642112U, (u32 const )830482688U, (u32 const )1048588480U,
        (u32 const )679489344U, (u32 const )817901888U, (u32 const )790642496U, (u32 const )826288192U,
        (u32 const )671101184U, (u32 const )671100672U, (u32 const )12544U, (u32 const )910176256U,
        (u32 const )754986176U, (u32 const )805320256U, (u32 const )754988736U, (u32 const )901786816U,
        (u32 const )926953472U, (u32 const )746597696U, (u32 const )805320000U, (u32 const )763377600U,
        (u32 const )885009472U, (u32 const )943730688U, (u32 const )734014976U, (u32 const )805319744U,
        (u32 const )773863616U, (u32 const )872426368U, (u32 const )964702208U, (u32 const )725626432U,
        (u32 const )805319552U, (u32 const )778058240U, (u32 const )859843328U, (u32 const )981479488U,
        (u32 const )713043616U, (u32 const )809513728U, (u32 const )784350016U, (u32 const )847260224U,
        (u32 const )1006645312U, (u32 const )704655040U, (u32 const )813707840U, (u32 const )784350336U,
        (u32 const )838871488U, (u32 const )1027616896U, (u32 const )692072192U, (u32 const )813707712U,
        (u32 const )790642112U, (u32 const )830482688U, (u32 const )1048588480U, (u32 const )679489344U,
        (u32 const )817901888U, (u32 const )790642496U, (u32 const )826288192U, (u32 const )671101184U,
        (u32 const )671100672U, (u32 const )12544U};
static struct color_conversion const ntsc_m_csc_composite =
     {(u16 )818U, (u16 )301U, (u16 )2003U, (u16 )260U, (u16 )1843U, (u16 )1325U, (u16 )1479U,
    (u16 )512U, (u16 )832U, (u16 )780U, (u16 )1744U, (u16 )512U};
static struct video_levels const ntsc_m_levels_composite = {225, 267, 113};
static struct color_conversion const ntsc_m_csc_svideo =
     {(u16 )818U, (u16 )301U, (u16 )2003U, (u16 )307U, (u16 )1898U, (u16 )1380U, (u16 )781U,
    (u16 )512U, (u16 )890U, (u16 )829U, (u16 )1782U, (u16 )512U};
static struct video_levels const ntsc_m_levels_svideo = {266, 316, 133};
static struct color_conversion const ntsc_j_csc_composite =
     {(u16 )818U, (u16 )301U, (u16 )2003U, (u16 )281U, (u16 )1868U, (u16 )1350U, (u16 )1516U,
    (u16 )512U, (u16 )858U, (u16 )802U, (u16 )1761U, (u16 )512U};
static struct video_levels const ntsc_j_levels_composite = {225, 225, 113};
static struct color_conversion const ntsc_j_csc_svideo =
     {(u16 )818U, (u16 )301U, (u16 )2003U, (u16 )332U, (u16 )1928U, (u16 )1409U, (u16 )802U,
    (u16 )512U, (u16 )921U, (u16 )854U, (u16 )1802U, (u16 )512U};
static struct video_levels const ntsc_j_levels_svideo = {266, 266, 133};
static struct color_conversion const pal_csc_composite =
     {(u16 )818U, (u16 )301U, (u16 )2003U, (u16 )275U, (u16 )1861U, (u16 )1343U, (u16 )1505U,
    (u16 )512U, (u16 )851U, (u16 )796U, (u16 )1756U, (u16 )512U};
static struct video_levels const pal_levels_composite = {237, 237, 118};
static struct color_conversion const pal_csc_svideo =
     {(u16 )818U, (u16 )301U, (u16 )2003U, (u16 )325U, (u16 )1920U, (u16 )1401U, (u16 )796U,
    (u16 )512U, (u16 )912U, (u16 )847U, (u16 )1797U, (u16 )512U};
static struct video_levels const pal_levels_svideo = {280, 280, 139};
static struct color_conversion const pal_m_csc_composite =
     {(u16 )818U, (u16 )301U, (u16 )2003U, (u16 )260U, (u16 )1843U, (u16 )1325U, (u16 )1479U,
    (u16 )512U, (u16 )832U, (u16 )780U, (u16 )1744U, (u16 )512U};
static struct video_levels const pal_m_levels_composite = {225, 267, 113};
static struct color_conversion const pal_m_csc_svideo =
     {(u16 )818U, (u16 )301U, (u16 )2003U, (u16 )307U, (u16 )1898U, (u16 )1380U, (u16 )781U,
    (u16 )512U, (u16 )890U, (u16 )829U, (u16 )1782U, (u16 )512U};
static struct video_levels const pal_m_levels_svideo = {266, 316, 133};
static struct color_conversion const pal_n_csc_composite =
     {(u16 )818U, (u16 )301U, (u16 )2003U, (u16 )260U, (u16 )1843U, (u16 )1325U, (u16 )1479U,
    (u16 )512U, (u16 )832U, (u16 )780U, (u16 )1744U, (u16 )512U};
static struct video_levels const pal_n_levels_composite = {225, 267, 118};
static struct color_conversion const pal_n_csc_svideo =
     {(u16 )818U, (u16 )301U, (u16 )2003U, (u16 )307U, (u16 )1898U, (u16 )1380U, (u16 )781U,
    (u16 )512U, (u16 )890U, (u16 )829U, (u16 )1782U, (u16 )512U};
static struct video_levels const pal_n_levels_svideo = {266, 316, 139};
static struct color_conversion const sdtv_csc_yprpb =
     {(u16 )818U, (u16 )301U, (u16 )2003U, (u16 )325U, (u16 )1369U, (u16 )851U, (u16 )256U,
    (u16 )512U, (u16 )256U, (u16 )941U, (u16 )1869U, (u16 )512U};
static struct color_conversion const hdtv_csc_yprpb =
     {(u16 )1459U, (u16 )366U, (u16 )1832U, (u16 )325U, (u16 )2005U, (u16 )907U, (u16 )256U,
    (u16 )512U, (u16 )256U, (u16 )977U, (u16 )1724U, (u16 )512U};
static struct video_levels const component_levels = {279, 279, 0};
static struct tv_mode const tv_modes[15U] =
  { {"NTSC-M", 108000, 29970, 786432U, 64, 836, 124, 857, (bool )0, (bool )0, (bool )0,
      6, 7, 6, (bool )1, 0, 1, 18, 20, 21, 240, (bool )1, 72, 34, 9, 240, 10, 240,
      9, 240, 10, 240, 27456, 0, 135, 20800, 0, 16777216U, (bool )0, & ntsc_m_levels_composite,
      & ntsc_m_levels_svideo, & ntsc_m_csc_composite, & ntsc_m_csc_svideo, (u32 const *)(& filter_table),
      0},
        {"NTSC-443", 108000, 29970, 786432U, 64, 836, 124, 857, (bool )0, (bool )0, (bool )0,
      6, 7, 6, (bool )1, 0, 1, 18, 20, 21, 240, (bool )1, 72, 34, 9, 240, 10, 240,
      9, 240, 10, 240, 27456, 525, 168, 4093, 310, 50331648U, (bool )0, & ntsc_m_levels_composite,
      & ntsc_m_levels_svideo, & ntsc_m_csc_composite, & ntsc_m_csc_svideo, (u32 const *)(& filter_table),
      0},
        {"NTSC-J", 108000, 29970, 786432U, 64, 836, 124, 857, (bool )0, (bool )0, (bool )0,
      6, 7, 6, (bool )1, 0, 1, 18, 20, 21, 240, (bool )1, 72, 34, 9, 240, 10, 240,
      9, 240, 10, 240, 27456, 0, 135, 20800, 0, 16777216U, (bool )0, & ntsc_j_levels_composite,
      & ntsc_j_levels_svideo, & ntsc_j_csc_composite, & ntsc_j_csc_svideo, (u32 const *)(& filter_table),
      0},
        {"PAL-M", 108000, 29970, 786432U, 64, 836, 124, 857, (bool )0, (bool )0, (bool )0,
      6, 7, 6, (bool )1, 0, 1, 18, 20, 21, 240, (bool )1, 72, 34, 9, 240, 10, 240,
      9, 240, 10, 240, 27456, 0, 135, 16704, 0, 33554432U, (bool )1, & pal_m_levels_composite,
      & pal_m_levels_svideo, & pal_m_csc_composite, & pal_m_csc_svideo, (u32 const *)(& filter_table),
      0},
        {"PAL-N", 108000, 25000, 786432U, 64, 844, 128, 863, (bool )0, (bool )0, (bool )0,
      6, 7, 6, (bool )1, 0, 1, 18, 24, 25, 286, (bool )1, 73, 34, 8, 285, 8, 286,
      9, 286, 9, 285, 27648, 625, 135, 23578, 134, 33554432U, (bool )1, & pal_n_levels_composite,
      & pal_n_levels_svideo, & pal_n_csc_composite, & pal_n_csc_svideo, (u32 const *)(& filter_table),
      0},
        {"PAL", 108000, 25000, 786432U, 64, 844, 142, 863, (bool )0, (bool )0, (bool )0,
      5, 6, 5, (bool )1, 0, 1, 15, 24, 25, 286, (bool )1, 73, 32, 8, 285, 8, 286,
      9, 286, 9, 285, 27648, 625, 168, 4122, 67, 33554432U, (bool )1, & pal_levels_composite,
      & pal_levels_svideo, & pal_csc_composite, & pal_csc_svideo, (u32 const *)(& filter_table),
      0},
        {"480p@59.94Hz", 107520, 59940, 0U, 64, 842, 122, 857, (bool )1, (bool )0, (bool )1,
      12, 12, 12, (bool )0, 0, 0, 0, 44, 44, 479, (bool )0, 0, 0, 0, 0, 0, 0, 0, 0,
      0, 0, 0, 0, 0, 0, 0, 0U, (_Bool)0, (struct video_levels const *)0, (struct video_levels const *)0,
      (struct color_conversion const *)0, (struct color_conversion const *)0,
      (u32 const *)(& filter_table), 0},
        {"480p@60Hz", 107520, 60000, 0U, 64, 842, 122, 856, (bool )1, (bool )0, (bool )1,
      12, 12, 12, (bool )0, 0, 0, 0, 44, 44, 479, (bool )0, 0, 0, 0, 0, 0, 0, 0, 0,
      0, 0, 0, 0, 0, 0, 0, 0U, (_Bool)0, (struct video_levels const *)0, (struct video_levels const *)0,
      (struct color_conversion const *)0, (struct color_conversion const *)0,
      (u32 const *)(& filter_table), 0},
        {"576p", 107520, 50000, 0U, 64, 859, 139, 863, (bool )1, (bool )0, (bool )1,
      10, 10, 10, (bool )0, 0, 0, 0, 48, 48, 575, (bool )0, 0, 0, 0, 0, 0, 0, 0, 0,
      0, 0, 0, 0, 0, 0, 0, 0U, (_Bool)0, (struct video_levels const *)0, (struct video_levels const *)0,
      (struct color_conversion const *)0, (struct color_conversion const *)0,
      (u32 const *)(& filter_table), 0},
        {"720p@60Hz", 148800, 60000, 262144U, 80, 1580, 300, 1649, (bool )1, (bool )1,
      (bool )1, 10, 10, 10, (bool )0, 0, 0, 0, 29, 29, 719, (bool )0, 0, 0, 0, 0,
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0U, (_Bool)0, (struct video_levels const *)0,
      (struct video_levels const *)0, (struct color_conversion const *)0, (struct color_conversion const *)0,
      (u32 const *)(& filter_table), 0},
        {"720p@59.94Hz", 148800, 59940, 262144U, 80, 1580, 300, 1651, (bool )1, (bool )1,
      (bool )1, 10, 10, 10, (bool )0, 0, 0, 0, 29, 29, 719, (bool )0, 0, 0, 0, 0,
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0U, (_Bool)0, (struct video_levels const *)0,
      (struct video_levels const *)0, (struct color_conversion const *)0, (struct color_conversion const *)0,
      (u32 const *)(& filter_table), 0},
        {"720p@50Hz", 148800, 50000, 262144U, 80, 1580, 300, 1979, (bool )1, (bool )1,
      (bool )1, 10, 10, 10, (bool )0, 0, 0, 0, 29, 29, 719, (bool )0, 0, 0, 0, 0,
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0U, (_Bool)0, (struct video_levels const *)0,
      (struct video_levels const *)0, (struct color_conversion const *)0, (struct color_conversion const *)0,
      (u32 const *)(& filter_table), 800},
        {"1080i@50Hz", 148800, 25000, 262144U, 88, 2155, 235, 2639, (bool )0, (bool )1,
      (bool )1, 4, 5, 10, (bool )1, 4, 4, 10, 21, 22, 539, (bool )0, 0, 0, 0, 0, 0,
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0U, (_Bool)0, (struct video_levels const *)0,
      (struct video_levels const *)0, (struct color_conversion const *)0, (struct color_conversion const *)0,
      (u32 const *)(& filter_table), 0},
        {"1080i@60Hz", 148800, 30000, 262144U, 88, 2155, 235, 2199, (bool )0, (bool )1,
      (bool )1, 4, 5, 10, (bool )1, 4, 4, 10, 21, 22, 539, (bool )0, 0, 0, 0, 0, 0,
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0U, (_Bool)0, (struct video_levels const *)0,
      (struct video_levels const *)0, (struct color_conversion const *)0, (struct color_conversion const *)0,
      (u32 const *)(& filter_table), 0},
        {"1080i@59.94Hz", 148800, 29970, 262144U, 88, 2155, 235, 2201, (bool )0, (bool )1,
      (bool )1, 4, 5, 10, (bool )1, 4, 4, 10, 21, 22, 539, (bool )0, 0, 0, 0, 0, 0,
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0U, (_Bool)0, (struct video_levels const *)0,
      (struct video_levels const *)0, (struct color_conversion const *)0, (struct color_conversion const *)0,
      (u32 const *)(& filter_table), 0}};
static struct intel_tv *enc_to_intel_tv(struct drm_encoder *encoder )
{ struct drm_encoder const *__mptr ;

  {
  __mptr = (struct drm_encoder const *)encoder;
  return ((struct intel_tv *)__mptr);
}
}
static struct intel_tv *intel_attached_tv(struct drm_connector *connector )
{ struct intel_encoder const *__mptr ;
  struct intel_encoder *tmp ;

  {
  {
  tmp = intel_attached_encoder(connector);
  __mptr = (struct intel_encoder const *)tmp;
  }
  return ((struct intel_tv *)__mptr);
}
}
static void intel_tv_dpms(struct drm_encoder *encoder , int mode )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  u32 tmp ;
  u32 tmp___0 ;
  void *__cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;

  {
  dev = encoder->dev;
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  if (mode == 0) {
    goto case_0;
  } else
  if (mode == 1) {
    goto case_1;
  } else
  if (mode == 2) {
    goto case_2;
  } else
  if (mode == 3) {
    goto case_3;
  } else
  if (0) {
    case_0:
    {
    tmp = i915_read32___11(dev_priv, 425984U);
    __cil_tmp8 = tmp | 2147483648U;
    i915_write32___9(dev_priv, 425984U, __cil_tmp8);
    }
    goto ldv_37792;
    case_1: ;
    case_2: ;
    case_3:
    {
    tmp___0 = i915_read32___11(dev_priv, 425984U);
    __cil_tmp9 = tmp___0 & 2147483647U;
    i915_write32___9(dev_priv, 425984U, __cil_tmp9);
    }
    goto ldv_37792;
  } else {

  }
  ldv_37792: ;
  return;
}
}
static struct tv_mode const *intel_tv_mode_lookup(char const *tv_format )
{ int i ;
  struct tv_mode const *tv_mode ;
  int tmp ;
  unsigned long __cil_tmp5 ;
  struct tv_mode const *__cil_tmp6 ;
  char const *__cil_tmp7 ;
  char const *__cil_tmp8 ;
  unsigned int __cil_tmp9 ;

  {
  i = 0;
  goto ldv_37802;
  ldv_37801:
  {
  __cil_tmp5 = (unsigned long )i;
  __cil_tmp6 = (struct tv_mode const *)(& tv_modes);
  tv_mode = __cil_tmp6 + __cil_tmp5;
  __cil_tmp7 = tv_mode->name;
  __cil_tmp8 = (char const *)__cil_tmp7;
  tmp = strcmp(tv_format, __cil_tmp8);
  }
  if (tmp == 0) {
    return (tv_mode);
  } else {

  }
  i = i + 1;
  ldv_37802: ;
  {
  __cil_tmp9 = (unsigned int )i;
  if (__cil_tmp9 <= 14U) {
    goto ldv_37801;
  } else {
    goto ldv_37803;
  }
  }
  ldv_37803: ;
  return ((struct tv_mode const *)0);
}
}
static struct tv_mode const *intel_tv_mode_find(struct intel_tv *intel_tv )
{ struct tv_mode const *tmp ;
  char const *__cil_tmp3 ;

  {
  {
  __cil_tmp3 = intel_tv->tv_format;
  tmp = intel_tv_mode_lookup(__cil_tmp3);
  }
  return (tmp);
}
}
static enum drm_mode_status intel_tv_mode_valid(struct drm_connector *connector ,
                                                struct drm_display_mode *mode )
{ struct intel_tv *intel_tv ;
  struct intel_tv *tmp ;
  struct tv_mode const *tv_mode ;
  struct tv_mode const *tmp___0 ;
  long ret ;
  int __x___0 ;
  int tmp___2 ;
  int tmp___3 ;
  struct tv_mode const *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct drm_display_mode const *__cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;

  {
  {
  tmp = intel_attached_tv(connector);
  intel_tv = tmp;
  tmp___0 = intel_tv_mode_find(intel_tv);
  tv_mode = tmp___0;
  }
  {
  __cil_tmp11 = (struct tv_mode const *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = (unsigned long )tv_mode;
  if (__cil_tmp13 != __cil_tmp12) {
    {
    __cil_tmp14 = (struct drm_display_mode const *)mode;
    tmp___2 = drm_mode_vrefresh(__cil_tmp14);
    __cil_tmp15 = tmp___2 * -1000;
    __cil_tmp16 = tv_mode->refresh;
    __cil_tmp17 = (int )__cil_tmp16;
    __x___0 = __cil_tmp17 + __cil_tmp15;
    }
    if (__x___0 < 0) {
      tmp___3 = - __x___0;
    } else {
      tmp___3 = __x___0;
    }
    ret = (long )tmp___3;
    if (ret <= 999L) {
      return ((enum drm_mode_status )0);
    } else {

    }
  } else {

  }
  }
  return ((enum drm_mode_status )17);
}
}
static bool intel_tv_mode_fixup(struct drm_encoder *encoder , struct drm_display_mode *mode ,
                                struct drm_display_mode *adjusted_mode )
{ struct drm_device *dev ;
  struct drm_mode_config *drm_config ;
  struct intel_tv *intel_tv ;
  struct intel_tv *tmp ;
  struct tv_mode const *tv_mode ;
  struct tv_mode const *tmp___0 ;
  struct drm_encoder *other_encoder ;
  struct list_head const *__mptr ;
  struct list_head const *__mptr___0 ;
  struct tv_mode const *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct list_head *__cil_tmp16 ;
  struct drm_encoder *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  struct drm_crtc *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  struct drm_crtc *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  struct list_head *__cil_tmp24 ;
  struct drm_encoder *__cil_tmp25 ;
  struct list_head *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  struct list_head *__cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  int __cil_tmp30 ;

  {
  {
  dev = encoder->dev;
  drm_config = & dev->mode_config;
  tmp = enc_to_intel_tv(encoder);
  intel_tv = tmp;
  tmp___0 = intel_tv_mode_find(intel_tv);
  tv_mode = tmp___0;
  }
  {
  __cil_tmp13 = (struct tv_mode const *)0;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = (unsigned long )tv_mode;
  if (__cil_tmp15 == __cil_tmp14) {
    return ((bool )0);
  } else {

  }
  }
  __cil_tmp16 = drm_config->encoder_list.next;
  __mptr = (struct list_head const *)__cil_tmp16;
  __cil_tmp17 = (struct drm_encoder *)__mptr;
  other_encoder = __cil_tmp17 + 1152921504606846968UL;
  goto ldv_37832;
  ldv_37831: ;
  {
  __cil_tmp18 = (unsigned long )encoder;
  __cil_tmp19 = (unsigned long )other_encoder;
  if (__cil_tmp19 != __cil_tmp18) {
    {
    __cil_tmp20 = encoder->crtc;
    __cil_tmp21 = (unsigned long )__cil_tmp20;
    __cil_tmp22 = other_encoder->crtc;
    __cil_tmp23 = (unsigned long )__cil_tmp22;
    if (__cil_tmp23 == __cil_tmp21) {
      return ((bool )0);
    } else {

    }
    }
  } else {

  }
  }
  __cil_tmp24 = other_encoder->head.next;
  __mptr___0 = (struct list_head const *)__cil_tmp24;
  __cil_tmp25 = (struct drm_encoder *)__mptr___0;
  other_encoder = __cil_tmp25 + 1152921504606846968UL;
  ldv_37832: ;
  {
  __cil_tmp26 = & drm_config->encoder_list;
  __cil_tmp27 = (unsigned long )__cil_tmp26;
  __cil_tmp28 = & other_encoder->head;
  __cil_tmp29 = (unsigned long )__cil_tmp28;
  if (__cil_tmp29 != __cil_tmp27) {
    goto ldv_37831;
  } else {
    goto ldv_37833;
  }
  }
  ldv_37833:
  __cil_tmp30 = tv_mode->clock;
  adjusted_mode->clock = (int )__cil_tmp30;
  return ((bool )1);
}
}
static void intel_tv_mode_set(struct drm_encoder *encoder , struct drm_display_mode *mode ,
                              struct drm_display_mode *adjusted_mode )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct drm_crtc *crtc ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  struct intel_tv *intel_tv ;
  struct intel_tv *tmp ;
  struct tv_mode const *tv_mode ;
  struct tv_mode const *tmp___0 ;
  u32 tv_ctl ;
  u32 hctl1 ;
  u32 hctl2 ;
  u32 hctl3 ;
  u32 vctl1 ;
  u32 vctl2 ;
  u32 vctl3 ;
  u32 vctl4 ;
  u32 vctl5 ;
  u32 vctl6 ;
  u32 vctl7 ;
  u32 scctl1 ;
  u32 scctl2 ;
  u32 scctl3 ;
  int i ;
  int j ;
  struct video_levels const *video_levels ;
  struct color_conversion const *color_conversion ;
  bool burst_ena ;
  int pipe ;
  int pipeconf_reg ;
  int dspcntr_reg ;
  int pipeconf ;
  u32 tmp___1 ;
  int dspcntr ;
  u32 tmp___2 ;
  int dspbase_reg ;
  int xpos ;
  int ypos ;
  unsigned int xsize ;
  unsigned int ysize ;
  u32 tmp___3 ;
  u32 tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  u32 tmp___9 ;
  void *__cil_tmp51 ;
  enum pipe __cil_tmp52 ;
  struct tv_mode const *__cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  unsigned long __cil_tmp55 ;
  int __cil_tmp56 ;
  int __cil_tmp57 ;
  int __cil_tmp58 ;
  int __cil_tmp59 ;
  struct video_levels const *__cil_tmp60 ;
  struct color_conversion const *__cil_tmp61 ;
  bool __cil_tmp62 ;
  bool __cil_tmp63 ;
  struct video_levels const *__cil_tmp64 ;
  struct color_conversion const *__cil_tmp65 ;
  bool __cil_tmp66 ;
  int __cil_tmp67 ;
  int __cil_tmp68 ;
  int __cil_tmp69 ;
  int __cil_tmp70 ;
  int __cil_tmp71 ;
  int __cil_tmp72 ;
  int __cil_tmp73 ;
  int __cil_tmp74 ;
  int __cil_tmp75 ;
  int __cil_tmp76 ;
  int __cil_tmp77 ;
  int __cil_tmp78 ;
  int __cil_tmp79 ;
  int __cil_tmp80 ;
  int __cil_tmp81 ;
  int __cil_tmp82 ;
  int __cil_tmp83 ;
  int __cil_tmp84 ;
  int __cil_tmp85 ;
  int __cil_tmp86 ;
  int __cil_tmp87 ;
  int __cil_tmp88 ;
  int __cil_tmp89 ;
  int __cil_tmp90 ;
  int __cil_tmp91 ;
  int __cil_tmp92 ;
  int __cil_tmp93 ;
  int __cil_tmp94 ;
  int __cil_tmp95 ;
  int __cil_tmp96 ;
  int __cil_tmp97 ;
  int __cil_tmp98 ;
  int __cil_tmp99 ;
  int __cil_tmp100 ;
  int __cil_tmp101 ;
  int __cil_tmp102 ;
  int __cil_tmp103 ;
  int __cil_tmp104 ;
  int __cil_tmp105 ;
  int __cil_tmp106 ;
  int __cil_tmp107 ;
  int __cil_tmp108 ;
  int __cil_tmp109 ;
  int __cil_tmp110 ;
  int __cil_tmp111 ;
  int __cil_tmp112 ;
  int __cil_tmp113 ;
  int __cil_tmp114 ;
  bool __cil_tmp115 ;
  int __cil_tmp116 ;
  int __cil_tmp117 ;
  int __cil_tmp118 ;
  int __cil_tmp119 ;
  int __cil_tmp120 ;
  int __cil_tmp121 ;
  int __cil_tmp122 ;
  int __cil_tmp123 ;
  int __cil_tmp124 ;
  int __cil_tmp125 ;
  int __cil_tmp126 ;
  int __cil_tmp127 ;
  int __cil_tmp128 ;
  int __cil_tmp129 ;
  int __cil_tmp130 ;
  int __cil_tmp131 ;
  int __cil_tmp132 ;
  int __cil_tmp133 ;
  int __cil_tmp134 ;
  int __cil_tmp135 ;
  int __cil_tmp136 ;
  int __cil_tmp137 ;
  int __cil_tmp138 ;
  int __cil_tmp139 ;
  enum pipe __cil_tmp140 ;
  unsigned int __cil_tmp141 ;
  u32 __cil_tmp142 ;
  u32 __cil_tmp143 ;
  bool __cil_tmp144 ;
  bool __cil_tmp145 ;
  bool __cil_tmp146 ;
  int __cil_tmp147 ;
  int __cil_tmp148 ;
  int __cil_tmp149 ;
  int __cil_tmp150 ;
  int __cil_tmp151 ;
  int __cil_tmp152 ;
  u32 __cil_tmp153 ;
  u32 __cil_tmp154 ;
  struct video_levels const *__cil_tmp155 ;
  unsigned long __cil_tmp156 ;
  unsigned long __cil_tmp157 ;
  int __cil_tmp158 ;
  int __cil_tmp159 ;
  u32 __cil_tmp160 ;
  int __cil_tmp161 ;
  u32 __cil_tmp162 ;
  int __cil_tmp163 ;
  int __cil_tmp164 ;
  int __cil_tmp165 ;
  int __cil_tmp166 ;
  int __cil_tmp167 ;
  int __cil_tmp168 ;
  int __cil_tmp169 ;
  int __cil_tmp170 ;
  int __cil_tmp171 ;
  int __cil_tmp172 ;
  int __cil_tmp173 ;
  int __cil_tmp174 ;
  int __cil_tmp175 ;
  struct color_conversion const *__cil_tmp176 ;
  unsigned long __cil_tmp177 ;
  unsigned long __cil_tmp178 ;
  u16 __cil_tmp179 ;
  int __cil_tmp180 ;
  u16 __cil_tmp181 ;
  int __cil_tmp182 ;
  int __cil_tmp183 ;
  int __cil_tmp184 ;
  u32 __cil_tmp185 ;
  u16 __cil_tmp186 ;
  int __cil_tmp187 ;
  u16 __cil_tmp188 ;
  int __cil_tmp189 ;
  int __cil_tmp190 ;
  int __cil_tmp191 ;
  u32 __cil_tmp192 ;
  u16 __cil_tmp193 ;
  int __cil_tmp194 ;
  u16 __cil_tmp195 ;
  int __cil_tmp196 ;
  int __cil_tmp197 ;
  int __cil_tmp198 ;
  u32 __cil_tmp199 ;
  u16 __cil_tmp200 ;
  int __cil_tmp201 ;
  u16 __cil_tmp202 ;
  int __cil_tmp203 ;
  int __cil_tmp204 ;
  int __cil_tmp205 ;
  u32 __cil_tmp206 ;
  u16 __cil_tmp207 ;
  int __cil_tmp208 ;
  u16 __cil_tmp209 ;
  int __cil_tmp210 ;
  int __cil_tmp211 ;
  int __cil_tmp212 ;
  u32 __cil_tmp213 ;
  u16 __cil_tmp214 ;
  int __cil_tmp215 ;
  u16 __cil_tmp216 ;
  int __cil_tmp217 ;
  int __cil_tmp218 ;
  int __cil_tmp219 ;
  u32 __cil_tmp220 ;
  void *__cil_tmp221 ;
  struct drm_i915_private *__cil_tmp222 ;
  struct intel_device_info const *__cil_tmp223 ;
  u8 __cil_tmp224 ;
  unsigned char __cil_tmp225 ;
  unsigned int __cil_tmp226 ;
  struct video_levels const *__cil_tmp227 ;
  unsigned long __cil_tmp228 ;
  unsigned long __cil_tmp229 ;
  int __cil_tmp230 ;
  int __cil_tmp231 ;
  int __cil_tmp232 ;
  int __cil_tmp233 ;
  int __cil_tmp234 ;
  int __cil_tmp235 ;
  u32 __cil_tmp236 ;
  int __cil_tmp237 ;
  enum plane __cil_tmp238 ;
  unsigned int __cil_tmp239 ;
  unsigned int __cil_tmp240 ;
  unsigned int __cil_tmp241 ;
  u32 __cil_tmp242 ;
  u32 __cil_tmp243 ;
  enum plane __cil_tmp244 ;
  unsigned int __cil_tmp245 ;
  unsigned int __cil_tmp246 ;
  unsigned int __cil_tmp247 ;
  u32 __cil_tmp248 ;
  u32 __cil_tmp249 ;
  unsigned int __cil_tmp250 ;
  u32 __cil_tmp251 ;
  u32 __cil_tmp252 ;
  void *__cil_tmp253 ;
  struct drm_i915_private *__cil_tmp254 ;
  struct intel_device_info const *__cil_tmp255 ;
  u8 __cil_tmp256 ;
  unsigned char __cil_tmp257 ;
  unsigned int __cil_tmp258 ;
  enum pipe __cil_tmp259 ;
  int __cil_tmp260 ;
  u32 __cil_tmp261 ;
  u32 __cil_tmp262 ;
  unsigned int __cil_tmp263 ;
  enum pipe __cil_tmp264 ;
  int __cil_tmp265 ;
  int __cil_tmp266 ;
  int __cil_tmp267 ;
  int __cil_tmp268 ;
  int __cil_tmp269 ;
  int __cil_tmp270 ;
  bool __cil_tmp271 ;
  int __cil_tmp272 ;
  int __cil_tmp273 ;
  int __cil_tmp274 ;
  int __cil_tmp275 ;
  int __cil_tmp276 ;
  int __cil_tmp277 ;
  int __cil_tmp278 ;
  int __cil_tmp279 ;
  int __cil_tmp280 ;
  int __cil_tmp281 ;
  int __cil_tmp282 ;
  int __cil_tmp283 ;
  unsigned int __cil_tmp284 ;
  int __cil_tmp285 ;
  int __cil_tmp286 ;
  int __cil_tmp287 ;
  unsigned int __cil_tmp288 ;
  int __cil_tmp289 ;
  int __cil_tmp290 ;
  u32 __cil_tmp291 ;
  unsigned int __cil_tmp292 ;
  unsigned int __cil_tmp293 ;
  u32 __cil_tmp294 ;
  u32 __cil_tmp295 ;
  u32 __cil_tmp296 ;
  u32 __cil_tmp297 ;
  u32 __cil_tmp298 ;
  u32 __cil_tmp299 ;
  int __cil_tmp300 ;
  int __cil_tmp301 ;
  u32 __cil_tmp302 ;
  unsigned long __cil_tmp303 ;
  u32 const *__cil_tmp304 ;
  u32 const *__cil_tmp305 ;
  u32 __cil_tmp306 ;
  u32 __cil_tmp307 ;
  int __cil_tmp308 ;
  int __cil_tmp309 ;
  u32 __cil_tmp310 ;
  unsigned long __cil_tmp311 ;
  u32 const *__cil_tmp312 ;
  u32 const *__cil_tmp313 ;
  u32 __cil_tmp314 ;
  u32 __cil_tmp315 ;
  int __cil_tmp316 ;
  int __cil_tmp317 ;
  u32 __cil_tmp318 ;
  unsigned long __cil_tmp319 ;
  u32 const *__cil_tmp320 ;
  u32 const *__cil_tmp321 ;
  u32 __cil_tmp322 ;
  u32 __cil_tmp323 ;
  int __cil_tmp324 ;
  int __cil_tmp325 ;
  u32 __cil_tmp326 ;
  unsigned long __cil_tmp327 ;
  u32 const *__cil_tmp328 ;
  u32 const *__cil_tmp329 ;
  u32 __cil_tmp330 ;
  u32 __cil_tmp331 ;
  unsigned int __cil_tmp332 ;

  {
  {
  dev = encoder->dev;
  __cil_tmp51 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp51;
  crtc = encoder->crtc;
  __mptr = (struct drm_crtc const *)crtc;
  intel_crtc = (struct intel_crtc *)__mptr;
  tmp = enc_to_intel_tv(encoder);
  intel_tv = tmp;
  tmp___0 = intel_tv_mode_find(intel_tv);
  tv_mode = tmp___0;
  __cil_tmp52 = intel_crtc->pipe;
  pipe = (int )__cil_tmp52;
  }
  {
  __cil_tmp53 = (struct tv_mode const *)0;
  __cil_tmp54 = (unsigned long )__cil_tmp53;
  __cil_tmp55 = (unsigned long )tv_mode;
  if (__cil_tmp55 == __cil_tmp54) {
    return;
  } else {

  }
  }
  {
  tv_ctl = i915_read32___11(dev_priv, 425984U);
  tv_ctl = tv_ctl & 4047U;
  }
  {
  __cil_tmp56 = intel_tv->type;
  if (__cil_tmp56 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp57 = intel_tv->type;
    if (__cil_tmp57 == 5) {
      goto case_5;
    } else {
      {
      __cil_tmp58 = intel_tv->type;
      if (__cil_tmp58 == 8) {
        goto case_8;
      } else {
        {
        __cil_tmp59 = intel_tv->type;
        if (__cil_tmp59 == 6) {
          goto case_6;
        } else {
          goto switch_default;
          if (0) {
            switch_default: ;
            case_0: ;
            case_5:
            tv_ctl = tv_ctl;
            __cil_tmp60 = tv_mode->composite_levels;
            video_levels = (struct video_levels const *)__cil_tmp60;
            __cil_tmp61 = tv_mode->composite_color;
            color_conversion = (struct color_conversion const *)__cil_tmp61;
            __cil_tmp62 = tv_mode->burst_ena;
            burst_ena = (bool )__cil_tmp62;
            goto ldv_37870;
            case_8:
            tv_ctl = tv_ctl | 536870912U;
            video_levels = & component_levels;
            {
            __cil_tmp63 = tv_mode->burst_ena;
            if ((int )__cil_tmp63) {
              color_conversion = & sdtv_csc_yprpb;
            } else {
              color_conversion = & hdtv_csc_yprpb;
            }
            }
            burst_ena = (bool )0;
            goto ldv_37870;
            case_6:
            tv_ctl = tv_ctl | 268435456U;
            __cil_tmp64 = tv_mode->svideo_levels;
            video_levels = (struct video_levels const *)__cil_tmp64;
            __cil_tmp65 = tv_mode->svideo_color;
            color_conversion = (struct color_conversion const *)__cil_tmp65;
            __cil_tmp66 = tv_mode->burst_ena;
            burst_ena = (bool )__cil_tmp66;
            goto ldv_37870;
          } else {

          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_37870:
  __cil_tmp67 = tv_mode->htotal;
  __cil_tmp68 = (int )__cil_tmp67;
  __cil_tmp69 = tv_mode->hsync_end;
  __cil_tmp70 = __cil_tmp69 << 16;
  __cil_tmp71 = (int )__cil_tmp70;
  __cil_tmp72 = __cil_tmp71 | __cil_tmp68;
  hctl1 = (u32 )__cil_tmp72;
  __cil_tmp73 = tv_mode->hburst_len;
  __cil_tmp74 = (int )__cil_tmp73;
  __cil_tmp75 = tv_mode->hburst_start;
  __cil_tmp76 = __cil_tmp75 << 16;
  __cil_tmp77 = (int )__cil_tmp76;
  __cil_tmp78 = __cil_tmp77 | __cil_tmp74;
  hctl2 = (u32 )__cil_tmp78;
  if ((int )burst_ena) {
    hctl2 = hctl2 | 2147483648U;
  } else {

  }
  __cil_tmp79 = tv_mode->hblank_end;
  __cil_tmp80 = __cil_tmp79 << 16;
  __cil_tmp81 = (int )__cil_tmp80;
  __cil_tmp82 = tv_mode->hblank_start;
  __cil_tmp83 = (int )__cil_tmp82;
  __cil_tmp84 = __cil_tmp83 | __cil_tmp81;
  hctl3 = (u32 )__cil_tmp84;
  __cil_tmp85 = tv_mode->vi_end_f2;
  __cil_tmp86 = (int )__cil_tmp85;
  __cil_tmp87 = tv_mode->vi_end_f1;
  __cil_tmp88 = __cil_tmp87 << 8;
  __cil_tmp89 = (int )__cil_tmp88;
  __cil_tmp90 = tv_mode->nbr_end;
  __cil_tmp91 = __cil_tmp90 << 16;
  __cil_tmp92 = (int )__cil_tmp91;
  __cil_tmp93 = __cil_tmp92 | __cil_tmp89;
  __cil_tmp94 = __cil_tmp93 | __cil_tmp86;
  vctl1 = (u32 )__cil_tmp94;
  __cil_tmp95 = tv_mode->vsync_start_f2;
  __cil_tmp96 = (int )__cil_tmp95;
  __cil_tmp97 = tv_mode->vsync_start_f1;
  __cil_tmp98 = __cil_tmp97 << 8;
  __cil_tmp99 = (int )__cil_tmp98;
  __cil_tmp100 = tv_mode->vsync_len;
  __cil_tmp101 = __cil_tmp100 << 16;
  __cil_tmp102 = (int )__cil_tmp101;
  __cil_tmp103 = __cil_tmp102 | __cil_tmp99;
  __cil_tmp104 = __cil_tmp103 | __cil_tmp96;
  vctl2 = (u32 )__cil_tmp104;
  __cil_tmp105 = tv_mode->veq_start_f2;
  __cil_tmp106 = (int )__cil_tmp105;
  __cil_tmp107 = tv_mode->veq_start_f1;
  __cil_tmp108 = __cil_tmp107 << 8;
  __cil_tmp109 = (int )__cil_tmp108;
  __cil_tmp110 = tv_mode->veq_len;
  __cil_tmp111 = __cil_tmp110 << 16;
  __cil_tmp112 = (int )__cil_tmp111;
  __cil_tmp113 = __cil_tmp112 | __cil_tmp109;
  __cil_tmp114 = __cil_tmp113 | __cil_tmp106;
  vctl3 = (u32 )__cil_tmp114;
  {
  __cil_tmp115 = tv_mode->veq_ena;
  if ((int )__cil_tmp115) {
    vctl3 = vctl3 | 2147483648U;
  } else {

  }
  }
  __cil_tmp116 = tv_mode->vburst_end_f1;
  __cil_tmp117 = (int )__cil_tmp116;
  __cil_tmp118 = tv_mode->vburst_start_f1;
  __cil_tmp119 = __cil_tmp118 << 16;
  __cil_tmp120 = (int )__cil_tmp119;
  __cil_tmp121 = __cil_tmp120 | __cil_tmp117;
  vctl4 = (u32 )__cil_tmp121;
  __cil_tmp122 = tv_mode->vburst_end_f2;
  __cil_tmp123 = (int )__cil_tmp122;
  __cil_tmp124 = tv_mode->vburst_start_f2;
  __cil_tmp125 = __cil_tmp124 << 16;
  __cil_tmp126 = (int )__cil_tmp125;
  __cil_tmp127 = __cil_tmp126 | __cil_tmp123;
  vctl5 = (u32 )__cil_tmp127;
  __cil_tmp128 = tv_mode->vburst_end_f3;
  __cil_tmp129 = (int )__cil_tmp128;
  __cil_tmp130 = tv_mode->vburst_start_f3;
  __cil_tmp131 = __cil_tmp130 << 16;
  __cil_tmp132 = (int )__cil_tmp131;
  __cil_tmp133 = __cil_tmp132 | __cil_tmp129;
  vctl6 = (u32 )__cil_tmp133;
  __cil_tmp134 = tv_mode->vburst_end_f4;
  __cil_tmp135 = (int )__cil_tmp134;
  __cil_tmp136 = tv_mode->vburst_start_f4;
  __cil_tmp137 = __cil_tmp136 << 16;
  __cil_tmp138 = (int )__cil_tmp137;
  __cil_tmp139 = __cil_tmp138 | __cil_tmp135;
  vctl7 = (u32 )__cil_tmp139;
  {
  __cil_tmp140 = intel_crtc->pipe;
  __cil_tmp141 = (unsigned int )__cil_tmp140;
  if (__cil_tmp141 == 1U) {
    tv_ctl = tv_ctl | 1073741824U;
  } else {

  }
  }
  __cil_tmp142 = tv_mode->oversample;
  __cil_tmp143 = (u32 )__cil_tmp142;
  tv_ctl = __cil_tmp143 | tv_ctl;
  {
  __cil_tmp144 = tv_mode->progressive;
  if ((int )__cil_tmp144) {
    tv_ctl = tv_ctl | 131072U;
  } else {

  }
  }
  {
  __cil_tmp145 = tv_mode->trilevel_sync;
  if ((int )__cil_tmp145) {
    tv_ctl = tv_ctl | 2097152U;
  } else {

  }
  }
  {
  __cil_tmp146 = tv_mode->pal_burst;
  if ((int )__cil_tmp146) {
    tv_ctl = tv_ctl | 65536U;
  } else {

  }
  }
  scctl1 = 0U;
  {
  __cil_tmp147 = tv_mode->dda1_inc;
  __cil_tmp148 = (int )__cil_tmp147;
  if (__cil_tmp148 != 0) {
    scctl1 = scctl1 | 2147483648U;
  } else {

  }
  }
  {
  __cil_tmp149 = tv_mode->dda2_inc;
  __cil_tmp150 = (int )__cil_tmp149;
  if (__cil_tmp150 != 0) {
    scctl1 = scctl1 | 1073741824U;
  } else {

  }
  }
  {
  __cil_tmp151 = tv_mode->dda3_inc;
  __cil_tmp152 = (int )__cil_tmp151;
  if (__cil_tmp152 != 0) {
    scctl1 = scctl1 | 536870912U;
  } else {

  }
  }
  __cil_tmp153 = tv_mode->sc_reset;
  __cil_tmp154 = (u32 )__cil_tmp153;
  scctl1 = __cil_tmp154 | scctl1;
  {
  __cil_tmp155 = (struct video_levels const *)0;
  __cil_tmp156 = (unsigned long )__cil_tmp155;
  __cil_tmp157 = (unsigned long )video_levels;
  if (__cil_tmp157 != __cil_tmp156) {
    __cil_tmp158 = video_levels->burst;
    __cil_tmp159 = __cil_tmp158 << 16;
    __cil_tmp160 = (u32 )__cil_tmp159;
    scctl1 = __cil_tmp160 | scctl1;
  } else {

  }
  }
  __cil_tmp161 = tv_mode->dda1_inc;
  __cil_tmp162 = (u32 )__cil_tmp161;
  scctl1 = __cil_tmp162 | scctl1;
  __cil_tmp163 = tv_mode->dda2_inc;
  __cil_tmp164 = (int )__cil_tmp163;
  __cil_tmp165 = tv_mode->dda2_size;
  __cil_tmp166 = __cil_tmp165 << 16;
  __cil_tmp167 = (int )__cil_tmp166;
  __cil_tmp168 = __cil_tmp167 | __cil_tmp164;
  scctl2 = (u32 )__cil_tmp168;
  __cil_tmp169 = tv_mode->dda3_inc;
  __cil_tmp170 = (int )__cil_tmp169;
  __cil_tmp171 = tv_mode->dda3_size;
  __cil_tmp172 = __cil_tmp171 << 16;
  __cil_tmp173 = (int )__cil_tmp172;
  __cil_tmp174 = __cil_tmp173 | __cil_tmp170;
  scctl3 = (u32 )__cil_tmp174;
  {
  __cil_tmp175 = dev->pci_device;
  if (__cil_tmp175 <= 10097) {
    tv_ctl = tv_ctl | 3072U;
  } else {

  }
  }
  {
  i915_write32___9(dev_priv, 426032U, hctl1);
  i915_write32___9(dev_priv, 426036U, hctl2);
  i915_write32___9(dev_priv, 426040U, hctl3);
  i915_write32___9(dev_priv, 426044U, vctl1);
  i915_write32___9(dev_priv, 426048U, vctl2);
  i915_write32___9(dev_priv, 426052U, vctl3);
  i915_write32___9(dev_priv, 426056U, vctl4);
  i915_write32___9(dev_priv, 426060U, vctl5);
  i915_write32___9(dev_priv, 426064U, vctl6);
  i915_write32___9(dev_priv, 426068U, vctl7);
  i915_write32___9(dev_priv, 426080U, scctl1);
  i915_write32___9(dev_priv, 426084U, scctl2);
  i915_write32___9(dev_priv, 426088U, scctl3);
  }
  {
  __cil_tmp176 = (struct color_conversion const *)0;
  __cil_tmp177 = (unsigned long )__cil_tmp176;
  __cil_tmp178 = (unsigned long )color_conversion;
  if (__cil_tmp178 != __cil_tmp177) {
    {
    __cil_tmp179 = color_conversion->gy;
    __cil_tmp180 = (int )__cil_tmp179;
    __cil_tmp181 = color_conversion->ry;
    __cil_tmp182 = (int )__cil_tmp181;
    __cil_tmp183 = __cil_tmp182 << 16;
    __cil_tmp184 = __cil_tmp183 | __cil_tmp180;
    __cil_tmp185 = (u32 )__cil_tmp184;
    i915_write32___9(dev_priv, 426000U, __cil_tmp185);
    __cil_tmp186 = color_conversion->ay;
    __cil_tmp187 = (int )__cil_tmp186;
    __cil_tmp188 = color_conversion->by;
    __cil_tmp189 = (int )__cil_tmp188;
    __cil_tmp190 = __cil_tmp189 << 16;
    __cil_tmp191 = __cil_tmp190 | __cil_tmp187;
    __cil_tmp192 = (u32 )__cil_tmp191;
    i915_write32___9(dev_priv, 426004U, __cil_tmp192);
    __cil_tmp193 = color_conversion->gu;
    __cil_tmp194 = (int )__cil_tmp193;
    __cil_tmp195 = color_conversion->ru;
    __cil_tmp196 = (int )__cil_tmp195;
    __cil_tmp197 = __cil_tmp196 << 16;
    __cil_tmp198 = __cil_tmp197 | __cil_tmp194;
    __cil_tmp199 = (u32 )__cil_tmp198;
    i915_write32___9(dev_priv, 426008U, __cil_tmp199);
    __cil_tmp200 = color_conversion->au;
    __cil_tmp201 = (int )__cil_tmp200;
    __cil_tmp202 = color_conversion->bu;
    __cil_tmp203 = (int )__cil_tmp202;
    __cil_tmp204 = __cil_tmp203 << 16;
    __cil_tmp205 = __cil_tmp204 | __cil_tmp201;
    __cil_tmp206 = (u32 )__cil_tmp205;
    i915_write32___9(dev_priv, 426012U, __cil_tmp206);
    __cil_tmp207 = color_conversion->gv;
    __cil_tmp208 = (int )__cil_tmp207;
    __cil_tmp209 = color_conversion->rv;
    __cil_tmp210 = (int )__cil_tmp209;
    __cil_tmp211 = __cil_tmp210 << 16;
    __cil_tmp212 = __cil_tmp211 | __cil_tmp208;
    __cil_tmp213 = (u32 )__cil_tmp212;
    i915_write32___9(dev_priv, 426016U, __cil_tmp213);
    __cil_tmp214 = color_conversion->av;
    __cil_tmp215 = (int )__cil_tmp214;
    __cil_tmp216 = color_conversion->bv;
    __cil_tmp217 = (int )__cil_tmp216;
    __cil_tmp218 = __cil_tmp217 << 16;
    __cil_tmp219 = __cil_tmp218 | __cil_tmp215;
    __cil_tmp220 = (u32 )__cil_tmp219;
    i915_write32___9(dev_priv, 426020U, __cil_tmp220);
    }
  } else {

  }
  }
  {
  __cil_tmp221 = dev->dev_private;
  __cil_tmp222 = (struct drm_i915_private *)__cil_tmp221;
  __cil_tmp223 = __cil_tmp222->info;
  __cil_tmp224 = __cil_tmp223->gen;
  __cil_tmp225 = (unsigned char )__cil_tmp224;
  __cil_tmp226 = (unsigned int )__cil_tmp225;
  if (__cil_tmp226 > 3U) {
    {
    i915_write32___9(dev_priv, 426024U, 4210688U);
    }
  } else {
    {
    i915_write32___9(dev_priv, 426024U, 6316032U);
    }
  }
  }
  {
  __cil_tmp227 = (struct video_levels const *)0;
  __cil_tmp228 = (unsigned long )__cil_tmp227;
  __cil_tmp229 = (unsigned long )video_levels;
  if (__cil_tmp229 != __cil_tmp228) {
    {
    __cil_tmp230 = video_levels->blank;
    __cil_tmp231 = (int )__cil_tmp230;
    __cil_tmp232 = video_levels->black;
    __cil_tmp233 = __cil_tmp232 << 16;
    __cil_tmp234 = (int )__cil_tmp233;
    __cil_tmp235 = __cil_tmp234 | __cil_tmp231;
    __cil_tmp236 = (u32 )__cil_tmp235;
    i915_write32___9(dev_priv, 426028U, __cil_tmp236);
    }
  } else {

  }
  }
  {
  __cil_tmp237 = pipe * 4096;
  pipeconf_reg = __cil_tmp237 + 458760;
  __cil_tmp238 = intel_crtc->plane;
  __cil_tmp239 = (unsigned int )__cil_tmp238;
  __cil_tmp240 = __cil_tmp239 * 4096U;
  __cil_tmp241 = __cil_tmp240 + 459136U;
  dspcntr_reg = (int )__cil_tmp241;
  __cil_tmp242 = (u32 )pipeconf_reg;
  tmp___1 = i915_read32___11(dev_priv, __cil_tmp242);
  pipeconf = (int )tmp___1;
  __cil_tmp243 = (u32 )dspcntr_reg;
  tmp___2 = i915_read32___11(dev_priv, __cil_tmp243);
  dspcntr = (int )tmp___2;
  __cil_tmp244 = intel_crtc->plane;
  __cil_tmp245 = (unsigned int )__cil_tmp244;
  __cil_tmp246 = __cil_tmp245 * 4096U;
  __cil_tmp247 = __cil_tmp246 + 459140U;
  dspbase_reg = (int )__cil_tmp247;
  xpos = 0;
  ypos = 0;
  __cil_tmp248 = (u32 )dspcntr_reg;
  __cil_tmp249 = (u32 )dspcntr;
  __cil_tmp250 = __cil_tmp249 & 2147483647U;
  i915_write32___9(dev_priv, __cil_tmp248, __cil_tmp250);
  __cil_tmp251 = (u32 )dspbase_reg;
  tmp___3 = i915_read32___11(dev_priv, __cil_tmp251);
  __cil_tmp252 = (u32 )dspbase_reg;
  i915_write32___9(dev_priv, __cil_tmp252, tmp___3);
  }
  {
  __cil_tmp253 = dev->dev_private;
  __cil_tmp254 = (struct drm_i915_private *)__cil_tmp253;
  __cil_tmp255 = __cil_tmp254->info;
  __cil_tmp256 = __cil_tmp255->gen;
  __cil_tmp257 = (unsigned char )__cil_tmp256;
  __cil_tmp258 = (unsigned int )__cil_tmp257;
  if (__cil_tmp258 == 2U) {
    {
    __cil_tmp259 = intel_crtc->pipe;
    __cil_tmp260 = (int )__cil_tmp259;
    intel_wait_for_vblank(dev, __cil_tmp260);
    }
  } else {

  }
  }
  {
  __cil_tmp261 = (u32 )pipeconf_reg;
  __cil_tmp262 = (u32 )pipeconf;
  __cil_tmp263 = __cil_tmp262 & 2147483647U;
  i915_write32___9(dev_priv, __cil_tmp261, __cil_tmp263);
  __cil_tmp264 = intel_crtc->pipe;
  __cil_tmp265 = (int )__cil_tmp264;
  intel_wait_for_pipe_off(dev, __cil_tmp265);
  i915_write32___9(dev_priv, 426112U, 2147483648U);
  __cil_tmp266 = tv_mode->hblank_end;
  __cil_tmp267 = (int )__cil_tmp266;
  __cil_tmp268 = tv_mode->hblank_start;
  __cil_tmp269 = (int )__cil_tmp268;
  __cil_tmp270 = __cil_tmp269 - __cil_tmp267;
  xsize = (unsigned int )__cil_tmp270;
  }
  {
  __cil_tmp271 = tv_mode->progressive;
  if ((int )__cil_tmp271) {
    __cil_tmp272 = tv_mode->nbr_end;
    __cil_tmp273 = (int )__cil_tmp272;
    __cil_tmp274 = __cil_tmp273 + 1;
    ysize = (unsigned int )__cil_tmp274;
  } else {
    __cil_tmp275 = tv_mode->nbr_end;
    __cil_tmp276 = (int )__cil_tmp275;
    __cil_tmp277 = __cil_tmp276 * 2;
    __cil_tmp278 = __cil_tmp277 + 1;
    ysize = (unsigned int )__cil_tmp278;
  }
  }
  {
  __cil_tmp279 = intel_tv->margin[0];
  xpos = __cil_tmp279 + xpos;
  __cil_tmp280 = intel_tv->margin[1];
  ypos = __cil_tmp280 + ypos;
  __cil_tmp281 = intel_tv->margin[2];
  __cil_tmp282 = intel_tv->margin[0];
  __cil_tmp283 = __cil_tmp282 + __cil_tmp281;
  __cil_tmp284 = (unsigned int )__cil_tmp283;
  xsize = xsize - __cil_tmp284;
  __cil_tmp285 = intel_tv->margin[3];
  __cil_tmp286 = intel_tv->margin[1];
  __cil_tmp287 = __cil_tmp286 + __cil_tmp285;
  __cil_tmp288 = (unsigned int )__cil_tmp287;
  ysize = ysize - __cil_tmp288;
  __cil_tmp289 = xpos << 16;
  __cil_tmp290 = __cil_tmp289 | ypos;
  __cil_tmp291 = (u32 )__cil_tmp290;
  i915_write32___9(dev_priv, 426096U, __cil_tmp291);
  __cil_tmp292 = xsize << 16;
  __cil_tmp293 = __cil_tmp292 | ysize;
  i915_write32___9(dev_priv, 426100U, __cil_tmp293);
  __cil_tmp294 = (u32 )pipeconf_reg;
  __cil_tmp295 = (u32 )pipeconf;
  i915_write32___9(dev_priv, __cil_tmp294, __cil_tmp295);
  __cil_tmp296 = (u32 )dspcntr_reg;
  __cil_tmp297 = (u32 )dspcntr;
  i915_write32___9(dev_priv, __cil_tmp296, __cil_tmp297);
  __cil_tmp298 = (u32 )dspbase_reg;
  tmp___4 = i915_read32___11(dev_priv, __cil_tmp298);
  __cil_tmp299 = (u32 )dspbase_reg;
  i915_write32___9(dev_priv, __cil_tmp299, tmp___4);
  j = 0;
  i = 0;
  }
  goto ldv_37883;
  ldv_37882:
  {
  tmp___5 = j;
  j = j + 1;
  __cil_tmp300 = i << 2;
  __cil_tmp301 = __cil_tmp300 + 426240;
  __cil_tmp302 = (u32 )__cil_tmp301;
  __cil_tmp303 = (unsigned long )tmp___5;
  __cil_tmp304 = tv_mode->filter_table;
  __cil_tmp305 = __cil_tmp304 + __cil_tmp303;
  __cil_tmp306 = *__cil_tmp305;
  __cil_tmp307 = (u32 )__cil_tmp306;
  i915_write32___9(dev_priv, __cil_tmp302, __cil_tmp307);
  i = i + 1;
  }
  ldv_37883: ;
  if (i <= 59) {
    goto ldv_37882;
  } else {
    goto ldv_37884;
  }
  ldv_37884:
  i = 0;
  goto ldv_37886;
  ldv_37885:
  {
  tmp___6 = j;
  j = j + 1;
  __cil_tmp308 = i << 2;
  __cil_tmp309 = __cil_tmp308 + 426496;
  __cil_tmp310 = (u32 )__cil_tmp309;
  __cil_tmp311 = (unsigned long )tmp___6;
  __cil_tmp312 = tv_mode->filter_table;
  __cil_tmp313 = __cil_tmp312 + __cil_tmp311;
  __cil_tmp314 = *__cil_tmp313;
  __cil_tmp315 = (u32 )__cil_tmp314;
  i915_write32___9(dev_priv, __cil_tmp310, __cil_tmp315);
  i = i + 1;
  }
  ldv_37886: ;
  if (i <= 59) {
    goto ldv_37885;
  } else {
    goto ldv_37887;
  }
  ldv_37887:
  i = 0;
  goto ldv_37889;
  ldv_37888:
  {
  tmp___7 = j;
  j = j + 1;
  __cil_tmp316 = i << 2;
  __cil_tmp317 = __cil_tmp316 + 426752;
  __cil_tmp318 = (u32 )__cil_tmp317;
  __cil_tmp319 = (unsigned long )tmp___7;
  __cil_tmp320 = tv_mode->filter_table;
  __cil_tmp321 = __cil_tmp320 + __cil_tmp319;
  __cil_tmp322 = *__cil_tmp321;
  __cil_tmp323 = (u32 )__cil_tmp322;
  i915_write32___9(dev_priv, __cil_tmp318, __cil_tmp323);
  i = i + 1;
  }
  ldv_37889: ;
  if (i <= 42) {
    goto ldv_37888;
  } else {
    goto ldv_37890;
  }
  ldv_37890:
  i = 0;
  goto ldv_37892;
  ldv_37891:
  {
  tmp___8 = j;
  j = j + 1;
  __cil_tmp324 = i << 2;
  __cil_tmp325 = __cil_tmp324 + 427008;
  __cil_tmp326 = (u32 )__cil_tmp325;
  __cil_tmp327 = (unsigned long )tmp___8;
  __cil_tmp328 = tv_mode->filter_table;
  __cil_tmp329 = __cil_tmp328 + __cil_tmp327;
  __cil_tmp330 = *__cil_tmp329;
  __cil_tmp331 = (u32 )__cil_tmp330;
  i915_write32___9(dev_priv, __cil_tmp326, __cil_tmp331);
  i = i + 1;
  }
  ldv_37892: ;
  if (i <= 42) {
    goto ldv_37891;
  } else {
    goto ldv_37893;
  }
  ldv_37893:
  {
  tmp___9 = i915_read32___11(dev_priv, 425988U);
  __cil_tmp332 = tmp___9 & 16776960U;
  i915_write32___9(dev_priv, 425988U, __cil_tmp332);
  i915_write32___9(dev_priv, 425984U, tv_ctl);
  }
  return;
}
}
static struct drm_display_mode const reported_modes[1U] = { {{(struct list_head *)0, (struct list_head *)0}, {0U, 0U}, {(char )'N', (char )'T',
                                                                 (char )'S', (char )'C',
                                                                 (char )' ', (char )'4',
                                                                 (char )'8', (char )'0',
                                                                 (char )'i', (char )'\000'},
      0, (enum drm_mode_status )0, 64, 107520, 1280, 1368, 1496, 1712, 0, 1024, 1027,
      1034, 1104, 0, 0U, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
      0, (int *)0, 0, 0, 0}};
static int intel_tv_detect_type(struct intel_tv *intel_tv , struct drm_connector *connector )
{ struct drm_encoder *encoder ;
  struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  unsigned long irqflags ;
  u32 tv_ctl ;
  u32 save_tv_ctl ;
  u32 tv_dac ;
  u32 save_tv_dac ;
  int type ;
  raw_spinlock_t *tmp ;
  struct drm_crtc const *__mptr ;
  unsigned long timeout__ ;
  unsigned long tmp___0 ;
  int ret__ ;
  struct thread_info *tmp___1 ;
  int pfo_ret__ ;
  int tmp___2 ;
  raw_spinlock_t *tmp___3 ;
  void *__cil_tmp21 ;
  uint8_t __cil_tmp22 ;
  int __cil_tmp23 ;
  spinlock_t *__cil_tmp24 ;
  spinlock_t *__cil_tmp25 ;
  void *__cil_tmp26 ;
  void const volatile *__cil_tmp27 ;
  void const volatile *__cil_tmp28 ;
  struct drm_crtc *__cil_tmp29 ;
  struct drm_device *__cil_tmp30 ;
  struct intel_crtc *__cil_tmp31 ;
  enum pipe __cil_tmp32 ;
  int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  long __cil_tmp37 ;
  long __cil_tmp38 ;
  long __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  atomic_t const *__cil_tmp42 ;
  int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  uint8_t __cil_tmp48 ;
  int __cil_tmp49 ;
  spinlock_t *__cil_tmp50 ;
  spinlock_t *__cil_tmp51 ;

  {
  encoder = & intel_tv->base.base;
  dev = encoder->dev;
  __cil_tmp21 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp21;
  {
  __cil_tmp22 = connector->polled;
  __cil_tmp23 = (int )__cil_tmp22;
  if (__cil_tmp23 & 1) {
    {
    __cil_tmp24 = & dev_priv->irq_lock;
    tmp = spinlock_check(__cil_tmp24);
    irqflags = _raw_spin_lock_irqsave(tmp);
    i915_disable_pipestat(dev_priv, 0, 67371008U);
    __cil_tmp25 = & dev_priv->irq_lock;
    spin_unlock_irqrestore(__cil_tmp25, irqflags);
    }
  } else {

  }
  }
  {
  tv_dac = i915_read32___11(dev_priv, 425988U);
  save_tv_dac = tv_dac;
  tv_ctl = i915_read32___11(dev_priv, 425984U);
  save_tv_ctl = tv_ctl;
  tv_ctl = tv_ctl & 2147483640U;
  tv_ctl = tv_ctl | 7U;
  tv_dac = tv_dac & 2415919040U;
  tv_dac = tv_dac | 251658410U;
  i915_write32___9(dev_priv, 425984U, tv_ctl);
  i915_write32___9(dev_priv, 425988U, tv_dac);
  __cil_tmp26 = dev_priv->regs;
  __cil_tmp27 = (void const volatile *)__cil_tmp26;
  __cil_tmp28 = __cil_tmp27 + 425988U;
  readl(__cil_tmp28);
  __cil_tmp29 = intel_tv->base.base.crtc;
  __mptr = (struct drm_crtc const *)__cil_tmp29;
  __cil_tmp30 = intel_tv->base.base.dev;
  __cil_tmp31 = (struct intel_crtc *)__mptr;
  __cil_tmp32 = __cil_tmp31->pipe;
  __cil_tmp33 = (int )__cil_tmp32;
  intel_wait_for_vblank(__cil_tmp30, __cil_tmp33);
  type = -1;
  __cil_tmp34 = (unsigned int const )20U;
  __cil_tmp35 = (unsigned int )__cil_tmp34;
  tmp___0 = msecs_to_jiffies(__cil_tmp35);
  __cil_tmp36 = (unsigned long )jiffies;
  timeout__ = tmp___0 + __cil_tmp36;
  ret__ = 0;
  }
  goto ldv_37931;
  ldv_37930: ;
  {
  __cil_tmp37 = (long )jiffies;
  __cil_tmp38 = (long )timeout__;
  __cil_tmp39 = __cil_tmp38 - __cil_tmp37;
  if (__cil_tmp39 < 0L) {
    ret__ = -110;
    goto ldv_37921;
  } else {

  }
  }
  {
  tmp___1 = current_thread_info();
  }
  {
  __cil_tmp40 = tmp___1->preempt_count;
  __cil_tmp41 = __cil_tmp40 & -268435457;
  if (__cil_tmp41 == 0) {
    if (1) {
      goto case_4;
    } else {
      goto switch_default;
      if (0) {
        __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
        goto ldv_37924;
        __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_37924;
        case_4:
        __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_37924;
        __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_37924;
        switch_default:
        {
        __bad_percpu_size();
        }
      } else {

      }
    }
    ldv_37924:
    {
    __cil_tmp42 = (atomic_t const *)(& kgdb_active);
    tmp___2 = atomic_read(__cil_tmp42);
    }
    if (pfo_ret__ != tmp___2) {
      {
      msleep(1U);
      }
    } else {

    }
  } else {

  }
  }
  ldv_37931:
  {
  tv_dac = i915_read32___11(dev_priv, 425988U);
  }
  {
  __cil_tmp43 = (int )tv_dac;
  if (__cil_tmp43 >= 0) {
    goto ldv_37930;
  } else {
    goto ldv_37921;
  }
  }
  ldv_37921: ;
  if (ret__ == 0) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_tv_detect_type", "TV detected: %x, %x\n",
                        tv_ctl, tv_dac);
    }
    {
    __cil_tmp44 = tv_dac & 1879048192U;
    if (__cil_tmp44 == 805306368U) {
      {
      drm_ut_debug_printk(4U, "drm", "intel_tv_detect_type", "Detected Composite TV connection\n");
      type = 5;
      }
    } else {
      {
      __cil_tmp45 = tv_dac & 1610612736U;
      if (__cil_tmp45 == 1073741824U) {
        {
        drm_ut_debug_printk(4U, "drm", "intel_tv_detect_type", "Detected S-Video TV connection\n");
        type = 6;
        }
      } else {
        {
        __cil_tmp46 = tv_dac & 1879048192U;
        if (__cil_tmp46 == 0U) {
          {
          drm_ut_debug_printk(4U, "drm", "intel_tv_detect_type", "Detected Component TV connection\n");
          type = 8;
          }
        } else {
          {
          drm_ut_debug_printk(4U, "drm", "intel_tv_detect_type", "Unrecognised TV connection\n");
          }
        }
        }
      }
      }
    }
    }
  } else {

  }
  {
  __cil_tmp47 = save_tv_dac & 4160749567U;
  i915_write32___9(dev_priv, 425988U, __cil_tmp47);
  i915_write32___9(dev_priv, 425984U, save_tv_ctl);
  }
  {
  __cil_tmp48 = connector->polled;
  __cil_tmp49 = (int )__cil_tmp48;
  if (__cil_tmp49 & 1) {
    {
    __cil_tmp50 = & dev_priv->irq_lock;
    tmp___3 = spinlock_check(__cil_tmp50);
    irqflags = _raw_spin_lock_irqsave(tmp___3);
    i915_enable_pipestat(dev_priv, 0, 67371008U);
    __cil_tmp51 = & dev_priv->irq_lock;
    spin_unlock_irqrestore(__cil_tmp51, irqflags);
    }
  } else {

  }
  }
  return (type);
}
}
static void intel_tv_find_better_format(struct drm_connector *connector )
{ struct intel_tv *intel_tv ;
  struct intel_tv *tmp ;
  struct tv_mode const *tv_mode ;
  struct tv_mode const *tmp___0 ;
  int i ;
  bool __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct tv_mode const *__cil_tmp12 ;
  bool __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  char const *__cil_tmp18 ;
  struct drm_device *__cil_tmp19 ;
  struct drm_property *__cil_tmp20 ;
  uint64_t __cil_tmp21 ;

  {
  {
  tmp = intel_attached_tv(connector);
  intel_tv = tmp;
  tmp___0 = intel_tv_mode_find(intel_tv);
  tv_mode = tmp___0;
  }
  {
  __cil_tmp7 = tv_mode->component_only;
  __cil_tmp8 = (int )__cil_tmp7;
  __cil_tmp9 = intel_tv->type;
  __cil_tmp10 = __cil_tmp9 == 8;
  if (__cil_tmp10 == __cil_tmp8) {
    return;
  } else {

  }
  }
  i = 0;
  goto ldv_37945;
  ldv_37944:
  __cil_tmp11 = (unsigned long )i;
  __cil_tmp12 = (struct tv_mode const *)(& tv_modes);
  tv_mode = __cil_tmp12 + __cil_tmp11;
  {
  __cil_tmp13 = tv_mode->component_only;
  __cil_tmp14 = (int )__cil_tmp13;
  __cil_tmp15 = intel_tv->type;
  __cil_tmp16 = __cil_tmp15 == 8;
  if (__cil_tmp16 == __cil_tmp14) {
    goto ldv_37943;
  } else {

  }
  }
  i = i + 1;
  ldv_37945: ;
  {
  __cil_tmp17 = (unsigned int )i;
  if (__cil_tmp17 <= 14U) {
    goto ldv_37944;
  } else {
    goto ldv_37943;
  }
  }
  ldv_37943:
  {
  __cil_tmp18 = tv_mode->name;
  intel_tv->tv_format = (char const *)__cil_tmp18;
  __cil_tmp19 = connector->dev;
  __cil_tmp20 = __cil_tmp19->mode_config.tv_mode_property;
  __cil_tmp21 = (uint64_t )i;
  drm_connector_property_set_value(connector, __cil_tmp20, __cil_tmp21);
  }
  return;
}
}
static enum drm_connector_status intel_tv_detect(struct drm_connector *connector ,
                                                 bool force )
{ struct drm_display_mode mode ;
  struct intel_tv *intel_tv ;
  struct intel_tv *tmp ;
  int type ;
  struct intel_load_detect_pipe tmp___0 ;
  bool tmp___1 ;
  struct drm_crtc *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct drm_crtc *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct drm_crtc *__cil_tmp13 ;
  bool __cil_tmp14 ;
  struct intel_encoder *__cil_tmp15 ;
  struct intel_encoder *__cil_tmp16 ;

  {
  {
  tmp = intel_attached_tv(connector);
  intel_tv = tmp;
  mode = (struct drm_display_mode )reported_modes[0];
  drm_mode_set_crtcinfo(& mode, 1);
  }
  {
  __cil_tmp9 = (struct drm_crtc *)0;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = intel_tv->base.base.crtc;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  if (__cil_tmp12 != __cil_tmp10) {
    {
    __cil_tmp13 = intel_tv->base.base.crtc;
    __cil_tmp14 = __cil_tmp13->enabled;
    if ((int )__cil_tmp14) {
      {
      type = intel_tv_detect_type(intel_tv, connector);
      }
    } else {
      goto _L;
    }
    }
  } else
  _L:
  if ((int )force) {
    {
    __cil_tmp15 = & intel_tv->base;
    tmp___1 = intel_get_load_detect_pipe(__cil_tmp15, connector, & mode, & tmp___0);
    }
    if ((int )tmp___1) {
      {
      type = intel_tv_detect_type(intel_tv, connector);
      __cil_tmp16 = & intel_tv->base;
      intel_release_load_detect_pipe(__cil_tmp16, connector, & tmp___0);
      }
    } else {
      return ((enum drm_connector_status )3);
    }
  } else {
    return (connector->status);
  }
  }
  if (type < 0) {
    return ((enum drm_connector_status )2);
  } else {

  }
  {
  intel_tv->type = type;
  intel_tv_find_better_format(connector);
  }
  return ((enum drm_connector_status )1);
}
}
static struct input_res const input_res_table[7U] = { {"640x480", 640, 480},
        {"800x600", 800, 600},
        {"1024x768", 1024, 768},
        {"1280x1024", 1280, 1024},
        {"848x480", 848, 480},
        {"1280x720", 1280, 720},
        {"1920x1080", 1920, 1080}};
static void intel_tv_chose_preferred_modes(struct drm_connector *connector , struct drm_display_mode *mode_ptr )
{ struct intel_tv *intel_tv ;
  struct intel_tv *tmp ;
  struct tv_mode const *tv_mode ;
  struct tv_mode const *tmp___0 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  bool __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;

  {
  {
  tmp = intel_attached_tv(connector);
  intel_tv = tmp;
  tmp___0 = intel_tv_mode_find(intel_tv);
  tv_mode = tmp___0;
  }
  {
  __cil_tmp7 = tv_mode->nbr_end;
  __cil_tmp8 = (int )__cil_tmp7;
  if (__cil_tmp8 <= 479) {
    {
    __cil_tmp9 = mode_ptr->vdisplay;
    if (__cil_tmp9 == 480) {
      __cil_tmp10 = mode_ptr->type;
      mode_ptr->type = __cil_tmp10 | 8;
    } else {
      goto _L;
    }
    }
  } else {
    _L:
    {
    __cil_tmp11 = tv_mode->nbr_end;
    __cil_tmp12 = (int )__cil_tmp11;
    if (__cil_tmp12 > 480) {
      {
      __cil_tmp13 = tv_mode->progressive;
      if ((int )__cil_tmp13) {
        {
        __cil_tmp14 = tv_mode->nbr_end;
        __cil_tmp15 = (int )__cil_tmp14;
        if (__cil_tmp15 <= 719) {
          {
          __cil_tmp16 = mode_ptr->vdisplay;
          if (__cil_tmp16 == 720) {
            __cil_tmp17 = mode_ptr->type;
            mode_ptr->type = __cil_tmp17 | 8;
          } else {
            {
            __cil_tmp18 = mode_ptr->vdisplay;
            if (__cil_tmp18 == 1080) {
              __cil_tmp19 = mode_ptr->type;
              mode_ptr->type = __cil_tmp19 | 8;
            } else {

            }
            }
          }
          }
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
  }
  }
  return;
}
}
static int intel_tv_get_modes(struct drm_connector *connector )
{ struct drm_display_mode *mode_ptr ;
  struct intel_tv *intel_tv ;
  struct intel_tv *tmp ;
  struct tv_mode const *tv_mode ;
  struct tv_mode const *tmp___0 ;
  int j ;
  int count ;
  u64 tmp___1 ;
  struct input_res const *input ;
  unsigned int hactive_s ;
  unsigned int vactive_s ;
  unsigned long __cil_tmp13 ;
  struct input_res const *__cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  bool __cil_tmp25 ;
  _Bool __cil_tmp26 ;
  bool __cil_tmp27 ;
  _Bool __cil_tmp28 ;
  struct drm_device *__cil_tmp29 ;
  struct drm_display_mode *__cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  char (*__cil_tmp33)[32U] ;
  char *__cil_tmp34 ;
  char const *__cil_tmp35 ;
  char const *__cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  int __cil_tmp45 ;
  int __cil_tmp46 ;
  int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  int __cil_tmp49 ;
  unsigned long long __cil_tmp50 ;
  int __cil_tmp51 ;
  unsigned long long __cil_tmp52 ;
  int __cil_tmp53 ;
  u64 __cil_tmp54 ;
  unsigned int __cil_tmp55 ;

  {
  {
  tmp = intel_attached_tv(connector);
  intel_tv = tmp;
  tmp___0 = intel_tv_mode_find(intel_tv);
  tv_mode = tmp___0;
  count = 0;
  j = 0;
  }
  goto ldv_37981;
  ldv_37980:
  __cil_tmp13 = (unsigned long )j;
  __cil_tmp14 = (struct input_res const *)(& input_res_table);
  input = __cil_tmp14 + __cil_tmp13;
  __cil_tmp15 = input->w;
  hactive_s = (unsigned int )__cil_tmp15;
  __cil_tmp16 = input->h;
  vactive_s = (unsigned int )__cil_tmp16;
  {
  __cil_tmp17 = tv_mode->max_srcw;
  __cil_tmp18 = (int )__cil_tmp17;
  if (__cil_tmp18 != 0) {
    {
    __cil_tmp19 = tv_mode->max_srcw;
    __cil_tmp20 = (int )__cil_tmp19;
    __cil_tmp21 = input->w;
    __cil_tmp22 = (int )__cil_tmp21;
    if (__cil_tmp22 > __cil_tmp20) {
      goto ldv_37979;
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp23 = input->w;
  __cil_tmp24 = (int )__cil_tmp23;
  if (__cil_tmp24 > 1024) {
    {
    __cil_tmp25 = tv_mode->progressive;
    __cil_tmp26 = (_Bool )__cil_tmp25;
    if (! __cil_tmp26) {
      {
      __cil_tmp27 = tv_mode->component_only;
      __cil_tmp28 = (_Bool )__cil_tmp27;
      if (! __cil_tmp28) {
        goto ldv_37979;
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp29 = connector->dev;
  mode_ptr = drm_mode_create(__cil_tmp29);
  }
  {
  __cil_tmp30 = (struct drm_display_mode *)0;
  __cil_tmp31 = (unsigned long )__cil_tmp30;
  __cil_tmp32 = (unsigned long )mode_ptr;
  if (__cil_tmp32 == __cil_tmp31) {
    goto ldv_37979;
  } else {

  }
  }
  {
  __cil_tmp33 = & mode_ptr->name;
  __cil_tmp34 = (char *)__cil_tmp33;
  __cil_tmp35 = input->name;
  __cil_tmp36 = (char const *)__cil_tmp35;
  strncpy(__cil_tmp34, __cil_tmp36, 32UL);
  mode_ptr->hdisplay = (int )hactive_s;
  __cil_tmp37 = hactive_s + 1U;
  mode_ptr->hsync_start = (int )__cil_tmp37;
  __cil_tmp38 = hactive_s + 64U;
  mode_ptr->hsync_end = (int )__cil_tmp38;
  }
  {
  __cil_tmp39 = mode_ptr->hsync_start;
  __cil_tmp40 = mode_ptr->hsync_end;
  if (__cil_tmp40 <= __cil_tmp39) {
    __cil_tmp41 = mode_ptr->hsync_start;
    mode_ptr->hsync_end = __cil_tmp41 + 1;
  } else {

  }
  }
  __cil_tmp42 = hactive_s + 96U;
  mode_ptr->htotal = (int )__cil_tmp42;
  mode_ptr->vdisplay = (int )vactive_s;
  __cil_tmp43 = vactive_s + 1U;
  mode_ptr->vsync_start = (int )__cil_tmp43;
  __cil_tmp44 = vactive_s + 32U;
  mode_ptr->vsync_end = (int )__cil_tmp44;
  {
  __cil_tmp45 = mode_ptr->vsync_start;
  __cil_tmp46 = mode_ptr->vsync_end;
  if (__cil_tmp46 <= __cil_tmp45) {
    __cil_tmp47 = mode_ptr->vsync_start;
    mode_ptr->vsync_end = __cil_tmp47 + 1;
  } else {

  }
  }
  {
  __cil_tmp48 = vactive_s + 33U;
  mode_ptr->vtotal = (int )__cil_tmp48;
  __cil_tmp49 = mode_ptr->vtotal;
  __cil_tmp50 = (unsigned long long )__cil_tmp49;
  __cil_tmp51 = tv_mode->refresh;
  __cil_tmp52 = (unsigned long long )__cil_tmp51;
  tmp___1 = __cil_tmp52 * __cil_tmp50;
  __cil_tmp53 = mode_ptr->htotal;
  __cil_tmp54 = (u64 )__cil_tmp53;
  tmp___1 = __cil_tmp54 * tmp___1;
  tmp___1 = div_u64(tmp___1, 1000000U);
  mode_ptr->clock = (int )tmp___1;
  mode_ptr->type = 64;
  intel_tv_chose_preferred_modes(connector, mode_ptr);
  drm_mode_probed_add(connector, mode_ptr);
  count = count + 1;
  }
  ldv_37979:
  j = j + 1;
  ldv_37981: ;
  {
  __cil_tmp55 = (unsigned int )j;
  if (__cil_tmp55 <= 6U) {
    goto ldv_37980;
  } else {
    goto ldv_37982;
  }
  }
  ldv_37982: ;
  return (count);
}
}
static void intel_tv_destroy(struct drm_connector *connector )
{ void const *__cil_tmp2 ;

  {
  {
  drm_sysfs_connector_remove(connector);
  drm_connector_cleanup(connector);
  __cil_tmp2 = (void const *)connector;
  kfree(__cil_tmp2);
  }
  return;
}
}
static int intel_tv_set_property(struct drm_connector *connector , struct drm_property *property ,
                                 uint64_t val )
{ struct drm_device *dev ;
  struct intel_tv *intel_tv ;
  struct intel_tv *tmp ;
  struct drm_crtc *crtc ;
  int ret ;
  bool changed ;
  int tmp___0 ;
  unsigned long __cil_tmp11 ;
  struct drm_property *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  int __cil_tmp14 ;
  uint64_t __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct drm_property *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  int __cil_tmp19 ;
  uint64_t __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  struct drm_property *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  int __cil_tmp24 ;
  uint64_t __cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  struct drm_property *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  int __cil_tmp29 ;
  uint64_t __cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  struct drm_property *__cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  char const *__cil_tmp34 ;
  char const *__cil_tmp35 ;
  struct drm_crtc *__cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  struct drm_display_mode *__cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  struct drm_framebuffer *__cil_tmp42 ;

  {
  {
  dev = connector->dev;
  tmp = intel_attached_tv(connector);
  intel_tv = tmp;
  crtc = intel_tv->base.base.crtc;
  ret = 0;
  changed = (bool )0;
  ret = drm_connector_property_set_value(connector, property, val);
  }
  if (ret < 0) {
    goto out;
  } else {

  }
  {
  __cil_tmp11 = (unsigned long )property;
  __cil_tmp12 = dev->mode_config.tv_left_margin_property;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  if (__cil_tmp13 == __cil_tmp11) {
    {
    __cil_tmp14 = intel_tv->margin[0];
    __cil_tmp15 = (uint64_t )__cil_tmp14;
    if (__cil_tmp15 != val) {
      intel_tv->margin[0] = (int )val;
      changed = (bool )1;
    } else {
      goto _L___2;
    }
    }
  } else {
    _L___2:
    {
    __cil_tmp16 = (unsigned long )property;
    __cil_tmp17 = dev->mode_config.tv_right_margin_property;
    __cil_tmp18 = (unsigned long )__cil_tmp17;
    if (__cil_tmp18 == __cil_tmp16) {
      {
      __cil_tmp19 = intel_tv->margin[2];
      __cil_tmp20 = (uint64_t )__cil_tmp19;
      if (__cil_tmp20 != val) {
        intel_tv->margin[2] = (int )val;
        changed = (bool )1;
      } else {
        goto _L___1;
      }
      }
    } else {
      _L___1:
      {
      __cil_tmp21 = (unsigned long )property;
      __cil_tmp22 = dev->mode_config.tv_top_margin_property;
      __cil_tmp23 = (unsigned long )__cil_tmp22;
      if (__cil_tmp23 == __cil_tmp21) {
        {
        __cil_tmp24 = intel_tv->margin[1];
        __cil_tmp25 = (uint64_t )__cil_tmp24;
        if (__cil_tmp25 != val) {
          intel_tv->margin[1] = (int )val;
          changed = (bool )1;
        } else {
          goto _L___0;
        }
        }
      } else {
        _L___0:
        {
        __cil_tmp26 = (unsigned long )property;
        __cil_tmp27 = dev->mode_config.tv_bottom_margin_property;
        __cil_tmp28 = (unsigned long )__cil_tmp27;
        if (__cil_tmp28 == __cil_tmp26) {
          {
          __cil_tmp29 = intel_tv->margin[3];
          __cil_tmp30 = (uint64_t )__cil_tmp29;
          if (__cil_tmp30 != val) {
            intel_tv->margin[3] = (int )val;
            changed = (bool )1;
          } else {
            goto _L;
          }
          }
        } else {
          _L:
          {
          __cil_tmp31 = (unsigned long )property;
          __cil_tmp32 = dev->mode_config.tv_mode_property;
          __cil_tmp33 = (unsigned long )__cil_tmp32;
          if (__cil_tmp33 == __cil_tmp31) {
            if (val > 14ULL) {
              ret = -22;
              goto out;
            } else {

            }
            {
            __cil_tmp34 = intel_tv->tv_format;
            __cil_tmp35 = (char const *)tv_modes[val].name;
            tmp___0 = strcmp(__cil_tmp34, __cil_tmp35);
            }
            if (tmp___0 == 0) {
              goto out;
            } else {

            }
            intel_tv->tv_format = (char const *)tv_modes[val].name;
            changed = (bool )1;
          } else {
            ret = -22;
            goto out;
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  if ((int )changed) {
    {
    __cil_tmp36 = (struct drm_crtc *)0;
    __cil_tmp37 = (unsigned long )__cil_tmp36;
    __cil_tmp38 = (unsigned long )crtc;
    if (__cil_tmp38 != __cil_tmp37) {
      {
      __cil_tmp39 = & crtc->mode;
      __cil_tmp40 = crtc->x;
      __cil_tmp41 = crtc->y;
      __cil_tmp42 = crtc->fb;
      drm_crtc_helper_set_mode(crtc, __cil_tmp39, __cil_tmp40, __cil_tmp41, __cil_tmp42);
      }
    } else {

    }
    }
  } else {

  }
  out: ;
  return (ret);
}
}
static struct drm_encoder_helper_funcs const intel_tv_helper_funcs =
     {& intel_tv_dpms, (void (*)(struct drm_encoder * ))0, (void (*)(struct drm_encoder * ))0,
    & intel_tv_mode_fixup, & intel_encoder_prepare, & intel_encoder_commit, & intel_tv_mode_set,
    (struct drm_crtc *(*)(struct drm_encoder * ))0, (enum drm_connector_status (*)(struct drm_encoder * ,
                                                                                   struct drm_connector * ))0,
    (void (*)(struct drm_encoder * ))0};
static struct drm_connector_funcs const intel_tv_connector_funcs =
     {& drm_helper_connector_dpms, (void (*)(struct drm_connector * ))0, (void (*)(struct drm_connector * ))0,
    (void (*)(struct drm_connector * ))0, & intel_tv_detect, & drm_helper_probe_single_connector_modes,
    & intel_tv_set_property, & intel_tv_destroy, (void (*)(struct drm_connector * ))0};
static struct drm_connector_helper_funcs const intel_tv_connector_helper_funcs = {& intel_tv_get_modes,
    (int (*)(struct drm_connector * , struct drm_display_mode * ))(& intel_tv_mode_valid),
    & intel_best_encoder};
static struct drm_encoder_funcs const intel_tv_enc_funcs = {(void (*)(struct drm_encoder * ))0, & intel_encoder_destroy};
static int tv_is_present_in_vbt(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct child_device_config *p_child ;
  int i ;
  int ret ;
  void *__cil_tmp6 ;
  int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct child_device_config *__cil_tmp9 ;
  u16 __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  u16 __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  u16 __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  int __cil_tmp16 ;

  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  {
  __cil_tmp7 = dev_priv->child_dev_num;
  if (__cil_tmp7 == 0) {
    return (1);
  } else {

  }
  }
  ret = 0;
  i = 0;
  goto ldv_38013;
  ldv_38012:
  __cil_tmp8 = (unsigned long )i;
  __cil_tmp9 = dev_priv->child_dev;
  p_child = __cil_tmp9 + __cil_tmp8;
  {
  __cil_tmp10 = p_child->device_type;
  __cil_tmp11 = (unsigned int )__cil_tmp10;
  if (__cil_tmp11 != 4105U) {
    {
    __cil_tmp12 = p_child->device_type;
    __cil_tmp13 = (unsigned int )__cil_tmp12;
    if (__cil_tmp13 != 9U) {
      goto ldv_38010;
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp14 = p_child->addin_offset;
  __cil_tmp15 = (unsigned int )__cil_tmp14;
  if (__cil_tmp15 != 0U) {
    ret = 1;
    goto ldv_38011;
  } else {

  }
  }
  ldv_38010:
  i = i + 1;
  ldv_38013: ;
  {
  __cil_tmp16 = dev_priv->child_dev_num;
  if (__cil_tmp16 > i) {
    goto ldv_38012;
  } else {
    goto ldv_38011;
  }
  }
  ldv_38011: ;
  return (ret);
}
}
void intel_tv_init(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct drm_connector *connector ;
  struct intel_tv *intel_tv ;
  struct intel_encoder *intel_encoder ;
  struct intel_connector *intel_connector ;
  u32 tv_dac_on ;
  u32 tv_dac_off ;
  u32 save_tv_dac ;
  char *tv_format_names___0[15U] ;
  int i ;
  int initial_mode ;
  u32 tmp ;
  int tmp___0 ;
  void *tmp___1 ;
  void *tmp___2 ;
  void *__cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned char *__cil_tmp19 ;
  unsigned char *__cil_tmp20 ;
  unsigned char __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  struct intel_tv *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  struct intel_connector *__cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  void const *__cil_tmp33 ;
  struct drm_encoder *__cil_tmp34 ;
  struct drm_encoder *__cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  char **__cil_tmp37 ;
  struct drm_property *__cil_tmp38 ;
  uint64_t __cil_tmp39 ;
  struct drm_property *__cil_tmp40 ;
  int __cil_tmp41 ;
  uint64_t __cil_tmp42 ;
  struct drm_property *__cil_tmp43 ;
  int __cil_tmp44 ;
  uint64_t __cil_tmp45 ;
  struct drm_property *__cil_tmp46 ;
  int __cil_tmp47 ;
  uint64_t __cil_tmp48 ;
  struct drm_property *__cil_tmp49 ;
  int __cil_tmp50 ;
  uint64_t __cil_tmp51 ;

  {
  {
  __cil_tmp17 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp17;
  initial_mode = 0;
  tmp = i915_read32___11(dev_priv, 425984U);
  }
  {
  __cil_tmp18 = tmp & 48U;
  if (__cil_tmp18 == 32U) {
    return;
  } else {

  }
  }
  {
  tmp___0 = tv_is_present_in_vbt(dev);
  }
  if (tmp___0 == 0) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_tv_init", "Integrated TV is not present.\n");
    }
    return;
  } else {

  }
  {
  __cil_tmp19 = (unsigned char *)dev_priv;
  __cil_tmp20 = __cil_tmp19 + 2072UL;
  __cil_tmp21 = *__cil_tmp20;
  __cil_tmp22 = (unsigned int )__cil_tmp21;
  if (__cil_tmp22 == 0U) {
    return;
  } else {

  }
  }
  {
  save_tv_dac = i915_read32___11(dev_priv, 425988U);
  __cil_tmp23 = save_tv_dac | 134217728U;
  i915_write32___9(dev_priv, 425988U, __cil_tmp23);
  tv_dac_on = i915_read32___11(dev_priv, 425988U);
  __cil_tmp24 = save_tv_dac & 4160749567U;
  i915_write32___9(dev_priv, 425988U, __cil_tmp24);
  tv_dac_off = i915_read32___11(dev_priv, 425988U);
  i915_write32___9(dev_priv, 425988U, save_tv_dac);
  }
  {
  __cil_tmp25 = tv_dac_on & 134217728U;
  if (__cil_tmp25 == 0U) {
    return;
  } else {
    {
    __cil_tmp26 = tv_dac_off & 134217728U;
    if (__cil_tmp26 != 0U) {
      return;
    } else {

    }
    }
  }
  }
  {
  tmp___1 = kzalloc(1064UL, 208U);
  intel_tv = (struct intel_tv *)tmp___1;
  }
  {
  __cil_tmp27 = (struct intel_tv *)0;
  __cil_tmp28 = (unsigned long )__cil_tmp27;
  __cil_tmp29 = (unsigned long )intel_tv;
  if (__cil_tmp29 == __cil_tmp28) {
    return;
  } else {

  }
  }
  {
  tmp___2 = kzalloc(1576UL, 208U);
  intel_connector = (struct intel_connector *)tmp___2;
  }
  {
  __cil_tmp30 = (struct intel_connector *)0;
  __cil_tmp31 = (unsigned long )__cil_tmp30;
  __cil_tmp32 = (unsigned long )intel_connector;
  if (__cil_tmp32 == __cil_tmp31) {
    {
    __cil_tmp33 = (void const *)intel_tv;
    kfree(__cil_tmp33);
    }
    return;
  } else {

  }
  }
  {
  intel_encoder = & intel_tv->base;
  connector = & intel_connector->base;
  connector->polled = (uint8_t )2U;
  drm_connector_init(dev, connector, & intel_tv_connector_funcs, 6);
  __cil_tmp34 = & intel_encoder->base;
  drm_encoder_init(dev, __cil_tmp34, & intel_tv_enc_funcs, 4);
  intel_connector_attach_encoder(intel_connector, intel_encoder);
  intel_encoder->type = 5;
  intel_encoder->crtc_mask = 3;
  intel_encoder->clone_mask = 1024;
  intel_encoder->base.possible_crtcs = 3U;
  intel_encoder->base.possible_clones = 32U;
  intel_tv->type = 0;
  intel_tv->margin[0] = 54;
  intel_tv->margin[1] = 36;
  intel_tv->margin[2] = 46;
  intel_tv->margin[3] = 37;
  intel_tv->tv_format = (char const *)tv_modes[initial_mode].name;
  __cil_tmp35 = & intel_encoder->base;
  drm_encoder_helper_add(__cil_tmp35, & intel_tv_helper_funcs);
  drm_connector_helper_add(connector, & intel_tv_connector_helper_funcs);
  connector->interlace_allowed = (bool )0;
  connector->doublescan_allowed = (bool )0;
  i = 0;
  }
  goto ldv_38034;
  ldv_38033:
  tv_format_names___0[i] = (char *)tv_modes[i].name;
  i = i + 1;
  ldv_38034: ;
  {
  __cil_tmp36 = (unsigned int )i;
  if (__cil_tmp36 <= 14U) {
    goto ldv_38033;
  } else {
    goto ldv_38035;
  }
  }
  ldv_38035:
  {
  __cil_tmp37 = (char **)(& tv_format_names___0);
  drm_mode_create_tv_properties(dev, 15, __cil_tmp37);
  __cil_tmp38 = dev->mode_config.tv_mode_property;
  __cil_tmp39 = (uint64_t )initial_mode;
  drm_connector_attach_property(connector, __cil_tmp38, __cil_tmp39);
  __cil_tmp40 = dev->mode_config.tv_left_margin_property;
  __cil_tmp41 = intel_tv->margin[0];
  __cil_tmp42 = (uint64_t )__cil_tmp41;
  drm_connector_attach_property(connector, __cil_tmp40, __cil_tmp42);
  __cil_tmp43 = dev->mode_config.tv_top_margin_property;
  __cil_tmp44 = intel_tv->margin[1];
  __cil_tmp45 = (uint64_t )__cil_tmp44;
  drm_connector_attach_property(connector, __cil_tmp43, __cil_tmp45);
  __cil_tmp46 = dev->mode_config.tv_right_margin_property;
  __cil_tmp47 = intel_tv->margin[2];
  __cil_tmp48 = (uint64_t )__cil_tmp47;
  drm_connector_attach_property(connector, __cil_tmp46, __cil_tmp48);
  __cil_tmp49 = dev->mode_config.tv_bottom_margin_property;
  __cil_tmp50 = intel_tv->margin[3];
  __cil_tmp51 = (uint64_t )__cil_tmp50;
  drm_connector_attach_property(connector, __cil_tmp49, __cil_tmp51);
  drm_sysfs_connector_add(connector);
  }
  return;
}
}
struct intel_dvo_dev_ops sil164_ops ;
struct intel_dvo_dev_ops ch7xxx_ops ;
struct intel_dvo_dev_ops ivch_ops ;
struct intel_dvo_dev_ops tfp410_ops ;
struct intel_dvo_dev_ops ch7017_ops ;
static struct intel_dvo_device const intel_dvo_devices[5U] = { {"sil164", 2, 397664U, 0U, 56, (struct intel_dvo_dev_ops const *)(& sil164_ops),
      (void *)0, (struct i2c_adapter *)0},
        {"ch7xxx", 2, 397664U, 0U, 118, (struct intel_dvo_dev_ops const *)(& ch7xxx_ops),
      (void *)0, (struct i2c_adapter *)0},
        {"ivch", 1, 397600U, 0U, 2, (struct intel_dvo_dev_ops const *)(& ivch_ops),
      (void *)0, (struct i2c_adapter *)0},
        {"tfp410", 2, 397664U, 0U, 56, (struct intel_dvo_dev_ops const *)(& tfp410_ops),
      (void *)0, (struct i2c_adapter *)0},
        {"ch7017", 1, 397664U, 5U, 117, (struct intel_dvo_dev_ops const *)(& ch7017_ops),
      (void *)0, (struct i2c_adapter *)0}};
static struct intel_dvo *enc_to_intel_dvo(struct drm_encoder *encoder )
{ struct drm_encoder const *__mptr ;

  {
  __mptr = (struct drm_encoder const *)encoder;
  return ((struct intel_dvo *)__mptr);
}
}
static struct intel_dvo *intel_attached_dvo(struct drm_connector *connector )
{ struct intel_encoder const *__mptr ;
  struct intel_encoder *tmp ;

  {
  {
  tmp = intel_attached_encoder(connector);
  __mptr = (struct intel_encoder const *)tmp;
  }
  return ((struct intel_dvo *)__mptr);
}
}
static void intel_dvo_dpms(struct drm_encoder *encoder , int mode )
{ struct drm_i915_private *dev_priv ;
  struct intel_dvo *intel_dvo ;
  struct intel_dvo *tmp ;
  u32 dvo_reg ;
  u32 temp ;
  u32 tmp___0 ;
  struct drm_device *__cil_tmp9 ;
  void *__cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  struct intel_dvo_dev_ops const *__cil_tmp12 ;
  void (*__cil_tmp13)(struct intel_dvo_device * , int ) ;
  struct intel_dvo_device *__cil_tmp14 ;
  struct intel_dvo_dev_ops const *__cil_tmp15 ;
  void (*__cil_tmp16)(struct intel_dvo_device * , int ) ;
  struct intel_dvo_device *__cil_tmp17 ;
  unsigned int __cil_tmp18 ;

  {
  {
  __cil_tmp9 = encoder->dev;
  __cil_tmp10 = __cil_tmp9->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  tmp = enc_to_intel_dvo(encoder);
  intel_dvo = tmp;
  dvo_reg = intel_dvo->dev.dvo_reg;
  tmp___0 = i915_read32___13(dev_priv, dvo_reg);
  temp = tmp___0;
  }
  if (mode == 0) {
    {
    __cil_tmp11 = temp | 2147483648U;
    i915_write32___11(dev_priv, dvo_reg, __cil_tmp11);
    i915_read32___13(dev_priv, dvo_reg);
    __cil_tmp12 = intel_dvo->dev.dev_ops;
    __cil_tmp13 = __cil_tmp12->dpms;
    __cil_tmp14 = & intel_dvo->dev;
    (*__cil_tmp13)(__cil_tmp14, mode);
    }
  } else {
    {
    __cil_tmp15 = intel_dvo->dev.dev_ops;
    __cil_tmp16 = __cil_tmp15->dpms;
    __cil_tmp17 = & intel_dvo->dev;
    (*__cil_tmp16)(__cil_tmp17, mode);
    __cil_tmp18 = temp & 2147483647U;
    i915_write32___11(dev_priv, dvo_reg, __cil_tmp18);
    i915_read32___13(dev_priv, dvo_reg);
    }
  }
  return;
}
}
static int intel_dvo_mode_valid(struct drm_connector *connector , struct drm_display_mode *mode )
{ struct intel_dvo *intel_dvo ;
  struct intel_dvo *tmp ;
  int tmp___0 ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  struct drm_display_mode *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  struct drm_display_mode *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct drm_display_mode *__cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  struct drm_display_mode *__cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  struct intel_dvo_dev_ops const *__cil_tmp18 ;
  int (*__cil_tmp19)(struct intel_dvo_device * , struct drm_display_mode * ) ;
  struct intel_dvo_device *__cil_tmp20 ;

  {
  {
  tmp = intel_attached_dvo(connector);
  intel_dvo = tmp;
  }
  {
  __cil_tmp6 = mode->flags;
  __cil_tmp7 = __cil_tmp6 & 32U;
  if (__cil_tmp7 != 0U) {
    return (8);
  } else {

  }
  }
  {
  __cil_tmp8 = (struct drm_display_mode *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = intel_dvo->panel_fixed_mode;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  if (__cil_tmp11 != __cil_tmp9) {
    {
    __cil_tmp12 = intel_dvo->panel_fixed_mode;
    __cil_tmp13 = __cil_tmp12->hdisplay;
    __cil_tmp14 = mode->hdisplay;
    if (__cil_tmp14 > __cil_tmp13) {
      return (29);
    } else {

    }
    }
    {
    __cil_tmp15 = intel_dvo->panel_fixed_mode;
    __cil_tmp16 = __cil_tmp15->vdisplay;
    __cil_tmp17 = mode->vdisplay;
    if (__cil_tmp17 > __cil_tmp16) {
      return (29);
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp18 = intel_dvo->dev.dev_ops;
  __cil_tmp19 = __cil_tmp18->mode_valid;
  __cil_tmp20 = & intel_dvo->dev;
  tmp___0 = (*__cil_tmp19)(__cil_tmp20, mode);
  }
  return (tmp___0);
}
}
static bool intel_dvo_mode_fixup(struct drm_encoder *encoder , struct drm_display_mode *mode ,
                                 struct drm_display_mode *adjusted_mode )
{ struct intel_dvo *intel_dvo ;
  struct intel_dvo *tmp ;
  bool tmp___0 ;
  struct drm_display_mode *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct drm_display_mode *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct drm_display_mode *__cil_tmp11 ;
  struct drm_display_mode *__cil_tmp12 ;
  struct drm_display_mode *__cil_tmp13 ;
  struct drm_display_mode *__cil_tmp14 ;
  struct drm_display_mode *__cil_tmp15 ;
  struct drm_display_mode *__cil_tmp16 ;
  struct drm_display_mode *__cil_tmp17 ;
  struct drm_display_mode *__cil_tmp18 ;
  struct drm_display_mode *__cil_tmp19 ;
  bool (*__cil_tmp20)(struct intel_dvo_device * , struct drm_display_mode * , struct drm_display_mode * ) ;
  unsigned long __cil_tmp21 ;
  struct intel_dvo_dev_ops const *__cil_tmp22 ;
  bool (*__cil_tmp23)(struct intel_dvo_device * , struct drm_display_mode * , struct drm_display_mode * ) ;
  unsigned long __cil_tmp24 ;
  struct intel_dvo_dev_ops const *__cil_tmp25 ;
  bool (*__cil_tmp26)(struct intel_dvo_device * , struct drm_display_mode * , struct drm_display_mode * ) ;
  struct intel_dvo_device *__cil_tmp27 ;

  {
  {
  tmp = enc_to_intel_dvo(encoder);
  intel_dvo = tmp;
  }
  {
  __cil_tmp7 = (struct drm_display_mode *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = intel_dvo->panel_fixed_mode;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  if (__cil_tmp10 != __cil_tmp8) {
    {
    __cil_tmp11 = intel_dvo->panel_fixed_mode;
    adjusted_mode->hdisplay = __cil_tmp11->hdisplay;
    __cil_tmp12 = intel_dvo->panel_fixed_mode;
    adjusted_mode->hsync_start = __cil_tmp12->hsync_start;
    __cil_tmp13 = intel_dvo->panel_fixed_mode;
    adjusted_mode->hsync_end = __cil_tmp13->hsync_end;
    __cil_tmp14 = intel_dvo->panel_fixed_mode;
    adjusted_mode->htotal = __cil_tmp14->htotal;
    __cil_tmp15 = intel_dvo->panel_fixed_mode;
    adjusted_mode->vdisplay = __cil_tmp15->vdisplay;
    __cil_tmp16 = intel_dvo->panel_fixed_mode;
    adjusted_mode->vsync_start = __cil_tmp16->vsync_start;
    __cil_tmp17 = intel_dvo->panel_fixed_mode;
    adjusted_mode->vsync_end = __cil_tmp17->vsync_end;
    __cil_tmp18 = intel_dvo->panel_fixed_mode;
    adjusted_mode->vtotal = __cil_tmp18->vtotal;
    __cil_tmp19 = intel_dvo->panel_fixed_mode;
    adjusted_mode->clock = __cil_tmp19->clock;
    drm_mode_set_crtcinfo(adjusted_mode, 1);
    }
  } else {

  }
  }
  {
  __cil_tmp20 = (bool (* const )(struct intel_dvo_device * , struct drm_display_mode * ,
                                  struct drm_display_mode * ))0;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  __cil_tmp22 = intel_dvo->dev.dev_ops;
  __cil_tmp23 = __cil_tmp22->mode_fixup;
  __cil_tmp24 = (unsigned long )__cil_tmp23;
  if (__cil_tmp24 != __cil_tmp21) {
    {
    __cil_tmp25 = intel_dvo->dev.dev_ops;
    __cil_tmp26 = __cil_tmp25->mode_fixup;
    __cil_tmp27 = & intel_dvo->dev;
    tmp___0 = (*__cil_tmp26)(__cil_tmp27, mode, adjusted_mode);
    }
    return (tmp___0);
  } else {

  }
  }
  return ((bool )1);
}
}
static void intel_dvo_mode_set(struct drm_encoder *encoder , struct drm_display_mode *mode ,
                               struct drm_display_mode *adjusted_mode )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_crtc *intel_crtc ;
  struct drm_crtc const *__mptr ;
  struct intel_dvo *intel_dvo ;
  struct intel_dvo *tmp ;
  int pipe ;
  u32 dvo_val ;
  u32 dvo_reg ;
  u32 dvo_srcdim_reg ;
  int dpll_reg ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  void *__cil_tmp17 ;
  struct drm_crtc *__cil_tmp18 ;
  enum pipe __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  struct intel_dvo_dev_ops const *__cil_tmp24 ;
  void (*__cil_tmp25)(struct intel_dvo_device * , struct drm_display_mode * , struct drm_display_mode * ) ;
  struct intel_dvo_device *__cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  u32 __cil_tmp31 ;
  u32 __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  u32 __cil_tmp38 ;

  {
  {
  dev = encoder->dev;
  __cil_tmp17 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp17;
  __cil_tmp18 = encoder->crtc;
  __mptr = (struct drm_crtc const *)__cil_tmp18;
  intel_crtc = (struct intel_crtc *)__mptr;
  tmp = enc_to_intel_dvo(encoder);
  intel_dvo = tmp;
  __cil_tmp19 = intel_crtc->pipe;
  pipe = (int )__cil_tmp19;
  dvo_reg = intel_dvo->dev.dvo_reg;
  __cil_tmp20 = pipe + 6149;
  dpll_reg = __cil_tmp20 * 4;
  }
  {
  __cil_tmp21 = (int )dvo_reg;
  if (__cil_tmp21 == 397600) {
    goto case_397600;
  } else {
    {
    __cil_tmp22 = (int )dvo_reg;
    if (__cil_tmp22 == 397632) {
      goto case_397632;
    } else {
      {
      __cil_tmp23 = (int )dvo_reg;
      if (__cil_tmp23 == 397664) {
        goto case_397664;
      } else {
        goto switch_default;
        if (0) {
          case_397600: ;
          switch_default:
          dvo_srcdim_reg = 397604U;
          goto ldv_37647;
          case_397632:
          dvo_srcdim_reg = 397636U;
          goto ldv_37647;
          case_397664:
          dvo_srcdim_reg = 397668U;
          goto ldv_37647;
        } else {

        }
      }
      }
    }
    }
  }
  }
  ldv_37647:
  {
  __cil_tmp24 = intel_dvo->dev.dev_ops;
  __cil_tmp25 = __cil_tmp24->mode_set;
  __cil_tmp26 = & intel_dvo->dev;
  (*__cil_tmp25)(__cil_tmp26, mode, adjusted_mode);
  tmp___0 = i915_read32___13(dev_priv, dvo_reg);
  dvo_val = tmp___0 & 117440576U;
  dvo_val = dvo_val | 16516U;
  }
  if (pipe == 1) {
    dvo_val = dvo_val | 1073741824U;
  } else {

  }
  dvo_val = dvo_val | 268435456U;
  {
  __cil_tmp27 = adjusted_mode->flags;
  __cil_tmp28 = (int )__cil_tmp27;
  if (__cil_tmp28 & 1) {
    dvo_val = dvo_val | 8U;
  } else {

  }
  }
  {
  __cil_tmp29 = adjusted_mode->flags;
  __cil_tmp30 = __cil_tmp29 & 4U;
  if (__cil_tmp30 != 0U) {
    dvo_val = dvo_val | 16U;
  } else {

  }
  }
  {
  __cil_tmp31 = (u32 )dpll_reg;
  tmp___1 = i915_read32___13(dev_priv, __cil_tmp31);
  __cil_tmp32 = (u32 )dpll_reg;
  __cil_tmp33 = tmp___1 | 1073741824U;
  i915_write32___11(dev_priv, __cil_tmp32, __cil_tmp33);
  __cil_tmp34 = adjusted_mode->vdisplay;
  __cil_tmp35 = adjusted_mode->hdisplay;
  __cil_tmp36 = __cil_tmp35 << 12;
  __cil_tmp37 = __cil_tmp36 | __cil_tmp34;
  __cil_tmp38 = (u32 )__cil_tmp37;
  i915_write32___11(dev_priv, dvo_srcdim_reg, __cil_tmp38);
  i915_write32___11(dev_priv, dvo_reg, dvo_val);
  }
  return;
}
}
static enum drm_connector_status intel_dvo_detect(struct drm_connector *connector ,
                                                  bool force )
{ struct intel_dvo *intel_dvo ;
  struct intel_dvo *tmp ;
  enum drm_connector_status tmp___0 ;
  struct intel_dvo_dev_ops const *__cil_tmp6 ;
  enum drm_connector_status (*__cil_tmp7)(struct intel_dvo_device * ) ;
  struct intel_dvo_device *__cil_tmp8 ;

  {
  {
  tmp = intel_attached_dvo(connector);
  intel_dvo = tmp;
  __cil_tmp6 = intel_dvo->dev.dev_ops;
  __cil_tmp7 = __cil_tmp6->detect;
  __cil_tmp8 = & intel_dvo->dev;
  tmp___0 = (*__cil_tmp7)(__cil_tmp8);
  }
  return (tmp___0);
}
}
static int intel_dvo_get_modes(struct drm_connector *connector )
{ struct intel_dvo *intel_dvo ;
  struct intel_dvo *tmp ;
  struct drm_i915_private *dev_priv ;
  int tmp___0 ;
  struct drm_display_mode *mode ;
  struct drm_device *__cil_tmp7 ;
  void *__cil_tmp8 ;
  struct intel_gmbus *__cil_tmp9 ;
  struct intel_gmbus *__cil_tmp10 ;
  struct i2c_adapter *__cil_tmp11 ;
  struct list_head *__cil_tmp12 ;
  struct list_head const *__cil_tmp13 ;
  struct drm_display_mode *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct drm_display_mode *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct drm_device *__cil_tmp18 ;
  struct drm_display_mode *__cil_tmp19 ;
  struct drm_display_mode const *__cil_tmp20 ;
  struct drm_display_mode *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  unsigned long __cil_tmp23 ;

  {
  {
  tmp = intel_attached_dvo(connector);
  intel_dvo = tmp;
  __cil_tmp7 = connector->dev;
  __cil_tmp8 = __cil_tmp7->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp8;
  __cil_tmp9 = dev_priv->gmbus;
  __cil_tmp10 = __cil_tmp9 + 4UL;
  __cil_tmp11 = & __cil_tmp10->adapter;
  intel_ddc_get_modes(connector, __cil_tmp11);
  __cil_tmp12 = & connector->probed_modes;
  __cil_tmp13 = (struct list_head const *)__cil_tmp12;
  tmp___0 = list_empty(__cil_tmp13);
  }
  if (tmp___0 == 0) {
    return (1);
  } else {

  }
  {
  __cil_tmp14 = (struct drm_display_mode *)0;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = intel_dvo->panel_fixed_mode;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  if (__cil_tmp17 != __cil_tmp15) {
    {
    __cil_tmp18 = connector->dev;
    __cil_tmp19 = intel_dvo->panel_fixed_mode;
    __cil_tmp20 = (struct drm_display_mode const *)__cil_tmp19;
    mode = drm_mode_duplicate(__cil_tmp18, __cil_tmp20);
    }
    {
    __cil_tmp21 = (struct drm_display_mode *)0;
    __cil_tmp22 = (unsigned long )__cil_tmp21;
    __cil_tmp23 = (unsigned long )mode;
    if (__cil_tmp23 != __cil_tmp22) {
      {
      drm_mode_probed_add(connector, mode);
      }
      return (1);
    } else {

    }
    }
  } else {

  }
  }
  return (0);
}
}
static void intel_dvo_destroy(struct drm_connector *connector )
{ void const *__cil_tmp2 ;

  {
  {
  drm_sysfs_connector_remove(connector);
  drm_connector_cleanup(connector);
  __cil_tmp2 = (void const *)connector;
  kfree(__cil_tmp2);
  }
  return;
}
}
static struct drm_encoder_helper_funcs const intel_dvo_helper_funcs =
     {& intel_dvo_dpms, (void (*)(struct drm_encoder * ))0, (void (*)(struct drm_encoder * ))0,
    & intel_dvo_mode_fixup, & intel_encoder_prepare, & intel_encoder_commit, & intel_dvo_mode_set,
    (struct drm_crtc *(*)(struct drm_encoder * ))0, (enum drm_connector_status (*)(struct drm_encoder * ,
                                                                                   struct drm_connector * ))0,
    (void (*)(struct drm_encoder * ))0};
static struct drm_connector_funcs const intel_dvo_connector_funcs =
     {& drm_helper_connector_dpms, (void (*)(struct drm_connector * ))0, (void (*)(struct drm_connector * ))0,
    (void (*)(struct drm_connector * ))0, & intel_dvo_detect, & drm_helper_probe_single_connector_modes,
    (int (*)(struct drm_connector * , struct drm_property * , uint64_t ))0, & intel_dvo_destroy,
    (void (*)(struct drm_connector * ))0};
static struct drm_connector_helper_funcs const intel_dvo_connector_helper_funcs = {& intel_dvo_get_modes,
    & intel_dvo_mode_valid, & intel_best_encoder};
static void intel_dvo_enc_destroy(struct drm_encoder *encoder )
{ struct intel_dvo *intel_dvo ;
  struct intel_dvo *tmp ;
  void (*__cil_tmp4)(struct intel_dvo_device * ) ;
  unsigned long __cil_tmp5 ;
  struct intel_dvo_dev_ops const *__cil_tmp6 ;
  void (*__cil_tmp7)(struct intel_dvo_device * ) ;
  unsigned long __cil_tmp8 ;
  struct intel_dvo_dev_ops const *__cil_tmp9 ;
  void (*__cil_tmp10)(struct intel_dvo_device * ) ;
  struct intel_dvo_device *__cil_tmp11 ;
  struct drm_display_mode *__cil_tmp12 ;
  void const *__cil_tmp13 ;

  {
  {
  tmp = enc_to_intel_dvo(encoder);
  intel_dvo = tmp;
  }
  {
  __cil_tmp4 = (void (* const )(struct intel_dvo_device * ))0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = intel_dvo->dev.dev_ops;
  __cil_tmp7 = __cil_tmp6->destroy;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  if (__cil_tmp8 != __cil_tmp5) {
    {
    __cil_tmp9 = intel_dvo->dev.dev_ops;
    __cil_tmp10 = __cil_tmp9->destroy;
    __cil_tmp11 = & intel_dvo->dev;
    (*__cil_tmp10)(__cil_tmp11);
    }
  } else {

  }
  }
  {
  __cil_tmp12 = intel_dvo->panel_fixed_mode;
  __cil_tmp13 = (void const *)__cil_tmp12;
  kfree(__cil_tmp13);
  intel_encoder_destroy(encoder);
  }
  return;
}
}
static struct drm_encoder_funcs const intel_dvo_enc_funcs = {(void (*)(struct drm_encoder * ))0, & intel_dvo_enc_destroy};
static struct drm_display_mode *intel_dvo_get_current_mode(struct drm_connector *connector )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct intel_dvo *intel_dvo ;
  struct intel_dvo *tmp ;
  uint32_t dvo_val ;
  u32 tmp___0 ;
  struct drm_display_mode *mode ;
  struct drm_crtc *crtc ;
  int pipe ;
  void *__cil_tmp11 ;
  u32 __cil_tmp12 ;
  int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  struct drm_crtc *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct drm_display_mode *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;

  {
  {
  dev = connector->dev;
  __cil_tmp11 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp11;
  tmp = intel_attached_dvo(connector);
  intel_dvo = tmp;
  __cil_tmp12 = intel_dvo->dev.dvo_reg;
  tmp___0 = i915_read32___13(dev_priv, __cil_tmp12);
  dvo_val = tmp___0;
  mode = (struct drm_display_mode *)0;
  }
  {
  __cil_tmp13 = (int )dvo_val;
  if (__cil_tmp13 < 0) {
    {
    __cil_tmp14 = dvo_val & 1073741824U;
    pipe = __cil_tmp14 != 0U;
    crtc = intel_get_crtc_for_pipe(dev, pipe);
    }
    {
    __cil_tmp15 = (struct drm_crtc *)0;
    __cil_tmp16 = (unsigned long )__cil_tmp15;
    __cil_tmp17 = (unsigned long )crtc;
    if (__cil_tmp17 != __cil_tmp16) {
      {
      mode = intel_crtc_mode_get(dev, crtc);
      }
      {
      __cil_tmp18 = (struct drm_display_mode *)0;
      __cil_tmp19 = (unsigned long )__cil_tmp18;
      __cil_tmp20 = (unsigned long )mode;
      if (__cil_tmp20 != __cil_tmp19) {
        __cil_tmp21 = mode->type;
        mode->type = __cil_tmp21 | 8;
        {
        __cil_tmp22 = dvo_val & 8U;
        if (__cil_tmp22 != 0U) {
          __cil_tmp23 = mode->flags;
          mode->flags = __cil_tmp23 | 1U;
        } else {

        }
        }
        {
        __cil_tmp24 = dvo_val & 16U;
        if (__cil_tmp24 != 0U) {
          __cil_tmp25 = mode->flags;
          mode->flags = __cil_tmp25 | 4U;
        } else {

        }
        }
      } else {

      }
      }
    } else {

    }
    }
  } else {

  }
  }
  return (mode);
}
}
void intel_dvo_init(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct intel_encoder *intel_encoder ;
  struct intel_dvo *intel_dvo ;
  struct intel_connector *intel_connector ;
  int i ;
  int encoder_type ;
  void *tmp ;
  void *tmp___0 ;
  struct drm_connector *connector ;
  struct intel_dvo_device const *dvo ;
  struct i2c_adapter *i2c ;
  int gpio ;
  bool tmp___1 ;
  int tmp___2 ;
  void *__cil_tmp16 ;
  struct intel_dvo *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  struct intel_connector *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  void const *__cil_tmp23 ;
  struct drm_encoder *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct intel_dvo_device const *__cil_tmp26 ;
  u32 __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  u32 __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  struct intel_gmbus *__cil_tmp33 ;
  struct intel_gmbus *__cil_tmp34 ;
  struct intel_dvo_device __cil_tmp35 ;
  struct intel_dvo_dev_ops const *__cil_tmp36 ;
  bool (*__cil_tmp37)(struct intel_dvo_device * , struct i2c_adapter * ) ;
  struct intel_dvo_device *__cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  int __cil_tmp42 ;
  struct drm_encoder *__cil_tmp43 ;
  int __cil_tmp44 ;
  int __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  struct drm_encoder *__cil_tmp47 ;
  void const *__cil_tmp48 ;
  void const *__cil_tmp49 ;

  {
  {
  __cil_tmp16 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp16;
  encoder_type = 0;
  tmp = kzalloc(160UL, 208U);
  intel_dvo = (struct intel_dvo *)tmp;
  }
  {
  __cil_tmp17 = (struct intel_dvo *)0;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  __cil_tmp19 = (unsigned long )intel_dvo;
  if (__cil_tmp19 == __cil_tmp18) {
    return;
  } else {

  }
  }
  {
  tmp___0 = kzalloc(1576UL, 208U);
  intel_connector = (struct intel_connector *)tmp___0;
  }
  {
  __cil_tmp20 = (struct intel_connector *)0;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  __cil_tmp22 = (unsigned long )intel_connector;
  if (__cil_tmp22 == __cil_tmp21) {
    {
    __cil_tmp23 = (void const *)intel_dvo;
    kfree(__cil_tmp23);
    }
    return;
  } else {

  }
  }
  {
  intel_encoder = & intel_dvo->base;
  __cil_tmp24 = & intel_encoder->base;
  drm_encoder_init(dev, __cil_tmp24, & intel_dvo_enc_funcs, encoder_type);
  i = 0;
  }
  goto ldv_37702;
  ldv_37701:
  connector = & intel_connector->base;
  __cil_tmp25 = (unsigned long )i;
  __cil_tmp26 = (struct intel_dvo_device const *)(& intel_dvo_devices);
  dvo = __cil_tmp26 + __cil_tmp25;
  {
  __cil_tmp27 = dvo->gpio;
  __cil_tmp28 = (unsigned int )__cil_tmp27;
  if (__cil_tmp28 != 0U) {
    __cil_tmp29 = dvo->gpio;
    gpio = (int )__cil_tmp29;
  } else {
    {
    __cil_tmp30 = dvo->type;
    __cil_tmp31 = (int )__cil_tmp30;
    if (__cil_tmp31 == 1) {
      gpio = 1;
    } else {
      gpio = 5;
    }
    }
  }
  }
  {
  __cil_tmp32 = (unsigned long )gpio;
  __cil_tmp33 = dev_priv->gmbus;
  __cil_tmp34 = __cil_tmp33 + __cil_tmp32;
  i2c = & __cil_tmp34->adapter;
  __cil_tmp35 = *dvo;
  intel_dvo->dev = (struct intel_dvo_device )__cil_tmp35;
  __cil_tmp36 = dvo->dev_ops;
  __cil_tmp37 = __cil_tmp36->init;
  __cil_tmp38 = & intel_dvo->dev;
  tmp___1 = (*__cil_tmp37)(__cil_tmp38, i2c);
  }
  if (tmp___1) {
    tmp___2 = 0;
  } else {
    tmp___2 = 1;
  }
  if (tmp___2) {
    goto ldv_37697;
  } else {

  }
  intel_encoder->type = 2;
  intel_encoder->crtc_mask = 3;
  {
  __cil_tmp39 = dvo->type;
  __cil_tmp40 = (int )__cil_tmp39;
  if (__cil_tmp40 == 2) {
    goto case_2;
  } else {
    {
    __cil_tmp41 = dvo->type;
    __cil_tmp42 = (int )__cil_tmp41;
    if (__cil_tmp42 == 1) {
      goto case_1;
    } else
    if (0) {
      case_2:
      {
      intel_encoder->clone_mask = 33280;
      drm_connector_init(dev, connector, & intel_dvo_connector_funcs, 2);
      encoder_type = 2;
      }
      goto ldv_37699;
      case_1:
      {
      intel_encoder->clone_mask = 65536;
      drm_connector_init(dev, connector, & intel_dvo_connector_funcs, 7);
      encoder_type = 3;
      }
      goto ldv_37699;
    } else {

    }
    }
  }
  }
  ldv_37699:
  {
  drm_connector_helper_add(connector, & intel_dvo_connector_helper_funcs);
  connector->display_info.subpixel_order = (enum subpixel_order )1;
  connector->interlace_allowed = (bool )0;
  connector->doublescan_allowed = (bool )0;
  __cil_tmp43 = & intel_encoder->base;
  drm_encoder_helper_add(__cil_tmp43, & intel_dvo_helper_funcs);
  intel_connector_attach_encoder(intel_connector, intel_encoder);
  }
  {
  __cil_tmp44 = dvo->type;
  __cil_tmp45 = (int )__cil_tmp44;
  if (__cil_tmp45 == 1) {
    {
    intel_dvo->panel_fixed_mode = intel_dvo_get_current_mode(connector);
    intel_dvo->panel_wants_dither = (bool )1;
    }
  } else {

  }
  }
  {
  drm_sysfs_connector_add(connector);
  }
  return;
  ldv_37697:
  i = i + 1;
  ldv_37702: ;
  {
  __cil_tmp46 = (unsigned int )i;
  if (__cil_tmp46 <= 4U) {
    goto ldv_37701;
  } else {
    goto ldv_37703;
  }
  }
  ldv_37703:
  {
  __cil_tmp47 = & intel_encoder->base;
  drm_encoder_cleanup(__cil_tmp47);
  __cil_tmp48 = (void const *)intel_dvo;
  kfree(__cil_tmp48);
  __cil_tmp49 = (void const *)intel_connector;
  kfree(__cil_tmp49);
  }
  return;
}
}
__inline static void trace_i915_ring_wait_begin(struct intel_ring_buffer *ring )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp10 ;
  struct tracepoint_func **__cil_tmp11 ;
  struct tracepoint_func * volatile *__cil_tmp12 ;
  struct tracepoint_func * volatile __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  struct tracepoint_func *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  void (*__cil_tmp19)(void * , struct intel_ring_buffer * ) ;
  void *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;

  {
  {
  __cil_tmp10 = & __tracepoint_i915_ring_wait_begin.key;
  tmp___1 = static_branch(__cil_tmp10);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp11 = & __tracepoint_i915_ring_wait_begin.funcs;
    __cil_tmp12 = (struct tracepoint_func * volatile *)__cil_tmp11;
    __cil_tmp13 = *__cil_tmp12;
    _________p1 = (struct tracepoint_func *)__cil_tmp13;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp14 = (int const )344;
          __cil_tmp15 = (int )__cil_tmp14;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp15);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp16 = (struct tracepoint_func *)0;
    __cil_tmp17 = (unsigned long )__cil_tmp16;
    __cil_tmp18 = (unsigned long )it_func_ptr;
    if (__cil_tmp18 != __cil_tmp17) {
      ldv_36114:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp19 = (void (*)(void * , struct intel_ring_buffer * ))it_func;
      (*__cil_tmp19)(__data, ring);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp20 = (void *)0;
      __cil_tmp21 = (unsigned long )__cil_tmp20;
      __cil_tmp22 = it_func_ptr->func;
      __cil_tmp23 = (unsigned long )__cil_tmp22;
      if (__cil_tmp23 != __cil_tmp21) {
        goto ldv_36114;
      } else {
        goto ldv_36115;
      }
      }
      ldv_36115: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
__inline static void trace_i915_ring_wait_end(struct intel_ring_buffer *ring )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp10 ;
  struct tracepoint_func **__cil_tmp11 ;
  struct tracepoint_func * volatile *__cil_tmp12 ;
  struct tracepoint_func * volatile __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  struct tracepoint_func *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  void (*__cil_tmp19)(void * , struct intel_ring_buffer * ) ;
  void *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;

  {
  {
  __cil_tmp10 = & __tracepoint_i915_ring_wait_end.key;
  tmp___1 = static_branch(__cil_tmp10);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp11 = & __tracepoint_i915_ring_wait_end.funcs;
    __cil_tmp12 = (struct tracepoint_func * volatile *)__cil_tmp11;
    __cil_tmp13 = *__cil_tmp12;
    _________p1 = (struct tracepoint_func *)__cil_tmp13;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp14 = (int const )349;
          __cil_tmp15 = (int )__cil_tmp14;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp15);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp16 = (struct tracepoint_func *)0;
    __cil_tmp17 = (unsigned long )__cil_tmp16;
    __cil_tmp18 = (unsigned long )it_func_ptr;
    if (__cil_tmp18 != __cil_tmp17) {
      ldv_36145:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp19 = (void (*)(void * , struct intel_ring_buffer * ))it_func;
      (*__cil_tmp19)(__data, ring);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp20 = (void *)0;
      __cil_tmp21 = (unsigned long )__cil_tmp20;
      __cil_tmp22 = it_func_ptr->func;
      __cil_tmp23 = (unsigned long )__cil_tmp22;
      if (__cil_tmp23 != __cil_tmp21) {
        goto ldv_36145;
      } else {
        goto ldv_36146;
      }
      }
      ldv_36146: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
__inline static int ring_space(struct intel_ring_buffer *ring )
{ int space ;
  u32 __cil_tmp3 ;
  u32 __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  int __cil_tmp8 ;

  {
  __cil_tmp3 = ring->tail;
  __cil_tmp4 = ring->head;
  __cil_tmp5 = __cil_tmp4 & 2097148U;
  __cil_tmp6 = __cil_tmp5 - __cil_tmp3;
  __cil_tmp7 = __cil_tmp6 - 8U;
  space = (int )__cil_tmp7;
  if (space < 0) {
    __cil_tmp8 = ring->size;
    space = __cil_tmp8 + space;
  } else {

  }
  return (space);
}
}
static u32 i915_gem_get_seqno(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  u32 seqno ;
  void *__cil_tmp4 ;
  uint32_t __cil_tmp5 ;
  uint32_t __cil_tmp6 ;

  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp4;
  seqno = dev_priv->next_seqno;
  __cil_tmp5 = dev_priv->next_seqno;
  dev_priv->next_seqno = __cil_tmp5 + 1U;
  {
  __cil_tmp6 = dev_priv->next_seqno;
  if (__cil_tmp6 == 0U) {
    dev_priv->next_seqno = 1U;
  } else {

  }
  }
  return (seqno);
}
}
static int render_ring_flush(struct intel_ring_buffer *ring , u32 invalidate_domains ,
                             u32 flush_domains )
{ struct drm_device *dev ;
  u32 cmd ;
  int ret ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  void *__cil_tmp9 ;
  struct drm_i915_private *__cil_tmp10 ;
  struct intel_device_info const *__cil_tmp11 ;
  u8 __cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  void *__cil_tmp18 ;
  struct drm_i915_private *__cil_tmp19 ;
  struct intel_device_info const *__cil_tmp20 ;
  unsigned char *__cil_tmp21 ;
  unsigned char *__cil_tmp22 ;
  unsigned char __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  void *__cil_tmp25 ;
  struct drm_i915_private *__cil_tmp26 ;
  struct intel_device_info const *__cil_tmp27 ;
  u8 __cil_tmp28 ;
  unsigned char __cil_tmp29 ;
  unsigned int __cil_tmp30 ;

  {
  dev = ring->dev;
  cmd = 33554436U;
  {
  __cil_tmp7 = invalidate_domains | flush_domains;
  __cil_tmp8 = __cil_tmp7 & 2U;
  if (__cil_tmp8 != 0U) {
    cmd = cmd & 4294967291U;
  } else {

  }
  }
  {
  __cil_tmp9 = dev->dev_private;
  __cil_tmp10 = (struct drm_i915_private *)__cil_tmp9;
  __cil_tmp11 = __cil_tmp10->info;
  __cil_tmp12 = __cil_tmp11->gen;
  __cil_tmp13 = (unsigned char )__cil_tmp12;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  if (__cil_tmp14 <= 3U) {
    {
    __cil_tmp15 = invalidate_domains & 4U;
    if (__cil_tmp15 != 0U) {
      cmd = cmd | 1U;
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp16 = invalidate_domains & 16U;
  if (__cil_tmp16 != 0U) {
    cmd = cmd | 2U;
  } else {

  }
  }
  {
  __cil_tmp17 = invalidate_domains & 8U;
  if (__cil_tmp17 != 0U) {
    {
    __cil_tmp18 = dev->dev_private;
    __cil_tmp19 = (struct drm_i915_private *)__cil_tmp18;
    __cil_tmp20 = __cil_tmp19->info;
    __cil_tmp21 = (unsigned char *)__cil_tmp20;
    __cil_tmp22 = __cil_tmp21 + 1UL;
    __cil_tmp23 = *__cil_tmp22;
    __cil_tmp24 = (unsigned int )__cil_tmp23;
    if (__cil_tmp24 != 0U) {
      cmd = cmd | 32U;
    } else {
      {
      __cil_tmp25 = dev->dev_private;
      __cil_tmp26 = (struct drm_i915_private *)__cil_tmp25;
      __cil_tmp27 = __cil_tmp26->info;
      __cil_tmp28 = __cil_tmp27->gen;
      __cil_tmp29 = (unsigned char )__cil_tmp28;
      __cil_tmp30 = (unsigned int )__cil_tmp29;
      if (__cil_tmp30 == 5U) {
        cmd = cmd | 32U;
      } else {

      }
      }
    }
    }
  } else {

  }
  }
  {
  ret = intel_ring_begin(ring, 2);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  intel_ring_emit(ring, cmd);
  intel_ring_emit(ring, 0U);
  intel_ring_advance(ring);
  }
  return (0);
}
}
static void ring_write_tail(struct intel_ring_buffer *ring , u32 value )
{ drm_i915_private_t *dev_priv ;
  struct drm_device *__cil_tmp4 ;
  void *__cil_tmp5 ;
  u32 __cil_tmp6 ;
  u32 __cil_tmp7 ;

  {
  {
  __cil_tmp4 = ring->dev;
  __cil_tmp5 = __cil_tmp4->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  __cil_tmp6 = ring->mmio_base;
  __cil_tmp7 = __cil_tmp6 + 48U;
  i915_write32___11(dev_priv, __cil_tmp7, value);
  }
  return;
}
}
u32 intel_ring_get_active_head(struct intel_ring_buffer *ring )
{ drm_i915_private_t *dev_priv ;
  u32 acthd_reg ;
  u32 tmp ;
  u32 tmp___0 ;
  struct drm_device *__cil_tmp6 ;
  void *__cil_tmp7 ;
  struct drm_device *__cil_tmp8 ;
  void *__cil_tmp9 ;
  struct drm_i915_private *__cil_tmp10 ;
  struct intel_device_info const *__cil_tmp11 ;
  u8 __cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  u32 __cil_tmp15 ;

  {
  __cil_tmp6 = ring->dev;
  __cil_tmp7 = __cil_tmp6->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp7;
  {
  __cil_tmp8 = ring->dev;
  __cil_tmp9 = __cil_tmp8->dev_private;
  __cil_tmp10 = (struct drm_i915_private *)__cil_tmp9;
  __cil_tmp11 = __cil_tmp10->info;
  __cil_tmp12 = __cil_tmp11->gen;
  __cil_tmp13 = (unsigned char )__cil_tmp12;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  if (__cil_tmp14 > 3U) {
    __cil_tmp15 = ring->mmio_base;
    tmp = __cil_tmp15 + 116U;
  } else {
    tmp = 8392U;
  }
  }
  {
  acthd_reg = tmp;
  tmp___0 = i915_read32___13(dev_priv, acthd_reg);
  }
  return (tmp___0);
}
}
static int init_ring_common(struct intel_ring_buffer *ring )
{ drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_object *obj ;
  u32 head ;
  u32 tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  u32 tmp___3 ;
  u32 tmp___4 ;
  u32 tmp___5 ;
  u32 tmp___6 ;
  u32 tmp___7 ;
  u32 tmp___8 ;
  u32 tmp___9 ;
  u32 tmp___10 ;
  u32 tmp___11 ;
  u32 tmp___12 ;
  u32 tmp___13 ;
  u32 tmp___14 ;
  u32 tmp___15 ;
  u32 tmp___16 ;
  int tmp___17 ;
  struct drm_device *__cil_tmp24 ;
  void *__cil_tmp25 ;
  u32 __cil_tmp26 ;
  u32 __cil_tmp27 ;
  u32 __cil_tmp28 ;
  u32 __cil_tmp29 ;
  void (*__cil_tmp30)(struct intel_ring_buffer * , u32 ) ;
  u32 __cil_tmp31 ;
  u32 __cil_tmp32 ;
  uint32_t __cil_tmp33 ;
  u32 __cil_tmp34 ;
  u32 __cil_tmp35 ;
  u32 __cil_tmp36 ;
  u32 __cil_tmp37 ;
  u32 __cil_tmp38 ;
  u32 __cil_tmp39 ;
  u32 __cil_tmp40 ;
  u32 __cil_tmp41 ;
  u32 __cil_tmp42 ;
  u32 __cil_tmp43 ;
  char const *__cil_tmp44 ;
  u32 __cil_tmp45 ;
  u32 __cil_tmp46 ;
  u32 __cil_tmp47 ;
  u32 __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  u32 __cil_tmp50 ;
  u32 __cil_tmp51 ;
  u32 __cil_tmp52 ;
  u32 __cil_tmp53 ;
  u32 __cil_tmp54 ;
  u32 __cil_tmp55 ;
  u32 __cil_tmp56 ;
  u32 __cil_tmp57 ;
  char const *__cil_tmp58 ;
  u32 __cil_tmp59 ;
  u32 __cil_tmp60 ;
  int __cil_tmp61 ;
  u32 __cil_tmp62 ;
  u32 __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  u32 __cil_tmp66 ;
  u32 __cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  u32 __cil_tmp69 ;
  u32 __cil_tmp70 ;
  uint32_t __cil_tmp71 ;
  u32 __cil_tmp72 ;
  u32 __cil_tmp73 ;
  unsigned int __cil_tmp74 ;
  u32 __cil_tmp75 ;
  u32 __cil_tmp76 ;
  u32 __cil_tmp77 ;
  u32 __cil_tmp78 ;
  u32 __cil_tmp79 ;
  u32 __cil_tmp80 ;
  u32 __cil_tmp81 ;
  u32 __cil_tmp82 ;
  char const *__cil_tmp83 ;
  struct drm_device *__cil_tmp84 ;
  struct drm_device *__cil_tmp85 ;
  u32 __cil_tmp86 ;
  u32 __cil_tmp87 ;
  u32 __cil_tmp88 ;
  u32 __cil_tmp89 ;

  {
  {
  __cil_tmp24 = ring->dev;
  __cil_tmp25 = __cil_tmp24->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp25;
  obj = ring->obj;
  __cil_tmp26 = ring->mmio_base;
  __cil_tmp27 = __cil_tmp26 + 60U;
  i915_write32___11(dev_priv, __cil_tmp27, 0U);
  __cil_tmp28 = ring->mmio_base;
  __cil_tmp29 = __cil_tmp28 + 52U;
  i915_write32___11(dev_priv, __cil_tmp29, 0U);
  __cil_tmp30 = ring->write_tail;
  (*__cil_tmp30)(ring, 0U);
  __cil_tmp31 = ring->mmio_base;
  __cil_tmp32 = __cil_tmp31 + 56U;
  __cil_tmp33 = obj->gtt_offset;
  i915_write32___11(dev_priv, __cil_tmp32, __cil_tmp33);
  __cil_tmp34 = ring->mmio_base;
  __cil_tmp35 = __cil_tmp34 + 52U;
  tmp = i915_read32___13(dev_priv, __cil_tmp35);
  head = tmp & 2097148U;
  }
  if (head != 0U) {
    {
    __cil_tmp36 = ring->mmio_base;
    __cil_tmp37 = __cil_tmp36 + 56U;
    tmp___0 = i915_read32___13(dev_priv, __cil_tmp37);
    __cil_tmp38 = ring->mmio_base;
    __cil_tmp39 = __cil_tmp38 + 48U;
    tmp___1 = i915_read32___13(dev_priv, __cil_tmp39);
    __cil_tmp40 = ring->mmio_base;
    __cil_tmp41 = __cil_tmp40 + 52U;
    tmp___2 = i915_read32___13(dev_priv, __cil_tmp41);
    __cil_tmp42 = ring->mmio_base;
    __cil_tmp43 = __cil_tmp42 + 60U;
    tmp___3 = i915_read32___13(dev_priv, __cil_tmp43);
    __cil_tmp44 = ring->name;
    drm_ut_debug_printk(4U, "drm", "init_ring_common", "%s head not reset to zero ctl %08x head %08x tail %08x start %08x\n",
                        __cil_tmp44, tmp___3, tmp___2, tmp___1, tmp___0);
    __cil_tmp45 = ring->mmio_base;
    __cil_tmp46 = __cil_tmp45 + 52U;
    i915_write32___11(dev_priv, __cil_tmp46, 0U);
    __cil_tmp47 = ring->mmio_base;
    __cil_tmp48 = __cil_tmp47 + 52U;
    tmp___8 = i915_read32___13(dev_priv, __cil_tmp48);
    }
    {
    __cil_tmp49 = tmp___8 & 2097148U;
    if (__cil_tmp49 != 0U) {
      {
      __cil_tmp50 = ring->mmio_base;
      __cil_tmp51 = __cil_tmp50 + 56U;
      tmp___4 = i915_read32___13(dev_priv, __cil_tmp51);
      __cil_tmp52 = ring->mmio_base;
      __cil_tmp53 = __cil_tmp52 + 48U;
      tmp___5 = i915_read32___13(dev_priv, __cil_tmp53);
      __cil_tmp54 = ring->mmio_base;
      __cil_tmp55 = __cil_tmp54 + 52U;
      tmp___6 = i915_read32___13(dev_priv, __cil_tmp55);
      __cil_tmp56 = ring->mmio_base;
      __cil_tmp57 = __cil_tmp56 + 60U;
      tmp___7 = i915_read32___13(dev_priv, __cil_tmp57);
      __cil_tmp58 = ring->name;
      drm_err("init_ring_common", "failed to set %s head to zero ctl %08x head %08x tail %08x start %08x\n",
              __cil_tmp58, tmp___7, tmp___6, tmp___5, tmp___4);
      }
    } else {

    }
    }
  } else {

  }
  {
  __cil_tmp59 = ring->mmio_base;
  __cil_tmp60 = __cil_tmp59 + 60U;
  __cil_tmp61 = ring->size;
  __cil_tmp62 = (u32 )__cil_tmp61;
  __cil_tmp63 = __cil_tmp62 - 4096U;
  __cil_tmp64 = __cil_tmp63 & 2093056U;
  __cil_tmp65 = __cil_tmp64 | 3U;
  i915_write32___11(dev_priv, __cil_tmp60, __cil_tmp65);
  __cil_tmp66 = ring->mmio_base;
  __cil_tmp67 = __cil_tmp66 + 60U;
  tmp___13 = i915_read32___13(dev_priv, __cil_tmp67);
  }
  {
  __cil_tmp68 = tmp___13 & 1U;
  if (__cil_tmp68 == 0U) {
    goto _L;
  } else {
    {
    __cil_tmp69 = ring->mmio_base;
    __cil_tmp70 = __cil_tmp69 + 56U;
    tmp___14 = i915_read32___13(dev_priv, __cil_tmp70);
    }
    {
    __cil_tmp71 = obj->gtt_offset;
    if (tmp___14 != __cil_tmp71) {
      goto _L;
    } else {
      {
      __cil_tmp72 = ring->mmio_base;
      __cil_tmp73 = __cil_tmp72 + 52U;
      tmp___15 = i915_read32___13(dev_priv, __cil_tmp73);
      }
      {
      __cil_tmp74 = tmp___15 & 2097148U;
      if (__cil_tmp74 != 0U) {
        _L:
        {
        __cil_tmp75 = ring->mmio_base;
        __cil_tmp76 = __cil_tmp75 + 56U;
        tmp___9 = i915_read32___13(dev_priv, __cil_tmp76);
        __cil_tmp77 = ring->mmio_base;
        __cil_tmp78 = __cil_tmp77 + 48U;
        tmp___10 = i915_read32___13(dev_priv, __cil_tmp78);
        __cil_tmp79 = ring->mmio_base;
        __cil_tmp80 = __cil_tmp79 + 52U;
        tmp___11 = i915_read32___13(dev_priv, __cil_tmp80);
        __cil_tmp81 = ring->mmio_base;
        __cil_tmp82 = __cil_tmp81 + 60U;
        tmp___12 = i915_read32___13(dev_priv, __cil_tmp82);
        __cil_tmp83 = ring->name;
        drm_err("init_ring_common", "%s initialization failed ctl %08x head %08x tail %08x start %08x\n",
                __cil_tmp83, tmp___12, tmp___11, tmp___10, tmp___9);
        }
        return (-5);
      } else {

      }
      }
    }
    }
  }
  }
  {
  __cil_tmp84 = ring->dev;
  tmp___17 = drm_core_check_feature(__cil_tmp84, 8192);
  }
  if (tmp___17 == 0) {
    {
    __cil_tmp85 = ring->dev;
    i915_kernel_lost_context(__cil_tmp85);
    }
  } else {
    {
    __cil_tmp86 = ring->mmio_base;
    __cil_tmp87 = __cil_tmp86 + 52U;
    ring->head = i915_read32___13(dev_priv, __cil_tmp87);
    __cil_tmp88 = ring->mmio_base;
    __cil_tmp89 = __cil_tmp88 + 48U;
    tmp___16 = i915_read32___13(dev_priv, __cil_tmp89);
    ring->tail = tmp___16 & 2097144U;
    ring->space = ring_space(ring);
    }
  }
  return (0);
}
}
static int init_pipe_control(struct intel_ring_buffer *ring )
{ struct pipe_control *pc ;
  struct drm_i915_gem_object *obj ;
  int ret ;
  void *tmp ;
  void *tmp___0 ;
  void *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct pipe_control *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct drm_device *__cil_tmp14 ;
  struct drm_i915_gem_object *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  bool __cil_tmp18 ;
  struct page **__cil_tmp19 ;
  struct page *__cil_tmp20 ;
  u32 volatile *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  u32 volatile *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  struct drm_gem_object *__cil_tmp25 ;
  void const *__cil_tmp26 ;

  {
  {
  __cil_tmp7 = (void *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = ring->private;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  if (__cil_tmp10 != __cil_tmp8) {
    return (0);
  } else {

  }
  }
  {
  tmp = kmalloc(24UL, 208U);
  pc = (struct pipe_control *)tmp;
  }
  {
  __cil_tmp11 = (struct pipe_control *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = (unsigned long )pc;
  if (__cil_tmp13 == __cil_tmp12) {
    return (-12);
  } else {

  }
  }
  {
  __cil_tmp14 = ring->dev;
  obj = i915_gem_alloc_object(__cil_tmp14, 4096UL);
  }
  {
  __cil_tmp15 = (struct drm_i915_gem_object *)0;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  __cil_tmp17 = (unsigned long )obj;
  if (__cil_tmp17 == __cil_tmp16) {
    {
    drm_err("init_pipe_control", "Failed to allocate seqno page\n");
    ret = -12;
    }
    goto err;
  } else {

  }
  }
  {
  obj->cache_level = (unsigned char)1;
  __cil_tmp18 = (bool )1;
  ret = i915_gem_object_pin(obj, 4096U, __cil_tmp18);
  }
  if (ret != 0) {
    goto err_unref;
  } else {

  }
  {
  pc->gtt_offset = obj->gtt_offset;
  __cil_tmp19 = obj->pages;
  __cil_tmp20 = *__cil_tmp19;
  tmp___0 = kmap(__cil_tmp20);
  pc->cpu_page = (u32 volatile *)tmp___0;
  }
  {
  __cil_tmp21 = (u32 volatile *)0;
  __cil_tmp22 = (unsigned long )__cil_tmp21;
  __cil_tmp23 = pc->cpu_page;
  __cil_tmp24 = (unsigned long )__cil_tmp23;
  if (__cil_tmp24 == __cil_tmp22) {
    goto err_unpin;
  } else {

  }
  }
  pc->obj = obj;
  ring->private = (void *)pc;
  return (0);
  err_unpin:
  {
  i915_gem_object_unpin(obj);
  }
  err_unref:
  {
  __cil_tmp25 = & obj->base;
  drm_gem_object_unreference(__cil_tmp25);
  }
  err:
  {
  __cil_tmp26 = (void const *)pc;
  kfree(__cil_tmp26);
  }
  return (ret);
}
}
static void cleanup_pipe_control(struct intel_ring_buffer *ring )
{ struct pipe_control *pc ;
  struct drm_i915_gem_object *obj ;
  void *__cil_tmp4 ;
  void *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  void *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct page **__cil_tmp9 ;
  struct page *__cil_tmp10 ;
  struct drm_gem_object *__cil_tmp11 ;
  void const *__cil_tmp12 ;

  {
  __cil_tmp4 = ring->private;
  pc = (struct pipe_control *)__cil_tmp4;
  {
  __cil_tmp5 = (void *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = ring->private;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  if (__cil_tmp8 == __cil_tmp6) {
    return;
  } else {

  }
  }
  {
  obj = pc->obj;
  __cil_tmp9 = obj->pages;
  __cil_tmp10 = *__cil_tmp9;
  kunmap(__cil_tmp10);
  i915_gem_object_unpin(obj);
  __cil_tmp11 = & obj->base;
  drm_gem_object_unreference(__cil_tmp11);
  __cil_tmp12 = (void const *)pc;
  kfree(__cil_tmp12);
  ring->private = (void *)0;
  }
  return;
}
}
static int init_render_ring(struct intel_ring_buffer *ring )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  int ret ;
  int tmp ;
  int mode ;
  void *__cil_tmp7 ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  u8 __cil_tmp11 ;
  unsigned char __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  u8 __cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  void *__cil_tmp20 ;
  struct drm_i915_private *__cil_tmp21 ;
  struct intel_device_info const *__cil_tmp22 ;
  u8 __cil_tmp23 ;
  unsigned char __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  u32 __cil_tmp26 ;
  void *__cil_tmp27 ;
  struct drm_i915_private *__cil_tmp28 ;
  struct intel_device_info const *__cil_tmp29 ;
  u8 __cil_tmp30 ;
  unsigned char __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  void *__cil_tmp33 ;
  struct drm_i915_private *__cil_tmp34 ;
  struct intel_device_info const *__cil_tmp35 ;
  u8 __cil_tmp36 ;
  unsigned char __cil_tmp37 ;
  unsigned int __cil_tmp38 ;

  {
  {
  dev = ring->dev;
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  tmp = init_ring_common(ring);
  ret = tmp;
  }
  {
  __cil_tmp8 = dev->dev_private;
  __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
  __cil_tmp10 = __cil_tmp9->info;
  __cil_tmp11 = __cil_tmp10->gen;
  __cil_tmp12 = (unsigned char )__cil_tmp11;
  __cil_tmp13 = (unsigned int )__cil_tmp12;
  if (__cil_tmp13 > 3U) {
    mode = 4194368;
    {
    __cil_tmp14 = dev->dev_private;
    __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
    __cil_tmp16 = __cil_tmp15->info;
    __cil_tmp17 = __cil_tmp16->gen;
    __cil_tmp18 = (unsigned char )__cil_tmp17;
    __cil_tmp19 = (unsigned int )__cil_tmp18;
    if (__cil_tmp19 == 6U) {
      mode = mode | 134219776;
    } else {
      {
      __cil_tmp20 = dev->dev_private;
      __cil_tmp21 = (struct drm_i915_private *)__cil_tmp20;
      __cil_tmp22 = __cil_tmp21->info;
      __cil_tmp23 = __cil_tmp22->gen;
      __cil_tmp24 = (unsigned char )__cil_tmp23;
      __cil_tmp25 = (unsigned int )__cil_tmp24;
      if (__cil_tmp25 == 7U) {
        mode = mode | 134219776;
      } else {

      }
      }
    }
    }
    {
    __cil_tmp26 = (u32 )mode;
    i915_write32___11(dev_priv, 8348U, __cil_tmp26);
    }
  } else {

  }
  }
  {
  __cil_tmp27 = dev->dev_private;
  __cil_tmp28 = (struct drm_i915_private *)__cil_tmp27;
  __cil_tmp29 = __cil_tmp28->info;
  __cil_tmp30 = __cil_tmp29->gen;
  __cil_tmp31 = (unsigned char )__cil_tmp30;
  __cil_tmp32 = (unsigned int )__cil_tmp31;
  if (__cil_tmp32 > 5U) {

  } else {
    {
    __cil_tmp33 = dev->dev_private;
    __cil_tmp34 = (struct drm_i915_private *)__cil_tmp33;
    __cil_tmp35 = __cil_tmp34->info;
    __cil_tmp36 = __cil_tmp35->gen;
    __cil_tmp37 = (unsigned char )__cil_tmp36;
    __cil_tmp38 = (unsigned int )__cil_tmp37;
    if (__cil_tmp38 == 5U) {
      {
      ret = init_pipe_control(ring);
      }
      if (ret != 0) {
        return (ret);
      } else {

      }
    } else {

    }
    }
  }
  }
  return (ret);
}
}
static void render_ring_cleanup(struct intel_ring_buffer *ring )
{ void *__cil_tmp2 ;
  unsigned long __cil_tmp3 ;
  void *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;

  {
  {
  __cil_tmp2 = (void *)0;
  __cil_tmp3 = (unsigned long )__cil_tmp2;
  __cil_tmp4 = ring->private;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  if (__cil_tmp5 == __cil_tmp3) {
    return;
  } else {

  }
  }
  {
  cleanup_pipe_control(ring);
  }
  return;
}
}
static void update_semaphore(struct intel_ring_buffer *ring , int i , u32 seqno )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  int id ;
  void *__cil_tmp7 ;
  struct intel_ring_buffer (*__cil_tmp8)[3U] ;
  long __cil_tmp9 ;
  long __cil_tmp10 ;
  long __cil_tmp11 ;
  long __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  u32 __cil_tmp15 ;
  u32 __cil_tmp16 ;
  u32 __cil_tmp17 ;
  u32 __cil_tmp18 ;

  {
  {
  dev = ring->dev;
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp8 = & dev_priv->ring;
  __cil_tmp9 = (long )__cil_tmp8;
  __cil_tmp10 = (long )ring;
  __cil_tmp11 = __cil_tmp10 - __cil_tmp9;
  __cil_tmp12 = __cil_tmp11 / 456L;
  id = (int )__cil_tmp12;
  __cil_tmp13 = 2 - i;
  id = __cil_tmp13 + id;
  id = id % 3;
  intel_ring_emit(ring, 186908673U);
  intel_ring_emit(ring, seqno);
  __cil_tmp14 = i * 4;
  __cil_tmp15 = (u32 )__cil_tmp14;
  __cil_tmp16 = dev_priv->ring[id].mmio_base;
  __cil_tmp17 = __cil_tmp16 + __cil_tmp15;
  __cil_tmp18 = __cil_tmp17 + 64U;
  intel_ring_emit(ring, __cil_tmp18);
  }
  return;
}
}
static int gen6_add_request(struct intel_ring_buffer *ring , u32 *result )
{ u32 seqno ;
  int ret ;
  struct drm_device *__cil_tmp5 ;

  {
  {
  ret = intel_ring_begin(ring, 10);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp5 = ring->dev;
  seqno = i915_gem_get_seqno(__cil_tmp5);
  update_semaphore(ring, 0, seqno);
  update_semaphore(ring, 1, seqno);
  intel_ring_emit(ring, 276824065U);
  intel_ring_emit(ring, 128U);
  intel_ring_emit(ring, seqno);
  intel_ring_emit(ring, 16777216U);
  intel_ring_advance(ring);
  *result = seqno;
  }
  return (0);
}
}
int intel_ring_sync(struct intel_ring_buffer *ring , struct intel_ring_buffer *to ,
                    u32 seqno )
{ int ret ;
  u32 tmp ;
  u32 __cil_tmp6 ;
  unsigned int __cil_tmp7 ;

  {
  {
  ret = intel_ring_begin(ring, 4);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  tmp = intel_ring_sync_index(ring, to);
  __cil_tmp6 = tmp << 17;
  __cil_tmp7 = __cil_tmp6 | 185860097U;
  intel_ring_emit(ring, __cil_tmp7);
  intel_ring_emit(ring, seqno);
  intel_ring_emit(ring, 0U);
  intel_ring_emit(ring, 0U);
  intel_ring_advance(ring);
  }
  return (0);
}
}
static int pc_render_add_request(struct intel_ring_buffer *ring , u32 *result )
{ struct drm_device *dev ;
  u32 seqno ;
  u32 tmp ;
  struct pipe_control *pc ;
  u32 scratch_addr ;
  int ret ;
  void *__cil_tmp9 ;
  u32 __cil_tmp10 ;
  u32 __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  u32 __cil_tmp19 ;
  unsigned int __cil_tmp20 ;

  {
  {
  dev = ring->dev;
  tmp = i915_gem_get_seqno(dev);
  seqno = tmp;
  __cil_tmp9 = ring->private;
  pc = (struct pipe_control *)__cil_tmp9;
  __cil_tmp10 = pc->gtt_offset;
  scratch_addr = __cil_tmp10 + 128U;
  ret = intel_ring_begin(ring, 32);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  intel_ring_emit(ring, 2046841858U);
  __cil_tmp11 = pc->gtt_offset;
  __cil_tmp12 = __cil_tmp11 | 4U;
  intel_ring_emit(ring, __cil_tmp12);
  intel_ring_emit(ring, seqno);
  intel_ring_emit(ring, 0U);
  intel_ring_emit(ring, 2046844930U);
  __cil_tmp13 = scratch_addr | 4U;
  intel_ring_emit(ring, __cil_tmp13);
  intel_ring_emit(ring, 0U);
  intel_ring_emit(ring, 0U);
  scratch_addr = scratch_addr + 128U;
  intel_ring_emit(ring, 2046844930U);
  __cil_tmp14 = scratch_addr | 4U;
  intel_ring_emit(ring, __cil_tmp14);
  intel_ring_emit(ring, 0U);
  intel_ring_emit(ring, 0U);
  scratch_addr = scratch_addr + 128U;
  intel_ring_emit(ring, 2046844930U);
  __cil_tmp15 = scratch_addr | 4U;
  intel_ring_emit(ring, __cil_tmp15);
  intel_ring_emit(ring, 0U);
  intel_ring_emit(ring, 0U);
  scratch_addr = scratch_addr + 128U;
  intel_ring_emit(ring, 2046844930U);
  __cil_tmp16 = scratch_addr | 4U;
  intel_ring_emit(ring, __cil_tmp16);
  intel_ring_emit(ring, 0U);
  intel_ring_emit(ring, 0U);
  scratch_addr = scratch_addr + 128U;
  intel_ring_emit(ring, 2046844930U);
  __cil_tmp17 = scratch_addr | 4U;
  intel_ring_emit(ring, __cil_tmp17);
  intel_ring_emit(ring, 0U);
  intel_ring_emit(ring, 0U);
  scratch_addr = scratch_addr + 128U;
  intel_ring_emit(ring, 2046844930U);
  __cil_tmp18 = scratch_addr | 4U;
  intel_ring_emit(ring, __cil_tmp18);
  intel_ring_emit(ring, 0U);
  intel_ring_emit(ring, 0U);
  intel_ring_emit(ring, 2046842114U);
  __cil_tmp19 = pc->gtt_offset;
  __cil_tmp20 = __cil_tmp19 | 4U;
  intel_ring_emit(ring, __cil_tmp20);
  intel_ring_emit(ring, seqno);
  intel_ring_emit(ring, 0U);
  intel_ring_advance(ring);
  *result = seqno;
  }
  return (0);
}
}
static int render_ring_add_request(struct intel_ring_buffer *ring , u32 *result )
{ struct drm_device *dev ;
  u32 seqno ;
  u32 tmp ;
  int ret ;

  {
  {
  dev = ring->dev;
  tmp = i915_gem_get_seqno(dev);
  seqno = tmp;
  ret = intel_ring_begin(ring, 4);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  intel_ring_emit(ring, 276824065U);
  intel_ring_emit(ring, 128U);
  intel_ring_emit(ring, seqno);
  intel_ring_emit(ring, 16777216U);
  intel_ring_advance(ring);
  *result = seqno;
  }
  return (0);
}
}
static u32 ring_get_seqno(struct intel_ring_buffer *ring )
{ u32 tmp ;

  {
  {
  tmp = intel_read_status_page(ring, 32);
  }
  return (tmp);
}
}
static u32 pc_render_get_seqno(struct intel_ring_buffer *ring )
{ struct pipe_control *pc ;
  void *__cil_tmp3 ;
  u32 volatile *__cil_tmp4 ;
  u32 volatile __cil_tmp5 ;

  {
  __cil_tmp3 = ring->private;
  pc = (struct pipe_control *)__cil_tmp3;
  {
  __cil_tmp4 = pc->cpu_page;
  __cil_tmp5 = *__cil_tmp4;
  return ((u32 )__cil_tmp5);
  }
}
}
static void ironlake_enable_irq(drm_i915_private_t *dev_priv , u32 mask )
{ u32 __cil_tmp3 ;
  u32 __cil_tmp4 ;
  u32 __cil_tmp5 ;
  void *__cil_tmp6 ;
  void const volatile *__cil_tmp7 ;
  void const volatile *__cil_tmp8 ;

  {
  {
  __cil_tmp3 = ~ mask;
  __cil_tmp4 = dev_priv->gt_irq_mask;
  dev_priv->gt_irq_mask = __cil_tmp4 & __cil_tmp3;
  __cil_tmp5 = dev_priv->gt_irq_mask;
  i915_write32___11(dev_priv, 278548U, __cil_tmp5);
  __cil_tmp6 = dev_priv->regs;
  __cil_tmp7 = (void const volatile *)__cil_tmp6;
  __cil_tmp8 = __cil_tmp7 + 278548U;
  readl(__cil_tmp8);
  }
  return;
}
}
static void ironlake_disable_irq(drm_i915_private_t *dev_priv , u32 mask )
{ u32 __cil_tmp3 ;
  u32 __cil_tmp4 ;
  void *__cil_tmp5 ;
  void const volatile *__cil_tmp6 ;
  void const volatile *__cil_tmp7 ;

  {
  {
  __cil_tmp3 = dev_priv->gt_irq_mask;
  dev_priv->gt_irq_mask = __cil_tmp3 | mask;
  __cil_tmp4 = dev_priv->gt_irq_mask;
  i915_write32___11(dev_priv, 278548U, __cil_tmp4);
  __cil_tmp5 = dev_priv->regs;
  __cil_tmp6 = (void const volatile *)__cil_tmp5;
  __cil_tmp7 = __cil_tmp6 + 278548U;
  readl(__cil_tmp7);
  }
  return;
}
}
static void i915_enable_irq(drm_i915_private_t *dev_priv , u32 mask )
{ u32 __cil_tmp3 ;
  u32 __cil_tmp4 ;
  u32 __cil_tmp5 ;
  void *__cil_tmp6 ;
  void const volatile *__cil_tmp7 ;
  void const volatile *__cil_tmp8 ;

  {
  {
  __cil_tmp3 = ~ mask;
  __cil_tmp4 = dev_priv->irq_mask;
  dev_priv->irq_mask = __cil_tmp4 & __cil_tmp3;
  __cil_tmp5 = dev_priv->irq_mask;
  i915_write32___11(dev_priv, 8360U, __cil_tmp5);
  __cil_tmp6 = dev_priv->regs;
  __cil_tmp7 = (void const volatile *)__cil_tmp6;
  __cil_tmp8 = __cil_tmp7 + 8360U;
  readl(__cil_tmp8);
  }
  return;
}
}
static void i915_disable_irq(drm_i915_private_t *dev_priv , u32 mask )
{ u32 __cil_tmp3 ;
  u32 __cil_tmp4 ;
  void *__cil_tmp5 ;
  void const volatile *__cil_tmp6 ;
  void const volatile *__cil_tmp7 ;

  {
  {
  __cil_tmp3 = dev_priv->irq_mask;
  dev_priv->irq_mask = __cil_tmp3 | mask;
  __cil_tmp4 = dev_priv->irq_mask;
  i915_write32___11(dev_priv, 8360U, __cil_tmp4);
  __cil_tmp5 = dev_priv->regs;
  __cil_tmp6 = (void const volatile *)__cil_tmp5;
  __cil_tmp7 = __cil_tmp6 + 8360U;
  readl(__cil_tmp7);
  }
  return;
}
}
static bool render_ring_get_irq(struct intel_ring_buffer *ring )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  u32 tmp ;
  void *__cil_tmp5 ;
  int __cil_tmp6 ;
  spinlock_t *__cil_tmp7 ;
  u32 __cil_tmp8 ;
  void *__cil_tmp9 ;
  struct drm_i915_private *__cil_tmp10 ;
  struct intel_device_info const *__cil_tmp11 ;
  u8 __cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  void *__cil_tmp15 ;
  struct drm_i915_private *__cil_tmp16 ;
  struct intel_device_info const *__cil_tmp17 ;
  u8 __cil_tmp18 ;
  unsigned char __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  void *__cil_tmp21 ;
  struct drm_i915_private *__cil_tmp22 ;
  struct intel_device_info const *__cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned char *__cil_tmp25 ;
  unsigned char __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  spinlock_t *__cil_tmp28 ;

  {
  dev = ring->dev;
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  {
  __cil_tmp6 = dev->irq_enabled;
  if (__cil_tmp6 == 0) {
    return ((bool )0);
  } else {

  }
  }
  {
  __cil_tmp7 = & ring->irq_lock;
  spin_lock(__cil_tmp7);
  tmp = ring->irq_refcount;
  __cil_tmp8 = ring->irq_refcount;
  ring->irq_refcount = __cil_tmp8 + 1U;
  }
  if (tmp == 0U) {
    {
    __cil_tmp9 = dev->dev_private;
    __cil_tmp10 = (struct drm_i915_private *)__cil_tmp9;
    __cil_tmp11 = __cil_tmp10->info;
    __cil_tmp12 = __cil_tmp11->gen;
    __cil_tmp13 = (unsigned char )__cil_tmp12;
    __cil_tmp14 = (unsigned int )__cil_tmp13;
    if (__cil_tmp14 == 5U) {
      {
      ironlake_enable_irq(dev_priv, 17U);
      }
    } else {
      {
      __cil_tmp15 = dev->dev_private;
      __cil_tmp16 = (struct drm_i915_private *)__cil_tmp15;
      __cil_tmp17 = __cil_tmp16->info;
      __cil_tmp18 = __cil_tmp17->gen;
      __cil_tmp19 = (unsigned char )__cil_tmp18;
      __cil_tmp20 = (unsigned int )__cil_tmp19;
      if (__cil_tmp20 == 6U) {
        {
        ironlake_enable_irq(dev_priv, 17U);
        }
      } else {
        {
        __cil_tmp21 = dev->dev_private;
        __cil_tmp22 = (struct drm_i915_private *)__cil_tmp21;
        __cil_tmp23 = __cil_tmp22->info;
        __cil_tmp24 = (unsigned char *)__cil_tmp23;
        __cil_tmp25 = __cil_tmp24 + 2UL;
        __cil_tmp26 = *__cil_tmp25;
        __cil_tmp27 = (unsigned int )__cil_tmp26;
        if (__cil_tmp27 != 0U) {
          {
          ironlake_enable_irq(dev_priv, 17U);
          }
        } else {
          {
          i915_enable_irq(dev_priv, 2U);
          }
        }
        }
      }
      }
    }
    }
  } else {

  }
  {
  __cil_tmp28 = & ring->irq_lock;
  spin_unlock(__cil_tmp28);
  }
  return ((bool )1);
}
}
static void render_ring_put_irq(struct intel_ring_buffer *ring )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  void *__cil_tmp4 ;
  spinlock_t *__cil_tmp5 ;
  u32 __cil_tmp6 ;
  u32 __cil_tmp7 ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  u8 __cil_tmp11 ;
  unsigned char __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  u8 __cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  void *__cil_tmp20 ;
  struct drm_i915_private *__cil_tmp21 ;
  struct intel_device_info const *__cil_tmp22 ;
  unsigned char *__cil_tmp23 ;
  unsigned char *__cil_tmp24 ;
  unsigned char __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  spinlock_t *__cil_tmp27 ;

  {
  {
  dev = ring->dev;
  __cil_tmp4 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp4;
  __cil_tmp5 = & ring->irq_lock;
  spin_lock(__cil_tmp5);
  __cil_tmp6 = ring->irq_refcount;
  ring->irq_refcount = __cil_tmp6 - 1U;
  }
  {
  __cil_tmp7 = ring->irq_refcount;
  if (__cil_tmp7 == 0U) {
    {
    __cil_tmp8 = dev->dev_private;
    __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
    __cil_tmp10 = __cil_tmp9->info;
    __cil_tmp11 = __cil_tmp10->gen;
    __cil_tmp12 = (unsigned char )__cil_tmp11;
    __cil_tmp13 = (unsigned int )__cil_tmp12;
    if (__cil_tmp13 == 5U) {
      {
      ironlake_disable_irq(dev_priv, 17U);
      }
    } else {
      {
      __cil_tmp14 = dev->dev_private;
      __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
      __cil_tmp16 = __cil_tmp15->info;
      __cil_tmp17 = __cil_tmp16->gen;
      __cil_tmp18 = (unsigned char )__cil_tmp17;
      __cil_tmp19 = (unsigned int )__cil_tmp18;
      if (__cil_tmp19 == 6U) {
        {
        ironlake_disable_irq(dev_priv, 17U);
        }
      } else {
        {
        __cil_tmp20 = dev->dev_private;
        __cil_tmp21 = (struct drm_i915_private *)__cil_tmp20;
        __cil_tmp22 = __cil_tmp21->info;
        __cil_tmp23 = (unsigned char *)__cil_tmp22;
        __cil_tmp24 = __cil_tmp23 + 2UL;
        __cil_tmp25 = *__cil_tmp24;
        __cil_tmp26 = (unsigned int )__cil_tmp25;
        if (__cil_tmp26 != 0U) {
          {
          ironlake_disable_irq(dev_priv, 17U);
          }
        } else {
          {
          i915_disable_irq(dev_priv, 2U);
          }
        }
        }
      }
      }
    }
    }
  } else {

  }
  }
  {
  __cil_tmp27 = & ring->irq_lock;
  spin_unlock(__cil_tmp27);
  }
  return;
}
}
void intel_ring_setup_status_page(struct intel_ring_buffer *ring )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  u32 mmio ;
  struct drm_device *__cil_tmp5 ;
  void *__cil_tmp6 ;
  void *__cil_tmp7 ;
  struct drm_i915_private *__cil_tmp8 ;
  struct intel_device_info const *__cil_tmp9 ;
  u8 __cil_tmp10 ;
  unsigned char __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  enum intel_ring_id __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  int __cil_tmp15 ;
  enum intel_ring_id __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  int __cil_tmp18 ;
  enum intel_ring_id __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  int __cil_tmp21 ;
  struct drm_device *__cil_tmp22 ;
  void *__cil_tmp23 ;
  struct drm_i915_private *__cil_tmp24 ;
  struct intel_device_info const *__cil_tmp25 ;
  u8 __cil_tmp26 ;
  unsigned char __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  u32 __cil_tmp29 ;
  u32 __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  void *__cil_tmp33 ;
  void const volatile *__cil_tmp34 ;
  void const volatile *__cil_tmp35 ;

  {
  dev = ring->dev;
  __cil_tmp5 = ring->dev;
  __cil_tmp6 = __cil_tmp5->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp6;
  mmio = 0U;
  {
  __cil_tmp7 = dev->dev_private;
  __cil_tmp8 = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp9 = __cil_tmp8->info;
  __cil_tmp10 = __cil_tmp9->gen;
  __cil_tmp11 = (unsigned char )__cil_tmp10;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  if (__cil_tmp12 == 7U) {
    {
    __cil_tmp13 = ring->id;
    __cil_tmp14 = (unsigned int )__cil_tmp13;
    __cil_tmp15 = (int )__cil_tmp14;
    if (__cil_tmp15 == 1) {
      goto case_1;
    } else {
      {
      __cil_tmp16 = ring->id;
      __cil_tmp17 = (unsigned int )__cil_tmp16;
      __cil_tmp18 = (int )__cil_tmp17;
      if (__cil_tmp18 == 4) {
        goto case_4;
      } else {
        {
        __cil_tmp19 = ring->id;
        __cil_tmp20 = (unsigned int )__cil_tmp19;
        __cil_tmp21 = (int )__cil_tmp20;
        if (__cil_tmp21 == 2) {
          goto case_2;
        } else
        if (0) {
          case_1:
          mmio = 16512U;
          goto ldv_37687;
          case_4:
          mmio = 17024U;
          goto ldv_37687;
          case_2:
          mmio = 16768U;
          goto ldv_37687;
        } else {

        }
        }
      }
      }
    }
    }
    ldv_37687: ;
  } else {
    {
    __cil_tmp22 = ring->dev;
    __cil_tmp23 = __cil_tmp22->dev_private;
    __cil_tmp24 = (struct drm_i915_private *)__cil_tmp23;
    __cil_tmp25 = __cil_tmp24->info;
    __cil_tmp26 = __cil_tmp25->gen;
    __cil_tmp27 = (unsigned char )__cil_tmp26;
    __cil_tmp28 = (unsigned int )__cil_tmp27;
    if (__cil_tmp28 == 6U) {
      __cil_tmp29 = ring->mmio_base;
      mmio = __cil_tmp29 + 8320U;
    } else {
      __cil_tmp30 = ring->mmio_base;
      mmio = __cil_tmp30 + 128U;
    }
    }
  }
  }
  {
  __cil_tmp31 = ring->status_page.gfx_addr;
  i915_write32___11(dev_priv, mmio, __cil_tmp31);
  __cil_tmp32 = (unsigned long )mmio;
  __cil_tmp33 = dev_priv->regs;
  __cil_tmp34 = (void const volatile *)__cil_tmp33;
  __cil_tmp35 = __cil_tmp34 + __cil_tmp32;
  readl(__cil_tmp35);
  }
  return;
}
}
static int bsd_ring_flush(struct intel_ring_buffer *ring , u32 invalidate_domains ,
                          u32 flush_domains )
{ int ret ;

  {
  {
  ret = intel_ring_begin(ring, 2);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  intel_ring_emit(ring, 33554432U);
  intel_ring_emit(ring, 0U);
  intel_ring_advance(ring);
  }
  return (0);
}
}
static int ring_add_request(struct intel_ring_buffer *ring , u32 *result )
{ u32 seqno ;
  int ret ;
  struct drm_device *__cil_tmp5 ;

  {
  {
  ret = intel_ring_begin(ring, 4);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp5 = ring->dev;
  seqno = i915_gem_get_seqno(__cil_tmp5);
  intel_ring_emit(ring, 276824065U);
  intel_ring_emit(ring, 128U);
  intel_ring_emit(ring, seqno);
  intel_ring_emit(ring, 16777216U);
  intel_ring_advance(ring);
  *result = seqno;
  }
  return (0);
}
}
static bool gen6_ring_get_irq(struct intel_ring_buffer *ring , u32 gflag , u32 rflag )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  u32 tmp ;
  void *__cil_tmp7 ;
  int __cil_tmp8 ;
  spinlock_t *__cil_tmp9 ;
  u32 __cil_tmp10 ;
  u32 __cil_tmp11 ;
  u32 __cil_tmp12 ;
  u32 __cil_tmp13 ;
  u32 __cil_tmp14 ;
  u32 __cil_tmp15 ;
  spinlock_t *__cil_tmp16 ;

  {
  dev = ring->dev;
  __cil_tmp7 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp7;
  {
  __cil_tmp8 = dev->irq_enabled;
  if (__cil_tmp8 == 0) {
    return ((bool )0);
  } else {

  }
  }
  {
  __cil_tmp9 = & ring->irq_lock;
  spin_lock(__cil_tmp9);
  tmp = ring->irq_refcount;
  __cil_tmp10 = ring->irq_refcount;
  ring->irq_refcount = __cil_tmp10 + 1U;
  }
  if (tmp == 0U) {
    {
    __cil_tmp11 = ~ rflag;
    __cil_tmp12 = ring->irq_mask;
    ring->irq_mask = __cil_tmp12 & __cil_tmp11;
    __cil_tmp13 = ring->mmio_base;
    __cil_tmp14 = __cil_tmp13 + 168U;
    __cil_tmp15 = ring->irq_mask;
    i915_write32___11(dev_priv, __cil_tmp14, __cil_tmp15);
    ironlake_enable_irq(dev_priv, gflag);
    }
  } else {

  }
  {
  __cil_tmp16 = & ring->irq_lock;
  spin_unlock(__cil_tmp16);
  }
  return ((bool )1);
}
}
static void gen6_ring_put_irq(struct intel_ring_buffer *ring , u32 gflag , u32 rflag )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  void *__cil_tmp6 ;
  spinlock_t *__cil_tmp7 ;
  u32 __cil_tmp8 ;
  u32 __cil_tmp9 ;
  u32 __cil_tmp10 ;
  u32 __cil_tmp11 ;
  u32 __cil_tmp12 ;
  u32 __cil_tmp13 ;
  spinlock_t *__cil_tmp14 ;

  {
  {
  dev = ring->dev;
  __cil_tmp6 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp6;
  __cil_tmp7 = & ring->irq_lock;
  spin_lock(__cil_tmp7);
  __cil_tmp8 = ring->irq_refcount;
  ring->irq_refcount = __cil_tmp8 - 1U;
  }
  {
  __cil_tmp9 = ring->irq_refcount;
  if (__cil_tmp9 == 0U) {
    {
    __cil_tmp10 = ring->irq_mask;
    ring->irq_mask = __cil_tmp10 | rflag;
    __cil_tmp11 = ring->mmio_base;
    __cil_tmp12 = __cil_tmp11 + 168U;
    __cil_tmp13 = ring->irq_mask;
    i915_write32___11(dev_priv, __cil_tmp12, __cil_tmp13);
    ironlake_disable_irq(dev_priv, gflag);
    }
  } else {

  }
  }
  {
  __cil_tmp14 = & ring->irq_lock;
  spin_unlock(__cil_tmp14);
  }
  return;
}
}
static bool bsd_ring_get_irq(struct intel_ring_buffer *ring )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  u32 tmp ;
  void *__cil_tmp5 ;
  int __cil_tmp6 ;
  spinlock_t *__cil_tmp7 ;
  u32 __cil_tmp8 ;
  void *__cil_tmp9 ;
  struct drm_i915_private *__cil_tmp10 ;
  struct intel_device_info const *__cil_tmp11 ;
  unsigned char *__cil_tmp12 ;
  unsigned char *__cil_tmp13 ;
  unsigned char __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  spinlock_t *__cil_tmp16 ;

  {
  dev = ring->dev;
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  {
  __cil_tmp6 = dev->irq_enabled;
  if (__cil_tmp6 == 0) {
    return ((bool )0);
  } else {

  }
  }
  {
  __cil_tmp7 = & ring->irq_lock;
  spin_lock(__cil_tmp7);
  tmp = ring->irq_refcount;
  __cil_tmp8 = ring->irq_refcount;
  ring->irq_refcount = __cil_tmp8 + 1U;
  }
  if (tmp == 0U) {
    {
    __cil_tmp9 = dev->dev_private;
    __cil_tmp10 = (struct drm_i915_private *)__cil_tmp9;
    __cil_tmp11 = __cil_tmp10->info;
    __cil_tmp12 = (unsigned char *)__cil_tmp11;
    __cil_tmp13 = __cil_tmp12 + 1UL;
    __cil_tmp14 = *__cil_tmp13;
    __cil_tmp15 = (unsigned int )__cil_tmp14;
    if (__cil_tmp15 != 0U) {
      {
      i915_enable_irq(dev_priv, 33554432U);
      }
    } else {
      {
      ironlake_enable_irq(dev_priv, 32U);
      }
    }
    }
  } else {

  }
  {
  __cil_tmp16 = & ring->irq_lock;
  spin_unlock(__cil_tmp16);
  }
  return ((bool )1);
}
}
static void bsd_ring_put_irq(struct intel_ring_buffer *ring )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  void *__cil_tmp4 ;
  spinlock_t *__cil_tmp5 ;
  u32 __cil_tmp6 ;
  u32 __cil_tmp7 ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  unsigned char *__cil_tmp11 ;
  unsigned char *__cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  spinlock_t *__cil_tmp15 ;

  {
  {
  dev = ring->dev;
  __cil_tmp4 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp4;
  __cil_tmp5 = & ring->irq_lock;
  spin_lock(__cil_tmp5);
  __cil_tmp6 = ring->irq_refcount;
  ring->irq_refcount = __cil_tmp6 - 1U;
  }
  {
  __cil_tmp7 = ring->irq_refcount;
  if (__cil_tmp7 == 0U) {
    {
    __cil_tmp8 = dev->dev_private;
    __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
    __cil_tmp10 = __cil_tmp9->info;
    __cil_tmp11 = (unsigned char *)__cil_tmp10;
    __cil_tmp12 = __cil_tmp11 + 1UL;
    __cil_tmp13 = *__cil_tmp12;
    __cil_tmp14 = (unsigned int )__cil_tmp13;
    if (__cil_tmp14 != 0U) {
      {
      i915_disable_irq(dev_priv, 33554432U);
      }
    } else {
      {
      ironlake_disable_irq(dev_priv, 32U);
      }
    }
    }
  } else {

  }
  }
  {
  __cil_tmp15 = & ring->irq_lock;
  spin_unlock(__cil_tmp15);
  }
  return;
}
}
static int ring_dispatch_execbuffer(struct intel_ring_buffer *ring , u32 offset ,
                                    u32 length )
{ int ret ;

  {
  {
  ret = intel_ring_begin(ring, 2);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  intel_ring_emit(ring, 411042176U);
  intel_ring_emit(ring, offset);
  intel_ring_advance(ring);
  }
  return (0);
}
}
static int render_ring_dispatch_execbuffer(struct intel_ring_buffer *ring , u32 offset ,
                                           u32 len )
{ struct drm_device *dev ;
  int ret ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  u32 __cil_tmp9 ;
  u32 __cil_tmp10 ;
  void *__cil_tmp11 ;
  struct drm_i915_private *__cil_tmp12 ;
  struct intel_device_info const *__cil_tmp13 ;
  u8 __cil_tmp14 ;
  unsigned char __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;

  {
  dev = ring->dev;
  {
  __cil_tmp6 = dev->pci_device;
  if (__cil_tmp6 == 13687) {
    goto _L;
  } else {
    {
    __cil_tmp7 = dev->pci_device;
    if (__cil_tmp7 == 9570) {
      _L:
      {
      ret = intel_ring_begin(ring, 4);
      }
      if (ret != 0) {
        return (ret);
      } else {

      }
      {
      intel_ring_emit(ring, 402653185U);
      __cil_tmp8 = offset | 1U;
      intel_ring_emit(ring, __cil_tmp8);
      __cil_tmp9 = offset + len;
      __cil_tmp10 = __cil_tmp9 - 8U;
      intel_ring_emit(ring, __cil_tmp10);
      intel_ring_emit(ring, 0U);
      }
    } else {
      {
      ret = intel_ring_begin(ring, 2);
      }
      if (ret != 0) {
        return (ret);
      } else {

      }
      {
      __cil_tmp11 = dev->dev_private;
      __cil_tmp12 = (struct drm_i915_private *)__cil_tmp11;
      __cil_tmp13 = __cil_tmp12->info;
      __cil_tmp14 = __cil_tmp13->gen;
      __cil_tmp15 = (unsigned char )__cil_tmp14;
      __cil_tmp16 = (unsigned int )__cil_tmp15;
      if (__cil_tmp16 > 3U) {
        {
        intel_ring_emit(ring, 411042176U);
        intel_ring_emit(ring, offset);
        }
      } else {
        {
        intel_ring_emit(ring, 411041920U);
        __cil_tmp17 = offset | 1U;
        intel_ring_emit(ring, __cil_tmp17);
        }
      }
      }
    }
    }
  }
  }
  {
  intel_ring_advance(ring);
  }
  return (0);
}
}
static void cleanup_status_page(struct intel_ring_buffer *ring )
{ drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_object *obj ;
  struct drm_device *__cil_tmp4 ;
  void *__cil_tmp5 ;
  struct drm_i915_gem_object *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct page **__cil_tmp9 ;
  struct page *__cil_tmp10 ;
  struct drm_gem_object *__cil_tmp11 ;
  drm_local_map_t *__cil_tmp12 ;
  void *__cil_tmp13 ;

  {
  __cil_tmp4 = ring->dev;
  __cil_tmp5 = __cil_tmp4->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  obj = ring->status_page.obj;
  {
  __cil_tmp6 = (struct drm_i915_gem_object *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = (unsigned long )obj;
  if (__cil_tmp8 == __cil_tmp7) {
    return;
  } else {

  }
  }
  {
  __cil_tmp9 = obj->pages;
  __cil_tmp10 = *__cil_tmp9;
  kunmap(__cil_tmp10);
  i915_gem_object_unpin(obj);
  __cil_tmp11 = & obj->base;
  drm_gem_object_unreference(__cil_tmp11);
  ring->status_page.obj = (struct drm_i915_gem_object *)0;
  __cil_tmp12 = & dev_priv->hws_map;
  __cil_tmp13 = (void *)__cil_tmp12;
  memset(__cil_tmp13, 0, 40UL);
  }
  return;
}
}
static int init_status_page(struct intel_ring_buffer *ring )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_object *obj ;
  int ret ;
  void *tmp ;
  void *__cil_tmp7 ;
  struct drm_i915_gem_object *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  bool __cil_tmp11 ;
  struct page **__cil_tmp12 ;
  struct page *__cil_tmp13 ;
  u32 *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  u32 *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  drm_local_map_t *__cil_tmp18 ;
  void *__cil_tmp19 ;
  u32 *__cil_tmp20 ;
  void *__cil_tmp21 ;
  char const *__cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  struct drm_gem_object *__cil_tmp24 ;

  {
  {
  dev = ring->dev;
  __cil_tmp7 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp7;
  obj = i915_gem_alloc_object(dev, 4096UL);
  }
  {
  __cil_tmp8 = (struct drm_i915_gem_object *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = (unsigned long )obj;
  if (__cil_tmp10 == __cil_tmp9) {
    {
    drm_err("init_status_page", "Failed to allocate status page\n");
    ret = -12;
    }
    goto err;
  } else {

  }
  }
  {
  obj->cache_level = (unsigned char)1;
  __cil_tmp11 = (bool )1;
  ret = i915_gem_object_pin(obj, 4096U, __cil_tmp11);
  }
  if (ret != 0) {
    goto err_unref;
  } else {

  }
  {
  ring->status_page.gfx_addr = obj->gtt_offset;
  __cil_tmp12 = obj->pages;
  __cil_tmp13 = *__cil_tmp12;
  tmp = kmap(__cil_tmp13);
  ring->status_page.page_addr = (u32 *)tmp;
  }
  {
  __cil_tmp14 = (u32 *)0;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = ring->status_page.page_addr;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  if (__cil_tmp17 == __cil_tmp15) {
    {
    __cil_tmp18 = & dev_priv->hws_map;
    __cil_tmp19 = (void *)__cil_tmp18;
    memset(__cil_tmp19, 0, 40UL);
    }
    goto err_unpin;
  } else {

  }
  }
  {
  ring->status_page.obj = obj;
  __cil_tmp20 = ring->status_page.page_addr;
  __cil_tmp21 = (void *)__cil_tmp20;
  memset(__cil_tmp21, 0, 4096UL);
  intel_ring_setup_status_page(ring);
  __cil_tmp22 = ring->name;
  __cil_tmp23 = ring->status_page.gfx_addr;
  drm_ut_debug_printk(2U, "drm", "init_status_page", "%s hws offset: 0x%08x\n", __cil_tmp22,
                      __cil_tmp23);
  }
  return (0);
  err_unpin:
  {
  i915_gem_object_unpin(obj);
  }
  err_unref:
  {
  __cil_tmp24 = & obj->base;
  drm_gem_object_unreference(__cil_tmp24);
  }
  err: ;
  return (ret);
}
}
int intel_init_ring_buffer(struct drm_device *dev , struct intel_ring_buffer *ring )
{ struct drm_i915_gem_object *obj ;
  int ret ;
  struct lock_class_key __key ;
  struct lock_class_key __key___0 ;
  struct list_head *__cil_tmp7 ;
  struct list_head *__cil_tmp8 ;
  struct list_head *__cil_tmp9 ;
  wait_queue_head_t *__cil_tmp10 ;
  spinlock_t *__cil_tmp11 ;
  struct raw_spinlock *__cil_tmp12 ;
  void *__cil_tmp13 ;
  struct drm_i915_private *__cil_tmp14 ;
  struct intel_device_info const *__cil_tmp15 ;
  unsigned char *__cil_tmp16 ;
  unsigned char *__cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  int __cil_tmp20 ;
  size_t __cil_tmp21 ;
  struct drm_i915_gem_object *__cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  bool __cil_tmp25 ;
  int __cil_tmp26 ;
  uint32_t __cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  struct drm_agp_head *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  drm_local_map_t *__cil_tmp32 ;
  void *__cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  void *__cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  int (*__cil_tmp37)(struct intel_ring_buffer * ) ;
  struct drm_device *__cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  drm_local_map_t *__cil_tmp41 ;
  struct drm_gem_object *__cil_tmp42 ;

  {
  {
  ring->dev = dev;
  __cil_tmp7 = & ring->active_list;
  INIT_LIST_HEAD(__cil_tmp7);
  __cil_tmp8 = & ring->request_list;
  INIT_LIST_HEAD(__cil_tmp8);
  __cil_tmp9 = & ring->gpu_write_list;
  INIT_LIST_HEAD(__cil_tmp9);
  __cil_tmp10 = & ring->irq_queue;
  __init_waitqueue_head(__cil_tmp10, & __key);
  __cil_tmp11 = & ring->irq_lock;
  spinlock_check(__cil_tmp11);
  __cil_tmp12 = & ring->irq_lock.ldv_6060.rlock;
  __raw_spin_lock_init(__cil_tmp12, "&(&ring->irq_lock)->rlock", & __key___0);
  ring->irq_mask = 4294967295U;
  }
  {
  __cil_tmp13 = dev->dev_private;
  __cil_tmp14 = (struct drm_i915_private *)__cil_tmp13;
  __cil_tmp15 = __cil_tmp14->info;
  __cil_tmp16 = (unsigned char *)__cil_tmp15;
  __cil_tmp17 = __cil_tmp16 + 1UL;
  __cil_tmp18 = *__cil_tmp17;
  __cil_tmp19 = (unsigned int )__cil_tmp18;
  if (__cil_tmp19 != 0U) {
    {
    ret = init_status_page(ring);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
  } else {

  }
  }
  {
  __cil_tmp20 = ring->size;
  __cil_tmp21 = (size_t )__cil_tmp20;
  obj = i915_gem_alloc_object(dev, __cil_tmp21);
  }
  {
  __cil_tmp22 = (struct drm_i915_gem_object *)0;
  __cil_tmp23 = (unsigned long )__cil_tmp22;
  __cil_tmp24 = (unsigned long )obj;
  if (__cil_tmp24 == __cil_tmp23) {
    {
    drm_err("intel_init_ring_buffer", "Failed to allocate ringbuffer\n");
    ret = -12;
    }
    goto err_hws;
  } else {

  }
  }
  {
  ring->obj = obj;
  __cil_tmp25 = (bool )1;
  ret = i915_gem_object_pin(obj, 4096U, __cil_tmp25);
  }
  if (ret != 0) {
    goto err_unref;
  } else {

  }
  {
  __cil_tmp26 = ring->size;
  ring->map.size = (unsigned long )__cil_tmp26;
  __cil_tmp27 = obj->gtt_offset;
  __cil_tmp28 = (unsigned long )__cil_tmp27;
  __cil_tmp29 = dev->agp;
  __cil_tmp30 = __cil_tmp29->base;
  __cil_tmp31 = __cil_tmp30 + __cil_tmp28;
  ring->map.offset = (resource_size_t )__cil_tmp31;
  ring->map.type = (enum drm_map_type )0;
  ring->map.flags = (enum drm_map_flags )0;
  ring->map.mtrr = 0;
  __cil_tmp32 = & ring->map;
  drm_core_ioremap_wc(__cil_tmp32, dev);
  }
  {
  __cil_tmp33 = (void *)0;
  __cil_tmp34 = (unsigned long )__cil_tmp33;
  __cil_tmp35 = ring->map.handle;
  __cil_tmp36 = (unsigned long )__cil_tmp35;
  if (__cil_tmp36 == __cil_tmp34) {
    {
    drm_err("intel_init_ring_buffer", "Failed to map ringbuffer.\n");
    ret = -22;
    }
    goto err_unpin;
  } else {

  }
  }
  {
  ring->virtual_start = ring->map.handle;
  __cil_tmp37 = ring->init;
  ret = (*__cil_tmp37)(ring);
  }
  if (ret != 0) {
    goto err_unmap;
  } else {

  }
  ring->effective_size = ring->size;
  {
  __cil_tmp38 = ring->dev;
  __cil_tmp39 = __cil_tmp38->pci_device;
  if (__cil_tmp39 == 13687) {
    __cil_tmp40 = ring->effective_size;
    ring->effective_size = __cil_tmp40 + -128;
  } else {

  }
  }
  return (0);
  err_unmap:
  {
  __cil_tmp41 = & ring->map;
  drm_core_ioremapfree(__cil_tmp41, dev);
  }
  err_unpin:
  {
  i915_gem_object_unpin(obj);
  }
  err_unref:
  {
  __cil_tmp42 = & obj->base;
  drm_gem_object_unreference(__cil_tmp42);
  ring->obj = (struct drm_i915_gem_object *)0;
  }
  err_hws:
  {
  cleanup_status_page(ring);
  }
  return (ret);
}
}
void intel_cleanup_ring_buffer(struct intel_ring_buffer *ring )
{ struct drm_i915_private *dev_priv ;
  int ret ;
  struct drm_i915_gem_object *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  struct drm_i915_gem_object *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct drm_device *__cil_tmp8 ;
  void *__cil_tmp9 ;
  char const *__cil_tmp10 ;
  u32 __cil_tmp11 ;
  u32 __cil_tmp12 ;
  drm_local_map_t *__cil_tmp13 ;
  struct drm_device *__cil_tmp14 ;
  struct drm_i915_gem_object *__cil_tmp15 ;
  struct drm_i915_gem_object *__cil_tmp16 ;
  struct drm_gem_object *__cil_tmp17 ;
  void (*__cil_tmp18)(struct intel_ring_buffer * ) ;
  unsigned long __cil_tmp19 ;
  void (*__cil_tmp20)(struct intel_ring_buffer * ) ;
  unsigned long __cil_tmp21 ;
  void (*__cil_tmp22)(struct intel_ring_buffer * ) ;

  {
  {
  __cil_tmp4 = (struct drm_i915_gem_object *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = ring->obj;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  if (__cil_tmp7 == __cil_tmp5) {
    return;
  } else {

  }
  }
  {
  __cil_tmp8 = ring->dev;
  __cil_tmp9 = __cil_tmp8->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  ret = intel_wait_ring_idle(ring);
  }
  if (ret != 0) {
    {
    __cil_tmp10 = ring->name;
    drm_err("intel_cleanup_ring_buffer", "failed to quiesce %s whilst cleaning up: %d\n",
            __cil_tmp10, ret);
    }
  } else {

  }
  {
  __cil_tmp11 = ring->mmio_base;
  __cil_tmp12 = __cil_tmp11 + 60U;
  i915_write32___11(dev_priv, __cil_tmp12, 0U);
  __cil_tmp13 = & ring->map;
  __cil_tmp14 = ring->dev;
  drm_core_ioremapfree(__cil_tmp13, __cil_tmp14);
  __cil_tmp15 = ring->obj;
  i915_gem_object_unpin(__cil_tmp15);
  __cil_tmp16 = ring->obj;
  __cil_tmp17 = & __cil_tmp16->base;
  drm_gem_object_unreference(__cil_tmp17);
  ring->obj = (struct drm_i915_gem_object *)0;
  }
  {
  __cil_tmp18 = (void (*)(struct intel_ring_buffer * ))0;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  __cil_tmp20 = ring->cleanup;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  if (__cil_tmp21 != __cil_tmp19) {
    {
    __cil_tmp22 = ring->cleanup;
    (*__cil_tmp22)(ring);
    }
  } else {

  }
  }
  {
  cleanup_status_page(ring);
  }
  return;
}
}
static int intel_wrap_ring_buffer(struct intel_ring_buffer *ring )
{ unsigned int *virt ;
  int rem ;
  int ret ;
  int tmp ;
  unsigned int *tmp___0 ;
  unsigned int *tmp___1 ;
  int tmp___2 ;
  u32 __cil_tmp9 ;
  int __cil_tmp10 ;
  u32 __cil_tmp11 ;
  u32 __cil_tmp12 ;
  int __cil_tmp13 ;
  u32 __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  void *__cil_tmp16 ;
  unsigned int *__cil_tmp17 ;

  {
  __cil_tmp9 = ring->tail;
  __cil_tmp10 = ring->size;
  __cil_tmp11 = (u32 )__cil_tmp10;
  __cil_tmp12 = __cil_tmp11 - __cil_tmp9;
  rem = (int )__cil_tmp12;
  {
  __cil_tmp13 = ring->space;
  if (__cil_tmp13 < rem) {
    {
    tmp = intel_wait_ring_buffer(ring, rem);
    ret = tmp;
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
  } else {

  }
  }
  __cil_tmp14 = ring->tail;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = ring->virtual_start;
  __cil_tmp17 = (unsigned int *)__cil_tmp16;
  virt = __cil_tmp17 + __cil_tmp15;
  rem = rem / 8;
  goto ldv_37781;
  ldv_37780:
  tmp___0 = virt;
  virt = virt + 1;
  *tmp___0 = 0U;
  tmp___1 = virt;
  virt = virt + 1;
  *tmp___1 = 0U;
  ldv_37781:
  tmp___2 = rem;
  rem = rem - 1;
  if (tmp___2 != 0) {
    goto ldv_37780;
  } else {
    goto ldv_37782;
  }
  ldv_37782:
  {
  ring->tail = 0U;
  ring->space = ring_space(ring);
  }
  return (0);
}
}
int intel_wait_ring_buffer(struct intel_ring_buffer *ring , int n )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  unsigned long end ;
  u32 head ;
  struct drm_i915_master_private *master_priv ;
  int tmp ;
  void *__cil_tmp9 ;
  u32 __cil_tmp10 ;
  int __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  u32 __cil_tmp13 ;
  u32 __cil_tmp14 ;
  int __cil_tmp15 ;
  struct drm_master *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct drm_minor *__cil_tmp18 ;
  struct drm_master *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  struct drm_minor *__cil_tmp21 ;
  struct drm_master *__cil_tmp22 ;
  void *__cil_tmp23 ;
  struct _drm_i915_sarea *__cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  struct _drm_i915_sarea *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  struct _drm_i915_sarea *__cil_tmp28 ;
  struct _drm_i915_sarea *__cil_tmp29 ;
  int __cil_tmp30 ;
  atomic_t *__cil_tmp31 ;
  atomic_t const *__cil_tmp32 ;
  long __cil_tmp33 ;
  long __cil_tmp34 ;
  long __cil_tmp35 ;

  {
  {
  dev = ring->dev;
  __cil_tmp9 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  head = intel_read_status_page(ring, 4);
  }
  {
  __cil_tmp10 = ring->head;
  if (__cil_tmp10 < head) {
    {
    ring->head = head;
    ring->space = ring_space(ring);
    }
    {
    __cil_tmp11 = ring->space;
    if (__cil_tmp11 >= n) {
      return (0);
    } else {

    }
    }
  } else {

  }
  }
  {
  trace_i915_ring_wait_begin(ring);
  __cil_tmp12 = (unsigned long )jiffies;
  end = __cil_tmp12 + 750UL;
  }
  ldv_37798:
  {
  __cil_tmp13 = ring->mmio_base;
  __cil_tmp14 = __cil_tmp13 + 52U;
  ring->head = i915_read32___13(dev_priv, __cil_tmp14);
  ring->space = ring_space(ring);
  }
  {
  __cil_tmp15 = ring->space;
  if (__cil_tmp15 >= n) {
    {
    trace_i915_ring_wait_end(ring);
    }
    return (0);
  } else {

  }
  }
  {
  __cil_tmp16 = (struct drm_master *)0;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  __cil_tmp18 = dev->primary;
  __cil_tmp19 = __cil_tmp18->master;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  if (__cil_tmp20 != __cil_tmp17) {
    __cil_tmp21 = dev->primary;
    __cil_tmp22 = __cil_tmp21->master;
    __cil_tmp23 = __cil_tmp22->driver_priv;
    master_priv = (struct drm_i915_master_private *)__cil_tmp23;
    {
    __cil_tmp24 = (struct _drm_i915_sarea *)0;
    __cil_tmp25 = (unsigned long )__cil_tmp24;
    __cil_tmp26 = master_priv->sarea_priv;
    __cil_tmp27 = (unsigned long )__cil_tmp26;
    if (__cil_tmp27 != __cil_tmp25) {
      __cil_tmp28 = master_priv->sarea_priv;
      __cil_tmp29 = master_priv->sarea_priv;
      __cil_tmp30 = __cil_tmp29->perf_boxes;
      __cil_tmp28->perf_boxes = __cil_tmp30 | 4;
    } else {

    }
    }
  } else {

  }
  }
  {
  msleep(1U);
  __cil_tmp31 = & dev_priv->mm.wedged;
  __cil_tmp32 = (atomic_t const *)__cil_tmp31;
  tmp = atomic_read(__cil_tmp32);
  }
  if (tmp != 0) {
    return (-11);
  } else {

  }
  {
  __cil_tmp33 = (long )jiffies;
  __cil_tmp34 = (long )end;
  __cil_tmp35 = __cil_tmp34 - __cil_tmp33;
  if (__cil_tmp35 >= 0L) {
    goto ldv_37798;
  } else {
    goto ldv_37799;
  }
  }
  ldv_37799:
  {
  trace_i915_ring_wait_end(ring);
  }
  return (-16);
}
}
int intel_ring_begin(struct intel_ring_buffer *ring , int num_dwords )
{ struct drm_i915_private *dev_priv ;
  int n ;
  int ret ;
  int tmp ;
  long tmp___0 ;
  long tmp___1 ;
  long tmp___2 ;
  long tmp___3 ;
  long tmp___4 ;
  struct drm_device *__cil_tmp12 ;
  void *__cil_tmp13 ;
  atomic_t *__cil_tmp14 ;
  atomic_t const *__cil_tmp15 ;
  int __cil_tmp16 ;
  long __cil_tmp17 ;
  int __cil_tmp18 ;
  u32 __cil_tmp19 ;
  u32 __cil_tmp20 ;
  u32 __cil_tmp21 ;
  u32 __cil_tmp22 ;
  int __cil_tmp23 ;
  long __cil_tmp24 ;
  int __cil_tmp25 ;
  long __cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  long __cil_tmp29 ;
  int __cil_tmp30 ;
  long __cil_tmp31 ;
  int __cil_tmp32 ;

  {
  {
  __cil_tmp12 = ring->dev;
  __cil_tmp13 = __cil_tmp12->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp13;
  n = num_dwords * 4;
  __cil_tmp14 = & dev_priv->mm.wedged;
  __cil_tmp15 = (atomic_t const *)__cil_tmp14;
  tmp = atomic_read(__cil_tmp15);
  __cil_tmp16 = tmp != 0;
  __cil_tmp17 = (long )__cil_tmp16;
  tmp___0 = __builtin_expect(__cil_tmp17, 0L);
  }
  if (tmp___0 != 0L) {
    return (-5);
  } else {

  }
  {
  __cil_tmp18 = ring->effective_size;
  __cil_tmp19 = (u32 )__cil_tmp18;
  __cil_tmp20 = (u32 )n;
  __cil_tmp21 = ring->tail;
  __cil_tmp22 = __cil_tmp21 + __cil_tmp20;
  __cil_tmp23 = __cil_tmp22 > __cil_tmp19;
  __cil_tmp24 = (long )__cil_tmp23;
  tmp___2 = __builtin_expect(__cil_tmp24, 0L);
  }
  if (tmp___2 != 0L) {
    {
    ret = intel_wrap_ring_buffer(ring);
    __cil_tmp25 = ret != 0;
    __cil_tmp26 = (long )__cil_tmp25;
    tmp___1 = __builtin_expect(__cil_tmp26, 0L);
    }
    if (tmp___1 != 0L) {
      return (ret);
    } else {

    }
  } else {

  }
  {
  __cil_tmp27 = ring->space;
  __cil_tmp28 = __cil_tmp27 < n;
  __cil_tmp29 = (long )__cil_tmp28;
  tmp___4 = __builtin_expect(__cil_tmp29, 0L);
  }
  if (tmp___4 != 0L) {
    {
    ret = intel_wait_ring_buffer(ring, n);
    __cil_tmp30 = ret != 0;
    __cil_tmp31 = (long )__cil_tmp30;
    tmp___3 = __builtin_expect(__cil_tmp31, 0L);
    }
    if (tmp___3 != 0L) {
      return (ret);
    } else {

    }
  } else {

  }
  __cil_tmp32 = ring->space;
  ring->space = __cil_tmp32 - n;
  return (0);
}
}
void intel_ring_advance(struct intel_ring_buffer *ring )
{ int __cil_tmp2 ;
  int __cil_tmp3 ;
  u32 __cil_tmp4 ;
  u32 __cil_tmp5 ;
  void (*__cil_tmp6)(struct intel_ring_buffer * , u32 ) ;
  u32 __cil_tmp7 ;

  {
  {
  __cil_tmp2 = ring->size;
  __cil_tmp3 = __cil_tmp2 + -1;
  __cil_tmp4 = (u32 )__cil_tmp3;
  __cil_tmp5 = ring->tail;
  ring->tail = __cil_tmp5 & __cil_tmp4;
  __cil_tmp6 = ring->write_tail;
  __cil_tmp7 = ring->tail;
  (*__cil_tmp6)(ring, __cil_tmp7);
  }
  return;
}
}
static struct intel_ring_buffer const render_ring =
     {"render ring", (enum intel_ring_id )1, 8192U, (void *)0, (struct drm_device *)0,
    (struct drm_i915_gem_object *)0, 0U, 0U, 0, 131072, 0, {(u32 *)0, 0U, (struct drm_i915_gem_object *)0},
    {{{{0U}, 0U, 0U, (void *)0, {(struct lock_class_key *)0, {(struct lock_class *)0,
                                                              (struct lock_class *)0},
                                 (char const *)0, 0, 0UL}}}}, 0U, 0U, 0U, 0U, 0U,
    {0U, 0U}, & render_ring_get_irq, & render_ring_put_irq, & init_render_ring, & ring_write_tail,
    & render_ring_flush, & render_ring_add_request, & ring_get_seqno, & render_ring_dispatch_execbuffer,
    & render_ring_cleanup, {(struct list_head *)0, (struct list_head *)0}, {(struct list_head *)0,
                                                                            (struct list_head *)0},
    {(struct list_head *)0, (struct list_head *)0}, 0U, {{{{{0U}, 0U, 0U, (void *)0,
                                                            {(struct lock_class_key *)0,
                                                             {(struct lock_class *)0,
                                                              (struct lock_class *)0},
                                                             (char const *)0, 0,
                                                             0UL}}}}, {(struct list_head *)0,
                                                                       (struct list_head *)0}},
    {0ULL, 0UL, (enum drm_map_type )0, (enum drm_map_flags )0, (void *)0, 0}, (void *)0};
static struct intel_ring_buffer const bsd_ring =
     {"bsd ring", (enum intel_ring_id )2, 16384U, (void *)0, (struct drm_device *)0,
    (struct drm_i915_gem_object *)0, 0U, 0U, 0, 131072, 0, {(u32 *)0, 0U, (struct drm_i915_gem_object *)0},
    {{{{0U}, 0U, 0U, (void *)0, {(struct lock_class_key *)0, {(struct lock_class *)0,
                                                              (struct lock_class *)0},
                                 (char const *)0, 0, 0UL}}}}, 0U, 0U, 0U, 0U, 0U,
    {0U, 0U}, & bsd_ring_get_irq, & bsd_ring_put_irq, & init_ring_common, & ring_write_tail,
    & bsd_ring_flush, & ring_add_request, & ring_get_seqno, & ring_dispatch_execbuffer,
    (void (*)(struct intel_ring_buffer * ))0, {(struct list_head *)0, (struct list_head *)0},
    {(struct list_head *)0, (struct list_head *)0}, {(struct list_head *)0, (struct list_head *)0},
    0U, {{{{{0U}, 0U, 0U, (void *)0, {(struct lock_class_key *)0, {(struct lock_class *)0,
                                                                   (struct lock_class *)0},
                                      (char const *)0, 0, 0UL}}}}, {(struct list_head *)0,
                                                                      (struct list_head *)0}},
    {0ULL, 0UL, (enum drm_map_type )0, (enum drm_map_flags )0, (void *)0, 0}, (void *)0};
static void gen6_bsd_ring_write_tail(struct intel_ring_buffer *ring , u32 value )
{ drm_i915_private_t *dev_priv ;
  unsigned long timeout__ ;
  unsigned long tmp ;
  int ret__ ;
  struct thread_info *tmp___0 ;
  int pfo_ret__ ;
  int tmp___1 ;
  u32 tmp___2 ;
  struct drm_device *__cil_tmp11 ;
  void *__cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  long __cil_tmp16 ;
  long __cil_tmp17 ;
  long __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  atomic_t const *__cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  u32 __cil_tmp23 ;
  u32 __cil_tmp24 ;

  {
  {
  __cil_tmp11 = ring->dev;
  __cil_tmp12 = __cil_tmp11->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp12;
  i915_write32___11(dev_priv, 73808U, 65537U);
  i915_write32___11(dev_priv, 74136U, 0U);
  __cil_tmp13 = (unsigned int const )50U;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  tmp = msecs_to_jiffies(__cil_tmp14);
  __cil_tmp15 = (unsigned long )jiffies;
  timeout__ = tmp + __cil_tmp15;
  ret__ = 0;
  }
  goto ldv_37835;
  ldv_37834: ;
  {
  __cil_tmp16 = (long )jiffies;
  __cil_tmp17 = (long )timeout__;
  __cil_tmp18 = __cil_tmp17 - __cil_tmp16;
  if (__cil_tmp18 < 0L) {
    ret__ = -110;
    goto ldv_37825;
  } else {

  }
  }
  {
  tmp___0 = current_thread_info();
  }
  {
  __cil_tmp19 = tmp___0->preempt_count;
  __cil_tmp20 = __cil_tmp19 & -268435457;
  if (__cil_tmp20 == 0) {
    if (1) {
      goto case_4;
    } else {
      goto switch_default;
      if (0) {
        __asm__ ("movb %%gs:%P1,%0": "=q" (pfo_ret__): "m" (cpu_number));
        goto ldv_37828;
        __asm__ ("movw %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_37828;
        case_4:
        __asm__ ("movl %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_37828;
        __asm__ ("movq %%gs:%P1,%0": "=r" (pfo_ret__): "m" (cpu_number));
        goto ldv_37828;
        switch_default:
        {
        __bad_percpu_size();
        }
      } else {

      }
    }
    ldv_37828:
    {
    __cil_tmp21 = (atomic_t const *)(& kgdb_active);
    tmp___1 = atomic_read(__cil_tmp21);
    }
    if (pfo_ret__ != tmp___1) {
      {
      msleep(1U);
      }
    } else {

    }
  } else {

  }
  }
  ldv_37835:
  {
  tmp___2 = i915_read32___13(dev_priv, 73808U);
  }
  {
  __cil_tmp22 = tmp___2 & 8U;
  if (__cil_tmp22 != 0U) {
    goto ldv_37834;
  } else {
    goto ldv_37825;
  }
  }
  ldv_37825: ;
  if (ret__ != 0) {
    {
    drm_err("gen6_bsd_ring_write_tail", "timed out waiting for IDLE Indicator\n");
    }
  } else {

  }
  {
  __cil_tmp23 = ring->mmio_base;
  __cil_tmp24 = __cil_tmp23 + 48U;
  i915_write32___11(dev_priv, __cil_tmp24, value);
  i915_write32___11(dev_priv, 73808U, 65536U);
  }
  return;
}
}
static int gen6_ring_flush(struct intel_ring_buffer *ring , u32 invalidate , u32 flush )
{ uint32_t cmd ;
  int ret ;
  unsigned int __cil_tmp6 ;

  {
  {
  ret = intel_ring_begin(ring, 4);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  cmd = 318767105U;
  {
  __cil_tmp6 = invalidate & 4294967230U;
  if (__cil_tmp6 != 0U) {
    cmd = cmd | 262272U;
  } else {

  }
  }
  {
  intel_ring_emit(ring, cmd);
  intel_ring_emit(ring, 0U);
  intel_ring_emit(ring, 0U);
  intel_ring_emit(ring, 0U);
  intel_ring_advance(ring);
  }
  return (0);
}
}
static int gen6_ring_dispatch_execbuffer(struct intel_ring_buffer *ring , u32 offset ,
                                         u32 len )
{ int ret ;

  {
  {
  ret = intel_ring_begin(ring, 2);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  intel_ring_emit(ring, 411042048U);
  intel_ring_emit(ring, offset);
  intel_ring_advance(ring);
  }
  return (0);
}
}
static bool gen6_render_ring_get_irq(struct intel_ring_buffer *ring )
{ bool tmp ;

  {
  {
  tmp = gen6_ring_get_irq(ring, 1U, 1U);
  }
  return (tmp);
}
}
static void gen6_render_ring_put_irq(struct intel_ring_buffer *ring )
{

  {
  return;
}
}
static bool gen6_bsd_ring_get_irq(struct intel_ring_buffer *ring )
{ bool tmp ;

  {
  {
  tmp = gen6_ring_get_irq(ring, 4096U, 4096U);
  }
  return (tmp);
}
}
static void gen6_bsd_ring_put_irq(struct intel_ring_buffer *ring )
{

  {
  return;
}
}
static struct intel_ring_buffer const gen6_bsd_ring =
     {"gen6 bsd ring", (enum intel_ring_id )2, 73728U, (void *)0, (struct drm_device *)0,
    (struct drm_i915_gem_object *)0, 0U, 0U, 0, 131072, 0, {(u32 *)0, 0U, (struct drm_i915_gem_object *)0},
    {{{{0U}, 0U, 0U, (void *)0, {(struct lock_class_key *)0, {(struct lock_class *)0,
                                                              (struct lock_class *)0},
                                 (char const *)0, 0, 0UL}}}}, 0U, 0U, 0U, 0U, 0U,
    {0U, 0U}, & gen6_bsd_ring_get_irq, & gen6_bsd_ring_put_irq, & init_ring_common,
    & gen6_bsd_ring_write_tail, & gen6_ring_flush, & gen6_add_request, & ring_get_seqno,
    & gen6_ring_dispatch_execbuffer, (void (*)(struct intel_ring_buffer * ))0, {(struct list_head *)0,
                                                                                (struct list_head *)0},
    {(struct list_head *)0, (struct list_head *)0}, {(struct list_head *)0, (struct list_head *)0},
    0U, {{{{{0U}, 0U, 0U, (void *)0, {(struct lock_class_key *)0, {(struct lock_class *)0,
                                                                   (struct lock_class *)0},
                                      (char const *)0, 0, 0UL}}}}, {(struct list_head *)0,
                                                                      (struct list_head *)0}},
    {0ULL, 0UL, (enum drm_map_type )0, (enum drm_map_flags )0, (void *)0, 0}, (void *)0};
static bool blt_ring_get_irq(struct intel_ring_buffer *ring )
{ bool tmp ;

  {
  {
  tmp = gen6_ring_get_irq(ring, 4194304U, 4194304U);
  }
  return (tmp);
}
}
static void blt_ring_put_irq(struct intel_ring_buffer *ring )
{

  {
  {
  gen6_ring_put_irq(ring, 4194304U, 4194304U);
  }
  return;
}
}
__inline static struct drm_i915_gem_object *to_blt_workaround(struct intel_ring_buffer *ring )
{ void *__cil_tmp2 ;

  {
  {
  __cil_tmp2 = ring->private;
  return ((struct drm_i915_gem_object *)__cil_tmp2);
  }
}
}
static int blt_ring_init(struct intel_ring_buffer *ring )
{ struct drm_i915_gem_object *obj ;
  u32 *ptr ;
  int ret ;
  void *tmp ;
  u32 *tmp___0 ;
  u32 *tmp___1 ;
  int tmp___2 ;
  struct drm_device *__cil_tmp9 ;
  void *__cil_tmp10 ;
  struct drm_i915_private *__cil_tmp11 ;
  struct intel_device_info const *__cil_tmp12 ;
  u8 __cil_tmp13 ;
  unsigned char __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  struct drm_device *__cil_tmp16 ;
  struct pci_dev *__cil_tmp17 ;
  u8 __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  struct drm_device *__cil_tmp20 ;
  struct drm_i915_gem_object *__cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  bool __cil_tmp24 ;
  struct drm_gem_object *__cil_tmp25 ;
  struct page **__cil_tmp26 ;
  struct page *__cil_tmp27 ;
  struct page **__cil_tmp28 ;
  struct page *__cil_tmp29 ;
  bool __cil_tmp30 ;
  struct drm_gem_object *__cil_tmp31 ;

  {
  {
  __cil_tmp9 = ring->dev;
  __cil_tmp10 = __cil_tmp9->dev_private;
  __cil_tmp11 = (struct drm_i915_private *)__cil_tmp10;
  __cil_tmp12 = __cil_tmp11->info;
  __cil_tmp13 = __cil_tmp12->gen;
  __cil_tmp14 = (unsigned char )__cil_tmp13;
  __cil_tmp15 = (unsigned int )__cil_tmp14;
  if (__cil_tmp15 == 6U) {
    {
    __cil_tmp16 = ring->dev;
    __cil_tmp17 = __cil_tmp16->pdev;
    __cil_tmp18 = __cil_tmp17->revision;
    __cil_tmp19 = (unsigned int )__cil_tmp18;
    if (__cil_tmp19 <= 7U) {
      {
      __cil_tmp20 = ring->dev;
      obj = i915_gem_alloc_object(__cil_tmp20, 4096UL);
      }
      {
      __cil_tmp21 = (struct drm_i915_gem_object *)0;
      __cil_tmp22 = (unsigned long )__cil_tmp21;
      __cil_tmp23 = (unsigned long )obj;
      if (__cil_tmp23 == __cil_tmp22) {
        return (-12);
      } else {

      }
      }
      {
      __cil_tmp24 = (bool )1;
      ret = i915_gem_object_pin(obj, 4096U, __cil_tmp24);
      }
      if (ret != 0) {
        {
        __cil_tmp25 = & obj->base;
        drm_gem_object_unreference(__cil_tmp25);
        }
        return (ret);
      } else {

      }
      {
      __cil_tmp26 = obj->pages;
      __cil_tmp27 = *__cil_tmp26;
      tmp = kmap(__cil_tmp27);
      ptr = (u32 *)tmp;
      tmp___0 = ptr;
      ptr = ptr + 1;
      *tmp___0 = 83886080U;
      tmp___1 = ptr;
      ptr = ptr + 1;
      *tmp___1 = 0U;
      __cil_tmp28 = obj->pages;
      __cil_tmp29 = *__cil_tmp28;
      kunmap(__cil_tmp29);
      __cil_tmp30 = (bool )0;
      ret = i915_gem_object_set_to_gtt_domain(obj, __cil_tmp30);
      }
      if (ret != 0) {
        {
        i915_gem_object_unpin(obj);
        __cil_tmp31 = & obj->base;
        drm_gem_object_unreference(__cil_tmp31);
        }
        return (ret);
      } else {

      }
      ring->private = (void *)obj;
    } else {

    }
    }
  } else {

  }
  }
  {
  tmp___2 = init_ring_common(ring);
  }
  return (tmp___2);
}
}
static int blt_ring_begin(struct intel_ring_buffer *ring , int num_dwords )
{ int ret ;
  int tmp ;
  struct drm_i915_gem_object *tmp___0 ;
  int tmp___1 ;
  void *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  int __cil_tmp11 ;
  uint32_t __cil_tmp12 ;

  {
  {
  __cil_tmp7 = (void *)0;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  __cil_tmp9 = ring->private;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  if (__cil_tmp10 != __cil_tmp8) {
    {
    __cil_tmp11 = num_dwords + 2;
    tmp = intel_ring_begin(ring, __cil_tmp11);
    ret = tmp;
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
    {
    intel_ring_emit(ring, 411041792U);
    tmp___0 = to_blt_workaround(ring);
    __cil_tmp12 = tmp___0->gtt_offset;
    intel_ring_emit(ring, __cil_tmp12);
    }
    return (0);
  } else {
    {
    tmp___1 = intel_ring_begin(ring, 4);
    }
    return (tmp___1);
  }
  }
}
}
static int blt_ring_flush(struct intel_ring_buffer *ring , u32 invalidate , u32 flush )
{ uint32_t cmd ;
  int ret ;
  unsigned int __cil_tmp6 ;

  {
  {
  ret = blt_ring_begin(ring, 4);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  cmd = 318767105U;
  {
  __cil_tmp6 = invalidate & 2U;
  if (__cil_tmp6 != 0U) {
    cmd = cmd | 262144U;
  } else {

  }
  }
  {
  intel_ring_emit(ring, cmd);
  intel_ring_emit(ring, 0U);
  intel_ring_emit(ring, 0U);
  intel_ring_emit(ring, 0U);
  intel_ring_advance(ring);
  }
  return (0);
}
}
static void blt_ring_cleanup(struct intel_ring_buffer *ring )
{ void *__cil_tmp2 ;
  unsigned long __cil_tmp3 ;
  void *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  void *__cil_tmp6 ;
  struct drm_i915_gem_object *__cil_tmp7 ;
  void *__cil_tmp8 ;
  struct drm_gem_object *__cil_tmp9 ;

  {
  {
  __cil_tmp2 = (void *)0;
  __cil_tmp3 = (unsigned long )__cil_tmp2;
  __cil_tmp4 = ring->private;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  if (__cil_tmp5 == __cil_tmp3) {
    return;
  } else {

  }
  }
  {
  __cil_tmp6 = ring->private;
  __cil_tmp7 = (struct drm_i915_gem_object *)__cil_tmp6;
  i915_gem_object_unpin(__cil_tmp7);
  __cil_tmp8 = ring->private;
  __cil_tmp9 = (struct drm_gem_object *)__cil_tmp8;
  drm_gem_object_unreference(__cil_tmp9);
  ring->private = (void *)0;
  }
  return;
}
}
static struct intel_ring_buffer const gen6_blt_ring =
     {"blt ring", (enum intel_ring_id )4, 139264U, (void *)0, (struct drm_device *)0,
    (struct drm_i915_gem_object *)0, 0U, 0U, 0, 131072, 0, {(u32 *)0, 0U, (struct drm_i915_gem_object *)0},
    {{{{0U}, 0U, 0U, (void *)0, {(struct lock_class_key *)0, {(struct lock_class *)0,
                                                              (struct lock_class *)0},
                                 (char const *)0, 0, 0UL}}}}, 0U, 0U, 0U, 0U, 0U,
    {0U, 0U}, & blt_ring_get_irq, & blt_ring_put_irq, & blt_ring_init, & ring_write_tail,
    & blt_ring_flush, & gen6_add_request, & ring_get_seqno, & gen6_ring_dispatch_execbuffer,
    & blt_ring_cleanup, {(struct list_head *)0, (struct list_head *)0}, {(struct list_head *)0,
                                                                         (struct list_head *)0},
    {(struct list_head *)0, (struct list_head *)0}, 0U, {{{{{0U}, 0U, 0U, (void *)0,
                                                            {(struct lock_class_key *)0,
                                                             {(struct lock_class *)0,
                                                              (struct lock_class *)0},
                                                             (char const *)0, 0,
                                                             0UL}}}}, {(struct list_head *)0,
                                                                       (struct list_head *)0}},
    {0ULL, 0UL, (enum drm_map_type )0, (enum drm_map_flags )0, (void *)0, 0}, (void *)0};
int intel_init_render_ring_buffer(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  struct intel_ring_buffer *ring ;
  int tmp ;
  void *__cil_tmp5 ;
  struct intel_ring_buffer (*__cil_tmp6)[3U] ;
  void *__cil_tmp7 ;
  struct drm_i915_private *__cil_tmp8 ;
  struct intel_device_info const *__cil_tmp9 ;
  u8 __cil_tmp10 ;
  unsigned char __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  void *__cil_tmp13 ;
  struct drm_i915_private *__cil_tmp14 ;
  struct intel_device_info const *__cil_tmp15 ;
  u8 __cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  void *__cil_tmp19 ;
  struct drm_i915_private *__cil_tmp20 ;
  struct intel_device_info const *__cil_tmp21 ;
  unsigned char *__cil_tmp22 ;
  unsigned char *__cil_tmp23 ;
  unsigned char __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  drm_dma_handle_t *__cil_tmp26 ;
  void *__cil_tmp27 ;
  u32 *__cil_tmp28 ;
  void *__cil_tmp29 ;

  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  __cil_tmp6 = & dev_priv->ring;
  ring = (struct intel_ring_buffer *)__cil_tmp6;
  *ring = (struct intel_ring_buffer )render_ring;
  {
  __cil_tmp7 = dev->dev_private;
  __cil_tmp8 = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp9 = __cil_tmp8->info;
  __cil_tmp10 = __cil_tmp9->gen;
  __cil_tmp11 = (unsigned char )__cil_tmp10;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  if (__cil_tmp12 > 5U) {
    ring->add_request = & gen6_add_request;
    ring->irq_get = & gen6_render_ring_get_irq;
    ring->irq_put = & gen6_render_ring_put_irq;
  } else {
    {
    __cil_tmp13 = dev->dev_private;
    __cil_tmp14 = (struct drm_i915_private *)__cil_tmp13;
    __cil_tmp15 = __cil_tmp14->info;
    __cil_tmp16 = __cil_tmp15->gen;
    __cil_tmp17 = (unsigned char )__cil_tmp16;
    __cil_tmp18 = (unsigned int )__cil_tmp17;
    if (__cil_tmp18 == 5U) {
      ring->add_request = & pc_render_add_request;
      ring->get_seqno = & pc_render_get_seqno;
    } else {

    }
    }
  }
  }
  {
  __cil_tmp19 = dev->dev_private;
  __cil_tmp20 = (struct drm_i915_private *)__cil_tmp19;
  __cil_tmp21 = __cil_tmp20->info;
  __cil_tmp22 = (unsigned char *)__cil_tmp21;
  __cil_tmp23 = __cil_tmp22 + 1UL;
  __cil_tmp24 = *__cil_tmp23;
  __cil_tmp25 = (unsigned int )__cil_tmp24;
  if (__cil_tmp25 == 0U) {
    {
    __cil_tmp26 = dev_priv->status_page_dmah;
    __cil_tmp27 = __cil_tmp26->vaddr;
    ring->status_page.page_addr = (u32 *)__cil_tmp27;
    __cil_tmp28 = ring->status_page.page_addr;
    __cil_tmp29 = (void *)__cil_tmp28;
    memset(__cil_tmp29, 0, 4096UL);
    }
  } else {

  }
  }
  {
  tmp = intel_init_ring_buffer(dev, ring);
  }
  return (tmp);
}
}
int intel_render_ring_init_dri(struct drm_device *dev , u64 start , u32 size )
{ drm_i915_private_t *dev_priv ;
  struct intel_ring_buffer *ring ;
  void *__cil_tmp6 ;
  struct intel_ring_buffer (*__cil_tmp7)[3U] ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  u8 __cil_tmp11 ;
  unsigned char __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  u8 __cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  struct list_head *__cil_tmp20 ;
  struct list_head *__cil_tmp21 ;
  struct list_head *__cil_tmp22 ;
  struct drm_device *__cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  drm_local_map_t *__cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;
  void *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;

  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp6;
  __cil_tmp7 = & dev_priv->ring;
  ring = (struct intel_ring_buffer *)__cil_tmp7;
  *ring = (struct intel_ring_buffer )render_ring;
  {
  __cil_tmp8 = dev->dev_private;
  __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
  __cil_tmp10 = __cil_tmp9->info;
  __cil_tmp11 = __cil_tmp10->gen;
  __cil_tmp12 = (unsigned char )__cil_tmp11;
  __cil_tmp13 = (unsigned int )__cil_tmp12;
  if (__cil_tmp13 > 5U) {
    ring->add_request = & gen6_add_request;
    ring->irq_get = & gen6_render_ring_get_irq;
    ring->irq_put = & gen6_render_ring_put_irq;
  } else {
    {
    __cil_tmp14 = dev->dev_private;
    __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
    __cil_tmp16 = __cil_tmp15->info;
    __cil_tmp17 = __cil_tmp16->gen;
    __cil_tmp18 = (unsigned char )__cil_tmp17;
    __cil_tmp19 = (unsigned int )__cil_tmp18;
    if (__cil_tmp19 == 5U) {
      ring->add_request = & pc_render_add_request;
      ring->get_seqno = & pc_render_get_seqno;
    } else {

    }
    }
  }
  }
  {
  ring->dev = dev;
  __cil_tmp20 = & ring->active_list;
  INIT_LIST_HEAD(__cil_tmp20);
  __cil_tmp21 = & ring->request_list;
  INIT_LIST_HEAD(__cil_tmp21);
  __cil_tmp22 = & ring->gpu_write_list;
  INIT_LIST_HEAD(__cil_tmp22);
  ring->size = (int )size;
  ring->effective_size = ring->size;
  }
  {
  __cil_tmp23 = ring->dev;
  __cil_tmp24 = __cil_tmp23->pci_device;
  if (__cil_tmp24 == 13687) {
    __cil_tmp25 = ring->effective_size;
    ring->effective_size = __cil_tmp25 + -128;
  } else {

  }
  }
  {
  ring->map.offset = start;
  ring->map.size = (unsigned long )size;
  ring->map.type = (enum drm_map_type )0;
  ring->map.flags = (enum drm_map_flags )0;
  ring->map.mtrr = 0;
  __cil_tmp26 = & ring->map;
  drm_core_ioremap_wc(__cil_tmp26, dev);
  }
  {
  __cil_tmp27 = (void *)0;
  __cil_tmp28 = (unsigned long )__cil_tmp27;
  __cil_tmp29 = ring->map.handle;
  __cil_tmp30 = (unsigned long )__cil_tmp29;
  if (__cil_tmp30 == __cil_tmp28) {
    {
    drm_err("intel_render_ring_init_dri", "can not ioremap virtual address for ring buffer\n");
    }
    return (-12);
  } else {

  }
  }
  ring->virtual_start = ring->map.handle;
  return (0);
}
}
int intel_init_bsd_ring_buffer(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  struct intel_ring_buffer *ring ;
  int tmp ;
  void *__cil_tmp5 ;
  struct intel_ring_buffer (*__cil_tmp6)[3U] ;
  struct intel_ring_buffer *__cil_tmp7 ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  u8 __cil_tmp11 ;
  unsigned char __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  void *__cil_tmp14 ;
  struct drm_i915_private *__cil_tmp15 ;
  struct intel_device_info const *__cil_tmp16 ;
  u8 __cil_tmp17 ;
  unsigned char __cil_tmp18 ;
  unsigned int __cil_tmp19 ;

  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  __cil_tmp6 = & dev_priv->ring;
  __cil_tmp7 = (struct intel_ring_buffer *)__cil_tmp6;
  ring = __cil_tmp7 + 1UL;
  {
  __cil_tmp8 = dev->dev_private;
  __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
  __cil_tmp10 = __cil_tmp9->info;
  __cil_tmp11 = __cil_tmp10->gen;
  __cil_tmp12 = (unsigned char )__cil_tmp11;
  __cil_tmp13 = (unsigned int )__cil_tmp12;
  if (__cil_tmp13 == 6U) {
    *ring = (struct intel_ring_buffer )gen6_bsd_ring;
  } else {
    {
    __cil_tmp14 = dev->dev_private;
    __cil_tmp15 = (struct drm_i915_private *)__cil_tmp14;
    __cil_tmp16 = __cil_tmp15->info;
    __cil_tmp17 = __cil_tmp16->gen;
    __cil_tmp18 = (unsigned char )__cil_tmp17;
    __cil_tmp19 = (unsigned int )__cil_tmp18;
    if (__cil_tmp19 == 7U) {
      *ring = (struct intel_ring_buffer )gen6_bsd_ring;
    } else {
      *ring = (struct intel_ring_buffer )bsd_ring;
    }
    }
  }
  }
  {
  tmp = intel_init_ring_buffer(dev, ring);
  }
  return (tmp);
}
}
int intel_init_blt_ring_buffer(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  struct intel_ring_buffer *ring ;
  int tmp ;
  void *__cil_tmp5 ;
  struct intel_ring_buffer (*__cil_tmp6)[3U] ;
  struct intel_ring_buffer *__cil_tmp7 ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  __cil_tmp6 = & dev_priv->ring;
  __cil_tmp7 = (struct intel_ring_buffer *)__cil_tmp6;
  ring = __cil_tmp7 + 2UL;
  *ring = (struct intel_ring_buffer )gen6_blt_ring;
  tmp = intel_init_ring_buffer(dev, ring);
  }
  return (tmp);
}
}
static struct overlay_registers *intel_overlay_map_regs(struct intel_overlay *overlay )
{ drm_i915_private_t *dev_priv ;
  struct overlay_registers *regs ;
  void *tmp ;
  struct drm_device *__cil_tmp5 ;
  void *__cil_tmp6 ;
  struct drm_device *__cil_tmp7 ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  unsigned char *__cil_tmp11 ;
  unsigned char *__cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  struct drm_i915_gem_object *__cil_tmp15 ;
  struct drm_i915_gem_phys_object *__cil_tmp16 ;
  drm_dma_handle_t *__cil_tmp17 ;
  void *__cil_tmp18 ;
  struct io_mapping *__cil_tmp19 ;
  struct drm_i915_gem_object *__cil_tmp20 ;
  uint32_t __cil_tmp21 ;
  unsigned long __cil_tmp22 ;

  {
  __cil_tmp5 = overlay->dev;
  __cil_tmp6 = __cil_tmp5->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp6;
  {
  __cil_tmp7 = overlay->dev;
  __cil_tmp8 = __cil_tmp7->dev_private;
  __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
  __cil_tmp10 = __cil_tmp9->info;
  __cil_tmp11 = (unsigned char *)__cil_tmp10;
  __cil_tmp12 = __cil_tmp11 + 3UL;
  __cil_tmp13 = *__cil_tmp12;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  if (__cil_tmp14 != 0U) {
    __cil_tmp15 = overlay->reg_bo;
    __cil_tmp16 = __cil_tmp15->phys_obj;
    __cil_tmp17 = __cil_tmp16->handle;
    __cil_tmp18 = __cil_tmp17->vaddr;
    regs = (struct overlay_registers *)__cil_tmp18;
  } else {
    {
    __cil_tmp19 = dev_priv->mm.gtt_mapping;
    __cil_tmp20 = overlay->reg_bo;
    __cil_tmp21 = __cil_tmp20->gtt_offset;
    __cil_tmp22 = (unsigned long )__cil_tmp21;
    tmp = io_mapping_map_atomic_wc(__cil_tmp19, __cil_tmp22);
    regs = (struct overlay_registers *)tmp;
    }
  }
  }
  return (regs);
}
}
static void intel_overlay_unmap_regs(struct intel_overlay *overlay , struct overlay_registers *regs )
{ struct drm_device *__cil_tmp3 ;
  void *__cil_tmp4 ;
  struct drm_i915_private *__cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  unsigned char *__cil_tmp7 ;
  unsigned char *__cil_tmp8 ;
  unsigned char __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  void *__cil_tmp11 ;

  {
  {
  __cil_tmp3 = overlay->dev;
  __cil_tmp4 = __cil_tmp3->dev_private;
  __cil_tmp5 = (struct drm_i915_private *)__cil_tmp4;
  __cil_tmp6 = __cil_tmp5->info;
  __cil_tmp7 = (unsigned char *)__cil_tmp6;
  __cil_tmp8 = __cil_tmp7 + 3UL;
  __cil_tmp9 = *__cil_tmp8;
  __cil_tmp10 = (unsigned int )__cil_tmp9;
  if (__cil_tmp10 == 0U) {
    {
    __cil_tmp11 = (void *)regs;
    io_mapping_unmap_atomic(__cil_tmp11);
    }
  } else {

  }
  }
  return;
}
}
static int intel_overlay_do_wait_request(struct intel_overlay *overlay , struct drm_i915_gem_request *request ,
                                         void (*tail)(struct intel_overlay * ) )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  int ret ;
  long tmp ;
  void *__cil_tmp8 ;
  uint32_t __cil_tmp9 ;
  int __cil_tmp10 ;
  long __cil_tmp11 ;
  struct intel_ring_buffer (*__cil_tmp12)[3U] ;
  struct intel_ring_buffer *__cil_tmp13 ;
  struct drm_file *__cil_tmp14 ;
  void const *__cil_tmp15 ;
  struct intel_ring_buffer (*__cil_tmp16)[3U] ;
  struct intel_ring_buffer *__cil_tmp17 ;
  uint32_t __cil_tmp18 ;

  {
  {
  dev = overlay->dev;
  __cil_tmp8 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp8;
  __cil_tmp9 = overlay->last_flip_req;
  __cil_tmp10 = __cil_tmp9 != 0U;
  __cil_tmp11 = (long )__cil_tmp10;
  tmp = __builtin_expect(__cil_tmp11, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_overlay.c.p"),
                         "i" (229), "i" (12UL));
    ldv_37636: ;
    goto ldv_37636;
  } else {

  }
  {
  __cil_tmp12 = & dev_priv->ring;
  __cil_tmp13 = (struct intel_ring_buffer *)__cil_tmp12;
  __cil_tmp14 = (struct drm_file *)0;
  ret = i915_add_request(__cil_tmp13, __cil_tmp14, request);
  }
  if (ret != 0) {
    {
    __cil_tmp15 = (void const *)request;
    kfree(__cil_tmp15);
    }
    return (ret);
  } else {

  }
  {
  overlay->last_flip_req = request->seqno;
  overlay->flip_tail = tail;
  __cil_tmp16 = & dev_priv->ring;
  __cil_tmp17 = (struct intel_ring_buffer *)__cil_tmp16;
  __cil_tmp18 = overlay->last_flip_req;
  ret = i915_wait_request(__cil_tmp17, __cil_tmp18);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  overlay->last_flip_req = 0U;
  return (0);
}
}
static int i830_activate_pipe_a(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  struct intel_crtc *crtc ;
  struct drm_crtc_helper_funcs *crtc_funcs ;
  struct drm_display_mode vesa_640x480 ;
  struct drm_display_mode *mode ;
  struct drm_crtc const *__mptr ;
  u32 tmp ;
  bool tmp___0 ;
  int tmp___1 ;
  void *__cil_tmp11 ;
  struct drm_crtc *__cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  void *__cil_tmp15 ;
  void (*__cil_tmp16)(struct drm_crtc * , int ) ;
  unsigned long __cil_tmp17 ;
  void (*__cil_tmp18)(struct drm_crtc * , int ) ;
  unsigned long __cil_tmp19 ;
  struct drm_display_mode const *__cil_tmp20 ;
  struct drm_crtc *__cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  struct drm_framebuffer *__cil_tmp24 ;
  void (*__cil_tmp25)(struct drm_crtc * , int ) ;
  struct drm_crtc *__cil_tmp26 ;

  {
  __cil_tmp11 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp11;
  vesa_640x480.head.next = (struct list_head *)0;
  vesa_640x480.head.prev = (struct list_head *)0;
  vesa_640x480.base.id = 0U;
  vesa_640x480.base.type = 0U;
  vesa_640x480.name[0] = (char )'6';
  vesa_640x480.name[1] = (char )'4';
  vesa_640x480.name[2] = (char )'0';
  vesa_640x480.name[3] = (char )'x';
  vesa_640x480.name[4] = (char )'4';
  vesa_640x480.name[5] = (char )'8';
  vesa_640x480.name[6] = (char )'0';
  vesa_640x480.name[7] = (char )'\000';
  vesa_640x480.connector_count = 0;
  vesa_640x480.status = (enum drm_mode_status )0;
  vesa_640x480.type = 64;
  vesa_640x480.clock = 25175;
  vesa_640x480.hdisplay = 640;
  vesa_640x480.hsync_start = 656;
  vesa_640x480.hsync_end = 752;
  vesa_640x480.htotal = 800;
  vesa_640x480.hskew = 0;
  vesa_640x480.vdisplay = 480;
  vesa_640x480.vsync_start = 489;
  vesa_640x480.vsync_end = 492;
  vesa_640x480.vtotal = 525;
  vesa_640x480.vscan = 0;
  vesa_640x480.flags = 10U;
  vesa_640x480.width_mm = 0;
  vesa_640x480.height_mm = 0;
  vesa_640x480.clock_index = 0;
  vesa_640x480.synth_clock = 0;
  vesa_640x480.crtc_hdisplay = 0;
  vesa_640x480.crtc_hblank_start = 0;
  vesa_640x480.crtc_hblank_end = 0;
  vesa_640x480.crtc_hsync_start = 0;
  vesa_640x480.crtc_hsync_end = 0;
  vesa_640x480.crtc_htotal = 0;
  vesa_640x480.crtc_hskew = 0;
  vesa_640x480.crtc_vdisplay = 0;
  vesa_640x480.crtc_vblank_start = 0;
  vesa_640x480.crtc_vblank_end = 0;
  vesa_640x480.crtc_vsync_start = 0;
  vesa_640x480.crtc_vsync_end = 0;
  vesa_640x480.crtc_vtotal = 0;
  vesa_640x480.crtc_hadjusted = 0;
  vesa_640x480.crtc_vadjusted = 0;
  vesa_640x480.private_size = 0;
  vesa_640x480.private = (int *)0;
  vesa_640x480.private_flags = 0;
  vesa_640x480.vrefresh = 0;
  vesa_640x480.hsync = 0;
  __cil_tmp12 = dev_priv->pipe_to_crtc_mapping[0];
  __mptr = (struct drm_crtc const *)__cil_tmp12;
  crtc = (struct intel_crtc *)__mptr;
  {
  __cil_tmp13 = crtc->dpms_mode;
  if (__cil_tmp13 == 0) {
    return (0);
  } else {

  }
  }
  {
  tmp = i915_read32(dev_priv, 458760U);
  }
  {
  __cil_tmp14 = (int )tmp;
  if (__cil_tmp14 < 0) {
    return (0);
  } else {

  }
  }
  __cil_tmp15 = crtc->base.helper_private;
  crtc_funcs = (struct drm_crtc_helper_funcs *)__cil_tmp15;
  {
  __cil_tmp16 = (void (*)(struct drm_crtc * , int ))0;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  __cil_tmp18 = crtc_funcs->dpms;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  if (__cil_tmp19 == __cil_tmp17) {
    return (0);
  } else {

  }
  }
  {
  drm_ut_debug_printk(2U, "drm", "i830_activate_pipe_a", "Enabling pipe A in order to enable overlay\n");
  __cil_tmp20 = (struct drm_display_mode const *)(& vesa_640x480);
  mode = drm_mode_duplicate(dev, __cil_tmp20);
  drm_mode_set_crtcinfo(mode, 1);
  __cil_tmp21 = & crtc->base;
  __cil_tmp22 = crtc->base.x;
  __cil_tmp23 = crtc->base.y;
  __cil_tmp24 = crtc->base.fb;
  tmp___0 = drm_crtc_helper_set_mode(__cil_tmp21, mode, __cil_tmp22, __cil_tmp23,
                                     __cil_tmp24);
  }
  if (tmp___0) {
    tmp___1 = 0;
  } else {
    tmp___1 = 1;
  }
  if (tmp___1) {
    return (0);
  } else {

  }
  {
  __cil_tmp25 = crtc_funcs->dpms;
  __cil_tmp26 = & crtc->base;
  (*__cil_tmp25)(__cil_tmp26, 0);
  }
  return (1);
}
}
static void i830_deactivate_pipe_a(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  struct drm_crtc *crtc ;
  struct drm_crtc_helper_funcs *crtc_funcs ;
  void *__cil_tmp5 ;
  void *__cil_tmp6 ;
  void (*__cil_tmp7)(struct drm_crtc * , int ) ;

  {
  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  crtc = dev_priv->pipe_to_crtc_mapping[0];
  __cil_tmp6 = crtc->helper_private;
  crtc_funcs = (struct drm_crtc_helper_funcs *)__cil_tmp6;
  __cil_tmp7 = crtc_funcs->dpms;
  (*__cil_tmp7)(crtc, 3);
  }
  return;
}
}
static int intel_overlay_on(struct intel_overlay *overlay )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  struct drm_i915_gem_request *request ;
  int pipe_a_quirk ;
  int ret ;
  long tmp ;
  void *tmp___0 ;
  void *__cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  long __cil_tmp12 ;
  int __cil_tmp13 ;
  struct drm_i915_gem_request *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct intel_ring_buffer (*__cil_tmp17)[3U] ;
  struct intel_ring_buffer *__cil_tmp18 ;
  void const *__cil_tmp19 ;
  struct intel_ring_buffer (*__cil_tmp20)[3U] ;
  struct intel_ring_buffer *__cil_tmp21 ;
  struct intel_ring_buffer (*__cil_tmp22)[3U] ;
  struct intel_ring_buffer *__cil_tmp23 ;
  u32 __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  struct intel_ring_buffer (*__cil_tmp26)[3U] ;
  struct intel_ring_buffer *__cil_tmp27 ;
  struct intel_ring_buffer (*__cil_tmp28)[3U] ;
  struct intel_ring_buffer *__cil_tmp29 ;
  struct intel_ring_buffer (*__cil_tmp30)[3U] ;
  struct intel_ring_buffer *__cil_tmp31 ;
  void (*__cil_tmp32)(struct intel_overlay * ) ;

  {
  {
  dev = overlay->dev;
  __cil_tmp9 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  pipe_a_quirk = 0;
  __cil_tmp10 = overlay->active;
  __cil_tmp11 = __cil_tmp10 != 0;
  __cil_tmp12 = (long )__cil_tmp11;
  tmp = __builtin_expect(__cil_tmp12, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_overlay.c.p"),
                         "i" (302), "i" (12UL));
    ldv_37662: ;
    goto ldv_37662;
  } else {

  }
  overlay->active = 1;
  {
  __cil_tmp13 = dev->pci_device;
  if (__cil_tmp13 == 13687) {
    {
    pipe_a_quirk = i830_activate_pipe_a(dev);
    }
    if (pipe_a_quirk < 0) {
      return (pipe_a_quirk);
    } else {

    }
  } else {

  }
  }
  {
  tmp___0 = kzalloc(64UL, 208U);
  request = (struct drm_i915_gem_request *)tmp___0;
  }
  {
  __cil_tmp14 = (struct drm_i915_gem_request *)0;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = (unsigned long )request;
  if (__cil_tmp16 == __cil_tmp15) {
    ret = -12;
    goto out;
  } else {

  }
  }
  {
  __cil_tmp17 = & dev_priv->ring;
  __cil_tmp18 = (struct intel_ring_buffer *)__cil_tmp17;
  ret = intel_ring_begin(__cil_tmp18, 4);
  }
  if (ret != 0) {
    {
    __cil_tmp19 = (void const *)request;
    kfree(__cil_tmp19);
    }
    goto out;
  } else {

  }
  {
  __cil_tmp20 = & dev_priv->ring;
  __cil_tmp21 = (struct intel_ring_buffer *)__cil_tmp20;
  intel_ring_emit(__cil_tmp21, 144703488U);
  __cil_tmp22 = & dev_priv->ring;
  __cil_tmp23 = (struct intel_ring_buffer *)__cil_tmp22;
  __cil_tmp24 = overlay->flip_addr;
  __cil_tmp25 = __cil_tmp24 | 1U;
  intel_ring_emit(__cil_tmp23, __cil_tmp25);
  __cil_tmp26 = & dev_priv->ring;
  __cil_tmp27 = (struct intel_ring_buffer *)__cil_tmp26;
  intel_ring_emit(__cil_tmp27, 25231360U);
  __cil_tmp28 = & dev_priv->ring;
  __cil_tmp29 = (struct intel_ring_buffer *)__cil_tmp28;
  intel_ring_emit(__cil_tmp29, 0U);
  __cil_tmp30 = & dev_priv->ring;
  __cil_tmp31 = (struct intel_ring_buffer *)__cil_tmp30;
  intel_ring_advance(__cil_tmp31);
  __cil_tmp32 = (void (*)(struct intel_overlay * ))0;
  ret = intel_overlay_do_wait_request(overlay, request, __cil_tmp32);
  }
  out: ;
  if (pipe_a_quirk != 0) {
    {
    i830_deactivate_pipe_a(dev);
    }
  } else {

  }
  return (ret);
}
}
static int intel_overlay_continue(struct intel_overlay *overlay , bool load_polyphase_filter )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_request *request ;
  u32 flip_addr ;
  u32 tmp ;
  int ret ;
  long tmp___0 ;
  void *tmp___1 ;
  void *__cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  long __cil_tmp14 ;
  struct drm_i915_gem_request *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  struct intel_ring_buffer (*__cil_tmp19)[3U] ;
  struct intel_ring_buffer *__cil_tmp20 ;
  void const *__cil_tmp21 ;
  struct intel_ring_buffer (*__cil_tmp22)[3U] ;
  struct intel_ring_buffer *__cil_tmp23 ;
  struct intel_ring_buffer (*__cil_tmp24)[3U] ;
  struct intel_ring_buffer *__cil_tmp25 ;
  struct intel_ring_buffer (*__cil_tmp26)[3U] ;
  struct intel_ring_buffer *__cil_tmp27 ;
  struct intel_ring_buffer (*__cil_tmp28)[3U] ;
  struct intel_ring_buffer *__cil_tmp29 ;
  struct drm_file *__cil_tmp30 ;
  void const *__cil_tmp31 ;

  {
  {
  dev = overlay->dev;
  __cil_tmp11 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp11;
  flip_addr = overlay->flip_addr;
  __cil_tmp12 = overlay->active;
  __cil_tmp13 = __cil_tmp12 == 0;
  __cil_tmp14 = (long )__cil_tmp13;
  tmp___0 = __builtin_expect(__cil_tmp14, 0L);
  }
  if (tmp___0 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_overlay.c.p"),
                         "i" (348), "i" (12UL));
    ldv_37674: ;
    goto ldv_37674;
  } else {

  }
  {
  tmp___1 = kzalloc(64UL, 208U);
  request = (struct drm_i915_gem_request *)tmp___1;
  }
  {
  __cil_tmp15 = (struct drm_i915_gem_request *)0;
  __cil_tmp16 = (unsigned long )__cil_tmp15;
  __cil_tmp17 = (unsigned long )request;
  if (__cil_tmp17 == __cil_tmp16) {
    return (-12);
  } else {

  }
  }
  if ((int )load_polyphase_filter) {
    flip_addr = flip_addr | 1U;
  } else {

  }
  {
  tmp = i915_read32(dev_priv, 196616U);
  }
  {
  __cil_tmp18 = tmp & 131072U;
  if (__cil_tmp18 != 0U) {
    {
    drm_ut_debug_printk(1U, "drm", "intel_overlay_continue", "overlay underrun, DOVSTA: %x\n",
                        tmp);
    }
  } else {

  }
  }
  {
  __cil_tmp19 = & dev_priv->ring;
  __cil_tmp20 = (struct intel_ring_buffer *)__cil_tmp19;
  ret = intel_ring_begin(__cil_tmp20, 2);
  }
  if (ret != 0) {
    {
    __cil_tmp21 = (void const *)request;
    kfree(__cil_tmp21);
    }
    return (ret);
  } else {

  }
  {
  __cil_tmp22 = & dev_priv->ring;
  __cil_tmp23 = (struct intel_ring_buffer *)__cil_tmp22;
  intel_ring_emit(__cil_tmp23, 142606336U);
  __cil_tmp24 = & dev_priv->ring;
  __cil_tmp25 = (struct intel_ring_buffer *)__cil_tmp24;
  intel_ring_emit(__cil_tmp25, flip_addr);
  __cil_tmp26 = & dev_priv->ring;
  __cil_tmp27 = (struct intel_ring_buffer *)__cil_tmp26;
  intel_ring_advance(__cil_tmp27);
  __cil_tmp28 = & dev_priv->ring;
  __cil_tmp29 = (struct intel_ring_buffer *)__cil_tmp28;
  __cil_tmp30 = (struct drm_file *)0;
  ret = i915_add_request(__cil_tmp29, __cil_tmp30, request);
  }
  if (ret != 0) {
    {
    __cil_tmp31 = (void const *)request;
    kfree(__cil_tmp31);
    }
    return (ret);
  } else {

  }
  overlay->last_flip_req = request->seqno;
  return (0);
}
}
static void intel_overlay_release_old_vid_tail(struct intel_overlay *overlay )
{ struct drm_i915_gem_object *obj ;
  struct drm_gem_object *__cil_tmp3 ;

  {
  {
  obj = overlay->old_vid_bo;
  i915_gem_object_unpin(obj);
  __cil_tmp3 = & obj->base;
  drm_gem_object_unreference(__cil_tmp3);
  overlay->old_vid_bo = (struct drm_i915_gem_object *)0;
  }
  return;
}
}
static void intel_overlay_off_tail(struct intel_overlay *overlay )
{ struct drm_i915_gem_object *obj ;
  long tmp ;
  struct drm_i915_gem_object *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  struct drm_i915_gem_object *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  int __cil_tmp8 ;
  long __cil_tmp9 ;
  struct drm_gem_object *__cil_tmp10 ;
  struct intel_crtc *__cil_tmp11 ;

  {
  {
  obj = overlay->vid_bo;
  __cil_tmp4 = (struct drm_i915_gem_object *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = overlay->vid_bo;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = __cil_tmp7 == __cil_tmp5;
  __cil_tmp9 = (long )__cil_tmp8;
  tmp = __builtin_expect(__cil_tmp9, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_overlay.c.p"),
                         "i" (396), "i" (12UL));
    ldv_37684: ;
    goto ldv_37684;
  } else {

  }
  {
  i915_gem_object_unpin(obj);
  __cil_tmp10 = & obj->base;
  drm_gem_object_unreference(__cil_tmp10);
  overlay->vid_bo = (struct drm_i915_gem_object *)0;
  __cil_tmp11 = overlay->crtc;
  __cil_tmp11->overlay = (struct intel_overlay *)0;
  overlay->crtc = (struct intel_crtc *)0;
  overlay->active = 0;
  }
  return;
}
}
static int intel_overlay_off(struct intel_overlay *overlay )
{ struct drm_device *dev ;
  struct drm_i915_private *dev_priv ;
  u32 flip_addr ;
  struct drm_i915_gem_request *request ;
  int ret ;
  long tmp ;
  void *tmp___0 ;
  int tmp___1 ;
  void *__cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  long __cil_tmp13 ;
  struct drm_i915_gem_request *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct intel_ring_buffer (*__cil_tmp17)[3U] ;
  struct intel_ring_buffer *__cil_tmp18 ;
  void const *__cil_tmp19 ;
  struct intel_ring_buffer (*__cil_tmp20)[3U] ;
  struct intel_ring_buffer *__cil_tmp21 ;
  struct intel_ring_buffer (*__cil_tmp22)[3U] ;
  struct intel_ring_buffer *__cil_tmp23 ;
  struct intel_ring_buffer (*__cil_tmp24)[3U] ;
  struct intel_ring_buffer *__cil_tmp25 ;
  struct intel_ring_buffer (*__cil_tmp26)[3U] ;
  struct intel_ring_buffer *__cil_tmp27 ;
  struct intel_ring_buffer (*__cil_tmp28)[3U] ;
  struct intel_ring_buffer *__cil_tmp29 ;
  struct intel_ring_buffer (*__cil_tmp30)[3U] ;
  struct intel_ring_buffer *__cil_tmp31 ;
  struct intel_ring_buffer (*__cil_tmp32)[3U] ;
  struct intel_ring_buffer *__cil_tmp33 ;

  {
  {
  dev = overlay->dev;
  __cil_tmp10 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  flip_addr = overlay->flip_addr;
  __cil_tmp11 = overlay->active;
  __cil_tmp12 = __cil_tmp11 == 0;
  __cil_tmp13 = (long )__cil_tmp12;
  tmp = __builtin_expect(__cil_tmp13, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_overlay.c.p"),
                         "i" (416), "i" (12UL));
    ldv_37693: ;
    goto ldv_37693;
  } else {

  }
  {
  tmp___0 = kzalloc(64UL, 208U);
  request = (struct drm_i915_gem_request *)tmp___0;
  }
  {
  __cil_tmp14 = (struct drm_i915_gem_request *)0;
  __cil_tmp15 = (unsigned long )__cil_tmp14;
  __cil_tmp16 = (unsigned long )request;
  if (__cil_tmp16 == __cil_tmp15) {
    return (-12);
  } else {

  }
  }
  {
  flip_addr = flip_addr | 1U;
  __cil_tmp17 = & dev_priv->ring;
  __cil_tmp18 = (struct intel_ring_buffer *)__cil_tmp17;
  ret = intel_ring_begin(__cil_tmp18, 6);
  }
  if (ret != 0) {
    {
    __cil_tmp19 = (void const *)request;
    kfree(__cil_tmp19);
    }
    return (ret);
  } else {

  }
  {
  __cil_tmp20 = & dev_priv->ring;
  __cil_tmp21 = (struct intel_ring_buffer *)__cil_tmp20;
  intel_ring_emit(__cil_tmp21, 142606336U);
  __cil_tmp22 = & dev_priv->ring;
  __cil_tmp23 = (struct intel_ring_buffer *)__cil_tmp22;
  intel_ring_emit(__cil_tmp23, flip_addr);
  __cil_tmp24 = & dev_priv->ring;
  __cil_tmp25 = (struct intel_ring_buffer *)__cil_tmp24;
  intel_ring_emit(__cil_tmp25, 25231360U);
  __cil_tmp26 = & dev_priv->ring;
  __cil_tmp27 = (struct intel_ring_buffer *)__cil_tmp26;
  intel_ring_emit(__cil_tmp27, 146800640U);
  __cil_tmp28 = & dev_priv->ring;
  __cil_tmp29 = (struct intel_ring_buffer *)__cil_tmp28;
  intel_ring_emit(__cil_tmp29, flip_addr);
  __cil_tmp30 = & dev_priv->ring;
  __cil_tmp31 = (struct intel_ring_buffer *)__cil_tmp30;
  intel_ring_emit(__cil_tmp31, 25231360U);
  __cil_tmp32 = & dev_priv->ring;
  __cil_tmp33 = (struct intel_ring_buffer *)__cil_tmp32;
  intel_ring_advance(__cil_tmp33);
  tmp___1 = intel_overlay_do_wait_request(overlay, request, & intel_overlay_off_tail);
  }
  return (tmp___1);
}
}
static int intel_overlay_recover_from_interrupt(struct intel_overlay *overlay )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  int ret ;
  void *__cil_tmp5 ;
  uint32_t __cil_tmp6 ;
  struct intel_ring_buffer (*__cil_tmp7)[3U] ;
  struct intel_ring_buffer *__cil_tmp8 ;
  uint32_t __cil_tmp9 ;
  void (*__cil_tmp10)(struct intel_overlay * ) ;
  unsigned long __cil_tmp11 ;
  void (*__cil_tmp12)(struct intel_overlay * ) ;
  unsigned long __cil_tmp13 ;
  void (*__cil_tmp14)(struct intel_overlay * ) ;

  {
  dev = overlay->dev;
  __cil_tmp5 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp5;
  {
  __cil_tmp6 = overlay->last_flip_req;
  if (__cil_tmp6 == 0U) {
    return (0);
  } else {

  }
  }
  {
  __cil_tmp7 = & dev_priv->ring;
  __cil_tmp8 = (struct intel_ring_buffer *)__cil_tmp7;
  __cil_tmp9 = overlay->last_flip_req;
  ret = i915_wait_request(__cil_tmp8, __cil_tmp9);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp10 = (void (*)(struct intel_overlay * ))0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = overlay->flip_tail;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  if (__cil_tmp13 != __cil_tmp11) {
    {
    __cil_tmp14 = overlay->flip_tail;
    (*__cil_tmp14)(overlay);
    }
  } else {

  }
  }
  overlay->last_flip_req = 0U;
  return (0);
}
}
static int intel_overlay_release_old_vid(struct intel_overlay *overlay )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  int ret ;
  struct drm_i915_gem_request *request ;
  void *tmp ;
  u32 tmp___0 ;
  void *__cil_tmp8 ;
  struct drm_i915_gem_object *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct drm_i915_gem_object *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  struct drm_i915_gem_request *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  struct intel_ring_buffer (*__cil_tmp17)[3U] ;
  struct intel_ring_buffer *__cil_tmp18 ;
  void const *__cil_tmp19 ;
  struct intel_ring_buffer (*__cil_tmp20)[3U] ;
  struct intel_ring_buffer *__cil_tmp21 ;
  struct intel_ring_buffer (*__cil_tmp22)[3U] ;
  struct intel_ring_buffer *__cil_tmp23 ;
  struct intel_ring_buffer (*__cil_tmp24)[3U] ;
  struct intel_ring_buffer *__cil_tmp25 ;

  {
  dev = overlay->dev;
  __cil_tmp8 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp8;
  {
  __cil_tmp9 = (struct drm_i915_gem_object *)0;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = overlay->old_vid_bo;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  if (__cil_tmp12 == __cil_tmp10) {
    return (0);
  } else {

  }
  }
  {
  tmp___0 = i915_read32(dev_priv, 8364U);
  }
  {
  __cil_tmp13 = tmp___0 & 512U;
  if (__cil_tmp13 != 0U) {
    {
    tmp = kzalloc(64UL, 208U);
    request = (struct drm_i915_gem_request *)tmp;
    }
    {
    __cil_tmp14 = (struct drm_i915_gem_request *)0;
    __cil_tmp15 = (unsigned long )__cil_tmp14;
    __cil_tmp16 = (unsigned long )request;
    if (__cil_tmp16 == __cil_tmp15) {
      return (-12);
    } else {

    }
    }
    {
    __cil_tmp17 = & dev_priv->ring;
    __cil_tmp18 = (struct intel_ring_buffer *)__cil_tmp17;
    ret = intel_ring_begin(__cil_tmp18, 2);
    }
    if (ret != 0) {
      {
      __cil_tmp19 = (void const *)request;
      kfree(__cil_tmp19);
      }
      return (ret);
    } else {

    }
    {
    __cil_tmp20 = & dev_priv->ring;
    __cil_tmp21 = (struct intel_ring_buffer *)__cil_tmp20;
    intel_ring_emit(__cil_tmp21, 25231360U);
    __cil_tmp22 = & dev_priv->ring;
    __cil_tmp23 = (struct intel_ring_buffer *)__cil_tmp22;
    intel_ring_emit(__cil_tmp23, 0U);
    __cil_tmp24 = & dev_priv->ring;
    __cil_tmp25 = (struct intel_ring_buffer *)__cil_tmp24;
    intel_ring_advance(__cil_tmp25);
    ret = intel_overlay_do_wait_request(overlay, request, & intel_overlay_release_old_vid_tail);
    }
    if (ret != 0) {
      return (ret);
    } else {

    }
  } else {

  }
  }
  {
  intel_overlay_release_old_vid_tail(overlay);
  }
  return (0);
}
}
static int packed_depth_bytes(u32 format )
{ unsigned int __cil_tmp2 ;
  int __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  int __cil_tmp5 ;

  {
  {
  __cil_tmp2 = format & 65280U;
  __cil_tmp3 = (int )__cil_tmp2;
  if (__cil_tmp3 == 256) {
    goto case_256;
  } else {
    {
    __cil_tmp4 = format & 65280U;
    __cil_tmp5 = (int )__cil_tmp4;
    if (__cil_tmp5 == 512) {
      goto case_512;
    } else {
      goto switch_default;
      if (0) {
        case_256: ;
        return (4);
        case_512: ;
        switch_default: ;
        return (-22);
      } else {

      }
    }
    }
  }
  }
}
}
static int packed_width_bytes(u32 format , short width )
{ unsigned int __cil_tmp3 ;
  int __cil_tmp4 ;
  int __cil_tmp5 ;

  {
  {
  __cil_tmp3 = format & 65280U;
  __cil_tmp4 = (int )__cil_tmp3;
  if (__cil_tmp4 == 256) {
    goto case_256;
  } else {
    goto switch_default;
    if (0) {
      case_256: ;
      {
      __cil_tmp5 = (int )width;
      return (__cil_tmp5 << 1);
      }
      switch_default: ;
      return (-22);
    } else {

    }
  }
  }
}
}
static int uv_hsubsampling(u32 format )
{ unsigned int __cil_tmp2 ;
  int __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  int __cil_tmp9 ;

  {
  {
  __cil_tmp2 = format & 65280U;
  __cil_tmp3 = (int )__cil_tmp2;
  if (__cil_tmp3 == 256) {
    goto case_256;
  } else {
    {
    __cil_tmp4 = format & 65280U;
    __cil_tmp5 = (int )__cil_tmp4;
    if (__cil_tmp5 == 768) {
      goto case_768;
    } else {
      {
      __cil_tmp6 = format & 65280U;
      __cil_tmp7 = (int )__cil_tmp6;
      if (__cil_tmp7 == 512) {
        goto case_512;
      } else {
        {
        __cil_tmp8 = format & 65280U;
        __cil_tmp9 = (int )__cil_tmp8;
        if (__cil_tmp9 == 1024) {
          goto case_1024;
        } else {
          goto switch_default;
          if (0) {
            case_256: ;
            case_768: ;
            return (2);
            case_512: ;
            case_1024: ;
            return (4);
            switch_default: ;
            return (-22);
          } else {

          }
        }
        }
      }
      }
    }
    }
  }
  }
}
}
static int uv_vsubsampling(u32 format )
{ unsigned int __cil_tmp2 ;
  int __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  int __cil_tmp9 ;

  {
  {
  __cil_tmp2 = format & 65280U;
  __cil_tmp3 = (int )__cil_tmp2;
  if (__cil_tmp3 == 768) {
    goto case_768;
  } else {
    {
    __cil_tmp4 = format & 65280U;
    __cil_tmp5 = (int )__cil_tmp4;
    if (__cil_tmp5 == 1024) {
      goto case_1024;
    } else {
      {
      __cil_tmp6 = format & 65280U;
      __cil_tmp7 = (int )__cil_tmp6;
      if (__cil_tmp7 == 256) {
        goto case_256;
      } else {
        {
        __cil_tmp8 = format & 65280U;
        __cil_tmp9 = (int )__cil_tmp8;
        if (__cil_tmp9 == 512) {
          goto case_512;
        } else {
          goto switch_default;
          if (0) {
            case_768: ;
            case_1024: ;
            return (2);
            case_256: ;
            case_512: ;
            return (1);
            switch_default: ;
            return (-22);
          } else {

          }
        }
        }
      }
      }
    }
    }
  }
  }
}
}
static u32 calc_swidthsw(struct drm_device *dev , u32 offset , u32 width )
{ u32 mask ;
  u32 shift ;
  u32 ret ;
  void *__cil_tmp7 ;
  struct drm_i915_private *__cil_tmp8 ;
  struct intel_device_info const *__cil_tmp9 ;
  u8 __cil_tmp10 ;
  unsigned char __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  int __cil_tmp13 ;
  u32 __cil_tmp14 ;
  int __cil_tmp15 ;
  u32 __cil_tmp16 ;
  u32 __cil_tmp17 ;
  u32 __cil_tmp18 ;
  void *__cil_tmp19 ;
  struct drm_i915_private *__cil_tmp20 ;
  struct intel_device_info const *__cil_tmp21 ;
  u8 __cil_tmp22 ;
  unsigned char __cil_tmp23 ;
  unsigned int __cil_tmp24 ;

  {
  {
  __cil_tmp7 = dev->dev_private;
  __cil_tmp8 = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp9 = __cil_tmp8->info;
  __cil_tmp10 = __cil_tmp9->gen;
  __cil_tmp11 = (unsigned char )__cil_tmp10;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  if (__cil_tmp12 == 2U) {
    mask = 31U;
    shift = 5U;
  } else {
    mask = 63U;
    shift = 6U;
  }
  }
  __cil_tmp13 = (int )shift;
  __cil_tmp14 = offset >> __cil_tmp13;
  __cil_tmp15 = (int )shift;
  __cil_tmp16 = offset + width;
  __cil_tmp17 = __cil_tmp16 + mask;
  __cil_tmp18 = __cil_tmp17 >> __cil_tmp15;
  ret = __cil_tmp18 - __cil_tmp14;
  {
  __cil_tmp19 = dev->dev_private;
  __cil_tmp20 = (struct drm_i915_private *)__cil_tmp19;
  __cil_tmp21 = __cil_tmp20->info;
  __cil_tmp22 = __cil_tmp21->gen;
  __cil_tmp23 = (unsigned char )__cil_tmp22;
  __cil_tmp24 = (unsigned int )__cil_tmp23;
  if (__cil_tmp24 != 2U) {
    ret = ret << 1;
  } else {

  }
  }
  ret = ret - 1U;
  return (ret << 2);
}
}
static u16 const y_static_hcoeffs[85U] =
  { (u16 const )12288U, (u16 const )46240U, (u16 const )6448U, (u16 const )6432U,
        (u16 const )46240U, (u16 const )12288U, (u16 const )46336U, (u16 const )6608U,
        (u16 const )6272U, (u16 const )46144U, (u16 const )12288U, (u16 const )46400U,
        (u16 const )6792U, (u16 const )12160U, (u16 const )46048U, (u16 const )12288U,
        (u16 const )46464U, (u16 const )6960U, (u16 const )11808U, (u16 const )45952U,
        (u16 const )12288U, (u16 const )46528U, (u16 const )7128U, (u16 const )11456U,
        (u16 const )45856U, (u16 const )12320U, (u16 const )46560U, (u16 const )7264U,
        (u16 const )11136U, (u16 const )45760U, (u16 const )12320U, (u16 const )46560U,
        (u16 const )7416U, (u16 const )10784U, (u16 const )45664U, (u16 const )12320U,
        (u16 const )46560U, (u16 const )7552U, (u16 const )10464U, (u16 const )45568U,
        (u16 const )12320U, (u16 const )46528U, (u16 const )7688U, (u16 const )16192U,
        (u16 const )45504U, (u16 const )12320U, (u16 const )46464U, (u16 const )7800U,
        (u16 const )15584U, (u16 const )45408U, (u16 const )12352U, (u16 const )46368U,
        (u16 const )7896U, (u16 const )15008U, (u16 const )45344U, (u16 const )12352U,
        (u16 const )46240U, (u16 const )7984U, (u16 const )14464U, (u16 const )45280U,
        (u16 const )12352U, (u16 const )46080U, (u16 const )8056U, (u16 const )13952U,
        (u16 const )45216U, (u16 const )12320U, (u16 const )45888U, (u16 const )8120U,
        (u16 const )13472U, (u16 const )45152U, (u16 const )12320U, (u16 const )45632U,
        (u16 const )8160U, (u16 const )13024U, (u16 const )45120U, (u16 const )12320U,
        (u16 const )45376U, (u16 const )8184U, (u16 const )12640U, (u16 const )45088U,
        (u16 const )45056U, (u16 const )12288U, (u16 const )2048U, (u16 const )12288U,
        (u16 const )45056U};
static u16 const uv_static_hcoeffs[51U] =
  { (u16 const )12288U, (u16 const )6144U, (u16 const )6144U, (u16 const )45056U,
        (u16 const )6352U, (u16 const )11872U, (u16 const )45056U, (u16 const )6544U,
        (u16 const )11488U, (u16 const )45088U, (u16 const )6760U, (u16 const )11072U,
        (u16 const )45120U, (u16 const )6944U, (u16 const )10720U, (u16 const )45152U,
        (u16 const )7128U, (u16 const )10368U, (u16 const )45184U, (u16 const )7304U,
        (u16 const )15968U, (u16 const )45216U, (u16 const )7464U, (u16 const )15360U,
        (u16 const )45248U, (u16 const )7608U, (u16 const )14816U, (u16 const )45280U,
        (u16 const )7744U, (u16 const )14304U, (u16 const )45312U, (u16 const )7864U,
        (u16 const )13856U, (u16 const )45312U, (u16 const )7960U, (u16 const )13472U,
        (u16 const )45312U, (u16 const )8040U, (u16 const )13152U, (u16 const )45280U,
        (u16 const )8104U, (u16 const )12864U, (u16 const )45248U, (u16 const )8160U,
        (u16 const )12608U, (u16 const )45152U, (u16 const )8176U, (u16 const )12448U,
        (u16 const )12288U, (u16 const )2048U, (u16 const )12288U};
static void update_polyphase_filter(struct overlay_registers *regs )
{ size_t __len ;
  void *__ret ;
  size_t __len___0 ;
  void *__ret___0 ;
  u16 (*__cil_tmp6)[85U] ;
  void *__cil_tmp7 ;
  void const *__cil_tmp8 ;
  u16 (*__cil_tmp9)[85U] ;
  void *__cil_tmp10 ;
  void const *__cil_tmp11 ;
  u16 (*__cil_tmp12)[51U] ;
  void *__cil_tmp13 ;
  void const *__cil_tmp14 ;
  u16 (*__cil_tmp15)[51U] ;
  void *__cil_tmp16 ;
  void const *__cil_tmp17 ;

  {
  __len = 170UL;
  if (__len > 63UL) {
    {
    __cil_tmp6 = & regs->Y_HCOEFS;
    __cil_tmp7 = (void *)__cil_tmp6;
    __cil_tmp8 = (void const *)(& y_static_hcoeffs);
    __ret = __memcpy(__cil_tmp7, __cil_tmp8, __len);
    }
  } else {
    {
    __cil_tmp9 = & regs->Y_HCOEFS;
    __cil_tmp10 = (void *)__cil_tmp9;
    __cil_tmp11 = (void const *)(& y_static_hcoeffs);
    __ret = __builtin_memcpy(__cil_tmp10, __cil_tmp11, __len);
    }
  }
  __len___0 = 102UL;
  if (__len___0 > 63UL) {
    {
    __cil_tmp12 = & regs->UV_HCOEFS;
    __cil_tmp13 = (void *)__cil_tmp12;
    __cil_tmp14 = (void const *)(& uv_static_hcoeffs);
    __ret___0 = __memcpy(__cil_tmp13, __cil_tmp14, __len___0);
    }
  } else {
    {
    __cil_tmp15 = & regs->UV_HCOEFS;
    __cil_tmp16 = (void *)__cil_tmp15;
    __cil_tmp17 = (void const *)(& uv_static_hcoeffs);
    __ret___0 = __builtin_memcpy(__cil_tmp16, __cil_tmp17, __len___0);
    }
  }
  return;
}
}
static bool update_scaling_factors(struct intel_overlay *overlay , struct overlay_registers *regs ,
                                   struct put_image_params *params )
{ u32 xscale ;
  u32 yscale ;
  u32 xscale_UV ;
  u32 yscale_UV ;
  bool scale_changed ;
  int uv_hscale ;
  int tmp ;
  int uv_vscale ;
  int tmp___0 ;
  int __cil_tmp13 ;
  u32 __cil_tmp14 ;
  int __cil_tmp15 ;
  u32 __cil_tmp16 ;
  short __cil_tmp17 ;
  int __cil_tmp18 ;
  short __cil_tmp19 ;
  int __cil_tmp20 ;
  short __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  short __cil_tmp26 ;
  int __cil_tmp27 ;
  short __cil_tmp28 ;
  int __cil_tmp29 ;
  short __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  u32 __cil_tmp35 ;
  u32 __cil_tmp36 ;
  u32 __cil_tmp37 ;
  u32 __cil_tmp38 ;
  u32 __cil_tmp39 ;
  u32 __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  u32 __cil_tmp43 ;
  u32 __cil_tmp44 ;
  u32 __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  u32 __cil_tmp49 ;
  u32 __cil_tmp50 ;
  u32 __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  u32 __cil_tmp53 ;
  u32 __cil_tmp54 ;
  u32 __cil_tmp55 ;

  {
  {
  scale_changed = (bool )0;
  __cil_tmp13 = params->format;
  __cil_tmp14 = (u32 )__cil_tmp13;
  tmp = uv_hsubsampling(__cil_tmp14);
  uv_hscale = tmp;
  __cil_tmp15 = params->format;
  __cil_tmp16 = (u32 )__cil_tmp15;
  tmp___0 = uv_vsubsampling(__cil_tmp16);
  uv_vscale = tmp___0;
  }
  {
  __cil_tmp17 = params->dst_w;
  __cil_tmp18 = (int )__cil_tmp17;
  if (__cil_tmp18 > 1) {
    __cil_tmp19 = params->dst_w;
    __cil_tmp20 = (int )__cil_tmp19;
    __cil_tmp21 = params->src_scan_w;
    __cil_tmp22 = (int )__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + -1;
    __cil_tmp24 = __cil_tmp23 << 12;
    __cil_tmp25 = __cil_tmp24 / __cil_tmp20;
    xscale = (u32 )__cil_tmp25;
  } else {
    xscale = 4096U;
  }
  }
  {
  __cil_tmp26 = params->dst_h;
  __cil_tmp27 = (int )__cil_tmp26;
  if (__cil_tmp27 > 1) {
    __cil_tmp28 = params->dst_h;
    __cil_tmp29 = (int )__cil_tmp28;
    __cil_tmp30 = params->src_scan_h;
    __cil_tmp31 = (int )__cil_tmp30;
    __cil_tmp32 = __cil_tmp31 + -1;
    __cil_tmp33 = __cil_tmp32 << 12;
    __cil_tmp34 = __cil_tmp33 / __cil_tmp29;
    yscale = (u32 )__cil_tmp34;
  } else {
    yscale = 4096U;
  }
  }
  __cil_tmp35 = (u32 )uv_hscale;
  xscale_UV = xscale / __cil_tmp35;
  __cil_tmp36 = (u32 )uv_vscale;
  yscale_UV = yscale / __cil_tmp36;
  __cil_tmp37 = (u32 )uv_hscale;
  xscale = xscale_UV * __cil_tmp37;
  __cil_tmp38 = (u32 )uv_vscale;
  yscale = yscale_UV * __cil_tmp38;
  {
  __cil_tmp39 = overlay->old_xscale;
  if (__cil_tmp39 != xscale) {
    scale_changed = (bool )1;
  } else {
    {
    __cil_tmp40 = overlay->old_yscale;
    if (__cil_tmp40 != yscale) {
      scale_changed = (bool )1;
    } else {

    }
    }
  }
  }
  overlay->old_xscale = xscale;
  overlay->old_yscale = yscale;
  __cil_tmp41 = xscale & 4095U;
  __cil_tmp42 = __cil_tmp41 << 3;
  __cil_tmp43 = xscale >> 12;
  __cil_tmp44 = __cil_tmp43 << 16;
  __cil_tmp45 = yscale << 20;
  __cil_tmp46 = __cil_tmp45 | __cil_tmp44;
  regs->YRGBSCALE = __cil_tmp46 | __cil_tmp42;
  __cil_tmp47 = xscale_UV & 4095U;
  __cil_tmp48 = __cil_tmp47 << 3;
  __cil_tmp49 = xscale_UV >> 12;
  __cil_tmp50 = __cil_tmp49 << 16;
  __cil_tmp51 = yscale_UV << 20;
  __cil_tmp52 = __cil_tmp51 | __cil_tmp50;
  regs->UVSCALE = __cil_tmp52 | __cil_tmp48;
  __cil_tmp53 = yscale_UV >> 12;
  __cil_tmp54 = yscale >> 12;
  __cil_tmp55 = __cil_tmp54 << 16;
  regs->UVSCALEV = __cil_tmp55 | __cil_tmp53;
  if ((int )scale_changed) {
    {
    update_polyphase_filter(regs);
    }
  } else {

  }
  return (scale_changed);
}
}
static void update_colorkey(struct intel_overlay *overlay , struct overlay_registers *regs )
{ u32 key ;
  struct intel_crtc *__cil_tmp4 ;
  struct drm_framebuffer *__cil_tmp5 ;
  int __cil_tmp6 ;
  struct intel_crtc *__cil_tmp7 ;
  struct drm_framebuffer *__cil_tmp8 ;
  int __cil_tmp9 ;
  struct intel_crtc *__cil_tmp10 ;
  struct drm_framebuffer *__cil_tmp11 ;
  int __cil_tmp12 ;
  struct intel_crtc *__cil_tmp13 ;
  struct drm_framebuffer *__cil_tmp14 ;
  int __cil_tmp15 ;
  struct intel_crtc *__cil_tmp16 ;
  struct drm_framebuffer *__cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  u32 __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  u32 __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;

  {
  key = overlay->color_key;
  {
  __cil_tmp4 = overlay->crtc;
  __cil_tmp5 = __cil_tmp4->base.fb;
  __cil_tmp6 = __cil_tmp5->bits_per_pixel;
  if (__cil_tmp6 == 8) {
    goto case_8;
  } else {
    {
    __cil_tmp7 = overlay->crtc;
    __cil_tmp8 = __cil_tmp7->base.fb;
    __cil_tmp9 = __cil_tmp8->bits_per_pixel;
    if (__cil_tmp9 == 16) {
      goto case_16;
    } else {
      {
      __cil_tmp10 = overlay->crtc;
      __cil_tmp11 = __cil_tmp10->base.fb;
      __cil_tmp12 = __cil_tmp11->bits_per_pixel;
      if (__cil_tmp12 == 24) {
        goto case_24;
      } else {
        {
        __cil_tmp13 = overlay->crtc;
        __cil_tmp14 = __cil_tmp13->base.fb;
        __cil_tmp15 = __cil_tmp14->bits_per_pixel;
        if (__cil_tmp15 == 32) {
          goto case_32;
        } else
        if (0) {
          case_8:
          regs->DCLRKV = 0U;
          regs->DCLRKM = 2164260863U;
          goto ldv_37787;
          case_16: ;
          {
          __cil_tmp16 = overlay->crtc;
          __cil_tmp17 = __cil_tmp16->base.fb;
          __cil_tmp18 = __cil_tmp17->depth;
          if (__cil_tmp18 == 15U) {
            __cil_tmp19 = key << 3;
            __cil_tmp20 = __cil_tmp19 & 255U;
            __cil_tmp21 = key & 992U;
            __cil_tmp22 = __cil_tmp21 << 6;
            __cil_tmp23 = key & 31744U;
            __cil_tmp24 = __cil_tmp23 << 9;
            __cil_tmp25 = __cil_tmp24 | __cil_tmp22;
            regs->DCLRKV = __cil_tmp25 | __cil_tmp20;
            regs->DCLRKM = 2147944199U;
          } else {
            __cil_tmp26 = key << 3;
            __cil_tmp27 = __cil_tmp26 & 255U;
            __cil_tmp28 = key & 2016U;
            __cil_tmp29 = __cil_tmp28 << 5;
            __cil_tmp30 = key & 63488U;
            __cil_tmp31 = __cil_tmp30 << 8;
            __cil_tmp32 = __cil_tmp31 | __cil_tmp29;
            regs->DCLRKV = __cil_tmp32 | __cil_tmp27;
            regs->DCLRKM = 2147943175U;
          }
          }
          goto ldv_37787;
          case_24: ;
          case_32:
          regs->DCLRKV = key;
          regs->DCLRKM = 2147483648U;
          goto ldv_37787;
        } else {

        }
        }
      }
      }
    }
    }
  }
  }
  ldv_37787: ;
  return;
}
}
static u32 overlay_cmd_reg(struct put_image_params *params )
{ u32 cmd ;
  int __cil_tmp3 ;
  int __cil_tmp4 ;
  int __cil_tmp5 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;

  {
  cmd = 1U;
  {
  __cil_tmp3 = params->format;
  if (__cil_tmp3 & 1) {
    {
    __cil_tmp4 = params->format;
    __cil_tmp5 = __cil_tmp4 & 65280;
    if (__cil_tmp5 == 256) {
      goto case_256;
    } else {
      {
      __cil_tmp6 = params->format;
      __cil_tmp7 = __cil_tmp6 & 65280;
      if (__cil_tmp7 == 768) {
        goto case_768;
      } else {
        {
        __cil_tmp8 = params->format;
        __cil_tmp9 = __cil_tmp8 & 65280;
        if (__cil_tmp9 == 512) {
          goto case_512;
        } else {
          {
          __cil_tmp10 = params->format;
          __cil_tmp11 = __cil_tmp10 & 65280;
          if (__cil_tmp11 == 1024) {
            goto case_1024;
          } else
          if (0) {
            case_256:
            cmd = cmd | 13312U;
            goto ldv_37796;
            case_768:
            cmd = cmd | 12288U;
            goto ldv_37796;
            case_512: ;
            case_1024:
            cmd = cmd | 14336U;
            goto ldv_37796;
          } else {

          }
          }
        }
        }
      }
      }
    }
    }
    ldv_37796: ;
  } else {
    {
    __cil_tmp12 = params->format;
    __cil_tmp13 = __cil_tmp12 & 65280;
    if (__cil_tmp13 == 256) {
      goto case_256___0;
    } else {
      {
      __cil_tmp14 = params->format;
      __cil_tmp15 = __cil_tmp14 & 65280;
      if (__cil_tmp15 == 512) {
        goto case_512___0;
      } else
      if (0) {
        case_256___0:
        cmd = cmd | 8192U;
        goto ldv_37801;
        case_512___0:
        cmd = cmd | 9216U;
        goto ldv_37801;
      } else {

      }
      }
    }
    }
    ldv_37801: ;
    {
    __cil_tmp16 = params->format;
    __cil_tmp17 = __cil_tmp16 & 16711680;
    if (__cil_tmp17 == 0) {
      goto case_0;
    } else {
      {
      __cil_tmp18 = params->format;
      __cil_tmp19 = __cil_tmp18 & 16711680;
      if (__cil_tmp19 == 65536) {
        goto case_65536;
      } else {
        {
        __cil_tmp20 = params->format;
        __cil_tmp21 = __cil_tmp20 & 16711680;
        if (__cil_tmp21 == 131072) {
          goto case_131072;
        } else {
          {
          __cil_tmp22 = params->format;
          __cil_tmp23 = __cil_tmp22 & 16711680;
          if (__cil_tmp23 == 196608) {
            goto case_196608;
          } else
          if (0) {
            case_0: ;
            goto ldv_37804;
            case_65536:
            cmd = cmd | 16384U;
            goto ldv_37804;
            case_131072:
            cmd = cmd | 32768U;
            goto ldv_37804;
            case_196608:
            cmd = cmd | 49152U;
            goto ldv_37804;
          } else {

          }
          }
        }
        }
      }
      }
    }
    }
    ldv_37804: ;
  }
  }
  return (cmd);
}
}
static int intel_overlay_do_put_image(struct intel_overlay *overlay , struct drm_i915_gem_object *new_bo ,
                                      struct put_image_params *params )
{ int ret ;
  int tmp_width ;
  struct overlay_registers *regs ;
  bool scale_changed ;
  struct drm_device *dev ;
  int tmp ;
  long tmp___0 ;
  int tmp___1 ;
  long tmp___2 ;
  long tmp___3 ;
  unsigned int tmp___4 ;
  int uv_hscale ;
  int tmp___5 ;
  int uv_vscale ;
  int tmp___6 ;
  u32 tmp_U ;
  u32 tmp_V ;
  u32 __max1 ;
  u32 __max2 ;
  u32 tmp___7 ;
  struct mutex *__cil_tmp24 ;
  int __cil_tmp25 ;
  long __cil_tmp26 ;
  struct mutex *__cil_tmp27 ;
  int __cil_tmp28 ;
  long __cil_tmp29 ;
  struct intel_overlay *__cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  int __cil_tmp33 ;
  long __cil_tmp34 ;
  bool __cil_tmp35 ;
  bool __cil_tmp36 ;
  int __cil_tmp37 ;
  struct overlay_registers *__cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  unsigned long __cil_tmp40 ;
  struct drm_device *__cil_tmp41 ;
  void *__cil_tmp42 ;
  struct drm_i915_private *__cil_tmp43 ;
  struct intel_device_info const *__cil_tmp44 ;
  u8 __cil_tmp45 ;
  unsigned char __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  u32 __cil_tmp48 ;
  struct intel_crtc *__cil_tmp49 ;
  enum pipe __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  u32 __cil_tmp52 ;
  struct overlay_registers *__cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  unsigned long __cil_tmp55 ;
  short __cil_tmp56 ;
  int __cil_tmp57 ;
  short __cil_tmp58 ;
  int __cil_tmp59 ;
  int __cil_tmp60 ;
  int __cil_tmp61 ;
  short __cil_tmp62 ;
  int __cil_tmp63 ;
  short __cil_tmp64 ;
  int __cil_tmp65 ;
  int __cil_tmp66 ;
  int __cil_tmp67 ;
  int __cil_tmp68 ;
  int __cil_tmp69 ;
  int __cil_tmp70 ;
  u32 __cil_tmp71 ;
  short __cil_tmp72 ;
  int __cil_tmp73 ;
  short __cil_tmp74 ;
  short __cil_tmp75 ;
  short __cil_tmp76 ;
  struct drm_device *__cil_tmp77 ;
  int __cil_tmp78 ;
  u32 __cil_tmp79 ;
  u32 __cil_tmp80 ;
  short __cil_tmp81 ;
  int __cil_tmp82 ;
  uint32_t __cil_tmp83 ;
  uint32_t __cil_tmp84 ;
  short __cil_tmp85 ;
  int __cil_tmp86 ;
  int __cil_tmp87 ;
  u32 __cil_tmp88 ;
  int __cil_tmp89 ;
  u32 __cil_tmp90 ;
  short __cil_tmp91 ;
  int __cil_tmp92 ;
  int __cil_tmp93 ;
  int __cil_tmp94 ;
  u32 __cil_tmp95 ;
  u32 __cil_tmp96 ;
  struct drm_device *__cil_tmp97 ;
  int __cil_tmp98 ;
  u32 __cil_tmp99 ;
  short __cil_tmp100 ;
  int __cil_tmp101 ;
  int __cil_tmp102 ;
  u32 __cil_tmp103 ;
  struct drm_device *__cil_tmp104 ;
  int __cil_tmp105 ;
  u32 __cil_tmp106 ;
  short __cil_tmp107 ;
  int __cil_tmp108 ;
  int __cil_tmp109 ;
  u32 __cil_tmp110 ;
  u32 __cil_tmp111 ;
  u32 __cil_tmp112 ;
  short __cil_tmp113 ;
  int __cil_tmp114 ;
  int __cil_tmp115 ;
  int __cil_tmp116 ;
  u32 __cil_tmp117 ;
  u32 __cil_tmp118 ;
  int __cil_tmp119 ;
  uint32_t __cil_tmp120 ;
  uint32_t __cil_tmp121 ;
  int __cil_tmp122 ;
  uint32_t __cil_tmp123 ;
  uint32_t __cil_tmp124 ;
  short __cil_tmp125 ;
  int __cil_tmp126 ;
  int __cil_tmp127 ;
  u32 __cil_tmp128 ;
  u32 __cil_tmp129 ;
  int __cil_tmp130 ;
  bool __cil_tmp131 ;

  {
  {
  scale_changed = (bool )0;
  dev = overlay->dev;
  __cil_tmp24 = & dev->struct_mutex;
  tmp = mutex_is_locked(__cil_tmp24);
  __cil_tmp25 = tmp == 0;
  __cil_tmp26 = (long )__cil_tmp25;
  tmp___0 = __builtin_expect(__cil_tmp26, 0L);
  }
  if (tmp___0 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_overlay.c.p"),
                         "i" (775), "i" (12UL));
    ldv_37818: ;
    goto ldv_37818;
  } else {

  }
  {
  __cil_tmp27 = & dev->mode_config.mutex;
  tmp___1 = mutex_is_locked(__cil_tmp27);
  __cil_tmp28 = tmp___1 == 0;
  __cil_tmp29 = (long )__cil_tmp28;
  tmp___2 = __builtin_expect(__cil_tmp29, 0L);
  }
  if (tmp___2 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_overlay.c.p"),
                         "i" (776), "i" (12UL));
    ldv_37819: ;
    goto ldv_37819;
  } else {

  }
  {
  __cil_tmp30 = (struct intel_overlay *)0;
  __cil_tmp31 = (unsigned long )__cil_tmp30;
  __cil_tmp32 = (unsigned long )overlay;
  __cil_tmp33 = __cil_tmp32 == __cil_tmp31;
  __cil_tmp34 = (long )__cil_tmp33;
  tmp___3 = __builtin_expect(__cil_tmp34, 0L);
  }
  if (tmp___3 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_overlay.c.p"),
                         "i" (777), "i" (12UL));
    ldv_37820: ;
    goto ldv_37820;
  } else {

  }
  {
  ret = intel_overlay_release_old_vid(overlay);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp35 = (bool )1;
  ret = i915_gem_object_pin(new_bo, 4096U, __cil_tmp35);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp36 = (bool )0;
  ret = i915_gem_object_set_to_gtt_domain(new_bo, __cil_tmp36);
  }
  if (ret != 0) {
    goto out_unpin;
  } else {

  }
  {
  ret = i915_gem_object_put_fence(new_bo);
  }
  if (ret != 0) {
    goto out_unpin;
  } else {

  }
  {
  __cil_tmp37 = overlay->active;
  if (__cil_tmp37 == 0) {
    {
    regs = intel_overlay_map_regs(overlay);
    }
    {
    __cil_tmp38 = (struct overlay_registers *)0;
    __cil_tmp39 = (unsigned long )__cil_tmp38;
    __cil_tmp40 = (unsigned long )regs;
    if (__cil_tmp40 == __cil_tmp39) {
      ret = -12;
      goto out_unpin;
    } else {

    }
    }
    regs->OCONFIG = 8U;
    {
    __cil_tmp41 = overlay->dev;
    __cil_tmp42 = __cil_tmp41->dev_private;
    __cil_tmp43 = (struct drm_i915_private *)__cil_tmp42;
    __cil_tmp44 = __cil_tmp43->info;
    __cil_tmp45 = __cil_tmp44->gen;
    __cil_tmp46 = (unsigned char )__cil_tmp45;
    __cil_tmp47 = (unsigned int )__cil_tmp46;
    if (__cil_tmp47 == 4U) {
      __cil_tmp48 = regs->OCONFIG;
      regs->OCONFIG = __cil_tmp48 | 32U;
    } else {

    }
    }
    {
    __cil_tmp49 = overlay->crtc;
    __cil_tmp50 = __cil_tmp49->pipe;
    __cil_tmp51 = (unsigned int )__cil_tmp50;
    if (__cil_tmp51 == 0U) {
      tmp___4 = 0U;
    } else {
      tmp___4 = 262144U;
    }
    }
    {
    __cil_tmp52 = regs->OCONFIG;
    regs->OCONFIG = __cil_tmp52 | tmp___4;
    intel_overlay_unmap_regs(overlay, regs);
    ret = intel_overlay_on(overlay);
    }
    if (ret != 0) {
      goto out_unpin;
    } else {

    }
  } else {

  }
  }
  {
  regs = intel_overlay_map_regs(overlay);
  }
  {
  __cil_tmp53 = (struct overlay_registers *)0;
  __cil_tmp54 = (unsigned long )__cil_tmp53;
  __cil_tmp55 = (unsigned long )regs;
  if (__cil_tmp55 == __cil_tmp54) {
    ret = -12;
    goto out_unpin;
  } else {

  }
  }
  __cil_tmp56 = params->dst_x;
  __cil_tmp57 = (int )__cil_tmp56;
  __cil_tmp58 = params->dst_y;
  __cil_tmp59 = (int )__cil_tmp58;
  __cil_tmp60 = __cil_tmp59 << 16;
  __cil_tmp61 = __cil_tmp60 | __cil_tmp57;
  regs->DWINPOS = (u32 )__cil_tmp61;
  __cil_tmp62 = params->dst_w;
  __cil_tmp63 = (int )__cil_tmp62;
  __cil_tmp64 = params->dst_h;
  __cil_tmp65 = (int )__cil_tmp64;
  __cil_tmp66 = __cil_tmp65 << 16;
  __cil_tmp67 = __cil_tmp66 | __cil_tmp63;
  regs->DWINSZ = (u32 )__cil_tmp67;
  {
  __cil_tmp68 = params->format;
  __cil_tmp69 = __cil_tmp68 & 2;
  if (__cil_tmp69 != 0) {
    {
    __cil_tmp70 = params->format;
    __cil_tmp71 = (u32 )__cil_tmp70;
    __cil_tmp72 = params->src_w;
    __cil_tmp73 = (int )__cil_tmp72;
    __cil_tmp74 = (short )__cil_tmp73;
    tmp_width = packed_width_bytes(__cil_tmp71, __cil_tmp74);
    }
  } else {
    __cil_tmp75 = params->src_w;
    tmp_width = (int )__cil_tmp75;
  }
  }
  {
  __cil_tmp76 = params->src_w;
  regs->SWIDTH = (u32 )__cil_tmp76;
  __cil_tmp77 = overlay->dev;
  __cil_tmp78 = params->offset_Y;
  __cil_tmp79 = (u32 )__cil_tmp78;
  __cil_tmp80 = (u32 )tmp_width;
  regs->SWIDTHSW = calc_swidthsw(__cil_tmp77, __cil_tmp79, __cil_tmp80);
  __cil_tmp81 = params->src_h;
  regs->SHEIGHT = (u32 )__cil_tmp81;
  __cil_tmp82 = params->offset_Y;
  __cil_tmp83 = (uint32_t )__cil_tmp82;
  __cil_tmp84 = new_bo->gtt_offset;
  regs->OBUF_0Y = __cil_tmp84 + __cil_tmp83;
  __cil_tmp85 = params->stride_Y;
  regs->OSTRIDE = (u32 )__cil_tmp85;
  }
  {
  __cil_tmp86 = params->format;
  if (__cil_tmp86 & 1) {
    {
    __cil_tmp87 = params->format;
    __cil_tmp88 = (u32 )__cil_tmp87;
    tmp___5 = uv_hsubsampling(__cil_tmp88);
    uv_hscale = tmp___5;
    __cil_tmp89 = params->format;
    __cil_tmp90 = (u32 )__cil_tmp89;
    tmp___6 = uv_vsubsampling(__cil_tmp90);
    uv_vscale = tmp___6;
    __cil_tmp91 = params->src_w;
    __cil_tmp92 = (int )__cil_tmp91;
    __cil_tmp93 = __cil_tmp92 / uv_hscale;
    __cil_tmp94 = __cil_tmp93 << 16;
    __cil_tmp95 = (u32 )__cil_tmp94;
    __cil_tmp96 = regs->SWIDTH;
    regs->SWIDTH = __cil_tmp96 | __cil_tmp95;
    __cil_tmp97 = overlay->dev;
    __cil_tmp98 = params->offset_U;
    __cil_tmp99 = (u32 )__cil_tmp98;
    __cil_tmp100 = params->src_w;
    __cil_tmp101 = (int )__cil_tmp100;
    __cil_tmp102 = __cil_tmp101 / uv_hscale;
    __cil_tmp103 = (u32 )__cil_tmp102;
    tmp_U = calc_swidthsw(__cil_tmp97, __cil_tmp99, __cil_tmp103);
    __cil_tmp104 = overlay->dev;
    __cil_tmp105 = params->offset_V;
    __cil_tmp106 = (u32 )__cil_tmp105;
    __cil_tmp107 = params->src_w;
    __cil_tmp108 = (int )__cil_tmp107;
    __cil_tmp109 = __cil_tmp108 / uv_hscale;
    __cil_tmp110 = (u32 )__cil_tmp109;
    tmp_V = calc_swidthsw(__cil_tmp104, __cil_tmp106, __cil_tmp110);
    __max1 = tmp_U;
    __max2 = tmp_V;
    }
    if (__max1 > __max2) {
      tmp___7 = __max1;
    } else {
      tmp___7 = __max2;
    }
    __cil_tmp111 = tmp___7 << 16;
    __cil_tmp112 = regs->SWIDTHSW;
    regs->SWIDTHSW = __cil_tmp112 | __cil_tmp111;
    __cil_tmp113 = params->src_h;
    __cil_tmp114 = (int )__cil_tmp113;
    __cil_tmp115 = __cil_tmp114 / uv_vscale;
    __cil_tmp116 = __cil_tmp115 << 16;
    __cil_tmp117 = (u32 )__cil_tmp116;
    __cil_tmp118 = regs->SHEIGHT;
    regs->SHEIGHT = __cil_tmp118 | __cil_tmp117;
    __cil_tmp119 = params->offset_U;
    __cil_tmp120 = (uint32_t )__cil_tmp119;
    __cil_tmp121 = new_bo->gtt_offset;
    regs->OBUF_0U = __cil_tmp121 + __cil_tmp120;
    __cil_tmp122 = params->offset_V;
    __cil_tmp123 = (uint32_t )__cil_tmp122;
    __cil_tmp124 = new_bo->gtt_offset;
    regs->OBUF_0V = __cil_tmp124 + __cil_tmp123;
    __cil_tmp125 = params->stride_UV;
    __cil_tmp126 = (int )__cil_tmp125;
    __cil_tmp127 = __cil_tmp126 << 16;
    __cil_tmp128 = (u32 )__cil_tmp127;
    __cil_tmp129 = regs->OSTRIDE;
    regs->OSTRIDE = __cil_tmp129 | __cil_tmp128;
  } else {

  }
  }
  {
  scale_changed = update_scaling_factors(overlay, regs, params);
  update_colorkey(overlay, regs);
  regs->OCMD = overlay_cmd_reg(params);
  intel_overlay_unmap_regs(overlay, regs);
  __cil_tmp130 = (int )scale_changed;
  __cil_tmp131 = (bool )__cil_tmp130;
  ret = intel_overlay_continue(overlay, __cil_tmp131);
  }
  if (ret != 0) {
    goto out_unpin;
  } else {

  }
  overlay->old_vid_bo = overlay->vid_bo;
  overlay->vid_bo = new_bo;
  return (0);
  out_unpin:
  {
  i915_gem_object_unpin(new_bo);
  }
  return (ret);
}
}
int intel_overlay_switch_off(struct intel_overlay *overlay )
{ struct overlay_registers *regs ;
  struct drm_device *dev ;
  int ret ;
  int tmp ;
  long tmp___0 ;
  int tmp___1 ;
  long tmp___2 ;
  struct mutex *__cil_tmp9 ;
  int __cil_tmp10 ;
  long __cil_tmp11 ;
  struct mutex *__cil_tmp12 ;
  int __cil_tmp13 ;
  long __cil_tmp14 ;
  int __cil_tmp15 ;

  {
  {
  dev = overlay->dev;
  __cil_tmp9 = & dev->struct_mutex;
  tmp = mutex_is_locked(__cil_tmp9);
  __cil_tmp10 = tmp == 0;
  __cil_tmp11 = (long )__cil_tmp10;
  tmp___0 = __builtin_expect(__cil_tmp11, 0L);
  }
  if (tmp___0 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_overlay.c.p"),
                         "i" (878), "i" (12UL));
    ldv_37835: ;
    goto ldv_37835;
  } else {

  }
  {
  __cil_tmp12 = & dev->mode_config.mutex;
  tmp___1 = mutex_is_locked(__cil_tmp12);
  __cil_tmp13 = tmp___1 == 0;
  __cil_tmp14 = (long )__cil_tmp13;
  tmp___2 = __builtin_expect(__cil_tmp14, 0L);
  }
  if (tmp___2 != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_overlay.c.p"),
                         "i" (879), "i" (12UL));
    ldv_37836: ;
    goto ldv_37836;
  } else {

  }
  {
  ret = intel_overlay_recover_from_interrupt(overlay);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  __cil_tmp15 = overlay->active;
  if (__cil_tmp15 == 0) {
    return (0);
  } else {

  }
  }
  {
  ret = intel_overlay_release_old_vid(overlay);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  regs = intel_overlay_map_regs(overlay);
  regs->OCMD = 0U;
  intel_overlay_unmap_regs(overlay, regs);
  ret = intel_overlay_off(overlay);
  }
  if (ret != 0) {
    return (ret);
  } else {

  }
  {
  intel_overlay_off_tail(overlay);
  }
  return (0);
}
}
static int check_overlay_possible_on_crtc(struct intel_overlay *overlay , struct intel_crtc *crtc )
{ drm_i915_private_t *dev_priv ;
  u32 tmp ;
  struct drm_device *__cil_tmp5 ;
  void *__cil_tmp6 ;
  bool __cil_tmp7 ;
  struct drm_device *__cil_tmp8 ;
  void *__cil_tmp9 ;
  struct drm_i915_private *__cil_tmp10 ;
  struct intel_device_info const *__cil_tmp11 ;
  u8 __cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  enum pipe __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;

  {
  __cil_tmp5 = overlay->dev;
  __cil_tmp6 = __cil_tmp5->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp6;
  {
  __cil_tmp7 = crtc->active;
  if (! __cil_tmp7) {
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp8 = overlay->dev;
  __cil_tmp9 = __cil_tmp8->dev_private;
  __cil_tmp10 = (struct drm_i915_private *)__cil_tmp9;
  __cil_tmp11 = __cil_tmp10->info;
  __cil_tmp12 = __cil_tmp11->gen;
  __cil_tmp13 = (unsigned char )__cil_tmp12;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  if (__cil_tmp14 <= 3U) {
    {
    __cil_tmp15 = crtc->pipe;
    __cil_tmp16 = (unsigned int )__cil_tmp15;
    __cil_tmp17 = __cil_tmp16 * 4096U;
    __cil_tmp18 = __cil_tmp17 + 458760U;
    tmp = i915_read32(dev_priv, __cil_tmp18);
    }
    {
    __cil_tmp19 = tmp & 3221225472U;
    if (__cil_tmp19 != 2147483648U) {
      return (-22);
    } else {

    }
    }
  } else {

  }
  }
  return (0);
}
}
static void update_pfit_vscale_ratio(struct intel_overlay *overlay )
{ struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  u32 pfit_control ;
  u32 tmp ;
  u32 ratio ;
  u32 tmp___0 ;
  void *__cil_tmp8 ;
  void *__cil_tmp9 ;
  struct drm_i915_private *__cil_tmp10 ;
  struct intel_device_info const *__cil_tmp11 ;
  u8 __cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;

  {
  {
  dev = overlay->dev;
  __cil_tmp8 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp8;
  tmp = i915_read32(dev_priv, 397872U);
  pfit_control = tmp;
  }
  {
  __cil_tmp9 = dev->dev_private;
  __cil_tmp10 = (struct drm_i915_private *)__cil_tmp9;
  __cil_tmp11 = __cil_tmp10->info;
  __cil_tmp12 = __cil_tmp11->gen;
  __cil_tmp13 = (unsigned char )__cil_tmp12;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  if (__cil_tmp14 > 3U) {
    {
    tmp___0 = i915_read32(dev_priv, 397876U);
    ratio = tmp___0 >> 16;
    }
  } else {
    {
    __cil_tmp15 = pfit_control & 512U;
    if (__cil_tmp15 != 0U) {
      {
      ratio = i915_read32(dev_priv, 397880U);
      }
    } else {
      {
      ratio = i915_read32(dev_priv, 397876U);
      }
    }
    }
    ratio = ratio >> 20;
  }
  }
  overlay->pfit_vscale_ratio = ratio;
  return;
}
}
static int check_overlay_dst(struct intel_overlay *overlay , struct drm_intel_overlay_put_image *rec )
{ struct drm_display_mode *mode ;
  struct intel_crtc *__cil_tmp4 ;
  int __cil_tmp5 ;
  __u16 __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  __u16 __cil_tmp9 ;
  int __cil_tmp10 ;
  __u16 __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  __u16 __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  __u16 __cil_tmp18 ;
  int __cil_tmp19 ;
  __u16 __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;

  {
  __cil_tmp4 = overlay->crtc;
  mode = & __cil_tmp4->base.mode;
  {
  __cil_tmp5 = mode->crtc_hdisplay;
  __cil_tmp6 = rec->dst_x;
  __cil_tmp7 = (int )__cil_tmp6;
  if (__cil_tmp7 < __cil_tmp5) {
    {
    __cil_tmp8 = mode->crtc_hdisplay;
    __cil_tmp9 = rec->dst_width;
    __cil_tmp10 = (int )__cil_tmp9;
    __cil_tmp11 = rec->dst_x;
    __cil_tmp12 = (int )__cil_tmp11;
    __cil_tmp13 = __cil_tmp12 + __cil_tmp10;
    if (__cil_tmp13 <= __cil_tmp8) {
      {
      __cil_tmp14 = mode->crtc_vdisplay;
      __cil_tmp15 = rec->dst_y;
      __cil_tmp16 = (int )__cil_tmp15;
      if (__cil_tmp16 < __cil_tmp14) {
        {
        __cil_tmp17 = mode->crtc_vdisplay;
        __cil_tmp18 = rec->dst_height;
        __cil_tmp19 = (int )__cil_tmp18;
        __cil_tmp20 = rec->dst_y;
        __cil_tmp21 = (int )__cil_tmp20;
        __cil_tmp22 = __cil_tmp21 + __cil_tmp19;
        if (__cil_tmp22 <= __cil_tmp17) {
          return (0);
        } else {
          return (-22);
        }
        }
      } else {
        return (-22);
      }
      }
    } else {
      return (-22);
    }
    }
  } else {
    return (-22);
  }
  }
}
}
static int check_overlay_scaling(struct put_image_params *rec )
{ u32 tmp ;
  short __cil_tmp3 ;
  int __cil_tmp4 ;
  short __cil_tmp5 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  short __cil_tmp10 ;
  int __cil_tmp11 ;
  short __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;

  {
  __cil_tmp3 = rec->dst_h;
  __cil_tmp4 = (int )__cil_tmp3;
  __cil_tmp5 = rec->src_scan_h;
  __cil_tmp6 = (int )__cil_tmp5;
  __cil_tmp7 = __cil_tmp6 << 16;
  __cil_tmp8 = __cil_tmp7 / __cil_tmp4;
  __cil_tmp9 = __cil_tmp8 >> 16;
  tmp = (u32 )__cil_tmp9;
  if (tmp > 7U) {
    return (-22);
  } else {

  }
  __cil_tmp10 = rec->dst_w;
  __cil_tmp11 = (int )__cil_tmp10;
  __cil_tmp12 = rec->src_scan_w;
  __cil_tmp13 = (int )__cil_tmp12;
  __cil_tmp14 = __cil_tmp13 << 16;
  __cil_tmp15 = __cil_tmp14 / __cil_tmp11;
  __cil_tmp16 = __cil_tmp15 >> 16;
  tmp = (u32 )__cil_tmp16;
  if (tmp > 7U) {
    return (-22);
  } else {

  }
  return (0);
}
}
static int check_overlay_src(struct drm_device *dev , struct drm_intel_overlay_put_image *rec ,
                             struct drm_i915_gem_object *new_bo )
{ int uv_hscale ;
  int tmp ;
  int uv_vscale ;
  int tmp___0 ;
  u32 stride_mask ;
  int depth ;
  u32 tmp___1 ;
  int tmp___2 ;
  __u32 __cil_tmp12 ;
  __u32 __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  __u16 __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  __u16 __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  __u16 __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  __u16 __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  __u16 __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  __u16 __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  __u32 __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  int __cil_tmp30 ;
  __u32 __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  int __cil_tmp33 ;
  __u32 __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  int __cil_tmp36 ;
  __u32 __cil_tmp37 ;
  __u32 __cil_tmp38 ;
  __u32 __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  __u16 __cil_tmp41 ;
  int __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;
  int __cil_tmp45 ;
  __u16 __cil_tmp46 ;
  u32 __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  __u16 __cil_tmp49 ;
  u32 __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  void *__cil_tmp52 ;
  struct drm_i915_private *__cil_tmp53 ;
  struct intel_device_info const *__cil_tmp54 ;
  u8 __cil_tmp55 ;
  unsigned char __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  __u16 __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  __u32 __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  __u16 __cil_tmp62 ;
  u32 __cil_tmp63 ;
  __u16 __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  __u32 __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  int __cil_tmp68 ;
  __u32 __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  int __cil_tmp71 ;
  __u32 __cil_tmp72 ;
  unsigned int __cil_tmp73 ;
  int __cil_tmp74 ;
  __u32 __cil_tmp75 ;
  __u16 __cil_tmp76 ;
  short __cil_tmp77 ;
  int __cil_tmp78 ;
  short __cil_tmp79 ;
  __u16 __cil_tmp80 ;
  int __cil_tmp81 ;
  __u16 __cil_tmp82 ;
  int __cil_tmp83 ;
  __u16 __cil_tmp84 ;
  int __cil_tmp85 ;
  int __cil_tmp86 ;
  size_t __cil_tmp87 ;
  __u32 __cil_tmp88 ;
  __u32 __cil_tmp89 ;
  size_t __cil_tmp90 ;
  __u16 __cil_tmp91 ;
  int __cil_tmp92 ;
  __u16 __cil_tmp93 ;
  int __cil_tmp94 ;
  __u16 __cil_tmp95 ;
  int __cil_tmp96 ;
  __u16 __cil_tmp97 ;
  int __cil_tmp98 ;
  int __cil_tmp99 ;
  __u16 __cil_tmp100 ;
  int __cil_tmp101 ;
  __u16 __cil_tmp102 ;
  int __cil_tmp103 ;
  int __cil_tmp104 ;
  size_t __cil_tmp105 ;
  __u32 __cil_tmp106 ;
  __u32 __cil_tmp107 ;
  size_t __cil_tmp108 ;
  __u16 __cil_tmp109 ;
  int __cil_tmp110 ;
  int __cil_tmp111 ;
  __u16 __cil_tmp112 ;
  int __cil_tmp113 ;
  int __cil_tmp114 ;
  size_t __cil_tmp115 ;
  __u32 __cil_tmp116 ;
  __u32 __cil_tmp117 ;
  size_t __cil_tmp118 ;
  size_t __cil_tmp119 ;
  __u32 __cil_tmp120 ;
  __u32 __cil_tmp121 ;
  size_t __cil_tmp122 ;

  {
  {
  __cil_tmp12 = rec->flags;
  tmp = uv_hsubsampling(__cil_tmp12);
  uv_hscale = tmp;
  __cil_tmp13 = rec->flags;
  tmp___0 = uv_vsubsampling(__cil_tmp13);
  uv_vscale = tmp___0;
  }
  {
  __cil_tmp14 = dev->pci_device;
  if (__cil_tmp14 == 9570) {
    goto _L;
  } else {
    {
    __cil_tmp15 = dev->pci_device;
    if (__cil_tmp15 == 13687) {
      _L:
      {
      __cil_tmp16 = rec->src_height;
      __cil_tmp17 = (unsigned int )__cil_tmp16;
      if (__cil_tmp17 > 1088U) {
        return (-22);
      } else {
        {
        __cil_tmp18 = rec->src_width;
        __cil_tmp19 = (unsigned int )__cil_tmp18;
        if (__cil_tmp19 > 1024U) {
          return (-22);
        } else {
          {
          __cil_tmp20 = rec->src_height;
          __cil_tmp21 = (unsigned int )__cil_tmp20;
          if (__cil_tmp21 > 2046U) {
            return (-22);
          } else {
            {
            __cil_tmp22 = rec->src_width;
            __cil_tmp23 = (unsigned int )__cil_tmp22;
            if (__cil_tmp23 > 2048U) {
              return (-22);
            } else {

            }
            }
          }
          }
        }
        }
      }
      }
    } else {

    }
    }
  }
  }
  {
  __cil_tmp24 = rec->src_height;
  __cil_tmp25 = (unsigned int )__cil_tmp24;
  if (__cil_tmp25 <= 11U) {
    return (-22);
  } else {
    {
    __cil_tmp26 = rec->src_width;
    __cil_tmp27 = (unsigned int )__cil_tmp26;
    if (__cil_tmp27 <= 19U) {
      return (-22);
    } else {

    }
    }
  }
  }
  {
  __cil_tmp28 = rec->flags;
  __cil_tmp29 = __cil_tmp28 & 255U;
  __cil_tmp30 = (int )__cil_tmp29;
  if (__cil_tmp30 == 3) {
    goto case_3;
  } else {
    {
    __cil_tmp31 = rec->flags;
    __cil_tmp32 = __cil_tmp31 & 255U;
    __cil_tmp33 = (int )__cil_tmp32;
    if (__cil_tmp33 == 2) {
      goto case_2;
    } else {
      {
      __cil_tmp34 = rec->flags;
      __cil_tmp35 = __cil_tmp34 & 255U;
      __cil_tmp36 = (int )__cil_tmp35;
      if (__cil_tmp36 == 1) {
        goto case_1;
      } else {
        goto switch_default;
        if (0) {
          case_3: ;
          return (-22);
          case_2: ;
          if (uv_vscale != 1) {
            return (-22);
          } else {

          }
          {
          __cil_tmp37 = rec->flags;
          depth = packed_depth_bytes(__cil_tmp37);
          }
          if (depth < 0) {
            return (depth);
          } else {

          }
          rec->stride_UV = (__u16 )0U;
          rec->offset_U = 0U;
          rec->offset_V = 0U;
          {
          __cil_tmp38 = (__u32 )depth;
          __cil_tmp39 = rec->offset_Y;
          __cil_tmp40 = __cil_tmp39 % __cil_tmp38;
          if (__cil_tmp40 != 0U) {
            return (-22);
          } else {

          }
          }
          goto ldv_37870;
          case_1: ;
          if (uv_vscale < 0) {
            return (-22);
          } else
          if (uv_hscale < 0) {
            return (-22);
          } else {

          }
          goto ldv_37870;
          switch_default: ;
          return (-22);
        } else {

        }
      }
      }
    }
    }
  }
  }
  ldv_37870: ;
  {
  __cil_tmp41 = rec->src_width;
  __cil_tmp42 = (int )__cil_tmp41;
  __cil_tmp43 = __cil_tmp42 % uv_hscale;
  if (__cil_tmp43 != 0) {
    return (-22);
  } else {

  }
  }
  {
  __cil_tmp44 = dev->pci_device;
  if (__cil_tmp44 == 13687) {
    stride_mask = 255U;
  } else {
    {
    __cil_tmp45 = dev->pci_device;
    if (__cil_tmp45 == 9570) {
      stride_mask = 255U;
    } else {
      stride_mask = 63U;
    }
    }
  }
  }
  {
  __cil_tmp46 = rec->stride_Y;
  __cil_tmp47 = (u32 )__cil_tmp46;
  __cil_tmp48 = __cil_tmp47 & stride_mask;
  if (__cil_tmp48 != 0U) {
    return (-22);
  } else {
    {
    __cil_tmp49 = rec->stride_UV;
    __cil_tmp50 = (u32 )__cil_tmp49;
    __cil_tmp51 = __cil_tmp50 & stride_mask;
    if (__cil_tmp51 != 0U) {
      return (-22);
    } else {

    }
    }
  }
  }
  {
  __cil_tmp52 = dev->dev_private;
  __cil_tmp53 = (struct drm_i915_private *)__cil_tmp52;
  __cil_tmp54 = __cil_tmp53->info;
  __cil_tmp55 = __cil_tmp54->gen;
  __cil_tmp56 = (unsigned char )__cil_tmp55;
  __cil_tmp57 = (unsigned int )__cil_tmp56;
  if (__cil_tmp57 == 4U) {
    {
    __cil_tmp58 = rec->stride_Y;
    __cil_tmp59 = (unsigned int )__cil_tmp58;
    if (__cil_tmp59 <= 511U) {
      return (-22);
    } else {

    }
    }
  } else {

  }
  }
  {
  __cil_tmp60 = rec->flags;
  __cil_tmp61 = __cil_tmp60 & 255U;
  if (__cil_tmp61 == 1U) {
    tmp___1 = 4096U;
  } else {
    tmp___1 = 8192U;
  }
  }
  {
  __cil_tmp62 = rec->stride_Y;
  __cil_tmp63 = (u32 )__cil_tmp62;
  if (__cil_tmp63 > tmp___1) {
    return (-22);
  } else {
    {
    __cil_tmp64 = rec->stride_UV;
    __cil_tmp65 = (unsigned int )__cil_tmp64;
    if (__cil_tmp65 > 2048U) {
      return (-22);
    } else {

    }
    }
  }
  }
  {
  __cil_tmp66 = rec->flags;
  __cil_tmp67 = __cil_tmp66 & 255U;
  __cil_tmp68 = (int )__cil_tmp67;
  if (__cil_tmp68 == 3) {
    goto case_3___0;
  } else {
    {
    __cil_tmp69 = rec->flags;
    __cil_tmp70 = __cil_tmp69 & 255U;
    __cil_tmp71 = (int )__cil_tmp70;
    if (__cil_tmp71 == 2) {
      goto case_2___0;
    } else {
      {
      __cil_tmp72 = rec->flags;
      __cil_tmp73 = __cil_tmp72 & 255U;
      __cil_tmp74 = (int )__cil_tmp73;
      if (__cil_tmp74 == 1) {
        goto case_1___0;
      } else
      if (0) {
        case_3___0: ;
        case_2___0:
        {
        __cil_tmp75 = rec->flags;
        __cil_tmp76 = rec->src_width;
        __cil_tmp77 = (short )__cil_tmp76;
        __cil_tmp78 = (int )__cil_tmp77;
        __cil_tmp79 = (short )__cil_tmp78;
        tmp___2 = packed_width_bytes(__cil_tmp75, __cil_tmp79);
        }
        {
        __cil_tmp80 = rec->stride_Y;
        __cil_tmp81 = (int )__cil_tmp80;
        if (tmp___2 > __cil_tmp81) {
          return (-22);
        } else {

        }
        }
        __cil_tmp82 = rec->src_height;
        __cil_tmp83 = (int )__cil_tmp82;
        __cil_tmp84 = rec->stride_Y;
        __cil_tmp85 = (int )__cil_tmp84;
        __cil_tmp86 = __cil_tmp85 * __cil_tmp83;
        tmp___1 = (u32 )__cil_tmp86;
        {
        __cil_tmp87 = new_bo->base.size;
        __cil_tmp88 = rec->offset_Y;
        __cil_tmp89 = __cil_tmp88 + tmp___1;
        __cil_tmp90 = (size_t )__cil_tmp89;
        if (__cil_tmp90 > __cil_tmp87) {
          return (-22);
        } else {

        }
        }
        goto ldv_37875;
        case_1___0: ;
        {
        __cil_tmp91 = rec->stride_Y;
        __cil_tmp92 = (int )__cil_tmp91;
        __cil_tmp93 = rec->src_width;
        __cil_tmp94 = (int )__cil_tmp93;
        if (__cil_tmp94 > __cil_tmp92) {
          return (-22);
        } else {

        }
        }
        {
        __cil_tmp95 = rec->stride_UV;
        __cil_tmp96 = (int )__cil_tmp95;
        __cil_tmp97 = rec->src_width;
        __cil_tmp98 = (int )__cil_tmp97;
        __cil_tmp99 = __cil_tmp98 / uv_hscale;
        if (__cil_tmp99 > __cil_tmp96) {
          return (-22);
        } else {

        }
        }
        __cil_tmp100 = rec->src_height;
        __cil_tmp101 = (int )__cil_tmp100;
        __cil_tmp102 = rec->stride_Y;
        __cil_tmp103 = (int )__cil_tmp102;
        __cil_tmp104 = __cil_tmp103 * __cil_tmp101;
        tmp___1 = (u32 )__cil_tmp104;
        {
        __cil_tmp105 = new_bo->base.size;
        __cil_tmp106 = rec->offset_Y;
        __cil_tmp107 = __cil_tmp106 + tmp___1;
        __cil_tmp108 = (size_t )__cil_tmp107;
        if (__cil_tmp108 > __cil_tmp105) {
          return (-22);
        } else {

        }
        }
        __cil_tmp109 = rec->src_height;
        __cil_tmp110 = (int )__cil_tmp109;
        __cil_tmp111 = __cil_tmp110 / uv_vscale;
        __cil_tmp112 = rec->stride_UV;
        __cil_tmp113 = (int )__cil_tmp112;
        __cil_tmp114 = __cil_tmp113 * __cil_tmp111;
        tmp___1 = (u32 )__cil_tmp114;
        {
        __cil_tmp115 = new_bo->base.size;
        __cil_tmp116 = rec->offset_U;
        __cil_tmp117 = __cil_tmp116 + tmp___1;
        __cil_tmp118 = (size_t )__cil_tmp117;
        if (__cil_tmp118 > __cil_tmp115) {
          return (-22);
        } else {
          {
          __cil_tmp119 = new_bo->base.size;
          __cil_tmp120 = rec->offset_V;
          __cil_tmp121 = __cil_tmp120 + tmp___1;
          __cil_tmp122 = (size_t )__cil_tmp121;
          if (__cil_tmp122 > __cil_tmp119) {
            return (-22);
          } else {

          }
          }
        }
        }
        goto ldv_37875;
      } else {

      }
      }
    }
    }
  }
  }
  ldv_37875: ;
  return (0);
}
}
static int intel_panel_fitter_pipe(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  u32 pfit_control ;
  void *__cil_tmp4 ;
  int __cil_tmp5 ;
  int __cil_tmp6 ;
  void *__cil_tmp7 ;
  struct drm_i915_private *__cil_tmp8 ;
  struct intel_device_info const *__cil_tmp9 ;
  u8 __cil_tmp10 ;
  unsigned char __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  u32 __cil_tmp13 ;
  int __cil_tmp14 ;

  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  {
  __cil_tmp5 = dev->pci_device;
  if (__cil_tmp5 == 13687) {
    return (-1);
  } else {

  }
  }
  {
  pfit_control = i915_read32(dev_priv, 397872U);
  }
  {
  __cil_tmp6 = (int )pfit_control;
  if (__cil_tmp6 >= 0) {
    return (-1);
  } else {

  }
  }
  {
  __cil_tmp7 = dev->dev_private;
  __cil_tmp8 = (struct drm_i915_private *)__cil_tmp7;
  __cil_tmp9 = __cil_tmp8->info;
  __cil_tmp10 = __cil_tmp9->gen;
  __cil_tmp11 = (unsigned char )__cil_tmp10;
  __cil_tmp12 = (unsigned int )__cil_tmp11;
  if (__cil_tmp12 == 4U) {
    {
    __cil_tmp13 = pfit_control >> 29;
    __cil_tmp14 = (int )__cil_tmp13;
    return (__cil_tmp14 & 3);
    }
  } else {

  }
  }
  return (1);
}
}
int intel_overlay_put_image(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ struct drm_intel_overlay_put_image *put_image_rec ;
  drm_i915_private_t *dev_priv ;
  struct intel_overlay *overlay ;
  struct drm_mode_object *drmmode_obj ;
  struct intel_crtc *crtc ;
  struct drm_i915_gem_object *new_bo ;
  struct put_image_params *params ;
  int ret ;
  void *tmp ;
  struct drm_crtc const *__mptr ;
  struct drm_mode_object const *__mptr___0 ;
  struct drm_gem_object const *__mptr___1 ;
  struct drm_gem_object *tmp___0 ;
  struct drm_display_mode *mode ;
  int tmp___1 ;
  void *__cil_tmp19 ;
  drm_i915_private_t *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  struct intel_overlay *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  __u32 __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  struct mutex *__cil_tmp28 ;
  struct mutex *__cil_tmp29 ;
  struct mutex *__cil_tmp30 ;
  struct mutex *__cil_tmp31 ;
  struct put_image_params *__cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  __u32 __cil_tmp35 ;
  struct drm_mode_object *__cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  struct drm_crtc *__cil_tmp39 ;
  struct drm_crtc *__cil_tmp40 ;
  __u32 __cil_tmp41 ;
  struct drm_gem_object *__cil_tmp42 ;
  unsigned long __cil_tmp43 ;
  struct drm_gem_object *__cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  struct mutex *__cil_tmp46 ;
  struct mutex *__cil_tmp47 ;
  unsigned char *__cil_tmp48 ;
  unsigned char *__cil_tmp49 ;
  unsigned char __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned long __cil_tmp52 ;
  struct intel_crtc *__cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  int __cil_tmp55 ;
  enum pipe __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  int __cil_tmp59 ;
  u32 __cil_tmp60 ;
  __u16 __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  u32 __cil_tmp65 ;
  __u16 __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  unsigned short __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  unsigned int __cil_tmp72 ;
  __u16 __cil_tmp73 ;
  __u16 __cil_tmp74 ;
  __u16 __cil_tmp75 ;
  __u16 __cil_tmp76 ;
  __u16 __cil_tmp77 ;
  __u16 __cil_tmp78 ;
  __u16 __cil_tmp79 ;
  __u16 __cil_tmp80 ;
  short __cil_tmp81 ;
  int __cil_tmp82 ;
  short __cil_tmp83 ;
  int __cil_tmp84 ;
  short __cil_tmp85 ;
  int __cil_tmp86 ;
  short __cil_tmp87 ;
  int __cil_tmp88 ;
  __u32 __cil_tmp89 ;
  int __cil_tmp90 ;
  __u16 __cil_tmp91 ;
  __u16 __cil_tmp92 ;
  __u32 __cil_tmp93 ;
  __u32 __cil_tmp94 ;
  __u32 __cil_tmp95 ;
  struct mutex *__cil_tmp96 ;
  struct mutex *__cil_tmp97 ;
  void const *__cil_tmp98 ;
  struct mutex *__cil_tmp99 ;
  struct mutex *__cil_tmp100 ;
  struct drm_gem_object *__cil_tmp101 ;
  void const *__cil_tmp102 ;

  {
  put_image_rec = (struct drm_intel_overlay_put_image *)data;
  __cil_tmp19 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp19;
  {
  __cil_tmp20 = (drm_i915_private_t *)0;
  __cil_tmp21 = (unsigned long )__cil_tmp20;
  __cil_tmp22 = (unsigned long )dev_priv;
  if (__cil_tmp22 == __cil_tmp21) {
    {
    drm_err("intel_overlay_put_image", "called with no initialization\n");
    }
    return (-22);
  } else {

  }
  }
  overlay = dev_priv->overlay;
  {
  __cil_tmp23 = (struct intel_overlay *)0;
  __cil_tmp24 = (unsigned long )__cil_tmp23;
  __cil_tmp25 = (unsigned long )overlay;
  if (__cil_tmp25 == __cil_tmp24) {
    {
    drm_ut_debug_printk(1U, "drm", "intel_overlay_put_image", "userspace bug: no overlay\n");
    }
    return (-19);
  } else {

  }
  }
  {
  __cil_tmp26 = put_image_rec->flags;
  __cil_tmp27 = __cil_tmp26 & 16777216U;
  if (__cil_tmp27 == 0U) {
    {
    __cil_tmp28 = & dev->mode_config.mutex;
    mutex_lock_nested(__cil_tmp28, 0U);
    __cil_tmp29 = & dev->struct_mutex;
    mutex_lock_nested(__cil_tmp29, 0U);
    ret = intel_overlay_switch_off(overlay);
    __cil_tmp30 = & dev->struct_mutex;
    mutex_unlock(__cil_tmp30);
    __cil_tmp31 = & dev->mode_config.mutex;
    mutex_unlock(__cil_tmp31);
    }
    return (ret);
  } else {

  }
  }
  {
  tmp = kmalloc(36UL, 208U);
  params = (struct put_image_params *)tmp;
  }
  {
  __cil_tmp32 = (struct put_image_params *)0;
  __cil_tmp33 = (unsigned long )__cil_tmp32;
  __cil_tmp34 = (unsigned long )params;
  if (__cil_tmp34 == __cil_tmp33) {
    return (-12);
  } else {

  }
  }
  {
  __cil_tmp35 = put_image_rec->crtc_id;
  drmmode_obj = drm_mode_object_find(dev, __cil_tmp35, 3435973836U);
  }
  {
  __cil_tmp36 = (struct drm_mode_object *)0;
  __cil_tmp37 = (unsigned long )__cil_tmp36;
  __cil_tmp38 = (unsigned long )drmmode_obj;
  if (__cil_tmp38 == __cil_tmp37) {
    ret = -2;
    goto out_free;
  } else {

  }
  }
  {
  __mptr___0 = (struct drm_mode_object const *)drmmode_obj;
  __cil_tmp39 = (struct drm_crtc *)__mptr___0;
  __cil_tmp40 = __cil_tmp39 + 1152921504606846952UL;
  __mptr = (struct drm_crtc const *)__cil_tmp40;
  crtc = (struct intel_crtc *)__mptr;
  __cil_tmp41 = put_image_rec->bo_handle;
  tmp___0 = drm_gem_object_lookup(dev, file_priv, __cil_tmp41);
  __mptr___1 = (struct drm_gem_object const *)tmp___0;
  new_bo = (struct drm_i915_gem_object *)__mptr___1;
  }
  {
  __cil_tmp42 = (struct drm_gem_object *)0;
  __cil_tmp43 = (unsigned long )__cil_tmp42;
  __cil_tmp44 = & new_bo->base;
  __cil_tmp45 = (unsigned long )__cil_tmp44;
  if (__cil_tmp45 == __cil_tmp43) {
    ret = -2;
    goto out_free;
  } else {

  }
  }
  {
  __cil_tmp46 = & dev->mode_config.mutex;
  mutex_lock_nested(__cil_tmp46, 0U);
  __cil_tmp47 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp47, 0U);
  }
  {
  __cil_tmp48 = (unsigned char *)new_bo;
  __cil_tmp49 = __cil_tmp48 + 225UL;
  __cil_tmp50 = *__cil_tmp49;
  __cil_tmp51 = (unsigned int )__cil_tmp50;
  if (__cil_tmp51 != 0U) {
    {
    drm_err("intel_overlay_put_image", "buffer used for overlay image can not be tiled\n");
    ret = -22;
    }
    goto out_unlock;
  } else {

  }
  }
  {
  ret = intel_overlay_recover_from_interrupt(overlay);
  }
  if (ret != 0) {
    goto out_unlock;
  } else {

  }
  {
  __cil_tmp52 = (unsigned long )crtc;
  __cil_tmp53 = overlay->crtc;
  __cil_tmp54 = (unsigned long )__cil_tmp53;
  if (__cil_tmp54 != __cil_tmp52) {
    {
    mode = & crtc->base.mode;
    ret = intel_overlay_switch_off(overlay);
    }
    if (ret != 0) {
      goto out_unlock;
    } else {

    }
    {
    ret = check_overlay_possible_on_crtc(overlay, crtc);
    }
    if (ret != 0) {
      goto out_unlock;
    } else {

    }
    overlay->crtc = crtc;
    crtc->overlay = overlay;
    {
    __cil_tmp55 = mode->hdisplay;
    if (__cil_tmp55 > 1024) {
      {
      tmp___1 = intel_panel_fitter_pipe(dev);
      }
      {
      __cil_tmp56 = crtc->pipe;
      __cil_tmp57 = (unsigned int )__cil_tmp56;
      __cil_tmp58 = (unsigned int )tmp___1;
      if (__cil_tmp58 == __cil_tmp57) {
        {
        overlay->pfit_active = 1;
        update_pfit_vscale_ratio(overlay);
        }
      } else {
        overlay->pfit_active = 0;
      }
      }
    } else {
      overlay->pfit_active = 0;
    }
    }
  } else {

  }
  }
  {
  ret = check_overlay_dst(overlay, put_image_rec);
  }
  if (ret != 0) {
    goto out_unlock;
  } else {

  }
  {
  __cil_tmp59 = overlay->pfit_active;
  if (__cil_tmp59 != 0) {
    __cil_tmp60 = overlay->pfit_vscale_ratio;
    __cil_tmp61 = put_image_rec->dst_y;
    __cil_tmp62 = (unsigned int )__cil_tmp61;
    __cil_tmp63 = __cil_tmp62 << 12;
    __cil_tmp64 = __cil_tmp63 / __cil_tmp60;
    params->dst_y = (short )__cil_tmp64;
    __cil_tmp65 = overlay->pfit_vscale_ratio;
    __cil_tmp66 = put_image_rec->dst_height;
    __cil_tmp67 = (unsigned int )__cil_tmp66;
    __cil_tmp68 = __cil_tmp67 << 12;
    __cil_tmp69 = __cil_tmp68 / __cil_tmp65;
    __cil_tmp70 = (unsigned short )__cil_tmp69;
    __cil_tmp71 = (unsigned int )__cil_tmp70;
    __cil_tmp72 = __cil_tmp71 + 1U;
    params->dst_h = (short )__cil_tmp72;
  } else {
    __cil_tmp73 = put_image_rec->dst_y;
    params->dst_y = (short )__cil_tmp73;
    __cil_tmp74 = put_image_rec->dst_height;
    params->dst_h = (short )__cil_tmp74;
  }
  }
  __cil_tmp75 = put_image_rec->dst_x;
  params->dst_x = (short )__cil_tmp75;
  __cil_tmp76 = put_image_rec->dst_width;
  params->dst_w = (short )__cil_tmp76;
  __cil_tmp77 = put_image_rec->src_width;
  params->src_w = (short )__cil_tmp77;
  __cil_tmp78 = put_image_rec->src_height;
  params->src_h = (short )__cil_tmp78;
  __cil_tmp79 = put_image_rec->src_scan_width;
  params->src_scan_w = (short )__cil_tmp79;
  __cil_tmp80 = put_image_rec->src_scan_height;
  params->src_scan_h = (short )__cil_tmp80;
  {
  __cil_tmp81 = params->src_h;
  __cil_tmp82 = (int )__cil_tmp81;
  __cil_tmp83 = params->src_scan_h;
  __cil_tmp84 = (int )__cil_tmp83;
  if (__cil_tmp84 > __cil_tmp82) {
    ret = -22;
    goto out_unlock;
  } else {
    {
    __cil_tmp85 = params->src_w;
    __cil_tmp86 = (int )__cil_tmp85;
    __cil_tmp87 = params->src_scan_w;
    __cil_tmp88 = (int )__cil_tmp87;
    if (__cil_tmp88 > __cil_tmp86) {
      ret = -22;
      goto out_unlock;
    } else {

    }
    }
  }
  }
  {
  ret = check_overlay_src(dev, put_image_rec, new_bo);
  }
  if (ret != 0) {
    goto out_unlock;
  } else {

  }
  {
  __cil_tmp89 = put_image_rec->flags;
  __cil_tmp90 = (int )__cil_tmp89;
  params->format = __cil_tmp90 & 16777215;
  __cil_tmp91 = put_image_rec->stride_Y;
  params->stride_Y = (short )__cil_tmp91;
  __cil_tmp92 = put_image_rec->stride_UV;
  params->stride_UV = (short )__cil_tmp92;
  __cil_tmp93 = put_image_rec->offset_Y;
  params->offset_Y = (int )__cil_tmp93;
  __cil_tmp94 = put_image_rec->offset_U;
  params->offset_U = (int )__cil_tmp94;
  __cil_tmp95 = put_image_rec->offset_V;
  params->offset_V = (int )__cil_tmp95;
  ret = check_overlay_scaling(params);
  }
  if (ret != 0) {
    goto out_unlock;
  } else {

  }
  {
  ret = intel_overlay_do_put_image(overlay, new_bo, params);
  }
  if (ret != 0) {
    goto out_unlock;
  } else {

  }
  {
  __cil_tmp96 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp96);
  __cil_tmp97 = & dev->mode_config.mutex;
  mutex_unlock(__cil_tmp97);
  __cil_tmp98 = (void const *)params;
  kfree(__cil_tmp98);
  }
  return (0);
  out_unlock:
  {
  __cil_tmp99 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp99);
  __cil_tmp100 = & dev->mode_config.mutex;
  mutex_unlock(__cil_tmp100);
  __cil_tmp101 = & new_bo->base;
  drm_gem_object_unreference_unlocked(__cil_tmp101);
  }
  out_free:
  {
  __cil_tmp102 = (void const *)params;
  kfree(__cil_tmp102);
  }
  return (ret);
}
}
static void update_reg_attrs(struct intel_overlay *overlay , struct overlay_registers *regs )
{ u32 __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  u32 __cil_tmp5 ;
  u32 __cil_tmp6 ;

  {
  __cil_tmp3 = overlay->brightness;
  __cil_tmp4 = __cil_tmp3 & 255U;
  __cil_tmp5 = overlay->contrast;
  __cil_tmp6 = __cil_tmp5 << 18;
  regs->OCLRC0 = __cil_tmp6 | __cil_tmp4;
  regs->OCLRC1 = overlay->saturation;
  return;
}
}
static bool check_gamma_bounds(u32 gamma1 , u32 gamma2 )
{ int i ;
  unsigned int __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  int __cil_tmp6 ;
  u32 __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  int __cil_tmp9 ;
  u32 __cil_tmp10 ;
  unsigned int __cil_tmp11 ;

  {
  {
  __cil_tmp4 = gamma1 & 4278190080U;
  if (__cil_tmp4 != 0U) {
    return ((bool )0);
  } else {
    {
    __cil_tmp5 = gamma2 & 4278190080U;
    if (__cil_tmp5 != 0U) {
      return ((bool )0);
    } else {

    }
    }
  }
  }
  i = 0;
  goto ldv_37915;
  ldv_37914: ;
  {
  __cil_tmp6 = i * 8;
  __cil_tmp7 = gamma2 >> __cil_tmp6;
  __cil_tmp8 = __cil_tmp7 & 255U;
  __cil_tmp9 = i * 8;
  __cil_tmp10 = gamma1 >> __cil_tmp9;
  __cil_tmp11 = __cil_tmp10 & 255U;
  if (__cil_tmp11 >= __cil_tmp8) {
    return ((bool )0);
  } else {

  }
  }
  i = i + 1;
  ldv_37915: ;
  if (i <= 2) {
    goto ldv_37914;
  } else {
    goto ldv_37916;
  }
  ldv_37916: ;
  return ((bool )1);
}
}
static bool check_gamma5_errata(u32 gamma5 )
{ int i ;
  int __cil_tmp3 ;
  u32 __cil_tmp4 ;
  unsigned int __cil_tmp5 ;

  {
  i = 0;
  goto ldv_37922;
  ldv_37921: ;
  {
  __cil_tmp3 = i * 8;
  __cil_tmp4 = gamma5 >> __cil_tmp3;
  __cil_tmp5 = __cil_tmp4 & 255U;
  if (__cil_tmp5 == 128U) {
    return ((bool )0);
  } else {

  }
  }
  i = i + 1;
  ldv_37922: ;
  if (i <= 2) {
    goto ldv_37921;
  } else {
    goto ldv_37923;
  }
  ldv_37923: ;
  return ((bool )1);
}
}
static int check_gamma(struct drm_intel_overlay_attrs *attrs )
{ bool tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  int tmp___2 ;
  bool tmp___3 ;
  int tmp___4 ;
  bool tmp___5 ;
  int tmp___6 ;
  bool tmp___7 ;
  int tmp___8 ;
  bool tmp___9 ;
  int tmp___10 ;
  bool tmp___11 ;
  int tmp___12 ;
  bool tmp___13 ;
  int tmp___14 ;
  __u32 __cil_tmp18 ;
  __u32 __cil_tmp19 ;
  __u32 __cil_tmp20 ;
  __u32 __cil_tmp21 ;
  __u32 __cil_tmp22 ;
  __u32 __cil_tmp23 ;
  __u32 __cil_tmp24 ;
  __u32 __cil_tmp25 ;
  __u32 __cil_tmp26 ;
  __u32 __cil_tmp27 ;
  __u32 __cil_tmp28 ;
  __u32 __cil_tmp29 ;
  __u32 __cil_tmp30 ;

  {
  {
  __cil_tmp18 = attrs->gamma0;
  tmp = check_gamma_bounds(0U, __cil_tmp18);
  }
  if (tmp) {
    tmp___0 = 0;
  } else {
    tmp___0 = 1;
  }
  if (tmp___0) {
    return (-22);
  } else {
    {
    __cil_tmp19 = attrs->gamma0;
    __cil_tmp20 = attrs->gamma1;
    tmp___1 = check_gamma_bounds(__cil_tmp19, __cil_tmp20);
    }
    if (tmp___1) {
      tmp___2 = 0;
    } else {
      tmp___2 = 1;
    }
    if (tmp___2) {
      return (-22);
    } else {
      {
      __cil_tmp21 = attrs->gamma1;
      __cil_tmp22 = attrs->gamma2;
      tmp___3 = check_gamma_bounds(__cil_tmp21, __cil_tmp22);
      }
      if (tmp___3) {
        tmp___4 = 0;
      } else {
        tmp___4 = 1;
      }
      if (tmp___4) {
        return (-22);
      } else {
        {
        __cil_tmp23 = attrs->gamma2;
        __cil_tmp24 = attrs->gamma3;
        tmp___5 = check_gamma_bounds(__cil_tmp23, __cil_tmp24);
        }
        if (tmp___5) {
          tmp___6 = 0;
        } else {
          tmp___6 = 1;
        }
        if (tmp___6) {
          return (-22);
        } else {
          {
          __cil_tmp25 = attrs->gamma3;
          __cil_tmp26 = attrs->gamma4;
          tmp___7 = check_gamma_bounds(__cil_tmp25, __cil_tmp26);
          }
          if (tmp___7) {
            tmp___8 = 0;
          } else {
            tmp___8 = 1;
          }
          if (tmp___8) {
            return (-22);
          } else {
            {
            __cil_tmp27 = attrs->gamma4;
            __cil_tmp28 = attrs->gamma5;
            tmp___9 = check_gamma_bounds(__cil_tmp27, __cil_tmp28);
            }
            if (tmp___9) {
              tmp___10 = 0;
            } else {
              tmp___10 = 1;
            }
            if (tmp___10) {
              return (-22);
            } else {
              {
              __cil_tmp29 = attrs->gamma5;
              tmp___11 = check_gamma_bounds(__cil_tmp29, 16777215U);
              }
              if (tmp___11) {
                tmp___12 = 0;
              } else {
                tmp___12 = 1;
              }
              if (tmp___12) {
                return (-22);
              } else {

              }
            }
          }
        }
      }
    }
  }
  {
  __cil_tmp30 = attrs->gamma5;
  tmp___13 = check_gamma5_errata(__cil_tmp30);
  }
  if (tmp___13) {
    tmp___14 = 0;
  } else {
    tmp___14 = 1;
  }
  if (tmp___14) {
    return (-22);
  } else {

  }
  return (0);
}
}
int intel_overlay_attrs(struct drm_device *dev , void *data , struct drm_file *file_priv )
{ struct drm_intel_overlay_attrs *attrs ;
  drm_i915_private_t *dev_priv ;
  struct intel_overlay *overlay ;
  struct overlay_registers *regs ;
  int ret ;
  void *__cil_tmp9 ;
  drm_i915_private_t *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct intel_overlay *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  struct mutex *__cil_tmp16 ;
  struct mutex *__cil_tmp17 ;
  __u32 __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  u32 __cil_tmp20 ;
  void *__cil_tmp21 ;
  struct drm_i915_private *__cil_tmp22 ;
  struct intel_device_info const *__cil_tmp23 ;
  u8 __cil_tmp24 ;
  unsigned char __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  __s32 __cil_tmp27 ;
  __s32 __cil_tmp28 ;
  __u32 __cil_tmp29 ;
  __u32 __cil_tmp30 ;
  __s32 __cil_tmp31 ;
  struct overlay_registers *__cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  __u32 __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  void *__cil_tmp37 ;
  struct drm_i915_private *__cil_tmp38 ;
  struct intel_device_info const *__cil_tmp39 ;
  u8 __cil_tmp40 ;
  unsigned char __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  int __cil_tmp43 ;
  __u32 __cil_tmp44 ;
  __u32 __cil_tmp45 ;
  __u32 __cil_tmp46 ;
  __u32 __cil_tmp47 ;
  __u32 __cil_tmp48 ;
  __u32 __cil_tmp49 ;
  struct mutex *__cil_tmp50 ;
  struct mutex *__cil_tmp51 ;

  {
  attrs = (struct drm_intel_overlay_attrs *)data;
  __cil_tmp9 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp9;
  {
  __cil_tmp10 = (drm_i915_private_t *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = (unsigned long )dev_priv;
  if (__cil_tmp12 == __cil_tmp11) {
    {
    drm_err("intel_overlay_attrs", "called with no initialization\n");
    }
    return (-22);
  } else {

  }
  }
  overlay = dev_priv->overlay;
  {
  __cil_tmp13 = (struct intel_overlay *)0;
  __cil_tmp14 = (unsigned long )__cil_tmp13;
  __cil_tmp15 = (unsigned long )overlay;
  if (__cil_tmp15 == __cil_tmp14) {
    {
    drm_ut_debug_printk(1U, "drm", "intel_overlay_attrs", "userspace bug: no overlay\n");
    }
    return (-19);
  } else {

  }
  }
  {
  __cil_tmp16 = & dev->mode_config.mutex;
  mutex_lock_nested(__cil_tmp16, 0U);
  __cil_tmp17 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp17, 0U);
  ret = -22;
  }
  {
  __cil_tmp18 = attrs->flags;
  __cil_tmp19 = __cil_tmp18 & 1U;
  if (__cil_tmp19 == 0U) {
    attrs->color_key = overlay->color_key;
    __cil_tmp20 = overlay->brightness;
    attrs->brightness = (__s32 )__cil_tmp20;
    attrs->contrast = overlay->contrast;
    attrs->saturation = overlay->saturation;
    {
    __cil_tmp21 = dev->dev_private;
    __cil_tmp22 = (struct drm_i915_private *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22->info;
    __cil_tmp24 = __cil_tmp23->gen;
    __cil_tmp25 = (unsigned char )__cil_tmp24;
    __cil_tmp26 = (unsigned int )__cil_tmp25;
    if (__cil_tmp26 != 2U) {
      {
      attrs->gamma0 = i915_read32(dev_priv, 196644U);
      attrs->gamma1 = i915_read32(dev_priv, 196640U);
      attrs->gamma2 = i915_read32(dev_priv, 196636U);
      attrs->gamma3 = i915_read32(dev_priv, 196632U);
      attrs->gamma4 = i915_read32(dev_priv, 196628U);
      attrs->gamma5 = i915_read32(dev_priv, 196624U);
      }
    } else {

    }
    }
  } else {
    {
    __cil_tmp27 = attrs->brightness;
    if (__cil_tmp27 < -128) {
      goto out_unlock;
    } else {
      {
      __cil_tmp28 = attrs->brightness;
      if (__cil_tmp28 > 127) {
        goto out_unlock;
      } else {

      }
      }
    }
    }
    {
    __cil_tmp29 = attrs->contrast;
    if (__cil_tmp29 > 255U) {
      goto out_unlock;
    } else {

    }
    }
    {
    __cil_tmp30 = attrs->saturation;
    if (__cil_tmp30 > 1023U) {
      goto out_unlock;
    } else {

    }
    }
    {
    overlay->color_key = attrs->color_key;
    __cil_tmp31 = attrs->brightness;
    overlay->brightness = (u32 )__cil_tmp31;
    overlay->contrast = attrs->contrast;
    overlay->saturation = attrs->saturation;
    regs = intel_overlay_map_regs(overlay);
    }
    {
    __cil_tmp32 = (struct overlay_registers *)0;
    __cil_tmp33 = (unsigned long )__cil_tmp32;
    __cil_tmp34 = (unsigned long )regs;
    if (__cil_tmp34 == __cil_tmp33) {
      ret = -12;
      goto out_unlock;
    } else {

    }
    }
    {
    update_reg_attrs(overlay, regs);
    intel_overlay_unmap_regs(overlay, regs);
    }
    {
    __cil_tmp35 = attrs->flags;
    __cil_tmp36 = __cil_tmp35 & 2U;
    if (__cil_tmp36 != 0U) {
      {
      __cil_tmp37 = dev->dev_private;
      __cil_tmp38 = (struct drm_i915_private *)__cil_tmp37;
      __cil_tmp39 = __cil_tmp38->info;
      __cil_tmp40 = __cil_tmp39->gen;
      __cil_tmp41 = (unsigned char )__cil_tmp40;
      __cil_tmp42 = (unsigned int )__cil_tmp41;
      if (__cil_tmp42 == 2U) {
        goto out_unlock;
      } else {

      }
      }
      {
      __cil_tmp43 = overlay->active;
      if (__cil_tmp43 != 0) {
        ret = -16;
        goto out_unlock;
      } else {

      }
      }
      {
      ret = check_gamma(attrs);
      }
      if (ret != 0) {
        goto out_unlock;
      } else {

      }
      {
      __cil_tmp44 = attrs->gamma0;
      i915_write32(dev_priv, 196644U, __cil_tmp44);
      __cil_tmp45 = attrs->gamma1;
      i915_write32(dev_priv, 196640U, __cil_tmp45);
      __cil_tmp46 = attrs->gamma2;
      i915_write32(dev_priv, 196636U, __cil_tmp46);
      __cil_tmp47 = attrs->gamma3;
      i915_write32(dev_priv, 196632U, __cil_tmp47);
      __cil_tmp48 = attrs->gamma4;
      i915_write32(dev_priv, 196628U, __cil_tmp48);
      __cil_tmp49 = attrs->gamma5;
      i915_write32(dev_priv, 196624U, __cil_tmp49);
      }
    } else {

    }
    }
  }
  }
  ret = 0;
  out_unlock:
  {
  __cil_tmp50 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp50);
  __cil_tmp51 = & dev->mode_config.mutex;
  mutex_unlock(__cil_tmp51);
  }
  return (ret);
}
}
void intel_setup_overlay(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  struct intel_overlay *overlay ;
  struct drm_i915_gem_object *reg_bo ;
  struct overlay_registers *regs ;
  int ret ;
  void *tmp ;
  int __ret_warn_on ;
  long tmp___0 ;
  long tmp___1 ;
  void *__cil_tmp11 ;
  void *__cil_tmp12 ;
  struct drm_i915_private *__cil_tmp13 ;
  struct intel_device_info const *__cil_tmp14 ;
  unsigned char *__cil_tmp15 ;
  unsigned char *__cil_tmp16 ;
  unsigned char __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  struct intel_overlay *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  struct mutex *__cil_tmp22 ;
  struct intel_overlay *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  struct intel_overlay *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  int __cil_tmp27 ;
  long __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  long __cil_tmp32 ;
  struct drm_i915_gem_object *__cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  unsigned long __cil_tmp35 ;
  void *__cil_tmp36 ;
  struct drm_i915_private *__cil_tmp37 ;
  struct intel_device_info const *__cil_tmp38 ;
  unsigned char *__cil_tmp39 ;
  unsigned char *__cil_tmp40 ;
  unsigned char __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  struct drm_i915_gem_phys_object *__cil_tmp43 ;
  drm_dma_handle_t *__cil_tmp44 ;
  dma_addr_t __cil_tmp45 ;
  bool __cil_tmp46 ;
  bool __cil_tmp47 ;
  struct overlay_registers *__cil_tmp48 ;
  unsigned long __cil_tmp49 ;
  unsigned long __cil_tmp50 ;
  void *__cil_tmp51 ;
  struct mutex *__cil_tmp52 ;
  void *__cil_tmp53 ;
  struct drm_i915_private *__cil_tmp54 ;
  struct intel_device_info const *__cil_tmp55 ;
  unsigned char *__cil_tmp56 ;
  unsigned char *__cil_tmp57 ;
  unsigned char __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  struct drm_gem_object *__cil_tmp60 ;
  struct mutex *__cil_tmp61 ;
  void const *__cil_tmp62 ;

  {
  __cil_tmp11 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp11;
  {
  __cil_tmp12 = dev->dev_private;
  __cil_tmp13 = (struct drm_i915_private *)__cil_tmp12;
  __cil_tmp14 = __cil_tmp13->info;
  __cil_tmp15 = (unsigned char *)__cil_tmp14;
  __cil_tmp16 = __cil_tmp15 + 2UL;
  __cil_tmp17 = *__cil_tmp16;
  __cil_tmp18 = (unsigned int )__cil_tmp17;
  if (__cil_tmp18 == 0U) {
    return;
  } else {

  }
  }
  {
  tmp = kzalloc(96UL, 208U);
  overlay = (struct intel_overlay *)tmp;
  }
  {
  __cil_tmp19 = (struct intel_overlay *)0;
  __cil_tmp20 = (unsigned long )__cil_tmp19;
  __cil_tmp21 = (unsigned long )overlay;
  if (__cil_tmp21 == __cil_tmp20) {
    return;
  } else {

  }
  }
  {
  __cil_tmp22 = & dev->struct_mutex;
  mutex_lock_nested(__cil_tmp22, 0U);
  __cil_tmp23 = (struct intel_overlay *)0;
  __cil_tmp24 = (unsigned long )__cil_tmp23;
  __cil_tmp25 = dev_priv->overlay;
  __cil_tmp26 = (unsigned long )__cil_tmp25;
  __ret_warn_on = __cil_tmp26 != __cil_tmp24;
  __cil_tmp27 = __ret_warn_on != 0;
  __cil_tmp28 = (long )__cil_tmp27;
  tmp___0 = __builtin_expect(__cil_tmp28, 0L);
  }
  if (tmp___0 != 0L) {
    {
    __cil_tmp29 = (int const )1421;
    __cil_tmp30 = (int )__cil_tmp29;
    warn_slowpath_null("/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_overlay.c.p",
                       __cil_tmp30);
    }
  } else {

  }
  {
  __cil_tmp31 = __ret_warn_on != 0;
  __cil_tmp32 = (long )__cil_tmp31;
  tmp___1 = __builtin_expect(__cil_tmp32, 0L);
  }
  if (tmp___1 != 0L) {
    goto out_free;
  } else {

  }
  {
  overlay->dev = dev;
  reg_bo = i915_gem_alloc_object(dev, 4096UL);
  }
  {
  __cil_tmp33 = (struct drm_i915_gem_object *)0;
  __cil_tmp34 = (unsigned long )__cil_tmp33;
  __cil_tmp35 = (unsigned long )reg_bo;
  if (__cil_tmp35 == __cil_tmp34) {
    goto out_free;
  } else {

  }
  }
  overlay->reg_bo = reg_bo;
  {
  __cil_tmp36 = dev->dev_private;
  __cil_tmp37 = (struct drm_i915_private *)__cil_tmp36;
  __cil_tmp38 = __cil_tmp37->info;
  __cil_tmp39 = (unsigned char *)__cil_tmp38;
  __cil_tmp40 = __cil_tmp39 + 3UL;
  __cil_tmp41 = *__cil_tmp40;
  __cil_tmp42 = (unsigned int )__cil_tmp41;
  if (__cil_tmp42 != 0U) {
    {
    ret = i915_gem_attach_phys_object(dev, reg_bo, 3, 4096);
    }
    if (ret != 0) {
      {
      drm_err("intel_setup_overlay", "failed to attach phys overlay regs\n");
      }
      goto out_free_bo;
    } else {

    }
    __cil_tmp43 = reg_bo->phys_obj;
    __cil_tmp44 = __cil_tmp43->handle;
    __cil_tmp45 = __cil_tmp44->busaddr;
    overlay->flip_addr = (u32 )__cil_tmp45;
  } else {
    {
    __cil_tmp46 = (bool )1;
    ret = i915_gem_object_pin(reg_bo, 4096U, __cil_tmp46);
    }
    if (ret != 0) {
      {
      drm_err("intel_setup_overlay", "failed to pin overlay register bo\n");
      }
      goto out_free_bo;
    } else {

    }
    {
    overlay->flip_addr = reg_bo->gtt_offset;
    __cil_tmp47 = (bool )1;
    ret = i915_gem_object_set_to_gtt_domain(reg_bo, __cil_tmp47);
    }
    if (ret != 0) {
      {
      drm_err("intel_setup_overlay", "failed to move overlay register bo into the GTT\n");
      }
      goto out_unpin_bo;
    } else {

    }
  }
  }
  {
  overlay->color_key = 66046U;
  overlay->brightness = 4294967277U;
  overlay->contrast = 75U;
  overlay->saturation = 146U;
  regs = intel_overlay_map_regs(overlay);
  }
  {
  __cil_tmp48 = (struct overlay_registers *)0;
  __cil_tmp49 = (unsigned long )__cil_tmp48;
  __cil_tmp50 = (unsigned long )regs;
  if (__cil_tmp50 == __cil_tmp49) {
    goto out_unpin_bo;
  } else {

  }
  }
  {
  __cil_tmp51 = (void *)regs;
  memset(__cil_tmp51, 0, 1792UL);
  update_polyphase_filter(regs);
  update_reg_attrs(overlay, regs);
  intel_overlay_unmap_regs(overlay, regs);
  dev_priv->overlay = overlay;
  __cil_tmp52 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp52);
  printk("<6>[drm] initialized overlay support\n");
  }
  return;
  out_unpin_bo: ;
  {
  __cil_tmp53 = dev->dev_private;
  __cil_tmp54 = (struct drm_i915_private *)__cil_tmp53;
  __cil_tmp55 = __cil_tmp54->info;
  __cil_tmp56 = (unsigned char *)__cil_tmp55;
  __cil_tmp57 = __cil_tmp56 + 3UL;
  __cil_tmp58 = *__cil_tmp57;
  __cil_tmp59 = (unsigned int )__cil_tmp58;
  if (__cil_tmp59 == 0U) {
    {
    i915_gem_object_unpin(reg_bo);
    }
  } else {

  }
  }
  out_free_bo:
  {
  __cil_tmp60 = & reg_bo->base;
  drm_gem_object_unreference(__cil_tmp60);
  }
  out_free:
  {
  __cil_tmp61 = & dev->struct_mutex;
  mutex_unlock(__cil_tmp61);
  __cil_tmp62 = (void const *)overlay;
  kfree(__cil_tmp62);
  }
  return;
}
}
void intel_cleanup_overlay(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  long tmp ;
  void *__cil_tmp4 ;
  struct intel_overlay *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  struct intel_overlay *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct intel_overlay *__cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  long __cil_tmp12 ;
  struct intel_overlay *__cil_tmp13 ;
  struct drm_i915_gem_object *__cil_tmp14 ;
  struct drm_gem_object *__cil_tmp15 ;
  struct intel_overlay *__cil_tmp16 ;
  void const *__cil_tmp17 ;

  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp4;
  {
  __cil_tmp5 = (struct intel_overlay *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = dev_priv->overlay;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  if (__cil_tmp8 == __cil_tmp6) {
    return;
  } else {

  }
  }
  {
  __cil_tmp9 = dev_priv->overlay;
  __cil_tmp10 = __cil_tmp9->active;
  __cil_tmp11 = __cil_tmp10 != 0;
  __cil_tmp12 = (long )__cil_tmp11;
  tmp = __builtin_expect(__cil_tmp12, 0L);
  }
  if (tmp != 0L) {
    __asm__ volatile ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.long 1b - 2b, %c0 - 2b\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/anthill/stuff/tacas-comp/work/current--X--drivers/gpu/drm/i915/i915.ko--X--safe-main18linux-3.0.1--X--08_1/linux-3.0.1/csd_deg_dscv/46/dscv_tempdir/dscv/ri/08_1/drivers/gpu/drm/i915/intel_overlay.c.p"),
                         "i" (1497), "i" (12UL));
    ldv_37957: ;
    goto ldv_37957;
  } else {

  }
  {
  __cil_tmp13 = dev_priv->overlay;
  __cil_tmp14 = __cil_tmp13->reg_bo;
  __cil_tmp15 = & __cil_tmp14->base;
  drm_gem_object_unreference_unlocked(__cil_tmp15);
  __cil_tmp16 = dev_priv->overlay;
  __cil_tmp17 = (void const *)__cil_tmp16;
  kfree(__cil_tmp17);
  }
  return;
}
}
static struct overlay_registers *intel_overlay_map_regs_atomic(struct intel_overlay *overlay )
{ drm_i915_private_t *dev_priv ;
  struct overlay_registers *regs ;
  void *tmp ;
  struct drm_device *__cil_tmp5 ;
  void *__cil_tmp6 ;
  struct drm_device *__cil_tmp7 ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  unsigned char *__cil_tmp11 ;
  unsigned char *__cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  struct drm_i915_gem_object *__cil_tmp15 ;
  struct drm_i915_gem_phys_object *__cil_tmp16 ;
  drm_dma_handle_t *__cil_tmp17 ;
  void *__cil_tmp18 ;
  struct io_mapping *__cil_tmp19 ;
  struct drm_i915_gem_object *__cil_tmp20 ;
  uint32_t __cil_tmp21 ;
  unsigned long __cil_tmp22 ;

  {
  __cil_tmp5 = overlay->dev;
  __cil_tmp6 = __cil_tmp5->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp6;
  {
  __cil_tmp7 = overlay->dev;
  __cil_tmp8 = __cil_tmp7->dev_private;
  __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
  __cil_tmp10 = __cil_tmp9->info;
  __cil_tmp11 = (unsigned char *)__cil_tmp10;
  __cil_tmp12 = __cil_tmp11 + 3UL;
  __cil_tmp13 = *__cil_tmp12;
  __cil_tmp14 = (unsigned int )__cil_tmp13;
  if (__cil_tmp14 != 0U) {
    __cil_tmp15 = overlay->reg_bo;
    __cil_tmp16 = __cil_tmp15->phys_obj;
    __cil_tmp17 = __cil_tmp16->handle;
    __cil_tmp18 = __cil_tmp17->vaddr;
    regs = (struct overlay_registers *)__cil_tmp18;
  } else {
    {
    __cil_tmp19 = dev_priv->mm.gtt_mapping;
    __cil_tmp20 = overlay->reg_bo;
    __cil_tmp21 = __cil_tmp20->gtt_offset;
    __cil_tmp22 = (unsigned long )__cil_tmp21;
    tmp = io_mapping_map_atomic_wc(__cil_tmp19, __cil_tmp22);
    regs = (struct overlay_registers *)tmp;
    }
  }
  }
  return (regs);
}
}
static void intel_overlay_unmap_regs_atomic(struct intel_overlay *overlay , struct overlay_registers *regs )
{ struct drm_device *__cil_tmp3 ;
  void *__cil_tmp4 ;
  struct drm_i915_private *__cil_tmp5 ;
  struct intel_device_info const *__cil_tmp6 ;
  unsigned char *__cil_tmp7 ;
  unsigned char *__cil_tmp8 ;
  unsigned char __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  void *__cil_tmp11 ;

  {
  {
  __cil_tmp3 = overlay->dev;
  __cil_tmp4 = __cil_tmp3->dev_private;
  __cil_tmp5 = (struct drm_i915_private *)__cil_tmp4;
  __cil_tmp6 = __cil_tmp5->info;
  __cil_tmp7 = (unsigned char *)__cil_tmp6;
  __cil_tmp8 = __cil_tmp7 + 3UL;
  __cil_tmp9 = *__cil_tmp8;
  __cil_tmp10 = (unsigned int )__cil_tmp9;
  if (__cil_tmp10 == 0U) {
    {
    __cil_tmp11 = (void *)regs;
    io_mapping_unmap_atomic(__cil_tmp11);
    }
  } else {

  }
  }
  return;
}
}
struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev )
{ drm_i915_private_t *dev_priv ;
  struct intel_overlay *overlay ;
  struct intel_overlay_error_state *error ;
  struct overlay_registers *regs ;
  void *tmp ;
  void *__cil_tmp7 ;
  struct intel_overlay *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  int __cil_tmp11 ;
  struct intel_overlay_error_state *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  struct drm_device *__cil_tmp15 ;
  void *__cil_tmp16 ;
  struct drm_i915_private *__cil_tmp17 ;
  struct intel_device_info const *__cil_tmp18 ;
  unsigned char *__cil_tmp19 ;
  unsigned char *__cil_tmp20 ;
  unsigned char __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  struct drm_i915_gem_object *__cil_tmp23 ;
  struct drm_i915_gem_phys_object *__cil_tmp24 ;
  drm_dma_handle_t *__cil_tmp25 ;
  void *__cil_tmp26 ;
  struct drm_i915_gem_object *__cil_tmp27 ;
  uint32_t __cil_tmp28 ;
  struct overlay_registers *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  struct overlay_registers *__cil_tmp32 ;
  void *__cil_tmp33 ;
  void const volatile *__cil_tmp34 ;
  void const *__cil_tmp35 ;

  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (drm_i915_private_t *)__cil_tmp7;
  overlay = dev_priv->overlay;
  {
  __cil_tmp8 = (struct intel_overlay *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = (unsigned long )overlay;
  if (__cil_tmp10 == __cil_tmp9) {
    return ((struct intel_overlay_error_state *)0);
  } else {
    {
    __cil_tmp11 = overlay->active;
    if (__cil_tmp11 == 0) {
      return ((struct intel_overlay_error_state *)0);
    } else {

    }
    }
  }
  }
  {
  tmp = kmalloc(1808UL, 32U);
  error = (struct intel_overlay_error_state *)tmp;
  }
  {
  __cil_tmp12 = (struct intel_overlay_error_state *)0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = (unsigned long )error;
  if (__cil_tmp14 == __cil_tmp13) {
    return ((struct intel_overlay_error_state *)0);
  } else {

  }
  }
  {
  error->dovsta = i915_read32(dev_priv, 196616U);
  error->isr = i915_read32(dev_priv, 8364U);
  }
  {
  __cil_tmp15 = overlay->dev;
  __cil_tmp16 = __cil_tmp15->dev_private;
  __cil_tmp17 = (struct drm_i915_private *)__cil_tmp16;
  __cil_tmp18 = __cil_tmp17->info;
  __cil_tmp19 = (unsigned char *)__cil_tmp18;
  __cil_tmp20 = __cil_tmp19 + 3UL;
  __cil_tmp21 = *__cil_tmp20;
  __cil_tmp22 = (unsigned int )__cil_tmp21;
  if (__cil_tmp22 != 0U) {
    __cil_tmp23 = overlay->reg_bo;
    __cil_tmp24 = __cil_tmp23->phys_obj;
    __cil_tmp25 = __cil_tmp24->handle;
    __cil_tmp26 = __cil_tmp25->vaddr;
    error->base = (unsigned long )__cil_tmp26;
  } else {
    __cil_tmp27 = overlay->reg_bo;
    __cil_tmp28 = __cil_tmp27->gtt_offset;
    error->base = (unsigned long )__cil_tmp28;
  }
  }
  {
  regs = intel_overlay_map_regs_atomic(overlay);
  }
  {
  __cil_tmp29 = (struct overlay_registers *)0;
  __cil_tmp30 = (unsigned long )__cil_tmp29;
  __cil_tmp31 = (unsigned long )regs;
  if (__cil_tmp31 == __cil_tmp30) {
    goto err;
  } else {

  }
  }
  {
  __cil_tmp32 = & error->regs;
  __cil_tmp33 = (void *)__cil_tmp32;
  __cil_tmp34 = (void const volatile *)regs;
  memcpy_fromio(__cil_tmp33, __cil_tmp34, 1792UL);
  intel_overlay_unmap_regs_atomic(overlay, regs);
  }
  return (error);
  err:
  {
  __cil_tmp35 = (void const *)error;
  kfree(__cil_tmp35);
  }
  return ((struct intel_overlay_error_state *)0);
}
}
void intel_overlay_print_error_state(struct seq_file *m , struct intel_overlay_error_state *error )
{ u32 __cil_tmp3 ;
  u32 __cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  u32 __cil_tmp6 ;
  u32 __cil_tmp7 ;
  u32 __cil_tmp8 ;
  u32 __cil_tmp9 ;
  u32 __cil_tmp10 ;
  u32 __cil_tmp11 ;
  u32 __cil_tmp12 ;
  u32 __cil_tmp13 ;
  u32 __cil_tmp14 ;
  u32 __cil_tmp15 ;
  u32 __cil_tmp16 ;
  u32 __cil_tmp17 ;
  u32 __cil_tmp18 ;
  u32 __cil_tmp19 ;
  u32 __cil_tmp20 ;
  u32 __cil_tmp21 ;
  u32 __cil_tmp22 ;
  u32 __cil_tmp23 ;
  u32 __cil_tmp24 ;
  u32 __cil_tmp25 ;
  u32 __cil_tmp26 ;
  u32 __cil_tmp27 ;
  u32 __cil_tmp28 ;
  u32 __cil_tmp29 ;
  u32 __cil_tmp30 ;
  u32 __cil_tmp31 ;
  u32 __cil_tmp32 ;
  u32 __cil_tmp33 ;
  u32 __cil_tmp34 ;
  u32 __cil_tmp35 ;
  u32 __cil_tmp36 ;
  u32 __cil_tmp37 ;
  u32 __cil_tmp38 ;
  u32 __cil_tmp39 ;
  u32 __cil_tmp40 ;
  u32 __cil_tmp41 ;
  u32 __cil_tmp42 ;
  u32 __cil_tmp43 ;
  u32 __cil_tmp44 ;
  u32 __cil_tmp45 ;
  u32 __cil_tmp46 ;

  {
  {
  __cil_tmp3 = error->dovsta;
  __cil_tmp4 = error->isr;
  seq_printf(m, "Overlay, status: 0x%08x, interrupt: 0x%08x\n", __cil_tmp3, __cil_tmp4);
  __cil_tmp5 = error->base;
  seq_printf(m, "  Register file at 0x%08lx:\n", __cil_tmp5);
  __cil_tmp6 = error->regs.OBUF_0Y;
  seq_printf(m, "    OBUF_0Y:\t0x%08x\n", __cil_tmp6);
  __cil_tmp7 = error->regs.OBUF_1Y;
  seq_printf(m, "    OBUF_1Y:\t0x%08x\n", __cil_tmp7);
  __cil_tmp8 = error->regs.OBUF_0U;
  seq_printf(m, "    OBUF_0U:\t0x%08x\n", __cil_tmp8);
  __cil_tmp9 = error->regs.OBUF_0V;
  seq_printf(m, "    OBUF_0V:\t0x%08x\n", __cil_tmp9);
  __cil_tmp10 = error->regs.OBUF_1U;
  seq_printf(m, "    OBUF_1U:\t0x%08x\n", __cil_tmp10);
  __cil_tmp11 = error->regs.OBUF_1V;
  seq_printf(m, "    OBUF_1V:\t0x%08x\n", __cil_tmp11);
  __cil_tmp12 = error->regs.OSTRIDE;
  seq_printf(m, "    OSTRIDE:\t0x%08x\n", __cil_tmp12);
  __cil_tmp13 = error->regs.YRGB_VPH;
  seq_printf(m, "    YRGB_VPH:\t0x%08x\n", __cil_tmp13);
  __cil_tmp14 = error->regs.UV_VPH;
  seq_printf(m, "    UV_VPH:\t0x%08x\n", __cil_tmp14);
  __cil_tmp15 = error->regs.HORZ_PH;
  seq_printf(m, "    HORZ_PH:\t0x%08x\n", __cil_tmp15);
  __cil_tmp16 = error->regs.INIT_PHS;
  seq_printf(m, "    INIT_PHS:\t0x%08x\n", __cil_tmp16);
  __cil_tmp17 = error->regs.DWINPOS;
  seq_printf(m, "    DWINPOS:\t0x%08x\n", __cil_tmp17);
  __cil_tmp18 = error->regs.DWINSZ;
  seq_printf(m, "    DWINSZ:\t0x%08x\n", __cil_tmp18);
  __cil_tmp19 = error->regs.SWIDTH;
  seq_printf(m, "    SWIDTH:\t0x%08x\n", __cil_tmp19);
  __cil_tmp20 = error->regs.SWIDTHSW;
  seq_printf(m, "    SWIDTHSW:\t0x%08x\n", __cil_tmp20);
  __cil_tmp21 = error->regs.SHEIGHT;
  seq_printf(m, "    SHEIGHT:\t0x%08x\n", __cil_tmp21);
  __cil_tmp22 = error->regs.YRGBSCALE;
  seq_printf(m, "    YRGBSCALE:\t0x%08x\n", __cil_tmp22);
  __cil_tmp23 = error->regs.UVSCALE;
  seq_printf(m, "    UVSCALE:\t0x%08x\n", __cil_tmp23);
  __cil_tmp24 = error->regs.OCLRC0;
  seq_printf(m, "    OCLRC0:\t0x%08x\n", __cil_tmp24);
  __cil_tmp25 = error->regs.OCLRC1;
  seq_printf(m, "    OCLRC1:\t0x%08x\n", __cil_tmp25);
  __cil_tmp26 = error->regs.DCLRKV;
  seq_printf(m, "    DCLRKV:\t0x%08x\n", __cil_tmp26);
  __cil_tmp27 = error->regs.DCLRKM;
  seq_printf(m, "    DCLRKM:\t0x%08x\n", __cil_tmp27);
  __cil_tmp28 = error->regs.SCLRKVH;
  seq_printf(m, "    SCLRKVH:\t0x%08x\n", __cil_tmp28);
  __cil_tmp29 = error->regs.SCLRKVL;
  seq_printf(m, "    SCLRKVL:\t0x%08x\n", __cil_tmp29);
  __cil_tmp30 = error->regs.SCLRKEN;
  seq_printf(m, "    SCLRKEN:\t0x%08x\n", __cil_tmp30);
  __cil_tmp31 = error->regs.OCONFIG;
  seq_printf(m, "    OCONFIG:\t0x%08x\n", __cil_tmp31);
  __cil_tmp32 = error->regs.OCMD;
  seq_printf(m, "    OCMD:\t0x%08x\n", __cil_tmp32);
  __cil_tmp33 = error->regs.OSTART_0Y;
  seq_printf(m, "    OSTART_0Y:\t0x%08x\n", __cil_tmp33);
  __cil_tmp34 = error->regs.OSTART_1Y;
  seq_printf(m, "    OSTART_1Y:\t0x%08x\n", __cil_tmp34);
  __cil_tmp35 = error->regs.OSTART_0U;
  seq_printf(m, "    OSTART_0U:\t0x%08x\n", __cil_tmp35);
  __cil_tmp36 = error->regs.OSTART_0V;
  seq_printf(m, "    OSTART_0V:\t0x%08x\n", __cil_tmp36);
  __cil_tmp37 = error->regs.OSTART_1U;
  seq_printf(m, "    OSTART_1U:\t0x%08x\n", __cil_tmp37);
  __cil_tmp38 = error->regs.OSTART_1V;
  seq_printf(m, "    OSTART_1V:\t0x%08x\n", __cil_tmp38);
  __cil_tmp39 = error->regs.OTILEOFF_0Y;
  seq_printf(m, "    OTILEOFF_0Y:\t0x%08x\n", __cil_tmp39);
  __cil_tmp40 = error->regs.OTILEOFF_1Y;
  seq_printf(m, "    OTILEOFF_1Y:\t0x%08x\n", __cil_tmp40);
  __cil_tmp41 = error->regs.OTILEOFF_0U;
  seq_printf(m, "    OTILEOFF_0U:\t0x%08x\n", __cil_tmp41);
  __cil_tmp42 = error->regs.OTILEOFF_0V;
  seq_printf(m, "    OTILEOFF_0V:\t0x%08x\n", __cil_tmp42);
  __cil_tmp43 = error->regs.OTILEOFF_1U;
  seq_printf(m, "    OTILEOFF_1U:\t0x%08x\n", __cil_tmp43);
  __cil_tmp44 = error->regs.OTILEOFF_1V;
  seq_printf(m, "    OTILEOFF_1V:\t0x%08x\n", __cil_tmp44);
  __cil_tmp45 = error->regs.FASTHSCALE;
  seq_printf(m, "    FASTHSCALE:\t0x%08x\n", __cil_tmp45);
  __cil_tmp46 = error->regs.UVSCALEV;
  seq_printf(m, "    UVSCALEV:\t0x%08x\n", __cil_tmp46);
  }
  return;
}
}
extern void *ioremap_cache(resource_size_t , unsigned long ) ;
extern int dev_printk(char const * , struct device const * , char const * , ...) ;
extern acpi_status acpi_evaluate_integer(acpi_handle , acpi_string , struct acpi_object_list * ,
                                         unsigned long long * ) ;
extern int register_acpi_notifier(struct notifier_block * ) ;
extern int unregister_acpi_notifier(struct notifier_block * ) ;
extern int acpi_bus_get_device(acpi_handle , struct acpi_device ** ) ;
extern long acpi_is_video_device(struct acpi_device * ) ;
__inline static void *acpi_os_ioremap(acpi_physical_address phys , acpi_size size )
{ void *tmp ;
  unsigned long __cil_tmp4 ;

  {
  {
  __cil_tmp4 = (unsigned long )size;
  tmp = ioremap_cache(phys, __cil_tmp4);
  }
  return (tmp);
}
}
__inline static void trace_i915_reg_rw___19(bool write , u32 reg , u64 val , int len )
{ struct tracepoint_func *it_func_ptr ;
  void *it_func ;
  void *__data ;
  struct tracepoint_func *_________p1 ;
  bool __warned ;
  int tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  struct jump_label_key *__cil_tmp13 ;
  struct tracepoint_func **__cil_tmp14 ;
  struct tracepoint_func * volatile *__cil_tmp15 ;
  struct tracepoint_func * volatile __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  struct tracepoint_func *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  void (*__cil_tmp22)(void * , bool , u32 , u64 , int ) ;
  int __cil_tmp23 ;
  bool __cil_tmp24 ;
  void *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned long __cil_tmp28 ;

  {
  {
  __cil_tmp13 = & __tracepoint_i915_reg_rw.key;
  tmp___1 = static_branch(__cil_tmp13);
  }
  if ((int )tmp___1) {
    {
    rcu_read_lock_sched_notrace();
    __cil_tmp14 = & __tracepoint_i915_reg_rw.funcs;
    __cil_tmp15 = (struct tracepoint_func * volatile *)__cil_tmp14;
    __cil_tmp16 = *__cil_tmp15;
    _________p1 = (struct tracepoint_func *)__cil_tmp16;
    tmp = debug_lockdep_rcu_enabled();
    }
    if (tmp != 0) {
      if (! __warned) {
        {
        tmp___0 = rcu_read_lock_sched_held();
        }
        if (tmp___0 == 0) {
          {
          __warned = (bool )1;
          __cil_tmp17 = (int const )411;
          __cil_tmp18 = (int )__cil_tmp17;
          lockdep_rcu_dereference("/anthill/stuff/tacas-comp/inst/current/envs/linux-3.0.1/linux-3.0.1/drivers/gpu/drm/i915/i915_trace.h",
                                  __cil_tmp18);
          }
        } else {

        }
      } else {

      }
    } else {

    }
    it_func_ptr = _________p1;
    {
    __cil_tmp19 = (struct tracepoint_func *)0;
    __cil_tmp20 = (unsigned long )__cil_tmp19;
    __cil_tmp21 = (unsigned long )it_func_ptr;
    if (__cil_tmp21 != __cil_tmp20) {
      ldv_38929:
      {
      it_func = it_func_ptr->func;
      __data = it_func_ptr->data;
      __cil_tmp22 = (void (*)(void * , bool , u32 , u64 , int ))it_func;
      __cil_tmp23 = (int )write;
      __cil_tmp24 = (bool )__cil_tmp23;
      (*__cil_tmp22)(__data, __cil_tmp24, reg, val, len);
      it_func_ptr = it_func_ptr + 1;
      }
      {
      __cil_tmp25 = (void *)0;
      __cil_tmp26 = (unsigned long )__cil_tmp25;
      __cil_tmp27 = it_func_ptr->func;
      __cil_tmp28 = (unsigned long )__cil_tmp27;
      if (__cil_tmp28 != __cil_tmp26) {
        goto ldv_38929;
      } else {
        goto ldv_38930;
      }
      }
      ldv_38930: ;
    } else {

    }
    }
    {
    rcu_read_lock_sched_notrace();
    }
  } else {

  }
  return;
}
}
__inline static u32 i915_read32___19(struct drm_i915_private *dev_priv , u32 reg )
{ u32 val ;
  struct intel_device_info const *__cil_tmp4 ;
  u8 __cil_tmp5 ;
  unsigned char __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  void *__cil_tmp9 ;
  void const volatile *__cil_tmp10 ;
  void const volatile *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile *__cil_tmp14 ;
  void const volatile *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile *__cil_tmp18 ;
  void const volatile *__cil_tmp19 ;
  unsigned long __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile *__cil_tmp22 ;
  void const volatile *__cil_tmp23 ;
  bool __cil_tmp24 ;
  u64 __cil_tmp25 ;

  {
  val = 0U;
  {
  __cil_tmp4 = dev_priv->info;
  __cil_tmp5 = __cil_tmp4->gen;
  __cil_tmp6 = (unsigned char )__cil_tmp5;
  __cil_tmp7 = (unsigned int )__cil_tmp6;
  if (__cil_tmp7 > 5U) {
    if (reg <= 262143U) {
      if (reg != 41356U) {
        {
        gen6_gt_force_wake_get(dev_priv);
        __cil_tmp8 = (unsigned long )reg;
        __cil_tmp9 = dev_priv->regs;
        __cil_tmp10 = (void const volatile *)__cil_tmp9;
        __cil_tmp11 = __cil_tmp10 + __cil_tmp8;
        val = readl(__cil_tmp11);
        gen6_gt_force_wake_put(dev_priv);
        }
      } else {
        {
        __cil_tmp12 = (unsigned long )reg;
        __cil_tmp13 = dev_priv->regs;
        __cil_tmp14 = (void const volatile *)__cil_tmp13;
        __cil_tmp15 = __cil_tmp14 + __cil_tmp12;
        val = readl(__cil_tmp15);
        }
      }
    } else {
      {
      __cil_tmp16 = (unsigned long )reg;
      __cil_tmp17 = dev_priv->regs;
      __cil_tmp18 = (void const volatile *)__cil_tmp17;
      __cil_tmp19 = __cil_tmp18 + __cil_tmp16;
      val = readl(__cil_tmp19);
      }
    }
  } else {
    {
    __cil_tmp20 = (unsigned long )reg;
    __cil_tmp21 = dev_priv->regs;
    __cil_tmp22 = (void const volatile *)__cil_tmp21;
    __cil_tmp23 = __cil_tmp22 + __cil_tmp20;
    val = readl(__cil_tmp23);
    }
  }
  }
  {
  __cil_tmp24 = (bool )0;
  __cil_tmp25 = (u64 )val;
  trace_i915_reg_rw___19(__cil_tmp24, reg, __cil_tmp25, 4);
  }
  return (val);
}
}
static u32 asle_set_backlight(struct drm_device *dev , u32 bclp )
{ struct drm_i915_private *dev_priv ;
  struct opregion_asle *asle ;
  u32 max ;
  void *__cil_tmp6 ;
  int __cil_tmp7 ;
  u32 __cil_tmp8 ;
  u32 __cil_tmp9 ;
  u32 __cil_tmp10 ;
  u32 __cil_tmp11 ;

  {
  __cil_tmp6 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp6;
  asle = dev_priv->opregion.asle;
  {
  __cil_tmp7 = (int )bclp;
  if (__cil_tmp7 >= 0) {
    return (4096U);
  } else {

  }
  }
  bclp = bclp & 2147483647U;
  if (bclp > 255U) {
    return (4096U);
  } else {

  }
  {
  max = intel_panel_get_max_backlight(dev);
  __cil_tmp8 = bclp * max;
  __cil_tmp9 = __cil_tmp8 / 255U;
  intel_panel_set_backlight(dev, __cil_tmp9);
  __cil_tmp10 = bclp * 100U;
  __cil_tmp11 = __cil_tmp10 / 255U;
  asle->cblv = __cil_tmp11 | 2147483648U;
  }
  return (0U);
}
}
static u32 asle_set_als_illum(struct drm_device *dev , u32 alsi )
{

  {
  return (0U);
}
}
static u32 asle_set_pwm_freq(struct drm_device *dev , u32 pfmb )
{ struct drm_i915_private *dev_priv ;
  u32 blc_pwm_ctl ;
  u32 tmp ;
  u32 pwm ;
  void *__cil_tmp7 ;
  int __cil_tmp8 ;

  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  {
  __cil_tmp8 = (int )pfmb;
  if (__cil_tmp8 < 0) {
    {
    tmp = i915_read32___19(dev_priv, 397908U);
    blc_pwm_ctl = tmp;
    pwm = pfmb & 2147483136U;
    blc_pwm_ctl = blc_pwm_ctl & 65535U;
    pwm = pwm >> 9;
    }
  } else {

  }
  }
  return (0U);
}
}
static u32 asle_set_pfit(struct drm_device *dev , u32 pfit )
{ int __cil_tmp3 ;

  {
  {
  __cil_tmp3 = (int )pfit;
  if (__cil_tmp3 >= 0) {
    return (16384U);
  } else {

  }
  }
  return (0U);
}
}
void intel_opregion_asle_intr(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct opregion_asle *asle ;
  u32 asle_stat ;
  u32 asle_req ;
  u32 tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  u32 tmp___2 ;
  void *__cil_tmp10 ;
  struct opregion_asle *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  u32 __cil_tmp14 ;
  int __cil_tmp15 ;
  u32 __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  u32 __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  u32 __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  u32 __cil_tmp22 ;

  {
  __cil_tmp10 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp10;
  asle = dev_priv->opregion.asle;
  asle_stat = 0U;
  {
  __cil_tmp11 = (struct opregion_asle *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = (unsigned long )asle;
  if (__cil_tmp13 == __cil_tmp12) {
    return;
  } else {

  }
  }
  __cil_tmp14 = asle->aslc;
  asle_req = __cil_tmp14 & 15U;
  if (asle_req == 0U) {
    {
    drm_ut_debug_printk(2U, "drm", "intel_opregion_asle_intr", "non asle set request??\n");
    }
    return;
  } else {

  }
  {
  __cil_tmp15 = (int )asle_req;
  if (__cil_tmp15 & 1) {
    {
    __cil_tmp16 = asle->alsi;
    tmp = asle_set_als_illum(dev, __cil_tmp16);
    asle_stat = tmp | asle_stat;
    }
  } else {

  }
  }
  {
  __cil_tmp17 = asle_req & 2U;
  if (__cil_tmp17 != 0U) {
    {
    __cil_tmp18 = asle->bclp;
    tmp___0 = asle_set_backlight(dev, __cil_tmp18);
    asle_stat = tmp___0 | asle_stat;
    }
  } else {

  }
  }
  {
  __cil_tmp19 = asle_req & 4U;
  if (__cil_tmp19 != 0U) {
    {
    __cil_tmp20 = asle->pfit;
    tmp___1 = asle_set_pfit(dev, __cil_tmp20);
    asle_stat = tmp___1 | asle_stat;
    }
  } else {

  }
  }
  {
  __cil_tmp21 = asle_req & 8U;
  if (__cil_tmp21 != 0U) {
    {
    __cil_tmp22 = asle->pfmb;
    tmp___2 = asle_set_pwm_freq(dev, __cil_tmp22);
    asle_stat = tmp___2 | asle_stat;
    }
  } else {

  }
  }
  asle->aslc = asle_stat;
  return;
}
}
void intel_opregion_gse_intr(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct opregion_asle *asle ;
  u32 asle_stat ;
  u32 asle_req ;
  u32 tmp ;
  void *__cil_tmp7 ;
  struct opregion_asle *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  u32 __cil_tmp11 ;
  int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  u32 __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;

  {
  __cil_tmp7 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp7;
  asle = dev_priv->opregion.asle;
  asle_stat = 0U;
  {
  __cil_tmp8 = (struct opregion_asle *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = (unsigned long )asle;
  if (__cil_tmp10 == __cil_tmp9) {
    return;
  } else {

  }
  }
  __cil_tmp11 = asle->aslc;
  asle_req = __cil_tmp11 & 15U;
  if (asle_req == 0U) {
    {
    drm_ut_debug_printk(2U, "drm", "intel_opregion_gse_intr", "non asle set request??\n");
    }
    return;
  } else {

  }
  {
  __cil_tmp12 = (int )asle_req;
  if (__cil_tmp12 & 1) {
    {
    drm_ut_debug_printk(2U, "drm", "intel_opregion_gse_intr", "Illum is not supported\n");
    asle_stat = asle_stat | 1024U;
    }
  } else {

  }
  }
  {
  __cil_tmp13 = asle_req & 2U;
  if (__cil_tmp13 != 0U) {
    {
    __cil_tmp14 = asle->bclp;
    tmp = asle_set_backlight(dev, __cil_tmp14);
    asle_stat = tmp | asle_stat;
    }
  } else {

  }
  }
  {
  __cil_tmp15 = asle_req & 4U;
  if (__cil_tmp15 != 0U) {
    {
    drm_ut_debug_printk(2U, "drm", "intel_opregion_gse_intr", "Pfit is not supported\n");
    asle_stat = asle_stat | 16384U;
    }
  } else {

  }
  }
  {
  __cil_tmp16 = asle_req & 8U;
  if (__cil_tmp16 != 0U) {
    {
    drm_ut_debug_printk(2U, "drm", "intel_opregion_gse_intr", "PWM freq is not supported\n");
    asle_stat = asle_stat | 65536U;
    }
  } else {

  }
  }
  asle->aslc = asle_stat;
  return;
}
}
void intel_opregion_enable_asle(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct opregion_asle *asle ;
  void *__cil_tmp4 ;
  struct opregion_asle *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  void *__cil_tmp8 ;
  struct drm_i915_private *__cil_tmp9 ;
  struct intel_device_info const *__cil_tmp10 ;
  unsigned char *__cil_tmp11 ;
  unsigned char *__cil_tmp12 ;
  unsigned char __cil_tmp13 ;
  unsigned int __cil_tmp14 ;

  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  asle = dev_priv->opregion.asle;
  {
  __cil_tmp5 = (struct opregion_asle *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = (unsigned long )asle;
  if (__cil_tmp7 != __cil_tmp6) {
    {
    __cil_tmp8 = dev->dev_private;
    __cil_tmp9 = (struct drm_i915_private *)__cil_tmp8;
    __cil_tmp10 = __cil_tmp9->info;
    __cil_tmp11 = (unsigned char *)__cil_tmp10;
    __cil_tmp12 = __cil_tmp11 + 1UL;
    __cil_tmp13 = *__cil_tmp12;
    __cil_tmp14 = (unsigned int )__cil_tmp13;
    if (__cil_tmp14 != 0U) {
      {
      intel_enable_asle(dev);
      }
    } else {

    }
    }
    asle->tche = 15U;
    asle->ardy = 1U;
  } else {

  }
  }
  return;
}
}
static struct intel_opregion *system_opregion ;
static int intel_opregion_video_event(struct notifier_block *nb , unsigned long val ,
                                      void *data )
{ struct opregion_acpi *acpi ;
  struct intel_opregion *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  unsigned long __cil_tmp7 ;

  {
  {
  __cil_tmp5 = (struct intel_opregion *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = (unsigned long )system_opregion;
  if (__cil_tmp7 == __cil_tmp6) {
    return (0);
  } else {

  }
  }
  acpi = system_opregion->acpi;
  acpi->csts = 0U;
  return (1);
}
}
static struct notifier_block intel_opregion_notifier = {& intel_opregion_video_event, (struct notifier_block *)0, 0};
static void intel_didl_outputs(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct intel_opregion *opregion ;
  struct drm_connector *connector ;
  acpi_handle handle ;
  struct acpi_device *acpi_dev ;
  struct acpi_device *acpi_cdev ;
  struct acpi_device *acpi_video_bus ;
  unsigned long long device_id ;
  acpi_status status ;
  int i ;
  int tmp ;
  struct list_head const *__mptr ;
  long tmp___0 ;
  struct list_head const *__mptr___0 ;
  long tmp___1 ;
  struct list_head const *__mptr___1 ;
  struct list_head const *__mptr___2 ;
  struct list_head const *__mptr___3 ;
  int output_type ;
  struct list_head const *__mptr___4 ;
  void *__cil_tmp22 ;
  struct pci_dev *__cil_tmp23 ;
  acpi_handle __cil_tmp24 ;
  unsigned long __cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  struct list_head *__cil_tmp27 ;
  struct acpi_device *__cil_tmp28 ;
  struct list_head *__cil_tmp29 ;
  struct acpi_device *__cil_tmp30 ;
  struct list_head *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  struct list_head *__cil_tmp33 ;
  unsigned long __cil_tmp34 ;
  struct acpi_device *__cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  unsigned long __cil_tmp37 ;
  struct list_head *__cil_tmp38 ;
  struct acpi_device *__cil_tmp39 ;
  struct pci_dev *__cil_tmp40 ;
  struct device *__cil_tmp41 ;
  struct device const *__cil_tmp42 ;
  acpi_handle __cil_tmp43 ;
  char *__cil_tmp44 ;
  struct acpi_object_list *__cil_tmp45 ;
  struct opregion_acpi *__cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  struct list_head *__cil_tmp48 ;
  struct acpi_device *__cil_tmp49 ;
  struct list_head *__cil_tmp50 ;
  unsigned long __cil_tmp51 ;
  struct list_head *__cil_tmp52 ;
  unsigned long __cil_tmp53 ;
  struct opregion_acpi *__cil_tmp54 ;
  struct list_head *__cil_tmp55 ;
  struct drm_connector *__cil_tmp56 ;
  struct pci_dev *__cil_tmp57 ;
  struct device *__cil_tmp58 ;
  struct device const *__cil_tmp59 ;
  int __cil_tmp60 ;
  int __cil_tmp61 ;
  int __cil_tmp62 ;
  int __cil_tmp63 ;
  int __cil_tmp64 ;
  int __cil_tmp65 ;
  int __cil_tmp66 ;
  int __cil_tmp67 ;
  int __cil_tmp68 ;
  int __cil_tmp69 ;
  int __cil_tmp70 ;
  int __cil_tmp71 ;
  struct opregion_acpi *__cil_tmp72 ;
  int __cil_tmp73 ;
  int __cil_tmp74 ;
  u32 __cil_tmp75 ;
  struct opregion_acpi *__cil_tmp76 ;
  u32 __cil_tmp77 ;
  struct list_head *__cil_tmp78 ;
  struct drm_connector *__cil_tmp79 ;
  struct list_head *__cil_tmp80 ;
  unsigned long __cil_tmp81 ;
  struct list_head *__cil_tmp82 ;
  unsigned long __cil_tmp83 ;

  {
  __cil_tmp22 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp22;
  opregion = & dev_priv->opregion;
  acpi_video_bus = (struct acpi_device *)0;
  i = 0;
  __cil_tmp23 = dev->pdev;
  handle = __cil_tmp23->dev.archdata.acpi_handle;
  {
  __cil_tmp24 = (acpi_handle )0;
  __cil_tmp25 = (unsigned long )__cil_tmp24;
  __cil_tmp26 = (unsigned long )handle;
  if (__cil_tmp26 == __cil_tmp25) {
    return;
  } else {
    {
    tmp = acpi_bus_get_device(handle, & acpi_dev);
    }
    if (tmp != 0) {
      return;
    } else {

    }
  }
  }
  {
  tmp___1 = acpi_is_video_device(acpi_dev);
  }
  if (tmp___1 != 0L) {
    acpi_video_bus = acpi_dev;
  } else {
    __cil_tmp27 = acpi_dev->children.next;
    __mptr = (struct list_head const *)__cil_tmp27;
    __cil_tmp28 = (struct acpi_device *)__mptr;
    acpi_cdev = __cil_tmp28 + 1152921504606846936UL;
    goto ldv_40054;
    ldv_40053:
    {
    tmp___0 = acpi_is_video_device(acpi_cdev);
    }
    if (tmp___0 != 0L) {
      acpi_video_bus = acpi_cdev;
      goto ldv_40052;
    } else {

    }
    __cil_tmp29 = acpi_cdev->node.next;
    __mptr___0 = (struct list_head const *)__cil_tmp29;
    __cil_tmp30 = (struct acpi_device *)__mptr___0;
    acpi_cdev = __cil_tmp30 + 1152921504606846936UL;
    ldv_40054: ;
    {
    __cil_tmp31 = & acpi_dev->children;
    __cil_tmp32 = (unsigned long )__cil_tmp31;
    __cil_tmp33 = & acpi_cdev->node;
    __cil_tmp34 = (unsigned long )__cil_tmp33;
    if (__cil_tmp34 != __cil_tmp32) {
      goto ldv_40053;
    } else {
      goto ldv_40052;
    }
    }
    ldv_40052: ;
  }
  {
  __cil_tmp35 = (struct acpi_device *)0;
  __cil_tmp36 = (unsigned long )__cil_tmp35;
  __cil_tmp37 = (unsigned long )acpi_video_bus;
  if (__cil_tmp37 == __cil_tmp36) {
    {
    printk("<4>No ACPI video bus found\n");
    }
    return;
  } else {

  }
  }
  __cil_tmp38 = acpi_video_bus->children.next;
  __mptr___1 = (struct list_head const *)__cil_tmp38;
  __cil_tmp39 = (struct acpi_device *)__mptr___1;
  acpi_cdev = __cil_tmp39 + 1152921504606846936UL;
  goto ldv_40061;
  ldv_40060: ;
  if (i > 7) {
    {
    __cil_tmp40 = dev->pdev;
    __cil_tmp41 = & __cil_tmp40->dev;
    __cil_tmp42 = (struct device const *)__cil_tmp41;
    dev_printk("<3>", __cil_tmp42, "More than 8 outputs detected\n");
    }
    return;
  } else {

  }
  {
  __cil_tmp43 = acpi_cdev->handle;
  __cil_tmp44 = (char *)"_ADR";
  __cil_tmp45 = (struct acpi_object_list *)0;
  status = acpi_evaluate_integer(__cil_tmp43, __cil_tmp44, __cil_tmp45, & device_id);
  }
  if (status == 0U) {
    if (device_id == 0ULL) {
      goto blind_set;
    } else {

    }
    __cil_tmp46 = opregion->acpi;
    __cil_tmp47 = (unsigned int )device_id;
    __cil_tmp46->didl[i] = __cil_tmp47 & 3855U;
    i = i + 1;
  } else {

  }
  __cil_tmp48 = acpi_cdev->node.next;
  __mptr___2 = (struct list_head const *)__cil_tmp48;
  __cil_tmp49 = (struct acpi_device *)__mptr___2;
  acpi_cdev = __cil_tmp49 + 1152921504606846936UL;
  ldv_40061: ;
  {
  __cil_tmp50 = & acpi_video_bus->children;
  __cil_tmp51 = (unsigned long )__cil_tmp50;
  __cil_tmp52 = & acpi_cdev->node;
  __cil_tmp53 = (unsigned long )__cil_tmp52;
  if (__cil_tmp53 != __cil_tmp51) {
    goto ldv_40060;
  } else {
    goto ldv_40062;
  }
  }
  ldv_40062: ;
  end: ;
  if (i <= 7) {
    __cil_tmp54 = opregion->acpi;
    __cil_tmp54->didl[i] = 0U;
  } else {

  }
  return;
  blind_set:
  i = 0;
  __cil_tmp55 = dev->mode_config.connector_list.next;
  __mptr___3 = (struct list_head const *)__cil_tmp55;
  __cil_tmp56 = (struct drm_connector *)__mptr___3;
  connector = __cil_tmp56 + 1152921504606845848UL;
  goto ldv_40083;
  ldv_40082:
  output_type = 0;
  if (i > 7) {
    {
    __cil_tmp57 = dev->pdev;
    __cil_tmp58 = & __cil_tmp57->dev;
    __cil_tmp59 = (struct device const *)__cil_tmp58;
    dev_printk("<3>", __cil_tmp59, "More than 8 outputs detected\n");
    }
    return;
  } else {

  }
  {
  __cil_tmp60 = connector->connector_type;
  if (__cil_tmp60 == 1) {
    goto case_1;
  } else {
    {
    __cil_tmp61 = connector->connector_type;
    if (__cil_tmp61 == 4) {
      goto case_4;
    } else {
      {
      __cil_tmp62 = connector->connector_type;
      if (__cil_tmp62 == 5) {
        goto case_5;
      } else {
        {
        __cil_tmp63 = connector->connector_type;
        if (__cil_tmp63 == 6) {
          goto case_6;
        } else {
          {
          __cil_tmp64 = connector->connector_type;
          if (__cil_tmp64 == 8) {
            goto case_8;
          } else {
            {
            __cil_tmp65 = connector->connector_type;
            if (__cil_tmp65 == 9) {
              goto case_9;
            } else {
              {
              __cil_tmp66 = connector->connector_type;
              if (__cil_tmp66 == 2) {
                goto case_2;
              } else {
                {
                __cil_tmp67 = connector->connector_type;
                if (__cil_tmp67 == 3) {
                  goto case_3;
                } else {
                  {
                  __cil_tmp68 = connector->connector_type;
                  if (__cil_tmp68 == 10) {
                    goto case_10;
                  } else {
                    {
                    __cil_tmp69 = connector->connector_type;
                    if (__cil_tmp69 == 11) {
                      goto case_11;
                    } else {
                      {
                      __cil_tmp70 = connector->connector_type;
                      if (__cil_tmp70 == 12) {
                        goto case_12;
                      } else {
                        {
                        __cil_tmp71 = connector->connector_type;
                        if (__cil_tmp71 == 7) {
                          goto case_7;
                        } else
                        if (0) {
                          case_1: ;
                          case_4:
                          output_type = 256;
                          goto ldv_40071;
                          case_5: ;
                          case_6: ;
                          case_8: ;
                          case_9:
                          output_type = 512;
                          goto ldv_40071;
                          case_2: ;
                          case_3: ;
                          case_10: ;
                          case_11: ;
                          case_12:
                          output_type = 768;
                          goto ldv_40071;
                          case_7:
                          output_type = 1024;
                          goto ldv_40071;
                        } else {

                        }
                        }
                      }
                      }
                    }
                    }
                  }
                  }
                }
                }
              }
              }
            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
  ldv_40071:
  __cil_tmp72 = opregion->acpi;
  __cil_tmp73 = output_type | (-0x7FFFFFFF-1);
  __cil_tmp74 = __cil_tmp73 | i;
  __cil_tmp75 = (u32 )__cil_tmp74;
  __cil_tmp76 = opregion->acpi;
  __cil_tmp77 = __cil_tmp76->didl[i];
  __cil_tmp72->didl[i] = __cil_tmp77 | __cil_tmp75;
  i = i + 1;
  __cil_tmp78 = connector->head.next;
  __mptr___4 = (struct list_head const *)__cil_tmp78;
  __cil_tmp79 = (struct drm_connector *)__mptr___4;
  connector = __cil_tmp79 + 1152921504606845848UL;
  ldv_40083: ;
  {
  __cil_tmp80 = & dev->mode_config.connector_list;
  __cil_tmp81 = (unsigned long )__cil_tmp80;
  __cil_tmp82 = & connector->head;
  __cil_tmp83 = (unsigned long )__cil_tmp82;
  if (__cil_tmp83 != __cil_tmp81) {
    goto ldv_40082;
  } else {
    goto ldv_40084;
  }
  }
  ldv_40084: ;
  goto end;
}
}
void intel_opregion_init(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct intel_opregion *opregion ;
  int tmp ;
  void *__cil_tmp5 ;
  struct opregion_header *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  struct opregion_header *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  struct opregion_acpi *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  struct opregion_acpi *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  struct opregion_acpi *__cil_tmp14 ;
  struct opregion_acpi *__cil_tmp15 ;
  struct opregion_asle *__cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  struct opregion_asle *__cil_tmp18 ;
  unsigned long __cil_tmp19 ;

  {
  __cil_tmp5 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp5;
  opregion = & dev_priv->opregion;
  {
  __cil_tmp6 = (struct opregion_header *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = opregion->header;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  if (__cil_tmp9 == __cil_tmp7) {
    return;
  } else {

  }
  }
  {
  __cil_tmp10 = (struct opregion_acpi *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = opregion->acpi;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  if (__cil_tmp13 != __cil_tmp11) {
    {
    tmp = drm_core_check_feature(dev, 8192);
    }
    if (tmp != 0) {
      {
      intel_didl_outputs(dev);
      }
    } else {

    }
    {
    __cil_tmp14 = opregion->acpi;
    __cil_tmp14->csts = 0U;
    __cil_tmp15 = opregion->acpi;
    __cil_tmp15->drdy = 1U;
    system_opregion = opregion;
    register_acpi_notifier(& intel_opregion_notifier);
    }
  } else {

  }
  }
  {
  __cil_tmp16 = (struct opregion_asle *)0;
  __cil_tmp17 = (unsigned long )__cil_tmp16;
  __cil_tmp18 = opregion->asle;
  __cil_tmp19 = (unsigned long )__cil_tmp18;
  if (__cil_tmp19 != __cil_tmp17) {
    {
    intel_opregion_enable_asle(dev);
    }
  } else {

  }
  }
  return;
}
}
void intel_opregion_fini(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct intel_opregion *opregion ;
  void *__cil_tmp4 ;
  struct opregion_header *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  struct opregion_header *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  struct opregion_acpi *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  struct opregion_acpi *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  struct opregion_acpi *__cil_tmp13 ;
  struct opregion_header *__cil_tmp14 ;
  void volatile *__cil_tmp15 ;

  {
  __cil_tmp4 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp4;
  opregion = & dev_priv->opregion;
  {
  __cil_tmp5 = (struct opregion_header *)0;
  __cil_tmp6 = (unsigned long )__cil_tmp5;
  __cil_tmp7 = opregion->header;
  __cil_tmp8 = (unsigned long )__cil_tmp7;
  if (__cil_tmp8 == __cil_tmp6) {
    return;
  } else {

  }
  }
  {
  __cil_tmp9 = (struct opregion_acpi *)0;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = opregion->acpi;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  if (__cil_tmp12 != __cil_tmp10) {
    {
    __cil_tmp13 = opregion->acpi;
    __cil_tmp13->drdy = 0U;
    system_opregion = (struct intel_opregion *)0;
    unregister_acpi_notifier(& intel_opregion_notifier);
    }
  } else {

  }
  }
  {
  __cil_tmp14 = opregion->header;
  __cil_tmp15 = (void volatile *)__cil_tmp14;
  iounmap(__cil_tmp15);
  opregion->header = (struct opregion_header *)0;
  opregion->acpi = (struct opregion_acpi *)0;
  opregion->swsci = (struct opregion_swsci *)0;
  opregion->asle = (struct opregion_asle *)0;
  opregion->vbt = (void *)0;
  }
  return;
}
}
int intel_opregion_setup(struct drm_device *dev )
{ struct drm_i915_private *dev_priv ;
  struct intel_opregion *opregion ;
  void *base ;
  u32 asls ;
  u32 mboxes ;
  int err ;
  int tmp ;
  void *__cil_tmp9 ;
  struct pci_dev *__cil_tmp10 ;
  acpi_physical_address __cil_tmp11 ;
  void *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  void const *__cil_tmp15 ;
  void const *__cil_tmp16 ;
  u32 *__cil_tmp17 ;
  struct opregion_header *__cil_tmp18 ;
  int __cil_tmp19 ;
  struct opregion_acpi *__cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  struct opregion_swsci *__cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  struct opregion_asle *__cil_tmp24 ;
  void volatile *__cil_tmp25 ;

  {
  {
  __cil_tmp9 = dev->dev_private;
  dev_priv = (struct drm_i915_private *)__cil_tmp9;
  opregion = & dev_priv->opregion;
  err = 0;
  __cil_tmp10 = dev->pdev;
  pci_read_config_dword(__cil_tmp10, 252, & asls);
  drm_ut_debug_printk(2U, "drm", "intel_opregion_setup", "graphic opregion physical addr: 0x%x\n",
                      asls);
  }
  if (asls == 0U) {
    {
    drm_ut_debug_printk(2U, "drm", "intel_opregion_setup", "ACPI OpRegion not supported!\n");
    }
    return (-524);
  } else {

  }
  {
  __cil_tmp11 = (acpi_physical_address )asls;
  base = acpi_os_ioremap(__cil_tmp11, 8192ULL);
  }
  {
  __cil_tmp12 = (void *)0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = (unsigned long )base;
  if (__cil_tmp14 == __cil_tmp13) {
    return (-12);
  } else {

  }
  }
  {
  __cil_tmp15 = (void const *)base;
  __cil_tmp16 = (void const *)"IntelGraphicsMem";
  tmp = memcmp(__cil_tmp15, __cil_tmp16, 16UL);
  }
  if (tmp != 0) {
    {
    drm_ut_debug_printk(2U, "drm", "intel_opregion_setup", "opregion signature mismatch\n");
    err = -22;
    }
    goto err_out;
  } else {

  }
  opregion->header = (struct opregion_header *)base;
  opregion->vbt = base + 1024UL;
  __cil_tmp17 = (u32 *)base;
  opregion->lid_state = __cil_tmp17 + 428U;
  __cil_tmp18 = opregion->header;
  mboxes = __cil_tmp18->mboxes;
  {
  __cil_tmp19 = (int )mboxes;
  if (__cil_tmp19 & 1) {
    {
    drm_ut_debug_printk(2U, "drm", "intel_opregion_setup", "Public ACPI methods supported\n");
    __cil_tmp20 = (struct opregion_acpi *)base;
    opregion->acpi = __cil_tmp20 + 256U;
    }
  } else {

  }
  }
  {
  __cil_tmp21 = mboxes & 2U;
  if (__cil_tmp21 != 0U) {
    {
    drm_ut_debug_printk(2U, "drm", "intel_opregion_setup", "SWSCI supported\n");
    __cil_tmp22 = (struct opregion_swsci *)base;
    opregion->swsci = __cil_tmp22 + 512U;
    }
  } else {

  }
  }
  {
  __cil_tmp23 = mboxes & 4U;
  if (__cil_tmp23 != 0U) {
    {
    drm_ut_debug_printk(2U, "drm", "intel_opregion_setup", "ASLE supported\n");
    __cil_tmp24 = (struct opregion_asle *)base;
    opregion->asle = __cil_tmp24 + 768U;
    }
  } else {

  }
  }
  return (0);
  err_out:
  {
  __cil_tmp25 = (void volatile *)base;
  iounmap(__cil_tmp25);
  }
  return (err);
}
}
static struct ch7xxx_id_struct ch7xxx_ids[4U] = { {(uint8_t )131U, (char *)"CH7011"},
        {(uint8_t )132U, (char *)"CH7009A"},
        {(uint8_t )133U, (char *)"CH7009B"},
        {(uint8_t )149U, (char *)"CH7301"}};
static char *ch7xxx_get_id(uint8_t vid )
{ int i ;
  int __cil_tmp3 ;
  int __cil_tmp4 ;
  unsigned int __cil_tmp5 ;

  {
  i = 0;
  goto ldv_37325;
  ldv_37324: ;
  {
  __cil_tmp3 = (int )vid;
  __cil_tmp4 = (int )ch7xxx_ids[i].vid;
  if (__cil_tmp4 == __cil_tmp3) {
    return (ch7xxx_ids[i].name);
  } else {

  }
  }
  i = i + 1;
  ldv_37325: ;
  {
  __cil_tmp5 = (unsigned int )i;
  if (__cil_tmp5 <= 3U) {
    goto ldv_37324;
  } else {
    goto ldv_37326;
  }
  }
  ldv_37326: ;
  return ((char *)0);
}
}
static bool ch7xxx_readb(struct intel_dvo_device *dvo , int addr , uint8_t *ch )
{ struct ch7xxx_priv *ch7xxx ;
  struct i2c_adapter *adapter ;
  u8 out_buf[2U] ;
  u8 in_buf[2U] ;
  struct i2c_msg msgs[2U] ;
  int tmp ;
  void *__cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  struct i2c_msg *__cil_tmp13 ;
  bool __cil_tmp14 ;
  char (*__cil_tmp15)[48U] ;
  char *__cil_tmp16 ;
  int __cil_tmp17 ;

  {
  {
  __cil_tmp10 = dvo->dev_priv;
  ch7xxx = (struct ch7xxx_priv *)__cil_tmp10;
  adapter = dvo->i2c_bus;
  __cil_tmp11 = dvo->slave_addr;
  msgs[0].addr = (unsigned short )__cil_tmp11;
  msgs[0].flags = (__u16 )0U;
  msgs[0].len = (__u16 )1U;
  msgs[0].buf = (__u8 *)(& out_buf);
  __cil_tmp12 = dvo->slave_addr;
  msgs[1].addr = (unsigned short )__cil_tmp12;
  msgs[1].flags = (__u16 )1U;
  msgs[1].len = (__u16 )1U;
  msgs[1].buf = (__u8 *)(& in_buf);
  out_buf[0] = (u8 )addr;
  out_buf[1] = (u8 )0U;
  __cil_tmp13 = (struct i2c_msg *)(& msgs);
  tmp = i2c_transfer(adapter, __cil_tmp13, 2);
  }
  if (tmp == 2) {
    *ch = in_buf[0];
    return ((bool )1);
  } else {

  }
  {
  __cil_tmp14 = ch7xxx->quiet;
  if (! __cil_tmp14) {
    {
    __cil_tmp15 = & adapter->name;
    __cil_tmp16 = (char *)__cil_tmp15;
    __cil_tmp17 = dvo->slave_addr;
    drm_ut_debug_printk(4U, "drm", "ch7xxx_readb", "Unable to read register 0x%02x from %s:%02x.\n",
                        addr, __cil_tmp16, __cil_tmp17);
    }
  } else {

  }
  }
  return ((bool )0);
}
}
static bool ch7xxx_writeb(struct intel_dvo_device *dvo , int addr , uint8_t ch )
{ struct ch7xxx_priv *ch7xxx ;
  struct i2c_adapter *adapter ;
  uint8_t out_buf[2U] ;
  struct i2c_msg msg ;
  int tmp ;
  void *__cil_tmp9 ;
  int __cil_tmp10 ;
  bool __cil_tmp11 ;
  char (*__cil_tmp12)[48U] ;
  char *__cil_tmp13 ;
  int __cil_tmp14 ;

  {
  {
  __cil_tmp9 = dvo->dev_priv;
  ch7xxx = (struct ch7xxx_priv *)__cil_tmp9;
  adapter = dvo->i2c_bus;
  __cil_tmp10 = dvo->slave_addr;
  msg.addr = (unsigned short )__cil_tmp10;
  msg.flags = (__u16 )0U;
  msg.len = (__u16 )2U;
  msg.buf = (__u8 *)(& out_buf);
  out_buf[0] = (uint8_t )addr;
  out_buf[1] = ch;
  tmp = i2c_transfer(adapter, & msg, 1);
  }
  if (tmp == 1) {
    return ((bool )1);
  } else {

  }
  {
  __cil_tmp11 = ch7xxx->quiet;
  if (! __cil_tmp11) {
    {
    __cil_tmp12 = & adapter->name;
    __cil_tmp13 = (char *)__cil_tmp12;
    __cil_tmp14 = dvo->slave_addr;
    drm_ut_debug_printk(4U, "drm", "ch7xxx_writeb", "Unable to write register 0x%02x to %s:%d.\n",
                        addr, __cil_tmp13, __cil_tmp14);
    }
  } else {

  }
  }
  return ((bool )0);
}
}
static bool ch7xxx_init(struct intel_dvo_device *dvo , struct i2c_adapter *adapter )
{ struct ch7xxx_priv *ch7xxx ;
  uint8_t vendor ;
  uint8_t device ;
  char *name ;
  void *tmp ;
  bool tmp___0 ;
  int tmp___1 ;
  bool tmp___2 ;
  int tmp___3 ;
  struct ch7xxx_priv *__cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  unsigned long __cil_tmp14 ;
  int __cil_tmp15 ;
  uint8_t __cil_tmp16 ;
  char *__cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  int __cil_tmp20 ;
  char (*__cil_tmp21)[48U] ;
  char *__cil_tmp22 ;
  int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  int __cil_tmp25 ;
  char (*__cil_tmp26)[48U] ;
  char *__cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  void const *__cil_tmp31 ;

  {
  {
  tmp = kzalloc(1UL, 208U);
  ch7xxx = (struct ch7xxx_priv *)tmp;
  }
  {
  __cil_tmp12 = (struct ch7xxx_priv *)0;
  __cil_tmp13 = (unsigned long )__cil_tmp12;
  __cil_tmp14 = (unsigned long )ch7xxx;
  if (__cil_tmp14 == __cil_tmp13) {
    return ((bool )0);
  } else {

  }
  }
  {
  dvo->i2c_bus = adapter;
  dvo->dev_priv = (void *)ch7xxx;
  ch7xxx->quiet = (bool )1;
  tmp___0 = ch7xxx_readb(dvo, 74, & vendor);
  }
  if (tmp___0) {
    tmp___1 = 0;
  } else {
    tmp___1 = 1;
  }
  if (tmp___1) {
    goto out;
  } else {

  }
  {
  __cil_tmp15 = (int )vendor;
  __cil_tmp16 = (uint8_t )__cil_tmp15;
  name = ch7xxx_get_id(__cil_tmp16);
  }
  {
  __cil_tmp17 = (char *)0;
  __cil_tmp18 = (unsigned long )__cil_tmp17;
  __cil_tmp19 = (unsigned long )name;
  if (__cil_tmp19 == __cil_tmp18) {
    {
    __cil_tmp20 = (int )vendor;
    __cil_tmp21 = & adapter->name;
    __cil_tmp22 = (char *)__cil_tmp21;
    __cil_tmp23 = dvo->slave_addr;
    drm_ut_debug_printk(4U, "drm", "ch7xxx_init", "ch7xxx not detected; got 0x%02x from %s slave %d.\n",
                        __cil_tmp20, __cil_tmp22, __cil_tmp23);
    }
    goto out;
  } else {

  }
  }
  {
  tmp___2 = ch7xxx_readb(dvo, 75, & device);
  }
  if (tmp___2) {
    tmp___3 = 0;
  } else {
    tmp___3 = 1;
  }
  if (tmp___3) {
    goto out;
  } else {

  }
  {
  __cil_tmp24 = (unsigned int )device;
  if (__cil_tmp24 != 23U) {
    {
    __cil_tmp25 = (int )vendor;
    __cil_tmp26 = & adapter->name;
    __cil_tmp27 = (char *)__cil_tmp26;
    __cil_tmp28 = dvo->slave_addr;
    drm_ut_debug_printk(4U, "drm", "ch7xxx_init", "ch7xxx not detected; got 0x%02x from %s slave %d.\n",
                        __cil_tmp25, __cil_tmp27, __cil_tmp28);
    }
    goto out;
  } else {

  }
  }
  {
  ch7xxx->quiet = (bool )0;
  __cil_tmp29 = (int )vendor;
  __cil_tmp30 = (int )device;
  drm_ut_debug_printk(4U, "drm", "ch7xxx_init", "Detected %s chipset, vendor/device ID 0x%02x/0x%02x\n",
                      name, __cil_tmp29, __cil_tmp30);
  }
  return ((bool )1);
  out:
  {
  __cil_tmp31 = (void const *)ch7xxx;
  kfree(__cil_tmp31);
  }
  return ((bool )0);
}
}
static enum drm_connector_status ch7xxx_detect(struct intel_dvo_device *dvo )
{ uint8_t cdet ;
  uint8_t orig_pm ;
  uint8_t pm ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  int __cil_tmp9 ;
  uint8_t __cil_tmp10 ;
  int __cil_tmp11 ;
  uint8_t __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;

  {
  {
  ch7xxx_readb(dvo, 73, & orig_pm);
  pm = orig_pm;
  __cil_tmp5 = (unsigned int )pm;
  __cil_tmp6 = __cil_tmp5 & 254U;
  pm = (uint8_t )__cil_tmp6;
  __cil_tmp7 = (unsigned int )pm;
  __cil_tmp8 = __cil_tmp7 | 192U;
  pm = (uint8_t )__cil_tmp8;
  __cil_tmp9 = (int )pm;
  __cil_tmp10 = (uint8_t )__cil_tmp9;
  ch7xxx_writeb(dvo, 73, __cil_tmp10);
  ch7xxx_readb(dvo, 32, & cdet);
  __cil_tmp11 = (int )orig_pm;
  __cil_tmp12 = (uint8_t )__cil_tmp11;
  ch7xxx_writeb(dvo, 73, __cil_tmp12);
  }
  {
  __cil_tmp13 = (int )cdet;
  __cil_tmp14 = __cil_tmp13 & 32;
  if (__cil_tmp14 != 0) {
    return ((enum drm_connector_status )1);
  } else {

  }
  }
  return ((enum drm_connector_status )2);
}
}
static enum drm_mode_status ch7xxx_mode_valid(struct intel_dvo_device *dvo , struct drm_display_mode *mode )
{ int __cil_tmp3 ;

  {
  {
  __cil_tmp3 = mode->clock;
  if (__cil_tmp3 > 165000) {
    return ((enum drm_mode_status )15);
  } else {

  }
  }
  return ((enum drm_mode_status )0);
}
}
static void ch7xxx_mode_set(struct intel_dvo_device *dvo , struct drm_display_mode *mode ,
                            struct drm_display_mode *adjusted_mode )
{ uint8_t tvco ;
  uint8_t tpcp ;
  uint8_t tpd ;
  uint8_t tlpf ;
  uint8_t idf ;
  int __cil_tmp9 ;
  uint8_t __cil_tmp10 ;
  int __cil_tmp11 ;
  uint8_t __cil_tmp12 ;
  int __cil_tmp13 ;
  uint8_t __cil_tmp14 ;
  int __cil_tmp15 ;
  uint8_t __cil_tmp16 ;
  uint8_t __cil_tmp17 ;
  int __cil_tmp18 ;
  uint8_t __cil_tmp19 ;
  uint8_t __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  int __cil_tmp31 ;
  uint8_t __cil_tmp32 ;

  {
  {
  __cil_tmp9 = mode->clock;
  if (__cil_tmp9 <= 65000) {
    tvco = (uint8_t )35U;
    tpcp = (uint8_t )8U;
    tpd = (uint8_t )22U;
    tlpf = (uint8_t )96U;
  } else {
    tvco = (uint8_t )45U;
    tpcp = (uint8_t )6U;
    tpd = (uint8_t )38U;
    tlpf = (uint8_t )160U;
  }
  }
  {
  __cil_tmp10 = (uint8_t )0;
  ch7xxx_writeb(dvo, 49, __cil_tmp10);
  __cil_tmp11 = (int )tvco;
  __cil_tmp12 = (uint8_t )__cil_tmp11;
  ch7xxx_writeb(dvo, 50, __cil_tmp12);
  __cil_tmp13 = (int )tpcp;
  __cil_tmp14 = (uint8_t )__cil_tmp13;
  ch7xxx_writeb(dvo, 51, __cil_tmp14);
  __cil_tmp15 = (int )tpd;
  __cil_tmp16 = (uint8_t )__cil_tmp15;
  ch7xxx_writeb(dvo, 52, __cil_tmp16);
  __cil_tmp17 = (uint8_t )48;
  ch7xxx_writeb(dvo, 53, __cil_tmp17);
  __cil_tmp18 = (int )tlpf;
  __cil_tmp19 = (uint8_t )__cil_tmp18;
  ch7xxx_writeb(dvo, 54, __cil_tmp19);
  __cil_tmp20 = (uint8_t )0;
  ch7xxx_writeb(dvo, 55, __cil_tmp20);
  ch7xxx_readb(dvo, 31, & idf);
  __cil_tmp21 = (unsigned int )idf;
  __cil_tmp22 = __cil_tmp21 & 231U;
  idf = (uint8_t )__cil_tmp22;
  }
  {
  __cil_tmp23 = mode->flags;
  __cil_tmp24 = (int )__cil_tmp23;
  if (__cil_tmp24 & 1) {
    __cil_tmp25 = (unsigned int )idf;
    __cil_tmp26 = __cil_tmp25 | 8U;
    idf = (uint8_t )__cil_tmp26;
  } else {

  }
  }
  {
  __cil_tmp27 = mode->flags;
  __cil_tmp28 = __cil_tmp27 & 4U;
  if (__cil_tmp28 != 0U) {
    __cil_tmp29 = (unsigned int )idf;
    __cil_tmp30 = __cil_tmp29 | 8U;
    idf = (uint8_t )__cil_tmp30;
  } else {

  }
  }
  {
  __cil_tmp31 = (int )idf;
  __cil_tmp32 = (uint8_t )__cil_tmp31;
  ch7xxx_writeb(dvo, 31, __cil_tmp32);
  }
  return;
}
}
static void ch7xxx_dpms(struct intel_dvo_device *dvo , int mode )
{ uint8_t __cil_tmp3 ;
  uint8_t __cil_tmp4 ;

  {
  if (mode == 0) {
    {
    __cil_tmp3 = (uint8_t )192;
    ch7xxx_writeb(dvo, 73, __cil_tmp3);
    }
  } else {
    {
    __cil_tmp4 = (uint8_t )1;
    ch7xxx_writeb(dvo, 73, __cil_tmp4);
    }
  }
  return;
}
}
static void ch7xxx_dump_regs(struct intel_dvo_device *dvo )
{ int i ;
  uint8_t val ;
  unsigned int __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  char const *__cil_tmp6 ;
  char const *__cil_tmp7 ;
  char const *__cil_tmp8 ;
  char const *__cil_tmp9 ;
  int __cil_tmp10 ;

  {
  i = 0;
  goto ldv_37388;
  ldv_37387: ;
  {
  __cil_tmp4 = (unsigned int )i;
  __cil_tmp5 = __cil_tmp4 & 7U;
  if (__cil_tmp5 == 0U) {
    {
    __cil_tmp6 = (char const *)0;
    __cil_tmp7 = (char const *)0;
    drm_ut_debug_printk(4U, __cil_tmp6, __cil_tmp7, "\n %02X: ", i);
    }
  } else {

  }
  }
  {
  ch7xxx_readb(dvo, i, & val);
  __cil_tmp8 = (char const *)0;
  __cil_tmp9 = (char const *)0;
  __cil_tmp10 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp8, __cil_tmp9, "%02X ", __cil_tmp10);
  i = i + 1;
  }
  ldv_37388: ;
  if (i <= 75) {
    goto ldv_37387;
  } else {
    goto ldv_37389;
  }
  ldv_37389: ;
  return;
}
}
static void ch7xxx_destroy(struct intel_dvo_device *dvo )
{ struct ch7xxx_priv *ch7xxx ;
  void *__cil_tmp3 ;
  struct ch7xxx_priv *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  void const *__cil_tmp7 ;

  {
  __cil_tmp3 = dvo->dev_priv;
  ch7xxx = (struct ch7xxx_priv *)__cil_tmp3;
  {
  __cil_tmp4 = (struct ch7xxx_priv *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = (unsigned long )ch7xxx;
  if (__cil_tmp6 != __cil_tmp5) {
    {
    __cil_tmp7 = (void const *)ch7xxx;
    kfree(__cil_tmp7);
    dvo->dev_priv = (void *)0;
    }
  } else {

  }
  }
  return;
}
}
struct intel_dvo_dev_ops ch7xxx_ops =
     {& ch7xxx_init, (void (*)(struct intel_dvo_device * ))0, & ch7xxx_dpms, (int (*)(struct intel_dvo_device * ,
                                                                                    struct drm_display_mode * ))(& ch7xxx_mode_valid),
    (bool (*)(struct intel_dvo_device * , struct drm_display_mode * , struct drm_display_mode * ))0,
    (void (*)(struct intel_dvo_device * ))0, (void (*)(struct intel_dvo_device * ))0,
    & ch7xxx_mode_set, & ch7xxx_detect, (struct drm_display_mode *(*)(struct intel_dvo_device * ))0,
    & ch7xxx_destroy, & ch7xxx_dump_regs};
static void ch7017_dump_regs(struct intel_dvo_device *dvo ) ;
static void ch7017_dpms(struct intel_dvo_device *dvo , int mode ) ;
static bool ch7017_read(struct intel_dvo_device *dvo , u8 addr , u8 *val )
{ struct i2c_msg msgs[2U] ;
  int tmp ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  struct i2c_adapter *__cil_tmp8 ;
  struct i2c_msg *__cil_tmp9 ;
  int __cil_tmp10 ;

  {
  {
  __cil_tmp6 = dvo->slave_addr;
  msgs[0].addr = (unsigned short )__cil_tmp6;
  msgs[0].flags = (__u16 )0U;
  msgs[0].len = (__u16 )1U;
  msgs[0].buf = & addr;
  __cil_tmp7 = dvo->slave_addr;
  msgs[1].addr = (unsigned short )__cil_tmp7;
  msgs[1].flags = (__u16 )1U;
  msgs[1].len = (__u16 )1U;
  msgs[1].buf = val;
  __cil_tmp8 = dvo->i2c_bus;
  __cil_tmp9 = (struct i2c_msg *)(& msgs);
  tmp = i2c_transfer(__cil_tmp8, __cil_tmp9, 2);
  }
  {
  __cil_tmp10 = tmp == 2;
  return ((bool )__cil_tmp10);
  }
}
}
static bool ch7017_write(struct intel_dvo_device *dvo , u8 addr , u8 val )
{ uint8_t buf[2U] ;
  struct i2c_msg msg ;
  int tmp ;
  int __cil_tmp7 ;
  struct i2c_adapter *__cil_tmp8 ;
  int __cil_tmp9 ;

  {
  {
  buf[0] = addr;
  buf[1] = val;
  __cil_tmp7 = dvo->slave_addr;
  msg.addr = (unsigned short )__cil_tmp7;
  msg.flags = (__u16 )0U;
  msg.len = (__u16 )2U;
  msg.buf = (__u8 *)(& buf);
  __cil_tmp8 = dvo->i2c_bus;
  tmp = i2c_transfer(__cil_tmp8, & msg, 1);
  }
  {
  __cil_tmp9 = tmp == 1;
  return ((bool )__cil_tmp9);
  }
}
}
static bool ch7017_init(struct intel_dvo_device *dvo , struct i2c_adapter *adapter )
{ struct ch7017_priv *priv ;
  char const *str ;
  u8 val ;
  void *tmp ;
  bool tmp___0 ;
  int tmp___1 ;
  struct ch7017_priv *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  u8 __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  char (*__cil_tmp17)[48U] ;
  char *__cil_tmp18 ;
  int __cil_tmp19 ;
  char (*__cil_tmp20)[48U] ;
  char *__cil_tmp21 ;
  int __cil_tmp22 ;
  void const *__cil_tmp23 ;

  {
  {
  tmp = kzalloc(1UL, 208U);
  priv = (struct ch7017_priv *)tmp;
  }
  {
  __cil_tmp9 = (struct ch7017_priv *)0;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = (unsigned long )priv;
  if (__cil_tmp11 == __cil_tmp10) {
    return ((bool )0);
  } else {

  }
  }
  {
  dvo->i2c_bus = adapter;
  dvo->dev_priv = (void *)priv;
  __cil_tmp12 = (u8 )75;
  tmp___0 = ch7017_read(dvo, __cil_tmp12, & val);
  }
  if (tmp___0) {
    tmp___1 = 0;
  } else {
    tmp___1 = 1;
  }
  if (tmp___1) {
    goto fail;
  } else {

  }
  {
  __cil_tmp13 = (int )val;
  if (__cil_tmp13 == 27) {
    goto case_27;
  } else {
    {
    __cil_tmp14 = (int )val;
    if (__cil_tmp14 == 26) {
      goto case_26;
    } else {
      {
      __cil_tmp15 = (int )val;
      if (__cil_tmp15 == 25) {
        goto case_25;
      } else {
        goto switch_default;
        if (0) {
          case_27:
          str = "ch7017";
          goto ldv_37341;
          case_26:
          str = "ch7018";
          goto ldv_37341;
          case_25:
          str = "ch7019";
          goto ldv_37341;
          switch_default:
          {
          __cil_tmp16 = (int )val;
          __cil_tmp17 = & adapter->name;
          __cil_tmp18 = (char *)__cil_tmp17;
          __cil_tmp19 = dvo->slave_addr;
          drm_ut_debug_printk(4U, "drm", "ch7017_init", "ch701x not detected, got %d: from %s slave %d.\n",
                              __cil_tmp16, __cil_tmp18, __cil_tmp19);
          }
          goto fail;
        } else {

        }
      }
      }
    }
    }
  }
  }
  ldv_37341:
  {
  __cil_tmp20 = & adapter->name;
  __cil_tmp21 = (char *)__cil_tmp20;
  __cil_tmp22 = dvo->slave_addr;
  drm_ut_debug_printk(4U, "drm", "ch7017_init", "%s detected on %s, addr %d\n", str,
                      __cil_tmp21, __cil_tmp22);
  }
  return ((bool )1);
  fail:
  {
  __cil_tmp23 = (void const *)priv;
  kfree(__cil_tmp23);
  }
  return ((bool )0);
}
}
static enum drm_connector_status ch7017_detect(struct intel_dvo_device *dvo )
{

  {
  return ((enum drm_connector_status )1);
}
}
static enum drm_mode_status ch7017_mode_valid(struct intel_dvo_device *dvo , struct drm_display_mode *mode )
{ int __cil_tmp3 ;

  {
  {
  __cil_tmp3 = mode->clock;
  if (__cil_tmp3 > 160000) {
    return ((enum drm_mode_status )15);
  } else {

  }
  }
  return ((enum drm_mode_status )0);
}
}
static void ch7017_mode_set(struct intel_dvo_device *dvo , struct drm_display_mode *mode ,
                            struct drm_display_mode *adjusted_mode )
{ uint8_t lvds_pll_feedback_div ;
  uint8_t lvds_pll_vco_control ;
  uint8_t outputs_enable ;
  uint8_t lvds_control_2 ;
  uint8_t lvds_power_down ;
  uint8_t horizontal_active_pixel_input ;
  uint8_t horizontal_active_pixel_output ;
  uint8_t vertical_active_line_output ;
  uint8_t active_input_line_output ;
  int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  signed char __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  signed char __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  int __cil_tmp33 ;
  signed char __cil_tmp34 ;
  int __cil_tmp35 ;
  int __cil_tmp36 ;
  u8 __cil_tmp37 ;
  int __cil_tmp38 ;
  u8 __cil_tmp39 ;
  u8 __cil_tmp40 ;
  int __cil_tmp41 ;
  u8 __cil_tmp42 ;
  u8 __cil_tmp43 ;
  int __cil_tmp44 ;
  u8 __cil_tmp45 ;
  u8 __cil_tmp46 ;
  int __cil_tmp47 ;
  u8 __cil_tmp48 ;
  u8 __cil_tmp49 ;
  int __cil_tmp50 ;
  u8 __cil_tmp51 ;
  u8 __cil_tmp52 ;
  int __cil_tmp53 ;
  u8 __cil_tmp54 ;
  u8 __cil_tmp55 ;
  int __cil_tmp56 ;
  u8 __cil_tmp57 ;
  u8 __cil_tmp58 ;
  int __cil_tmp59 ;
  u8 __cil_tmp60 ;
  u8 __cil_tmp61 ;
  int __cil_tmp62 ;
  u8 __cil_tmp63 ;

  {
  {
  drm_ut_debug_printk(4U, "drm", "ch7017_mode_set", "Registers before mode setting\n");
  ch7017_dump_regs(dvo);
  }
  {
  __cil_tmp13 = mode->clock;
  if (__cil_tmp13 <= 99999) {
    outputs_enable = (uint8_t )8U;
    lvds_pll_feedback_div = (uint8_t )173U;
    lvds_pll_vco_control = (uint8_t )163U;
    lvds_control_2 = (uint8_t )32U;
  } else {
    outputs_enable = (uint8_t )11U;
    lvds_pll_feedback_div = (uint8_t )163U;
    lvds_pll_feedback_div = (uint8_t )35U;
    lvds_control_2 = (uint8_t )96U;
    __cil_tmp14 = (unsigned int )outputs_enable;
    __cil_tmp15 = __cil_tmp14 | 16U;
    outputs_enable = (uint8_t )__cil_tmp15;
    lvds_pll_vco_control = (uint8_t )173U;
  }
  }
  {
  __cil_tmp16 = mode->hdisplay;
  horizontal_active_pixel_input = (uint8_t )__cil_tmp16;
  __cil_tmp17 = mode->vdisplay;
  vertical_active_line_output = (uint8_t )__cil_tmp17;
  __cil_tmp18 = mode->hdisplay;
  horizontal_active_pixel_output = (uint8_t )__cil_tmp18;
  __cil_tmp19 = mode->vdisplay;
  __cil_tmp20 = __cil_tmp19 & 1792;
  __cil_tmp21 = __cil_tmp20 >> 8;
  __cil_tmp22 = __cil_tmp21 << 3;
  __cil_tmp23 = (signed char )__cil_tmp22;
  __cil_tmp24 = (int )__cil_tmp23;
  __cil_tmp25 = mode->hdisplay;
  __cil_tmp26 = __cil_tmp25 & 1792;
  __cil_tmp27 = __cil_tmp26 >> 8;
  __cil_tmp28 = (signed char )__cil_tmp27;
  __cil_tmp29 = (int )__cil_tmp28;
  __cil_tmp30 = __cil_tmp29 | __cil_tmp24;
  active_input_line_output = (uint8_t )__cil_tmp30;
  __cil_tmp31 = mode->hdisplay;
  __cil_tmp32 = __cil_tmp31 & 1792;
  __cil_tmp33 = __cil_tmp32 >> 8;
  __cil_tmp34 = (signed char )__cil_tmp33;
  __cil_tmp35 = (int )__cil_tmp34;
  __cil_tmp36 = __cil_tmp35 | 8;
  lvds_power_down = (uint8_t )__cil_tmp36;
  ch7017_dpms(dvo, 3);
  __cil_tmp37 = (u8 )95;
  __cil_tmp38 = (int )horizontal_active_pixel_input;
  __cil_tmp39 = (u8 )__cil_tmp38;
  ch7017_write(dvo, __cil_tmp37, __cil_tmp39);
  __cil_tmp40 = (u8 )98;
  __cil_tmp41 = (int )horizontal_active_pixel_output;
  __cil_tmp42 = (u8 )__cil_tmp41;
  ch7017_write(dvo, __cil_tmp40, __cil_tmp42);
  __cil_tmp43 = (u8 )97;
  __cil_tmp44 = (int )vertical_active_line_output;
  __cil_tmp45 = (u8 )__cil_tmp44;
  ch7017_write(dvo, __cil_tmp43, __cil_tmp45);
  __cil_tmp46 = (u8 )96;
  __cil_tmp47 = (int )active_input_line_output;
  __cil_tmp48 = (u8 )__cil_tmp47;
  ch7017_write(dvo, __cil_tmp46, __cil_tmp48);
  __cil_tmp49 = (u8 )114;
  __cil_tmp50 = (int )lvds_pll_vco_control;
  __cil_tmp51 = (u8 )__cil_tmp50;
  ch7017_write(dvo, __cil_tmp49, __cil_tmp51);
  __cil_tmp52 = (u8 )113;
  __cil_tmp53 = (int )lvds_pll_feedback_div;
  __cil_tmp54 = (u8 )__cil_tmp53;
  ch7017_write(dvo, __cil_tmp52, __cil_tmp54);
  __cil_tmp55 = (u8 )120;
  __cil_tmp56 = (int )lvds_control_2;
  __cil_tmp57 = (u8 )__cil_tmp56;
  ch7017_write(dvo, __cil_tmp55, __cil_tmp57);
  __cil_tmp58 = (u8 )115;
  __cil_tmp59 = (int )outputs_enable;
  __cil_tmp60 = (u8 )__cil_tmp59;
  ch7017_write(dvo, __cil_tmp58, __cil_tmp60);
  __cil_tmp61 = (u8 )99;
  __cil_tmp62 = (int )lvds_power_down;
  __cil_tmp63 = (u8 )__cil_tmp62;
  ch7017_write(dvo, __cil_tmp61, __cil_tmp63);
  drm_ut_debug_printk(4U, "drm", "ch7017_mode_set", "Registers after mode setting\n");
  ch7017_dump_regs(dvo);
  }
  return;
}
}
static void ch7017_dpms(struct intel_dvo_device *dvo , int mode )
{ uint8_t val ;
  u8 __cil_tmp4 ;
  u8 __cil_tmp5 ;
  u8 __cil_tmp6 ;
  u8 __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  u8 __cil_tmp10 ;
  u8 __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  int __cil_tmp14 ;
  u8 __cil_tmp15 ;

  {
  {
  __cil_tmp4 = (u8 )99;
  ch7017_read(dvo, __cil_tmp4, & val);
  __cil_tmp5 = (u8 )73;
  __cil_tmp6 = (u8 )62;
  ch7017_write(dvo, __cil_tmp5, __cil_tmp6);
  }
  if (mode == 0) {
    {
    __cil_tmp7 = (u8 )99;
    __cil_tmp8 = (int )val;
    __cil_tmp9 = __cil_tmp8 & 191;
    __cil_tmp10 = (u8 )__cil_tmp9;
    ch7017_write(dvo, __cil_tmp7, __cil_tmp10);
    }
  } else {
    {
    __cil_tmp11 = (u8 )99;
    __cil_tmp12 = (unsigned int )val;
    __cil_tmp13 = __cil_tmp12 | 64U;
    __cil_tmp14 = (int )__cil_tmp13;
    __cil_tmp15 = (u8 )__cil_tmp14;
    ch7017_write(dvo, __cil_tmp11, __cil_tmp15);
    }
  }
  {
  msleep(20U);
  }
  return;
}
}
static void ch7017_dump_regs(struct intel_dvo_device *dvo )
{ uint8_t val ;
  u8 __cil_tmp3 ;
  int __cil_tmp4 ;
  u8 __cil_tmp5 ;
  int __cil_tmp6 ;
  u8 __cil_tmp7 ;
  int __cil_tmp8 ;
  u8 __cil_tmp9 ;
  int __cil_tmp10 ;
  u8 __cil_tmp11 ;
  int __cil_tmp12 ;
  u8 __cil_tmp13 ;
  int __cil_tmp14 ;
  u8 __cil_tmp15 ;
  int __cil_tmp16 ;
  u8 __cil_tmp17 ;
  int __cil_tmp18 ;
  u8 __cil_tmp19 ;
  int __cil_tmp20 ;

  {
  {
  __cil_tmp3 = (u8 )95;
  ch7017_read(dvo, __cil_tmp3, & val);
  __cil_tmp4 = (int )val;
  drm_ut_debug_printk(4U, "drm", "ch7017_dump_regs", "CH7017_HORIZONTAL_ACTIVE_PIXEL_INPUT: %02x\n",
                      __cil_tmp4);
  __cil_tmp5 = (u8 )98;
  ch7017_read(dvo, __cil_tmp5, & val);
  __cil_tmp6 = (int )val;
  drm_ut_debug_printk(4U, "drm", "ch7017_dump_regs", "CH7017_HORIZONTAL_ACTIVE_PIXEL_OUTPUT: %02x\n",
                      __cil_tmp6);
  __cil_tmp7 = (u8 )97;
  ch7017_read(dvo, __cil_tmp7, & val);
  __cil_tmp8 = (int )val;
  drm_ut_debug_printk(4U, "drm", "ch7017_dump_regs", "CH7017_VERTICAL_ACTIVE_LINE_OUTPUT: %02x\n",
                      __cil_tmp8);
  __cil_tmp9 = (u8 )96;
  ch7017_read(dvo, __cil_tmp9, & val);
  __cil_tmp10 = (int )val;
  drm_ut_debug_printk(4U, "drm", "ch7017_dump_regs", "CH7017_ACTIVE_INPUT_LINE_OUTPUT: %02x\n",
                      __cil_tmp10);
  __cil_tmp11 = (u8 )114;
  ch7017_read(dvo, __cil_tmp11, & val);
  __cil_tmp12 = (int )val;
  drm_ut_debug_printk(4U, "drm", "ch7017_dump_regs", "CH7017_LVDS_PLL_VCO_CONTROL: %02x\n",
                      __cil_tmp12);
  __cil_tmp13 = (u8 )113;
  ch7017_read(dvo, __cil_tmp13, & val);
  __cil_tmp14 = (int )val;
  drm_ut_debug_printk(4U, "drm", "ch7017_dump_regs", "CH7017_LVDS_PLL_FEEDBACK_DIV: %02x\n",
                      __cil_tmp14);
  __cil_tmp15 = (u8 )120;
  ch7017_read(dvo, __cil_tmp15, & val);
  __cil_tmp16 = (int )val;
  drm_ut_debug_printk(4U, "drm", "ch7017_dump_regs", "CH7017_LVDS_CONTROL_2: %02x\n",
                      __cil_tmp16);
  __cil_tmp17 = (u8 )115;
  ch7017_read(dvo, __cil_tmp17, & val);
  __cil_tmp18 = (int )val;
  drm_ut_debug_printk(4U, "drm", "ch7017_dump_regs", "CH7017_OUTPUTS_ENABLE: %02x\n",
                      __cil_tmp18);
  __cil_tmp19 = (u8 )99;
  ch7017_read(dvo, __cil_tmp19, & val);
  __cil_tmp20 = (int )val;
  drm_ut_debug_printk(4U, "drm", "ch7017_dump_regs", "CH7017_LVDS_POWER_DOWN: %02x\n",
                      __cil_tmp20);
  }
  return;
}
}
static void ch7017_destroy(struct intel_dvo_device *dvo )
{ struct ch7017_priv *priv ;
  void *__cil_tmp3 ;
  struct ch7017_priv *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  void const *__cil_tmp7 ;

  {
  __cil_tmp3 = dvo->dev_priv;
  priv = (struct ch7017_priv *)__cil_tmp3;
  {
  __cil_tmp4 = (struct ch7017_priv *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = (unsigned long )priv;
  if (__cil_tmp6 != __cil_tmp5) {
    {
    __cil_tmp7 = (void const *)priv;
    kfree(__cil_tmp7);
    dvo->dev_priv = (void *)0;
    }
  } else {

  }
  }
  return;
}
}
struct intel_dvo_dev_ops ch7017_ops =
     {& ch7017_init, (void (*)(struct intel_dvo_device * ))0, & ch7017_dpms, (int (*)(struct intel_dvo_device * ,
                                                                                    struct drm_display_mode * ))(& ch7017_mode_valid),
    (bool (*)(struct intel_dvo_device * , struct drm_display_mode * , struct drm_display_mode * ))0,
    (void (*)(struct intel_dvo_device * ))0, (void (*)(struct intel_dvo_device * ))0,
    & ch7017_mode_set, & ch7017_detect, (struct drm_display_mode *(*)(struct intel_dvo_device * ))0,
    & ch7017_destroy, & ch7017_dump_regs};
static void ivch_dump_regs(struct intel_dvo_device *dvo ) ;
static bool ivch_read(struct intel_dvo_device *dvo , int addr , uint16_t *data )
{ struct ivch_priv *priv ;
  struct i2c_adapter *adapter ;
  u8 out_buf[1U] ;
  u8 in_buf[2U] ;
  struct i2c_msg msgs[3U] ;
  int tmp ;
  void *__cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  struct i2c_msg *__cil_tmp13 ;
  short __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  short __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  bool __cil_tmp21 ;
  char (*__cil_tmp22)[48U] ;
  char *__cil_tmp23 ;
  int __cil_tmp24 ;

  {
  {
  __cil_tmp10 = dvo->dev_priv;
  priv = (struct ivch_priv *)__cil_tmp10;
  adapter = dvo->i2c_bus;
  __cil_tmp11 = dvo->slave_addr;
  msgs[0].addr = (unsigned short )__cil_tmp11;
  msgs[0].flags = (__u16 )1U;
  msgs[0].len = (__u16 )0U;
  msgs[0].buf = (__u8 *)0;
  msgs[1].addr = (__u16 )0U;
  msgs[1].flags = (__u16 )16384U;
  msgs[1].len = (__u16 )1U;
  msgs[1].buf = (__u8 *)(& out_buf);
  __cil_tmp12 = dvo->slave_addr;
  msgs[2].addr = (unsigned short )__cil_tmp12;
  msgs[2].flags = (__u16 )16385U;
  msgs[2].len = (__u16 )2U;
  msgs[2].buf = (__u8 *)(& in_buf);
  out_buf[0] = (u8 )addr;
  __cil_tmp13 = (struct i2c_msg *)(& msgs);
  tmp = i2c_transfer(adapter, __cil_tmp13, 3);
  }
  if (tmp == 3) {
    __cil_tmp14 = (short )in_buf[0];
    __cil_tmp15 = (int )__cil_tmp14;
    __cil_tmp16 = (int )in_buf[1];
    __cil_tmp17 = __cil_tmp16 << 8;
    __cil_tmp18 = (short )__cil_tmp17;
    __cil_tmp19 = (int )__cil_tmp18;
    __cil_tmp20 = __cil_tmp19 | __cil_tmp15;
    *data = (uint16_t )__cil_tmp20;
    return ((bool )1);
  } else {

  }
  {
  __cil_tmp21 = priv->quiet;
  if (! __cil_tmp21) {
    {
    __cil_tmp22 = & adapter->name;
    __cil_tmp23 = (char *)__cil_tmp22;
    __cil_tmp24 = dvo->slave_addr;
    drm_ut_debug_printk(4U, "drm", "ivch_read", "Unable to read register 0x%02x from %s:%02x.\n",
                        addr, __cil_tmp23, __cil_tmp24);
    }
  } else {

  }
  }
  return ((bool )0);
}
}
static bool ivch_write(struct intel_dvo_device *dvo , int addr , uint16_t data )
{ struct ivch_priv *priv ;
  struct i2c_adapter *adapter ;
  u8 out_buf[3U] ;
  struct i2c_msg msg ;
  int tmp ;
  void *__cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  bool __cil_tmp13 ;
  char (*__cil_tmp14)[48U] ;
  char *__cil_tmp15 ;
  int __cil_tmp16 ;

  {
  {
  __cil_tmp9 = dvo->dev_priv;
  priv = (struct ivch_priv *)__cil_tmp9;
  adapter = dvo->i2c_bus;
  __cil_tmp10 = dvo->slave_addr;
  msg.addr = (unsigned short )__cil_tmp10;
  msg.flags = (__u16 )0U;
  msg.len = (__u16 )3U;
  msg.buf = (__u8 *)(& out_buf);
  out_buf[0] = (u8 )addr;
  out_buf[1] = (u8 )data;
  __cil_tmp11 = (int )data;
  __cil_tmp12 = __cil_tmp11 >> 8;
  out_buf[2] = (u8 )__cil_tmp12;
  tmp = i2c_transfer(adapter, & msg, 1);
  }
  if (tmp == 1) {
    return ((bool )1);
  } else {

  }
  {
  __cil_tmp13 = priv->quiet;
  if (! __cil_tmp13) {
    {
    __cil_tmp14 = & adapter->name;
    __cil_tmp15 = (char *)__cil_tmp14;
    __cil_tmp16 = dvo->slave_addr;
    drm_ut_debug_printk(4U, "drm", "ivch_write", "Unable to write register 0x%02x to %s:%d.\n",
                        addr, __cil_tmp15, __cil_tmp16);
    }
  } else {

  }
  }
  return ((bool )0);
}
}
static bool ivch_init(struct intel_dvo_device *dvo , struct i2c_adapter *adapter )
{ struct ivch_priv *priv ;
  uint16_t temp ;
  void *tmp ;
  bool tmp___0 ;
  int tmp___1 ;
  struct ivch_priv *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  uint16_t *__cil_tmp17 ;
  uint16_t *__cil_tmp18 ;
  void const *__cil_tmp19 ;

  {
  {
  tmp = kzalloc(6UL, 208U);
  priv = (struct ivch_priv *)tmp;
  }
  {
  __cil_tmp8 = (struct ivch_priv *)0;
  __cil_tmp9 = (unsigned long )__cil_tmp8;
  __cil_tmp10 = (unsigned long )priv;
  if (__cil_tmp10 == __cil_tmp9) {
    return ((bool )0);
  } else {

  }
  }
  {
  dvo->i2c_bus = adapter;
  dvo->dev_priv = (void *)priv;
  priv->quiet = (bool )1;
  tmp___0 = ivch_read(dvo, 0, & temp);
  }
  if (tmp___0) {
    tmp___1 = 0;
  } else {
    tmp___1 = 1;
  }
  if (tmp___1) {
    goto out;
  } else {

  }
  priv->quiet = (bool )0;
  {
  __cil_tmp11 = dvo->slave_addr;
  __cil_tmp12 = (int )temp;
  __cil_tmp13 = __cil_tmp12 & 127;
  if (__cil_tmp13 != __cil_tmp11) {
    {
    __cil_tmp14 = (int )temp;
    __cil_tmp15 = __cil_tmp14 & 127;
    __cil_tmp16 = dvo->slave_addr;
    drm_ut_debug_printk(4U, "drm", "ivch_init", "ivch detect failed due to address mismatch (%d vs %d)\n",
                        __cil_tmp15, __cil_tmp16);
    }
    goto out;
  } else {

  }
  }
  {
  __cil_tmp17 = & priv->width;
  ivch_read(dvo, 32, __cil_tmp17);
  __cil_tmp18 = & priv->height;
  ivch_read(dvo, 32, __cil_tmp18);
  }
  return ((bool )1);
  out:
  {
  __cil_tmp19 = (void const *)priv;
  kfree(__cil_tmp19);
  }
  return ((bool )0);
}
}
static enum drm_connector_status ivch_detect(struct intel_dvo_device *dvo )
{

  {
  return ((enum drm_connector_status )1);
}
}
static enum drm_mode_status ivch_mode_valid(struct intel_dvo_device *dvo , struct drm_display_mode *mode )
{ int __cil_tmp3 ;

  {
  {
  __cil_tmp3 = mode->clock;
  if (__cil_tmp3 > 112000) {
    return ((enum drm_mode_status )15);
  } else {

  }
  }
  return ((enum drm_mode_status )0);
}
}
static void ivch_dpms(struct intel_dvo_device *dvo , int mode )
{ int i ;
  uint16_t vr01 ;
  uint16_t vr30 ;
  uint16_t backlight ;
  bool tmp ;
  int tmp___0 ;
  bool tmp___1 ;
  int tmp___2 ;
  int __cil_tmp11 ;
  uint16_t __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  int __cil_tmp17 ;
  uint16_t __cil_tmp18 ;
  int __cil_tmp19 ;
  short __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;

  {
  {
  tmp = ivch_read(dvo, 1, & vr01);
  }
  if (tmp) {
    tmp___0 = 0;
  } else {
    tmp___0 = 1;
  }
  if (tmp___0) {
    return;
  } else {

  }
  if (mode == 0) {
    backlight = (uint16_t )1U;
  } else {
    backlight = (uint16_t )0U;
  }
  {
  __cil_tmp11 = (int )backlight;
  __cil_tmp12 = (uint16_t )__cil_tmp11;
  ivch_write(dvo, 128, __cil_tmp12);
  }
  if (mode == 0) {
    __cil_tmp13 = (unsigned int )vr01;
    __cil_tmp14 = __cil_tmp13 | 5U;
    vr01 = (uint16_t )__cil_tmp14;
  } else {
    __cil_tmp15 = (unsigned int )vr01;
    __cil_tmp16 = __cil_tmp15 & 65530U;
    vr01 = (uint16_t )__cil_tmp16;
  }
  {
  __cil_tmp17 = (int )vr01;
  __cil_tmp18 = (uint16_t )__cil_tmp17;
  ivch_write(dvo, 1, __cil_tmp18);
  i = 0;
  }
  goto ldv_37364;
  ldv_37363:
  {
  tmp___1 = ivch_read(dvo, 48, & vr30);
  }
  if (tmp___1) {
    tmp___2 = 0;
  } else {
    tmp___2 = 1;
  }
  if (tmp___2) {
    goto ldv_37362;
  } else {

  }
  {
  __cil_tmp19 = mode == 0;
  __cil_tmp20 = (short )vr30;
  __cil_tmp21 = (int )__cil_tmp20;
  __cil_tmp22 = __cil_tmp21 >= 0;
  if (__cil_tmp22 ^ __cil_tmp19) {
    goto ldv_37362;
  } else {

  }
  }
  {
  __const_udelay(4295000UL);
  i = i + 1;
  }
  ldv_37364: ;
  if (i <= 99) {
    goto ldv_37363;
  } else {
    goto ldv_37362;
  }
  ldv_37362:
  {
  __const_udelay(68720000UL);
  }
  return;
}
}
static void ivch_mode_set(struct intel_dvo_device *dvo , struct drm_display_mode *mode ,
                          struct drm_display_mode *adjusted_mode )
{ uint16_t vr40 ;
  uint16_t vr01 ;
  uint16_t x_ratio ;
  uint16_t y_ratio ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  uint16_t __cil_tmp31 ;
  int __cil_tmp32 ;
  uint16_t __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  int __cil_tmp40 ;
  uint16_t __cil_tmp41 ;
  int __cil_tmp42 ;
  uint16_t __cil_tmp43 ;

  {
  vr40 = (uint16_t )0U;
  vr01 = (uint16_t )0U;
  vr40 = (uint16_t )13312U;
  {
  __cil_tmp8 = adjusted_mode->hdisplay;
  __cil_tmp9 = mode->hdisplay;
  if (__cil_tmp9 != __cil_tmp8) {
    goto _L;
  } else {
    {
    __cil_tmp10 = adjusted_mode->vdisplay;
    __cil_tmp11 = mode->vdisplay;
    if (__cil_tmp11 != __cil_tmp10) {
      _L:
      {
      __cil_tmp12 = (unsigned int )vr01;
      __cil_tmp13 = __cil_tmp12 | 8U;
      vr01 = (uint16_t )__cil_tmp13;
      __cil_tmp14 = (unsigned int )vr40;
      __cil_tmp15 = __cil_tmp14 | 256U;
      vr40 = (uint16_t )__cil_tmp15;
      __cil_tmp16 = adjusted_mode->hdisplay;
      __cil_tmp17 = __cil_tmp16 + -1;
      __cil_tmp18 = mode->hdisplay;
      __cil_tmp19 = __cil_tmp18 + -1;
      __cil_tmp20 = __cil_tmp19 << 16;
      __cil_tmp21 = __cil_tmp20 / __cil_tmp17;
      __cil_tmp22 = __cil_tmp21 >> 2;
      x_ratio = (uint16_t )__cil_tmp22;
      __cil_tmp23 = adjusted_mode->vdisplay;
      __cil_tmp24 = __cil_tmp23 + -1;
      __cil_tmp25 = mode->vdisplay;
      __cil_tmp26 = __cil_tmp25 + -1;
      __cil_tmp27 = __cil_tmp26 << 16;
      __cil_tmp28 = __cil_tmp27 / __cil_tmp24;
      __cil_tmp29 = __cil_tmp28 >> 2;
      y_ratio = (uint16_t )__cil_tmp29;
      __cil_tmp30 = (int )x_ratio;
      __cil_tmp31 = (uint16_t )__cil_tmp30;
      ivch_write(dvo, 66, __cil_tmp31);
      __cil_tmp32 = (int )y_ratio;
      __cil_tmp33 = (uint16_t )__cil_tmp32;
      ivch_write(dvo, 65, __cil_tmp33);
      }
    } else {
      __cil_tmp34 = (unsigned int )vr01;
      __cil_tmp35 = __cil_tmp34 & 65527U;
      vr01 = (uint16_t )__cil_tmp35;
      __cil_tmp36 = (unsigned int )vr40;
      __cil_tmp37 = __cil_tmp36 & 65279U;
      vr40 = (uint16_t )__cil_tmp37;
    }
    }
  }
  }
  {
  __cil_tmp38 = (unsigned int )vr40;
  __cil_tmp39 = __cil_tmp38 & 65023U;
  vr40 = (uint16_t )__cil_tmp39;
  __cil_tmp40 = (int )vr01;
  __cil_tmp41 = (uint16_t )__cil_tmp40;
  ivch_write(dvo, 1, __cil_tmp41);
  __cil_tmp42 = (int )vr40;
  __cil_tmp43 = (uint16_t )__cil_tmp42;
  ivch_write(dvo, 64, __cil_tmp43);
  ivch_dump_regs(dvo);
  }
  return;
}
}
static void ivch_dump_regs(struct intel_dvo_device *dvo )
{ uint16_t val ;
  char const *__cil_tmp3 ;
  char const *__cil_tmp4 ;
  int __cil_tmp5 ;
  char const *__cil_tmp6 ;
  char const *__cil_tmp7 ;
  int __cil_tmp8 ;
  char const *__cil_tmp9 ;
  char const *__cil_tmp10 ;
  int __cil_tmp11 ;
  char const *__cil_tmp12 ;
  char const *__cil_tmp13 ;
  int __cil_tmp14 ;
  char const *__cil_tmp15 ;
  char const *__cil_tmp16 ;
  int __cil_tmp17 ;
  char const *__cil_tmp18 ;
  char const *__cil_tmp19 ;
  int __cil_tmp20 ;
  char const *__cil_tmp21 ;
  char const *__cil_tmp22 ;
  int __cil_tmp23 ;
  char const *__cil_tmp24 ;
  char const *__cil_tmp25 ;
  int __cil_tmp26 ;
  char const *__cil_tmp27 ;
  char const *__cil_tmp28 ;
  int __cil_tmp29 ;
  char const *__cil_tmp30 ;
  char const *__cil_tmp31 ;
  int __cil_tmp32 ;
  char const *__cil_tmp33 ;
  char const *__cil_tmp34 ;
  int __cil_tmp35 ;
  char const *__cil_tmp36 ;
  char const *__cil_tmp37 ;
  int __cil_tmp38 ;
  char const *__cil_tmp39 ;
  char const *__cil_tmp40 ;
  int __cil_tmp41 ;
  char const *__cil_tmp42 ;
  char const *__cil_tmp43 ;
  int __cil_tmp44 ;
  char const *__cil_tmp45 ;
  char const *__cil_tmp46 ;
  int __cil_tmp47 ;

  {
  {
  ivch_read(dvo, 0, & val);
  __cil_tmp3 = (char const *)0;
  __cil_tmp4 = (char const *)0;
  __cil_tmp5 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp3, __cil_tmp4, "VR00: 0x%04x\n", __cil_tmp5);
  ivch_read(dvo, 1, & val);
  __cil_tmp6 = (char const *)0;
  __cil_tmp7 = (char const *)0;
  __cil_tmp8 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp6, __cil_tmp7, "VR01: 0x%04x\n", __cil_tmp8);
  ivch_read(dvo, 48, & val);
  __cil_tmp9 = (char const *)0;
  __cil_tmp10 = (char const *)0;
  __cil_tmp11 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp9, __cil_tmp10, "VR30: 0x%04x\n", __cil_tmp11);
  ivch_read(dvo, 64, & val);
  __cil_tmp12 = (char const *)0;
  __cil_tmp13 = (char const *)0;
  __cil_tmp14 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp12, __cil_tmp13, "VR40: 0x%04x\n", __cil_tmp14);
  ivch_read(dvo, 128, & val);
  __cil_tmp15 = (char const *)0;
  __cil_tmp16 = (char const *)0;
  __cil_tmp17 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp15, __cil_tmp16, "VR80: 0x%04x\n", __cil_tmp17);
  ivch_read(dvo, 129, & val);
  __cil_tmp18 = (char const *)0;
  __cil_tmp19 = (char const *)0;
  __cil_tmp20 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp18, __cil_tmp19, "VR81: 0x%04x\n", __cil_tmp20);
  ivch_read(dvo, 130, & val);
  __cil_tmp21 = (char const *)0;
  __cil_tmp22 = (char const *)0;
  __cil_tmp23 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp21, __cil_tmp22, "VR82: 0x%04x\n", __cil_tmp23);
  ivch_read(dvo, 131, & val);
  __cil_tmp24 = (char const *)0;
  __cil_tmp25 = (char const *)0;
  __cil_tmp26 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp24, __cil_tmp25, "VR83: 0x%04x\n", __cil_tmp26);
  ivch_read(dvo, 132, & val);
  __cil_tmp27 = (char const *)0;
  __cil_tmp28 = (char const *)0;
  __cil_tmp29 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp27, __cil_tmp28, "VR84: 0x%04x\n", __cil_tmp29);
  ivch_read(dvo, 133, & val);
  __cil_tmp30 = (char const *)0;
  __cil_tmp31 = (char const *)0;
  __cil_tmp32 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp30, __cil_tmp31, "VR85: 0x%04x\n", __cil_tmp32);
  ivch_read(dvo, 134, & val);
  __cil_tmp33 = (char const *)0;
  __cil_tmp34 = (char const *)0;
  __cil_tmp35 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp33, __cil_tmp34, "VR86: 0x%04x\n", __cil_tmp35);
  ivch_read(dvo, 135, & val);
  __cil_tmp36 = (char const *)0;
  __cil_tmp37 = (char const *)0;
  __cil_tmp38 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp36, __cil_tmp37, "VR87: 0x%04x\n", __cil_tmp38);
  ivch_read(dvo, 136, & val);
  __cil_tmp39 = (char const *)0;
  __cil_tmp40 = (char const *)0;
  __cil_tmp41 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp39, __cil_tmp40, "VR88: 0x%04x\n", __cil_tmp41);
  ivch_read(dvo, 142, & val);
  __cil_tmp42 = (char const *)0;
  __cil_tmp43 = (char const *)0;
  __cil_tmp44 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp42, __cil_tmp43, "VR8E: 0x%04x\n", __cil_tmp44);
  ivch_read(dvo, 143, & val);
  __cil_tmp45 = (char const *)0;
  __cil_tmp46 = (char const *)0;
  __cil_tmp47 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp45, __cil_tmp46, "VR8F: 0x%04x\n", __cil_tmp47);
  }
  return;
}
}
static void ivch_destroy(struct intel_dvo_device *dvo )
{ struct ivch_priv *priv ;
  void *__cil_tmp3 ;
  struct ivch_priv *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  void const *__cil_tmp7 ;

  {
  __cil_tmp3 = dvo->dev_priv;
  priv = (struct ivch_priv *)__cil_tmp3;
  {
  __cil_tmp4 = (struct ivch_priv *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = (unsigned long )priv;
  if (__cil_tmp6 != __cil_tmp5) {
    {
    __cil_tmp7 = (void const *)priv;
    kfree(__cil_tmp7);
    dvo->dev_priv = (void *)0;
    }
  } else {

  }
  }
  return;
}
}
struct intel_dvo_dev_ops ivch_ops =
     {& ivch_init, (void (*)(struct intel_dvo_device * ))0, & ivch_dpms, (int (*)(struct intel_dvo_device * ,
                                                                                struct drm_display_mode * ))(& ivch_mode_valid),
    (bool (*)(struct intel_dvo_device * , struct drm_display_mode * , struct drm_display_mode * ))0,
    (void (*)(struct intel_dvo_device * ))0, (void (*)(struct intel_dvo_device * ))0,
    & ivch_mode_set, & ivch_detect, (struct drm_display_mode *(*)(struct intel_dvo_device * ))0,
    & ivch_destroy, & ivch_dump_regs};
static bool tfp410_readb(struct intel_dvo_device *dvo , int addr , uint8_t *ch )
{ struct tfp410_priv *tfp ;
  struct i2c_adapter *adapter ;
  u8 out_buf[2U] ;
  u8 in_buf[2U] ;
  struct i2c_msg msgs[2U] ;
  int tmp ;
  void *__cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  struct i2c_msg *__cil_tmp13 ;
  bool __cil_tmp14 ;
  char (*__cil_tmp15)[48U] ;
  char *__cil_tmp16 ;
  int __cil_tmp17 ;

  {
  {
  __cil_tmp10 = dvo->dev_priv;
  tfp = (struct tfp410_priv *)__cil_tmp10;
  adapter = dvo->i2c_bus;
  __cil_tmp11 = dvo->slave_addr;
  msgs[0].addr = (unsigned short )__cil_tmp11;
  msgs[0].flags = (__u16 )0U;
  msgs[0].len = (__u16 )1U;
  msgs[0].buf = (__u8 *)(& out_buf);
  __cil_tmp12 = dvo->slave_addr;
  msgs[1].addr = (unsigned short )__cil_tmp12;
  msgs[1].flags = (__u16 )1U;
  msgs[1].len = (__u16 )1U;
  msgs[1].buf = (__u8 *)(& in_buf);
  out_buf[0] = (u8 )addr;
  out_buf[1] = (u8 )0U;
  __cil_tmp13 = (struct i2c_msg *)(& msgs);
  tmp = i2c_transfer(adapter, __cil_tmp13, 2);
  }
  if (tmp == 2) {
    *ch = in_buf[0];
    return ((bool )1);
  } else {

  }
  {
  __cil_tmp14 = tfp->quiet;
  if (! __cil_tmp14) {
    {
    __cil_tmp15 = & adapter->name;
    __cil_tmp16 = (char *)__cil_tmp15;
    __cil_tmp17 = dvo->slave_addr;
    drm_ut_debug_printk(4U, "drm", "tfp410_readb", "Unable to read register 0x%02x from %s:%02x.\n",
                        addr, __cil_tmp16, __cil_tmp17);
    }
  } else {

  }
  }
  return ((bool )0);
}
}
static bool tfp410_writeb(struct intel_dvo_device *dvo , int addr , uint8_t ch )
{ struct tfp410_priv *tfp ;
  struct i2c_adapter *adapter ;
  uint8_t out_buf[2U] ;
  struct i2c_msg msg ;
  int tmp ;
  void *__cil_tmp9 ;
  int __cil_tmp10 ;
  bool __cil_tmp11 ;
  char (*__cil_tmp12)[48U] ;
  char *__cil_tmp13 ;
  int __cil_tmp14 ;

  {
  {
  __cil_tmp9 = dvo->dev_priv;
  tfp = (struct tfp410_priv *)__cil_tmp9;
  adapter = dvo->i2c_bus;
  __cil_tmp10 = dvo->slave_addr;
  msg.addr = (unsigned short )__cil_tmp10;
  msg.flags = (__u16 )0U;
  msg.len = (__u16 )2U;
  msg.buf = (__u8 *)(& out_buf);
  out_buf[0] = (uint8_t )addr;
  out_buf[1] = ch;
  tmp = i2c_transfer(adapter, & msg, 1);
  }
  if (tmp == 1) {
    return ((bool )1);
  } else {

  }
  {
  __cil_tmp11 = tfp->quiet;
  if (! __cil_tmp11) {
    {
    __cil_tmp12 = & adapter->name;
    __cil_tmp13 = (char *)__cil_tmp12;
    __cil_tmp14 = dvo->slave_addr;
    drm_ut_debug_printk(4U, "drm", "tfp410_writeb", "Unable to write register 0x%02x to %s:%d.\n",
                        addr, __cil_tmp13, __cil_tmp14);
    }
  } else {

  }
  }
  return ((bool )0);
}
}
static int tfp410_getid(struct intel_dvo_device *dvo , int addr )
{ uint8_t ch1 ;
  uint8_t ch2 ;
  bool tmp ;
  bool tmp___0 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;

  {
  {
  tmp = tfp410_readb(dvo, addr, & ch1);
  }
  if ((int )tmp) {
    {
    __cil_tmp7 = addr + 1;
    tmp___0 = tfp410_readb(dvo, __cil_tmp7, & ch2);
    }
    if ((int )tmp___0) {
      {
      __cil_tmp8 = (int )ch1;
      __cil_tmp9 = (int )ch2;
      __cil_tmp10 = __cil_tmp9 << 8;
      __cil_tmp11 = __cil_tmp10 & 65535;
      return (__cil_tmp11 | __cil_tmp8);
      }
    } else {

    }
  } else {

  }
  return (-1);
}
}
static bool tfp410_init(struct intel_dvo_device *dvo , struct i2c_adapter *adapter )
{ struct tfp410_priv *tfp ;
  int id ;
  void *tmp ;
  struct tfp410_priv *__cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  char (*__cil_tmp9)[48U] ;
  char *__cil_tmp10 ;
  int __cil_tmp11 ;
  char (*__cil_tmp12)[48U] ;
  char *__cil_tmp13 ;
  int __cil_tmp14 ;
  void const *__cil_tmp15 ;

  {
  {
  tmp = kzalloc(1UL, 208U);
  tfp = (struct tfp410_priv *)tmp;
  }
  {
  __cil_tmp6 = (struct tfp410_priv *)0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = (unsigned long )tfp;
  if (__cil_tmp8 == __cil_tmp7) {
    return ((bool )0);
  } else {

  }
  }
  {
  dvo->i2c_bus = adapter;
  dvo->dev_priv = (void *)tfp;
  tfp->quiet = (bool )1;
  id = tfp410_getid(dvo, 0);
  }
  if (id != 332) {
    {
    __cil_tmp9 = & adapter->name;
    __cil_tmp10 = (char *)__cil_tmp9;
    __cil_tmp11 = dvo->slave_addr;
    drm_ut_debug_printk(4U, "drm", "tfp410_init", "tfp410 not detected got VID %X: from %s Slave %d.\n",
                        id, __cil_tmp10, __cil_tmp11);
    }
    goto out;
  } else {

  }
  {
  id = tfp410_getid(dvo, 2);
  }
  if (id != 1040) {
    {
    __cil_tmp12 = & adapter->name;
    __cil_tmp13 = (char *)__cil_tmp12;
    __cil_tmp14 = dvo->slave_addr;
    drm_ut_debug_printk(4U, "drm", "tfp410_init", "tfp410 not detected got DID %X: from %s Slave %d.\n",
                        id, __cil_tmp13, __cil_tmp14);
    }
    goto out;
  } else {

  }
  tfp->quiet = (bool )0;
  return ((bool )1);
  out:
  {
  __cil_tmp15 = (void const *)tfp;
  kfree(__cil_tmp15);
  }
  return ((bool )0);
}
}
static enum drm_connector_status tfp410_detect(struct intel_dvo_device *dvo )
{ enum drm_connector_status ret ;
  uint8_t ctl2 ;
  bool tmp ;
  int __cil_tmp5 ;
  int __cil_tmp6 ;

  {
  {
  ret = (enum drm_connector_status )2;
  tmp = tfp410_readb(dvo, 9, & ctl2);
  }
  if ((int )tmp) {
    {
    __cil_tmp5 = (int )ctl2;
    __cil_tmp6 = __cil_tmp5 & 4;
    if (__cil_tmp6 != 0) {
      ret = (enum drm_connector_status )1;
    } else {
      ret = (enum drm_connector_status )2;
    }
    }
  } else {

  }
  return (ret);
}
}
static enum drm_mode_status tfp410_mode_valid(struct intel_dvo_device *dvo , struct drm_display_mode *mode )
{

  {
  return ((enum drm_mode_status )0);
}
}
static void tfp410_mode_set(struct intel_dvo_device *dvo , struct drm_display_mode *mode ,
                            struct drm_display_mode *adjusted_mode )
{

  {
  return;
}
}
static void tfp410_dpms(struct intel_dvo_device *dvo , int mode )
{ uint8_t ctl1 ;
  bool tmp ;
  int tmp___0 ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  int __cil_tmp10 ;
  uint8_t __cil_tmp11 ;

  {
  {
  tmp = tfp410_readb(dvo, 8, & ctl1);
  }
  if (tmp) {
    tmp___0 = 0;
  } else {
    tmp___0 = 1;
  }
  if (tmp___0) {
    return;
  } else {

  }
  if (mode == 0) {
    __cil_tmp6 = (unsigned int )ctl1;
    __cil_tmp7 = __cil_tmp6 | 1U;
    ctl1 = (uint8_t )__cil_tmp7;
  } else {
    __cil_tmp8 = (unsigned int )ctl1;
    __cil_tmp9 = __cil_tmp8 & 254U;
    ctl1 = (uint8_t )__cil_tmp9;
  }
  {
  __cil_tmp10 = (int )ctl1;
  __cil_tmp11 = (uint8_t )__cil_tmp10;
  tfp410_writeb(dvo, 8, __cil_tmp11);
  }
  return;
}
}
static void tfp410_dump_regs(struct intel_dvo_device *dvo )
{ uint8_t val ;
  uint8_t val2 ;
  char const *__cil_tmp4 ;
  char const *__cil_tmp5 ;
  int __cil_tmp6 ;
  char const *__cil_tmp7 ;
  char const *__cil_tmp8 ;
  int __cil_tmp9 ;
  char const *__cil_tmp10 ;
  char const *__cil_tmp11 ;
  int __cil_tmp12 ;
  char const *__cil_tmp13 ;
  char const *__cil_tmp14 ;
  int __cil_tmp15 ;
  char const *__cil_tmp16 ;
  char const *__cil_tmp17 ;
  int __cil_tmp18 ;
  char const *__cil_tmp19 ;
  char const *__cil_tmp20 ;
  int __cil_tmp21 ;
  char const *__cil_tmp22 ;
  char const *__cil_tmp23 ;
  int __cil_tmp24 ;
  char const *__cil_tmp25 ;
  char const *__cil_tmp26 ;
  int __cil_tmp27 ;
  char const *__cil_tmp28 ;
  char const *__cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  char const *__cil_tmp32 ;
  char const *__cil_tmp33 ;
  int __cil_tmp34 ;
  int __cil_tmp35 ;
  char const *__cil_tmp36 ;
  char const *__cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  char const *__cil_tmp40 ;
  char const *__cil_tmp41 ;
  int __cil_tmp42 ;
  int __cil_tmp43 ;

  {
  {
  tfp410_readb(dvo, 4, & val);
  __cil_tmp4 = (char const *)0;
  __cil_tmp5 = (char const *)0;
  __cil_tmp6 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp4, __cil_tmp5, "TFP410_REV: 0x%02X\n", __cil_tmp6);
  tfp410_readb(dvo, 8, & val);
  __cil_tmp7 = (char const *)0;
  __cil_tmp8 = (char const *)0;
  __cil_tmp9 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp7, __cil_tmp8, "TFP410_CTL1: 0x%02X\n", __cil_tmp9);
  tfp410_readb(dvo, 9, & val);
  __cil_tmp10 = (char const *)0;
  __cil_tmp11 = (char const *)0;
  __cil_tmp12 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp10, __cil_tmp11, "TFP410_CTL2: 0x%02X\n", __cil_tmp12);
  tfp410_readb(dvo, 10, & val);
  __cil_tmp13 = (char const *)0;
  __cil_tmp14 = (char const *)0;
  __cil_tmp15 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp13, __cil_tmp14, "TFP410_CTL3: 0x%02X\n", __cil_tmp15);
  tfp410_readb(dvo, 11, & val);
  __cil_tmp16 = (char const *)0;
  __cil_tmp17 = (char const *)0;
  __cil_tmp18 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp16, __cil_tmp17, "TFP410_USERCFG: 0x%02X\n", __cil_tmp18);
  tfp410_readb(dvo, 50, & val);
  __cil_tmp19 = (char const *)0;
  __cil_tmp20 = (char const *)0;
  __cil_tmp21 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp19, __cil_tmp20, "TFP410_DE_DLY: 0x%02X\n", __cil_tmp21);
  tfp410_readb(dvo, 51, & val);
  __cil_tmp22 = (char const *)0;
  __cil_tmp23 = (char const *)0;
  __cil_tmp24 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp22, __cil_tmp23, "TFP410_DE_CTL: 0x%02X\n", __cil_tmp24);
  tfp410_readb(dvo, 52, & val);
  __cil_tmp25 = (char const *)0;
  __cil_tmp26 = (char const *)0;
  __cil_tmp27 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp25, __cil_tmp26, "TFP410_DE_TOP: 0x%02X\n", __cil_tmp27);
  tfp410_readb(dvo, 54, & val);
  tfp410_readb(dvo, 55, & val2);
  __cil_tmp28 = (char const *)0;
  __cil_tmp29 = (char const *)0;
  __cil_tmp30 = (int )val2;
  __cil_tmp31 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp28, __cil_tmp29, "TFP410_DE_CNT: 0x%02X%02X\n",
                      __cil_tmp30, __cil_tmp31);
  tfp410_readb(dvo, 56, & val);
  tfp410_readb(dvo, 57, & val2);
  __cil_tmp32 = (char const *)0;
  __cil_tmp33 = (char const *)0;
  __cil_tmp34 = (int )val2;
  __cil_tmp35 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp32, __cil_tmp33, "TFP410_DE_LIN: 0x%02X%02X\n",
                      __cil_tmp34, __cil_tmp35);
  tfp410_readb(dvo, 58, & val);
  tfp410_readb(dvo, 59, & val2);
  __cil_tmp36 = (char const *)0;
  __cil_tmp37 = (char const *)0;
  __cil_tmp38 = (int )val2;
  __cil_tmp39 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp36, __cil_tmp37, "TFP410_H_RES: 0x%02X%02X\n",
                      __cil_tmp38, __cil_tmp39);
  tfp410_readb(dvo, 60, & val);
  tfp410_readb(dvo, 61, & val2);
  __cil_tmp40 = (char const *)0;
  __cil_tmp41 = (char const *)0;
  __cil_tmp42 = (int )val2;
  __cil_tmp43 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp40, __cil_tmp41, "TFP410_V_RES: 0x%02X%02X\n",
                      __cil_tmp42, __cil_tmp43);
  }
  return;
}
}
static void tfp410_destroy(struct intel_dvo_device *dvo )
{ struct tfp410_priv *tfp ;
  void *__cil_tmp3 ;
  struct tfp410_priv *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  void const *__cil_tmp7 ;

  {
  __cil_tmp3 = dvo->dev_priv;
  tfp = (struct tfp410_priv *)__cil_tmp3;
  {
  __cil_tmp4 = (struct tfp410_priv *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = (unsigned long )tfp;
  if (__cil_tmp6 != __cil_tmp5) {
    {
    __cil_tmp7 = (void const *)tfp;
    kfree(__cil_tmp7);
    dvo->dev_priv = (void *)0;
    }
  } else {

  }
  }
  return;
}
}
struct intel_dvo_dev_ops tfp410_ops =
     {& tfp410_init, (void (*)(struct intel_dvo_device * ))0, & tfp410_dpms, (int (*)(struct intel_dvo_device * ,
                                                                                    struct drm_display_mode * ))(& tfp410_mode_valid),
    (bool (*)(struct intel_dvo_device * , struct drm_display_mode * , struct drm_display_mode * ))0,
    (void (*)(struct intel_dvo_device * ))0, (void (*)(struct intel_dvo_device * ))0,
    & tfp410_mode_set, & tfp410_detect, (struct drm_display_mode *(*)(struct intel_dvo_device * ))0,
    & tfp410_destroy, & tfp410_dump_regs};
static bool sil164_readb(struct intel_dvo_device *dvo , int addr , uint8_t *ch )
{ struct sil164_priv *sil ;
  struct i2c_adapter *adapter ;
  u8 out_buf[2U] ;
  u8 in_buf[2U] ;
  struct i2c_msg msgs[2U] ;
  int tmp ;
  void *__cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  struct i2c_msg *__cil_tmp13 ;
  bool __cil_tmp14 ;
  char (*__cil_tmp15)[48U] ;
  char *__cil_tmp16 ;
  int __cil_tmp17 ;

  {
  {
  __cil_tmp10 = dvo->dev_priv;
  sil = (struct sil164_priv *)__cil_tmp10;
  adapter = dvo->i2c_bus;
  __cil_tmp11 = dvo->slave_addr;
  msgs[0].addr = (unsigned short )__cil_tmp11;
  msgs[0].flags = (__u16 )0U;
  msgs[0].len = (__u16 )1U;
  msgs[0].buf = (__u8 *)(& out_buf);
  __cil_tmp12 = dvo->slave_addr;
  msgs[1].addr = (unsigned short )__cil_tmp12;
  msgs[1].flags = (__u16 )1U;
  msgs[1].len = (__u16 )1U;
  msgs[1].buf = (__u8 *)(& in_buf);
  out_buf[0] = (u8 )addr;
  out_buf[1] = (u8 )0U;
  __cil_tmp13 = (struct i2c_msg *)(& msgs);
  tmp = i2c_transfer(adapter, __cil_tmp13, 2);
  }
  if (tmp == 2) {
    *ch = in_buf[0];
    return ((bool )1);
  } else {

  }
  {
  __cil_tmp14 = sil->quiet;
  if (! __cil_tmp14) {
    {
    __cil_tmp15 = & adapter->name;
    __cil_tmp16 = (char *)__cil_tmp15;
    __cil_tmp17 = dvo->slave_addr;
    drm_ut_debug_printk(4U, "drm", "sil164_readb", "Unable to read register 0x%02x from %s:%02x.\n",
                        addr, __cil_tmp16, __cil_tmp17);
    }
  } else {

  }
  }
  return ((bool )0);
}
}
static bool sil164_writeb(struct intel_dvo_device *dvo , int addr , uint8_t ch )
{ struct sil164_priv *sil ;
  struct i2c_adapter *adapter ;
  uint8_t out_buf[2U] ;
  struct i2c_msg msg ;
  int tmp ;
  void *__cil_tmp9 ;
  int __cil_tmp10 ;
  bool __cil_tmp11 ;
  char (*__cil_tmp12)[48U] ;
  char *__cil_tmp13 ;
  int __cil_tmp14 ;

  {
  {
  __cil_tmp9 = dvo->dev_priv;
  sil = (struct sil164_priv *)__cil_tmp9;
  adapter = dvo->i2c_bus;
  __cil_tmp10 = dvo->slave_addr;
  msg.addr = (unsigned short )__cil_tmp10;
  msg.flags = (__u16 )0U;
  msg.len = (__u16 )2U;
  msg.buf = (__u8 *)(& out_buf);
  out_buf[0] = (uint8_t )addr;
  out_buf[1] = ch;
  tmp = i2c_transfer(adapter, & msg, 1);
  }
  if (tmp == 1) {
    return ((bool )1);
  } else {

  }
  {
  __cil_tmp11 = sil->quiet;
  if (! __cil_tmp11) {
    {
    __cil_tmp12 = & adapter->name;
    __cil_tmp13 = (char *)__cil_tmp12;
    __cil_tmp14 = dvo->slave_addr;
    drm_ut_debug_printk(4U, "drm", "sil164_writeb", "Unable to write register 0x%02x to %s:%d.\n",
                        addr, __cil_tmp13, __cil_tmp14);
    }
  } else {

  }
  }
  return ((bool )0);
}
}
static bool sil164_init(struct intel_dvo_device *dvo , struct i2c_adapter *adapter )
{ struct sil164_priv *sil ;
  unsigned char ch ;
  void *tmp ;
  bool tmp___0 ;
  int tmp___1 ;
  bool tmp___2 ;
  int tmp___3 ;
  struct sil164_priv *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  int __cil_tmp14 ;
  char (*__cil_tmp15)[48U] ;
  char *__cil_tmp16 ;
  int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  int __cil_tmp19 ;
  char (*__cil_tmp20)[48U] ;
  char *__cil_tmp21 ;
  int __cil_tmp22 ;
  void const *__cil_tmp23 ;

  {
  {
  tmp = kzalloc(1UL, 208U);
  sil = (struct sil164_priv *)tmp;
  }
  {
  __cil_tmp10 = (struct sil164_priv *)0;
  __cil_tmp11 = (unsigned long )__cil_tmp10;
  __cil_tmp12 = (unsigned long )sil;
  if (__cil_tmp12 == __cil_tmp11) {
    return ((bool )0);
  } else {

  }
  }
  {
  dvo->i2c_bus = adapter;
  dvo->dev_priv = (void *)sil;
  sil->quiet = (bool )1;
  tmp___0 = sil164_readb(dvo, 0, & ch);
  }
  if (tmp___0) {
    tmp___1 = 0;
  } else {
    tmp___1 = 1;
  }
  if (tmp___1) {
    goto out;
  } else {

  }
  {
  __cil_tmp13 = (unsigned int )ch;
  if (__cil_tmp13 != 1U) {
    {
    __cil_tmp14 = (int )ch;
    __cil_tmp15 = & adapter->name;
    __cil_tmp16 = (char *)__cil_tmp15;
    __cil_tmp17 = dvo->slave_addr;
    drm_ut_debug_printk(4U, "drm", "sil164_init", "sil164 not detected got %d: from %s Slave %d.\n",
                        __cil_tmp14, __cil_tmp16, __cil_tmp17);
    }
    goto out;
  } else {

  }
  }
  {
  tmp___2 = sil164_readb(dvo, 2, & ch);
  }
  if (tmp___2) {
    tmp___3 = 0;
  } else {
    tmp___3 = 1;
  }
  if (tmp___3) {
    goto out;
  } else {

  }
  {
  __cil_tmp18 = (unsigned int )ch;
  if (__cil_tmp18 != 6U) {
    {
    __cil_tmp19 = (int )ch;
    __cil_tmp20 = & adapter->name;
    __cil_tmp21 = (char *)__cil_tmp20;
    __cil_tmp22 = dvo->slave_addr;
    drm_ut_debug_printk(4U, "drm", "sil164_init", "sil164 not detected got %d: from %s Slave %d.\n",
                        __cil_tmp19, __cil_tmp21, __cil_tmp22);
    }
    goto out;
  } else {

  }
  }
  {
  sil->quiet = (bool )0;
  drm_ut_debug_printk(4U, "drm", "sil164_init", "init sil164 dvo controller successfully!\n");
  }
  return ((bool )1);
  out:
  {
  __cil_tmp23 = (void const *)sil;
  kfree(__cil_tmp23);
  }
  return ((bool )0);
}
}
static enum drm_connector_status sil164_detect(struct intel_dvo_device *dvo )
{ uint8_t reg9 ;
  int __cil_tmp3 ;
  int __cil_tmp4 ;

  {
  {
  sil164_readb(dvo, 9, & reg9);
  }
  {
  __cil_tmp3 = (int )reg9;
  __cil_tmp4 = __cil_tmp3 & 2;
  if (__cil_tmp4 != 0) {
    return ((enum drm_connector_status )1);
  } else {
    return ((enum drm_connector_status )2);
  }
  }
}
}
static enum drm_mode_status sil164_mode_valid(struct intel_dvo_device *dvo , struct drm_display_mode *mode )
{

  {
  return ((enum drm_mode_status )0);
}
}
static void sil164_mode_set(struct intel_dvo_device *dvo , struct drm_display_mode *mode ,
                            struct drm_display_mode *adjusted_mode )
{

  {
  return;
}
}
static void sil164_dpms(struct intel_dvo_device *dvo , int mode )
{ int ret ;
  unsigned char ch ;
  bool tmp ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  int __cil_tmp10 ;
  uint8_t __cil_tmp11 ;

  {
  {
  tmp = sil164_readb(dvo, 8, & ch);
  ret = (int )tmp;
  }
  if (ret == 0) {
    return;
  } else {

  }
  if (mode == 0) {
    __cil_tmp6 = (unsigned int )ch;
    __cil_tmp7 = __cil_tmp6 | 1U;
    ch = (unsigned char )__cil_tmp7;
  } else {
    __cil_tmp8 = (unsigned int )ch;
    __cil_tmp9 = __cil_tmp8 & 254U;
    ch = (unsigned char )__cil_tmp9;
  }
  {
  __cil_tmp10 = (int )ch;
  __cil_tmp11 = (uint8_t )__cil_tmp10;
  sil164_writeb(dvo, 8, __cil_tmp11);
  }
  return;
}
}
static void sil164_dump_regs(struct intel_dvo_device *dvo )
{ uint8_t val ;
  char const *__cil_tmp3 ;
  char const *__cil_tmp4 ;
  int __cil_tmp5 ;
  char const *__cil_tmp6 ;
  char const *__cil_tmp7 ;
  int __cil_tmp8 ;
  char const *__cil_tmp9 ;
  char const *__cil_tmp10 ;
  int __cil_tmp11 ;
  char const *__cil_tmp12 ;
  char const *__cil_tmp13 ;
  int __cil_tmp14 ;
  char const *__cil_tmp15 ;
  char const *__cil_tmp16 ;
  int __cil_tmp17 ;

  {
  {
  sil164_readb(dvo, 6, & val);
  __cil_tmp3 = (char const *)0;
  __cil_tmp4 = (char const *)0;
  __cil_tmp5 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp3, __cil_tmp4, "SIL164_FREQ_LO: 0x%02x\n", __cil_tmp5);
  sil164_readb(dvo, 7, & val);
  __cil_tmp6 = (char const *)0;
  __cil_tmp7 = (char const *)0;
  __cil_tmp8 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp6, __cil_tmp7, "SIL164_FREQ_HI: 0x%02x\n", __cil_tmp8);
  sil164_readb(dvo, 8, & val);
  __cil_tmp9 = (char const *)0;
  __cil_tmp10 = (char const *)0;
  __cil_tmp11 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp9, __cil_tmp10, "SIL164_REG8: 0x%02x\n", __cil_tmp11);
  sil164_readb(dvo, 9, & val);
  __cil_tmp12 = (char const *)0;
  __cil_tmp13 = (char const *)0;
  __cil_tmp14 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp12, __cil_tmp13, "SIL164_REG9: 0x%02x\n", __cil_tmp14);
  sil164_readb(dvo, 12, & val);
  __cil_tmp15 = (char const *)0;
  __cil_tmp16 = (char const *)0;
  __cil_tmp17 = (int )val;
  drm_ut_debug_printk(4U, __cil_tmp15, __cil_tmp16, "SIL164_REGC: 0x%02x\n", __cil_tmp17);
  }
  return;
}
}
static void sil164_destroy(struct intel_dvo_device *dvo )
{ struct sil164_priv *sil ;
  void *__cil_tmp3 ;
  struct sil164_priv *__cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  void const *__cil_tmp7 ;

  {
  __cil_tmp3 = dvo->dev_priv;
  sil = (struct sil164_priv *)__cil_tmp3;
  {
  __cil_tmp4 = (struct sil164_priv *)0;
  __cil_tmp5 = (unsigned long )__cil_tmp4;
  __cil_tmp6 = (unsigned long )sil;
  if (__cil_tmp6 != __cil_tmp5) {
    {
    __cil_tmp7 = (void const *)sil;
    kfree(__cil_tmp7);
    dvo->dev_priv = (void *)0;
    }
  } else {

  }
  }
  return;
}
}
struct intel_dvo_dev_ops sil164_ops =
     {& sil164_init, (void (*)(struct intel_dvo_device * ))0, & sil164_dpms, (int (*)(struct intel_dvo_device * ,
                                                                                    struct drm_display_mode * ))(& sil164_mode_valid),
    (bool (*)(struct intel_dvo_device * , struct drm_display_mode * , struct drm_display_mode * ))0,
    (void (*)(struct intel_dvo_device * ))0, (void (*)(struct intel_dvo_device * ))0,
    & sil164_mode_set, & sil164_detect, (struct drm_display_mode *(*)(struct intel_dvo_device * ))0,
    & sil164_destroy, & sil164_dump_regs};
extern void *compat_alloc_user_space(unsigned long ) ;
extern long drm_compat_ioctl(struct file * , unsigned int , unsigned long ) ;
static int compat_i915_batchbuffer(struct file *file , unsigned int cmd , unsigned long arg )
{ drm_i915_batchbuffer32_t batchbuffer32 ;
  drm_i915_batchbuffer_t *batchbuffer ;
  unsigned long tmp ;
  void *tmp___0 ;
  unsigned long flag ;
  unsigned long roksum ;
  struct thread_info *tmp___1 ;
  long tmp___2 ;
  int __pu_err ;
  int __pu_err___0 ;
  int __pu_err___1 ;
  int __pu_err___2 ;
  int __pu_err___3 ;
  int __pu_err___4 ;
  long tmp___3 ;
  void *__cil_tmp19 ;
  void const *__cil_tmp20 ;
  int __cil_tmp21 ;
  long __cil_tmp22 ;
  int *__cil_tmp23 ;
  struct __large_struct *__cil_tmp24 ;
  int *__cil_tmp25 ;
  struct __large_struct *__cil_tmp26 ;
  int *__cil_tmp27 ;
  struct __large_struct *__cil_tmp28 ;
  int *__cil_tmp29 ;
  struct __large_struct *__cil_tmp30 ;
  int *__cil_tmp31 ;
  struct __large_struct *__cil_tmp32 ;
  int *__cil_tmp33 ;
  struct __large_struct *__cil_tmp34 ;
  int *__cil_tmp35 ;
  struct __large_struct *__cil_tmp36 ;
  int *__cil_tmp37 ;
  struct __large_struct *__cil_tmp38 ;
  int *__cil_tmp39 ;
  struct __large_struct *__cil_tmp40 ;
  int *__cil_tmp41 ;
  struct __large_struct *__cil_tmp42 ;
  int *__cil_tmp43 ;
  struct __large_struct *__cil_tmp44 ;
  int *__cil_tmp45 ;
  struct __large_struct *__cil_tmp46 ;
  int *__cil_tmp47 ;
  struct __large_struct *__cil_tmp48 ;
  int *__cil_tmp49 ;
  struct __large_struct *__cil_tmp50 ;
  int *__cil_tmp51 ;
  struct __large_struct *__cil_tmp52 ;
  int *__cil_tmp53 ;
  struct __large_struct *__cil_tmp54 ;
  int *__cil_tmp55 ;
  struct __large_struct *__cil_tmp56 ;
  int *__cil_tmp57 ;
  struct __large_struct *__cil_tmp58 ;
  int *__cil_tmp59 ;
  struct __large_struct *__cil_tmp60 ;
  int *__cil_tmp61 ;
  struct __large_struct *__cil_tmp62 ;
  unsigned long __cil_tmp63 ;
  struct drm_clip_rect **__cil_tmp64 ;
  struct __large_struct *__cil_tmp65 ;
  unsigned long __cil_tmp66 ;
  struct drm_clip_rect **__cil_tmp67 ;
  struct __large_struct *__cil_tmp68 ;
  unsigned long __cil_tmp69 ;
  struct drm_clip_rect **__cil_tmp70 ;
  struct __large_struct *__cil_tmp71 ;
  unsigned long __cil_tmp72 ;
  struct drm_clip_rect **__cil_tmp73 ;
  struct __large_struct *__cil_tmp74 ;
  unsigned long __cil_tmp75 ;

  {
  {
  __cil_tmp19 = (void *)(& batchbuffer32);
  __cil_tmp20 = (void const *)arg;
  tmp = copy_from_user(__cil_tmp19, __cil_tmp20, 24UL);
  }
  if (tmp != 0UL) {
    return (-14);
  } else {

  }
  {
  tmp___0 = compat_alloc_user_space(32UL);
  batchbuffer = (drm_i915_batchbuffer_t *)tmp___0;
  tmp___1 = current_thread_info();
  __asm__ ("add %3,%1 ; sbb %0,%0 ; cmp %1,%4 ; sbb $0,%0": "=&r" (flag), "=r" (roksum): "1" (batchbuffer),
            "g" (32L), "rm" (tmp___1->addr_limit.seg));
  __cil_tmp21 = flag == 0UL;
  __cil_tmp22 = (long )__cil_tmp21;
  tmp___2 = __builtin_expect(__cil_tmp22, 1L);
  }
  if (tmp___2 == 0L) {
    return (-14);
  } else {
    __pu_err = 0;
    if (1) {
      goto case_4;
    } else {
      goto switch_default;
      if (0) {
        __cil_tmp23 = & batchbuffer->start;
        __cil_tmp24 = (struct __large_struct *)__cil_tmp23;
        __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "iq" (batchbuffer32.start),
                             "m" (*__cil_tmp24), "i" (-14), "0" (__pu_err));
        goto ldv_34780;
        __cil_tmp25 = & batchbuffer->start;
        __cil_tmp26 = (struct __large_struct *)__cil_tmp25;
        __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" (batchbuffer32.start),
                             "m" (*__cil_tmp26), "i" (-14), "0" (__pu_err));
        goto ldv_34780;
        case_4:
        __cil_tmp27 = & batchbuffer->start;
        __cil_tmp28 = (struct __large_struct *)__cil_tmp27;
        __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" (batchbuffer32.start),
                             "m" (*__cil_tmp28), "i" (-14), "0" (__pu_err));
        goto ldv_34780;
        __cil_tmp29 = & batchbuffer->start;
        __cil_tmp30 = (struct __large_struct *)__cil_tmp29;
        __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "er" (batchbuffer32.start),
                             "m" (*__cil_tmp30), "i" (-14), "0" (__pu_err));
        goto ldv_34780;
        switch_default:
        {
        __put_user_bad();
        }
      } else {

      }
    }
    ldv_34780: ;
    if (__pu_err != 0) {
      return (-14);
    } else {
      __pu_err___0 = 0;
      if (1) {
        goto case_4___0;
      } else {
        goto switch_default___0;
        if (0) {
          __cil_tmp31 = & batchbuffer->used;
          __cil_tmp32 = (struct __large_struct *)__cil_tmp31;
          __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "iq" (batchbuffer32.used),
                               "m" (*__cil_tmp32), "i" (-14), "0" (__pu_err___0));
          goto ldv_34788;
          __cil_tmp33 = & batchbuffer->used;
          __cil_tmp34 = (struct __large_struct *)__cil_tmp33;
          __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "ir" (batchbuffer32.used),
                               "m" (*__cil_tmp34), "i" (-14), "0" (__pu_err___0));
          goto ldv_34788;
          case_4___0:
          __cil_tmp35 = & batchbuffer->used;
          __cil_tmp36 = (struct __large_struct *)__cil_tmp35;
          __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "ir" (batchbuffer32.used),
                               "m" (*__cil_tmp36), "i" (-14), "0" (__pu_err___0));
          goto ldv_34788;
          __cil_tmp37 = & batchbuffer->used;
          __cil_tmp38 = (struct __large_struct *)__cil_tmp37;
          __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "er" (batchbuffer32.used),
                               "m" (*__cil_tmp38), "i" (-14), "0" (__pu_err___0));
          goto ldv_34788;
          switch_default___0:
          {
          __put_user_bad();
          }
        } else {

        }
      }
      ldv_34788: ;
      if (__pu_err___0 != 0) {
        return (-14);
      } else {
        __pu_err___1 = 0;
        if (1) {
          goto case_4___1;
        } else {
          goto switch_default___1;
          if (0) {
            __cil_tmp39 = & batchbuffer->DR1;
            __cil_tmp40 = (struct __large_struct *)__cil_tmp39;
            __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "iq" (batchbuffer32.DR1),
                                 "m" (*__cil_tmp40), "i" (-14), "0" (__pu_err___1));
            goto ldv_34796;
            __cil_tmp41 = & batchbuffer->DR1;
            __cil_tmp42 = (struct __large_struct *)__cil_tmp41;
            __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "ir" (batchbuffer32.DR1),
                                 "m" (*__cil_tmp42), "i" (-14), "0" (__pu_err___1));
            goto ldv_34796;
            case_4___1:
            __cil_tmp43 = & batchbuffer->DR1;
            __cil_tmp44 = (struct __large_struct *)__cil_tmp43;
            __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "ir" (batchbuffer32.DR1),
                                 "m" (*__cil_tmp44), "i" (-14), "0" (__pu_err___1));
            goto ldv_34796;
            __cil_tmp45 = & batchbuffer->DR1;
            __cil_tmp46 = (struct __large_struct *)__cil_tmp45;
            __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "er" (batchbuffer32.DR1),
                                 "m" (*__cil_tmp46), "i" (-14), "0" (__pu_err___1));
            goto ldv_34796;
            switch_default___1:
            {
            __put_user_bad();
            }
          } else {

          }
        }
        ldv_34796: ;
        if (__pu_err___1 != 0) {
          return (-14);
        } else {
          __pu_err___2 = 0;
          if (1) {
            goto case_4___2;
          } else {
            goto switch_default___2;
            if (0) {
              __cil_tmp47 = & batchbuffer->DR4;
              __cil_tmp48 = (struct __large_struct *)__cil_tmp47;
              __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "iq" (batchbuffer32.DR4),
                                   "m" (*__cil_tmp48), "i" (-14), "0" (__pu_err___2));
              goto ldv_34804;
              __cil_tmp49 = & batchbuffer->DR4;
              __cil_tmp50 = (struct __large_struct *)__cil_tmp49;
              __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "ir" (batchbuffer32.DR4),
                                   "m" (*__cil_tmp50), "i" (-14), "0" (__pu_err___2));
              goto ldv_34804;
              case_4___2:
              __cil_tmp51 = & batchbuffer->DR4;
              __cil_tmp52 = (struct __large_struct *)__cil_tmp51;
              __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "ir" (batchbuffer32.DR4),
                                   "m" (*__cil_tmp52), "i" (-14), "0" (__pu_err___2));
              goto ldv_34804;
              __cil_tmp53 = & batchbuffer->DR4;
              __cil_tmp54 = (struct __large_struct *)__cil_tmp53;
              __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "er" (batchbuffer32.DR4),
                                   "m" (*__cil_tmp54), "i" (-14), "0" (__pu_err___2));
              goto ldv_34804;
              switch_default___2:
              {
              __put_user_bad();
              }
            } else {

            }
          }
          ldv_34804: ;
          if (__pu_err___2 != 0) {
            return (-14);
          } else {
            __pu_err___3 = 0;
            if (1) {
              goto case_4___3;
            } else {
              goto switch_default___3;
              if (0) {
                __cil_tmp55 = & batchbuffer->num_cliprects;
                __cil_tmp56 = (struct __large_struct *)__cil_tmp55;
                __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___3): "iq" (batchbuffer32.num_cliprects),
                                     "m" (*__cil_tmp56), "i" (-14), "0" (__pu_err___3));
                goto ldv_34812;
                __cil_tmp57 = & batchbuffer->num_cliprects;
                __cil_tmp58 = (struct __large_struct *)__cil_tmp57;
                __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___3): "ir" (batchbuffer32.num_cliprects),
                                     "m" (*__cil_tmp58), "i" (-14), "0" (__pu_err___3));
                goto ldv_34812;
                case_4___3:
                __cil_tmp59 = & batchbuffer->num_cliprects;
                __cil_tmp60 = (struct __large_struct *)__cil_tmp59;
                __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___3): "ir" (batchbuffer32.num_cliprects),
                                     "m" (*__cil_tmp60), "i" (-14), "0" (__pu_err___3));
                goto ldv_34812;
                __cil_tmp61 = & batchbuffer->num_cliprects;
                __cil_tmp62 = (struct __large_struct *)__cil_tmp61;
                __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___3): "er" (batchbuffer32.num_cliprects),
                                     "m" (*__cil_tmp62), "i" (-14), "0" (__pu_err___3));
                goto ldv_34812;
                switch_default___3:
                {
                __put_user_bad();
                }
              } else {

              }
            }
            ldv_34812: ;
            if (__pu_err___3 != 0) {
              return (-14);
            } else {
              __pu_err___4 = 0;
              if (1) {
                goto case_8___4;
              } else {
                goto switch_default___4;
                if (0) {
                  __cil_tmp63 = (unsigned long )batchbuffer32.cliprects;
                  __cil_tmp64 = & batchbuffer->cliprects;
                  __cil_tmp65 = (struct __large_struct *)__cil_tmp64;
                  __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___4): "iq" ((struct drm_clip_rect *)__cil_tmp63),
                                       "m" (*__cil_tmp65), "i" (-14), "0" (__pu_err___4));
                  goto ldv_34820;
                  __cil_tmp66 = (unsigned long )batchbuffer32.cliprects;
                  __cil_tmp67 = & batchbuffer->cliprects;
                  __cil_tmp68 = (struct __large_struct *)__cil_tmp67;
                  __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___4): "ir" ((struct drm_clip_rect *)__cil_tmp66),
                                       "m" (*__cil_tmp68), "i" (-14), "0" (__pu_err___4));
                  goto ldv_34820;
                  __cil_tmp69 = (unsigned long )batchbuffer32.cliprects;
                  __cil_tmp70 = & batchbuffer->cliprects;
                  __cil_tmp71 = (struct __large_struct *)__cil_tmp70;
                  __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___4): "ir" ((struct drm_clip_rect *)__cil_tmp69),
                                       "m" (*__cil_tmp71), "i" (-14), "0" (__pu_err___4));
                  goto ldv_34820;
                  case_8___4:
                  __cil_tmp72 = (unsigned long )batchbuffer32.cliprects;
                  __cil_tmp73 = & batchbuffer->cliprects;
                  __cil_tmp74 = (struct __large_struct *)__cil_tmp73;
                  __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___4): "er" ((struct drm_clip_rect *)__cil_tmp72),
                                       "m" (*__cil_tmp74), "i" (-14), "0" (__pu_err___4));
                  goto ldv_34820;
                  switch_default___4:
                  {
                  __put_user_bad();
                  }
                } else {

                }
              }
              ldv_34820: ;
              if (__pu_err___4 != 0) {
                return (-14);
              } else {

              }
            }
          }
        }
      }
    }
  }
  {
  __cil_tmp75 = (unsigned long )batchbuffer;
  tmp___3 = drm_ioctl(file, 1075864643U, __cil_tmp75);
  }
  return ((int )tmp___3);
}
}
static int compat_i915_cmdbuffer(struct file *file , unsigned int cmd , unsigned long arg )
{ drm_i915_cmdbuffer32_t cmdbuffer32 ;
  drm_i915_cmdbuffer_t *cmdbuffer ;
  unsigned long tmp ;
  void *tmp___0 ;
  unsigned long flag ;
  unsigned long roksum ;
  struct thread_info *tmp___1 ;
  long tmp___2 ;
  int __pu_err ;
  int __pu_err___0 ;
  int __pu_err___1 ;
  int __pu_err___2 ;
  int __pu_err___3 ;
  int __pu_err___4 ;
  long tmp___3 ;
  void *__cil_tmp19 ;
  void const *__cil_tmp20 ;
  int __cil_tmp21 ;
  long __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  char **__cil_tmp24 ;
  struct __large_struct *__cil_tmp25 ;
  unsigned long __cil_tmp26 ;
  char **__cil_tmp27 ;
  struct __large_struct *__cil_tmp28 ;
  unsigned long __cil_tmp29 ;
  char **__cil_tmp30 ;
  struct __large_struct *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  char **__cil_tmp33 ;
  struct __large_struct *__cil_tmp34 ;
  int *__cil_tmp35 ;
  struct __large_struct *__cil_tmp36 ;
  int *__cil_tmp37 ;
  struct __large_struct *__cil_tmp38 ;
  int *__cil_tmp39 ;
  struct __large_struct *__cil_tmp40 ;
  int *__cil_tmp41 ;
  struct __large_struct *__cil_tmp42 ;
  int *__cil_tmp43 ;
  struct __large_struct *__cil_tmp44 ;
  int *__cil_tmp45 ;
  struct __large_struct *__cil_tmp46 ;
  int *__cil_tmp47 ;
  struct __large_struct *__cil_tmp48 ;
  int *__cil_tmp49 ;
  struct __large_struct *__cil_tmp50 ;
  int *__cil_tmp51 ;
  struct __large_struct *__cil_tmp52 ;
  int *__cil_tmp53 ;
  struct __large_struct *__cil_tmp54 ;
  int *__cil_tmp55 ;
  struct __large_struct *__cil_tmp56 ;
  int *__cil_tmp57 ;
  struct __large_struct *__cil_tmp58 ;
  int *__cil_tmp59 ;
  struct __large_struct *__cil_tmp60 ;
  int *__cil_tmp61 ;
  struct __large_struct *__cil_tmp62 ;
  int *__cil_tmp63 ;
  struct __large_struct *__cil_tmp64 ;
  int *__cil_tmp65 ;
  struct __large_struct *__cil_tmp66 ;
  unsigned long __cil_tmp67 ;
  struct drm_clip_rect **__cil_tmp68 ;
  struct __large_struct *__cil_tmp69 ;
  unsigned long __cil_tmp70 ;
  struct drm_clip_rect **__cil_tmp71 ;
  struct __large_struct *__cil_tmp72 ;
  unsigned long __cil_tmp73 ;
  struct drm_clip_rect **__cil_tmp74 ;
  struct __large_struct *__cil_tmp75 ;
  unsigned long __cil_tmp76 ;
  struct drm_clip_rect **__cil_tmp77 ;
  struct __large_struct *__cil_tmp78 ;
  unsigned long __cil_tmp79 ;

  {
  {
  __cil_tmp19 = (void *)(& cmdbuffer32);
  __cil_tmp20 = (void const *)arg;
  tmp = copy_from_user(__cil_tmp19, __cil_tmp20, 24UL);
  }
  if (tmp != 0UL) {
    return (-14);
  } else {

  }
  {
  tmp___0 = compat_alloc_user_space(32UL);
  cmdbuffer = (drm_i915_cmdbuffer_t *)tmp___0;
  tmp___1 = current_thread_info();
  __asm__ ("add %3,%1 ; sbb %0,%0 ; cmp %1,%4 ; sbb $0,%0": "=&r" (flag), "=r" (roksum): "1" (cmdbuffer),
            "g" (32L), "rm" (tmp___1->addr_limit.seg));
  __cil_tmp21 = flag == 0UL;
  __cil_tmp22 = (long )__cil_tmp21;
  tmp___2 = __builtin_expect(__cil_tmp22, 1L);
  }
  if (tmp___2 == 0L) {
    return (-14);
  } else {
    __pu_err = 0;
    if (1) {
      goto case_8;
    } else {
      goto switch_default;
      if (0) {
        __cil_tmp23 = (unsigned long )cmdbuffer32.buf;
        __cil_tmp24 = & cmdbuffer->buf;
        __cil_tmp25 = (struct __large_struct *)__cil_tmp24;
        __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "iq" ((char *)__cil_tmp23),
                             "m" (*__cil_tmp25), "i" (-14), "0" (__pu_err));
        goto ldv_34846;
        __cil_tmp26 = (unsigned long )cmdbuffer32.buf;
        __cil_tmp27 = & cmdbuffer->buf;
        __cil_tmp28 = (struct __large_struct *)__cil_tmp27;
        __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" ((char *)__cil_tmp26),
                             "m" (*__cil_tmp28), "i" (-14), "0" (__pu_err));
        goto ldv_34846;
        __cil_tmp29 = (unsigned long )cmdbuffer32.buf;
        __cil_tmp30 = & cmdbuffer->buf;
        __cil_tmp31 = (struct __large_struct *)__cil_tmp30;
        __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" ((char *)__cil_tmp29),
                             "m" (*__cil_tmp31), "i" (-14), "0" (__pu_err));
        goto ldv_34846;
        case_8:
        __cil_tmp32 = (unsigned long )cmdbuffer32.buf;
        __cil_tmp33 = & cmdbuffer->buf;
        __cil_tmp34 = (struct __large_struct *)__cil_tmp33;
        __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "er" ((char *)__cil_tmp32),
                             "m" (*__cil_tmp34), "i" (-14), "0" (__pu_err));
        goto ldv_34846;
        switch_default:
        {
        __put_user_bad();
        }
      } else {

      }
    }
    ldv_34846: ;
    if (__pu_err != 0) {
      return (-14);
    } else {
      __pu_err___0 = 0;
      if (1) {
        goto case_4___0;
      } else {
        goto switch_default___0;
        if (0) {
          __cil_tmp35 = & cmdbuffer->sz;
          __cil_tmp36 = (struct __large_struct *)__cil_tmp35;
          __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "iq" (cmdbuffer32.sz),
                               "m" (*__cil_tmp36), "i" (-14), "0" (__pu_err___0));
          goto ldv_34854;
          __cil_tmp37 = & cmdbuffer->sz;
          __cil_tmp38 = (struct __large_struct *)__cil_tmp37;
          __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "ir" (cmdbuffer32.sz),
                               "m" (*__cil_tmp38), "i" (-14), "0" (__pu_err___0));
          goto ldv_34854;
          case_4___0:
          __cil_tmp39 = & cmdbuffer->sz;
          __cil_tmp40 = (struct __large_struct *)__cil_tmp39;
          __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "ir" (cmdbuffer32.sz),
                               "m" (*__cil_tmp40), "i" (-14), "0" (__pu_err___0));
          goto ldv_34854;
          __cil_tmp41 = & cmdbuffer->sz;
          __cil_tmp42 = (struct __large_struct *)__cil_tmp41;
          __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "er" (cmdbuffer32.sz),
                               "m" (*__cil_tmp42), "i" (-14), "0" (__pu_err___0));
          goto ldv_34854;
          switch_default___0:
          {
          __put_user_bad();
          }
        } else {

        }
      }
      ldv_34854: ;
      if (__pu_err___0 != 0) {
        return (-14);
      } else {
        __pu_err___1 = 0;
        if (1) {
          goto case_4___1;
        } else {
          goto switch_default___1;
          if (0) {
            __cil_tmp43 = & cmdbuffer->DR1;
            __cil_tmp44 = (struct __large_struct *)__cil_tmp43;
            __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "iq" (cmdbuffer32.DR1),
                                 "m" (*__cil_tmp44), "i" (-14), "0" (__pu_err___1));
            goto ldv_34862;
            __cil_tmp45 = & cmdbuffer->DR1;
            __cil_tmp46 = (struct __large_struct *)__cil_tmp45;
            __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "ir" (cmdbuffer32.DR1),
                                 "m" (*__cil_tmp46), "i" (-14), "0" (__pu_err___1));
            goto ldv_34862;
            case_4___1:
            __cil_tmp47 = & cmdbuffer->DR1;
            __cil_tmp48 = (struct __large_struct *)__cil_tmp47;
            __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "ir" (cmdbuffer32.DR1),
                                 "m" (*__cil_tmp48), "i" (-14), "0" (__pu_err___1));
            goto ldv_34862;
            __cil_tmp49 = & cmdbuffer->DR1;
            __cil_tmp50 = (struct __large_struct *)__cil_tmp49;
            __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "er" (cmdbuffer32.DR1),
                                 "m" (*__cil_tmp50), "i" (-14), "0" (__pu_err___1));
            goto ldv_34862;
            switch_default___1:
            {
            __put_user_bad();
            }
          } else {

          }
        }
        ldv_34862: ;
        if (__pu_err___1 != 0) {
          return (-14);
        } else {
          __pu_err___2 = 0;
          if (1) {
            goto case_4___2;
          } else {
            goto switch_default___2;
            if (0) {
              __cil_tmp51 = & cmdbuffer->DR4;
              __cil_tmp52 = (struct __large_struct *)__cil_tmp51;
              __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "iq" (cmdbuffer32.DR4),
                                   "m" (*__cil_tmp52), "i" (-14), "0" (__pu_err___2));
              goto ldv_34870;
              __cil_tmp53 = & cmdbuffer->DR4;
              __cil_tmp54 = (struct __large_struct *)__cil_tmp53;
              __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "ir" (cmdbuffer32.DR4),
                                   "m" (*__cil_tmp54), "i" (-14), "0" (__pu_err___2));
              goto ldv_34870;
              case_4___2:
              __cil_tmp55 = & cmdbuffer->DR4;
              __cil_tmp56 = (struct __large_struct *)__cil_tmp55;
              __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "ir" (cmdbuffer32.DR4),
                                   "m" (*__cil_tmp56), "i" (-14), "0" (__pu_err___2));
              goto ldv_34870;
              __cil_tmp57 = & cmdbuffer->DR4;
              __cil_tmp58 = (struct __large_struct *)__cil_tmp57;
              __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "er" (cmdbuffer32.DR4),
                                   "m" (*__cil_tmp58), "i" (-14), "0" (__pu_err___2));
              goto ldv_34870;
              switch_default___2:
              {
              __put_user_bad();
              }
            } else {

            }
          }
          ldv_34870: ;
          if (__pu_err___2 != 0) {
            return (-14);
          } else {
            __pu_err___3 = 0;
            if (1) {
              goto case_4___3;
            } else {
              goto switch_default___3;
              if (0) {
                __cil_tmp59 = & cmdbuffer->num_cliprects;
                __cil_tmp60 = (struct __large_struct *)__cil_tmp59;
                __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___3): "iq" (cmdbuffer32.num_cliprects),
                                     "m" (*__cil_tmp60), "i" (-14), "0" (__pu_err___3));
                goto ldv_34878;
                __cil_tmp61 = & cmdbuffer->num_cliprects;
                __cil_tmp62 = (struct __large_struct *)__cil_tmp61;
                __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___3): "ir" (cmdbuffer32.num_cliprects),
                                     "m" (*__cil_tmp62), "i" (-14), "0" (__pu_err___3));
                goto ldv_34878;
                case_4___3:
                __cil_tmp63 = & cmdbuffer->num_cliprects;
                __cil_tmp64 = (struct __large_struct *)__cil_tmp63;
                __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___3): "ir" (cmdbuffer32.num_cliprects),
                                     "m" (*__cil_tmp64), "i" (-14), "0" (__pu_err___3));
                goto ldv_34878;
                __cil_tmp65 = & cmdbuffer->num_cliprects;
                __cil_tmp66 = (struct __large_struct *)__cil_tmp65;
                __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___3): "er" (cmdbuffer32.num_cliprects),
                                     "m" (*__cil_tmp66), "i" (-14), "0" (__pu_err___3));
                goto ldv_34878;
                switch_default___3:
                {
                __put_user_bad();
                }
              } else {

              }
            }
            ldv_34878: ;
            if (__pu_err___3 != 0) {
              return (-14);
            } else {
              __pu_err___4 = 0;
              if (1) {
                goto case_8___4;
              } else {
                goto switch_default___4;
                if (0) {
                  __cil_tmp67 = (unsigned long )cmdbuffer32.cliprects;
                  __cil_tmp68 = & cmdbuffer->cliprects;
                  __cil_tmp69 = (struct __large_struct *)__cil_tmp68;
                  __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___4): "iq" ((struct drm_clip_rect *)__cil_tmp67),
                                       "m" (*__cil_tmp69), "i" (-14), "0" (__pu_err___4));
                  goto ldv_34886;
                  __cil_tmp70 = (unsigned long )cmdbuffer32.cliprects;
                  __cil_tmp71 = & cmdbuffer->cliprects;
                  __cil_tmp72 = (struct __large_struct *)__cil_tmp71;
                  __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___4): "ir" ((struct drm_clip_rect *)__cil_tmp70),
                                       "m" (*__cil_tmp72), "i" (-14), "0" (__pu_err___4));
                  goto ldv_34886;
                  __cil_tmp73 = (unsigned long )cmdbuffer32.cliprects;
                  __cil_tmp74 = & cmdbuffer->cliprects;
                  __cil_tmp75 = (struct __large_struct *)__cil_tmp74;
                  __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___4): "ir" ((struct drm_clip_rect *)__cil_tmp73),
                                       "m" (*__cil_tmp75), "i" (-14), "0" (__pu_err___4));
                  goto ldv_34886;
                  case_8___4:
                  __cil_tmp76 = (unsigned long )cmdbuffer32.cliprects;
                  __cil_tmp77 = & cmdbuffer->cliprects;
                  __cil_tmp78 = (struct __large_struct *)__cil_tmp77;
                  __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___4): "er" ((struct drm_clip_rect *)__cil_tmp76),
                                       "m" (*__cil_tmp78), "i" (-14), "0" (__pu_err___4));
                  goto ldv_34886;
                  switch_default___4:
                  {
                  __put_user_bad();
                  }
                } else {

                }
              }
              ldv_34886: ;
              if (__pu_err___4 != 0) {
                return (-14);
              } else {

              }
            }
          }
        }
      }
    }
  }
  {
  __cil_tmp79 = (unsigned long )cmdbuffer;
  tmp___3 = drm_ioctl(file, 1075864651U, __cil_tmp79);
  }
  return ((int )tmp___3);
}
}
static int compat_i915_irq_emit(struct file *file , unsigned int cmd , unsigned long arg )
{ drm_i915_irq_emit32_t req32 ;
  drm_i915_irq_emit_t *request ;
  unsigned long tmp ;
  void *tmp___0 ;
  unsigned long flag ;
  unsigned long roksum ;
  struct thread_info *tmp___1 ;
  long tmp___2 ;
  int __pu_err ;
  long tmp___3 ;
  void *__cil_tmp14 ;
  void const *__cil_tmp15 ;
  int __cil_tmp16 ;
  long __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  int **__cil_tmp19 ;
  struct __large_struct *__cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  int **__cil_tmp22 ;
  struct __large_struct *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  int **__cil_tmp25 ;
  struct __large_struct *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  int **__cil_tmp28 ;
  struct __large_struct *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;

  {
  {
  __cil_tmp14 = (void *)(& req32);
  __cil_tmp15 = (void const *)arg;
  tmp = copy_from_user(__cil_tmp14, __cil_tmp15, 4UL);
  }
  if (tmp != 0UL) {
    return (-14);
  } else {

  }
  {
  tmp___0 = compat_alloc_user_space(8UL);
  request = (drm_i915_irq_emit_t *)tmp___0;
  tmp___1 = current_thread_info();
  __asm__ ("add %3,%1 ; sbb %0,%0 ; cmp %1,%4 ; sbb $0,%0": "=&r" (flag), "=r" (roksum): "1" (request),
            "g" (8L), "rm" (tmp___1->addr_limit.seg));
  __cil_tmp16 = flag == 0UL;
  __cil_tmp17 = (long )__cil_tmp16;
  tmp___2 = __builtin_expect(__cil_tmp17, 1L);
  }
  if (tmp___2 == 0L) {
    return (-14);
  } else {
    __pu_err = 0;
    if (1) {
      goto case_8;
    } else {
      goto switch_default;
      if (0) {
        __cil_tmp18 = (unsigned long )req32.irq_seq;
        __cil_tmp19 = & request->irq_seq;
        __cil_tmp20 = (struct __large_struct *)__cil_tmp19;
        __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "iq" ((int *)__cil_tmp18),
                             "m" (*__cil_tmp20), "i" (-14), "0" (__pu_err));
        goto ldv_34907;
        __cil_tmp21 = (unsigned long )req32.irq_seq;
        __cil_tmp22 = & request->irq_seq;
        __cil_tmp23 = (struct __large_struct *)__cil_tmp22;
        __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" ((int *)__cil_tmp21),
                             "m" (*__cil_tmp23), "i" (-14), "0" (__pu_err));
        goto ldv_34907;
        __cil_tmp24 = (unsigned long )req32.irq_seq;
        __cil_tmp25 = & request->irq_seq;
        __cil_tmp26 = (struct __large_struct *)__cil_tmp25;
        __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" ((int *)__cil_tmp24),
                             "m" (*__cil_tmp26), "i" (-14), "0" (__pu_err));
        goto ldv_34907;
        case_8:
        __cil_tmp27 = (unsigned long )req32.irq_seq;
        __cil_tmp28 = & request->irq_seq;
        __cil_tmp29 = (struct __large_struct *)__cil_tmp28;
        __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "er" ((int *)__cil_tmp27),
                             "m" (*__cil_tmp29), "i" (-14), "0" (__pu_err));
        goto ldv_34907;
        switch_default:
        {
        __put_user_bad();
        }
      } else {

      }
    }
    ldv_34907: ;
    if (__pu_err != 0) {
      return (-14);
    } else {

    }
  }
  {
  __cil_tmp30 = (unsigned long )request;
  tmp___3 = drm_ioctl(file, 3221775428U, __cil_tmp30);
  }
  return ((int )tmp___3);
}
}
static int compat_i915_getparam(struct file *file , unsigned int cmd , unsigned long arg )
{ drm_i915_getparam32_t req32 ;
  drm_i915_getparam_t *request ;
  unsigned long tmp ;
  void *tmp___0 ;
  unsigned long flag ;
  unsigned long roksum ;
  struct thread_info *tmp___1 ;
  long tmp___2 ;
  int __pu_err ;
  int __pu_err___0 ;
  long tmp___3 ;
  void *__cil_tmp15 ;
  void const *__cil_tmp16 ;
  int __cil_tmp17 ;
  long __cil_tmp18 ;
  int *__cil_tmp19 ;
  struct __large_struct *__cil_tmp20 ;
  int *__cil_tmp21 ;
  struct __large_struct *__cil_tmp22 ;
  int *__cil_tmp23 ;
  struct __large_struct *__cil_tmp24 ;
  int *__cil_tmp25 ;
  struct __large_struct *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  int **__cil_tmp28 ;
  struct __large_struct *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  int **__cil_tmp31 ;
  struct __large_struct *__cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  int **__cil_tmp34 ;
  struct __large_struct *__cil_tmp35 ;
  unsigned long __cil_tmp36 ;
  int **__cil_tmp37 ;
  struct __large_struct *__cil_tmp38 ;
  unsigned long __cil_tmp39 ;

  {
  {
  __cil_tmp15 = (void *)(& req32);
  __cil_tmp16 = (void const *)arg;
  tmp = copy_from_user(__cil_tmp15, __cil_tmp16, 8UL);
  }
  if (tmp != 0UL) {
    return (-14);
  } else {

  }
  {
  tmp___0 = compat_alloc_user_space(16UL);
  request = (drm_i915_getparam_t *)tmp___0;
  tmp___1 = current_thread_info();
  __asm__ ("add %3,%1 ; sbb %0,%0 ; cmp %1,%4 ; sbb $0,%0": "=&r" (flag), "=r" (roksum): "1" (request),
            "g" (16L), "rm" (tmp___1->addr_limit.seg));
  __cil_tmp17 = flag == 0UL;
  __cil_tmp18 = (long )__cil_tmp17;
  tmp___2 = __builtin_expect(__cil_tmp18, 1L);
  }
  if (tmp___2 == 0L) {
    return (-14);
  } else {
    __pu_err = 0;
    if (1) {
      goto case_4;
    } else {
      goto switch_default;
      if (0) {
        __cil_tmp19 = & request->param;
        __cil_tmp20 = (struct __large_struct *)__cil_tmp19;
        __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "iq" (req32.param),
                             "m" (*__cil_tmp20), "i" (-14), "0" (__pu_err));
        goto ldv_34929;
        __cil_tmp21 = & request->param;
        __cil_tmp22 = (struct __large_struct *)__cil_tmp21;
        __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" (req32.param),
                             "m" (*__cil_tmp22), "i" (-14), "0" (__pu_err));
        goto ldv_34929;
        case_4:
        __cil_tmp23 = & request->param;
        __cil_tmp24 = (struct __large_struct *)__cil_tmp23;
        __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" (req32.param),
                             "m" (*__cil_tmp24), "i" (-14), "0" (__pu_err));
        goto ldv_34929;
        __cil_tmp25 = & request->param;
        __cil_tmp26 = (struct __large_struct *)__cil_tmp25;
        __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "er" (req32.param),
                             "m" (*__cil_tmp26), "i" (-14), "0" (__pu_err));
        goto ldv_34929;
        switch_default:
        {
        __put_user_bad();
        }
      } else {

      }
    }
    ldv_34929: ;
    if (__pu_err != 0) {
      return (-14);
    } else {
      __pu_err___0 = 0;
      if (1) {
        goto case_8___0;
      } else {
        goto switch_default___0;
        if (0) {
          __cil_tmp27 = (unsigned long )req32.value;
          __cil_tmp28 = & request->value;
          __cil_tmp29 = (struct __large_struct *)__cil_tmp28;
          __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "iq" ((int *)__cil_tmp27),
                               "m" (*__cil_tmp29), "i" (-14), "0" (__pu_err___0));
          goto ldv_34937;
          __cil_tmp30 = (unsigned long )req32.value;
          __cil_tmp31 = & request->value;
          __cil_tmp32 = (struct __large_struct *)__cil_tmp31;
          __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "ir" ((int *)__cil_tmp30),
                               "m" (*__cil_tmp32), "i" (-14), "0" (__pu_err___0));
          goto ldv_34937;
          __cil_tmp33 = (unsigned long )req32.value;
          __cil_tmp34 = & request->value;
          __cil_tmp35 = (struct __large_struct *)__cil_tmp34;
          __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "ir" ((int *)__cil_tmp33),
                               "m" (*__cil_tmp35), "i" (-14), "0" (__pu_err___0));
          goto ldv_34937;
          case_8___0:
          __cil_tmp36 = (unsigned long )req32.value;
          __cil_tmp37 = & request->value;
          __cil_tmp38 = (struct __large_struct *)__cil_tmp37;
          __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "er" ((int *)__cil_tmp36),
                               "m" (*__cil_tmp38), "i" (-14), "0" (__pu_err___0));
          goto ldv_34937;
          switch_default___0:
          {
          __put_user_bad();
          }
        } else {

        }
      }
      ldv_34937: ;
      if (__pu_err___0 != 0) {
        return (-14);
      } else {

      }
    }
  }
  {
  __cil_tmp39 = (unsigned long )request;
  tmp___3 = drm_ioctl(file, 3222299718U, __cil_tmp39);
  }
  return ((int )tmp___3);
}
}
static int compat_i915_alloc(struct file *file , unsigned int cmd , unsigned long arg )
{ drm_i915_mem_alloc32_t req32 ;
  drm_i915_mem_alloc_t *request ;
  unsigned long tmp ;
  void *tmp___0 ;
  unsigned long flag ;
  unsigned long roksum ;
  struct thread_info *tmp___1 ;
  long tmp___2 ;
  int __pu_err ;
  int __pu_err___0 ;
  int __pu_err___1 ;
  int __pu_err___2 ;
  long tmp___3 ;
  void *__cil_tmp17 ;
  void const *__cil_tmp18 ;
  int __cil_tmp19 ;
  long __cil_tmp20 ;
  int *__cil_tmp21 ;
  struct __large_struct *__cil_tmp22 ;
  int *__cil_tmp23 ;
  struct __large_struct *__cil_tmp24 ;
  int *__cil_tmp25 ;
  struct __large_struct *__cil_tmp26 ;
  int *__cil_tmp27 ;
  struct __large_struct *__cil_tmp28 ;
  int *__cil_tmp29 ;
  struct __large_struct *__cil_tmp30 ;
  int *__cil_tmp31 ;
  struct __large_struct *__cil_tmp32 ;
  int *__cil_tmp33 ;
  struct __large_struct *__cil_tmp34 ;
  int *__cil_tmp35 ;
  struct __large_struct *__cil_tmp36 ;
  int *__cil_tmp37 ;
  struct __large_struct *__cil_tmp38 ;
  int *__cil_tmp39 ;
  struct __large_struct *__cil_tmp40 ;
  int *__cil_tmp41 ;
  struct __large_struct *__cil_tmp42 ;
  int *__cil_tmp43 ;
  struct __large_struct *__cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  int **__cil_tmp46 ;
  struct __large_struct *__cil_tmp47 ;
  unsigned long __cil_tmp48 ;
  int **__cil_tmp49 ;
  struct __large_struct *__cil_tmp50 ;
  unsigned long __cil_tmp51 ;
  int **__cil_tmp52 ;
  struct __large_struct *__cil_tmp53 ;
  unsigned long __cil_tmp54 ;
  int **__cil_tmp55 ;
  struct __large_struct *__cil_tmp56 ;
  unsigned long __cil_tmp57 ;

  {
  {
  __cil_tmp17 = (void *)(& req32);
  __cil_tmp18 = (void const *)arg;
  tmp = copy_from_user(__cil_tmp17, __cil_tmp18, 16UL);
  }
  if (tmp != 0UL) {
    return (-14);
  } else {

  }
  {
  tmp___0 = compat_alloc_user_space(24UL);
  request = (drm_i915_mem_alloc_t *)tmp___0;
  tmp___1 = current_thread_info();
  __asm__ ("add %3,%1 ; sbb %0,%0 ; cmp %1,%4 ; sbb $0,%0": "=&r" (flag), "=r" (roksum): "1" (request),
            "g" (24L), "rm" (tmp___1->addr_limit.seg));
  __cil_tmp19 = flag == 0UL;
  __cil_tmp20 = (long )__cil_tmp19;
  tmp___2 = __builtin_expect(__cil_tmp20, 1L);
  }
  if (tmp___2 == 0L) {
    return (-14);
  } else {
    __pu_err = 0;
    if (1) {
      goto case_4;
    } else {
      goto switch_default;
      if (0) {
        __cil_tmp21 = & request->region;
        __cil_tmp22 = (struct __large_struct *)__cil_tmp21;
        __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "iq" (req32.region),
                             "m" (*__cil_tmp22), "i" (-14), "0" (__pu_err));
        goto ldv_34961;
        __cil_tmp23 = & request->region;
        __cil_tmp24 = (struct __large_struct *)__cil_tmp23;
        __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" (req32.region),
                             "m" (*__cil_tmp24), "i" (-14), "0" (__pu_err));
        goto ldv_34961;
        case_4:
        __cil_tmp25 = & request->region;
        __cil_tmp26 = (struct __large_struct *)__cil_tmp25;
        __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" (req32.region),
                             "m" (*__cil_tmp26), "i" (-14), "0" (__pu_err));
        goto ldv_34961;
        __cil_tmp27 = & request->region;
        __cil_tmp28 = (struct __large_struct *)__cil_tmp27;
        __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "er" (req32.region),
                             "m" (*__cil_tmp28), "i" (-14), "0" (__pu_err));
        goto ldv_34961;
        switch_default:
        {
        __put_user_bad();
        }
      } else {

      }
    }
    ldv_34961: ;
    if (__pu_err != 0) {
      return (-14);
    } else {
      __pu_err___0 = 0;
      if (1) {
        goto case_4___0;
      } else {
        goto switch_default___0;
        if (0) {
          __cil_tmp29 = & request->alignment;
          __cil_tmp30 = (struct __large_struct *)__cil_tmp29;
          __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "iq" (req32.alignment),
                               "m" (*__cil_tmp30), "i" (-14), "0" (__pu_err___0));
          goto ldv_34969;
          __cil_tmp31 = & request->alignment;
          __cil_tmp32 = (struct __large_struct *)__cil_tmp31;
          __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "ir" (req32.alignment),
                               "m" (*__cil_tmp32), "i" (-14), "0" (__pu_err___0));
          goto ldv_34969;
          case_4___0:
          __cil_tmp33 = & request->alignment;
          __cil_tmp34 = (struct __large_struct *)__cil_tmp33;
          __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "ir" (req32.alignment),
                               "m" (*__cil_tmp34), "i" (-14), "0" (__pu_err___0));
          goto ldv_34969;
          __cil_tmp35 = & request->alignment;
          __cil_tmp36 = (struct __large_struct *)__cil_tmp35;
          __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "er" (req32.alignment),
                               "m" (*__cil_tmp36), "i" (-14), "0" (__pu_err___0));
          goto ldv_34969;
          switch_default___0:
          {
          __put_user_bad();
          }
        } else {

        }
      }
      ldv_34969: ;
      if (__pu_err___0 != 0) {
        return (-14);
      } else {
        __pu_err___1 = 0;
        if (1) {
          goto case_4___1;
        } else {
          goto switch_default___1;
          if (0) {
            __cil_tmp37 = & request->size;
            __cil_tmp38 = (struct __large_struct *)__cil_tmp37;
            __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "iq" (req32.size),
                                 "m" (*__cil_tmp38), "i" (-14), "0" (__pu_err___1));
            goto ldv_34977;
            __cil_tmp39 = & request->size;
            __cil_tmp40 = (struct __large_struct *)__cil_tmp39;
            __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "ir" (req32.size),
                                 "m" (*__cil_tmp40), "i" (-14), "0" (__pu_err___1));
            goto ldv_34977;
            case_4___1:
            __cil_tmp41 = & request->size;
            __cil_tmp42 = (struct __large_struct *)__cil_tmp41;
            __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "ir" (req32.size),
                                 "m" (*__cil_tmp42), "i" (-14), "0" (__pu_err___1));
            goto ldv_34977;
            __cil_tmp43 = & request->size;
            __cil_tmp44 = (struct __large_struct *)__cil_tmp43;
            __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "er" (req32.size),
                                 "m" (*__cil_tmp44), "i" (-14), "0" (__pu_err___1));
            goto ldv_34977;
            switch_default___1:
            {
            __put_user_bad();
            }
          } else {

          }
        }
        ldv_34977: ;
        if (__pu_err___1 != 0) {
          return (-14);
        } else {
          __pu_err___2 = 0;
          if (1) {
            goto case_8___2;
          } else {
            goto switch_default___2;
            if (0) {
              __cil_tmp45 = (unsigned long )req32.region_offset;
              __cil_tmp46 = & request->region_offset;
              __cil_tmp47 = (struct __large_struct *)__cil_tmp46;
              __asm__ volatile ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "iq" ((int *)__cil_tmp45),
                                   "m" (*__cil_tmp47), "i" (-14), "0" (__pu_err___2));
              goto ldv_34985;
              __cil_tmp48 = (unsigned long )req32.region_offset;
              __cil_tmp49 = & request->region_offset;
              __cil_tmp50 = (struct __large_struct *)__cil_tmp49;
              __asm__ volatile ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "ir" ((int *)__cil_tmp48),
                                   "m" (*__cil_tmp50), "i" (-14), "0" (__pu_err___2));
              goto ldv_34985;
              __cil_tmp51 = (unsigned long )req32.region_offset;
              __cil_tmp52 = & request->region_offset;
              __cil_tmp53 = (struct __large_struct *)__cil_tmp52;
              __asm__ volatile ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "ir" ((int *)__cil_tmp51),
                                   "m" (*__cil_tmp53), "i" (-14), "0" (__pu_err___2));
              goto ldv_34985;
              case_8___2:
              __cil_tmp54 = (unsigned long )req32.region_offset;
              __cil_tmp55 = & request->region_offset;
              __cil_tmp56 = (struct __large_struct *)__cil_tmp55;
              __asm__ volatile ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "er" ((int *)__cil_tmp54),
                                   "m" (*__cil_tmp56), "i" (-14), "0" (__pu_err___2));
              goto ldv_34985;
              switch_default___2:
              {
              __put_user_bad();
              }
            } else {

            }
          }
          ldv_34985: ;
          if (__pu_err___2 != 0) {
            return (-14);
          } else {

          }
        }
      }
    }
  }
  {
  __cil_tmp57 = (unsigned long )request;
  tmp___3 = drm_ioctl(file, 3222824008U, __cil_tmp57);
  }
  return ((int )tmp___3);
}
}
drm_ioctl_compat_t *i915_compat_ioctls[12U] =
  { (drm_ioctl_compat_t *)0, (drm_ioctl_compat_t *)0, (drm_ioctl_compat_t *)0, & compat_i915_batchbuffer,
        & compat_i915_irq_emit, (drm_ioctl_compat_t *)0, & compat_i915_getparam, (drm_ioctl_compat_t *)0,
        & compat_i915_alloc, (drm_ioctl_compat_t *)0, (drm_ioctl_compat_t *)0, & compat_i915_cmdbuffer};
long i915_compat_ioctl(struct file *filp , unsigned int cmd , unsigned long arg )
{ unsigned int nr ;
  drm_ioctl_compat_t *fn ;
  int ret ;
  long tmp ;
  long tmp___0 ;
  drm_ioctl_compat_t *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  unsigned long __cil_tmp11 ;

  {
  nr = cmd & 255U;
  fn = (drm_ioctl_compat_t *)0;
  if (nr <= 63U) {
    {
    tmp = drm_compat_ioctl(filp, cmd, arg);
    }
    return (tmp);
  } else {

  }
  if (nr <= 75U) {
    fn = i915_compat_ioctls[nr - 64U];
  } else {

  }
  {
  __cil_tmp9 = (drm_ioctl_compat_t *)0;
  __cil_tmp10 = (unsigned long )__cil_tmp9;
  __cil_tmp11 = (unsigned long )fn;
  if (__cil_tmp11 != __cil_tmp10) {
    {
    ret = (*fn)(filp, cmd, arg);
    }
  } else {
    {
    tmp___0 = drm_ioctl(filp, cmd, arg);
    ret = (int )tmp___0;
    }
  }
  }
  return ((long )ret);
}
}
extern acpi_status acpi_get_name(acpi_handle , u32 , struct acpi_buffer * ) ;
extern acpi_status acpi_get_handle(acpi_handle , acpi_string , acpi_handle ** ) ;
extern acpi_status acpi_evaluate_object(acpi_handle , acpi_string , struct acpi_object_list * ,
                                        struct acpi_buffer * ) ;
static struct intel_dsm_priv intel_dsm_priv ;
static u8 const intel_dsm_guid[16U] =
  { (u8 const )211U, (u8 const )115U, (u8 const )216U, (u8 const )126U,
        (u8 const )208U, (u8 const )194U, (u8 const )79U, (u8 const )78U,
        (u8 const )168U, (u8 const )84U, (u8 const )15U, (u8 const )19U,
        (u8 const )23U, (u8 const )176U, (u8 const )28U, (u8 const )44U};
static int intel_dsm(acpi_handle handle , int func , int arg )
{ struct acpi_buffer output ;
  struct acpi_object_list input ;
  union acpi_object params[4U] ;
  union acpi_object *obj ;
  u32 result ;
  int ret ;
  acpi_status tmp ;
  char *__cil_tmp11 ;
  acpi_object_type __cil_tmp12 ;
  int __cil_tmp13 ;
  acpi_object_type __cil_tmp14 ;
  int __cil_tmp15 ;
  u64 __cil_tmp16 ;
  u32 __cil_tmp17 ;
  u8 *__cil_tmp18 ;
  u8 *__cil_tmp19 ;
  u8 __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  u8 *__cil_tmp23 ;
  u8 *__cil_tmp24 ;
  u8 __cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  u8 *__cil_tmp28 ;
  u8 *__cil_tmp29 ;
  u8 __cil_tmp30 ;
  int __cil_tmp31 ;
  int __cil_tmp32 ;
  u8 *__cil_tmp33 ;
  u8 __cil_tmp34 ;
  int __cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  int __cil_tmp38 ;
  void const *__cil_tmp39 ;

  {
  {
  output.length = 1152921504606846975ULL;
  output.pointer = (void *)0;
  ret = 0;
  input.count = 4U;
  input.pointer = (union acpi_object *)(& params);
  params[0].type = 3U;
  params[0].buffer.length = 16U;
  params[0].buffer.pointer = (u8 *)(& intel_dsm_guid);
  params[1].type = 1U;
  params[1].integer.value = 1ULL;
  params[2].type = 1U;
  params[2].integer.value = (u64 )func;
  params[3].type = 1U;
  params[3].integer.value = (u64 )arg;
  __cil_tmp11 = (char *)"_DSM";
  tmp = acpi_evaluate_object(handle, __cil_tmp11, & input, & output);
  ret = (int )tmp;
  }
  if (ret != 0) {
    {
    drm_ut_debug_printk(2U, "drm", "intel_dsm", "failed to evaluate _DSM: %d\n", ret);
    }
    return (ret);
  } else {

  }
  obj = (union acpi_object *)output.pointer;
  result = 0U;
  {
  __cil_tmp12 = obj->type;
  __cil_tmp13 = (int )__cil_tmp12;
  if (__cil_tmp13 == 1) {
    goto case_1;
  } else {
    {
    __cil_tmp14 = obj->type;
    __cil_tmp15 = (int )__cil_tmp14;
    if (__cil_tmp15 == 3) {
      goto case_3;
    } else {
      goto switch_default;
      if (0) {
        case_1:
        __cil_tmp16 = obj->integer.value;
        result = (u32 )__cil_tmp16;
        goto ldv_36907;
        case_3: ;
        {
        __cil_tmp17 = obj->buffer.length;
        if (__cil_tmp17 == 4U) {
          __cil_tmp18 = obj->buffer.pointer;
          __cil_tmp19 = __cil_tmp18 + 3UL;
          __cil_tmp20 = *__cil_tmp19;
          __cil_tmp21 = (int )__cil_tmp20;
          __cil_tmp22 = __cil_tmp21 << 24;
          __cil_tmp23 = obj->buffer.pointer;
          __cil_tmp24 = __cil_tmp23 + 2UL;
          __cil_tmp25 = *__cil_tmp24;
          __cil_tmp26 = (int )__cil_tmp25;
          __cil_tmp27 = __cil_tmp26 << 16;
          __cil_tmp28 = obj->buffer.pointer;
          __cil_tmp29 = __cil_tmp28 + 1UL;
          __cil_tmp30 = *__cil_tmp29;
          __cil_tmp31 = (int )__cil_tmp30;
          __cil_tmp32 = __cil_tmp31 << 8;
          __cil_tmp33 = obj->buffer.pointer;
          __cil_tmp34 = *__cil_tmp33;
          __cil_tmp35 = (int )__cil_tmp34;
          __cil_tmp36 = __cil_tmp35 | __cil_tmp32;
          __cil_tmp37 = __cil_tmp36 | __cil_tmp27;
          __cil_tmp38 = __cil_tmp37 | __cil_tmp22;
          result = (u32 )__cil_tmp38;
          goto ldv_36907;
        } else {

        }
        }
        switch_default:
        ret = -22;
        goto ldv_36907;
      } else {

      }
    }
    }
  }
  }
  ldv_36907: ;
  if (result == 2147483650U) {
    ret = -19;
  } else {

  }
  {
  __cil_tmp39 = (void const *)output.pointer;
  kfree(__cil_tmp39);
  }
  return (ret);
}
}
static char *intel_dsm_port_name(u8 id )
{ int __cil_tmp2 ;
  int __cil_tmp3 ;
  int __cil_tmp4 ;
  int __cil_tmp5 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;

  {
  {
  __cil_tmp2 = (int )id;
  if (__cil_tmp2 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp3 = (int )id;
    if (__cil_tmp3 == 1) {
      goto case_1;
    } else {
      {
      __cil_tmp4 = (int )id;
      if (__cil_tmp4 == 2) {
        goto case_2;
      } else {
        {
        __cil_tmp5 = (int )id;
        if (__cil_tmp5 == 3) {
          goto case_3;
        } else {
          {
          __cil_tmp6 = (int )id;
          if (__cil_tmp6 == 4) {
            goto case_4;
          } else {
            {
            __cil_tmp7 = (int )id;
            if (__cil_tmp7 == 5) {
              goto case_5;
            } else {
              {
              __cil_tmp8 = (int )id;
              if (__cil_tmp8 == 6) {
                goto case_6;
              } else {
                {
                __cil_tmp9 = (int )id;
                if (__cil_tmp9 == 7) {
                  goto case_7;
                } else {
                  {
                  __cil_tmp10 = (int )id;
                  if (__cil_tmp10 == 8) {
                    goto case_8;
                  } else {
                    {
                    __cil_tmp11 = (int )id;
                    if (__cil_tmp11 == 9) {
                      goto case_9;
                    } else {
                      {
                      __cil_tmp12 = (int )id;
                      if (__cil_tmp12 == 10) {
                        goto case_10;
                      } else {
                        {
                        __cil_tmp13 = (int )id;
                        if (__cil_tmp13 == 11) {
                          goto case_11;
                        } else {
                          {
                          __cil_tmp14 = (int )id;
                          if (__cil_tmp14 == 12) {
                            goto case_12;
                          } else {
                            {
                            __cil_tmp15 = (int )id;
                            if (__cil_tmp15 == 13) {
                              goto case_13;
                            } else {
                              {
                              __cil_tmp16 = (int )id;
                              if (__cil_tmp16 == 14) {
                                goto case_14;
                              } else {
                                goto switch_default;
                                if (0) {
                                  case_0: ;
                                  return ((char *)"Reserved");
                                  case_1: ;
                                  return ((char *)"Analog VGA");
                                  case_2: ;
                                  return ((char *)"LVDS");
                                  case_3: ;
                                  return ((char *)"Reserved");
                                  case_4: ;
                                  return ((char *)"HDMI/DVI_B");
                                  case_5: ;
                                  return ((char *)"HDMI/DVI_C");
                                  case_6: ;
                                  return ((char *)"HDMI/DVI_D");
                                  case_7: ;
                                  return ((char *)"DisplayPort_A");
                                  case_8: ;
                                  return ((char *)"DisplayPort_B");
                                  case_9: ;
                                  return ((char *)"DisplayPort_C");
                                  case_10: ;
                                  return ((char *)"DisplayPort_D");
                                  case_11: ;
                                  case_12: ;
                                  case_13: ;
                                  return ((char *)"Reserved");
                                  case_14: ;
                                  return ((char *)"WiDi");
                                  switch_default: ;
                                  return ((char *)"bad type");
                                } else {

                                }
                              }
                              }
                            }
                            }
                          }
                          }
                        }
                        }
                      }
                      }
                    }
                    }
                  }
                  }
                }
                }
              }
              }
            }
            }
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
}
}
static char *intel_dsm_mux_type(u8 type )
{ int __cil_tmp2 ;
  int __cil_tmp3 ;
  int __cil_tmp4 ;
  int __cil_tmp5 ;

  {
  {
  __cil_tmp2 = (int )type;
  if (__cil_tmp2 == 0) {
    goto case_0;
  } else {
    {
    __cil_tmp3 = (int )type;
    if (__cil_tmp3 == 1) {
      goto case_1;
    } else {
      {
      __cil_tmp4 = (int )type;
      if (__cil_tmp4 == 2) {
        goto case_2;
      } else {
        {
        __cil_tmp5 = (int )type;
        if (__cil_tmp5 == 3) {
          goto case_3;
        } else {
          goto switch_default;
          if (0) {
            case_0: ;
            return ((char *)"unknown");
            case_1: ;
            return ((char *)"No MUX, iGPU only");
            case_2: ;
            return ((char *)"No MUX, dGPU only");
            case_3: ;
            return ((char *)"MUXed between iGPU and dGPU");
            switch_default: ;
            return ((char *)"bad type");
          } else {

          }
        }
        }
      }
      }
    }
    }
  }
  }
}
}
static void intel_dsm_platform_mux_info(void)
{ struct acpi_buffer output ;
  struct acpi_object_list input ;
  union acpi_object params[4U] ;
  union acpi_object *pkg ;
  int i ;
  int ret ;
  acpi_status tmp ;
  union acpi_object *connector_count ;
  union acpi_object *obj ;
  union acpi_object *connector_id ;
  union acpi_object *info ;
  char *tmp___0 ;
  char *tmp___1 ;
  char *tmp___2 ;
  char *tmp___3 ;
  char *__cil_tmp16 ;
  acpi_object_type __cil_tmp17 ;
  u64 __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  union acpi_object *__cil_tmp20 ;
  union acpi_object *__cil_tmp21 ;
  u64 __cil_tmp22 ;
  u8 *__cil_tmp23 ;
  u8 __cil_tmp24 ;
  int __cil_tmp25 ;
  u8 __cil_tmp26 ;
  u8 *__cil_tmp27 ;
  u8 *__cil_tmp28 ;
  u8 __cil_tmp29 ;
  int __cil_tmp30 ;
  u8 __cil_tmp31 ;
  u8 *__cil_tmp32 ;
  u8 *__cil_tmp33 ;
  u8 __cil_tmp34 ;
  int __cil_tmp35 ;
  u8 __cil_tmp36 ;
  u8 *__cil_tmp37 ;
  u8 *__cil_tmp38 ;
  u8 __cil_tmp39 ;
  int __cil_tmp40 ;
  u8 __cil_tmp41 ;
  u32 __cil_tmp42 ;
  u32 __cil_tmp43 ;
  void const *__cil_tmp44 ;

  {
  {
  output.length = 1152921504606846975ULL;
  output.pointer = (void *)0;
  input.count = 4U;
  input.pointer = (union acpi_object *)(& params);
  params[0].type = 3U;
  params[0].buffer.length = 16U;
  params[0].buffer.pointer = (u8 *)(& intel_dsm_guid);
  params[1].type = 1U;
  params[1].integer.value = 1ULL;
  params[2].type = 1U;
  params[2].integer.value = 1ULL;
  params[3].type = 1U;
  params[3].integer.value = 0ULL;
  __cil_tmp16 = (char *)"_DSM";
  tmp = acpi_evaluate_object(intel_dsm_priv.dhandle, __cil_tmp16, & input, & output);
  ret = (int )tmp;
  }
  if (ret != 0) {
    {
    drm_ut_debug_printk(2U, "drm", "intel_dsm_platform_mux_info", "failed to evaluate _DSM: %d\n",
                        ret);
    }
    goto out;
  } else {

  }
  pkg = (union acpi_object *)output.pointer;
  {
  __cil_tmp17 = pkg->type;
  if (__cil_tmp17 == 4U) {
    {
    connector_count = pkg->package.elements;
    __cil_tmp18 = connector_count->integer.value;
    drm_ut_debug_printk(2U, "drm", "intel_dsm_platform_mux_info", "MUX info connectors: %lld\n",
                        __cil_tmp18);
    i = 1;
    }
    goto ldv_36953;
    ldv_36952:
    {
    __cil_tmp19 = (unsigned long )i;
    __cil_tmp20 = pkg->package.elements;
    obj = __cil_tmp20 + __cil_tmp19;
    connector_id = obj->package.elements;
    __cil_tmp21 = obj->package.elements;
    info = __cil_tmp21 + 1UL;
    __cil_tmp22 = connector_id->integer.value;
    drm_ut_debug_printk(2U, "drm", "intel_dsm_platform_mux_info", "Connector id: 0x%016llx\n",
                        __cil_tmp22);
    __cil_tmp23 = info->buffer.pointer;
    __cil_tmp24 = *__cil_tmp23;
    __cil_tmp25 = (int )__cil_tmp24;
    __cil_tmp26 = (u8 )__cil_tmp25;
    tmp___0 = intel_dsm_port_name(__cil_tmp26);
    drm_ut_debug_printk(2U, "drm", "intel_dsm_platform_mux_info", "  port id: %s\n",
                        tmp___0);
    __cil_tmp27 = info->buffer.pointer;
    __cil_tmp28 = __cil_tmp27 + 1UL;
    __cil_tmp29 = *__cil_tmp28;
    __cil_tmp30 = (int )__cil_tmp29;
    __cil_tmp31 = (u8 )__cil_tmp30;
    tmp___1 = intel_dsm_mux_type(__cil_tmp31);
    drm_ut_debug_printk(2U, "drm", "intel_dsm_platform_mux_info", "  display mux info: %s\n",
                        tmp___1);
    __cil_tmp32 = info->buffer.pointer;
    __cil_tmp33 = __cil_tmp32 + 2UL;
    __cil_tmp34 = *__cil_tmp33;
    __cil_tmp35 = (int )__cil_tmp34;
    __cil_tmp36 = (u8 )__cil_tmp35;
    tmp___2 = intel_dsm_mux_type(__cil_tmp36);
    drm_ut_debug_printk(2U, "drm", "intel_dsm_platform_mux_info", "  aux/dc mux info: %s\n",
                        tmp___2);
    __cil_tmp37 = info->buffer.pointer;
    __cil_tmp38 = __cil_tmp37 + 3UL;
    __cil_tmp39 = *__cil_tmp38;
    __cil_tmp40 = (int )__cil_tmp39;
    __cil_tmp41 = (u8 )__cil_tmp40;
    tmp___3 = intel_dsm_mux_type(__cil_tmp41);
    drm_ut_debug_printk(2U, "drm", "intel_dsm_platform_mux_info", "  hpd mux info: %s\n",
                        tmp___3);
    i = i + 1;
    }
    ldv_36953: ;
    {
    __cil_tmp42 = pkg->package.count;
    __cil_tmp43 = (u32 )i;
    if (__cil_tmp43 < __cil_tmp42) {
      goto ldv_36952;
    } else {
      goto ldv_36954;
    }
    }
    ldv_36954: ;
  } else {
    {
    drm_err("intel_dsm_platform_mux_info", "MUX INFO call failed\n");
    }
  }
  }
  out:
  {
  __cil_tmp44 = (void const *)output.pointer;
  kfree(__cil_tmp44);
  }
  return;
}
}
static bool intel_dsm_pci_probe(struct pci_dev *pdev )
{ acpi_handle dhandle ;
  acpi_handle intel_handle ;
  acpi_status status ;
  int ret ;
  acpi_handle __cil_tmp6 ;
  unsigned long __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  char *__cil_tmp9 ;
  acpi_handle **__cil_tmp10 ;

  {
  dhandle = pdev->dev.archdata.acpi_handle;
  {
  __cil_tmp6 = (acpi_handle )0;
  __cil_tmp7 = (unsigned long )__cil_tmp6;
  __cil_tmp8 = (unsigned long )dhandle;
  if (__cil_tmp8 == __cil_tmp7) {
    return ((bool )0);
  } else {

  }
  }
  {
  __cil_tmp9 = (char *)"_DSM";
  __cil_tmp10 = (acpi_handle **)(& intel_handle);
  status = acpi_get_handle(dhandle, __cil_tmp9, __cil_tmp10);
  }
  if (status != 0U) {
    {
    drm_ut_debug_printk(4U, "drm", "intel_dsm_pci_probe", "no _DSM method for intel device\n");
    }
    return ((bool )0);
  } else {

  }
  {
  ret = intel_dsm(dhandle, 0, 0);
  }
  if (ret < 0) {
    {
    drm_err("intel_dsm_pci_probe", "failed to get supported _DSM functions\n");
    }
    return ((bool )0);
  } else {

  }
  {
  intel_dsm_priv.dhandle = dhandle;
  intel_dsm_platform_mux_info();
  }
  return ((bool )1);
}
}
static bool intel_dsm_detect(void)
{ char acpi_method_name[255U] ;
  struct acpi_buffer buffer ;
  struct pci_dev *pdev ;
  bool has_dsm ;
  int vga_count ;
  bool tmp ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  struct pci_dev *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned long __cil_tmp13 ;
  char *__cil_tmp14 ;

  {
  acpi_method_name[0] = (char)0;
  buffer.length = 255ULL;
  buffer.pointer = (void *)(& acpi_method_name);
  pdev = (struct pci_dev *)0;
  has_dsm = (bool )0;
  vga_count = 0;
  goto ldv_36972;
  ldv_36971:
  {
  vga_count = vga_count + 1;
  tmp = intel_dsm_pci_probe(pdev);
  __cil_tmp7 = (int )tmp;
  __cil_tmp8 = (int )has_dsm;
  __cil_tmp9 = __cil_tmp8 | __cil_tmp7;
  __cil_tmp10 = __cil_tmp9 != 0;
  has_dsm = (bool )__cil_tmp10;
  }
  ldv_36972:
  {
  pdev = pci_get_class(196608U, pdev);
  }
  {
  __cil_tmp11 = (struct pci_dev *)0;
  __cil_tmp12 = (unsigned long )__cil_tmp11;
  __cil_tmp13 = (unsigned long )pdev;
  if (__cil_tmp13 != __cil_tmp12) {
    goto ldv_36971;
  } else {
    goto ldv_36973;
  }
  }
  ldv_36973: ;
  if (vga_count == 2) {
    if ((int )has_dsm) {
      {
      acpi_get_name(intel_dsm_priv.dhandle, 0U, & buffer);
      __cil_tmp14 = (char *)(& acpi_method_name);
      drm_ut_debug_printk(2U, "drm", "intel_dsm_detect", "VGA switcheroo: detected DSM switching method %s handle\n",
                          __cil_tmp14);
      }
      return ((bool )1);
    } else {

    }
  } else {

  }
  return ((bool )0);
}
}
void intel_register_dsm_handler(void)
{ bool tmp ;
  int tmp___0 ;

  {
  {
  tmp = intel_dsm_detect();
  }
  if (tmp) {
    tmp___0 = 0;
  } else {
    tmp___0 = 1;
  }
  if (tmp___0) {
    return;
  } else {

  }
  return;
}
}
void intel_unregister_dsm_handler(void)
{

  {
  return;
}
}
int m_run_st ;
int m_run_i ;
int m_run_pc ;
int s_memory0 ;

int s_run_st ;
int s_run_i ;
int s_run_pc ;
int c_m_lock ;
int c_m_ev ;
int c_req_type ;
int c_req_a ;
int c_req_d ;
int c_rsp_type ;
int c_rsp_status ;
int c_rsp_d ;
int c_empty_req ;
int c_empty_rsp ;
int c_read_req_ev ;
int c_write_req_ev ;
int c_read_rsp_ev ;
int c_write_rsp_ev ;
static int d_t ;
static int a_t ;
static int req_t_type ;
static int req_t_a ;
static int req_t_d ;
static int rsp_t_type ;
static int rsp_t_status ;
static int rsp_t_d ;
static int req_tt_type ;
static int req_tt_a ;
static int req_tt_d ;
static int rsp_tt_type ;
static int rsp_tt_status ;
static int rsp_tt_d ;

int s_memory_read(int i)
{
  int x;

  if (i==0)
    x = s_memory0;
  else
    error();

  return (x);
}

void s_memory_write(int i, int v)
{
  if (i==0)
    s_memory0 = v;
  else
    error();

  return;
}


void m_run(void)
{ int d ;
  int a ;
  int req_type ;
  int req_a ;
  int req_d ;
  int rsp_type ;
  int rsp_status ;
  int rsp_d ;
  int req_type___0 ;
  int req_a___0 ;
  int req_d___0 ;
  int rsp_type___0 ;
  int rsp_status___0 ;
  int rsp_d___0 ;

  {
  if ((int )m_run_pc == 0) {
    goto L_MASTER_RUN_ENTRY;
  } else {
    if ((int )m_run_pc == 1) {
      goto L_MASTER_RUN_MUTEX;
    } else {
      if ((int )m_run_pc == 2) {
        goto L_MASTER_RUN_PUT;
      } else {
        if ((int )m_run_pc == 3) {
          goto L_MASTER_RUN_GET;
        } else {
          if ((int )m_run_pc == 4) {
            goto L_MASTER_RUN_MUTEX2;
          } else {
            if ((int )m_run_pc == 5) {
              goto L_MASTER_RUN_PUT2;
            } else {
              if ((int )m_run_pc == 6) {
                goto L_MASTER_RUN_GET2;
              } else {

              }
            }
          }
        }
      }
    }
  }
  L_MASTER_RUN_ENTRY:
  a = 0;
  {
  while (1) {
    while_0_continue: ;
    if (a < 1) {

    } else {
      goto while_0_break;
    }
    req_type = 1;
    req_a = a;
    req_d = a + 50;
    {
    while (1) {
      while_1_continue: ;
      if (c_m_lock == 1) {

      } else {
        goto while_1_break;
      }
      m_run_st = 2;
      m_run_pc = 1;
      req_t_type = req_type;
      req_t_a = req_a;
      req_t_d = req_d;
      rsp_t_type = rsp_type;
      rsp_t_status = rsp_status;
      rsp_t_d = rsp_d;
      d_t = d;
      a_t = a;

      goto return_label;
      L_MASTER_RUN_MUTEX:
      req_type = req_t_type;
      req_a = req_t_a;
      req_d = req_t_d;
      rsp_type = rsp_t_type;
      rsp_status = rsp_t_status;
      rsp_d = rsp_t_d;
      d = d_t;
      a = a_t;
    }
    while_1_break: ;
    }
    c_m_lock = 1;
    {
    while (1) {
      while_2_continue: ;
      if ((int )c_empty_req == 0) {

      } else {
        goto while_2_break;
      }
      m_run_st = 2;
      m_run_pc = 2;
      req_t_type = req_type;
      req_t_a = req_a;
      req_t_d = req_d;
      rsp_t_type = rsp_type;
      rsp_t_status = rsp_status;
      rsp_t_d = rsp_d;
      d_t = d;
      a_t = a;

      goto return_label;
      L_MASTER_RUN_PUT:
      req_type = req_t_type;
      req_a = req_t_a;
      req_d = req_t_d;
      rsp_type = rsp_t_type;
      rsp_status = rsp_t_status;
      rsp_d = rsp_t_d;
      a = a_t;
      d = d_t;
    }
    while_2_break: ;
    }
    c_req_type = req_type;
    c_req_a = req_a;
    c_req_d = req_d;
    c_empty_req = 0;
    c_write_req_ev = 1;
    if ((int )m_run_pc == 1) {
      if ((int )c_m_ev == 1) {
        m_run_st = 0;
      } else {
        goto _L___3;
      }
    } else {
      _L___3:
      if ((int )m_run_pc == 2) {
        if ((int )c_read_req_ev == 1) {
          m_run_st = 0;
        } else {
          goto _L___2;
        }
      } else {
        _L___2:
        if ((int )m_run_pc == 3) {
          if ((int )c_write_rsp_ev == 1) {
            m_run_st = 0;
          } else {
            goto _L___1;
          }
        } else {
          _L___1:
          if ((int )m_run_pc == 4) {
            if ((int )c_m_ev == 1) {
              m_run_st = 0;
            } else {
              goto _L___0;
            }
          } else {
            _L___0:
            if ((int )m_run_pc == 5) {
              if ((int )c_read_req_ev == 1) {
                m_run_st = 0;
              } else {
                goto _L;
              }
            } else {
              _L:
              if ((int )m_run_pc == 6) {
                if ((int )c_write_rsp_ev == 1) {
                  m_run_st = 0;
                } else {

                }
              } else {

              }
            }
          }
        }
      }
    }
    if ((int )s_run_pc == 2) {
      if ((int )c_write_req_ev == 1) {
        s_run_st = 0;
      } else {
        goto _L___4;
      }
    } else {
      _L___4:
      if ((int )s_run_pc == 1) {
        if ((int )c_read_rsp_ev == 1) {
          s_run_st = 0;
        } else {

        }
      } else {

      }
    }
    c_write_req_ev = 2;
    {
    while (1) {
      while_3_continue: ;
      if ((int )c_empty_rsp == 1) {

      } else {
        goto while_3_break;
      }
      m_run_st = 2;
      m_run_pc = 3;
      req_t_type = req_type;
      req_t_a = req_a;
      req_t_d = req_d;
      rsp_t_type = rsp_type;
      rsp_t_status = rsp_status;
      rsp_t_d = rsp_d;
      d_t = d;
      a_t = a;

      goto return_label;
      L_MASTER_RUN_GET:
      req_type = req_t_type;
      req_a = req_t_a;
      req_d = req_t_d;
      rsp_type = rsp_t_type;
      rsp_status = rsp_t_status;
      rsp_d = rsp_t_d;
      d = d_t;
      a = a_t;
    }
    while_3_break: ;
    }
    rsp_type = c_rsp_type;
    rsp_status = c_rsp_status;
    rsp_d = c_rsp_d;
    c_empty_rsp = 1;
    c_read_rsp_ev = 1;
    if ((int )m_run_pc == 1) {
      if ((int )c_m_ev == 1) {
        m_run_st = 0;
      } else {
        goto _L___9;
      }
    } else {
      _L___9:
      if ((int )m_run_pc == 2) {
        if ((int )c_read_req_ev == 1) {
          m_run_st = 0;
        } else {
          goto _L___8;
        }
      } else {
        _L___8:
        if ((int )m_run_pc == 3) {
          if ((int )c_write_rsp_ev == 1) {
            m_run_st = 0;
          } else {
            goto _L___7;
          }
        } else {
          _L___7:
          if ((int )m_run_pc == 4) {
            if ((int )c_m_ev == 1) {
              m_run_st = 0;
            } else {
              goto _L___6;
            }
          } else {
            _L___6:
            if ((int )m_run_pc == 5) {
              if ((int )c_read_req_ev == 1) {
                m_run_st = 0;
              } else {
                goto _L___5;
              }
            } else {
              _L___5:
              if ((int )m_run_pc == 6) {
                if ((int )c_write_rsp_ev == 1) {
                  m_run_st = 0;
                } else {

                }
              } else {

              }
            }
          }
        }
      }
    }
    if ((int )s_run_pc == 2) {
      if ((int )c_write_req_ev == 1) {
        s_run_st = 0;
      } else {
        goto _L___10;
      }
    } else {
      _L___10:
      if ((int )s_run_pc == 1) {
        if ((int )c_read_rsp_ev == 1) {
          s_run_st = 0;
        } else {

        }
      } else {

      }
    }
    c_read_rsp_ev = 2;
    if (c_m_lock == 0) {
      {
      error();
      }
    } else {

    }
    c_m_lock = 0;
    c_m_ev = 1;
    if ((int )m_run_pc == 1) {
      if ((int )c_m_ev == 1) {
        m_run_st = 0;
      } else {
        goto _L___15;
      }
    } else {
      _L___15:
      if ((int )m_run_pc == 2) {
        if ((int )c_read_req_ev == 1) {
          m_run_st = 0;
        } else {
          goto _L___14;
        }
      } else {
        _L___14:
        if ((int )m_run_pc == 3) {
          if ((int )c_write_rsp_ev == 1) {
            m_run_st = 0;
          } else {
            goto _L___13;
          }
        } else {
          _L___13:
          if ((int )m_run_pc == 4) {
            if ((int )c_m_ev == 1) {
              m_run_st = 0;
            } else {
              goto _L___12;
            }
          } else {
            _L___12:
            if ((int )m_run_pc == 5) {
              if ((int )c_read_req_ev == 1) {
                m_run_st = 0;
              } else {
                goto _L___11;
              }
            } else {
              _L___11:
              if ((int )m_run_pc == 6) {
                if ((int )c_write_rsp_ev == 1) {
                  m_run_st = 0;
                } else {

                }
              } else {

              }
            }
          }
        }
      }
    }
    if ((int )s_run_pc == 2) {
      if ((int )c_write_req_ev == 1) {
        s_run_st = 0;
      } else {
        goto _L___16;
      }
    } else {
      _L___16:
      if ((int )s_run_pc == 1) {
        if ((int )c_read_rsp_ev == 1) {
          s_run_st = 0;
        } else {

        }
      } else {

      }
    }
    c_m_ev = 2;
    a += 1;
  }
  while_0_break: ;
  }
  a = 0;
  {
  while (1) {
    while_4_continue: ;
    if (a < 1) {

    } else {
      goto while_4_break;
    }
    req_type___0 = 0;
    req_a___0 = a;
    {
    while (1) {
      while_5_continue: ;
      if (c_m_lock == 1) {

      } else {
        goto while_5_break;
      }
      m_run_st = 2;
      m_run_pc = 4;
      req_tt_type = req_type___0;
      req_tt_a = req_a___0;
      req_tt_d = req_d___0;
      rsp_tt_type = rsp_type___0;
      rsp_tt_status = rsp_status___0;
      rsp_tt_d = rsp_d___0;
      d_t = d;
      a_t = a;

      goto return_label;
      L_MASTER_RUN_MUTEX2:
      req_type___0 = req_tt_type;
      req_a___0 = req_tt_a;
      req_d___0 = req_tt_d;
      rsp_type___0 = rsp_tt_type;
      rsp_status___0 = rsp_tt_status;
      rsp_d___0 = rsp_tt_d;
      d = d_t;
      a = a_t;
    }
    while_5_break: ;
    }
    c_m_lock = 1;
    {
    while (1) {
      while_6_continue: ;
      if ((int )c_empty_req == 0) {

      } else {
        goto while_6_break;
      }
      m_run_st = 2;
      m_run_pc = 5;
      req_tt_type = req_type___0;
      req_tt_a = req_a___0;
      req_tt_d = req_d___0;
      rsp_tt_type = rsp_type___0;
      rsp_tt_status = rsp_status___0;
      rsp_tt_d = rsp_d___0;
      d_t = d;
      a_t = a;

      goto return_label;
      L_MASTER_RUN_PUT2:
      req_type___0 = req_tt_type;
      req_a___0 = req_tt_a;
      req_d___0 = req_tt_d;
      rsp_type___0 = rsp_tt_type;
      rsp_status___0 = rsp_tt_status;
      rsp_d___0 = rsp_tt_d;
      d = d_t;
      a = a_t;
    }
    while_6_break: ;
    }
    c_req_type = req_type___0;
    c_req_a = req_a___0;
    c_req_d = req_d___0;
    c_empty_req = 0;
    c_write_req_ev = 1;
    if ((int )m_run_pc == 1) {
      if ((int )c_m_ev == 1) {
        m_run_st = 0;
      } else {
        goto _L___21;
      }
    } else {
      _L___21:
      if ((int )m_run_pc == 2) {
        if ((int )c_read_req_ev == 1) {
          m_run_st = 0;
        } else {
          goto _L___20;
        }
      } else {
        _L___20:
        if ((int )m_run_pc == 3) {
          if ((int )c_write_rsp_ev == 1) {
            m_run_st = 0;
          } else {
            goto _L___19;
          }
        } else {
          _L___19:
          if ((int )m_run_pc == 4) {
            if ((int )c_m_ev == 1) {
              m_run_st = 0;
            } else {
              goto _L___18;
            }
          } else {
            _L___18:
            if ((int )m_run_pc == 5) {
              if ((int )c_read_req_ev == 1) {
                m_run_st = 0;
              } else {
                goto _L___17;
              }
            } else {
              _L___17:
              if ((int )m_run_pc == 6) {
                if ((int )c_write_rsp_ev == 1) {
                  m_run_st = 0;
                } else {

                }
              } else {

              }
            }
          }
        }
      }
    }
    if ((int )s_run_pc == 2) {
      if ((int )c_write_req_ev == 1) {
        s_run_st = 0;
      } else {
        goto _L___22;
      }
    } else {
      _L___22:
      if ((int )s_run_pc == 1) {
        if ((int )c_read_rsp_ev == 1) {
          s_run_st = 0;
        } else {

        }
      } else {

      }
    }
    c_write_req_ev = 2;
    {
    while (1) {
      while_7_continue: ;
      if ((int )c_empty_rsp == 1) {

      } else {
        goto while_7_break;
      }
      m_run_st = 2;
      m_run_pc = 6;
      req_tt_type = req_type___0;
      req_tt_a = req_a___0;
      req_tt_d = req_d___0;
      rsp_tt_type = rsp_type___0;
      rsp_tt_status = rsp_status___0;
      rsp_tt_d = rsp_d___0;
      d_t = d;
      a_t = a;

      goto return_label;
      L_MASTER_RUN_GET2:
      req_type___0 = req_tt_type;
      req_a___0 = req_tt_a;
      req_d___0 = req_tt_d;
      rsp_type___0 = rsp_tt_type;
      rsp_status___0 = rsp_tt_status;
      rsp_d___0 = rsp_tt_d;
      d = d_t;
      a = a_t;
    }
    while_7_break: ;
    }
    rsp_type___0 = c_rsp_type;
    rsp_status___0 = c_rsp_status;
    rsp_d___0 = c_rsp_d;
    c_empty_rsp = 1;
    c_read_rsp_ev = 1;
    if ((int )m_run_pc == 1) {
      if ((int )c_m_ev == 1) {
        m_run_st = 0;
      } else {
        goto _L___27;
      }
    } else {
      _L___27:
      if ((int )m_run_pc == 2) {
        if ((int )c_read_req_ev == 1) {
          m_run_st = 0;
        } else {
          goto _L___26;
        }
      } else {
        _L___26:
        if ((int )m_run_pc == 3) {
          if ((int )c_write_rsp_ev == 1) {
            m_run_st = 0;
          } else {
            goto _L___25;
          }
        } else {
          _L___25:
          if ((int )m_run_pc == 4) {
            if ((int )c_m_ev == 1) {
              m_run_st = 0;
            } else {
              goto _L___24;
            }
          } else {
            _L___24:
            if ((int )m_run_pc == 5) {
              if ((int )c_read_req_ev == 1) {
                m_run_st = 0;
              } else {
                goto _L___23;
              }
            } else {
              _L___23:
              if ((int )m_run_pc == 6) {
                if ((int )c_write_rsp_ev == 1) {
                  m_run_st = 0;
                } else {

                }
              } else {

              }
            }
          }
        }
      }
    }
    if ((int )s_run_pc == 2) {
      if ((int )c_write_req_ev == 1) {
        s_run_st = 0;
      } else {
        goto _L___28;
      }
    } else {
      _L___28:
      if ((int )s_run_pc == 1) {
        if ((int )c_read_rsp_ev == 1) {
          s_run_st = 0;
        } else {

        }
      } else {

      }
    }
    c_read_rsp_ev = 2;
    if (c_m_lock == 0) {
      {
      error();
      }
    } else {

    }
    c_m_lock = 0;
    c_m_ev = 1;
    if ((int )m_run_pc == 1) {
      if ((int )c_m_ev == 1) {
        m_run_st = 0;
      } else {
        goto _L___33;
      }
    } else {
      _L___33:
      if ((int )m_run_pc == 2) {
        if ((int )c_read_req_ev == 1) {
          m_run_st = 0;
        } else {
          goto _L___32;
        }
      } else {
        _L___32:
        if ((int )m_run_pc == 3) {
          if ((int )c_write_rsp_ev == 1) {
            m_run_st = 0;
          } else {
            goto _L___31;
          }
        } else {
          _L___31:
          if ((int )m_run_pc == 4) {
            if ((int )c_m_ev == 1) {
              m_run_st = 0;
            } else {
              goto _L___30;
            }
          } else {
            _L___30:
            if ((int )m_run_pc == 5) {
              if ((int )c_read_req_ev == 1) {
                m_run_st = 0;
              } else {
                goto _L___29;
              }
            } else {
              _L___29:
              if ((int )m_run_pc == 6) {
                if ((int )c_write_rsp_ev == 1) {
                  m_run_st = 0;
                } else {

                }
              } else {

              }
            }
          }
        }
      }
    }
    if ((int )s_run_pc == 2) {
      if ((int )c_write_req_ev == 1) {
        s_run_st = 0;
      } else {
        goto _L___34;
      }
    } else {
      _L___34:
      if ((int )s_run_pc == 1) {
        if ((int )c_read_rsp_ev == 1) {
          s_run_st = 0;
        } else {

        }
      } else {

      }
    }
    c_m_ev = 2;
    if (! (req_a___0 + 50 == rsp_d___0)) {
      {
      error();
      }
    } else {

    }
    a += 1;
  }
  while_4_break: ;
  }

  return_label:
  return;
}
}
static int req_t_type___0 ;
static int req_t_a___0 ;
static int req_t_d___0 ;
static int rsp_t_type___0 ;
static int rsp_t_status___0 ;
static int rsp_t_d___0 ;
void s_run(void)
{ int req_type ;
  int req_a ;
  int req_d ;
  int rsp_type ;
  int rsp_status ;
  int rsp_d ;
  int dummy ;

  {
  if ((int )s_run_pc == 0) {
    goto L_SLAVE_RUN_ENTRY;
  } else {
    if ((int )s_run_pc == 1) {
      goto L_SLAVE_RUN_PUT;
    } else {
      if ((int )s_run_pc == 2) {
        goto L_SLAVE_RUN_GET;
      } else {

      }
    }
  }
  L_SLAVE_RUN_ENTRY:
  {
  while (1) {
    while_8_continue: ;
    {
    while (1) {
      while_9_continue: ;
      if ((int )c_empty_req == 1) {

      } else {
        goto while_9_break;
      }
      s_run_st = 2;
      s_run_pc = 2;
      req_t_type___0 = req_type;
      req_t_a___0 = req_a;
      req_t_d___0 = req_d;
      rsp_t_type___0 = rsp_type;
      rsp_t_status___0 = rsp_status;
      rsp_t_d___0 = rsp_d;

      goto return_label;
      L_SLAVE_RUN_GET:
      req_type = req_t_type___0;
      req_a = req_t_a___0;
      req_d = req_t_d___0;
      rsp_type = rsp_t_type___0;
      rsp_status = rsp_t_status___0;
      rsp_d = rsp_t_d___0;
    }
    while_9_break: ;
    }
    req_type = c_req_type;
    req_a = c_req_a;
    req_d = c_req_d;
    c_empty_req = 1;
    c_read_req_ev = 1;
    if ((int )m_run_pc == 1) {
      if ((int )c_m_ev == 1) {
        m_run_st = 0;
      } else {
        goto _L___3;
      }
    } else {
      _L___3:
      if ((int )m_run_pc == 2) {
        if ((int )c_read_req_ev == 1) {
          m_run_st = 0;
        } else {
          goto _L___2;
        }
      } else {
        _L___2:
        if ((int )m_run_pc == 3) {
          if ((int )c_write_rsp_ev == 1) {
            m_run_st = 0;
          } else {
            goto _L___1;
          }
        } else {
          _L___1:
          if ((int )m_run_pc == 4) {
            if ((int )c_m_ev == 1) {
              m_run_st = 0;
            } else {
              goto _L___0;
            }
          } else {
            _L___0:
            if ((int )m_run_pc == 5) {
              if ((int )c_read_req_ev == 1) {
                m_run_st = 0;
              } else {
                goto _L;
              }
            } else {
              _L:
              if ((int )m_run_pc == 6) {
                if ((int )c_write_rsp_ev == 1) {
                  m_run_st = 0;
                } else {

                }
              } else {

              }
            }
          }
        }
      }
    }
    if ((int )s_run_pc == 2) {
      if ((int )c_write_req_ev == 1) {
        s_run_st = 0;
      } else {
        goto _L___4;
      }
    } else {
      _L___4:
      if ((int )s_run_pc == 1) {
        if ((int )c_read_rsp_ev == 1) {
          s_run_st = 0;
        } else {

        }
      } else {

      }
    }
    c_read_req_ev = 2;
    rsp_type = req_type;
    if ((int )req_type == 0) {

      rsp_d = s_memory_read(req_a);

      rsp_status = 1;
    } else {
      if ((int )req_type == 1) {

 s_memory_write(req_a,req_d);

        rsp_status = 1;
      } else {
        rsp_status = 0;
      }
    }
    {
    while (1) {
      while_10_continue: ;
      if ((int )c_empty_rsp == 0) {

      } else {
        goto while_10_break;
      }
      s_run_st = 2;
      s_run_pc = 1;
      req_t_type___0 = req_type;
      req_t_a___0 = req_a;
      req_t_d___0 = req_d;
      rsp_t_type___0 = rsp_type;
      rsp_t_status___0 = rsp_status;
      rsp_t_d___0 = rsp_d;

      goto return_label;
      L_SLAVE_RUN_PUT:
      req_type = req_t_type___0;
      req_a = req_t_a___0;
      req_d = req_t_d___0;
      rsp_type = rsp_t_type___0;
      rsp_status = rsp_t_status___0;
      rsp_d = rsp_t_d___0;
    }
    while_10_break: ;
    }
    c_rsp_type = rsp_type;
    c_rsp_status = rsp_status;
    c_rsp_d = rsp_d;
    c_empty_rsp = 0;
    c_write_rsp_ev = 1;
    if ((int )m_run_pc == 1) {
      if ((int )c_m_ev == 1) {
        m_run_st = 0;
      } else {
        goto _L___9;
      }
    } else {
      _L___9:
      if ((int )m_run_pc == 2) {
        if ((int )c_read_req_ev == 1) {
          m_run_st = 0;
        } else {
          goto _L___8;
        }
      } else {
        _L___8:
        if ((int )m_run_pc == 3) {
          if ((int )c_write_rsp_ev == 1) {
            m_run_st = 0;
          } else {
            goto _L___7;
          }
        } else {
          _L___7:
          if ((int )m_run_pc == 4) {
            if ((int )c_m_ev == 1) {
              m_run_st = 0;
            } else {
              goto _L___6;
            }
          } else {
            _L___6:
            if ((int )m_run_pc == 5) {
              if ((int )c_read_req_ev == 1) {
                m_run_st = 0;
              } else {
                goto _L___5;
              }
            } else {
              _L___5:
              if ((int )m_run_pc == 6) {
                if ((int )c_write_rsp_ev == 1) {
                  m_run_st = 0;
                } else {

                }
              } else {

              }
            }
          }
        }
      }
    }
    if ((int )s_run_pc == 2) {
      if ((int )c_write_req_ev == 1) {
        s_run_st = 0;
      } else {
        goto _L___10;
      }
    } else {
      _L___10:
      if ((int )s_run_pc == 1) {
        if ((int )c_read_rsp_ev == 1) {
          s_run_st = 0;
        } else {

        }
      } else {

      }
    }
    c_write_rsp_ev = 2;
  }
  while_8_break: ;
  }
  return_label:
  return;
}
}
void eval(void)
{ int tmp ;
  int tmp___0 ;


  {
  {
  while (1) {
    while_11_continue: ;
    if ((int )m_run_st == 0) {

    } else {
      if ((int )s_run_st == 0) {

      } else {
        goto while_11_break;
      }
    }
    if ((int )m_run_st == 0) {
      {
 tmp = __VERIFIER_nondet_int();
      }
      if (tmp) {
        {
        m_run_st = 1;
        m_run();
        }
      } else {

      }
    } else {

    }
    if ((int )s_run_st == 0) {
      {
 tmp___0 = __VERIFIER_nondet_int();
      }
      if (tmp___0) {
        {
        s_run_st = 1;
        s_run();
        }
      } else {

      }
    } else {

    }
  }
  while_11_break: ;
  }

  return;
}
}
void start_simulation(void)
{ int kernel_st ;

  {
  kernel_st = 0;
  if ((int )m_run_i == 1) {
    m_run_st = 0;
  } else {
    m_run_st = 2;
  }
  if ((int )s_run_i == 1) {
    s_run_st = 0;
  } else {
    s_run_st = 2;
  }
  if ((int )m_run_pc == 1) {
    if ((int )c_m_ev == 1) {
      m_run_st = 0;
    } else {
      goto _L___3;
    }
  } else {
    _L___3:
    if ((int )m_run_pc == 2) {
      if ((int )c_read_req_ev == 1) {
        m_run_st = 0;
      } else {
        goto _L___2;
      }
    } else {
      _L___2:
      if ((int )m_run_pc == 3) {
        if ((int )c_write_rsp_ev == 1) {
          m_run_st = 0;
        } else {
          goto _L___1;
        }
      } else {
        _L___1:
        if ((int )m_run_pc == 4) {
          if ((int )c_m_ev == 1) {
            m_run_st = 0;
          } else {
            goto _L___0;
          }
        } else {
          _L___0:
          if ((int )m_run_pc == 5) {
            if ((int )c_read_req_ev == 1) {
              m_run_st = 0;
            } else {
              goto _L;
            }
          } else {
            _L:
            if ((int )m_run_pc == 6) {
              if ((int )c_write_rsp_ev == 1) {
                m_run_st = 0;
              } else {

              }
            } else {

            }
          }
        }
      }
    }
  }
  if ((int )s_run_pc == 2) {
    if ((int )c_write_req_ev == 1) {
      s_run_st = 0;
    } else {
      goto _L___4;
    }
  } else {
    _L___4:
    if ((int )s_run_pc == 1) {
      if ((int )c_read_rsp_ev == 1) {
        s_run_st = 0;
      } else {

      }
    } else {

    }
  }
  {
  while (1) {
    while_12_continue: ;
    {
    kernel_st = 1;
    eval();
    }
    kernel_st = 2;
    kernel_st = 3;
    if ((int )m_run_pc == 1) {
      if ((int )c_m_ev == 1) {
        m_run_st = 0;
      } else {
        goto _L___9;
      }
    } else {
      _L___9:
      if ((int )m_run_pc == 2) {
        if ((int )c_read_req_ev == 1) {
          m_run_st = 0;
        } else {
          goto _L___8;
        }
      } else {
        _L___8:
        if ((int )m_run_pc == 3) {
          if ((int )c_write_rsp_ev == 1) {
            m_run_st = 0;
          } else {
            goto _L___7;
          }
        } else {
          _L___7:
          if ((int )m_run_pc == 4) {
            if ((int )c_m_ev == 1) {
              m_run_st = 0;
            } else {
              goto _L___6;
            }
          } else {
            _L___6:
            if ((int )m_run_pc == 5) {
              if ((int )c_read_req_ev == 1) {
                m_run_st = 0;
              } else {
                goto _L___5;
              }
            } else {
              _L___5:
              if ((int )m_run_pc == 6) {
                if ((int )c_write_rsp_ev == 1) {
                  m_run_st = 0;
                } else {

                }
              } else {

              }
            }
          }
        }
      }
    }
    if ((int )s_run_pc == 2) {
      if ((int )c_write_req_ev == 1) {
        s_run_st = 0;
      } else {
        goto _L___10;
      }
    } else {
      _L___10:
      if ((int )s_run_pc == 1) {
        if ((int )c_read_rsp_ev == 1) {
          s_run_st = 0;
        } else {

        }
      } else {

      }
    }
    if ((int )m_run_st == 0) {

    } else {
      if ((int )s_run_st == 0) {

      } else {
        goto while_12_break;
      }
    }
  }
  while_12_break: ;
  }

  return;
}
}
int main0(void)
{ int __retres1 ;

  {
  {
 c_m_lock = 0;
 c_m_ev = 2;

  m_run_i = 1;
  m_run_pc = 0;
  s_run_i = 1;
  s_run_pc = 0;
  c_empty_req = 1;
  c_empty_rsp = 1;
  c_read_req_ev = 2;
  c_write_req_ev = 2;
  c_read_rsp_ev = 2;
  c_write_rsp_ev = 2;
  c_m_lock = 0;
  c_m_ev = 2;
  start_simulation();
  }
  __retres1 = 0;
  return (__retres1);
}
}

void main() {
  int x;
  if (x) main1();
  if (\!x) main0();
}
