placed { cell: "b[0]~FF" site: eft }
placed { cell: "add_flag~FF" site: eft }
placed { cell: "send~FF" site: eft }
placed { cell: "sum[0]~FF" site: eft }
placed { cell: "carry~FF" site: eft }
placed { cell: "a[0]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Data~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Data_R~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Byte[0]~FF" site: eft }
placed { cell: "uart_rx_inst/r_SM_Main[0]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[0]~FF" site: eft }
placed { cell: "rx_ready~FF" site: eft }
placed { cell: "uart_rx_inst/r_Bit_Index[0]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Byte[1]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Byte[2]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Byte[3]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Byte[4]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Byte[5]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Byte[6]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Rx_Byte[7]~FF" site: eft }
placed { cell: "uart_rx_inst/r_SM_Main[1]~FF" site: eft }
placed { cell: "uart_rx_inst/r_SM_Main[2]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[1]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[2]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[3]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[4]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[5]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[6]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[7]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[8]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[9]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[10]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[11]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[12]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[13]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[14]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[15]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[16]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[17]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[18]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[19]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[20]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[21]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[22]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[23]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[24]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[25]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[26]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[27]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[28]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[29]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[30]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Clock_Count[31]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Bit_Index[1]~FF" site: eft }
placed { cell: "uart_rx_inst/r_Bit_Index[2]~FF" site: eft }
placed { cell: "b[1]~FF" site: eft }
placed { cell: "b[2]~FF" site: eft }
placed { cell: "b[3]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[0]~FF" site: eft }
placed { cell: "tx_2~FF" site: eft }
placed { cell: "uart_tx_inst/r_Bit_Index[0]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Tx_Data[0]~FF" site: eft }
placed { cell: "uart_tx_inst/r_SM_Main[0]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[1]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[2]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[3]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[4]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[5]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[6]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[7]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Clock_Count[8]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Bit_Index[1]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Bit_Index[2]~FF" site: eft }
placed { cell: "uart_tx_inst/r_Tx_Data[4]~FF" site: eft }
placed { cell: "uart_tx_inst/r_SM_Main[1]~FF" site: eft }
placed { cell: "uart_tx_inst/r_SM_Main[2]~FF" site: eft }
placed { cell: "a[1]~FF" site: eft }
placed { cell: "a[2]~FF" site: eft }
placed { cell: "a[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_run_trig~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_stop_trig~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_soft_reset_in~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_resetn_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_resetn~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[38]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[39]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[40]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[41]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[42]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[44]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[45]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[46]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[47]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[48]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[49]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[50]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/skip_count[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.enable~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/tu_trigger~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/ts_trigger~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[40]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[41]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[47]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[48]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[49]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/ts_resetn~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/biu_ready~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[38]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[39]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[40]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[41]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[42]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[44]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[0]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[1]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[2]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[3]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[4]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[5]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[6]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[7]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[8]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[9]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[10]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[11]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[12]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[13]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[14]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[15]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[16]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[17]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[18]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[19]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[20]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[21]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[22]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[23]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[24]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[25]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[26]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[27]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[28]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[29]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[30]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[31]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[32]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[33]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[34]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[35]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[36]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[37]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[38]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[39]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[40]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[41]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[42]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[43]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[44]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[45]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[46]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[47]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[48]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[49]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[50]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[51]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[52]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[53]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[54]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[55]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[56]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[57]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[58]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[59]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[60]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[61]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[62]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[63]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[64]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[65]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[66]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[67]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[68]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[69]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[70]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[71]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[72]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[73]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[74]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[75]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[76]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[77]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[78]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[79]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[80]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[81]~FF" site: eft }
placed { cell: "clk" site: io }
placed { cell: "rx" site: io }
placed { cell: "tx" site: io }
placed { cell: "jtag_inst1_CAPTURE" site: io }
placed { cell: "jtag_inst1_RESET" site: io }
placed { cell: "jtag_inst1_SEL" site: io }
placed { cell: "jtag_inst1_SHIFT" site: io }
placed { cell: "jtag_inst1_TCK" site: io }
placed { cell: "jtag_inst1_TDI" site: io }
placed { cell: "jtag_inst1_UPDATE" site: io }
placed { cell: "jtag_inst1_TDO" site: io }
placed { cell: "GND" site: eft }
placed { cell: "edb_top_inst/LUT__4339" site: efl }
placed { cell: "edb_top_inst/LUT__4340" site: efl }
placed { cell: "edb_top_inst/LUT__4341" site: eft }
placed { cell: "edb_top_inst/LUT__4342" site: efl }
placed { cell: "edb_top_inst/LUT__4343" site: efl }
placed { cell: "edb_top_inst/LUT__4344" site: eft }
placed { cell: "edb_top_inst/LUT__4345" site: eft }
placed { cell: "edb_top_inst/LUT__4346" site: efl }
placed { cell: "edb_top_inst/LUT__4347" site: efl }
placed { cell: "edb_top_inst/LUT__4348" site: eft }
placed { cell: "edb_top_inst/LUT__4349" site: efl }
placed { cell: "edb_top_inst/LUT__4350" site: eft }
placed { cell: "edb_top_inst/LUT__4351" site: eft }
placed { cell: "edb_top_inst/LUT__4352" site: efl }
placed { cell: "edb_top_inst/LUT__4353" site: eft }
placed { cell: "edb_top_inst/LUT__4354" site: efl }
placed { cell: "edb_top_inst/LUT__4355" site: eft }
placed { cell: "edb_top_inst/LUT__4356" site: efl }
placed { cell: "edb_top_inst/LUT__4357" site: efl }
placed { cell: "edb_top_inst/LUT__4358" site: efl }
placed { cell: "edb_top_inst/LUT__4359" site: eft }
placed { cell: "edb_top_inst/LUT__4360" site: eft }
placed { cell: "edb_top_inst/LUT__4361" site: efl }
placed { cell: "edb_top_inst/LUT__4362" site: efl }
placed { cell: "edb_top_inst/LUT__4363" site: efl }
placed { cell: "edb_top_inst/LUT__4364" site: eft }
placed { cell: "edb_top_inst/LUT__4365" site: eft }
placed { cell: "edb_top_inst/LUT__4366" site: efl }
placed { cell: "edb_top_inst/LUT__4367" site: efl }
placed { cell: "edb_top_inst/LUT__4368" site: eft }
placed { cell: "edb_top_inst/LUT__4369" site: efl }
placed { cell: "edb_top_inst/LUT__4370" site: efl }
placed { cell: "edb_top_inst/LUT__4371" site: efl }
placed { cell: "edb_top_inst/LUT__4372" site: eft }
placed { cell: "edb_top_inst/LUT__4373" site: eft }
placed { cell: "edb_top_inst/LUT__4374" site: eft }
placed { cell: "edb_top_inst/LUT__4375" site: efl }
placed { cell: "edb_top_inst/LUT__4376" site: efl }
placed { cell: "edb_top_inst/LUT__4377" site: eft }
placed { cell: "edb_top_inst/LUT__4378" site: efl }
placed { cell: "edb_top_inst/LUT__4379" site: efl }
placed { cell: "edb_top_inst/LUT__4380" site: eft }
placed { cell: "edb_top_inst/LUT__4381" site: eft }
placed { cell: "edb_top_inst/LUT__4382" site: efl }
placed { cell: "edb_top_inst/LUT__4383" site: eft }
placed { cell: "edb_top_inst/LUT__4385" site: eft }
placed { cell: "edb_top_inst/LUT__4386" site: efl }
placed { cell: "edb_top_inst/LUT__4387" site: efl }
placed { cell: "edb_top_inst/LUT__4388" site: efl }
placed { cell: "edb_top_inst/LUT__4389" site: eft }
placed { cell: "edb_top_inst/LUT__4390" site: eft }
placed { cell: "edb_top_inst/LUT__4391" site: eft }
placed { cell: "edb_top_inst/LUT__4392" site: efl }
placed { cell: "edb_top_inst/LUT__4393" site: eft }
placed { cell: "edb_top_inst/LUT__4394" site: efl }
placed { cell: "edb_top_inst/LUT__4395" site: eft }
placed { cell: "edb_top_inst/LUT__4396" site: eft }
placed { cell: "edb_top_inst/LUT__4397" site: efl }
placed { cell: "edb_top_inst/LUT__4398" site: efl }
placed { cell: "edb_top_inst/LUT__4399" site: efl }
placed { cell: "edb_top_inst/LUT__4400" site: efl }
placed { cell: "edb_top_inst/LUT__4401" site: efl }
placed { cell: "edb_top_inst/LUT__4403" site: efl }
placed { cell: "edb_top_inst/LUT__4404" site: eft }
placed { cell: "edb_top_inst/LUT__4406" site: efl }
placed { cell: "edb_top_inst/LUT__4407" site: efl }
placed { cell: "edb_top_inst/LUT__4408" site: efl }
placed { cell: "edb_top_inst/LUT__4409" site: efl }
placed { cell: "edb_top_inst/LUT__4410" site: efl }
placed { cell: "edb_top_inst/LUT__4411" site: efl }
placed { cell: "edb_top_inst/LUT__4412" site: efl }
placed { cell: "edb_top_inst/LUT__4413" site: efl }
placed { cell: "edb_top_inst/LUT__4414" site: efl }
placed { cell: "edb_top_inst/LUT__4415" site: eft }
placed { cell: "edb_top_inst/LUT__4416" site: efl }
placed { cell: "edb_top_inst/LUT__4417" site: efl }
placed { cell: "edb_top_inst/LUT__4418" site: eft }
placed { cell: "edb_top_inst/LUT__4419" site: efl }
placed { cell: "edb_top_inst/LUT__4422" site: efl }
placed { cell: "edb_top_inst/LUT__4423" site: efl }
placed { cell: "edb_top_inst/LUT__4424" site: efl }
placed { cell: "edb_top_inst/LUT__4425" site: efl }
placed { cell: "edb_top_inst/LUT__4426" site: eft }
placed { cell: "edb_top_inst/LUT__4428" site: efl }
placed { cell: "edb_top_inst/LUT__4429" site: efl }
placed { cell: "edb_top_inst/LUT__4430" site: efl }
placed { cell: "edb_top_inst/LUT__4431" site: efl }
placed { cell: "edb_top_inst/LUT__4432" site: efl }
placed { cell: "edb_top_inst/LUT__4434" site: efl }
placed { cell: "edb_top_inst/LUT__4435" site: efl }
placed { cell: "edb_top_inst/LUT__4436" site: efl }
placed { cell: "edb_top_inst/LUT__4437" site: efl }
placed { cell: "edb_top_inst/LUT__4438" site: efl }
placed { cell: "edb_top_inst/LUT__4439" site: efl }
placed { cell: "edb_top_inst/LUT__4440" site: efl }
placed { cell: "edb_top_inst/LUT__4441" site: efl }
placed { cell: "edb_top_inst/LUT__4442" site: efl }
placed { cell: "edb_top_inst/LUT__4443" site: eft }
placed { cell: "edb_top_inst/LUT__4444" site: efl }
placed { cell: "edb_top_inst/LUT__4445" site: efl }
placed { cell: "edb_top_inst/LUT__4446" site: eft }
placed { cell: "edb_top_inst/LUT__4447" site: eft }
placed { cell: "edb_top_inst/LUT__4448" site: eft }
placed { cell: "edb_top_inst/LUT__4449" site: eft }
placed { cell: "edb_top_inst/LUT__4451" site: eft }
placed { cell: "edb_top_inst/LUT__4452" site: eft }
placed { cell: "edb_top_inst/LUT__4453" site: eft }
placed { cell: "edb_top_inst/LUT__4455" site: efl }
placed { cell: "edb_top_inst/LUT__4456" site: eft }
placed { cell: "edb_top_inst/LUT__4457" site: eft }
placed { cell: "edb_top_inst/LUT__4458" site: efl }
placed { cell: "edb_top_inst/LUT__4459" site: eft }
placed { cell: "edb_top_inst/LUT__4460" site: efl }
placed { cell: "edb_top_inst/LUT__4461" site: efl }
placed { cell: "edb_top_inst/LUT__4462" site: efl }
placed { cell: "edb_top_inst/LUT__4463" site: efl }
placed { cell: "edb_top_inst/LUT__4464" site: efl }
placed { cell: "edb_top_inst/LUT__4465" site: efl }
placed { cell: "edb_top_inst/LUT__4466" site: efl }
placed { cell: "edb_top_inst/LUT__4467" site: efl }
placed { cell: "edb_top_inst/LUT__4468" site: eft }
placed { cell: "edb_top_inst/LUT__4469" site: efl }
placed { cell: "edb_top_inst/LUT__4470" site: efl }
placed { cell: "edb_top_inst/LUT__4471" site: eft }
placed { cell: "edb_top_inst/LUT__4472" site: eft }
placed { cell: "edb_top_inst/LUT__4473" site: eft }
placed { cell: "edb_top_inst/LUT__4474" site: efl }
placed { cell: "edb_top_inst/LUT__4476" site: efl }
placed { cell: "edb_top_inst/LUT__4477" site: eft }
placed { cell: "edb_top_inst/LUT__4478" site: eft }
placed { cell: "edb_top_inst/LUT__4479" site: efl }
placed { cell: "edb_top_inst/LUT__4480" site: efl }
placed { cell: "edb_top_inst/LUT__4481" site: eft }
placed { cell: "edb_top_inst/LUT__4482" site: efl }
placed { cell: "edb_top_inst/LUT__4483" site: efl }
placed { cell: "edb_top_inst/LUT__4484" site: efl }
placed { cell: "edb_top_inst/LUT__4485" site: efl }
placed { cell: "edb_top_inst/LUT__4486" site: eft }
placed { cell: "edb_top_inst/LUT__4487" site: efl }
placed { cell: "edb_top_inst/LUT__4488" site: efl }
placed { cell: "edb_top_inst/LUT__4489" site: efl }
placed { cell: "edb_top_inst/LUT__4490" site: eft }
placed { cell: "edb_top_inst/LUT__4491" site: efl }
placed { cell: "edb_top_inst/LUT__4492" site: efl }
placed { cell: "edb_top_inst/LUT__4493" site: eft }
placed { cell: "edb_top_inst/LUT__4494" site: efl }
placed { cell: "edb_top_inst/LUT__4495" site: efl }
placed { cell: "edb_top_inst/LUT__4496" site: efl }
placed { cell: "edb_top_inst/LUT__4497" site: efl }
placed { cell: "edb_top_inst/LUT__4498" site: efl }
placed { cell: "edb_top_inst/LUT__4499" site: efl }
placed { cell: "edb_top_inst/LUT__4500" site: efl }
placed { cell: "edb_top_inst/LUT__4501" site: efl }
placed { cell: "edb_top_inst/LUT__4502" site: efl }
placed { cell: "edb_top_inst/LUT__4503" site: efl }
placed { cell: "edb_top_inst/LUT__4504" site: efl }
placed { cell: "edb_top_inst/LUT__4505" site: efl }
placed { cell: "edb_top_inst/LUT__4506" site: efl }
placed { cell: "edb_top_inst/LUT__4507" site: efl }
placed { cell: "edb_top_inst/LUT__4508" site: eft }
placed { cell: "edb_top_inst/LUT__4509" site: efl }
placed { cell: "edb_top_inst/LUT__4510" site: efl }
placed { cell: "edb_top_inst/LUT__4511" site: efl }
placed { cell: "edb_top_inst/LUT__4512" site: efl }
placed { cell: "edb_top_inst/LUT__4513" site: efl }
placed { cell: "edb_top_inst/LUT__4514" site: efl }
placed { cell: "edb_top_inst/LUT__4515" site: efl }
placed { cell: "edb_top_inst/LUT__4516" site: efl }
placed { cell: "edb_top_inst/LUT__4517" site: efl }
placed { cell: "edb_top_inst/LUT__4532" site: efl }
placed { cell: "edb_top_inst/LUT__4534" site: efl }
placed { cell: "edb_top_inst/LUT__4536" site: efl }
placed { cell: "edb_top_inst/LUT__4538" site: efl }
placed { cell: "edb_top_inst/LUT__4540" site: efl }
placed { cell: "edb_top_inst/LUT__4542" site: eft }
placed { cell: "edb_top_inst/LUT__4544" site: efl }
placed { cell: "edb_top_inst/LUT__4546" site: efl }
placed { cell: "edb_top_inst/LUT__4548" site: efl }
placed { cell: "edb_top_inst/LUT__4550" site: eft }
placed { cell: "edb_top_inst/LUT__4572" site: efl }
placed { cell: "edb_top_inst/LUT__4574" site: eft }
placed { cell: "edb_top_inst/LUT__4577" site: eft }
placed { cell: "edb_top_inst/LUT__4579" site: eft }
placed { cell: "edb_top_inst/LUT__4581" site: eft }
placed { cell: "edb_top_inst/LUT__4583" site: efl }
placed { cell: "edb_top_inst/LUT__4585" site: eft }
placed { cell: "edb_top_inst/LUT__4587" site: efl }
placed { cell: "edb_top_inst/LUT__4589" site: eft }
placed { cell: "edb_top_inst/LUT__4591" site: eft }
placed { cell: "edb_top_inst/LUT__4593" site: efl }
placed { cell: "edb_top_inst/LUT__4595" site: efl }
placed { cell: "edb_top_inst/LUT__4597" site: efl }
placed { cell: "edb_top_inst/LUT__4599" site: efl }
placed { cell: "edb_top_inst/LUT__4600" site: efl }
placed { cell: "edb_top_inst/LUT__4601" site: efl }
placed { cell: "edb_top_inst/LUT__4602" site: eft }
placed { cell: "edb_top_inst/LUT__4603" site: eft }
placed { cell: "edb_top_inst/LUT__4604" site: eft }
placed { cell: "edb_top_inst/LUT__4605" site: efl }
placed { cell: "edb_top_inst/LUT__4606" site: eft }
placed { cell: "edb_top_inst/LUT__4608" site: efl }
placed { cell: "edb_top_inst/LUT__4609" site: efl }
placed { cell: "edb_top_inst/LUT__4610" site: efl }
placed { cell: "edb_top_inst/LUT__4611" site: efl }
placed { cell: "edb_top_inst/LUT__4612" site: eft }
placed { cell: "edb_top_inst/LUT__4613" site: efl }
placed { cell: "edb_top_inst/LUT__4614" site: efl }
placed { cell: "edb_top_inst/LUT__4616" site: efl }
placed { cell: "edb_top_inst/LUT__4617" site: efl }
placed { cell: "edb_top_inst/LUT__4618" site: efl }
placed { cell: "edb_top_inst/LUT__4619" site: efl }
placed { cell: "edb_top_inst/LUT__4621" site: eft }
placed { cell: "edb_top_inst/LUT__4622" site: efl }
placed { cell: "edb_top_inst/LUT__4623" site: efl }
placed { cell: "edb_top_inst/LUT__4624" site: efl }
placed { cell: "edb_top_inst/LUT__4627" site: efl }
placed { cell: "edb_top_inst/LUT__4338" site: eft }
placed { cell: "edb_top_inst/LUT__4628" site: eft }
placed { cell: "edb_top_inst/LUT__4629" site: efl }
placed { cell: "edb_top_inst/LUT__4631" site: efl }
placed { cell: "edb_top_inst/LUT__4632" site: efl }
placed { cell: "edb_top_inst/LUT__4633" site: eft }
placed { cell: "edb_top_inst/LUT__4635" site: eft }
placed { cell: "edb_top_inst/LUT__4636" site: eft }
placed { cell: "edb_top_inst/LUT__4637" site: eft }
placed { cell: "edb_top_inst/LUT__4639" site: efl }
placed { cell: "edb_top_inst/LUT__4640" site: efl }
placed { cell: "edb_top_inst/LUT__4641" site: efl }
placed { cell: "edb_top_inst/LUT__4643" site: efl }
placed { cell: "edb_top_inst/LUT__4644" site: efl }
placed { cell: "edb_top_inst/LUT__4645" site: eft }
placed { cell: "edb_top_inst/LUT__4647" site: efl }
placed { cell: "edb_top_inst/LUT__4648" site: efl }
placed { cell: "edb_top_inst/LUT__4649" site: eft }
placed { cell: "edb_top_inst/LUT__4651" site: efl }
placed { cell: "edb_top_inst/LUT__4652" site: eft }
placed { cell: "edb_top_inst/LUT__4653" site: eft }
placed { cell: "edb_top_inst/LUT__4655" site: efl }
placed { cell: "edb_top_inst/LUT__4656" site: eft }
placed { cell: "edb_top_inst/LUT__4657" site: eft }
placed { cell: "edb_top_inst/LUT__4659" site: efl }
placed { cell: "edb_top_inst/LUT__4660" site: eft }
placed { cell: "edb_top_inst/LUT__4661" site: efl }
placed { cell: "edb_top_inst/LUT__4663" site: efl }
placed { cell: "edb_top_inst/LUT__4664" site: efl }
placed { cell: "edb_top_inst/LUT__4665" site: efl }
placed { cell: "edb_top_inst/LUT__4667" site: efl }
placed { cell: "edb_top_inst/LUT__4668" site: efl }
placed { cell: "edb_top_inst/LUT__4669" site: efl }
placed { cell: "edb_top_inst/LUT__4670" site: efl }
placed { cell: "edb_top_inst/LUT__4672" site: efl }
placed { cell: "edb_top_inst/LUT__4673" site: efl }
placed { cell: "edb_top_inst/LUT__4675" site: efl }
placed { cell: "edb_top_inst/LUT__4676" site: efl }
placed { cell: "edb_top_inst/LUT__4677" site: efl }
placed { cell: "edb_top_inst/LUT__4679" site: efl }
placed { cell: "edb_top_inst/LUT__4680" site: efl }
placed { cell: "edb_top_inst/LUT__4682" site: efl }
placed { cell: "edb_top_inst/LUT__4683" site: efl }
placed { cell: "edb_top_inst/LUT__4685" site: efl }
placed { cell: "edb_top_inst/LUT__4686" site: efl }
placed { cell: "edb_top_inst/LUT__4687" site: efl }
placed { cell: "edb_top_inst/LUT__4689" site: efl }
placed { cell: "edb_top_inst/LUT__4690" site: eft }
placed { cell: "edb_top_inst/LUT__4691" site: efl }
placed { cell: "edb_top_inst/LUT__4693" site: efl }
placed { cell: "edb_top_inst/LUT__4694" site: eft }
placed { cell: "edb_top_inst/LUT__4695" site: eft }
placed { cell: "edb_top_inst/LUT__4697" site: efl }
placed { cell: "edb_top_inst/LUT__4698" site: efl }
placed { cell: "edb_top_inst/LUT__4699" site: eft }
placed { cell: "edb_top_inst/LUT__4701" site: efl }
placed { cell: "edb_top_inst/LUT__4702" site: efl }
placed { cell: "edb_top_inst/LUT__4703" site: eft }
placed { cell: "edb_top_inst/LUT__4705" site: eft }
placed { cell: "edb_top_inst/LUT__4706" site: efl }
placed { cell: "edb_top_inst/LUT__4707" site: efl }
placed { cell: "edb_top_inst/LUT__4709" site: efl }
placed { cell: "edb_top_inst/LUT__4710" site: efl }
placed { cell: "edb_top_inst/LUT__4711" site: efl }
placed { cell: "edb_top_inst/LUT__4713" site: eft }
placed { cell: "edb_top_inst/LUT__4714" site: efl }
placed { cell: "edb_top_inst/LUT__4715" site: efl }
placed { cell: "edb_top_inst/LUT__4717" site: efl }
placed { cell: "edb_top_inst/LUT__4718" site: eft }
placed { cell: "edb_top_inst/LUT__4719" site: eft }
placed { cell: "edb_top_inst/LUT__4721" site: efl }
placed { cell: "edb_top_inst/LUT__4722" site: efl }
placed { cell: "edb_top_inst/LUT__4723" site: eft }
placed { cell: "edb_top_inst/LUT__4725" site: eft }
placed { cell: "edb_top_inst/LUT__4726" site: efl }
placed { cell: "edb_top_inst/LUT__4727" site: efl }
placed { cell: "edb_top_inst/LUT__4729" site: eft }
placed { cell: "edb_top_inst/LUT__4730" site: eft }
placed { cell: "edb_top_inst/LUT__4731" site: eft }
placed { cell: "edb_top_inst/LUT__4733" site: efl }
placed { cell: "edb_top_inst/LUT__4734" site: efl }
placed { cell: "edb_top_inst/LUT__4735" site: eft }
placed { cell: "edb_top_inst/LUT__4737" site: efl }
placed { cell: "edb_top_inst/LUT__4738" site: efl }
placed { cell: "edb_top_inst/LUT__4739" site: eft }
placed { cell: "edb_top_inst/LUT__4741" site: efl }
placed { cell: "edb_top_inst/LUT__4742" site: efl }
placed { cell: "edb_top_inst/LUT__4743" site: efl }
placed { cell: "edb_top_inst/LUT__4745" site: efl }
placed { cell: "edb_top_inst/LUT__4746" site: efl }
placed { cell: "edb_top_inst/LUT__4747" site: efl }
placed { cell: "edb_top_inst/LUT__4749" site: eft }
placed { cell: "edb_top_inst/LUT__4750" site: eft }
placed { cell: "edb_top_inst/LUT__4751" site: eft }
placed { cell: "edb_top_inst/LUT__4753" site: efl }
placed { cell: "edb_top_inst/LUT__4754" site: eft }
placed { cell: "edb_top_inst/LUT__4755" site: eft }
placed { cell: "edb_top_inst/LUT__4757" site: eft }
placed { cell: "edb_top_inst/LUT__4758" site: efl }
placed { cell: "edb_top_inst/LUT__4759" site: efl }
placed { cell: "edb_top_inst/LUT__4761" site: efl }
placed { cell: "edb_top_inst/LUT__4762" site: efl }
placed { cell: "edb_top_inst/LUT__4763" site: efl }
placed { cell: "edb_top_inst/LUT__4765" site: efl }
placed { cell: "edb_top_inst/LUT__4766" site: efl }
placed { cell: "edb_top_inst/LUT__4767" site: efl }
placed { cell: "edb_top_inst/LUT__4769" site: efl }
placed { cell: "edb_top_inst/LUT__4770" site: eft }
placed { cell: "edb_top_inst/LUT__4771" site: eft }
placed { cell: "edb_top_inst/LUT__4773" site: efl }
placed { cell: "edb_top_inst/LUT__4774" site: efl }
placed { cell: "edb_top_inst/LUT__4775" site: efl }
placed { cell: "edb_top_inst/LUT__4777" site: efl }
placed { cell: "edb_top_inst/LUT__4778" site: efl }
placed { cell: "edb_top_inst/LUT__4779" site: efl }
placed { cell: "edb_top_inst/LUT__4781" site: efl }
placed { cell: "edb_top_inst/LUT__4782" site: efl }
placed { cell: "edb_top_inst/LUT__4784" site: efl }
placed { cell: "edb_top_inst/LUT__4785" site: efl }
placed { cell: "edb_top_inst/LUT__4787" site: eft }
placed { cell: "edb_top_inst/LUT__4788" site: eft }
placed { cell: "edb_top_inst/LUT__4790" site: efl }
placed { cell: "edb_top_inst/LUT__4791" site: efl }
placed { cell: "edb_top_inst/LUT__4793" site: eft }
placed { cell: "edb_top_inst/LUT__4794" site: eft }
placed { cell: "edb_top_inst/LUT__4796" site: efl }
placed { cell: "edb_top_inst/LUT__4797" site: eft }
placed { cell: "edb_top_inst/LUT__4799" site: efl }
placed { cell: "edb_top_inst/LUT__4801" site: efl }
placed { cell: "edb_top_inst/LUT__4803" site: eft }
placed { cell: "edb_top_inst/LUT__4804" site: eft }
placed { cell: "edb_top_inst/LUT__4806" site: eft }
placed { cell: "edb_top_inst/LUT__4808" site: eft }
placed { cell: "edb_top_inst/LUT__4809" site: eft }
placed { cell: "edb_top_inst/LUT__4811" site: efl }
placed { cell: "edb_top_inst/LUT__4812" site: efl }
placed { cell: "edb_top_inst/LUT__4814" site: eft }
placed { cell: "edb_top_inst/LUT__4815" site: efl }
placed { cell: "edb_top_inst/LUT__4817" site: eft }
placed { cell: "edb_top_inst/LUT__4818" site: efl }
placed { cell: "edb_top_inst/LUT__4820" site: efl }
placed { cell: "edb_top_inst/LUT__4821" site: efl }
placed { cell: "edb_top_inst/LUT__4823" site: eft }
placed { cell: "edb_top_inst/LUT__4824" site: efl }
placed { cell: "edb_top_inst/LUT__4826" site: efl }
placed { cell: "edb_top_inst/LUT__4827" site: eft }
placed { cell: "edb_top_inst/LUT__4829" site: efl }
placed { cell: "edb_top_inst/LUT__4830" site: eft }
placed { cell: "edb_top_inst/LUT__4832" site: efl }
placed { cell: "edb_top_inst/LUT__4834" site: eft }
placed { cell: "edb_top_inst/LUT__4835" site: eft }
placed { cell: "edb_top_inst/LUT__4837" site: efl }
placed { cell: "edb_top_inst/LUT__4838" site: efl }
placed { cell: "edb_top_inst/LUT__4839" site: efl }
placed { cell: "edb_top_inst/LUT__4840" site: eft }
placed { cell: "edb_top_inst/LUT__4842" site: eft }
placed { cell: "edb_top_inst/LUT__4843" site: efl }
placed { cell: "edb_top_inst/LUT__4844" site: efl }
placed { cell: "edb_top_inst/LUT__4847" site: efl }
placed { cell: "edb_top_inst/LUT__4852" site: efl }
placed { cell: "edb_top_inst/LUT__4853" site: efl }
placed { cell: "edb_top_inst/LUT__4854" site: eft }
placed { cell: "edb_top_inst/LUT__4886" site: efl }
placed { cell: "edb_top_inst/LUT__4887" site: efl }
placed { cell: "edb_top_inst/LUT__4888" site: eft }
placed { cell: "edb_top_inst/LUT__4892" site: efl }
placed { cell: "edb_top_inst/LUT__4893" site: efl }
placed { cell: "edb_top_inst/LUT__4894" site: efl }
placed { cell: "edb_top_inst/LUT__4895" site: efl }
placed { cell: "edb_top_inst/LUT__4896" site: efl }
placed { cell: "edb_top_inst/LUT__4897" site: efl }
placed { cell: "edb_top_inst/LUT__4899" site: efl }
placed { cell: "edb_top_inst/LUT__4900" site: eft }
placed { cell: "edb_top_inst/LUT__4901" site: efl }
placed { cell: "edb_top_inst/LUT__4902" site: efl }
placed { cell: "edb_top_inst/LUT__4904" site: efl }
placed { cell: "edb_top_inst/LUT__4905" site: efl }
placed { cell: "edb_top_inst/LUT__4906" site: eft }
placed { cell: "edb_top_inst/LUT__4907" site: efl }
placed { cell: "edb_top_inst/LUT__4908" site: efl }
placed { cell: "edb_top_inst/LUT__4909" site: efl }
placed { cell: "edb_top_inst/LUT__4910" site: efl }
placed { cell: "edb_top_inst/LUT__4911" site: efl }
placed { cell: "edb_top_inst/LUT__4931" site: efl }
placed { cell: "edb_top_inst/LUT__4932" site: efl }
placed { cell: "edb_top_inst/LUT__4933" site: efl }
placed { cell: "edb_top_inst/LUT__4939" site: efl }
placed { cell: "edb_top_inst/LUT__4940" site: efl }
placed { cell: "edb_top_inst/LUT__4941" site: eft }
placed { cell: "edb_top_inst/LUT__4947" site: efl }
placed { cell: "edb_top_inst/LUT__4948" site: efl }
placed { cell: "edb_top_inst/LUT__4949" site: efl }
placed { cell: "edb_top_inst/LUT__4955" site: efl }
placed { cell: "edb_top_inst/LUT__4956" site: efl }
placed { cell: "edb_top_inst/LUT__4957" site: eft }
placed { cell: "edb_top_inst/LUT__4963" site: efl }
placed { cell: "edb_top_inst/LUT__4964" site: efl }
placed { cell: "edb_top_inst/LUT__4965" site: eft }
placed { cell: "edb_top_inst/LUT__4969" site: efl }
placed { cell: "edb_top_inst/LUT__4970" site: efl }
placed { cell: "edb_top_inst/LUT__4971" site: efl }
placed { cell: "edb_top_inst/LUT__4972" site: efl }
placed { cell: "edb_top_inst/LUT__4973" site: efl }
placed { cell: "edb_top_inst/LUT__4974" site: eft }
placed { cell: "edb_top_inst/LUT__4976" site: efl }
placed { cell: "edb_top_inst/LUT__4977" site: efl }
placed { cell: "edb_top_inst/LUT__4978" site: eft }
placed { cell: "edb_top_inst/LUT__4979" site: efl }
placed { cell: "edb_top_inst/LUT__4981" site: eft }
placed { cell: "edb_top_inst/LUT__4982" site: eft }
placed { cell: "edb_top_inst/LUT__4983" site: efl }
placed { cell: "edb_top_inst/LUT__4984" site: efl }
placed { cell: "edb_top_inst/LUT__4985" site: efl }
placed { cell: "edb_top_inst/LUT__4986" site: eft }
placed { cell: "edb_top_inst/LUT__4987" site: efl }
placed { cell: "edb_top_inst/LUT__4988" site: efl }
placed { cell: "edb_top_inst/LUT__5006" site: efl }
placed { cell: "edb_top_inst/LUT__5007" site: efl }
placed { cell: "edb_top_inst/LUT__5008" site: eft }
placed { cell: "edb_top_inst/LUT__5009" site: efl }
placed { cell: "edb_top_inst/LUT__5010" site: efl }
placed { cell: "edb_top_inst/LUT__5011" site: efl }
placed { cell: "edb_top_inst/LUT__5013" site: efl }
placed { cell: "edb_top_inst/LUT__5014" site: efl }
placed { cell: "edb_top_inst/LUT__5015" site: efl }
placed { cell: "edb_top_inst/LUT__5016" site: efl }
placed { cell: "edb_top_inst/LUT__5018" site: efl }
placed { cell: "edb_top_inst/LUT__5019" site: efl }
placed { cell: "edb_top_inst/LUT__5020" site: efl }
placed { cell: "edb_top_inst/LUT__5021" site: efl }
placed { cell: "edb_top_inst/LUT__5022" site: eft }
placed { cell: "edb_top_inst/LUT__5023" site: efl }
placed { cell: "edb_top_inst/LUT__5024" site: efl }
placed { cell: "edb_top_inst/LUT__5025" site: eft }
placed { cell: "edb_top_inst/LUT__5043" site: eft }
placed { cell: "edb_top_inst/LUT__5044" site: eft }
placed { cell: "edb_top_inst/LUT__5045" site: efl }
placed { cell: "edb_top_inst/LUT__5047" site: efl }
placed { cell: "edb_top_inst/LUT__5049" site: efl }
placed { cell: "edb_top_inst/LUT__5050" site: eft }
placed { cell: "edb_top_inst/LUT__5051" site: efl }
placed { cell: "edb_top_inst/LUT__5052" site: eft }
placed { cell: "edb_top_inst/LUT__5053" site: eft }
placed { cell: "edb_top_inst/LUT__5063" site: efl }
placed { cell: "edb_top_inst/LUT__5064" site: efl }
placed { cell: "edb_top_inst/LUT__5065" site: eft }
placed { cell: "edb_top_inst/LUT__5067" site: efl }
placed { cell: "edb_top_inst/LUT__5069" site: efl }
placed { cell: "edb_top_inst/LUT__5070" site: eft }
placed { cell: "edb_top_inst/LUT__5071" site: efl }
placed { cell: "edb_top_inst/LUT__5072" site: efl }
placed { cell: "edb_top_inst/LUT__5073" site: efl }
placed { cell: "edb_top_inst/LUT__5083" site: efl }
placed { cell: "edb_top_inst/LUT__5085" site: efl }
placed { cell: "edb_top_inst/LUT__5087" site: efl }
placed { cell: "edb_top_inst/LUT__5089" site: efl }
placed { cell: "edb_top_inst/LUT__5090" site: efl }
placed { cell: "edb_top_inst/LUT__5091" site: efl }
placed { cell: "edb_top_inst/LUT__5092" site: eft }
placed { cell: "edb_top_inst/LUT__5093" site: efl }
placed { cell: "edb_top_inst/LUT__5105" site: eft }
placed { cell: "edb_top_inst/LUT__5106" site: eft }
placed { cell: "edb_top_inst/LUT__5107" site: efl }
placed { cell: "edb_top_inst/LUT__5113" site: eft }
placed { cell: "edb_top_inst/LUT__5114" site: efl }
placed { cell: "edb_top_inst/LUT__5115" site: eft }
placed { cell: "edb_top_inst/LUT__5117" site: eft }
placed { cell: "edb_top_inst/LUT__5118" site: efl }
placed { cell: "edb_top_inst/LUT__5119" site: eft }
placed { cell: "edb_top_inst/LUT__5120" site: efl }
placed { cell: "edb_top_inst/LUT__5121" site: efl }
placed { cell: "edb_top_inst/LUT__5122" site: efl }
placed { cell: "edb_top_inst/LUT__5123" site: eft }
placed { cell: "edb_top_inst/LUT__5124" site: efl }
placed { cell: "edb_top_inst/LUT__5125" site: efl }
placed { cell: "edb_top_inst/LUT__5126" site: efl }
placed { cell: "edb_top_inst/LUT__5127" site: eft }
placed { cell: "edb_top_inst/LUT__5128" site: eft }
placed { cell: "edb_top_inst/LUT__5129" site: efl }
placed { cell: "edb_top_inst/LUT__5130" site: efl }
placed { cell: "edb_top_inst/LUT__5131" site: efl }
placed { cell: "edb_top_inst/LUT__5132" site: efl }
placed { cell: "edb_top_inst/LUT__5133" site: efl }
placed { cell: "edb_top_inst/LUT__5134" site: efl }
placed { cell: "edb_top_inst/LUT__5135" site: efl }
placed { cell: "edb_top_inst/LUT__5136" site: eft }
placed { cell: "edb_top_inst/LUT__5137" site: eft }
placed { cell: "edb_top_inst/LUT__5138" site: efl }
placed { cell: "edb_top_inst/LUT__5139" site: efl }
placed { cell: "edb_top_inst/LUT__5141" site: efl }
placed { cell: "edb_top_inst/LUT__5142" site: eft }
placed { cell: "edb_top_inst/LUT__5143" site: efl }
placed { cell: "edb_top_inst/LUT__5144" site: eft }
placed { cell: "edb_top_inst/LUT__5145" site: eft }
placed { cell: "edb_top_inst/LUT__5146" site: efl }
placed { cell: "edb_top_inst/LUT__5147" site: efl }
placed { cell: "edb_top_inst/LUT__5148" site: efl }
placed { cell: "edb_top_inst/LUT__5149" site: eft }
placed { cell: "edb_top_inst/LUT__5150" site: efl }
placed { cell: "edb_top_inst/LUT__5151" site: eft }
placed { cell: "edb_top_inst/LUT__5152" site: eft }
placed { cell: "edb_top_inst/LUT__5153" site: efl }
placed { cell: "edb_top_inst/LUT__5154" site: efl }
placed { cell: "edb_top_inst/LUT__5155" site: eft }
placed { cell: "edb_top_inst/LUT__5156" site: efl }
placed { cell: "edb_top_inst/LUT__5157" site: efl }
placed { cell: "edb_top_inst/LUT__5158" site: eft }
placed { cell: "edb_top_inst/LUT__5159" site: eft }
placed { cell: "edb_top_inst/LUT__5160" site: efl }
placed { cell: "edb_top_inst/LUT__5161" site: efl }
placed { cell: "edb_top_inst/LUT__5162" site: eft }
placed { cell: "edb_top_inst/LUT__5163" site: eft }
placed { cell: "edb_top_inst/LUT__5164" site: efl }
placed { cell: "edb_top_inst/LUT__5165" site: efl }
placed { cell: "edb_top_inst/LUT__5166" site: eft }
placed { cell: "edb_top_inst/LUT__5167" site: eft }
placed { cell: "edb_top_inst/LUT__5168" site: eft }
placed { cell: "edb_top_inst/LUT__5169" site: efl }
placed { cell: "edb_top_inst/LUT__5170" site: efl }
placed { cell: "edb_top_inst/LUT__5171" site: efl }
placed { cell: "edb_top_inst/LUT__5172" site: eft }
placed { cell: "edb_top_inst/LUT__5173" site: efl }
placed { cell: "edb_top_inst/LUT__5174" site: eft }
placed { cell: "edb_top_inst/LUT__5175" site: efl }
placed { cell: "edb_top_inst/LUT__5176" site: efl }
placed { cell: "edb_top_inst/LUT__5177" site: efl }
placed { cell: "edb_top_inst/LUT__5178" site: efl }
placed { cell: "edb_top_inst/LUT__5179" site: efl }
placed { cell: "edb_top_inst/LUT__5180" site: efl }
placed { cell: "edb_top_inst/LUT__5181" site: efl }
placed { cell: "edb_top_inst/LUT__5182" site: eft }
placed { cell: "edb_top_inst/LUT__5183" site: efl }
placed { cell: "edb_top_inst/LUT__5184" site: eft }
placed { cell: "edb_top_inst/LUT__5185" site: eft }
placed { cell: "edb_top_inst/LUT__5186" site: eft }
placed { cell: "edb_top_inst/LUT__5187" site: eft }
placed { cell: "edb_top_inst/LUT__5188" site: eft }
placed { cell: "edb_top_inst/LUT__5189" site: efl }
placed { cell: "edb_top_inst/LUT__5190" site: efl }
placed { cell: "edb_top_inst/LUT__5191" site: efl }
placed { cell: "edb_top_inst/LUT__5192" site: eft }
placed { cell: "edb_top_inst/LUT__5193" site: eft }
placed { cell: "edb_top_inst/LUT__5194" site: eft }
placed { cell: "edb_top_inst/LUT__5195" site: eft }
placed { cell: "edb_top_inst/LUT__5196" site: efl }
placed { cell: "edb_top_inst/LUT__5197" site: efl }
placed { cell: "edb_top_inst/LUT__5198" site: efl }
placed { cell: "edb_top_inst/LUT__5199" site: eft }
placed { cell: "edb_top_inst/LUT__5200" site: eft }
placed { cell: "edb_top_inst/LUT__5201" site: eft }
placed { cell: "edb_top_inst/LUT__5202" site: eft }
placed { cell: "edb_top_inst/LUT__5203" site: efl }
placed { cell: "edb_top_inst/LUT__5204" site: efl }
placed { cell: "edb_top_inst/LUT__5205" site: efl }
placed { cell: "edb_top_inst/LUT__5206" site: eft }
placed { cell: "edb_top_inst/LUT__5207" site: eft }
placed { cell: "edb_top_inst/LUT__5208" site: efl }
placed { cell: "edb_top_inst/LUT__5209" site: efl }
placed { cell: "edb_top_inst/LUT__5210" site: efl }
placed { cell: "edb_top_inst/LUT__5211" site: efl }
placed { cell: "edb_top_inst/LUT__5212" site: efl }
placed { cell: "edb_top_inst/LUT__5213" site: eft }
placed { cell: "edb_top_inst/LUT__5214" site: efl }
placed { cell: "edb_top_inst/LUT__5215" site: eft }
placed { cell: "edb_top_inst/LUT__5216" site: eft }
placed { cell: "edb_top_inst/LUT__5217" site: eft }
placed { cell: "edb_top_inst/LUT__5218" site: eft }
placed { cell: "edb_top_inst/LUT__5219" site: eft }
placed { cell: "edb_top_inst/LUT__5220" site: eft }
placed { cell: "edb_top_inst/LUT__5221" site: efl }
placed { cell: "edb_top_inst/LUT__5222" site: efl }
placed { cell: "edb_top_inst/LUT__5223" site: efl }
placed { cell: "edb_top_inst/LUT__5224" site: eft }
placed { cell: "edb_top_inst/LUT__5225" site: efl }
placed { cell: "edb_top_inst/LUT__5226" site: efl }
placed { cell: "edb_top_inst/LUT__5227" site: efl }
placed { cell: "edb_top_inst/LUT__5228" site: eft }
placed { cell: "edb_top_inst/LUT__5229" site: efl }
placed { cell: "edb_top_inst/LUT__5230" site: efl }
placed { cell: "edb_top_inst/LUT__5231" site: efl }
placed { cell: "edb_top_inst/LUT__5232" site: efl }
placed { cell: "edb_top_inst/LUT__5233" site: efl }
placed { cell: "edb_top_inst/LUT__5234" site: efl }
placed { cell: "edb_top_inst/LUT__5235" site: eft }
placed { cell: "edb_top_inst/LUT__5236" site: eft }
placed { cell: "edb_top_inst/LUT__5237" site: eft }
placed { cell: "edb_top_inst/LUT__5238" site: eft }
placed { cell: "edb_top_inst/LUT__5239" site: eft }
placed { cell: "edb_top_inst/LUT__5240" site: eft }
placed { cell: "edb_top_inst/LUT__5241" site: eft }
placed { cell: "edb_top_inst/LUT__5242" site: efl }
placed { cell: "edb_top_inst/LUT__5243" site: eft }
placed { cell: "edb_top_inst/LUT__5244" site: eft }
placed { cell: "edb_top_inst/LUT__5245" site: efl }
placed { cell: "edb_top_inst/LUT__5246" site: eft }
placed { cell: "edb_top_inst/LUT__5247" site: eft }
placed { cell: "edb_top_inst/LUT__5248" site: eft }
placed { cell: "edb_top_inst/LUT__5249" site: eft }
placed { cell: "edb_top_inst/LUT__5250" site: efl }
placed { cell: "edb_top_inst/LUT__5251" site: efl }
placed { cell: "edb_top_inst/LUT__5252" site: efl }
placed { cell: "edb_top_inst/LUT__5253" site: efl }
placed { cell: "edb_top_inst/LUT__5254" site: efl }
placed { cell: "edb_top_inst/LUT__5255" site: efl }
placed { cell: "edb_top_inst/LUT__5256" site: efl }
placed { cell: "edb_top_inst/LUT__5257" site: efl }
placed { cell: "edb_top_inst/LUT__5258" site: efl }
placed { cell: "edb_top_inst/LUT__5259" site: efl }
placed { cell: "edb_top_inst/LUT__5260" site: efl }
placed { cell: "edb_top_inst/LUT__5261" site: efl }
placed { cell: "edb_top_inst/LUT__5262" site: efl }
placed { cell: "edb_top_inst/LUT__5263" site: efl }
placed { cell: "edb_top_inst/LUT__5264" site: eft }
placed { cell: "edb_top_inst/LUT__5265" site: efl }
placed { cell: "edb_top_inst/LUT__5266" site: eft }
placed { cell: "edb_top_inst/LUT__5267" site: efl }
placed { cell: "edb_top_inst/LUT__5268" site: eft }
placed { cell: "edb_top_inst/LUT__5269" site: efl }
placed { cell: "edb_top_inst/LUT__5270" site: eft }
placed { cell: "edb_top_inst/LUT__5271" site: eft }
placed { cell: "edb_top_inst/LUT__5272" site: eft }
placed { cell: "edb_top_inst/LUT__5273" site: eft }
placed { cell: "edb_top_inst/LUT__5274" site: efl }
placed { cell: "edb_top_inst/LUT__5275" site: efl }
placed { cell: "edb_top_inst/LUT__5276" site: efl }
placed { cell: "edb_top_inst/LUT__5277" site: efl }
placed { cell: "edb_top_inst/LUT__5278" site: efl }
placed { cell: "edb_top_inst/LUT__5279" site: eft }
placed { cell: "edb_top_inst/LUT__5280" site: eft }
placed { cell: "edb_top_inst/LUT__5281" site: efl }
placed { cell: "edb_top_inst/LUT__5282" site: eft }
placed { cell: "edb_top_inst/LUT__5283" site: efl }
placed { cell: "edb_top_inst/LUT__5284" site: efl }
placed { cell: "edb_top_inst/LUT__5285" site: efl }
placed { cell: "edb_top_inst/LUT__5286" site: efl }
placed { cell: "edb_top_inst/LUT__5287" site: eft }
placed { cell: "edb_top_inst/LUT__5288" site: eft }
placed { cell: "edb_top_inst/LUT__5289" site: efl }
placed { cell: "edb_top_inst/LUT__5290" site: efl }
placed { cell: "edb_top_inst/LUT__5291" site: efl }
placed { cell: "edb_top_inst/LUT__5292" site: efl }
placed { cell: "edb_top_inst/LUT__5293" site: efl }
placed { cell: "edb_top_inst/LUT__5295" site: efl }
placed { cell: "edb_top_inst/LUT__5359" site: efl }
placed { cell: "edb_top_inst/LUT__5360" site: efl }
placed { cell: "edb_top_inst/LUT__5361" site: efl }
placed { cell: "edb_top_inst/LUT__5362" site: efl }
placed { cell: "edb_top_inst/LUT__5363" site: eft }
placed { cell: "edb_top_inst/LUT__5364" site: efl }
placed { cell: "edb_top_inst/LUT__5365" site: eft }
placed { cell: "edb_top_inst/LUT__5366" site: eft }
placed { cell: "edb_top_inst/LUT__5367" site: efl }
placed { cell: "edb_top_inst/LUT__5368" site: eft }
placed { cell: "edb_top_inst/LUT__5369" site: eft }
placed { cell: "edb_top_inst/LUT__5370" site: eft }
placed { cell: "edb_top_inst/LUT__5371" site: eft }
placed { cell: "edb_top_inst/LUT__5372" site: efl }
placed { cell: "edb_top_inst/LUT__5373" site: efl }
placed { cell: "edb_top_inst/LUT__5374" site: efl }
placed { cell: "edb_top_inst/LUT__5375" site: eft }
placed { cell: "edb_top_inst/LUT__5376" site: eft }
placed { cell: "edb_top_inst/LUT__5377" site: eft }
placed { cell: "edb_top_inst/LUT__5378" site: eft }
placed { cell: "edb_top_inst/LUT__5379" site: eft }
placed { cell: "edb_top_inst/LUT__5380" site: efl }
placed { cell: "edb_top_inst/LUT__5381" site: eft }
placed { cell: "edb_top_inst/LUT__5382" site: efl }
placed { cell: "edb_top_inst/LUT__5383" site: efl }
placed { cell: "edb_top_inst/LUT__5384" site: eft }
placed { cell: "edb_top_inst/LUT__5385" site: efl }
placed { cell: "edb_top_inst/LUT__5386" site: efl }
placed { cell: "edb_top_inst/LUT__5387" site: eft }
placed { cell: "edb_top_inst/LUT__5388" site: eft }
placed { cell: "edb_top_inst/LUT__5389" site: efl }
placed { cell: "edb_top_inst/LUT__5390" site: efl }
placed { cell: "edb_top_inst/LUT__5391" site: eft }
placed { cell: "edb_top_inst/LUT__5392" site: efl }
placed { cell: "edb_top_inst/LUT__5393" site: efl }
placed { cell: "edb_top_inst/LUT__5394" site: efl }
placed { cell: "edb_top_inst/LUT__5395" site: efl }
placed { cell: "edb_top_inst/LUT__5396" site: efl }
placed { cell: "edb_top_inst/LUT__5397" site: eft }
placed { cell: "edb_top_inst/LUT__5398" site: eft }
placed { cell: "edb_top_inst/LUT__5399" site: eft }
placed { cell: "edb_top_inst/LUT__5400" site: efl }
placed { cell: "edb_top_inst/LUT__5401" site: eft }
placed { cell: "edb_top_inst/LUT__5402" site: eft }
placed { cell: "edb_top_inst/LUT__5403" site: efl }
placed { cell: "edb_top_inst/LUT__5404" site: eft }
placed { cell: "edb_top_inst/LUT__5405" site: efl }
placed { cell: "edb_top_inst/LUT__5406" site: eft }
placed { cell: "edb_top_inst/LUT__5407" site: efl }
placed { cell: "edb_top_inst/LUT__5408" site: efl }
placed { cell: "edb_top_inst/LUT__5409" site: efl }
placed { cell: "edb_top_inst/LUT__5410" site: efl }
placed { cell: "edb_top_inst/LUT__5411" site: efl }
placed { cell: "edb_top_inst/LUT__5412" site: eft }
placed { cell: "edb_top_inst/LUT__5413" site: efl }
placed { cell: "edb_top_inst/LUT__5414" site: eft }
placed { cell: "edb_top_inst/LUT__5415" site: efl }
placed { cell: "edb_top_inst/LUT__5416" site: efl }
placed { cell: "edb_top_inst/LUT__5417" site: efl }
placed { cell: "edb_top_inst/LUT__5418" site: efl }
placed { cell: "edb_top_inst/LUT__5419" site: eft }
placed { cell: "edb_top_inst/LUT__5420" site: efl }
placed { cell: "edb_top_inst/LUT__5421" site: eft }
placed { cell: "edb_top_inst/LUT__5422" site: efl }
placed { cell: "edb_top_inst/LUT__5423" site: efl }
placed { cell: "edb_top_inst/LUT__5424" site: eft }
placed { cell: "edb_top_inst/LUT__5425" site: efl }
placed { cell: "edb_top_inst/LUT__5426" site: efl }
placed { cell: "edb_top_inst/LUT__5427" site: eft }
placed { cell: "edb_top_inst/LUT__5428" site: efl }
placed { cell: "edb_top_inst/LUT__5429" site: efl }
placed { cell: "edb_top_inst/LUT__5430" site: efl }
placed { cell: "edb_top_inst/LUT__5431" site: eft }
placed { cell: "edb_top_inst/LUT__5432" site: eft }
placed { cell: "edb_top_inst/LUT__5433" site: eft }
placed { cell: "edb_top_inst/LUT__5434" site: efl }
placed { cell: "edb_top_inst/LUT__5435" site: eft }
placed { cell: "edb_top_inst/LUT__5436" site: efl }
placed { cell: "edb_top_inst/LUT__5437" site: eft }
placed { cell: "edb_top_inst/LUT__5438" site: eft }
placed { cell: "edb_top_inst/LUT__5439" site: efl }
placed { cell: "edb_top_inst/LUT__5440" site: efl }
placed { cell: "edb_top_inst/LUT__5441" site: efl }
placed { cell: "edb_top_inst/LUT__5442" site: efl }
placed { cell: "edb_top_inst/LUT__5443" site: efl }
placed { cell: "edb_top_inst/LUT__5444" site: eft }
placed { cell: "edb_top_inst/LUT__5445" site: eft }
placed { cell: "edb_top_inst/LUT__5446" site: efl }
placed { cell: "edb_top_inst/LUT__5447" site: eft }
placed { cell: "edb_top_inst/LUT__5448" site: efl }
placed { cell: "edb_top_inst/LUT__5449" site: efl }
placed { cell: "edb_top_inst/LUT__5450" site: eft }
placed { cell: "edb_top_inst/LUT__5451" site: eft }
placed { cell: "edb_top_inst/LUT__5452" site: eft }
placed { cell: "edb_top_inst/LUT__5453" site: eft }
placed { cell: "edb_top_inst/LUT__5454" site: eft }
placed { cell: "edb_top_inst/LUT__5455" site: eft }
placed { cell: "edb_top_inst/LUT__5456" site: eft }
placed { cell: "edb_top_inst/LUT__5457" site: eft }
placed { cell: "edb_top_inst/LUT__5458" site: eft }
placed { cell: "edb_top_inst/LUT__5459" site: efl }
placed { cell: "edb_top_inst/LUT__5460" site: efl }
placed { cell: "edb_top_inst/LUT__5461" site: efl }
placed { cell: "edb_top_inst/LUT__5462" site: eft }
placed { cell: "edb_top_inst/LUT__5463" site: efl }
placed { cell: "edb_top_inst/LUT__5464" site: eft }
placed { cell: "edb_top_inst/LUT__5465" site: eft }
placed { cell: "edb_top_inst/LUT__5466" site: efl }
placed { cell: "edb_top_inst/LUT__5467" site: efl }
placed { cell: "edb_top_inst/LUT__5468" site: efl }
placed { cell: "edb_top_inst/LUT__5469" site: efl }
placed { cell: "edb_top_inst/LUT__5470" site: efl }
placed { cell: "edb_top_inst/LUT__5471" site: efl }
placed { cell: "edb_top_inst/LUT__5472" site: eft }
placed { cell: "edb_top_inst/LUT__5473" site: efl }
placed { cell: "edb_top_inst/LUT__5474" site: eft }
placed { cell: "edb_top_inst/LUT__5475" site: efl }
placed { cell: "edb_top_inst/LUT__5476" site: eft }
placed { cell: "edb_top_inst/LUT__5477" site: eft }
placed { cell: "edb_top_inst/LUT__5478" site: eft }
placed { cell: "edb_top_inst/LUT__5479" site: eft }
placed { cell: "edb_top_inst/LUT__5480" site: efl }
placed { cell: "edb_top_inst/LUT__5481" site: efl }
placed { cell: "edb_top_inst/LUT__5482" site: efl }
placed { cell: "edb_top_inst/LUT__5485" site: eft }
placed { cell: "edb_top_inst/LUT__5486" site: eft }
placed { cell: "edb_top_inst/LUT__5487" site: eft }
placed { cell: "edb_top_inst/LUT__5489" site: efl }
placed { cell: "edb_top_inst/LUT__5490" site: efl }
placed { cell: "edb_top_inst/LUT__5491" site: eft }
placed { cell: "edb_top_inst/LUT__5492" site: efl }
placed { cell: "edb_top_inst/LUT__5493" site: efl }
placed { cell: "edb_top_inst/LUT__5495" site: eft }
placed { cell: "edb_top_inst/LUT__5496" site: eft }
placed { cell: "edb_top_inst/LUT__5497" site: efl }
placed { cell: "edb_top_inst/LUT__5498" site: eft }
placed { cell: "edb_top_inst/LUT__5499" site: eft }
placed { cell: "edb_top_inst/LUT__5500" site: eft }
placed { cell: "edb_top_inst/LUT__5501" site: eft }
placed { cell: "edb_top_inst/LUT__5502" site: eft }
placed { cell: "edb_top_inst/LUT__5504" site: efl }
placed { cell: "edb_top_inst/LUT__5505" site: efl }
placed { cell: "edb_top_inst/LUT__5506" site: eft }
placed { cell: "edb_top_inst/LUT__5507" site: efl }
placed { cell: "edb_top_inst/LUT__5508" site: eft }
placed { cell: "edb_top_inst/LUT__5509" site: efl }
placed { cell: "edb_top_inst/LUT__5510" site: eft }
placed { cell: "edb_top_inst/LUT__5511" site: eft }
placed { cell: "edb_top_inst/LUT__5513" site: eft }
placed { cell: "edb_top_inst/LUT__5515" site: efl }
placed { cell: "edb_top_inst/LUT__5516" site: efl }
placed { cell: "edb_top_inst/LUT__5518" site: efl }
placed { cell: "edb_top_inst/LUT__5520" site: eft }
placed { cell: "edb_top_inst/LUT__5521" site: eft }
placed { cell: "edb_top_inst/LUT__5522" site: eft }
placed { cell: "edb_top_inst/LUT__5523" site: efl }
placed { cell: "edb_top_inst/LUT__5524" site: eft }
placed { cell: "edb_top_inst/LUT__5525" site: efl }
placed { cell: "edb_top_inst/LUT__5526" site: eft }
placed { cell: "edb_top_inst/LUT__5527" site: eft }
placed { cell: "edb_top_inst/LUT__5528" site: efl }
placed { cell: "edb_top_inst/LUT__5529" site: eft }
placed { cell: "edb_top_inst/LUT__5530" site: eft }
placed { cell: "edb_top_inst/LUT__5531" site: efl }
placed { cell: "edb_top_inst/LUT__5532" site: efl }
placed { cell: "edb_top_inst/LUT__5533" site: eft }
placed { cell: "edb_top_inst/LUT__5534" site: efl }
placed { cell: "edb_top_inst/LUT__5535" site: eft }
placed { cell: "edb_top_inst/LUT__5537" site: efl }
placed { cell: "edb_top_inst/LUT__5538" site: efl }
placed { cell: "edb_top_inst/LUT__5539" site: eft }
placed { cell: "edb_top_inst/LUT__5541" site: eft }
placed { cell: "edb_top_inst/LUT__5542" site: eft }
placed { cell: "edb_top_inst/LUT__5543" site: eft }
placed { cell: "edb_top_inst/LUT__5545" site: efl }
placed { cell: "edb_top_inst/LUT__5546" site: efl }
placed { cell: "edb_top_inst/LUT__5547" site: eft }
placed { cell: "edb_top_inst/LUT__5548" site: efl }
placed { cell: "edb_top_inst/LUT__5550" site: efl }
placed { cell: "edb_top_inst/LUT__5551" site: efl }
placed { cell: "edb_top_inst/LUT__5552" site: eft }
placed { cell: "edb_top_inst/LUT__5553" site: efl }
placed { cell: "edb_top_inst/LUT__5554" site: efl }
placed { cell: "edb_top_inst/LUT__5555" site: eft }
placed { cell: "edb_top_inst/LUT__5557" site: eft }
placed { cell: "edb_top_inst/LUT__5558" site: efl }
placed { cell: "edb_top_inst/LUT__5559" site: efl }
placed { cell: "edb_top_inst/LUT__5560" site: efl }
placed { cell: "edb_top_inst/LUT__5562" site: eft }
placed { cell: "edb_top_inst/LUT__5563" site: efl }
placed { cell: "edb_top_inst/LUT__5564" site: efl }
placed { cell: "edb_top_inst/LUT__5565" site: efl }
placed { cell: "edb_top_inst/LUT__5567" site: efl }
placed { cell: "edb_top_inst/LUT__5568" site: efl }
placed { cell: "edb_top_inst/LUT__5569" site: efl }
placed { cell: "edb_top_inst/LUT__5571" site: efl }
placed { cell: "edb_top_inst/LUT__5572" site: eft }
placed { cell: "edb_top_inst/LUT__5573" site: eft }
placed { cell: "edb_top_inst/LUT__5574" site: efl }
placed { cell: "edb_top_inst/LUT__5575" site: efl }
placed { cell: "edb_top_inst/LUT__5577" site: efl }
placed { cell: "edb_top_inst/LUT__5578" site: efl }
placed { cell: "edb_top_inst/LUT__5579" site: efl }
placed { cell: "edb_top_inst/LUT__5580" site: efl }
placed { cell: "edb_top_inst/LUT__5592" site: efl }
placed { cell: "edb_top_inst/LUT__5593" site: efl }
placed { cell: "edb_top_inst/LUT__5594" site: efl }
placed { cell: "edb_top_inst/LUT__5595" site: efl }
placed { cell: "edb_top_inst/la0/add_1054/i1" site: eft }
placed { cell: "edb_top_inst/la0/add_98/i1" site: efl }
placed { cell: "edb_top_inst/la0/add_1057/i1" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i1" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i63" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i62" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i61" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i60" site: efl }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_99/i1" site: eft }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i59" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i58" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i57" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i56" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i55" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i54" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i53" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i52" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i51" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i50" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i49" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i48" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i47" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i46" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i45" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i44" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i43" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i42" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i41" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i40" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i39" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i38" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i37" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i36" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i35" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i34" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i33" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i32" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i31" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i30" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i29" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i28" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i27" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i26" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i25" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i24" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i23" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i22" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i21" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i20" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i19" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i18" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i17" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i16" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i15" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i14" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i13" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i12" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i11" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i10" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i9" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i8" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i7" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i6" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i5" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i4" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i3" site: efl }
placed { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i2" site: efl }
placed { cell: "edb_top_inst/la0/add_1057/i5" site: efl }
placed { cell: "edb_top_inst/la0/add_1057/i4" site: efl }
placed { cell: "edb_top_inst/la0/add_1057/i3" site: efl }
placed { cell: "edb_top_inst/la0/add_1057/i2" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i25" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i24" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i23" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i22" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i21" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i20" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i19" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i18" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i17" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i16" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i15" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i14" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i13" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i12" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i11" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i10" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i9" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i8" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i7" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i6" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i5" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i4" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i3" site: efl }
placed { cell: "edb_top_inst/la0/add_98/i2" site: efl }
placed { cell: "edb_top_inst/la0/add_1054/i9" site: eft }
placed { cell: "edb_top_inst/la0/add_1054/i8" site: eft }
placed { cell: "edb_top_inst/la0/add_1054/i7" site: eft }
placed { cell: "edb_top_inst/la0/add_1054/i6" site: eft }
placed { cell: "edb_top_inst/la0/add_1054/i5" site: eft }
placed { cell: "edb_top_inst/la0/add_1054/i4" site: eft }
placed { cell: "edb_top_inst/la0/add_1054/i3" site: eft }
placed { cell: "edb_top_inst/la0/add_1054/i2" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" site: memory }
placed { cell: "LUT__8046" site: efl }
placed { cell: "LUT__8047" site: efl }
placed { cell: "LUT__8048" site: efl }
placed { cell: "LUT__8049" site: efl }
placed { cell: "LUT__8050" site: efl }
placed { cell: "LUT__8051" site: efl }
placed { cell: "LUT__8052" site: efl }
placed { cell: "LUT__8053" site: eft }
placed { cell: "LUT__8054" site: efl }
placed { cell: "LUT__8055" site: efl }
placed { cell: "LUT__8056" site: efl }
placed { cell: "LUT__8057" site: eft }
placed { cell: "LUT__8058" site: efl }
placed { cell: "LUT__8060" site: efl }
placed { cell: "LUT__8061" site: efl }
placed { cell: "LUT__8062" site: efl }
placed { cell: "LUT__8063" site: efl }
placed { cell: "LUT__8064" site: eft }
placed { cell: "LUT__8065" site: eft }
placed { cell: "LUT__8066" site: efl }
placed { cell: "LUT__8067" site: eft }
placed { cell: "LUT__8068" site: efl }
placed { cell: "LUT__8069" site: efl }
placed { cell: "LUT__8070" site: eft }
placed { cell: "LUT__8071" site: efl }
placed { cell: "LUT__8072" site: eft }
placed { cell: "LUT__8073" site: eft }
placed { cell: "LUT__8075" site: eft }
placed { cell: "LUT__8077" site: efl }
placed { cell: "LUT__8078" site: eft }
placed { cell: "LUT__8080" site: efl }
placed { cell: "LUT__8081" site: efl }
placed { cell: "LUT__8082" site: efl }
placed { cell: "LUT__8083" site: efl }
placed { cell: "LUT__8084" site: efl }
placed { cell: "LUT__8085" site: eft }
placed { cell: "LUT__8086" site: efl }
placed { cell: "LUT__8087" site: efl }
placed { cell: "LUT__8088" site: eft }
placed { cell: "LUT__8090" site: eft }
placed { cell: "LUT__8092" site: efl }
placed { cell: "LUT__8094" site: eft }
placed { cell: "LUT__8096" site: eft }
placed { cell: "LUT__8098" site: efl }
placed { cell: "LUT__8100" site: eft }
placed { cell: "LUT__8102" site: efl }
placed { cell: "LUT__8104" site: eft }
placed { cell: "LUT__8105" site: efl }
placed { cell: "LUT__8108" site: efl }
placed { cell: "LUT__8111" site: eft }
placed { cell: "LUT__8112" site: eft }
placed { cell: "LUT__8115" site: eft }
placed { cell: "LUT__8116" site: eft }
placed { cell: "LUT__8118" site: efl }
placed { cell: "LUT__8121" site: eft }
placed { cell: "LUT__8123" site: efl }
placed { cell: "LUT__8124" site: efl }
placed { cell: "LUT__8127" site: eft }
placed { cell: "LUT__8128" site: eft }
placed { cell: "LUT__8131" site: efl }
placed { cell: "LUT__8132" site: efl }
placed { cell: "LUT__8135" site: eft }
placed { cell: "LUT__8137" site: eft }
placed { cell: "LUT__8139" site: efl }
placed { cell: "LUT__8140" site: eft }
placed { cell: "LUT__8143" site: efl }
placed { cell: "LUT__8146" site: efl }
placed { cell: "LUT__8148" site: eft }
placed { cell: "LUT__8155" site: efl }
placed { cell: "LUT__8156" site: eft }
placed { cell: "LUT__8157" site: efl }
placed { cell: "LUT__8158" site: efl }
placed { cell: "LUT__8159" site: efl }
placed { cell: "LUT__8161" site: efl }
placed { cell: "LUT__8162" site: efl }
placed { cell: "LUT__8165" site: eft }
placed { cell: "LUT__8166" site: efl }
placed { cell: "LUT__8167" site: efl }
placed { cell: "LUT__8168" site: efl }
placed { cell: "LUT__8171" site: efl }
placed { cell: "LUT__8174" site: efl }
placed { cell: "LUT__8177" site: efl }
placed { cell: "LUT__8179" site: eft }
placed { cell: "LUT__8185" site: eft }
placed { cell: "LUT__8191" site: efl }
placed { cell: "CLKBUF__1" site: gbuf_block }
placed { cell: "CLKBUF__0" site: gbuf_block }
placed { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" site: eft }
route { driver { cell: "uart_rx_inst/r_Rx_Byte[0]~FF" port: "O_seq" } sink { cell: "b[0]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "b[0]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "b[0]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "add_flag~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "a[0]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "a[0]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "b[1]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "b[1]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "b[2]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "b[2]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "b[3]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "b[3]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "a[1]~FF" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "a[1]~FF" port: "CE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "a[2]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "a[2]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "a[3]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "a[3]~FF" port: "CE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "b[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "add_flag~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "send~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "sum[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "carry~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "a[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Data~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Data_R~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "rx_ready~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "b[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "b[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "b[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "tx_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Tx_Data[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx_inst/r_Tx_Data[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "a[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "a[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "a[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[28]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[29]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[30]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[31]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[32]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[33]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[34]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[35]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[36]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[37]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[28]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[29]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[30]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[31]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[32]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[33]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[34]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[35]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[36]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[37]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[43]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[28]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[29]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[30]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[31]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[32]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[33]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[34]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[35]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[36]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[37]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[43]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[28]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[30]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[32]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[33]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[35]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[36]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[37]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[43]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i63" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i62" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i61" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i60" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i59" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i58" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i57" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i56" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i55" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i54" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i53" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i52" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i51" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i50" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i49" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i48" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i47" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i46" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i45" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i44" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i43" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i42" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i41" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i40" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i39" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i38" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i37" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i36" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i35" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i34" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i33" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i32" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i31" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i30" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i29" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i28" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i27" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i26" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i25" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i24" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i23" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i22" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i21" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i20" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i19" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i18" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i17" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i16" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i15" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i14" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i13" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1057/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1057/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1057/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1057/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i25" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i24" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i23" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i22" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i21" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i20" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i19" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i18" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i17" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i16" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i15" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i14" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i13" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1054/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1054/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1054/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1054/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1054/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1054/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1054/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1054/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[8]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[8]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "WDATA[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "WDATA[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "b[0]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "b[0]~FF" port: "O_seq" } sink { cell: "sum[0]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "b[0]~FF" port: "O_seq" } sink { cell: "carry~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "b[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "b[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "add_flag~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "send~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "sum[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "carry~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "a[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Data~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Data_R~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Byte[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "rx_ready~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Byte[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Byte[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Byte[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Byte[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Byte[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Byte[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Rx_Byte[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "b[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "b[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "b[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "tx_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Tx_Data[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_Tx_Data[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "a[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "a[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "a[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/ts_trigger~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/ts_resetn~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "send~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Data~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Data_R~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[27]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[28]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[29]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[30]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[31]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[32]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[33]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[34]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[35]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[36]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[37]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[27]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[28]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[29]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[30]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[31]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[32]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[33]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[34]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[35]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[36]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[37]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[43]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[27]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[28]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[29]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[30]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[31]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[32]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[33]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[34]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[35]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[36]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[37]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[43]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/ts_trigger~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/ts_resetn~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[27]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[28]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[30]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[32]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[33]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[35]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[36]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[37]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[43]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "CLKBUF__1" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "CLKBUF__0" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O" } sink { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O_seq" } sink { cell: "send~FF" port: "CE" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O_seq" } sink { cell: "sum[0]~FF" port: "CE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O_seq" } sink { cell: "carry~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "add_flag~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "send~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "send~FF" port: "O_seq" } sink { cell: "LUT__8166" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "a[0]~FF" port: "O_seq" } sink { cell: "sum[0]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "a[0]~FF" port: "O_seq" } sink { cell: "carry~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "a[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "sum[0]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Tx_Data[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "sum[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "carry~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Tx_Data[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "carry~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Byte[4]~FF" port: "O_seq" } sink { cell: "a[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "a[0]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data_R~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Rx_Data~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Rx_Byte[0]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Rx_Byte[1]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Rx_Byte[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Rx_Byte[3]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Rx_Byte[4]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Rx_Byte[5]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Rx_Byte[6]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Rx_Byte[7]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "LUT__8072" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "LUT__8077" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Data~FF" port: "O_seq" } sink { cell: "LUT__8088" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "rx" port: "inpad" } sink { cell: "uart_rx_inst/r_Rx_Data_R~FF" port: "I[1]" } delay_max: 9989 delay_min: 0  }
route { driver { cell: "rx" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 10690 delay_min: 0  }
route { driver { cell: "LUT__8062" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[0]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "LUT__8065" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8063" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__8063" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8063" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8063" port: "O" } sink { cell: "LUT__8078" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "I[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__8070" port: "O" } sink { cell: "LUT__8077" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8073" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "RE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "rx_ready~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__8077" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__8078" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__8080" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__8060" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__8065" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__8069" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__8071" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__8072" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__8078" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__8080" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__8090" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8075" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__8075" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__8075" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__8075" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__8075" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__8075" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__8075" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__8075" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__8075" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__8075" port: "O" } sink { cell: "LUT__8080" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__8047" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__8066" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__8092" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__8096" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[0]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "CE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "CE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "CE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "CE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "CE" } delay_max: 1418 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "CE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "CE" } delay_max: 1418 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "CE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "CE" } delay_max: 1269 delay_min: 0  }
route { driver { cell: "LUT__8077" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "CE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "rx_ready~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__8065" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__8069" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__8071" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__8072" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__8075" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__8078" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8078" port: "O" } sink { cell: "rx_ready~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O" } sink { cell: "LUT__8060" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "rx_ready~FF" port: "O" } sink { cell: "LUT__8090" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__8062" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__8064" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__8081" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__8082" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__8084" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__8085" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__8086" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8080" port: "O" } sink { cell: "uart_rx_inst/r_Bit_Index[0]~FF" port: "CE" } delay_max: 1231 delay_min: 0  }
route { driver { cell: "LUT__8080" port: "O" } sink { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "LUT__8080" port: "O" } sink { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "CE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "LUT__8081" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[1]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Byte[1]~FF" port: "O_seq" } sink { cell: "b[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8082" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[2]~FF" port: "CE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Byte[2]~FF" port: "O_seq" } sink { cell: "b[2]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__8083" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[3]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Byte[3]~FF" port: "O_seq" } sink { cell: "b[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8084" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[4]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "LUT__8085" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[5]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Byte[5]~FF" port: "O_seq" } sink { cell: "a[1]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__8086" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[6]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Byte[6]~FF" port: "O_seq" } sink { cell: "a[2]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__8087" port: "O" } sink { cell: "uart_rx_inst/r_Rx_Byte[7]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Rx_Byte[7]~FF" port: "O_seq" } sink { cell: "a[3]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__8088" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[1]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__8090" port: "O" } sink { cell: "uart_rx_inst/r_SM_Main[2]~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__8047" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__8067" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__8092" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__8096" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__8047" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__8066" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__8094" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__8096" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__8092" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[2]~FF" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__8092" port: "O" } sink { cell: "LUT__8094" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8094" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__8046" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__8066" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__8094" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__8096" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__8048" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__8066" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__8098" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__8104" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8096" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[4]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__8096" port: "O" } sink { cell: "LUT__8098" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__8096" port: "O" } sink { cell: "LUT__8105" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__8096" port: "O" } sink { cell: "LUT__8112" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__8096" port: "O" } sink { cell: "LUT__8116" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__8048" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__8067" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__8100" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__8102" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__8104" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8098" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[5]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8098" port: "O" } sink { cell: "LUT__8100" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__8098" port: "O" } sink { cell: "LUT__8102" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8100" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__8046" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__8048" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__8068" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__8100" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__8102" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__8104" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__8102" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__8049" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__8068" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__8102" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__8104" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__8049" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__8067" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__8108" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__8111" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__8105" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[8]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8105" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__8105" port: "O" } sink { cell: "LUT__8108" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__8057" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__8108" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__8111" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "LUT__8057" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "LUT__8111" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__8108" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8108" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "O_seq" } sink { cell: "LUT__8057" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[11]~FF" port: "O_seq" } sink { cell: "LUT__8111" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "O_seq" } sink { cell: "LUT__8057" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "O_seq" } sink { cell: "LUT__8115" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8112" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[12]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__8112" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8112" port: "O" } sink { cell: "LUT__8124" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "O_seq" } sink { cell: "LUT__8052" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[13]~FF" port: "O_seq" } sink { cell: "LUT__8115" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "O_seq" } sink { cell: "LUT__8051" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "O_seq" } sink { cell: "LUT__8118" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "O_seq" } sink { cell: "LUT__8121" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "O_seq" } sink { cell: "LUT__8123" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__8116" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[14]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__8116" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__8116" port: "O" } sink { cell: "LUT__8118" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__8116" port: "O" } sink { cell: "LUT__8128" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__8116" port: "O" } sink { cell: "LUT__8132" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__8116" port: "O" } sink { cell: "LUT__8140" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__8116" port: "O" } sink { cell: "LUT__8143" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "O_seq" } sink { cell: "LUT__8052" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "O_seq" } sink { cell: "LUT__8121" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "O_seq" } sink { cell: "LUT__8123" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8118" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[15]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8118" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "O_seq" } sink { cell: "LUT__8051" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "O_seq" } sink { cell: "LUT__8121" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[16]~FF" port: "O_seq" } sink { cell: "LUT__8123" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__8121" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "O_seq" } sink { cell: "LUT__8056" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[17]~FF" port: "O_seq" } sink { cell: "LUT__8123" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "O_seq" } sink { cell: "LUT__8056" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "O_seq" } sink { cell: "LUT__8127" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "O_seq" } sink { cell: "LUT__8131" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__8124" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[18]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__8124" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "O_seq" } sink { cell: "LUT__8052" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "O_seq" } sink { cell: "LUT__8127" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[19]~FF" port: "O_seq" } sink { cell: "LUT__8131" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "O_seq" } sink { cell: "LUT__8051" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "O_seq" } sink { cell: "LUT__8131" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8128" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[20]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8128" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "O_seq" } sink { cell: "LUT__8056" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[21]~FF" port: "O_seq" } sink { cell: "LUT__8131" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "O_seq" } sink { cell: "LUT__8051" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "O_seq" } sink { cell: "LUT__8135" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "O_seq" } sink { cell: "LUT__8137" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__8132" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[22]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__8132" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__8132" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__8132" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "O_seq" } sink { cell: "LUT__8056" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "O_seq" } sink { cell: "LUT__8135" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[23]~FF" port: "O_seq" } sink { cell: "LUT__8137" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__8135" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "O_seq" } sink { cell: "LUT__8055" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[24]~FF" port: "O_seq" } sink { cell: "LUT__8137" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__8137" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8137" port: "O" } sink { cell: "LUT__8139" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "O_seq" } sink { cell: "LUT__8055" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[25]~FF" port: "O_seq" } sink { cell: "LUT__8139" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "O_seq" } sink { cell: "LUT__8055" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "O_seq" } sink { cell: "LUT__8143" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__8140" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[26]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__8140" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "O_seq" } sink { cell: "LUT__8055" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[27]~FF" port: "O_seq" } sink { cell: "LUT__8143" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "O_seq" } sink { cell: "LUT__8054" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "O_seq" } sink { cell: "LUT__8146" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8143" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[28]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8143" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__8143" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8143" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "O_seq" } sink { cell: "LUT__8054" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[29]~FF" port: "O_seq" } sink { cell: "LUT__8146" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8146" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8146" port: "O" } sink { cell: "LUT__8148" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "O_seq" } sink { cell: "LUT__8054" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[30]~FF" port: "O_seq" } sink { cell: "LUT__8148" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8148" port: "O" } sink { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Clock_Count[31]~FF" port: "O_seq" } sink { cell: "LUT__8054" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__8062" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__8064" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__8081" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__8082" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__8084" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__8085" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__8086" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__8062" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__8065" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__8081" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__8082" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__8083" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__8084" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__8085" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__8086" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__8087" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8064" port: "O" } sink { cell: "uart_rx_inst/r_Bit_Index[2]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8064" port: "O" } sink { cell: "LUT__8065" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8064" port: "O" } sink { cell: "LUT__8083" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8064" port: "O" } sink { cell: "LUT__8087" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "b[1]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "b[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "b[2]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "b[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "b[3]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "b[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[3]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__8155" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__8171" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__8174" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__8159" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__8159" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8159" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8159" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[3]~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8159" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[4]~FF" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__8159" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[5]~FF" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__8159" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__8159" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__8159" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[0]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "tx_2~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "CE" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[3]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[4]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[5]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "CE" } delay_max: 1166 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__8165" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__8167" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__8185" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8161" port: "O" } sink { cell: "tx_2~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__8162" port: "O" } sink { cell: "tx_2~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "tx_2~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__8159" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__8165" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__8167" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__8185" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "tx_2~FF" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__8159" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__8165" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__8166" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__8168" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__8185" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "tx_2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "tx_2~FF" port: "O_seq" } sink { cell: "LUT__8191" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__8162" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__8168" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8165" port: "O" } sink { cell: "uart_tx_inst/r_Bit_Index[0]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "LUT__8165" port: "O" } sink { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "LUT__8165" port: "O" } sink { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "LUT__8167" port: "O" } sink { cell: "uart_tx_inst/r_Tx_Data[0]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "LUT__8167" port: "O" } sink { cell: "uart_tx_inst/r_Tx_Data[4]~FF" port: "CE" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Tx_Data[0]~FF" port: "O_seq" } sink { cell: "LUT__8161" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8168" port: "O" } sink { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__8166" port: "O" } sink { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8166" port: "O" } sink { cell: "LUT__8167" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8158" port: "O" } sink { cell: "uart_tx_inst/r_SM_Main[0]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__8158" port: "O" } sink { cell: "uart_tx_inst/r_SM_Main[1]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__8158" port: "O" } sink { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__8158" port: "O" } sink { cell: "LUT__8159" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8158" port: "O" } sink { cell: "LUT__8165" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__8155" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__8171" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__8174" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[3]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__8155" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__8174" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__8171" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8171" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[3]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[3]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__8155" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__8174" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[5]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__8156" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__8174" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8174" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[5]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8174" port: "O" } sink { cell: "LUT__8177" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[5]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__8156" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__8158" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__8179" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8177" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8177" port: "O" } sink { cell: "LUT__8179" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__8157" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8179" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8179" port: "O" } sink { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__8157" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__8162" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__8168" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__8161" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__8168" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx_inst/r_Tx_Data[4]~FF" port: "O_seq" } sink { cell: "LUT__8161" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8185" port: "O" } sink { cell: "uart_tx_inst/r_SM_Main[2]~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "a[1]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "a[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "a[2]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "a[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[2]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "a[3]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "a[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4417" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4478" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4417" port: "O" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4417" port: "O" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4417" port: "O" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "RE" } delay_max: 1904 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "RE" } delay_max: 2166 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "RE" } delay_max: 2151 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "RE" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "RE" } delay_max: 1904 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "RE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "RE" } delay_max: 1894 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "RE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "RE" } delay_max: 1926 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[0]~FF" port: "RE" } delay_max: 1511 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "RE" } delay_max: 2151 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "RE" } delay_max: 2317 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "RE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "RE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "RE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "RE" } delay_max: 1166 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "RE" } delay_max: 1622 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "RE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2179 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2418 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1963 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2171 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1963 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2211 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1753 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1753 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1963 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1963 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1963 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2207 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2220 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1938 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1687 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1716 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1716 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2207 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2217 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2220 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2006 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1442 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1475 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1474 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1474 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2209 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2217 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2179 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2420 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "RE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "RE" } delay_max: 1677 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "RE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "RE" } delay_max: 1753 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "RE" } delay_max: 1753 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "RE" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "RE" } delay_max: 1768 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "RE" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "RE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "RE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "RE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "RE" } delay_max: 1975 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "RE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "RE" } delay_max: 1926 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "RE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "RE" } delay_max: 2177 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "RE" } delay_max: 1653 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "RE" } delay_max: 1862 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "RE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "RE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "RE" } delay_max: 1982 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "RE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "RE" } delay_max: 2176 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "RE" } delay_max: 2177 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "RE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "RE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "RE" } delay_max: 1895 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "RE" } delay_max: 1939 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "RE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "RE" } delay_max: 1895 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "RE" } delay_max: 2155 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "RE" } delay_max: 1877 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "RE" } delay_max: 1899 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "RE" } delay_max: 1938 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "RE" } delay_max: 1691 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "RE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "RE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "RE" } delay_max: 1904 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "RE" } delay_max: 1941 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "RE" } delay_max: 2403 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "RE" } delay_max: 2106 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "RE" } delay_max: 2403 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "RE" } delay_max: 2143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "RE" } delay_max: 1865 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "RE" } delay_max: 2357 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "RE" } delay_max: 2109 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "RE" } delay_max: 1902 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "RE" } delay_max: 2357 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "RE" } delay_max: 2084 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "RE" } delay_max: 2390 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "RE" } delay_max: 2607 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "RE" } delay_max: 2561 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "RE" } delay_max: 2601 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "RE" } delay_max: 2359 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "RE" } delay_max: 2403 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "RE" } delay_max: 2143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "RE" } delay_max: 2351 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "RE" } delay_max: 2610 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "RE" } delay_max: 2121 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "RE" } delay_max: 2527 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[1]~FF" port: "RE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[2]~FF" port: "RE" } delay_max: 1719 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[3]~FF" port: "RE" } delay_max: 1442 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[4]~FF" port: "RE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[5]~FF" port: "RE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[6]~FF" port: "RE" } delay_max: 1768 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[7]~FF" port: "RE" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[8]~FF" port: "RE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[9]~FF" port: "RE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[10]~FF" port: "RE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[11]~FF" port: "RE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[12]~FF" port: "RE" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[13]~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[14]~FF" port: "RE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[15]~FF" port: "RE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[16]~FF" port: "RE" } delay_max: 1653 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[17]~FF" port: "RE" } delay_max: 1663 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[18]~FF" port: "RE" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[19]~FF" port: "RE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[20]~FF" port: "RE" } delay_max: 1982 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[21]~FF" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "RE" } delay_max: 2186 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[23]~FF" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[24]~FF" port: "RE" } delay_max: 2176 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[25]~FF" port: "RE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[26]~FF" port: "RE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[27]~FF" port: "RE" } delay_max: 1929 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[28]~FF" port: "RE" } delay_max: 1654 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[29]~FF" port: "RE" } delay_max: 1653 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[30]~FF" port: "RE" } delay_max: 1939 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[31]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[32]~FF" port: "RE" } delay_max: 1933 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[33]~FF" port: "RE" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[34]~FF" port: "RE" } delay_max: 2072 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[35]~FF" port: "RE" } delay_max: 1899 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[36]~FF" port: "RE" } delay_max: 1939 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[37]~FF" port: "RE" } delay_max: 1691 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[38]~FF" port: "RE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[39]~FF" port: "RE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "RE" } delay_max: 1691 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[41]~FF" port: "RE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[42]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[43]~FF" port: "RE" } delay_max: 1677 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[44]~FF" port: "RE" } delay_max: 1919 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[45]~FF" port: "RE" } delay_max: 2084 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[46]~FF" port: "RE" } delay_max: 2081 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[47]~FF" port: "RE" } delay_max: 2149 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[48]~FF" port: "RE" } delay_max: 1846 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[49]~FF" port: "RE" } delay_max: 2357 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[50]~FF" port: "RE" } delay_max: 1910 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[51]~FF" port: "RE" } delay_max: 2356 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[52]~FF" port: "RE" } delay_max: 2162 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[53]~FF" port: "RE" } delay_max: 2366 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[54]~FF" port: "RE" } delay_max: 1910 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[55]~FF" port: "RE" } delay_max: 2366 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[56]~FF" port: "RE" } delay_max: 2360 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[57]~FF" port: "RE" } delay_max: 2162 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[58]~FF" port: "RE" } delay_max: 2351 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[59]~FF" port: "RE" } delay_max: 2282 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[60]~FF" port: "RE" } delay_max: 2359 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[61]~FF" port: "RE" } delay_max: 2149 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[62]~FF" port: "RE" } delay_max: 2328 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/skip_count[63]~FF" port: "RE" } delay_max: 2294 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "RE" } delay_max: 2151 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "RE" } delay_max: 2403 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "RE" } delay_max: 2346 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "RE" } delay_max: 2325 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "RE" } delay_max: 2598 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "RE" } delay_max: 2151 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "RE" } delay_max: 2523 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "RE" } delay_max: 2316 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "RE" } delay_max: 2607 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "RE" } delay_max: 2359 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "RE" } delay_max: 2610 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "RE" } delay_max: 2354 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "RE" } delay_max: 2567 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "RE" } delay_max: 2567 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "RE" } delay_max: 2372 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "RE" } delay_max: 2295 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "RE" } delay_max: 2536 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "RE" } delay_max: 2381 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "RE" } delay_max: 2592 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "RE" } delay_max: 2524 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "RE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "RE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "RE" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "RE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "RE" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "RE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "RE" } delay_max: 1688 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "RE" } delay_max: 1481 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "RE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "RE" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "RE" } delay_max: 1481 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "RE" } delay_max: 1741 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "RE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "RE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "RE" } delay_max: 1688 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "RE" } delay_max: 1688 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "RE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "RE" } delay_max: 1662 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "RE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "RE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "RE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "RE" } delay_max: 1166 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "RE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "RE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "RE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "RE" } delay_max: 1165 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "RE" } delay_max: 1830 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "RE" } delay_max: 1662 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "RE" } delay_max: 1831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "RE" } delay_max: 1839 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "RE" } delay_max: 1939 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "RE" } delay_max: 1899 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "RE" } delay_max: 1691 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "RE" } delay_max: 1691 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "RE" } delay_max: 1899 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "RE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "RE" } delay_max: 1622 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "RE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "RE" } delay_max: 1830 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "RE" } delay_max: 1436 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "RE" } delay_max: 1839 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "RE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "RE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "RE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "RE" } delay_max: 1719 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "RE" } delay_max: 1511 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "RE" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "RE" } delay_max: 1768 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "RE" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "RE" } delay_max: 1511 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "RE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "RE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "RE" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "RE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "RE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "RE" } delay_max: 1929 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "RE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "RE" } delay_max: 1896 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "RE" } delay_max: 2179 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "RE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "RE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "RE" } delay_max: 2186 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "RE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "RE" } delay_max: 2177 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "RE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "RE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "RE" } delay_max: 1895 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "RE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "RE" } delay_max: 1941 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "RE" } delay_max: 1941 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "RE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "RE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "RE" } delay_max: 1941 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "RE" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "RE" } delay_max: 2140 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "RE" } delay_max: 1933 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "RE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "RE" } delay_max: 2387 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "RE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "RE" } delay_max: 1919 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "RE" } delay_max: 2598 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "RE" } delay_max: 2598 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "RE" } delay_max: 2400 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "RE" } delay_max: 1902 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "RE" } delay_max: 1843 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "RE" } delay_max: 1843 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "RE" } delay_max: 1902 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "RE" } delay_max: 2357 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "RE" } delay_max: 1888 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "RE" } delay_max: 2129 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "RE" } delay_max: 1888 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "RE" } delay_max: 2569 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "RE" } delay_max: 2325 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "RE" } delay_max: 2151 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "RE" } delay_max: 2151 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "RE" } delay_max: 2598 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "RE" } delay_max: 2351 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "RE" } delay_max: 2354 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "RE" } delay_max: 2354 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "RE" } delay_max: 2772 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "RE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "RE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "RE" } delay_max: 1413 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "RE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "RE" } delay_max: 1413 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "RE" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "RE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "RE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "RE" } delay_max: 1481 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "RE" } delay_max: 1688 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "RE" } delay_max: 1425 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "RE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "RE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "RE" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "RE" } delay_max: 1425 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "RE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "RE" } delay_max: 1481 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "RE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "RE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "RE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "RE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "RE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "RE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "RE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "RE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "RE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "RE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "RE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "RE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "RE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "RE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1511 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1475 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 1482 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 1482 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 1474 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1690 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1482 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 1687 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 1483 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 1474 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2211 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1963 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1926 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1934 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2209 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 1761 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 1968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 2207 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2207 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1994 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2209 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 2207 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 1968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 2207 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2220 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 1753 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2207 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2009 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 2006 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1753 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 1753 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2220 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1761 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 1753 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1926 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2207 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2169 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1474 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1650 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 1651 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1444 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 1687 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1971 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "RE" } delay_max: 1910 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "RE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "RE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "RE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "RE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "RE" } delay_max: 1945 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "RE" } delay_max: 1938 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "RE" } delay_max: 1654 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "RE" } delay_max: 1662 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "RE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "RE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "RE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "RE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "RE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "RE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "RE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "RE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "RE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "RE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "RE" } delay_max: 2400 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "RE" } delay_max: 2418 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "RE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "RE" } delay_max: 2808 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "RE" } delay_max: 2174 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "RE" } delay_max: 2598 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "RE" } delay_max: 1941 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "RE" } delay_max: 2808 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "RE" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "RE" } delay_max: 2614 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "RE" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "RE" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "RE" } delay_max: 2140 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "RE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "RE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "RE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "RE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "RE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "RE" } delay_max: 1719 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "RE" } delay_max: 1511 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "RE" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "RE" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "RE" } delay_max: 1719 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "RE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "RE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "RE" } delay_max: 1719 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "RE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "RE" } delay_max: 1511 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "RE" } delay_max: 1719 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "RE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "RE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "RE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "RE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "RE" } delay_max: 1860 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "RE" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "RE" } delay_max: 1929 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "RE" } delay_max: 1929 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "RE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "RE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "RE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "RE" } delay_max: 1982 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "RE" } delay_max: 1929 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "RE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "RE" } delay_max: 1938 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "RE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "RE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "RE" } delay_max: 2155 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "RE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "RE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "RE" } delay_max: 1938 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "RE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "RE" } delay_max: 1951 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "RE" } delay_max: 1951 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "RE" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "RE" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "RE" } delay_max: 2104 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "RE" } delay_max: 2114 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "RE" } delay_max: 2114 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "RE" } delay_max: 2254 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "RE" } delay_max: 2564 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "RE" } delay_max: 2567 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "RE" } delay_max: 2162 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "RE" } delay_max: 2331 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "RE" } delay_max: 2159 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "RE" } delay_max: 2539 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "RE" } delay_max: 1654 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "RE" } delay_max: 2294 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "RE" } delay_max: 2149 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "RE" } delay_max: 2767 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "RE" } delay_max: 2354 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "RE" } delay_max: 2772 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "RE" } delay_max: 2121 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "RE" } delay_max: 2780 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "RE" } delay_max: 2328 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "RE" } delay_max: 2294 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "RE" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "RE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "RE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "RE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "RE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "RE" } delay_max: 1719 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "RE" } delay_max: 1444 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "RE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "RE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "RE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "RE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "RE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "RE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "RE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "RE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "RE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/LUT__4478" port: "I[0]" } delay_max: 1462 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4686" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/skip_count[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "I[1]" } delay_max: 1606 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[1]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "CE" } delay_max: 2217 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "CE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "CE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "CE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "CE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "CE" } delay_max: 1269 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "CE" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "CE" } delay_max: 1418 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "CE" } delay_max: 1413 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "CE" } delay_max: 1425 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "CE" } delay_max: 1412 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "CE" } delay_max: 1619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "CE" } delay_max: 1619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "CE" } delay_max: 1479 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "CE" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "CE" } delay_max: 1897 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "CE" } delay_max: 1938 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "CE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "CE" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "CE" } delay_max: 1665 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "CE" } delay_max: 1703 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "CE" } delay_max: 1688 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "CE" } delay_max: 1662 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "CE" } delay_max: 1830 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "CE" } delay_max: 1830 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "CE" } delay_max: 1899 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "CE" } delay_max: 1843 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "CE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "CE" } delay_max: 1703 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "CE" } delay_max: 2162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "CE" } delay_max: 2106 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "CE" } delay_max: 1876 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "CE" } delay_max: 2357 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "CE" } delay_max: 2109 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "CE" } delay_max: 1834 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "CE" } delay_max: 1846 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "CE" } delay_max: 2109 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "CE" } delay_max: 1834 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "CE" } delay_max: 2109 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "CE" } delay_max: 2040 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "CE" } delay_max: 1865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "CE" } delay_max: 2109 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "CE" } delay_max: 2356 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "CE" } delay_max: 2251 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4601" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5119" port: "I[0]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5123" port: "I[2]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5135" port: "I[3]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "I[1]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "I[1]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[63]~FF" port: "I[1]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "I[1]" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4350" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "CE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "CE" } delay_max: 1686 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "CE" } delay_max: 1688 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "CE" } delay_max: 1653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "CE" } delay_max: 1624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "CE" } delay_max: 1635 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "CE" } delay_max: 1686 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "CE" } delay_max: 1945 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "CE" } delay_max: 2418 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "CE" } delay_max: 1843 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "CE" } delay_max: 1622 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "CE" } delay_max: 1900 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "CE" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "CE" } delay_max: 2108 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "CE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "CE" } delay_max: 1830 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "CE" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/LUT__4417" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4778" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "I[1]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[61]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "I[1]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "I[1]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4348" port: "I[3]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4769" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5139" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[41]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4690" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "I[1]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "I[1]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[42]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "I[1]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4693" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5462" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5499" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "I[1]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "I[1]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[60]~FF" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "I[1]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "I[1]" } delay_max: 2188 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4348" port: "I[1]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4766" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5139" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "I[1]" } delay_max: 1664 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[62]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "I[1]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "I[1]" } delay_max: 1420 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4350" port: "I[1]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4774" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[0]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4463" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5118" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5126" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5131" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[0]~FF" port: "CE" } delay_max: 1482 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[1]~FF" port: "CE" } delay_max: 1941 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[2]~FF" port: "CE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[3]~FF" port: "CE" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[4]~FF" port: "CE" } delay_max: 1870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[5]~FF" port: "CE" } delay_max: 1934 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[6]~FF" port: "CE" } delay_max: 1659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[7]~FF" port: "CE" } delay_max: 1656 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[8]~FF" port: "CE" } delay_max: 1690 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[9]~FF" port: "CE" } delay_max: 1656 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[10]~FF" port: "CE" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[11]~FF" port: "CE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[12]~FF" port: "CE" } delay_max: 1650 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[13]~FF" port: "CE" } delay_max: 1514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[14]~FF" port: "CE" } delay_max: 1275 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[15]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[16]~FF" port: "CE" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[17]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[18]~FF" port: "CE" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[19]~FF" port: "CE" } delay_max: 1275 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[20]~FF" port: "CE" } delay_max: 1523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[21]~FF" port: "CE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "CE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[23]~FF" port: "CE" } delay_max: 1441 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[24]~FF" port: "CE" } delay_max: 1659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[25]~FF" port: "CE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[26]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[27]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[28]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[29]~FF" port: "CE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[30]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[31]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[32]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[33]~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[34]~FF" port: "CE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[35]~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[36]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[37]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[38]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[39]~FF" port: "CE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[41]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[42]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[43]~FF" port: "CE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[44]~FF" port: "CE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[45]~FF" port: "CE" } delay_max: 1688 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[46]~FF" port: "CE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[47]~FF" port: "CE" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[48]~FF" port: "CE" } delay_max: 1686 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[49]~FF" port: "CE" } delay_max: 1425 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[50]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[51]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[52]~FF" port: "CE" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[53]~FF" port: "CE" } delay_max: 1624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[54]~FF" port: "CE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[55]~FF" port: "CE" } delay_max: 1939 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[56]~FF" port: "CE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[57]~FF" port: "CE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[58]~FF" port: "CE" } delay_max: 1662 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[59]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[60]~FF" port: "CE" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[61]~FF" port: "CE" } delay_max: 1945 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[62]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/skip_count[63]~FF" port: "CE" } delay_max: 1873 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4466" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5143" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5225" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5228" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "CE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "CE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "CE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "CE" } delay_max: 2177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "CE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "CE" } delay_max: 1929 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "CE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "CE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "CE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "CE" } delay_max: 2186 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "CE" } delay_max: 1982 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "CE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "CE" } delay_max: 2071 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "CE" } delay_max: 2140 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "CE" } delay_max: 1938 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "CE" } delay_max: 1938 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "CE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "CE" } delay_max: 1654 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "CE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "CE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "CE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "CE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5423" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5433" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5436" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "I[1]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[59]~FF" port: "I[1]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[0]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "I[1]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4349" port: "I[3]" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5361" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5365" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5375" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5377" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5397" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5399" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5400" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5404" port: "I[0]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5409" port: "I[3]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5412" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5445" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5538" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5543" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5546" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5551" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5554" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5559" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5564" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5568" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5571" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5573" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5578" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4422" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4422" port: "O" } sink { cell: "edb_top_inst/LUT__4423" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4426" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4432" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4432" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4432" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4432" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4432" port: "O" } sink { cell: "edb_top_inst/LUT__4532" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4432" port: "O" } sink { cell: "edb_top_inst/LUT__4534" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4432" port: "O" } sink { cell: "edb_top_inst/LUT__4536" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4432" port: "O" } sink { cell: "edb_top_inst/LUT__4538" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4432" port: "O" } sink { cell: "edb_top_inst/LUT__4540" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4432" port: "O" } sink { cell: "edb_top_inst/LUT__4542" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4432" port: "O" } sink { cell: "edb_top_inst/LUT__4544" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4432" port: "O" } sink { cell: "edb_top_inst/LUT__4546" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4432" port: "O" } sink { cell: "edb_top_inst/LUT__4548" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4432" port: "O" } sink { cell: "edb_top_inst/LUT__4550" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i1" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[45]~FF" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "I[1]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "I[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "I[2]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "I[2]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "I[2]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "I[2]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "I[2]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "I[2]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "I[2]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[3]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[3]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[2]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[3]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[3]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[3]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[3]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[3]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[3]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[2]" } delay_max: 1262 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[3]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[3]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[3]" } delay_max: 1431 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[3]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[3]" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/LUT__4412" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/LUT__4446" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "CE" } delay_max: 1165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "CE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "CE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "CE" } delay_max: 1418 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "CE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "CE" } delay_max: 1201 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "CE" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "CE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "CE" } delay_max: 1412 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "CE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "CE" } delay_max: 1688 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "CE" } delay_max: 1481 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4428" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i1" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4340" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4397" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4410" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "CE" } delay_max: 1198 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "CE" } delay_max: 1199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "CE" } delay_max: 1198 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/LUT__4847" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4373" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4374" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4376" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4378" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4445" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5592" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4360" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4377" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1057/i1" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4449" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4449" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4449" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4449" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4449" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4449" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4449" port: "O" } sink { cell: "edb_top_inst/LUT__4453" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4449" port: "O" } sink { cell: "edb_top_inst/LUT__4457" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4453" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4453" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4453" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4453" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4453" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4453" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[29]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4366" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4572" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4457" port: "O" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4457" port: "O" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4457" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "CE" } delay_max: 1413 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4457" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4457" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4457" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4457" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "CE" } delay_max: 1425 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4457" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "CE" } delay_max: 1619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4457" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "CE" } delay_max: 1619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4457" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "CE" } delay_max: 1624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4457" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "CE" } delay_max: 1624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4457" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4457" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "CE" } delay_max: 1624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4457" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4457" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "CE" } delay_max: 1635 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4457" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4471" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[2]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[2]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[2]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[2]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[2]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[2]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[2]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[2]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[2]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[2]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[2]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[2]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[2]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[2]" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[2]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[2]" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[2]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[2]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[2]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[2]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[2]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[2]" } delay_max: 1533 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[2]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[2]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[2]" } delay_max: 1262 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[2]" } delay_max: 1464 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[2]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[2]" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[2]" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[2]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[2]" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[3]" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[2]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[3]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[3]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[2]" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[3]" } delay_max: 1957 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[3]" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[3]" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[3]" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[2]" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[3]" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[3]" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[3]" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[3]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[2]" } delay_max: 1704 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[3]" } delay_max: 1709 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[3]" } delay_max: 1502 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[0]" } delay_max: 1920 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "CE" } delay_max: 1269 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "CE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "CE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "CE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "CE" } delay_max: 1442 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "CE" } delay_max: 1687 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "CE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "CE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "CE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "CE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "CE" } delay_max: 1768 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "CE" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "CE" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "CE" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "CE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "CE" } delay_max: 1663 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "CE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "CE" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "CE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "CE" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "CE" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "CE" } delay_max: 1975 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "CE" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "CE" } delay_max: 1683 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "CE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "CE" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "CE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "CE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "CE" } delay_max: 1663 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "CE" } delay_max: 1663 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "CE" } delay_max: 1654 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "CE" } delay_max: 2176 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "CE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "CE" } delay_max: 1865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "CE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "CE" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "CE" } delay_max: 1938 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "CE" } delay_max: 1864 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "CE" } delay_max: 1865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "CE" } delay_max: 1436 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "CE" } delay_max: 1643 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "CE" } delay_max: 1643 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "CE" } delay_max: 1643 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "CE" } delay_max: 1643 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "CE" } delay_max: 1897 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "CE" } delay_max: 1897 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "CE" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "CE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "CE" } delay_max: 2357 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "CE" } delay_max: 2117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "CE" } delay_max: 2104 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "CE" } delay_max: 2108 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "CE" } delay_max: 2108 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "CE" } delay_max: 2356 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "CE" } delay_max: 2369 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "CE" } delay_max: 2357 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "CE" } delay_max: 2357 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "CE" } delay_max: 2159 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "CE" } delay_max: 1863 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "CE" } delay_max: 2114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "CE" } delay_max: 2356 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "CE" } delay_max: 2149 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "CE" } delay_max: 2580 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4365" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4852" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4392" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4389" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4371" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4371" port: "O" } sink { cell: "edb_top_inst/LUT__4372" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4371" port: "O" } sink { cell: "edb_top_inst/LUT__4452" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4371" port: "O" } sink { cell: "edb_top_inst/LUT__4457" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4371" port: "O" } sink { cell: "edb_top_inst/LUT__4470" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4371" port: "O" } sink { cell: "edb_top_inst/LUT__4842" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4371" port: "O" } sink { cell: "edb_top_inst/LUT__4853" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4401" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4403" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4434" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4446" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4449" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4452" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4456" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4854" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4362" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4363" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4380" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4381" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4385" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4388" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4390" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4393" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4396" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4403" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4411" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4434" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4438" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4441" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4451" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4452" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4456" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4838" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4842" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4843" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4854" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5593" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4478" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4478" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4481" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4481" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4481" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4886" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4887" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4888" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "RE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "RE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "RE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "RE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/ts_resetn~FF" port: "RE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "RE" } delay_max: 1686 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "RE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "RE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "RE" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "RE" } delay_max: 1958 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "RE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "RE" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "RE" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "RE" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "RE" } delay_max: 1201 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "RE" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "RE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "RE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "RE" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "RE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "RE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "RE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "RE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "RE" } delay_max: 1449 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "RE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "RE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "RE" } delay_max: 1245 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "RE" } delay_max: 1245 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "RE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "RE" } delay_max: 1244 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "RE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "RE" } delay_max: 1245 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "RE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "RE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "RE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "RE" } delay_max: 1269 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "RE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "RE" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "RE" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "RE" } delay_max: 2464 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "RE" } delay_max: 1915 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "RE" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "RE" } delay_max: 2169 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "RE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5489" port: "I[1]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5495" port: "I[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5515" port: "I[1]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5520" port: "I[2]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4886" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4888" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4892" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4902" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5006" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5016" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4484" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4484" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4484" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4904" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4911" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4904" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4911" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4485" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4485" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4485" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4485" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4485" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4485" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 1231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4485" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 1231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4485" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 1165 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4892" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4902" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4487" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4487" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4487" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4487" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4487" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4487" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4487" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4487" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 1244 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "clk" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 7088 delay_min: 0  }
route { driver { cell: "clk" port: "inpad" } sink { cell: "CLKBUF__0" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4488" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4488" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4488" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4931" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4932" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4933" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4490" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4490" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4490" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4939" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4940" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4941" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4939" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4941" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4491" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4491" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4491" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4947" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4948" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4949" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[2]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4492" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4492" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4492" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4955" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4956" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4957" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4955" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4957" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4493" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4493" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4493" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4963" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4964" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4965" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4963" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4965" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4496" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4496" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4496" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4981" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4987" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4981" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4987" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4988" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4981" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4987" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4988" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4497" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4497" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4497" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4497" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4497" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4497" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 1165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4497" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 1165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4497" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4969" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4979" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4498" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4498" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4498" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4498" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4498" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 1165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4498" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 1165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4498" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4498" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4500" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4500" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1166 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4500" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1166 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5018" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5024" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5018" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5024" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5025" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5018" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5024" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5025" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4501" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4501" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4501" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4501" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4501" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4501" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4501" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4501" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5006" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5016" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4502" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4502" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4502" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4502" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 1244 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4502" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4502" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4502" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4502" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[30]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5043" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5047" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4504" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4504" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4504" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5050" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5049" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5050" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5053" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5050" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5053" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4505" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4505" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4505" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1166 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4505" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5043" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5047" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4506" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4506" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4506" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1164 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4506" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 1166 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[34]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5063" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5067" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4508" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4508" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4508" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5069" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5070" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5073" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5070" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5073" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4509" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4509" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4509" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4509" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 1165 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5063" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5067" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4510" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4510" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4510" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4510" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[14]~FF" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4969" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4979" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5083" port: "I[2]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5087" port: "I[0]" } delay_max: 1348 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4512" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4512" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4512" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1166 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5089" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5090" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5093" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5090" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5093" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4513" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1166 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4513" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4513" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4513" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5083" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5087" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4514" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1166 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4514" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4514" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4514" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 1418 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4972" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4979" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4516" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4516" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4516" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5105" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5106" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5107" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5105" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5107" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4517" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4517" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4517" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5113" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5114" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5115" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5113" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5115" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4888" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4957" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4351" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4415" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4418" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4424" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4425" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4426" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4486" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "CE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "CE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "CE" } delay_max: 1418 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "CE" } delay_max: 1418 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "CE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "CE" } delay_max: 1211 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "CE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "CE" } delay_max: 1514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/LUT__4413" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4461" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4463" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4467" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4604" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4612" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4616" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4621" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4627" port: "I[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4667" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4693" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4697" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4701" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4717" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4721" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4745" port: "I[2]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[43]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[0]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4697" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5389" port: "I[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5421" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5459" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5470" port: "I[0]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4613" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5118" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5121" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5133" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[3]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4618" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5118" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5124" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5136" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[4]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4623" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5118" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5122" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5132" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[5]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4627" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5120" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5127" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5130" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[6]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4632" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5119" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5124" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5133" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4636" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5120" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5122" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5137" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[8]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4640" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5120" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5126" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5131" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[9]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4644" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5117" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5127" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5137" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[10]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4648" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5117" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5128" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5135" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[11]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4652" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5117" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5128" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5136" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[12]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4656" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5117" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5123" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5130" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[13]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4660" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5120" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5121" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5132" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[14]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4664" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[15]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4669" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[16]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4672" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[17]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4676" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[18]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4679" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[19]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4682" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[20]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4686" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[21]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4690" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4693" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[23]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4697" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[24]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4701" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[25]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4706" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[26]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4710" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[27]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4713" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[28]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4717" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4721" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[30]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4726" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[31]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4730" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[32]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4734" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[33]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4738" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[34]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4742" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[35]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4745" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[36]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4750" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[37]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4754" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[38]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4758" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[39]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4762" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4766" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4769" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4774" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4778" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[44]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4781" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4785" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "I[1]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[46]~FF" port: "I[1]" } delay_max: 1237 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "I[1]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[2]" } delay_max: 1637 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "I[1]" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "I[1]" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4788" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "I[1]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[47]~FF" port: "I[1]" } delay_max: 1289 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "I[1]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[2]" } delay_max: 1915 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "I[1]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4791" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[48]~FF" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "I[1]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[2]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4794" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[49]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[0]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "I[1]" } delay_max: 2007 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4797" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[50]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "I[1]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[0]" } delay_max: 1943 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "I[1]" } delay_max: 1695 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "I[1]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4356" port: "I[1]" } delay_max: 1943 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4799" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[51]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "I[1]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[0]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4356" port: "I[3]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4801" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[52]~FF" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "I[1]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[0]" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "I[1]" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4353" port: "I[1]" } delay_max: 1671 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4804" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "I[1]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[53]~FF" port: "I[1]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "I[1]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "I[1]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "I[1]" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4353" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4806" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[54]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[0]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "I[1]" } delay_max: 1237 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "I[1]" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4354" port: "I[1]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4809" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[55]~FF" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "I[1]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4354" port: "I[3]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4812" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "I[1]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[56]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[0]" } delay_max: 1952 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "I[1]" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "I[1]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4355" port: "I[1]" } delay_max: 2188 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4815" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[57]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[0]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "I[1]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4351" port: "I[1]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4818" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/skip_count[58]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "I[1]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[0]" } delay_max: 2188 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "I[1]" } delay_max: 1752 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4349" port: "I[1]" } delay_max: 2188 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4821" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4824" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4827" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4830" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4832" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4835" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4605" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5143" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5225" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5228" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4608" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5143" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5230" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4617" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5143" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5229" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4622" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5144" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5184" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5226" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4628" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5144" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5186" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4631" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5144" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5185" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4635" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5141" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5221" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5227" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4639" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5141" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5223" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4643" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5141" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5222" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4647" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5142" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5216" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5231" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4651" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5142" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5218" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4655" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5142" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5217" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4659" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5146" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5196" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5220" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4663" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5146" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5196" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5219" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4668" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5146" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5198" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4672" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5146" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5197" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4675" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5147" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5162" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5165" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4679" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5147" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5163" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5164" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4682" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5147" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5163" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5164" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4685" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5148" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5167" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5169" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4689" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5148" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5166" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4694" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5152" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5188" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5193" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5195" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5254" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4698" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5152" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5191" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5192" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5254" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4702" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5152" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5256" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4705" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5152" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5255" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4709" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5153" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5160" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5206" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4714" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5153" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5159" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5206" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4718" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5153" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5209" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4722" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5153" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5208" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4725" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5154" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5191" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5192" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4729" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5149" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5183" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5245" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4733" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5149" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5181" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5182" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4737" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5149" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5179" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5180" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4741" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5149" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5179" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5180" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4746" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5150" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5174" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5176" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5244" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4749" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5150" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5173" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5244" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4753" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5150" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5246" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4757" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5151" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5172" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5175" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4761" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5151" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5171" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4765" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5157" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5199" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5203" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5277" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5282" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4770" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5156" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5199" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5203" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5277" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5282" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4773" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5199" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5203" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5276" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5282" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4777" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5199" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5204" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4781" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5200" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5213" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5275" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5278" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5280" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4784" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5200" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5211" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5212" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5279" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4787" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5200" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5211" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5275" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5278" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5279" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4790" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5200" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5210" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4793" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5201" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5235" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4796" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5236" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5237" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5268" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5274" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4799" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5237" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5239" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5268" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4801" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5237" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5269" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5272" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4803" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5238" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5241" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5287" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4806" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5241" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5289" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4808" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5241" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5288" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4811" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5243" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5251" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5257" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5260" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4814" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5249" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5250" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5257" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5260" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4817" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5249" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5258" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5260" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4820" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5248" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5260" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4823" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5261" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5263" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5266" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4826" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5264" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5266" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4829" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5267" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5290" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4832" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5292" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4834" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/skip_count[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5291" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5423" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5433" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5436" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5423" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5435" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5423" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5434" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5424" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5427" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5439" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5426" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5427" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5425" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5427" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5428" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5432" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5428" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5431" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5429" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5429" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5438" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5438" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5437" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5437" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5437" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5437" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5361" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5363" port: "I[0]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5365" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5371" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5375" port: "I[1]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5377" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5386" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5387" port: "I[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5392" port: "I[0]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5399" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5404" port: "I[1]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5409" port: "I[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5412" port: "I[1]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5444" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5542" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5543" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5547" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5550" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5552" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5553" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5557" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5558" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5563" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5567" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5571" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5572" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5577" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5362" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5363" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5366" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5367" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5370" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5371" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5373" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5375" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5377" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5381" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5382" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5384" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5385" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5387" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5392" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5393" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5398" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5409" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5446" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5447" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5450" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5455" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5541" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5545" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5550" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5555" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5560" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5562" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5565" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5569" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5574" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5575" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5579" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5580" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5359" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5367" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5368" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5371" port: "I[2]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5373" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5377" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5382" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5385" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5387" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5392" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5393" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5397" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5398" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5406" port: "I[1]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5444" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5446" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5451" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5454" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5537" port: "I[0]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5541" port: "I[3]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5545" port: "I[3]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5562" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5574" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5579" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5359" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5367" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5368" port: "I[2]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5371" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5373" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5378" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5382" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5386" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5387" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5392" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5393" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5395" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5397" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5398" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5400" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5401" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5406" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5444" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5445" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5447" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5449" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5451" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5454" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5541" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5545" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5562" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5575" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5580" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i2" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4428" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i3" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4428" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i3" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i4" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4429" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i4" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i5" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4429" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i5" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i6" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4429" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i6" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i7" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4428" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i7" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i8" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4430" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i8" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i9" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4430" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i9" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i10" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4430" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i10" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i11" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4430" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i11" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i12" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4431" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i12" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i13" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4431" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i13" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i14" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4431" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i14" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i15" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4429" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i15" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4532" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4532" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1054/i1" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i16" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4534" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1054/i1" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i17" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4536" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i18" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1054/i2" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4538" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i19" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1054/i3" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4540" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i20" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1054/i4" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4542" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4355" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4415" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4418" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4423" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4426" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4486" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i21" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1054/i5" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4544" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4343" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4414" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4423" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4426" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i22" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1054/i6" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4546" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4345" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4414" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4424" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4425" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4426" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i23" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1054/i7" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4548" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4345" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4413" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i24" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1054/i8" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4550" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "I[1]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4344" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4413" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_98/i25" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1054/i9" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4340" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4397" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4410" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4373" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4374" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4376" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4378" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4445" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5592" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4397" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4413" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4338" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4373" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4374" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4376" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4378" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4445" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5592" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4397" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4410" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4338" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4373" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4374" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4376" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4378" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4445" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5592" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1057/i1" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4360" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4377" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1057/i1" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1057/i2" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4360" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4377" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1057/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1057/i3" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4359" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4379" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1057/i3" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1057/i4" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4359" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4375" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1057/i4" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1057/i5" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4359" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4375" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1057/i5" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4366" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4437" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4572" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4366" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4437" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4574" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4572" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4572" port: "O" } sink { cell: "edb_top_inst/LUT__4574" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4366" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4437" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4574" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4367" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4577" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4366" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4366" port: "O" } sink { cell: "edb_top_inst/LUT__4370" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4366" port: "O" } sink { cell: "edb_top_inst/LUT__4577" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4366" port: "O" } sink { cell: "edb_top_inst/LUT__4583" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4367" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4579" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/LUT__4579" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4367" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4581" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/LUT__4581" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4367" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4369" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4435" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4585" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/LUT__4585" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/LUT__4589" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4369" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4435" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4587" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/LUT__4587" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4587" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4369" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4435" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4587" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4369" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4436" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4591" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4589" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4589" port: "O" } sink { cell: "edb_top_inst/LUT__4591" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4368" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4593" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4595" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4591" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4591" port: "O" } sink { cell: "edb_top_inst/LUT__4593" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4591" port: "O" } sink { cell: "edb_top_inst/LUT__4595" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4368" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4595" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4593" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4368" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4597" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4595" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4595" port: "O" } sink { cell: "edb_top_inst/LUT__4597" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4368" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4597" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4606" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4614" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4619" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4624" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4629" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4633" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4637" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4641" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4645" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4649" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4653" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4657" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4661" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4665" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4670" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4673" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4677" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4680" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4683" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4687" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4691" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4695" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4699" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4703" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4707" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4711" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4715" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4719" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4723" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4727" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4731" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4735" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4739" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4743" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4747" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4751" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4755" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4759" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4763" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4767" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4771" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4775" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4779" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4782" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4785" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[1]" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[1]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[1]" } delay_max: 1431 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[1]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[1]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[1]" } delay_max: 1709 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[1]" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[1]" } delay_max: 1882 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[1]" } delay_max: 1891 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[1]" } delay_max: 1519 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[1]" } delay_max: 1676 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[1]" } delay_max: 1957 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[1]" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4471" port: "I[3]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4606" port: "I[3]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4614" port: "I[3]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4619" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4624" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4629" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4633" port: "I[2]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4637" port: "I[3]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4641" port: "I[3]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4645" port: "I[3]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4649" port: "I[3]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4653" port: "I[3]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4657" port: "I[3]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4661" port: "I[3]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4664" port: "I[2]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4665" port: "I[3]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4669" port: "I[2]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4670" port: "I[3]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4673" port: "I[2]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4677" port: "I[2]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4680" port: "I[2]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4683" port: "I[2]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4687" port: "I[3]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4691" port: "I[3]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4695" port: "I[2]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4699" port: "I[2]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4703" port: "I[2]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4707" port: "I[3]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4711" port: "I[3]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4715" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4719" port: "I[2]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4723" port: "I[2]" } delay_max: 1582 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4727" port: "I[3]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4731" port: "I[3]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4735" port: "I[2]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4739" port: "I[2]" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4743" port: "I[3]" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4747" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4751" port: "I[3]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4755" port: "I[3]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4759" port: "I[3]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4763" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4767" port: "I[3]" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4771" port: "I[3]" } delay_max: 1671 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4775" port: "I[3]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4779" port: "I[3]" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4782" port: "I[2]" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4788" port: "I[3]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4797" port: "I[3]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4809" port: "I[3]" } delay_max: 1687 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4824" port: "I[3]" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4827" port: "I[3]" } delay_max: 1996 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4835" port: "I[3]" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4788" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4791" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4794" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4797" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4799" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4801" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4804" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4806" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4809" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4812" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4815" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4818" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4821" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4824" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4827" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4830" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4832" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4835" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4361" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4371" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4382" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4394" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4400" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4411" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4439" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4442" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4449" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4451" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4455" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4474" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4477" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5593" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4839" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4837" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4840" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4359" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4361" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4362" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4380" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4381" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4388" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4391" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4393" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4400" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4411" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4434" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4438" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4441" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4451" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4452" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4455" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4837" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4839" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4852" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4854" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5593" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4843" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4842" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4439" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4439" port: "O" } sink { cell: "edb_top_inst/LUT__4440" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4439" port: "O" } sink { cell: "edb_top_inst/LUT__4448" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4439" port: "O" } sink { cell: "edb_top_inst/LUT__4470" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4439" port: "O" } sink { cell: "edb_top_inst/LUT__4472" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4844" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4363" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4371" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4382" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4401" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4411" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4438" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4440" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4442" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4447" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4448" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4451" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4455" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4473" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4476" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4837" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4838" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4840" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5593" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4380" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4380" port: "O" } sink { cell: "edb_top_inst/LUT__4448" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4372" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4383" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4403" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4356" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "CE" } delay_max: 1418 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "CE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "CE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "CE" } delay_max: 1418 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "CE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "CE" } delay_max: 1201 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "CE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "CE" } delay_max: 1418 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "CE" } delay_max: 1201 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "CE" } delay_max: 1201 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "CE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "CE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "CE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "CE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "CE" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "CE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "CE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "CE" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "CE" } delay_max: 1514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "CE" } delay_max: 1514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "CE" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "CE" } delay_max: 1514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "CE" } delay_max: 1514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4847" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "CE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4356" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4364" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4852" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4353" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4353" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4354" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4354" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4355" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4854" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4854" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4854" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4854" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4854" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4854" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4854" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4854" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4854" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4854" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4854" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4854" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4854" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4854" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4351" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4349" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4349" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4348" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4348" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4350" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4350" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4351" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4355" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4343" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4345" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4345" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4344" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4344" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4346" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4346" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4343" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4339" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4341" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4341" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4340" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4340" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4338" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4338" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4339" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[23]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4892" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4900" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5006" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5014" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[24]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4893" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4901" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5007" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5015" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[25]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4894" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4901" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5008" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5015" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[26]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4895" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4902" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5009" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5016" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[27]~FF" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4896" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4899" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5010" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5013" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[28]~FF" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4897" port: "I[0]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4899" port: "I[2]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5011" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5013" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[29]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4900" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5014" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4888" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4957" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4887" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4956" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4887" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4956" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4886" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4955" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4886" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4955" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4888" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4887" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5126" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5131" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4892" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4900" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4893" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4901" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4894" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4901" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4895" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4902" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4896" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4899" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4897" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4899" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4900" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4908" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4908" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4897" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4904" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4905" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4899" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4900" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4901" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4902" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4904" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4905" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4911" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4904" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5123" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5135" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4908" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4906" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4906" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4907" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4907" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4909" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4909" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4908" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4906" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4906" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4907" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4907" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4909" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4909" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4931" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4933" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4933" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4933" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4932" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4931" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4932" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4931" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4933" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4932" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5121" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5133" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4941" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4941" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4940" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4940" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4939" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4939" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4941" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4940" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5124" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5136" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4947" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4949" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4949" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[11]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4949" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4948" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4947" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4948" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4947" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4949" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4948" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5122" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5132" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4957" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4956" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5127" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5130" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4965" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[13]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4965" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4964" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4964" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4963" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4963" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4965" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4964" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5124" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5133" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4969" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4977" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4970" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4978" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4971" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4978" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4972" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4979" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4973" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4976" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4974" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4976" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4977" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4984" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4984" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4974" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4988" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4976" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4977" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4978" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4979" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4981" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4988" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4981" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4987" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4988" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5122" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5137" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4984" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4982" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4982" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4983" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4983" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4985" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4985" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4984" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4982" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4982" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4983" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4983" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4985" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4985" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5006" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5014" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5007" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5015" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5008" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5015" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5009" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5016" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5010" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5013" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5011" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5013" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5014" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[31]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5043" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5047" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[32]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5044" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5045" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[33]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5044" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5045" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5021" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5021" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5011" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5025" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5013" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5014" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5015" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5016" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5018" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5025" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5018" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5024" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5025" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5126" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5131" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5021" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5019" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5019" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5020" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5020" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5022" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5022" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5021" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5019" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5019" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5020" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5020" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5022" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5022" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5043" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5047" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5045" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5044" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5045" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[35]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5063" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5067" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[36]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5064" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5065" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[37]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5064" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5065" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5052" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5052" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5044" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5043" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5045" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5045" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5049" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5047" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5049" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5053" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5050" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5127" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5137" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5052" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5051" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5051" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5052" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5051" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5051" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5070" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5063" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5067" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5065" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5064" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5065" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5072" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5072" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5064" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5063" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5065" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5065" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5069" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5067" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5069" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5070" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5073" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5128" port: "I[3]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5135" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5072" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5071" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5071" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5072" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5071" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5071" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5090" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5083" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5087" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5085" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5085" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5092" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5092" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5083" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5085" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5085" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5089" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5087" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5089" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5090" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5093" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5128" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5136" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5092" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5091" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5091" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5092" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5091" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5091" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5107" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[18]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5107" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5106" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5106" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5105" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5105" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5107" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5106" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5123" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5130" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[14]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[23]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[24]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[25]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[26]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[27]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[28]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[29]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[30]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[31]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[32]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[33]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[34]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[35]~FF" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[36]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[37]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5115" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[43]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5115" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5114" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5114" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5113" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5113" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5115" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5114" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5121" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5132" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5119" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5120" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5117" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5139" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" port: "CE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[1]~FF" port: "CE" } delay_max: 1441 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[2]~FF" port: "CE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[3]~FF" port: "CE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[4]~FF" port: "CE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[5]~FF" port: "CE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[6]~FF" port: "CE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[7]~FF" port: "CE" } delay_max: 1731 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[8]~FF" port: "CE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[9]~FF" port: "CE" } delay_max: 1449 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[10]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[11]~FF" port: "CE" } delay_max: 1444 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[12]~FF" port: "CE" } delay_max: 1442 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[13]~FF" port: "CE" } delay_max: 1482 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[14]~FF" port: "CE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[15]~FF" port: "CE" } delay_max: 1768 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[16]~FF" port: "CE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[17]~FF" port: "CE" } delay_max: 1727 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" port: "CE" } delay_max: 1975 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" port: "CE" } delay_max: 1444 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" port: "CE" } delay_max: 1442 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[21]~FF" port: "CE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[22]~FF" port: "CE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" port: "CE" } delay_max: 1768 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[24]~FF" port: "CE" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[25]~FF" port: "CE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[26]~FF" port: "CE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[27]~FF" port: "CE" } delay_max: 1444 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[28]~FF" port: "CE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[29]~FF" port: "CE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" port: "CE" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[31]~FF" port: "CE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" port: "CE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" port: "CE" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" port: "CE" } delay_max: 1941 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" port: "CE" } delay_max: 1663 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[36]~FF" port: "CE" } delay_max: 1982 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[37]~FF" port: "CE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" port: "CE" } delay_max: 1941 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" port: "CE" } delay_max: 1654 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[40]~FF" port: "CE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[41]~FF" port: "CE" } delay_max: 2176 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" port: "CE" } delay_max: 2177 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[43]~FF" port: "CE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" port: "CE" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" port: "CE" } delay_max: 1941 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" port: "CE" } delay_max: 1941 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[47]~FF" port: "CE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[48]~FF" port: "CE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[49]~FF" port: "CE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" port: "CE" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" port: "CE" } delay_max: 1865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" port: "CE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[53]~FF" port: "CE" } delay_max: 1643 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[54]~FF" port: "CE" } delay_max: 2151 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" port: "CE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" port: "CE" } delay_max: 1877 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" port: "CE" } delay_max: 2151 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" port: "CE" } delay_max: 1643 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[59]~FF" port: "CE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[60]~FF" port: "CE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[61]~FF" port: "CE" } delay_max: 2151 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[62]~FF" port: "CE" } delay_max: 2387 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[63]~FF" port: "CE" } delay_max: 1436 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5295" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[10]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[11]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[13]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[14]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[18]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[23]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[24]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[25]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[26]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[27]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[28]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[29]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[30]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[31]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[32]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[33]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[34]~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[35]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[36]~FF" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[37]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[43]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[14]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[18]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[23]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[26]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[27]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[28]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[30]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[32]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[33]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[35]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[36]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[37]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[43]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" port: "I[0]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[1]~FF" port: "I[0]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[2]~FF" port: "I[0]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[3]~FF" port: "I[0]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[4]~FF" port: "I[0]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[5]~FF" port: "I[0]" } delay_max: 1289 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[6]~FF" port: "I[0]" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[7]~FF" port: "I[0]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[8]~FF" port: "I[0]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[9]~FF" port: "I[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[10]~FF" port: "I[0]" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[11]~FF" port: "I[0]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[12]~FF" port: "I[0]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[13]~FF" port: "I[0]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[14]~FF" port: "I[0]" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[15]~FF" port: "I[0]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[16]~FF" port: "I[0]" } delay_max: 1436 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[17]~FF" port: "I[0]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" port: "I[0]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" port: "I[0]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" port: "I[0]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[21]~FF" port: "I[0]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[22]~FF" port: "I[0]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[24]~FF" port: "I[0]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[25]~FF" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[26]~FF" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[27]~FF" port: "I[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[28]~FF" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[29]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" port: "I[0]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[31]~FF" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" port: "I[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[36]~FF" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[37]~FF" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" port: "I[0]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[40]~FF" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[41]~FF" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[43]~FF" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[47]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[48]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[49]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[53]~FF" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[54]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[59]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[60]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[61]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[62]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[63]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5286" port: "O" } sink { cell: "edb_top_inst/LUT__5295" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" port: "I[1]" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[1]~FF" port: "I[1]" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[2]~FF" port: "I[1]" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[3]~FF" port: "I[1]" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[4]~FF" port: "I[1]" } delay_max: 1429 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[5]~FF" port: "I[1]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[6]~FF" port: "I[1]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[7]~FF" port: "I[1]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[8]~FF" port: "I[1]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[9]~FF" port: "I[1]" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[10]~FF" port: "I[1]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[11]~FF" port: "I[1]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[12]~FF" port: "I[1]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[13]~FF" port: "I[1]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[14]~FF" port: "I[1]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[15]~FF" port: "I[1]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[16]~FF" port: "I[1]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[17]~FF" port: "I[1]" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" port: "I[1]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" port: "I[1]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" port: "I[1]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[21]~FF" port: "I[1]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[22]~FF" port: "I[1]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" port: "I[1]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[24]~FF" port: "I[1]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[25]~FF" port: "I[1]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[26]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[27]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[28]~FF" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[29]~FF" port: "I[1]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" port: "I[1]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[31]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" port: "I[1]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[36]~FF" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[37]~FF" port: "I[1]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[40]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[41]~FF" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" port: "I[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[43]~FF" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" port: "I[1]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[47]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[48]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[49]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[53]~FF" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[54]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[59]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[60]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[61]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[62]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[63]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5293" port: "O" } sink { cell: "edb_top_inst/LUT__5295" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[1]~FF" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[2]~FF" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[3]~FF" port: "I[2]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[4]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[5]~FF" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[6]~FF" port: "I[2]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[7]~FF" port: "I[2]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[8]~FF" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[9]~FF" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[10]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[11]~FF" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[12]~FF" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[13]~FF" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[14]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[15]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[16]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[17]~FF" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[21]~FF" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[22]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[24]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[25]~FF" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[26]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[27]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[28]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[29]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[31]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[36]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[37]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[40]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[41]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[43]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[47]~FF" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[48]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[49]~FF" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" port: "I[2]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" port: "I[2]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[53]~FF" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[54]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" port: "I[2]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[59]~FF" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[60]~FF" port: "I[2]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[61]~FF" port: "I[2]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[62]~FF" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[63]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5234" port: "O" } sink { cell: "edb_top_inst/LUT__5295" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5225" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i1" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[0]~FF" port: "RE" } delay_max: 1945 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/ts_trigger~FF" port: "RE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[1]~FF" port: "RE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[2]~FF" port: "RE" } delay_max: 1429 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[3]~FF" port: "RE" } delay_max: 1482 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[4]~FF" port: "RE" } delay_max: 1449 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[5]~FF" port: "RE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[6]~FF" port: "RE" } delay_max: 1429 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[7]~FF" port: "RE" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[8]~FF" port: "RE" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[9]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[10]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[11]~FF" port: "RE" } delay_max: 1275 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[12]~FF" port: "RE" } delay_max: 1275 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[13]~FF" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[14]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[15]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[16]~FF" port: "RE" } delay_max: 1449 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[17]~FF" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" port: "RE" } delay_max: 1275 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" port: "RE" } delay_max: 1275 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[21]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[22]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[24]~FF" port: "RE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[25]~FF" port: "RE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[26]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[27]~FF" port: "RE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[28]~FF" port: "RE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[29]~FF" port: "RE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" port: "RE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[31]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" port: "RE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" port: "RE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" port: "RE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[36]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[37]~FF" port: "RE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" port: "RE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[40]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[41]~FF" port: "RE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" port: "RE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[43]~FF" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" port: "RE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" port: "RE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[47]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[48]~FF" port: "RE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[49]~FF" port: "RE" } delay_max: 1654 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" port: "RE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" port: "RE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" port: "RE" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[53]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[54]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" port: "RE" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" port: "RE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[59]~FF" port: "RE" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[60]~FF" port: "RE" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[61]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[62]~FF" port: "RE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[63]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5295" port: "O" } sink { cell: "edb_top_inst/la0/ts_trigger~FF" port: "CE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/ts_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5443" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i1" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[1]~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5225" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i1" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i2" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[2]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5230" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i3" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[3]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5229" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i3" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i4" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[4]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5226" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i4" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i5" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[5]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5186" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i5" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i6" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[6]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5185" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i6" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i7" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[7]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5227" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i7" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i8" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[8]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5223" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i8" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i9" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[9]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5222" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i9" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i10" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[10]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5231" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i10" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i11" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[11]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5218" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i11" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i12" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[12]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5217" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i12" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i13" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[13]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5220" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i13" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i14" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[14]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5219" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i14" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i15" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[15]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5198" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i15" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i16" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[16]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5197" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i16" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i17" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[17]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5162" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i17" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i18" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5163" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5164" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i18" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i19" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5163" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5164" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i19" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i20" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5167" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5169" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i20" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i21" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[21]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5166" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i21" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i22" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[22]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5188" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i22" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i23" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5191" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5192" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5194" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i23" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i24" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[24]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5256" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i24" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i25" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[25]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5255" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i25" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i26" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[26]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5160" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i26" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i27" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[27]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5159" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i27" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i28" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[28]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5209" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i28" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i29" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[29]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5208" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i29" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i30" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5191" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5192" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i30" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i31" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[31]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5245" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i31" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i32" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5181" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5182" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i32" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i33" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5179" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5180" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i33" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i34" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5179" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5180" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i34" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i35" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5174" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5176" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i35" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i36" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[36]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5173" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i36" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i37" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[37]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5246" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i37" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i38" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5172" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5175" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i38" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i39" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5171" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i39" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i40" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[40]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5157" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i40" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i41" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[41]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5156" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i41" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i42" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5276" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5282" port: "I[3]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i42" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i43" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[43]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5204" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i43" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i44" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5275" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5278" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5280" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i44" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i45" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5211" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5212" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i45" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i46" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5275" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5278" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5279" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i46" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i47" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[47]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5210" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i47" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i48" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[48]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5201" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i48" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i49" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[49]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5274" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i49" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i50" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5239" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i50" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i51" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5269" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5272" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i51" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i52" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5238" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i52" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i53" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[53]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5289" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i53" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i54" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[54]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5288" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i54" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i55" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5243" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i55" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i56" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5249" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5250" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i56" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i57" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5258" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i57" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i58" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5248" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i58" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i59" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[59]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5261" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i59" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i60" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[60]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5264" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i60" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i61" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[61]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5267" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i61" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i62" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[62]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5292" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i62" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i63" port: "O" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[63]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5291" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/total_number_of_trigger_count[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i63" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5464" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5466" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5466" port: "O" } sink { cell: "edb_top_inst/LUT__5496" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5479" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5482" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4468" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4599" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4609" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5462" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5464" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5478" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5481" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5491" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5493" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5496" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5501" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5504" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5508" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5509" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/ts_resetn~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/ts_resetn~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5467" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5443" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5467" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5486" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "CE" } delay_max: 1624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5486" port: "O" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5486" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "CE" } delay_max: 1413 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5486" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "CE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5486" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "CE" } delay_max: 1201 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5486" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "CE" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5486" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "CE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5486" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "CE" } delay_max: 1413 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5486" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "CE" } delay_max: 1619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5486" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "CE" } delay_max: 1425 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5486" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5486" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "CE" } delay_max: 1425 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5486" port: "O" } sink { cell: "edb_top_inst/LUT__5513" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "CE" } delay_max: 2380 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "CE" } delay_max: 2390 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "CE" } delay_max: 2133 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "CE" } delay_max: 2141 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "CE" } delay_max: 2141 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "CE" } delay_max: 2393 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "CE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "CE" } delay_max: 1922 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "CE" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "CE" } delay_max: 1439 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "CE" } delay_max: 1516 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "CE" } delay_max: 2145 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "CE" } delay_max: 1637 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "CE" } delay_max: 2393 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "CE" } delay_max: 2145 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "CE" } delay_max: 2170 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "CE" } delay_max: 1426 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "CE" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "CE" } delay_max: 1482 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "CE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "CE" } delay_max: 1945 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "CE" } delay_max: 1962 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "CE" } delay_max: 2173 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "CE" } delay_max: 1934 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "CE" } delay_max: 2186 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "CE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "CE" } delay_max: 1962 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "CE" } delay_max: 1963 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "CE" } delay_max: 2173 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "CE" } delay_max: 1934 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "CE" } delay_max: 1723 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "CE" } delay_max: 1659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "CE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "CE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "CE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "CE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "CE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "CE" } delay_max: 1275 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "CE" } delay_max: 1975 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "CE" } delay_max: 1768 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "CE" } delay_max: 1680 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "CE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "CE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "CE" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5487" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "CE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5513" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5513" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4471" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5487" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5515" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5489" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "RE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5493" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5465" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5465" port: "O" } sink { cell: "edb_top_inst/LUT__5466" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5465" port: "O" } sink { cell: "edb_top_inst/LUT__5498" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5491" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5495" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "RE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4468" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4599" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4609" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5466" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5469" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5478" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5479" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5495" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5501" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5502" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5504" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5506" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5507" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5496" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5416" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5416" port: "O" } sink { cell: "edb_top_inst/LUT__5464" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5416" port: "O" } sink { cell: "edb_top_inst/LUT__5493" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5416" port: "O" } sink { cell: "edb_top_inst/LUT__5510" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5499" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5502" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4468" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4599" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4610" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5465" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5468" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5479" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5482" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5490" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5501" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5502" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5505" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5506" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5507" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5511" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5507" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5510" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5506" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4468" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4599" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4610" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5465" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5468" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5479" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5480" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5482" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5490" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5491" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5500" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5501" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5505" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5513" port: "O" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "CE" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4365" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4395" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4439" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4838" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5486" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5524" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5525" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5526" port: "I[1]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5527" port: "I[1]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5528" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5529" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5530" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5531" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5532" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5533" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4606" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4614" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4619" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4624" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4629" port: "I[1]" } delay_max: 1229 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4633" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4637" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4641" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4645" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4649" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4653" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4657" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4661" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4664" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4669" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4673" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4677" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4680" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4683" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4687" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4691" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4695" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4699" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4703" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4707" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4711" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4715" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4719" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4723" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4727" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4731" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4735" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4739" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4743" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4747" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4751" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4755" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4759" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4763" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4767" port: "I[2]" } delay_max: 1556 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4771" port: "I[2]" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4775" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "I[1]" } delay_max: 1742 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4779" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4782" port: "I[1]" } delay_max: 1364 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5487" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5489" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5515" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5515" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5436" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5534" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5538" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5542" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__5521" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "RE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "RE" } delay_max: 1449 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "RE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "RE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "RE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "RE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "RE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "RE" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "RE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "RE" } delay_max: 1731 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "RE" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "RE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "RE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "RE" } delay_max: 1514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "RE" } delay_max: 1514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/LUT__5521" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5520" port: "O" } sink { cell: "edb_top_inst/LUT__5522" port: "I[1]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5516" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "CE" } delay_max: 1165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5516" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5516" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5516" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5516" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "CE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5516" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "CE" } delay_max: 1530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5516" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5516" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "CE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5516" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5516" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5516" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "CE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5516" port: "O" } sink { cell: "edb_top_inst/LUT__5518" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "RE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "RE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "RE" } delay_max: 1199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "RE" } delay_max: 1527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "RE" } delay_max: 1523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "RE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "RE" } delay_max: 1724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "RE" } delay_max: 1514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "RE" } delay_max: 1514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "RE" } delay_max: 1265 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "RE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "RE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "RE" } delay_max: 1265 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "RE" } delay_max: 1265 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "RE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "RE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "RE" } delay_max: 1265 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "RE" } delay_max: 1265 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5521" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "RE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "CE" } delay_max: 1270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/LUT__5518" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4618" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_99/i1" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "CE" } delay_max: 1671 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "CE" } delay_max: 1275 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "CE" } delay_max: 2179 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "CE" } delay_max: 1889 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "CE" } delay_max: 2179 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "CE" } delay_max: 2179 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "CE" } delay_max: 1901 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "CE" } delay_max: 1897 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "CE" } delay_max: 2179 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "CE" } delay_max: 2179 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "CE" } delay_max: 1888 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "CE" } delay_max: 1889 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "CE" } delay_max: 1275 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "CE" } delay_max: 1204 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5522" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WDATA[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WE" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WE" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WE" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WE" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "WE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5523" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5376" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5414" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5470" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5436" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5538" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5543" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5552" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5435" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5542" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5546" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5553" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5434" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5546" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5552" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5558" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5439" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5553" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5563" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5426" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5558" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5567" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5425" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5563" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5572" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5432" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5567" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5577" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5431" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5572" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5429" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5577" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4623" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_99/i1" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4627" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_99/i1" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4631" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4636" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4640" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4644" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4648" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4652" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4656" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4660" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WDATA[8]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WDATA[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WDATA[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WDATA[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[3]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WDATA[8]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "WDATA[2]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[8]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[8]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WDATA[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WDATA[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WDATA[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[8]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WDATA[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[8]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[2]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "WDATA[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5380" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5380" port: "O" } sink { cell: "edb_top_inst/LUT__5416" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5380" port: "O" } sink { cell: "edb_top_inst/LUT__5482" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5380" port: "O" } sink { cell: "edb_top_inst/LUT__5490" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5380" port: "O" } sink { cell: "edb_top_inst/LUT__5500" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5380" port: "O" } sink { cell: "edb_top_inst/LUT__5505" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5518" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5518" port: "O" } sink { cell: "edb_top_inst/LUT__5522" port: "I[0]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "WDATA[8]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5397" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5397" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5397" port: "O" } sink { cell: "edb_top_inst/LUT__5402" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5397" port: "O" } sink { cell: "edb_top_inst/LUT__5413" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5412" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5412" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5412" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5412" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5412" port: "O" } sink { cell: "edb_top_inst/LUT__5413" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5535" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5535" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[10]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[10]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[10]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[10]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[10]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[10]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[10]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[10]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "WADDR[10]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5537" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5537" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5367" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[1]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5367" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5367" port: "O" } sink { cell: "edb_top_inst/LUT__5369" port: "I[2]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5539" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5539" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[11]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[11]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[11]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[11]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[11]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[11]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[11]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[11]" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "WADDR[11]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5543" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5543" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5543" port: "O" } sink { cell: "edb_top_inst/LUT__5565" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5373" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5373" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5373" port: "O" } sink { cell: "edb_top_inst/LUT__5374" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5373" port: "O" } sink { cell: "edb_top_inst/LUT__5391" port: "I[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5373" port: "O" } sink { cell: "edb_top_inst/LUT__5394" port: "I[3]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5373" port: "O" } sink { cell: "edb_top_inst/LUT__5405" port: "I[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5373" port: "O" } sink { cell: "edb_top_inst/LUT__5535" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5373" port: "O" } sink { cell: "edb_top_inst/LUT__5548" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5541" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5541" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[0]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[0]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[0]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "WADDR[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5545" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5545" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5545" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5545" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5545" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5545" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5548" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5548" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[1]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[1]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[1]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "WADDR[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5551" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5551" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5555" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5555" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[2]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[2]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "WADDR[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5550" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5550" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5550" port: "O" } sink { cell: "edb_top_inst/LUT__5551" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5560" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5560" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[3]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[3]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[3]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[3]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "WADDR[3]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5562" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5562" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[4]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[4]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[4]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[4]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[4]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[4]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[4]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[4]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "WADDR[4]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5365" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5365" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5365" port: "O" } sink { cell: "edb_top_inst/LUT__5366" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5365" port: "O" } sink { cell: "edb_top_inst/LUT__5367" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5365" port: "O" } sink { cell: "edb_top_inst/LUT__5374" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5365" port: "O" } sink { cell: "edb_top_inst/LUT__5384" port: "I[1]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5365" port: "O" } sink { cell: "edb_top_inst/LUT__5391" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5365" port: "O" } sink { cell: "edb_top_inst/LUT__5395" port: "I[0]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5365" port: "O" } sink { cell: "edb_top_inst/LUT__5446" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5365" port: "O" } sink { cell: "edb_top_inst/LUT__5455" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5365" port: "O" } sink { cell: "edb_top_inst/LUT__5541" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5365" port: "O" } sink { cell: "edb_top_inst/LUT__5545" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5365" port: "O" } sink { cell: "edb_top_inst/LUT__5562" port: "I[2]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5398" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5398" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5398" port: "O" } sink { cell: "edb_top_inst/LUT__5399" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5398" port: "O" } sink { cell: "edb_top_inst/LUT__5412" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5398" port: "O" } sink { cell: "edb_top_inst/LUT__5571" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5569" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5569" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[5]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[5]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[5]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[5]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[5]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[5]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[5]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[5]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "WADDR[5]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5571" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5571" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[6]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[6]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[6]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[6]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[6]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[6]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[6]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[6]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "WADDR[6]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[7]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[7]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[7]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[7]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[7]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[7]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[7]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[7]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "WADDR[7]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5524" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5525" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5526" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5527" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5528" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5529" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5530" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5531" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5532" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5533" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5360" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5364" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5404" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5405" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5470" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5379" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5414" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5472" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5370" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5404" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5405" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5472" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5360" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5362" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5475" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5372" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5408" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5473" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5366" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5410" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5476" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5370" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5376" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5407" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5475" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5378" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5406" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5474" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5368" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5413" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5471" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5369" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5413" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4461" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4465" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4602" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4459" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4461" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4464" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4603" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4616" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4621" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4460" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4464" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4460" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4464" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4344" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4408" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4479" port: "I[0]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4482" port: "I[0]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4488" port: "I[0]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4493" port: "I[0]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4507" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4459" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4346" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4408" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4479" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4482" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4488" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4493" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4507" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4459" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4346" port: "I[3]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4408" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4479" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4482" port: "I[2]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4488" port: "I[2]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4493" port: "I[2]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4507" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4459" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4343" port: "I[3]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4407" port: "I[0]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4489" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4494" port: "I[0]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4511" port: "I[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4515" port: "I[0]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4458" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4339" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4407" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4489" port: "I[0]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4494" port: "I[1]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4511" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4515" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4458" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4341" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4406" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4458" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4341" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4406" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4458" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4701" port: "I[0]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5388" port: "I[0]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5421" port: "I[1]" } delay_max: 1457 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5470" port: "I[3]" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4706" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5391" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5419" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5472" port: "I[1]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4710" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5394" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5420" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5450" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5472" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4713" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5381" port: "I[3]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5419" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5458" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5475" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4717" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5388" port: "I[1]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5419" port: "I[2]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5473" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4721" port: "I[0]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5384" port: "I[3]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5419" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5454" port: "I[3]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5457" port: "I[1]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5476" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4726" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5389" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5420" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5450" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5475" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4730" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5401" port: "I[3]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5420" port: "I[2]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5474" port: "I[1]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4733" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5402" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5420" port: "I[3]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5451" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5471" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4737" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5399" port: "I[3]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5418" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5444" port: "I[3]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5445" port: "I[2]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5446" port: "I[2]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4742" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5393" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5417" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5448" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5449" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4745" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5383" port: "I[1]" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5417" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5448" port: "I[2]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5449" port: "I[1]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4750" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5386" port: "I[3]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5418" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4754" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5395" port: "I[3]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5418" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5454" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5456" port: "I[1]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5457" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4758" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5400" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5417" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4761" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5400" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5417" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5594" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5594" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "CE" } delay_max: 1166 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5594" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "CE" } delay_max: 1166 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5594" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "CE" } delay_max: 1174 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4386" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "CE" } delay_max: 1444 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "CE" } delay_max: 1486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "CE" } delay_max: 1278 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "CE" } delay_max: 1444 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "CE" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "CE" } delay_max: 1719 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "CE" } delay_max: 1520 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "CE" } delay_max: 1650 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "CE" } delay_max: 1719 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "CE" } delay_max: 1442 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "CE" } delay_max: 1511 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "CE" } delay_max: 1719 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "CE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "CE" } delay_max: 1693 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "CE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "CE" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "CE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "CE" } delay_max: 1741 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "CE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "CE" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "CE" } delay_max: 1654 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "CE" } delay_max: 1653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "CE" } delay_max: 1663 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "CE" } delay_max: 1663 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "CE" } delay_max: 1741 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "CE" } delay_max: 1938 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "CE" } delay_max: 1830 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "CE" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "CE" } delay_max: 1843 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "CE" } delay_max: 1899 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "CE" } delay_max: 1831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "CE" } delay_max: 1624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "CE" } delay_max: 1622 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "CE" } delay_max: 1899 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "CE" } delay_max: 1635 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "CE" } delay_max: 1635 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "CE" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "CE" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "CE" } delay_max: 1865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "CE" } delay_max: 2076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "CE" } delay_max: 2114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "CE" } delay_max: 1412 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "CE" } delay_max: 2322 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "CE" } delay_max: 2331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "CE" } delay_max: 2252 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "CE" } delay_max: 1846 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "CE" } delay_max: 2331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "CE" } delay_max: 1843 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "CE" } delay_max: 2539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "CE" } delay_max: 1728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "CE" } delay_max: 2294 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "CE" } delay_max: 1833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "CE" } delay_max: 2527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "CE" } delay_max: 2121 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "CE" } delay_max: 2772 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "CE" } delay_max: 2053 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "CE" } delay_max: 2703 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "CE" } delay_max: 2328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "CE" } delay_max: 2294 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "CE" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "CE" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "CE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "CE" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "CE" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "CE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "CE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "CE" } delay_max: 1719 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "CE" } delay_max: 1517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "CE" } delay_max: 1480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "CE" } delay_max: 1241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "CE" } delay_max: 1493 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "CE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "CE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "CE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "CE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5595" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "CE" } delay_max: 1177 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4386" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4386" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4386" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4339" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4391" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4398" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__5594" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "jtag_inst1_TDI" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "jtag_inst1_TDI" port: "inpad" } sink { cell: "edb_top_inst/LUT__4852" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__8191" port: "O" } sink { cell: "tx" port: "outpad" } delay_max: 10332 delay_min: 0  }
route { driver { cell: "jtag_inst1_CAPTURE" port: "inpad" } sink { cell: "edb_top_inst/LUT__4387" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "jtag_inst1_CAPTURE" port: "inpad" } sink { cell: "edb_top_inst/LUT__4396" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "jtag_inst1_SEL" port: "inpad" } sink { cell: "edb_top_inst/LUT__5594" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_SEL" port: "inpad" } sink { cell: "edb_top_inst/LUT__5595" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_SHIFT" port: "inpad" } sink { cell: "edb_top_inst/LUT__4476" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "jtag_inst1_SHIFT" port: "inpad" } sink { cell: "edb_top_inst/LUT__5595" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "jtag_inst1_TCK" port: "inpad" } sink { cell: "CLKBUF__1" port: "IO_in" } delay_max: 3533 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__4361" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__4372" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__4383" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__4385" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__4390" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__4394" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__4395" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__4398" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__4438" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__4838" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__4842" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__4844" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__5594" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4404" port: "O" } sink { cell: "jtag_inst1_TDO" port: "outpad" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4339" port: "O" } sink { cell: "edb_top_inst/LUT__4342" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4340" port: "O" } sink { cell: "edb_top_inst/LUT__4342" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4341" port: "O" } sink { cell: "edb_top_inst/LUT__4342" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4338" port: "O" } sink { cell: "edb_top_inst/LUT__4342" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4342" port: "O" } sink { cell: "edb_top_inst/LUT__4358" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4343" port: "O" } sink { cell: "edb_top_inst/LUT__4347" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4344" port: "O" } sink { cell: "edb_top_inst/LUT__4347" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4345" port: "O" } sink { cell: "edb_top_inst/LUT__4347" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4346" port: "O" } sink { cell: "edb_top_inst/LUT__4347" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4347" port: "O" } sink { cell: "edb_top_inst/LUT__4358" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4348" port: "O" } sink { cell: "edb_top_inst/LUT__4352" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4349" port: "O" } sink { cell: "edb_top_inst/LUT__4352" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4350" port: "O" } sink { cell: "edb_top_inst/LUT__4352" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4351" port: "O" } sink { cell: "edb_top_inst/LUT__4352" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4352" port: "O" } sink { cell: "edb_top_inst/LUT__4358" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4353" port: "O" } sink { cell: "edb_top_inst/LUT__4357" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4354" port: "O" } sink { cell: "edb_top_inst/LUT__4357" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4355" port: "O" } sink { cell: "edb_top_inst/LUT__4357" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4356" port: "O" } sink { cell: "edb_top_inst/LUT__4357" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4357" port: "O" } sink { cell: "edb_top_inst/LUT__4358" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4358" port: "O" } sink { cell: "edb_top_inst/LUT__4364" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4359" port: "O" } sink { cell: "edb_top_inst/LUT__4360" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4360" port: "O" } sink { cell: "edb_top_inst/LUT__4361" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4360" port: "O" } sink { cell: "edb_top_inst/LUT__4393" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4361" port: "O" } sink { cell: "edb_top_inst/LUT__4363" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4362" port: "O" } sink { cell: "edb_top_inst/LUT__4363" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4362" port: "O" } sink { cell: "edb_top_inst/LUT__4839" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4362" port: "O" } sink { cell: "edb_top_inst/LUT__4840" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4362" port: "O" } sink { cell: "edb_top_inst/LUT__4847" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4362" port: "O" } sink { cell: "edb_top_inst/LUT__4853" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4362" port: "O" } sink { cell: "edb_top_inst/LUT__5485" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4363" port: "O" } sink { cell: "edb_top_inst/LUT__4364" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4363" port: "O" } sink { cell: "edb_top_inst/LUT__4365" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4364" port: "O" } sink { cell: "edb_top_inst/LUT__4404" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4365" port: "O" } sink { cell: "edb_top_inst/LUT__4404" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4367" port: "O" } sink { cell: "edb_top_inst/LUT__4370" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4367" port: "O" } sink { cell: "edb_top_inst/LUT__4436" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4367" port: "O" } sink { cell: "edb_top_inst/LUT__4583" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4368" port: "O" } sink { cell: "edb_top_inst/LUT__4370" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4368" port: "O" } sink { cell: "edb_top_inst/LUT__4436" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4369" port: "O" } sink { cell: "edb_top_inst/LUT__4370" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4370" port: "O" } sink { cell: "edb_top_inst/LUT__4372" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4370" port: "O" } sink { cell: "edb_top_inst/LUT__4383" port: "I[1]" } delay_max: 1229 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4370" port: "O" } sink { cell: "edb_top_inst/LUT__4388" port: "I[0]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4370" port: "O" } sink { cell: "edb_top_inst/LUT__4389" port: "I[0]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4370" port: "O" } sink { cell: "edb_top_inst/LUT__4392" port: "I[1]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4370" port: "O" } sink { cell: "edb_top_inst/LUT__4393" port: "I[0]" } delay_max: 1424 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4370" port: "O" } sink { cell: "edb_top_inst/LUT__4434" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4370" port: "O" } sink { cell: "edb_top_inst/LUT__4839" port: "I[0]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4370" port: "O" } sink { cell: "edb_top_inst/LUT__4843" port: "I[3]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4370" port: "O" } sink { cell: "edb_top_inst/LUT__4844" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4370" port: "O" } sink { cell: "edb_top_inst/LUT__5485" port: "I[1]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4373" port: "O" } sink { cell: "edb_top_inst/LUT__4375" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4373" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i4" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4374" port: "O" } sink { cell: "edb_top_inst/LUT__4375" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4374" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i3" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4375" port: "O" } sink { cell: "edb_top_inst/LUT__4379" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4376" port: "O" } sink { cell: "edb_top_inst/LUT__4377" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4377" port: "O" } sink { cell: "edb_top_inst/LUT__4379" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4378" port: "O" } sink { cell: "edb_top_inst/LUT__4379" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4379" port: "O" } sink { cell: "edb_top_inst/LUT__4380" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4379" port: "O" } sink { cell: "edb_top_inst/LUT__4389" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4379" port: "O" } sink { cell: "edb_top_inst/LUT__4392" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4379" port: "O" } sink { cell: "edb_top_inst/LUT__4441" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4379" port: "O" } sink { cell: "edb_top_inst/LUT__4456" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4379" port: "O" } sink { cell: "edb_top_inst/LUT__4470" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4379" port: "O" } sink { cell: "edb_top_inst/LUT__4473" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4379" port: "O" } sink { cell: "edb_top_inst/LUT__4843" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4381" port: "O" } sink { cell: "edb_top_inst/LUT__4383" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4381" port: "O" } sink { cell: "edb_top_inst/LUT__4399" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4381" port: "O" } sink { cell: "edb_top_inst/LUT__4443" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4381" port: "O" } sink { cell: "edb_top_inst/LUT__4447" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4381" port: "O" } sink { cell: "edb_top_inst/LUT__4470" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4381" port: "O" } sink { cell: "edb_top_inst/LUT__4472" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4381" port: "O" } sink { cell: "edb_top_inst/LUT__4473" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4381" port: "O" } sink { cell: "edb_top_inst/LUT__4477" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4382" port: "O" } sink { cell: "edb_top_inst/LUT__4383" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4382" port: "O" } sink { cell: "edb_top_inst/LUT__4403" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4382" port: "O" } sink { cell: "edb_top_inst/LUT__4443" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4382" port: "O" } sink { cell: "edb_top_inst/LUT__4847" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4385" port: "O" } sink { cell: "edb_top_inst/LUT__4389" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4385" port: "O" } sink { cell: "edb_top_inst/LUT__4391" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4386" port: "O" } sink { cell: "edb_top_inst/LUT__4387" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4386" port: "O" } sink { cell: "edb_top_inst/LUT__4391" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4386" port: "O" } sink { cell: "edb_top_inst/LUT__4396" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4386" port: "O" } sink { cell: "edb_top_inst/LUT__4399" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4386" port: "O" } sink { cell: "edb_top_inst/LUT__4404" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4386" port: "O" } sink { cell: "edb_top_inst/LUT__4412" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4386" port: "O" } sink { cell: "edb_top_inst/LUT__4476" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4387" port: "O" } sink { cell: "edb_top_inst/LUT__4388" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4387" port: "O" } sink { cell: "edb_top_inst/LUT__4472" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4387" port: "O" } sink { cell: "edb_top_inst/LUT__4837" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4388" port: "O" } sink { cell: "edb_top_inst/LUT__4389" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4390" port: "O" } sink { cell: "edb_top_inst/LUT__4392" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4391" port: "O" } sink { cell: "edb_top_inst/LUT__4392" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4393" port: "O" } sink { cell: "edb_top_inst/LUT__4401" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4394" port: "O" } sink { cell: "edb_top_inst/LUT__4401" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4394" port: "O" } sink { cell: "edb_top_inst/LUT__4840" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4395" port: "O" } sink { cell: "edb_top_inst/LUT__4396" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4396" port: "O" } sink { cell: "edb_top_inst/LUT__4400" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4397" port: "O" } sink { cell: "edb_top_inst/LUT__4399" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4398" port: "O" } sink { cell: "edb_top_inst/LUT__4399" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4398" port: "O" } sink { cell: "edb_top_inst/LUT__4412" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4399" port: "O" } sink { cell: "edb_top_inst/LUT__4400" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4400" port: "O" } sink { cell: "edb_top_inst/LUT__4401" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4403" port: "O" } sink { cell: "edb_top_inst/LUT__4404" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4406" port: "O" } sink { cell: "edb_top_inst/LUT__4407" port: "I[2]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4406" port: "O" } sink { cell: "edb_top_inst/LUT__4489" port: "I[2]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4406" port: "O" } sink { cell: "edb_top_inst/LUT__4494" port: "I[2]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4406" port: "O" } sink { cell: "edb_top_inst/LUT__4511" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4406" port: "O" } sink { cell: "edb_top_inst/LUT__4515" port: "I[2]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4407" port: "O" } sink { cell: "edb_top_inst/LUT__4409" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4407" port: "O" } sink { cell: "edb_top_inst/LUT__4480" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4407" port: "O" } sink { cell: "edb_top_inst/LUT__4483" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4408" port: "O" } sink { cell: "edb_top_inst/LUT__4409" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4408" port: "O" } sink { cell: "edb_top_inst/LUT__4490" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4408" port: "O" } sink { cell: "edb_top_inst/LUT__4495" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4408" port: "O" } sink { cell: "edb_top_inst/LUT__4511" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4409" port: "O" } sink { cell: "edb_top_inst/LUT__4416" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4409" port: "O" } sink { cell: "edb_top_inst/LUT__4419" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4409" port: "O" } sink { cell: "edb_top_inst/LUT__4422" port: "I[0]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4410" port: "O" } sink { cell: "edb_top_inst/LUT__4412" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4413" port: "O" } sink { cell: "edb_top_inst/LUT__4414" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4413" port: "O" } sink { cell: "edb_top_inst/LUT__4422" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4414" port: "O" } sink { cell: "edb_top_inst/LUT__4415" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4414" port: "O" } sink { cell: "edb_top_inst/LUT__4418" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4414" port: "O" } sink { cell: "edb_top_inst/LUT__4486" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4415" port: "O" } sink { cell: "edb_top_inst/LUT__4416" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4415" port: "O" } sink { cell: "edb_top_inst/LUT__4480" port: "I[1]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4415" port: "O" } sink { cell: "edb_top_inst/LUT__4484" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4415" port: "O" } sink { cell: "edb_top_inst/LUT__4489" port: "I[3]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4415" port: "O" } sink { cell: "edb_top_inst/LUT__4496" port: "I[0]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4415" port: "O" } sink { cell: "edb_top_inst/LUT__4500" port: "I[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4415" port: "O" } sink { cell: "edb_top_inst/LUT__4504" port: "I[0]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4415" port: "O" } sink { cell: "edb_top_inst/LUT__4508" port: "I[0]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4415" port: "O" } sink { cell: "edb_top_inst/LUT__4512" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4415" port: "O" } sink { cell: "edb_top_inst/LUT__4515" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4418" port: "O" } sink { cell: "edb_top_inst/LUT__4419" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4418" port: "O" } sink { cell: "edb_top_inst/LUT__4485" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4418" port: "O" } sink { cell: "edb_top_inst/LUT__4497" port: "I[0]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4418" port: "O" } sink { cell: "edb_top_inst/LUT__4501" port: "I[0]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4418" port: "O" } sink { cell: "edb_top_inst/LUT__4505" port: "I[0]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4418" port: "O" } sink { cell: "edb_top_inst/LUT__4509" port: "I[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4418" port: "O" } sink { cell: "edb_top_inst/LUT__4513" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4423" port: "O" } sink { cell: "edb_top_inst/LUT__4424" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4423" port: "O" } sink { cell: "edb_top_inst/LUT__4425" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4428" port: "O" } sink { cell: "edb_top_inst/LUT__4432" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4429" port: "O" } sink { cell: "edb_top_inst/LUT__4432" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4430" port: "O" } sink { cell: "edb_top_inst/LUT__4432" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4431" port: "O" } sink { cell: "edb_top_inst/LUT__4432" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4434" port: "O" } sink { cell: "edb_top_inst/LUT__4444" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4435" port: "O" } sink { cell: "edb_top_inst/LUT__4436" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4435" port: "O" } sink { cell: "edb_top_inst/LUT__4589" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4436" port: "O" } sink { cell: "edb_top_inst/LUT__4437" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4437" port: "O" } sink { cell: "edb_top_inst/LUT__4440" port: "I[1]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4437" port: "O" } sink { cell: "edb_top_inst/LUT__4441" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4438" port: "O" } sink { cell: "edb_top_inst/LUT__4439" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4440" port: "O" } sink { cell: "edb_top_inst/LUT__4444" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4440" port: "O" } sink { cell: "edb_top_inst/LUT__5485" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4441" port: "O" } sink { cell: "edb_top_inst/LUT__4442" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4442" port: "O" } sink { cell: "edb_top_inst/LUT__4444" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4442" port: "O" } sink { cell: "edb_top_inst/LUT__5486" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4443" port: "O" } sink { cell: "edb_top_inst/LUT__4444" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4443" port: "O" } sink { cell: "edb_top_inst/LUT__4844" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4443" port: "O" } sink { cell: "edb_top_inst/LUT__5486" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4445" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i1" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4447" port: "O" } sink { cell: "edb_top_inst/LUT__4449" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4448" port: "O" } sink { cell: "edb_top_inst/LUT__4449" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4451" port: "O" } sink { cell: "edb_top_inst/LUT__4453" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4452" port: "O" } sink { cell: "edb_top_inst/LUT__4453" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4452" port: "O" } sink { cell: "edb_top_inst/LUT__4847" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4455" port: "O" } sink { cell: "edb_top_inst/LUT__4456" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4455" port: "O" } sink { cell: "edb_top_inst/LUT__4842" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4455" port: "O" } sink { cell: "edb_top_inst/LUT__4843" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4456" port: "O" } sink { cell: "edb_top_inst/LUT__4457" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/LUT__4462" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/LUT__4465" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/LUT__4602" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4459" port: "O" } sink { cell: "edb_top_inst/LUT__4462" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4459" port: "O" } sink { cell: "edb_top_inst/LUT__4465" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4459" port: "O" } sink { cell: "edb_top_inst/LUT__4602" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/LUT__4462" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/LUT__4602" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/LUT__4462" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4466" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4600" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4605" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4608" port: "I[1]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4628" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4631" port: "I[3]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4663" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4668" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4672" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4675" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4679" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4682" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4694" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4698" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4702" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4718" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4722" port: "I[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4733" port: "I[3]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4737" port: "I[3]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4746" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4761" port: "I[3]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4781" port: "I[0]" } delay_max: 1551 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4784" port: "I[1]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4787" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4790" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4793" port: "I[1]" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4796" port: "I[0]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4799" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4801" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4803" port: "I[1]" } delay_max: 1653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4806" port: "I[0]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4808" port: "I[0]" } delay_max: 1704 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4811" port: "I[1]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4814" port: "I[1]" } delay_max: 1762 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4817" port: "I[1]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4820" port: "I[1]" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4823" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4826" port: "I[0]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4829" port: "I[1]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4832" port: "I[0]" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4834" port: "I[0]" } delay_max: 1920 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4463" port: "O" } sink { cell: "edb_top_inst/LUT__4466" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4464" port: "O" } sink { cell: "edb_top_inst/LUT__4465" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4466" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4467" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4601" port: "I[3]" } delay_max: 1974 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4612" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4618" port: "I[3]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4623" port: "I[3]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4627" port: "I[3]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4636" port: "I[3]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4640" port: "I[3]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4644" port: "I[3]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4648" port: "I[3]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4652" port: "I[3]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4656" port: "I[3]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4660" port: "I[3]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4686" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4690" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4693" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4697" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4701" port: "I[3]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4706" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4710" port: "I[3]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4713" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4714" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4717" port: "I[3]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4721" port: "I[3]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4726" port: "I[3]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4730" port: "I[3]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4742" port: "I[3]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4745" port: "I[3]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4750" port: "I[3]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4754" port: "I[3]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4758" port: "I[3]" } delay_max: 1470 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4766" port: "I[3]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4769" port: "I[3]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4770" port: "I[2]" } delay_max: 1262 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4774" port: "I[3]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/LUT__4778" port: "I[3]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4466" port: "O" } sink { cell: "edb_top_inst/LUT__4471" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/LUT__4469" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/LUT__4600" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/LUT__4611" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/LUT__4631" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/LUT__4733" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/LUT__4737" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/LUT__4761" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4468" port: "O" } sink { cell: "edb_top_inst/LUT__4469" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4469" port: "O" } sink { cell: "edb_top_inst/LUT__4471" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4472" port: "O" } sink { cell: "edb_top_inst/LUT__4473" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4473" port: "O" } sink { cell: "edb_top_inst/LUT__4474" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4473" port: "O" } sink { cell: "edb_top_inst/LUT__4477" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4476" port: "O" } sink { cell: "edb_top_inst/LUT__4477" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4479" port: "O" } sink { cell: "edb_top_inst/LUT__4481" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4479" port: "O" } sink { cell: "edb_top_inst/LUT__4491" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4479" port: "O" } sink { cell: "edb_top_inst/LUT__4499" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4479" port: "O" } sink { cell: "edb_top_inst/LUT__4516" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4480" port: "O" } sink { cell: "edb_top_inst/LUT__4481" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4480" port: "O" } sink { cell: "edb_top_inst/LUT__4488" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4482" port: "O" } sink { cell: "edb_top_inst/LUT__4483" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4482" port: "O" } sink { cell: "edb_top_inst/LUT__4492" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4482" port: "O" } sink { cell: "edb_top_inst/LUT__4503" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4482" port: "O" } sink { cell: "edb_top_inst/LUT__4517" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4483" port: "O" } sink { cell: "edb_top_inst/LUT__4484" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4483" port: "O" } sink { cell: "edb_top_inst/LUT__4485" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4483" port: "O" } sink { cell: "edb_top_inst/LUT__4487" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4486" port: "O" } sink { cell: "edb_top_inst/LUT__4487" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4486" port: "O" } sink { cell: "edb_top_inst/LUT__4498" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4486" port: "O" } sink { cell: "edb_top_inst/LUT__4502" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4486" port: "O" } sink { cell: "edb_top_inst/LUT__4506" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4486" port: "O" } sink { cell: "edb_top_inst/LUT__4510" port: "I[0]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4486" port: "O" } sink { cell: "edb_top_inst/LUT__4514" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4489" port: "O" } sink { cell: "edb_top_inst/LUT__4490" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4489" port: "O" } sink { cell: "edb_top_inst/LUT__4491" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4489" port: "O" } sink { cell: "edb_top_inst/LUT__4492" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4489" port: "O" } sink { cell: "edb_top_inst/LUT__4493" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4494" port: "O" } sink { cell: "edb_top_inst/LUT__4495" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4494" port: "O" } sink { cell: "edb_top_inst/LUT__4499" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4494" port: "O" } sink { cell: "edb_top_inst/LUT__4503" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4494" port: "O" } sink { cell: "edb_top_inst/LUT__4507" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4495" port: "O" } sink { cell: "edb_top_inst/LUT__4496" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4495" port: "O" } sink { cell: "edb_top_inst/LUT__4497" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4495" port: "O" } sink { cell: "edb_top_inst/LUT__4498" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4499" port: "O" } sink { cell: "edb_top_inst/LUT__4500" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4499" port: "O" } sink { cell: "edb_top_inst/LUT__4501" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4499" port: "O" } sink { cell: "edb_top_inst/LUT__4502" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4503" port: "O" } sink { cell: "edb_top_inst/LUT__4504" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4503" port: "O" } sink { cell: "edb_top_inst/LUT__4505" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4503" port: "O" } sink { cell: "edb_top_inst/LUT__4506" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4507" port: "O" } sink { cell: "edb_top_inst/LUT__4508" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4507" port: "O" } sink { cell: "edb_top_inst/LUT__4509" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4507" port: "O" } sink { cell: "edb_top_inst/LUT__4510" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4511" port: "O" } sink { cell: "edb_top_inst/LUT__4512" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4511" port: "O" } sink { cell: "edb_top_inst/LUT__4513" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4511" port: "O" } sink { cell: "edb_top_inst/LUT__4514" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4515" port: "O" } sink { cell: "edb_top_inst/LUT__4516" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4515" port: "O" } sink { cell: "edb_top_inst/LUT__4517" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i16" port: "O" } sink { cell: "edb_top_inst/LUT__4532" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i17" port: "O" } sink { cell: "edb_top_inst/LUT__4534" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1054/i1" port: "O" } sink { cell: "edb_top_inst/LUT__4534" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1054/i2" port: "O" } sink { cell: "edb_top_inst/LUT__4536" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i18" port: "O" } sink { cell: "edb_top_inst/LUT__4536" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1054/i3" port: "O" } sink { cell: "edb_top_inst/LUT__4538" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i19" port: "O" } sink { cell: "edb_top_inst/LUT__4538" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1054/i4" port: "O" } sink { cell: "edb_top_inst/LUT__4540" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i20" port: "O" } sink { cell: "edb_top_inst/LUT__4540" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1054/i5" port: "O" } sink { cell: "edb_top_inst/LUT__4542" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i21" port: "O" } sink { cell: "edb_top_inst/LUT__4542" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1054/i6" port: "O" } sink { cell: "edb_top_inst/LUT__4544" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i22" port: "O" } sink { cell: "edb_top_inst/LUT__4544" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1054/i7" port: "O" } sink { cell: "edb_top_inst/LUT__4546" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i23" port: "O" } sink { cell: "edb_top_inst/LUT__4546" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1054/i8" port: "O" } sink { cell: "edb_top_inst/LUT__4548" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i24" port: "O" } sink { cell: "edb_top_inst/LUT__4548" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1054/i9" port: "O" } sink { cell: "edb_top_inst/LUT__4550" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i25" port: "O" } sink { cell: "edb_top_inst/LUT__4550" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4599" port: "O" } sink { cell: "edb_top_inst/LUT__4601" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4601" port: "I[2]" } delay_max: 1589 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4617" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4618" port: "I[2]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4622" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4623" port: "I[2]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4635" port: "I[0]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4636" port: "I[2]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4639" port: "I[0]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4640" port: "I[2]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4643" port: "I[0]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4644" port: "I[2]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4647" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4648" port: "I[2]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4651" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4652" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4655" port: "I[0]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4656" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4659" port: "I[0]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4660" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4685" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4686" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4689" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4690" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4705" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4706" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4709" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4710" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4713" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4714" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4725" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4726" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4729" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4730" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4741" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4742" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4749" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4750" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4753" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4754" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4757" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4758" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4765" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4766" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4769" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4770" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4773" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4774" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4777" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/LUT__4778" port: "I[2]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4601" port: "O" } sink { cell: "edb_top_inst/LUT__4606" port: "I[1]" } delay_max: 1838 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4602" port: "O" } sink { cell: "edb_top_inst/LUT__4603" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4602" port: "O" } sink { cell: "edb_top_inst/LUT__4616" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4602" port: "O" } sink { cell: "edb_top_inst/LUT__4621" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/LUT__4604" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/LUT__4611" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/LUT__4628" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/LUT__4667" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/LUT__4676" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/LUT__4694" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/LUT__4698" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/LUT__4702" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/LUT__4718" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/LUT__4722" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/LUT__4746" port: "I[2]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/LUT__4787" port: "I[2]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/LUT__4796" port: "I[2]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/LUT__4808" port: "I[2]" } delay_max: 1434 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/LUT__4823" port: "I[2]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/LUT__4826" port: "I[2]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/LUT__4834" port: "I[2]" } delay_max: 1657 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4604" port: "O" } sink { cell: "edb_top_inst/LUT__4605" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4604" port: "O" } sink { cell: "edb_top_inst/LUT__4663" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4604" port: "O" } sink { cell: "edb_top_inst/LUT__4714" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4604" port: "O" } sink { cell: "edb_top_inst/LUT__4770" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4604" port: "O" } sink { cell: "edb_top_inst/LUT__4791" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4604" port: "O" } sink { cell: "edb_top_inst/LUT__4794" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4604" port: "O" } sink { cell: "edb_top_inst/LUT__4804" port: "I[2]" } delay_max: 1265 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4605" port: "O" } sink { cell: "edb_top_inst/LUT__4606" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4608" port: "O" } sink { cell: "edb_top_inst/LUT__4611" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4609" port: "O" } sink { cell: "edb_top_inst/LUT__4610" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4609" port: "O" } sink { cell: "edb_top_inst/LUT__5498" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4609" port: "O" } sink { cell: "edb_top_inst/LUT__5520" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4610" port: "O" } sink { cell: "edb_top_inst/LUT__4611" port: "I[2]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4610" port: "O" } sink { cell: "edb_top_inst/LUT__5523" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4610" port: "O" } sink { cell: "edb_top_inst/LUT__5524" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4610" port: "O" } sink { cell: "edb_top_inst/LUT__5525" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4610" port: "O" } sink { cell: "edb_top_inst/LUT__5526" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4610" port: "O" } sink { cell: "edb_top_inst/LUT__5527" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4610" port: "O" } sink { cell: "edb_top_inst/LUT__5528" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4610" port: "O" } sink { cell: "edb_top_inst/LUT__5529" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4610" port: "O" } sink { cell: "edb_top_inst/LUT__5530" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4610" port: "O" } sink { cell: "edb_top_inst/LUT__5531" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4610" port: "O" } sink { cell: "edb_top_inst/LUT__5532" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4610" port: "O" } sink { cell: "edb_top_inst/LUT__5533" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4611" port: "O" } sink { cell: "edb_top_inst/LUT__4614" port: "I[1]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4613" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4632" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4665" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4670" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4672" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4676" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4679" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4682" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4734" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4738" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4762" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4781" port: "I[3]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4785" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4788" port: "I[0]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4791" port: "I[0]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4794" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4797" port: "I[0]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4799" port: "I[3]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4801" port: "I[3]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4804" port: "I[0]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4806" port: "I[3]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4809" port: "I[0]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4812" port: "I[0]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4815" port: "I[0]" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4818" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4821" port: "I[0]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4824" port: "I[0]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4827" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4830" port: "I[0]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4832" port: "I[3]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/LUT__4835" port: "I[0]" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4613" port: "O" } sink { cell: "edb_top_inst/LUT__4614" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4616" port: "O" } sink { cell: "edb_top_inst/LUT__4617" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4616" port: "O" } sink { cell: "edb_top_inst/LUT__4651" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4616" port: "O" } sink { cell: "edb_top_inst/LUT__4689" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4616" port: "O" } sink { cell: "edb_top_inst/LUT__4705" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4616" port: "O" } sink { cell: "edb_top_inst/LUT__4709" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4616" port: "O" } sink { cell: "edb_top_inst/LUT__4725" port: "I[2]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4616" port: "O" } sink { cell: "edb_top_inst/LUT__4729" port: "I[2]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4616" port: "O" } sink { cell: "edb_top_inst/LUT__4741" port: "I[2]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4616" port: "O" } sink { cell: "edb_top_inst/LUT__4749" port: "I[2]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4616" port: "O" } sink { cell: "edb_top_inst/LUT__4753" port: "I[2]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4616" port: "O" } sink { cell: "edb_top_inst/LUT__4765" port: "I[2]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4616" port: "O" } sink { cell: "edb_top_inst/LUT__4777" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4617" port: "O" } sink { cell: "edb_top_inst/LUT__4619" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4618" port: "O" } sink { cell: "edb_top_inst/LUT__4619" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/LUT__4622" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/LUT__4635" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/LUT__4639" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/LUT__4643" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/LUT__4647" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/LUT__4655" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/LUT__4659" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/LUT__4685" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/LUT__4757" port: "I[2]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/LUT__4773" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4622" port: "O" } sink { cell: "edb_top_inst/LUT__4624" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4623" port: "O" } sink { cell: "edb_top_inst/LUT__4624" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4627" port: "O" } sink { cell: "edb_top_inst/LUT__4628" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4628" port: "O" } sink { cell: "edb_top_inst/LUT__4629" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4631" port: "O" } sink { cell: "edb_top_inst/LUT__4632" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4632" port: "O" } sink { cell: "edb_top_inst/LUT__4633" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4635" port: "O" } sink { cell: "edb_top_inst/LUT__4637" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4636" port: "O" } sink { cell: "edb_top_inst/LUT__4637" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4639" port: "O" } sink { cell: "edb_top_inst/LUT__4641" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4640" port: "O" } sink { cell: "edb_top_inst/LUT__4641" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4643" port: "O" } sink { cell: "edb_top_inst/LUT__4645" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4644" port: "O" } sink { cell: "edb_top_inst/LUT__4645" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4647" port: "O" } sink { cell: "edb_top_inst/LUT__4649" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4648" port: "O" } sink { cell: "edb_top_inst/LUT__4649" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4651" port: "O" } sink { cell: "edb_top_inst/LUT__4653" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4652" port: "O" } sink { cell: "edb_top_inst/LUT__4653" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4655" port: "O" } sink { cell: "edb_top_inst/LUT__4657" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4656" port: "O" } sink { cell: "edb_top_inst/LUT__4657" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4659" port: "O" } sink { cell: "edb_top_inst/LUT__4661" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4660" port: "O" } sink { cell: "edb_top_inst/LUT__4661" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4663" port: "O" } sink { cell: "edb_top_inst/LUT__4665" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4664" port: "O" } sink { cell: "edb_top_inst/LUT__4665" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4667" port: "O" } sink { cell: "edb_top_inst/LUT__4668" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4667" port: "O" } sink { cell: "edb_top_inst/LUT__4785" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4667" port: "O" } sink { cell: "edb_top_inst/LUT__4812" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4667" port: "O" } sink { cell: "edb_top_inst/LUT__4815" port: "I[2]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4667" port: "O" } sink { cell: "edb_top_inst/LUT__4818" port: "I[2]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4667" port: "O" } sink { cell: "edb_top_inst/LUT__4821" port: "I[2]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4667" port: "O" } sink { cell: "edb_top_inst/LUT__4830" port: "I[2]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4668" port: "O" } sink { cell: "edb_top_inst/LUT__4670" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4669" port: "O" } sink { cell: "edb_top_inst/LUT__4670" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4672" port: "O" } sink { cell: "edb_top_inst/LUT__4673" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4675" port: "O" } sink { cell: "edb_top_inst/LUT__4676" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4676" port: "O" } sink { cell: "edb_top_inst/LUT__4677" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4679" port: "O" } sink { cell: "edb_top_inst/LUT__4680" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4682" port: "O" } sink { cell: "edb_top_inst/LUT__4683" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4685" port: "O" } sink { cell: "edb_top_inst/LUT__4687" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4686" port: "O" } sink { cell: "edb_top_inst/LUT__4687" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4689" port: "O" } sink { cell: "edb_top_inst/LUT__4691" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4690" port: "O" } sink { cell: "edb_top_inst/LUT__4691" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4693" port: "O" } sink { cell: "edb_top_inst/LUT__4694" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4694" port: "O" } sink { cell: "edb_top_inst/LUT__4695" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4697" port: "O" } sink { cell: "edb_top_inst/LUT__4698" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4698" port: "O" } sink { cell: "edb_top_inst/LUT__4699" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4701" port: "O" } sink { cell: "edb_top_inst/LUT__4702" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4702" port: "O" } sink { cell: "edb_top_inst/LUT__4703" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4705" port: "O" } sink { cell: "edb_top_inst/LUT__4707" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4706" port: "O" } sink { cell: "edb_top_inst/LUT__4707" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4709" port: "O" } sink { cell: "edb_top_inst/LUT__4711" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4710" port: "O" } sink { cell: "edb_top_inst/LUT__4711" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4713" port: "O" } sink { cell: "edb_top_inst/LUT__4715" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4714" port: "O" } sink { cell: "edb_top_inst/LUT__4715" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4717" port: "O" } sink { cell: "edb_top_inst/LUT__4718" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4718" port: "O" } sink { cell: "edb_top_inst/LUT__4719" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4721" port: "O" } sink { cell: "edb_top_inst/LUT__4722" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4722" port: "O" } sink { cell: "edb_top_inst/LUT__4723" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4725" port: "O" } sink { cell: "edb_top_inst/LUT__4727" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4726" port: "O" } sink { cell: "edb_top_inst/LUT__4727" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4729" port: "O" } sink { cell: "edb_top_inst/LUT__4731" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4730" port: "O" } sink { cell: "edb_top_inst/LUT__4731" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4733" port: "O" } sink { cell: "edb_top_inst/LUT__4734" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4734" port: "O" } sink { cell: "edb_top_inst/LUT__4735" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4737" port: "O" } sink { cell: "edb_top_inst/LUT__4738" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4738" port: "O" } sink { cell: "edb_top_inst/LUT__4739" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4741" port: "O" } sink { cell: "edb_top_inst/LUT__4743" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4742" port: "O" } sink { cell: "edb_top_inst/LUT__4743" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4745" port: "O" } sink { cell: "edb_top_inst/LUT__4746" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4746" port: "O" } sink { cell: "edb_top_inst/LUT__4747" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4749" port: "O" } sink { cell: "edb_top_inst/LUT__4751" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4750" port: "O" } sink { cell: "edb_top_inst/LUT__4751" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4753" port: "O" } sink { cell: "edb_top_inst/LUT__4755" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4754" port: "O" } sink { cell: "edb_top_inst/LUT__4755" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4757" port: "O" } sink { cell: "edb_top_inst/LUT__4759" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4758" port: "O" } sink { cell: "edb_top_inst/LUT__4759" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4761" port: "O" } sink { cell: "edb_top_inst/LUT__4762" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4762" port: "O" } sink { cell: "edb_top_inst/LUT__4763" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4765" port: "O" } sink { cell: "edb_top_inst/LUT__4767" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4766" port: "O" } sink { cell: "edb_top_inst/LUT__4767" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4769" port: "O" } sink { cell: "edb_top_inst/LUT__4771" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4770" port: "O" } sink { cell: "edb_top_inst/LUT__4771" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4773" port: "O" } sink { cell: "edb_top_inst/LUT__4775" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4774" port: "O" } sink { cell: "edb_top_inst/LUT__4775" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4777" port: "O" } sink { cell: "edb_top_inst/LUT__4779" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4778" port: "O" } sink { cell: "edb_top_inst/LUT__4779" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4781" port: "O" } sink { cell: "edb_top_inst/LUT__4782" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4784" port: "O" } sink { cell: "edb_top_inst/LUT__4785" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4787" port: "O" } sink { cell: "edb_top_inst/LUT__4788" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4790" port: "O" } sink { cell: "edb_top_inst/LUT__4791" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4793" port: "O" } sink { cell: "edb_top_inst/LUT__4794" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4796" port: "O" } sink { cell: "edb_top_inst/LUT__4797" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4803" port: "O" } sink { cell: "edb_top_inst/LUT__4804" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4808" port: "O" } sink { cell: "edb_top_inst/LUT__4809" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4811" port: "O" } sink { cell: "edb_top_inst/LUT__4812" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4814" port: "O" } sink { cell: "edb_top_inst/LUT__4815" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4817" port: "O" } sink { cell: "edb_top_inst/LUT__4818" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4820" port: "O" } sink { cell: "edb_top_inst/LUT__4821" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4823" port: "O" } sink { cell: "edb_top_inst/LUT__4824" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4826" port: "O" } sink { cell: "edb_top_inst/LUT__4827" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4829" port: "O" } sink { cell: "edb_top_inst/LUT__4830" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4834" port: "O" } sink { cell: "edb_top_inst/LUT__4835" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4838" port: "O" } sink { cell: "edb_top_inst/LUT__4839" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4852" port: "O" } sink { cell: "edb_top_inst/LUT__4853" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4853" port: "O" } sink { cell: "edb_top_inst/LUT__4854" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4886" port: "O" } sink { cell: "edb_top_inst/LUT__4887" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4892" port: "O" } sink { cell: "edb_top_inst/LUT__4893" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4893" port: "O" } sink { cell: "edb_top_inst/LUT__4894" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4894" port: "O" } sink { cell: "edb_top_inst/LUT__4895" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4895" port: "O" } sink { cell: "edb_top_inst/LUT__4896" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4896" port: "O" } sink { cell: "edb_top_inst/LUT__4897" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4905" port: "O" } sink { cell: "edb_top_inst/LUT__4911" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4906" port: "O" } sink { cell: "edb_top_inst/LUT__4910" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4907" port: "O" } sink { cell: "edb_top_inst/LUT__4910" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4908" port: "O" } sink { cell: "edb_top_inst/LUT__4910" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4909" port: "O" } sink { cell: "edb_top_inst/LUT__4910" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4910" port: "O" } sink { cell: "edb_top_inst/LUT__4911" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4931" port: "O" } sink { cell: "edb_top_inst/LUT__4932" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4939" port: "O" } sink { cell: "edb_top_inst/LUT__4940" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4947" port: "O" } sink { cell: "edb_top_inst/LUT__4948" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4955" port: "O" } sink { cell: "edb_top_inst/LUT__4956" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4963" port: "O" } sink { cell: "edb_top_inst/LUT__4964" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4969" port: "O" } sink { cell: "edb_top_inst/LUT__4970" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4970" port: "O" } sink { cell: "edb_top_inst/LUT__4971" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4971" port: "O" } sink { cell: "edb_top_inst/LUT__4972" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4972" port: "O" } sink { cell: "edb_top_inst/LUT__4973" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4973" port: "O" } sink { cell: "edb_top_inst/LUT__4974" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4982" port: "O" } sink { cell: "edb_top_inst/LUT__4986" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4983" port: "O" } sink { cell: "edb_top_inst/LUT__4986" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4984" port: "O" } sink { cell: "edb_top_inst/LUT__4986" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4985" port: "O" } sink { cell: "edb_top_inst/LUT__4986" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4986" port: "O" } sink { cell: "edb_top_inst/LUT__4987" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5006" port: "O" } sink { cell: "edb_top_inst/LUT__5007" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5007" port: "O" } sink { cell: "edb_top_inst/LUT__5008" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5008" port: "O" } sink { cell: "edb_top_inst/LUT__5009" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5009" port: "O" } sink { cell: "edb_top_inst/LUT__5010" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5010" port: "O" } sink { cell: "edb_top_inst/LUT__5011" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5019" port: "O" } sink { cell: "edb_top_inst/LUT__5023" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5020" port: "O" } sink { cell: "edb_top_inst/LUT__5023" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5021" port: "O" } sink { cell: "edb_top_inst/LUT__5023" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5022" port: "O" } sink { cell: "edb_top_inst/LUT__5023" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5023" port: "O" } sink { cell: "edb_top_inst/LUT__5024" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5049" port: "O" } sink { cell: "edb_top_inst/LUT__5050" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5051" port: "O" } sink { cell: "edb_top_inst/LUT__5053" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5052" port: "O" } sink { cell: "edb_top_inst/LUT__5053" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5069" port: "O" } sink { cell: "edb_top_inst/LUT__5070" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5071" port: "O" } sink { cell: "edb_top_inst/LUT__5073" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5072" port: "O" } sink { cell: "edb_top_inst/LUT__5073" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5089" port: "O" } sink { cell: "edb_top_inst/LUT__5090" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5091" port: "O" } sink { cell: "edb_top_inst/LUT__5093" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5092" port: "O" } sink { cell: "edb_top_inst/LUT__5093" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5105" port: "O" } sink { cell: "edb_top_inst/LUT__5106" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5113" port: "O" } sink { cell: "edb_top_inst/LUT__5114" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5118" port: "O" } sink { cell: "edb_top_inst/LUT__5119" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5121" port: "O" } sink { cell: "edb_top_inst/LUT__5125" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5122" port: "O" } sink { cell: "edb_top_inst/LUT__5125" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5123" port: "O" } sink { cell: "edb_top_inst/LUT__5125" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5124" port: "O" } sink { cell: "edb_top_inst/LUT__5125" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5125" port: "O" } sink { cell: "edb_top_inst/LUT__5129" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5126" port: "O" } sink { cell: "edb_top_inst/LUT__5129" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5127" port: "O" } sink { cell: "edb_top_inst/LUT__5129" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5128" port: "O" } sink { cell: "edb_top_inst/LUT__5129" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5129" port: "O" } sink { cell: "edb_top_inst/LUT__5139" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5130" port: "O" } sink { cell: "edb_top_inst/LUT__5134" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5131" port: "O" } sink { cell: "edb_top_inst/LUT__5134" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5132" port: "O" } sink { cell: "edb_top_inst/LUT__5134" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5133" port: "O" } sink { cell: "edb_top_inst/LUT__5134" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5134" port: "O" } sink { cell: "edb_top_inst/LUT__5138" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5135" port: "O" } sink { cell: "edb_top_inst/LUT__5138" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5136" port: "O" } sink { cell: "edb_top_inst/LUT__5138" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5137" port: "O" } sink { cell: "edb_top_inst/LUT__5138" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5138" port: "O" } sink { cell: "edb_top_inst/LUT__5139" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5141" port: "O" } sink { cell: "edb_top_inst/LUT__5145" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5141" port: "O" } sink { cell: "edb_top_inst/LUT__5215" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5142" port: "O" } sink { cell: "edb_top_inst/LUT__5145" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5143" port: "O" } sink { cell: "edb_top_inst/LUT__5145" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5143" port: "O" } sink { cell: "edb_top_inst/LUT__5184" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5143" port: "O" } sink { cell: "edb_top_inst/LUT__5215" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5143" port: "O" } sink { cell: "edb_top_inst/LUT__5221" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5143" port: "O" } sink { cell: "edb_top_inst/LUT__5224" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5143" port: "O" } sink { cell: "edb_top_inst/LUT__5226" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5144" port: "O" } sink { cell: "edb_top_inst/LUT__5145" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5144" port: "O" } sink { cell: "edb_top_inst/LUT__5215" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5144" port: "O" } sink { cell: "edb_top_inst/LUT__5221" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5144" port: "O" } sink { cell: "edb_top_inst/LUT__5224" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5145" port: "O" } sink { cell: "edb_top_inst/LUT__5155" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5145" port: "O" } sink { cell: "edb_top_inst/LUT__5158" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5145" port: "O" } sink { cell: "edb_top_inst/LUT__5168" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5145" port: "O" } sink { cell: "edb_top_inst/LUT__5177" port: "I[0]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5145" port: "O" } sink { cell: "edb_top_inst/LUT__5187" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5145" port: "O" } sink { cell: "edb_top_inst/LUT__5196" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5145" port: "O" } sink { cell: "edb_top_inst/LUT__5207" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5145" port: "O" } sink { cell: "edb_top_inst/LUT__5220" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5145" port: "O" } sink { cell: "edb_top_inst/LUT__5254" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5146" port: "O" } sink { cell: "edb_top_inst/LUT__5148" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5146" port: "O" } sink { cell: "edb_top_inst/LUT__5168" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5147" port: "O" } sink { cell: "edb_top_inst/LUT__5148" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5147" port: "O" } sink { cell: "edb_top_inst/LUT__5169" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5148" port: "O" } sink { cell: "edb_top_inst/LUT__5155" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5148" port: "O" } sink { cell: "edb_top_inst/LUT__5158" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5148" port: "O" } sink { cell: "edb_top_inst/LUT__5177" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5148" port: "O" } sink { cell: "edb_top_inst/LUT__5187" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5148" port: "O" } sink { cell: "edb_top_inst/LUT__5207" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5148" port: "O" } sink { cell: "edb_top_inst/LUT__5254" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5149" port: "O" } sink { cell: "edb_top_inst/LUT__5151" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5149" port: "O" } sink { cell: "edb_top_inst/LUT__5178" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5149" port: "O" } sink { cell: "edb_top_inst/LUT__5244" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5150" port: "O" } sink { cell: "edb_top_inst/LUT__5151" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5150" port: "O" } sink { cell: "edb_top_inst/LUT__5172" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5151" port: "O" } sink { cell: "edb_top_inst/LUT__5155" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5152" port: "O" } sink { cell: "edb_top_inst/LUT__5154" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5152" port: "O" } sink { cell: "edb_top_inst/LUT__5158" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5152" port: "O" } sink { cell: "edb_top_inst/LUT__5194" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5152" port: "O" } sink { cell: "edb_top_inst/LUT__5206" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5153" port: "O" } sink { cell: "edb_top_inst/LUT__5154" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5153" port: "O" } sink { cell: "edb_top_inst/LUT__5194" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5154" port: "O" } sink { cell: "edb_top_inst/LUT__5155" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5154" port: "O" } sink { cell: "edb_top_inst/LUT__5177" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5155" port: "O" } sink { cell: "edb_top_inst/LUT__5157" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5155" port: "O" } sink { cell: "edb_top_inst/LUT__5202" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5155" port: "O" } sink { cell: "edb_top_inst/LUT__5204" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5155" port: "O" } sink { cell: "edb_top_inst/LUT__5214" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5155" port: "O" } sink { cell: "edb_top_inst/LUT__5236" port: "I[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5155" port: "O" } sink { cell: "edb_top_inst/LUT__5243" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5155" port: "O" } sink { cell: "edb_top_inst/LUT__5252" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5155" port: "O" } sink { cell: "edb_top_inst/LUT__5259" port: "I[0]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5155" port: "O" } sink { cell: "edb_top_inst/LUT__5262" port: "I[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5155" port: "O" } sink { cell: "edb_top_inst/LUT__5264" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5155" port: "O" } sink { cell: "edb_top_inst/LUT__5271" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5155" port: "O" } sink { cell: "edb_top_inst/LUT__5273" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5155" port: "O" } sink { cell: "edb_top_inst/LUT__5277" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5155" port: "O" } sink { cell: "edb_top_inst/LUT__5284" port: "I[0]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5155" port: "O" } sink { cell: "edb_top_inst/LUT__5287" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5155" port: "O" } sink { cell: "edb_top_inst/LUT__5290" port: "I[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5156" port: "O" } sink { cell: "edb_top_inst/LUT__5157" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5157" port: "O" } sink { cell: "edb_top_inst/LUT__5161" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5158" port: "O" } sink { cell: "edb_top_inst/LUT__5160" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5159" port: "O" } sink { cell: "edb_top_inst/LUT__5160" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5160" port: "O" } sink { cell: "edb_top_inst/LUT__5161" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5161" port: "O" } sink { cell: "edb_top_inst/LUT__5234" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5162" port: "O" } sink { cell: "edb_top_inst/LUT__5165" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5162" port: "O" } sink { cell: "edb_top_inst/LUT__5168" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5162" port: "O" } sink { cell: "edb_top_inst/LUT__5170" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5163" port: "O" } sink { cell: "edb_top_inst/LUT__5165" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5164" port: "O" } sink { cell: "edb_top_inst/LUT__5165" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5165" port: "O" } sink { cell: "edb_top_inst/LUT__5170" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5166" port: "O" } sink { cell: "edb_top_inst/LUT__5167" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5166" port: "O" } sink { cell: "edb_top_inst/LUT__5169" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5167" port: "O" } sink { cell: "edb_top_inst/LUT__5168" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5168" port: "O" } sink { cell: "edb_top_inst/LUT__5170" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5169" port: "O" } sink { cell: "edb_top_inst/LUT__5170" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5170" port: "O" } sink { cell: "edb_top_inst/LUT__5190" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5171" port: "O" } sink { cell: "edb_top_inst/LUT__5172" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5171" port: "O" } sink { cell: "edb_top_inst/LUT__5176" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5172" port: "O" } sink { cell: "edb_top_inst/LUT__5174" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5173" port: "O" } sink { cell: "edb_top_inst/LUT__5174" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5173" port: "O" } sink { cell: "edb_top_inst/LUT__5175" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5174" port: "O" } sink { cell: "edb_top_inst/LUT__5178" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5175" port: "O" } sink { cell: "edb_top_inst/LUT__5176" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5176" port: "O" } sink { cell: "edb_top_inst/LUT__5178" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5177" port: "O" } sink { cell: "edb_top_inst/LUT__5178" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5177" port: "O" } sink { cell: "edb_top_inst/LUT__5183" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5177" port: "O" } sink { cell: "edb_top_inst/LUT__5247" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5178" port: "O" } sink { cell: "edb_top_inst/LUT__5190" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5179" port: "O" } sink { cell: "edb_top_inst/LUT__5181" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5179" port: "O" } sink { cell: "edb_top_inst/LUT__5182" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5180" port: "O" } sink { cell: "edb_top_inst/LUT__5181" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5181" port: "O" } sink { cell: "edb_top_inst/LUT__5183" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5182" port: "O" } sink { cell: "edb_top_inst/LUT__5183" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5183" port: "O" } sink { cell: "edb_top_inst/LUT__5190" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5184" port: "O" } sink { cell: "edb_top_inst/LUT__5186" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5185" port: "O" } sink { cell: "edb_top_inst/LUT__5186" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5186" port: "O" } sink { cell: "edb_top_inst/LUT__5189" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5187" port: "O" } sink { cell: "edb_top_inst/LUT__5189" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5187" port: "O" } sink { cell: "edb_top_inst/LUT__5195" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5188" port: "O" } sink { cell: "edb_top_inst/LUT__5189" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5189" port: "O" } sink { cell: "edb_top_inst/LUT__5190" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5190" port: "O" } sink { cell: "edb_top_inst/LUT__5234" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5191" port: "O" } sink { cell: "edb_top_inst/LUT__5195" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5192" port: "O" } sink { cell: "edb_top_inst/LUT__5193" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5193" port: "O" } sink { cell: "edb_top_inst/LUT__5194" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5194" port: "O" } sink { cell: "edb_top_inst/LUT__5195" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5195" port: "O" } sink { cell: "edb_top_inst/LUT__5205" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5196" port: "O" } sink { cell: "edb_top_inst/LUT__5198" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5197" port: "O" } sink { cell: "edb_top_inst/LUT__5198" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5198" port: "O" } sink { cell: "edb_top_inst/LUT__5205" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5199" port: "O" } sink { cell: "edb_top_inst/LUT__5202" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5199" port: "O" } sink { cell: "edb_top_inst/LUT__5213" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5199" port: "O" } sink { cell: "edb_top_inst/LUT__5235" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5199" port: "O" } sink { cell: "edb_top_inst/LUT__5281" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5200" port: "O" } sink { cell: "edb_top_inst/LUT__5202" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5200" port: "O" } sink { cell: "edb_top_inst/LUT__5235" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5201" port: "O" } sink { cell: "edb_top_inst/LUT__5202" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5202" port: "O" } sink { cell: "edb_top_inst/LUT__5205" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5203" port: "O" } sink { cell: "edb_top_inst/LUT__5204" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5204" port: "O" } sink { cell: "edb_top_inst/LUT__5205" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5205" port: "O" } sink { cell: "edb_top_inst/LUT__5234" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5206" port: "O" } sink { cell: "edb_top_inst/LUT__5207" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5207" port: "O" } sink { cell: "edb_top_inst/LUT__5209" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5208" port: "O" } sink { cell: "edb_top_inst/LUT__5209" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5209" port: "O" } sink { cell: "edb_top_inst/LUT__5233" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5210" port: "O" } sink { cell: "edb_top_inst/LUT__5211" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5210" port: "O" } sink { cell: "edb_top_inst/LUT__5212" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5211" port: "O" } sink { cell: "edb_top_inst/LUT__5214" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5212" port: "O" } sink { cell: "edb_top_inst/LUT__5214" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5213" port: "O" } sink { cell: "edb_top_inst/LUT__5214" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5214" port: "O" } sink { cell: "edb_top_inst/LUT__5233" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5215" port: "O" } sink { cell: "edb_top_inst/LUT__5216" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5215" port: "O" } sink { cell: "edb_top_inst/LUT__5231" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5216" port: "O" } sink { cell: "edb_top_inst/LUT__5218" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5217" port: "O" } sink { cell: "edb_top_inst/LUT__5218" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5218" port: "O" } sink { cell: "edb_top_inst/LUT__5233" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5219" port: "O" } sink { cell: "edb_top_inst/LUT__5220" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5220" port: "O" } sink { cell: "edb_top_inst/LUT__5232" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5221" port: "O" } sink { cell: "edb_top_inst/LUT__5223" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5222" port: "O" } sink { cell: "edb_top_inst/LUT__5223" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5223" port: "O" } sink { cell: "edb_top_inst/LUT__5232" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5224" port: "O" } sink { cell: "edb_top_inst/LUT__5227" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5225" port: "O" } sink { cell: "edb_top_inst/LUT__5226" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5226" port: "O" } sink { cell: "edb_top_inst/LUT__5227" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5227" port: "O" } sink { cell: "edb_top_inst/LUT__5232" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5228" port: "O" } sink { cell: "edb_top_inst/LUT__5230" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5229" port: "O" } sink { cell: "edb_top_inst/LUT__5230" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5230" port: "O" } sink { cell: "edb_top_inst/LUT__5231" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5231" port: "O" } sink { cell: "edb_top_inst/LUT__5232" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5232" port: "O" } sink { cell: "edb_top_inst/LUT__5233" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5233" port: "O" } sink { cell: "edb_top_inst/LUT__5234" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5235" port: "O" } sink { cell: "edb_top_inst/LUT__5236" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5235" port: "O" } sink { cell: "edb_top_inst/LUT__5242" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5235" port: "O" } sink { cell: "edb_top_inst/LUT__5251" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5235" port: "O" } sink { cell: "edb_top_inst/LUT__5263" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5235" port: "O" } sink { cell: "edb_top_inst/LUT__5271" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5235" port: "O" } sink { cell: "edb_top_inst/LUT__5273" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5235" port: "O" } sink { cell: "edb_top_inst/LUT__5283" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5235" port: "O" } sink { cell: "edb_top_inst/LUT__5287" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5236" port: "O" } sink { cell: "edb_top_inst/LUT__5240" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5237" port: "O" } sink { cell: "edb_top_inst/LUT__5240" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5237" port: "O" } sink { cell: "edb_top_inst/LUT__5241" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5237" port: "O" } sink { cell: "edb_top_inst/LUT__5287" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5238" port: "O" } sink { cell: "edb_top_inst/LUT__5240" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5239" port: "O" } sink { cell: "edb_top_inst/LUT__5240" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5240" port: "O" } sink { cell: "edb_top_inst/LUT__5286" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5241" port: "O" } sink { cell: "edb_top_inst/LUT__5242" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5241" port: "O" } sink { cell: "edb_top_inst/LUT__5251" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5241" port: "O" } sink { cell: "edb_top_inst/LUT__5263" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5241" port: "O" } sink { cell: "edb_top_inst/LUT__5270" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5242" port: "O" } sink { cell: "edb_top_inst/LUT__5243" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5242" port: "O" } sink { cell: "edb_top_inst/LUT__5259" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5242" port: "O" } sink { cell: "edb_top_inst/LUT__5262" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5242" port: "O" } sink { cell: "edb_top_inst/LUT__5290" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5243" port: "O" } sink { cell: "edb_top_inst/LUT__5253" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5244" port: "O" } sink { cell: "edb_top_inst/LUT__5247" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5245" port: "O" } sink { cell: "edb_top_inst/LUT__5247" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5246" port: "O" } sink { cell: "edb_top_inst/LUT__5247" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5247" port: "O" } sink { cell: "edb_top_inst/LUT__5253" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5248" port: "O" } sink { cell: "edb_top_inst/LUT__5249" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5248" port: "O" } sink { cell: "edb_top_inst/LUT__5250" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5249" port: "O" } sink { cell: "edb_top_inst/LUT__5252" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5250" port: "O" } sink { cell: "edb_top_inst/LUT__5252" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5251" port: "O" } sink { cell: "edb_top_inst/LUT__5252" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5252" port: "O" } sink { cell: "edb_top_inst/LUT__5253" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5253" port: "O" } sink { cell: "edb_top_inst/LUT__5286" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5254" port: "O" } sink { cell: "edb_top_inst/LUT__5256" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5255" port: "O" } sink { cell: "edb_top_inst/LUT__5256" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5256" port: "O" } sink { cell: "edb_top_inst/LUT__5265" port: "I[0]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5257" port: "O" } sink { cell: "edb_top_inst/LUT__5259" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5258" port: "O" } sink { cell: "edb_top_inst/LUT__5259" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5259" port: "O" } sink { cell: "edb_top_inst/LUT__5265" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5260" port: "O" } sink { cell: "edb_top_inst/LUT__5262" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5260" port: "O" } sink { cell: "edb_top_inst/LUT__5263" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5260" port: "O" } sink { cell: "edb_top_inst/LUT__5266" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5261" port: "O" } sink { cell: "edb_top_inst/LUT__5262" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5262" port: "O" } sink { cell: "edb_top_inst/LUT__5265" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5263" port: "O" } sink { cell: "edb_top_inst/LUT__5264" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5264" port: "O" } sink { cell: "edb_top_inst/LUT__5265" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5265" port: "O" } sink { cell: "edb_top_inst/LUT__5286" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5266" port: "O" } sink { cell: "edb_top_inst/LUT__5270" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5266" port: "O" } sink { cell: "edb_top_inst/LUT__5290" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5267" port: "O" } sink { cell: "edb_top_inst/LUT__5270" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5267" port: "O" } sink { cell: "edb_top_inst/LUT__5272" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5268" port: "O" } sink { cell: "edb_top_inst/LUT__5269" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5268" port: "O" } sink { cell: "edb_top_inst/LUT__5273" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5269" port: "O" } sink { cell: "edb_top_inst/LUT__5270" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5270" port: "O" } sink { cell: "edb_top_inst/LUT__5271" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5271" port: "O" } sink { cell: "edb_top_inst/LUT__5285" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5272" port: "O" } sink { cell: "edb_top_inst/LUT__5273" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5273" port: "O" } sink { cell: "edb_top_inst/LUT__5285" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5274" port: "O" } sink { cell: "edb_top_inst/LUT__5276" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5274" port: "O" } sink { cell: "edb_top_inst/LUT__5283" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5275" port: "O" } sink { cell: "edb_top_inst/LUT__5276" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5275" port: "O" } sink { cell: "edb_top_inst/LUT__5281" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5276" port: "O" } sink { cell: "edb_top_inst/LUT__5277" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5277" port: "O" } sink { cell: "edb_top_inst/LUT__5285" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5278" port: "O" } sink { cell: "edb_top_inst/LUT__5281" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5279" port: "O" } sink { cell: "edb_top_inst/LUT__5280" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5280" port: "O" } sink { cell: "edb_top_inst/LUT__5281" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5281" port: "O" } sink { cell: "edb_top_inst/LUT__5284" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5282" port: "O" } sink { cell: "edb_top_inst/LUT__5283" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5283" port: "O" } sink { cell: "edb_top_inst/LUT__5284" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5284" port: "O" } sink { cell: "edb_top_inst/LUT__5285" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5285" port: "O" } sink { cell: "edb_top_inst/LUT__5286" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5287" port: "O" } sink { cell: "edb_top_inst/LUT__5289" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5288" port: "O" } sink { cell: "edb_top_inst/LUT__5289" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5289" port: "O" } sink { cell: "edb_top_inst/LUT__5293" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5290" port: "O" } sink { cell: "edb_top_inst/LUT__5292" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5291" port: "O" } sink { cell: "edb_top_inst/LUT__5292" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5292" port: "O" } sink { cell: "edb_top_inst/LUT__5293" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5359" port: "O" } sink { cell: "edb_top_inst/LUT__5360" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5359" port: "O" } sink { cell: "edb_top_inst/LUT__5362" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5359" port: "O" } sink { cell: "edb_top_inst/LUT__5366" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5359" port: "O" } sink { cell: "edb_top_inst/LUT__5370" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5359" port: "O" } sink { cell: "edb_top_inst/LUT__5381" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5359" port: "O" } sink { cell: "edb_top_inst/LUT__5384" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5359" port: "O" } sink { cell: "edb_top_inst/LUT__5389" port: "I[2]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5359" port: "O" } sink { cell: "edb_top_inst/LUT__5407" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5359" port: "O" } sink { cell: "edb_top_inst/LUT__5409" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5359" port: "O" } sink { cell: "edb_top_inst/LUT__5450" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5359" port: "O" } sink { cell: "edb_top_inst/LUT__5457" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5359" port: "O" } sink { cell: "edb_top_inst/LUT__5458" port: "I[1]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5359" port: "O" } sink { cell: "edb_top_inst/LUT__5555" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5359" port: "O" } sink { cell: "edb_top_inst/LUT__5560" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5359" port: "O" } sink { cell: "edb_top_inst/LUT__5565" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5359" port: "O" } sink { cell: "edb_top_inst/LUT__5569" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5360" port: "O" } sink { cell: "edb_top_inst/LUT__5364" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5361" port: "O" } sink { cell: "edb_top_inst/LUT__5362" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5361" port: "O" } sink { cell: "edb_top_inst/LUT__5381" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5361" port: "O" } sink { cell: "edb_top_inst/LUT__5382" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5361" port: "O" } sink { cell: "edb_top_inst/LUT__5414" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5361" port: "O" } sink { cell: "edb_top_inst/LUT__5448" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5361" port: "O" } sink { cell: "edb_top_inst/LUT__5459" port: "I[0]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5361" port: "O" } sink { cell: "edb_top_inst/LUT__5534" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5362" port: "O" } sink { cell: "edb_top_inst/LUT__5364" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5362" port: "O" } sink { cell: "edb_top_inst/LUT__5410" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5363" port: "O" } sink { cell: "edb_top_inst/LUT__5364" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5363" port: "O" } sink { cell: "edb_top_inst/LUT__5368" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5363" port: "O" } sink { cell: "edb_top_inst/LUT__5397" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5363" port: "O" } sink { cell: "edb_top_inst/LUT__5451" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5363" port: "O" } sink { cell: "edb_top_inst/LUT__5537" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5364" port: "O" } sink { cell: "edb_top_inst/LUT__5380" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5366" port: "O" } sink { cell: "edb_top_inst/LUT__5369" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5368" port: "O" } sink { cell: "edb_top_inst/LUT__5369" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5369" port: "O" } sink { cell: "edb_top_inst/LUT__5380" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5370" port: "O" } sink { cell: "edb_top_inst/LUT__5372" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5371" port: "O" } sink { cell: "edb_top_inst/LUT__5372" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5371" port: "O" } sink { cell: "edb_top_inst/LUT__5388" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5371" port: "O" } sink { cell: "edb_top_inst/LUT__5408" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5372" port: "O" } sink { cell: "edb_top_inst/LUT__5380" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5374" port: "O" } sink { cell: "edb_top_inst/LUT__5379" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5374" port: "O" } sink { cell: "edb_top_inst/LUT__5414" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5375" port: "O" } sink { cell: "edb_top_inst/LUT__5376" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5375" port: "O" } sink { cell: "edb_top_inst/LUT__5406" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5375" port: "O" } sink { cell: "edb_top_inst/LUT__5407" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5375" port: "O" } sink { cell: "edb_top_inst/LUT__5408" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5376" port: "O" } sink { cell: "edb_top_inst/LUT__5379" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5377" port: "O" } sink { cell: "edb_top_inst/LUT__5378" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5377" port: "O" } sink { cell: "edb_top_inst/LUT__5401" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5378" port: "O" } sink { cell: "edb_top_inst/LUT__5379" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5379" port: "O" } sink { cell: "edb_top_inst/LUT__5380" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5381" port: "O" } sink { cell: "edb_top_inst/LUT__5383" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5381" port: "O" } sink { cell: "edb_top_inst/LUT__5459" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5382" port: "O" } sink { cell: "edb_top_inst/LUT__5383" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5383" port: "O" } sink { cell: "edb_top_inst/LUT__5403" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5384" port: "O" } sink { cell: "edb_top_inst/LUT__5390" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5385" port: "O" } sink { cell: "edb_top_inst/LUT__5386" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5385" port: "O" } sink { cell: "edb_top_inst/LUT__5395" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5385" port: "O" } sink { cell: "edb_top_inst/LUT__5448" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5386" port: "O" } sink { cell: "edb_top_inst/LUT__5390" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5386" port: "O" } sink { cell: "edb_top_inst/LUT__5460" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5387" port: "O" } sink { cell: "edb_top_inst/LUT__5388" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5387" port: "O" } sink { cell: "edb_top_inst/LUT__5539" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5388" port: "O" } sink { cell: "edb_top_inst/LUT__5390" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5388" port: "O" } sink { cell: "edb_top_inst/LUT__5453" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5389" port: "O" } sink { cell: "edb_top_inst/LUT__5390" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5390" port: "O" } sink { cell: "edb_top_inst/LUT__5403" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5391" port: "O" } sink { cell: "edb_top_inst/LUT__5396" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5391" port: "O" } sink { cell: "edb_top_inst/LUT__5452" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5392" port: "O" } sink { cell: "edb_top_inst/LUT__5394" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5393" port: "O" } sink { cell: "edb_top_inst/LUT__5394" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5394" port: "O" } sink { cell: "edb_top_inst/LUT__5396" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5395" port: "O" } sink { cell: "edb_top_inst/LUT__5396" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5396" port: "O" } sink { cell: "edb_top_inst/LUT__5403" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5399" port: "O" } sink { cell: "edb_top_inst/LUT__5402" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5400" port: "O" } sink { cell: "edb_top_inst/LUT__5401" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5401" port: "O" } sink { cell: "edb_top_inst/LUT__5402" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5401" port: "O" } sink { cell: "edb_top_inst/LUT__5460" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5402" port: "O" } sink { cell: "edb_top_inst/LUT__5403" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5403" port: "O" } sink { cell: "edb_top_inst/LUT__5416" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5404" port: "O" } sink { cell: "edb_top_inst/LUT__5405" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5405" port: "O" } sink { cell: "edb_top_inst/LUT__5411" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5406" port: "O" } sink { cell: "edb_top_inst/LUT__5407" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5407" port: "O" } sink { cell: "edb_top_inst/LUT__5411" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5408" port: "O" } sink { cell: "edb_top_inst/LUT__5411" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5409" port: "O" } sink { cell: "edb_top_inst/LUT__5410" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5410" port: "O" } sink { cell: "edb_top_inst/LUT__5411" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5411" port: "O" } sink { cell: "edb_top_inst/LUT__5416" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5413" port: "O" } sink { cell: "edb_top_inst/LUT__5415" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5414" port: "O" } sink { cell: "edb_top_inst/LUT__5415" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5415" port: "O" } sink { cell: "edb_top_inst/LUT__5416" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5417" port: "O" } sink { cell: "edb_top_inst/LUT__5418" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5418" port: "O" } sink { cell: "edb_top_inst/LUT__5422" port: "I[0]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5418" port: "O" } sink { cell: "edb_top_inst/LUT__5477" port: "I[0]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5419" port: "O" } sink { cell: "edb_top_inst/LUT__5422" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5420" port: "O" } sink { cell: "edb_top_inst/LUT__5421" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5421" port: "O" } sink { cell: "edb_top_inst/LUT__5422" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5422" port: "O" } sink { cell: "edb_top_inst/LUT__5442" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5422" port: "O" } sink { cell: "edb_top_inst/LUT__5469" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5422" port: "O" } sink { cell: "edb_top_inst/LUT__5508" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5422" port: "O" } sink { cell: "edb_top_inst/LUT__5509" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5423" port: "O" } sink { cell: "edb_top_inst/LUT__5424" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5423" port: "O" } sink { cell: "edb_top_inst/LUT__5428" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5423" port: "O" } sink { cell: "edb_top_inst/LUT__5430" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5423" port: "O" } sink { cell: "edb_top_inst/LUT__5439" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5424" port: "O" } sink { cell: "edb_top_inst/LUT__5426" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5425" port: "O" } sink { cell: "edb_top_inst/LUT__5426" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5426" port: "O" } sink { cell: "edb_top_inst/LUT__5441" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5427" port: "O" } sink { cell: "edb_top_inst/LUT__5428" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5427" port: "O" } sink { cell: "edb_top_inst/LUT__5430" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5428" port: "O" } sink { cell: "edb_top_inst/LUT__5429" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5429" port: "O" } sink { cell: "edb_top_inst/LUT__5441" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5430" port: "O" } sink { cell: "edb_top_inst/LUT__5432" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5431" port: "O" } sink { cell: "edb_top_inst/LUT__5432" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5432" port: "O" } sink { cell: "edb_top_inst/LUT__5441" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5433" port: "O" } sink { cell: "edb_top_inst/LUT__5435" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5434" port: "O" } sink { cell: "edb_top_inst/LUT__5435" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5435" port: "O" } sink { cell: "edb_top_inst/LUT__5440" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5436" port: "O" } sink { cell: "edb_top_inst/LUT__5440" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5437" port: "O" } sink { cell: "edb_top_inst/LUT__5438" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5438" port: "O" } sink { cell: "edb_top_inst/LUT__5440" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5439" port: "O" } sink { cell: "edb_top_inst/LUT__5440" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5440" port: "O" } sink { cell: "edb_top_inst/LUT__5441" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5441" port: "O" } sink { cell: "edb_top_inst/LUT__5442" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5441" port: "O" } sink { cell: "edb_top_inst/LUT__5490" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5441" port: "O" } sink { cell: "edb_top_inst/LUT__5497" port: "I[2]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5441" port: "O" } sink { cell: "edb_top_inst/LUT__5500" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5441" port: "O" } sink { cell: "edb_top_inst/LUT__5508" port: "I[0]" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5441" port: "O" } sink { cell: "edb_top_inst/LUT__5511" port: "I[2]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5442" port: "O" } sink { cell: "edb_top_inst/LUT__5464" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5442" port: "O" } sink { cell: "edb_top_inst/LUT__5493" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5442" port: "O" } sink { cell: "edb_top_inst/LUT__5496" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5443" port: "O" } sink { cell: "edb_top_inst/LUT__5462" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5443" port: "O" } sink { cell: "edb_top_inst/LUT__5463" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5443" port: "O" } sink { cell: "edb_top_inst/LUT__5480" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5443" port: "O" } sink { cell: "edb_top_inst/LUT__5491" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5443" port: "O" } sink { cell: "edb_top_inst/LUT__5499" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5443" port: "O" } sink { cell: "edb_top_inst/LUT__5511" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5443" port: "O" } sink { cell: "edb_top_inst/LUT__5516" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5444" port: "O" } sink { cell: "edb_top_inst/LUT__5445" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5445" port: "O" } sink { cell: "edb_top_inst/LUT__5447" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5446" port: "O" } sink { cell: "edb_top_inst/LUT__5447" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5447" port: "O" } sink { cell: "edb_top_inst/LUT__5453" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5448" port: "O" } sink { cell: "edb_top_inst/LUT__5449" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5449" port: "O" } sink { cell: "edb_top_inst/LUT__5453" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5450" port: "O" } sink { cell: "edb_top_inst/LUT__5452" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5451" port: "O" } sink { cell: "edb_top_inst/LUT__5452" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5452" port: "O" } sink { cell: "edb_top_inst/LUT__5453" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5453" port: "O" } sink { cell: "edb_top_inst/LUT__5463" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5453" port: "O" } sink { cell: "edb_top_inst/LUT__5492" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5453" port: "O" } sink { cell: "edb_top_inst/LUT__5497" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5454" port: "O" } sink { cell: "edb_top_inst/LUT__5456" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5455" port: "O" } sink { cell: "edb_top_inst/LUT__5456" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5455" port: "O" } sink { cell: "edb_top_inst/LUT__5457" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5456" port: "O" } sink { cell: "edb_top_inst/LUT__5461" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5457" port: "O" } sink { cell: "edb_top_inst/LUT__5461" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5458" port: "O" } sink { cell: "edb_top_inst/LUT__5459" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5459" port: "O" } sink { cell: "edb_top_inst/LUT__5461" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5460" port: "O" } sink { cell: "edb_top_inst/LUT__5461" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5461" port: "O" } sink { cell: "edb_top_inst/LUT__5463" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5461" port: "O" } sink { cell: "edb_top_inst/LUT__5492" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5461" port: "O" } sink { cell: "edb_top_inst/LUT__5497" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5462" port: "O" } sink { cell: "edb_top_inst/LUT__5463" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5462" port: "O" } sink { cell: "edb_top_inst/LUT__5511" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5463" port: "O" } sink { cell: "edb_top_inst/LUT__5464" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5467" port: "O" } sink { cell: "edb_top_inst/LUT__5469" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5467" port: "O" } sink { cell: "edb_top_inst/LUT__5509" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5468" port: "O" } sink { cell: "edb_top_inst/LUT__5469" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5468" port: "O" } sink { cell: "edb_top_inst/LUT__5504" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5468" port: "O" } sink { cell: "edb_top_inst/LUT__5520" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5469" port: "O" } sink { cell: "edb_top_inst/LUT__5478" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5470" port: "O" } sink { cell: "edb_top_inst/LUT__5477" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5471" port: "O" } sink { cell: "edb_top_inst/LUT__5473" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5472" port: "O" } sink { cell: "edb_top_inst/LUT__5473" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5473" port: "O" } sink { cell: "edb_top_inst/LUT__5477" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5474" port: "O" } sink { cell: "edb_top_inst/LUT__5476" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5475" port: "O" } sink { cell: "edb_top_inst/LUT__5476" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5476" port: "O" } sink { cell: "edb_top_inst/LUT__5477" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5477" port: "O" } sink { cell: "edb_top_inst/LUT__5478" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5477" port: "O" } sink { cell: "edb_top_inst/LUT__5504" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5477" port: "O" } sink { cell: "edb_top_inst/LUT__5509" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5478" port: "O" } sink { cell: "edb_top_inst/LUT__5479" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5480" port: "O" } sink { cell: "edb_top_inst/LUT__5481" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5480" port: "O" } sink { cell: "edb_top_inst/LUT__5505" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5481" port: "O" } sink { cell: "edb_top_inst/LUT__5482" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5481" port: "O" } sink { cell: "edb_top_inst/LUT__5500" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5485" port: "O" } sink { cell: "edb_top_inst/LUT__5486" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5490" port: "O" } sink { cell: "edb_top_inst/LUT__5491" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5492" port: "O" } sink { cell: "edb_top_inst/LUT__5493" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5492" port: "O" } sink { cell: "edb_top_inst/LUT__5511" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5497" port: "O" } sink { cell: "edb_top_inst/LUT__5499" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5498" port: "O" } sink { cell: "edb_top_inst/LUT__5499" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5498" port: "O" } sink { cell: "edb_top_inst/LUT__5516" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5500" port: "O" } sink { cell: "edb_top_inst/LUT__5502" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5501" port: "O" } sink { cell: "edb_top_inst/LUT__5502" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5504" port: "O" } sink { cell: "edb_top_inst/LUT__5506" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5505" port: "O" } sink { cell: "edb_top_inst/LUT__5506" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5505" port: "O" } sink { cell: "edb_top_inst/LUT__5510" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5508" port: "O" } sink { cell: "edb_top_inst/LUT__5510" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5509" port: "O" } sink { cell: "edb_top_inst/LUT__5510" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5523" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RCLKE" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5523" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RCLKE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5523" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RCLKE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5523" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RCLKE" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5523" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RCLKE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5523" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RCLKE" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5523" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RCLKE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5523" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RCLKE" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5523" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "RCLKE" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5524" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[10]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5524" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[10]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5524" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[10]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5524" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[10]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5524" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[10]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5524" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[10]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5524" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[10]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5524" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[10]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5524" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "RADDR[10]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5525" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[11]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5525" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[11]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5525" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[11]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5525" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[11]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5525" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[11]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5525" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[11]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5525" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[11]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5525" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[11]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5525" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "RADDR[11]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5526" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[0]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5526" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5526" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5526" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[0]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5526" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5526" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[0]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5526" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5526" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[0]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5526" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "RADDR[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5527" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[1]" } delay_max: 1457 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5527" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[1]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5527" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5527" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[1]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5527" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5527" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[1]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5527" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5527" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[1]" } delay_max: 1664 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5527" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "RADDR[1]" } delay_max: 1316 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5528" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5528" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5528" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5528" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5528" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5528" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5528" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5528" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[2]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5528" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "RADDR[2]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5529" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[3]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5529" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5529" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5529" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[3]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5529" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5529" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[3]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5529" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5529" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[3]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5529" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "RADDR[3]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5530" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[4]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5530" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[4]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5530" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[4]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5530" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[4]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5530" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[4]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5530" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[4]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5530" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[4]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5530" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[4]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5530" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "RADDR[4]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5531" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[5]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5531" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[5]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5531" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[5]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5531" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[5]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5531" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[5]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5531" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[5]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5531" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[5]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5531" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[5]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5531" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "RADDR[5]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5532" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[6]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5532" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[6]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5532" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[6]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5532" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[6]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5532" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[6]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5532" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[6]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5532" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[6]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5532" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[6]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5532" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "RADDR[6]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5533" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[7]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5533" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[7]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5533" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[7]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5533" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[7]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5533" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[7]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5533" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[7]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5533" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[7]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5533" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[7]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5533" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1" port: "RADDR[7]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5534" port: "O" } sink { cell: "edb_top_inst/LUT__5535" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5534" port: "O" } sink { cell: "edb_top_inst/LUT__5555" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5534" port: "O" } sink { cell: "edb_top_inst/LUT__5574" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5538" port: "O" } sink { cell: "edb_top_inst/LUT__5539" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5538" port: "O" } sink { cell: "edb_top_inst/LUT__5547" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5538" port: "O" } sink { cell: "edb_top_inst/LUT__5557" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5542" port: "O" } sink { cell: "edb_top_inst/LUT__5543" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5546" port: "O" } sink { cell: "edb_top_inst/LUT__5547" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5547" port: "O" } sink { cell: "edb_top_inst/LUT__5548" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5547" port: "O" } sink { cell: "edb_top_inst/LUT__5569" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5552" port: "O" } sink { cell: "edb_top_inst/LUT__5554" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5553" port: "O" } sink { cell: "edb_top_inst/LUT__5554" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5553" port: "O" } sink { cell: "edb_top_inst/LUT__5559" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5554" port: "O" } sink { cell: "edb_top_inst/LUT__5555" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5554" port: "O" } sink { cell: "edb_top_inst/LUT__5575" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5557" port: "O" } sink { cell: "edb_top_inst/LUT__5560" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5557" port: "O" } sink { cell: "edb_top_inst/LUT__5579" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5558" port: "O" } sink { cell: "edb_top_inst/LUT__5559" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5558" port: "O" } sink { cell: "edb_top_inst/LUT__5564" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5559" port: "O" } sink { cell: "edb_top_inst/LUT__5560" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5559" port: "O" } sink { cell: "edb_top_inst/LUT__5580" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5563" port: "O" } sink { cell: "edb_top_inst/LUT__5564" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5563" port: "O" } sink { cell: "edb_top_inst/LUT__5568" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5564" port: "O" } sink { cell: "edb_top_inst/LUT__5565" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5567" port: "O" } sink { cell: "edb_top_inst/LUT__5568" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5567" port: "O" } sink { cell: "edb_top_inst/LUT__5573" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5568" port: "O" } sink { cell: "edb_top_inst/LUT__5569" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5572" port: "O" } sink { cell: "edb_top_inst/LUT__5573" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5572" port: "O" } sink { cell: "edb_top_inst/LUT__5578" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5573" port: "O" } sink { cell: "edb_top_inst/LUT__5574" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5574" port: "O" } sink { cell: "edb_top_inst/LUT__5575" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5577" port: "O" } sink { cell: "edb_top_inst/LUT__5578" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5578" port: "O" } sink { cell: "edb_top_inst/LUT__5579" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5579" port: "O" } sink { cell: "edb_top_inst/LUT__5580" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5592" port: "O" } sink { cell: "edb_top_inst/la0/add_98/i2" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__5593" port: "O" } sink { cell: "edb_top_inst/LUT__5594" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1054/i1" port: "cout" } sink { cell: "edb_top_inst/la0/add_1054/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i1" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1057/i1" port: "cout" } sink { cell: "edb_top_inst/la0/add_1057/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i1" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i62" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i63" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i61" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i62" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i60" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i61" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i59" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i60" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i58" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i59" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i57" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i58" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i56" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i57" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i55" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i56" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i54" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i55" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i53" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i54" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i52" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i53" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i51" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i52" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i50" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i51" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i49" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i50" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i48" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i49" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i47" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i48" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i46" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i47" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i45" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i46" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i44" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i45" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i43" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i44" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i42" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i43" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i41" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i42" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i40" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i41" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i39" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i40" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i38" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i39" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i37" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i38" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i36" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i37" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i35" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i36" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i34" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i35" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i33" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i34" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i32" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i33" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i31" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i32" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i30" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i31" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i29" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i30" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i28" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i29" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i27" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i28" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i26" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i27" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i25" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i26" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i24" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i25" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i23" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i24" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i22" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i23" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i21" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i22" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i20" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i21" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i19" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i20" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i18" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i19" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i17" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i18" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i16" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i17" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i15" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i14" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i13" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i12" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i11" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i10" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i9" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i8" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i7" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i6" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i5" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i4" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i3" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i2" port: "cout" } sink { cell: "edb_top_inst/la0/trigger_skipper_n/add_19/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1057/i4" port: "cout" } sink { cell: "edb_top_inst/la0/add_1057/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1057/i3" port: "cout" } sink { cell: "edb_top_inst/la0/add_1057/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1057/i2" port: "cout" } sink { cell: "edb_top_inst/la0/add_1057/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i24" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i25" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i23" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i24" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i22" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i23" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i21" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i22" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i20" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i21" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i19" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i20" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i18" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i19" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i17" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i18" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i16" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i17" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i15" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i14" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i13" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i12" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i11" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i10" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i9" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i8" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i7" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i6" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i5" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i4" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i3" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_98/i2" port: "cout" } sink { cell: "edb_top_inst/la0/add_98/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1054/i8" port: "cout" } sink { cell: "edb_top_inst/la0/add_1054/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1054/i7" port: "cout" } sink { cell: "edb_top_inst/la0/add_1054/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1054/i6" port: "cout" } sink { cell: "edb_top_inst/la0/add_1054/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1054/i5" port: "cout" } sink { cell: "edb_top_inst/la0/add_1054/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1054/i4" port: "cout" } sink { cell: "edb_top_inst/la0/add_1054/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1054/i3" port: "cout" } sink { cell: "edb_top_inst/la0/add_1054/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1054/i2" port: "cout" } sink { cell: "edb_top_inst/la0/add_1054/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__8046" port: "O" } sink { cell: "LUT__8050" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8047" port: "O" } sink { cell: "LUT__8050" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__8048" port: "O" } sink { cell: "LUT__8050" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__8049" port: "O" } sink { cell: "LUT__8050" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__8050" port: "O" } sink { cell: "LUT__8061" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__8050" port: "O" } sink { cell: "LUT__8063" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__8050" port: "O" } sink { cell: "LUT__8073" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__8050" port: "O" } sink { cell: "LUT__8075" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__8051" port: "O" } sink { cell: "LUT__8053" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__8051" port: "O" } sink { cell: "LUT__8071" port: "I[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__8052" port: "O" } sink { cell: "LUT__8053" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__8052" port: "O" } sink { cell: "LUT__8071" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__8053" port: "O" } sink { cell: "LUT__8061" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8053" port: "O" } sink { cell: "LUT__8063" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__8053" port: "O" } sink { cell: "LUT__8070" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8053" port: "O" } sink { cell: "LUT__8075" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8053" port: "O" } sink { cell: "LUT__8088" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__8054" port: "O" } sink { cell: "LUT__8058" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__8055" port: "O" } sink { cell: "LUT__8058" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8056" port: "O" } sink { cell: "LUT__8058" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__8057" port: "O" } sink { cell: "LUT__8058" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8058" port: "O" } sink { cell: "LUT__8061" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__8058" port: "O" } sink { cell: "LUT__8063" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__8058" port: "O" } sink { cell: "LUT__8070" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__8058" port: "O" } sink { cell: "LUT__8073" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__8058" port: "O" } sink { cell: "LUT__8075" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__8058" port: "O" } sink { cell: "LUT__8088" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__8060" port: "O" } sink { cell: "LUT__8061" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__8061" port: "O" } sink { cell: "LUT__8062" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__8061" port: "O" } sink { cell: "LUT__8081" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8061" port: "O" } sink { cell: "LUT__8082" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__8061" port: "O" } sink { cell: "LUT__8083" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__8061" port: "O" } sink { cell: "LUT__8084" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__8061" port: "O" } sink { cell: "LUT__8085" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__8061" port: "O" } sink { cell: "LUT__8086" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__8061" port: "O" } sink { cell: "LUT__8087" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__8066" port: "O" } sink { cell: "LUT__8068" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__8067" port: "O" } sink { cell: "LUT__8068" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__8068" port: "O" } sink { cell: "LUT__8070" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8068" port: "O" } sink { cell: "LUT__8088" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__8069" port: "O" } sink { cell: "LUT__8070" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__8069" port: "O" } sink { cell: "LUT__8077" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__8071" port: "O" } sink { cell: "LUT__8073" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8072" port: "O" } sink { cell: "LUT__8073" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8104" port: "O" } sink { cell: "LUT__8105" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8104" port: "O" } sink { cell: "LUT__8112" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__8104" port: "O" } sink { cell: "LUT__8116" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__8111" port: "O" } sink { cell: "LUT__8112" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__8111" port: "O" } sink { cell: "LUT__8116" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__8115" port: "O" } sink { cell: "LUT__8116" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8115" port: "O" } sink { cell: "LUT__8124" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__8123" port: "O" } sink { cell: "LUT__8124" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__8123" port: "O" } sink { cell: "LUT__8128" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__8123" port: "O" } sink { cell: "LUT__8132" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__8123" port: "O" } sink { cell: "LUT__8139" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8127" port: "O" } sink { cell: "LUT__8128" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8131" port: "O" } sink { cell: "LUT__8132" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__8131" port: "O" } sink { cell: "LUT__8139" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__8139" port: "O" } sink { cell: "LUT__8140" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__8139" port: "O" } sink { cell: "LUT__8143" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__8155" port: "O" } sink { cell: "LUT__8158" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__8156" port: "O" } sink { cell: "LUT__8158" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8156" port: "O" } sink { cell: "LUT__8177" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__8157" port: "O" } sink { cell: "LUT__8158" port: "I[3]" } delay_max: 336 delay_min: 0  }
