// Seed: 1561341061
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_7 = 1;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_1 = id_1;
endmodule
module module_2 (
    input  tri1 id_0,
    output tri0 id_1
);
endmodule
module module_3 (
    output tri0 id_0,
    input wand id_1,
    output uwire id_2,
    output wor id_3,
    input wire id_4,
    output supply1 id_5
);
  id_7(
      1 - id_2
  );
  supply1 id_8;
  supply1 id_9;
  xor primCall (id_3, id_7, id_8, id_4);
  assign id_2 = 1;
  if (id_1) begin : LABEL_0
    assign id_9 = id_8 ? (id_8) : id_4;
    assign id_9 = (1);
  end
  module_2 modCall_1 (
      id_4,
      id_9
  );
  assign modCall_1.type_4 = 0;
  wire id_10;
endmodule
