// Seed: 744476594
module module_0;
  id_1 :
  assert property (@(id_1) id_1 - ~id_1)
  else;
endmodule
module module_1 #(
    parameter id_18 = 32'd36,
    parameter id_5  = 32'd11
) (
    input uwire id_0,
    output uwire id_1,
    output wor id_2,
    output tri id_3,
    input uwire id_4,
    input tri _id_5,
    input supply1 id_6,
    input wire id_7,
    input wire id_8,
    output tri1 id_9,
    output supply1 id_10,
    input tri1 id_11,
    input tri id_12,
    output wand id_13,
    input supply0 id_14,
    input wor id_15,
    output uwire id_16
);
  logic _id_18 = -1;
  wire id_19;
  logic [id_18 : id_5] id_20 = id_15;
  assign id_3 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_20 = id_0 - id_0;
endmodule
