Running: E:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/electrical engineering/computer Architecture/project/phase1/verilog code/CA_Project_Phase1/DataMemory_isim_beh.exe -prj D:/electrical engineering/computer Architecture/project/phase1/verilog code/CA_Project_Phase1/DataMemory_beh.prj work.DataMemory work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase1/verilog code/CA_Project_Phase1/DataMemory.v" into library work
Analyzing Verilog file "E:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module DataMemory
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\DataMemory_isim_beh.exe.sim\libPortability.dll".
Compiled 2 Verilog Units
Built simulation executable D:/electrical engineering/computer Architecture/project/phase1/verilog code/CA_Project_Phase1/DataMemory_isim_beh.exe
Fuse Memory Usage: 27400 KB
Fuse CPU Usage: 342 ms
