
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.04

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.52 source latency state_r[2]$_DFFE_PN0P_/CLK ^
  -0.53 target latency wdata[27]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: awaddr[12]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.17    0.61    0.81 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net280 (net)
                  0.17    0.00    0.81 ^ hold1/A (sky130_fd_sc_hd__buf_16)
   142    0.69    0.70    0.58    1.39 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.70    0.00    1.39 ^ awaddr[12]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.39   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.18    0.30    0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    0.30 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.22    0.52 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5_0_clk (net)
                  0.06    0.00    0.52 ^ awaddr[12]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.52   clock reconvergence pessimism
                          0.50    1.03   library removal time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: read_req (input port clocked by core_clock)
Endpoint: arvalid$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v read_req (in)
                                         read_req (net)
                  0.00    0.00    0.20 v input68/A (sky130_fd_sc_hd__clkbuf_1)
     3    0.01    0.08    0.11    0.31 v input68/X (sky130_fd_sc_hd__clkbuf_1)
                                         net69 (net)
                  0.08    0.00    0.31 v _251_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.08    0.12    0.44 ^ _251_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _154_ (net)
                  0.08    0.00    0.44 ^ _255_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.05    0.08    0.51 v _255_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _032_ (net)
                  0.05    0.00    0.51 v arvalid$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.51   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.18    0.30    0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    0.30 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.04    0.06    0.22    0.52 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2_0_clk (net)
                  0.06    0.00    0.52 ^ arvalid$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.52   clock reconvergence pessimism
                         -0.04    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state_r[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.17    0.61    0.81 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net280 (net)
                  0.17    0.00    0.81 ^ hold1/A (sky130_fd_sc_hd__buf_16)
   142    0.69    0.70    0.58    1.39 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.70    0.02    1.40 ^ state_r[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.40   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.18    0.30    0.30    5.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    5.30 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.03    0.06    0.22    5.52 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3_0_clk (net)
                  0.06    0.00    5.52 ^ state_r[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.52   clock reconvergence pessimism
                          0.02    5.54   library recovery time
                                  5.54   data required time
-----------------------------------------------------------------------------
                                  5.54   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  4.13   slack (MET)


Startpoint: state_r[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: awaddr[23]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.18    0.30    0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    0.30 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.04    0.06    0.22    0.52 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2_0_clk (net)
                  0.06    0.00    0.52 ^ state_r[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.00    0.04    0.35    0.88 v state_r[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state_r[0] (net)
                  0.04    0.00    0.88 v _207_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.17    1.05 v _207_/X (sky130_fd_sc_hd__buf_2)
                                         _142_ (net)
                  0.08    0.00    1.05 v _208_/C (sky130_fd_sc_hd__nor3_1)
     3    0.01    0.36    0.29    1.34 ^ _208_/Y (sky130_fd_sc_hd__nor3_1)
                                         _143_ (net)
                  0.36    0.00    1.34 ^ _256_/B (sky130_fd_sc_hd__and2_0)
     1    0.00    0.06    0.18    1.52 ^ _256_/X (sky130_fd_sc_hd__and2_0)
                                         _158_ (net)
                  0.06    0.00    1.52 ^ _257_/A (sky130_fd_sc_hd__clkbuf_2)
     5    0.02    0.12    0.17    1.68 ^ _257_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _159_ (net)
                  0.12    0.00    1.68 ^ _258_/A (sky130_fd_sc_hd__buf_6)
    10    0.06    0.12    0.18    1.87 ^ _258_/X (sky130_fd_sc_hd__buf_6)
                                         _160_ (net)
                  0.12    0.00    1.87 ^ _270_/A (sky130_fd_sc_hd__buf_6)
    10    0.05    0.10    0.17    2.03 ^ _270_/X (sky130_fd_sc_hd__buf_6)
                                         _162_ (net)
                  0.10    0.00    2.03 ^ _276_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    2.37 v _276_/X (sky130_fd_sc_hd__mux2_1)
                                         _048_ (net)
                  0.06    0.00    2.37 v awaddr[23]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.37   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.18    0.30    0.30    5.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    5.30 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.22    5.52 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15_0_clk (net)
                  0.06    0.00    5.52 ^ awaddr[23]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.52   clock reconvergence pessimism
                         -0.12    5.41   library setup time
                                  5.41   data required time
-----------------------------------------------------------------------------
                                  5.41   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  3.04   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state_r[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.17    0.61    0.81 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net280 (net)
                  0.17    0.00    0.81 ^ hold1/A (sky130_fd_sc_hd__buf_16)
   142    0.69    0.70    0.58    1.39 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.70    0.02    1.40 ^ state_r[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.40   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.18    0.30    0.30    5.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    5.30 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.03    0.06    0.22    5.52 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3_0_clk (net)
                  0.06    0.00    5.52 ^ state_r[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.52   clock reconvergence pessimism
                          0.02    5.54   library recovery time
                                  5.54   data required time
-----------------------------------------------------------------------------
                                  5.54   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  4.13   slack (MET)


Startpoint: state_r[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: awaddr[23]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.18    0.30    0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    0.30 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.04    0.06    0.22    0.52 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2_0_clk (net)
                  0.06    0.00    0.52 ^ state_r[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.00    0.04    0.35    0.88 v state_r[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state_r[0] (net)
                  0.04    0.00    0.88 v _207_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.17    1.05 v _207_/X (sky130_fd_sc_hd__buf_2)
                                         _142_ (net)
                  0.08    0.00    1.05 v _208_/C (sky130_fd_sc_hd__nor3_1)
     3    0.01    0.36    0.29    1.34 ^ _208_/Y (sky130_fd_sc_hd__nor3_1)
                                         _143_ (net)
                  0.36    0.00    1.34 ^ _256_/B (sky130_fd_sc_hd__and2_0)
     1    0.00    0.06    0.18    1.52 ^ _256_/X (sky130_fd_sc_hd__and2_0)
                                         _158_ (net)
                  0.06    0.00    1.52 ^ _257_/A (sky130_fd_sc_hd__clkbuf_2)
     5    0.02    0.12    0.17    1.68 ^ _257_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _159_ (net)
                  0.12    0.00    1.68 ^ _258_/A (sky130_fd_sc_hd__buf_6)
    10    0.06    0.12    0.18    1.87 ^ _258_/X (sky130_fd_sc_hd__buf_6)
                                         _160_ (net)
                  0.12    0.00    1.87 ^ _270_/A (sky130_fd_sc_hd__buf_6)
    10    0.05    0.10    0.17    2.03 ^ _270_/X (sky130_fd_sc_hd__buf_6)
                                         _162_ (net)
                  0.10    0.00    2.03 ^ _276_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    2.37 v _276_/X (sky130_fd_sc_hd__mux2_1)
                                         _048_ (net)
                  0.06    0.00    2.37 v awaddr[23]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.37   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.18    0.30    0.30    5.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    5.30 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.22    5.52 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15_0_clk (net)
                  0.06    0.00    5.52 ^ awaddr[23]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.52   clock reconvergence pessimism
                         -0.12    5.41   library setup time
                                  5.41   data required time
-----------------------------------------------------------------------------
                                  5.41   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  3.04   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.8031939268112183

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5355

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.040482234209775925

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.047616999596357346

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8502

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state_r[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: awaddr[23]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.22    0.52 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.52 ^ state_r[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.35    0.88 v state_r[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.17    1.05 v _207_/X (sky130_fd_sc_hd__buf_2)
   0.29    1.34 ^ _208_/Y (sky130_fd_sc_hd__nor3_1)
   0.18    1.52 ^ _256_/X (sky130_fd_sc_hd__and2_0)
   0.17    1.68 ^ _257_/X (sky130_fd_sc_hd__clkbuf_2)
   0.18    1.87 ^ _258_/X (sky130_fd_sc_hd__buf_6)
   0.17    2.03 ^ _270_/X (sky130_fd_sc_hd__buf_6)
   0.33    2.37 v _276_/X (sky130_fd_sc_hd__mux2_1)
   0.00    2.37 v awaddr[23]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.37   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.30    5.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.22    5.52 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.52 ^ awaddr[23]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.52   clock reconvergence pessimism
  -0.12    5.41   library setup time
           5.41   data required time
---------------------------------------------------------
           5.41   data required time
          -2.37   data arrival time
---------------------------------------------------------
           3.04   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: read_data[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.22    0.52 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.52 ^ read_data[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.33    0.85 ^ read_data[5]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.97 ^ _337_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.97 ^ read_data[5]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.97   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.22    0.52 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.52 ^ read_data[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.52   clock reconvergence pessimism
  -0.03    0.49   library hold time
           0.49   data required time
---------------------------------------------------------
           0.49   data required time
          -0.97   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.5175

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.5247

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.3675

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.0400

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
128.405491

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.15e-03   7.42e-08   1.96e-09   1.15e-03  44.1%
Combinational          9.80e-05   6.11e-05   2.05e-09   1.59e-04   6.1%
Clock                  8.11e-04   4.90e-04   2.92e-10   1.30e-03  49.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.06e-03   5.51e-04   4.29e-09   2.61e-03 100.0%
                          78.9%      21.1%       0.0%
