# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \src "dut.sv:1.1-8.10"
attribute \cells_not_processed 1
module \mux2
  attribute \src "dut.sv:2.11-2.12"
  wire input 1 \S
  attribute \src "dut.sv:3.11-3.12"
  wire input 2 \A
  attribute \src "dut.sv:3.13-3.14"
  wire input 3 \B
  attribute \src "dut.sv:4.16-4.17"
  wire output 4 \Y
  attribute \src "dut.sv:6.5-7.18"
  wire $0\Y[0:0]
  attribute \src "dut.sv:7.7-7.17"
  wire $ternary$dut.sv:7$2_Y
  attribute \src "dut.sv:7.7-7.17"
  cell $mux $ternary$dut.sv:7$2
    parameter \WIDTH 1
    connect \A \A
    connect \B \B
    connect \S \S
    connect \Y $ternary$dut.sv:7$2_Y
  end
  attribute \src "dut.sv:6.5-7.18"
  process $proc$dut.sv:6$1
    assign { } { }
    assign $0\Y[0:0] $ternary$dut.sv:7$2_Y
    sync always
      update \Y $0\Y[0:0]
  end
end
