# AHB-Lite-Master-Design
This repository contains a synthesizable **AMBA AHB-Lite Master** module written in Verilog along with a comprehensive **testbench**.   The design demonstrates a functional AHB-Lite master capable of performing **single** and **burst read/write** transfers, complete with handshake and response handling.
