Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Nov 15 15:47:25 2018
| Host         : DESKTOP-5KRUO71 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file m_main_timing_summary_routed.rpt -rpx m_main_timing_summary_routed.rpx
| Design       : m_main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 411 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.141        0.000                      0                 2890        0.050        0.000                      0                 2890        3.000        0.000                       0                   417  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
w_clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.144        0.000                      0                 2890        0.137        0.000                      0                 2890       12.000        0.000                       0                   413  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
w_clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.141        0.000                      0                 2890        0.137        0.000                      0                 2890       12.000        0.000                       0                   413  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.141        0.000                      0                 2890        0.050        0.000                      0                 2890  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.141        0.000                      0                 2890        0.050        0.000                      0                 2890  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { w_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.747ns  (logic 12.157ns (49.126%)  route 12.590ns (50.874%))
  Logic Levels:           43  (CARRY4=26 LUT2=1 LUT3=5 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 23.463 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.617    -0.923    m_7segcon/clk_out1
    SLICE_X43Y109        FDRE                                         r  m_7segcon/r_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  m_7segcon/r_val_reg[0]/Q
                         net (fo=189, routed)         0.914     0.447    m_7segcon/r_val[0]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.124     0.571 r  m_7segcon/r_in[2]_i_431/O
                         net (fo=3, routed)           0.632     1.202    m_7segcon/r_in[2]_i_431_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     1.598 r  m_7segcon/r_in_reg[2]_i_1062/CO[3]
                         net (fo=1, routed)           0.000     1.598    m_7segcon/r_in_reg[2]_i_1062_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.715 r  m_7segcon/r_in_reg[2]_i_872/CO[3]
                         net (fo=1, routed)           0.000     1.715    m_7segcon/r_in_reg[2]_i_872_n_0
    SLICE_X46Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.832 r  m_7segcon/r_in_reg[2]_i_648/CO[3]
                         net (fo=1, routed)           0.000     1.832    m_7segcon/r_in_reg[2]_i_648_n_0
    SLICE_X46Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.949 r  m_7segcon/r_in_reg[2]_i_594/CO[3]
                         net (fo=1, routed)           0.000     1.949    m_7segcon/r_in_reg[2]_i_594_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.066 r  m_7segcon/r_in_reg[2]_i_593/CO[3]
                         net (fo=1, routed)           0.000     2.066    m_7segcon/r_in_reg[2]_i_593_n_0
    SLICE_X46Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 f  m_7segcon/r_in_reg[2]_i_591/CO[3]
                         net (fo=24, routed)          1.498     3.681    m_7segcon/r_in_reg[2]_i_591_n_0
    SLICE_X48Y119        LUT3 (Prop_lut3_I0_O)        0.150     3.831 r  m_7segcon/r_in[2]_i_846/O
                         net (fo=43, routed)          0.915     4.746    m_7segcon/r_in[2]_i_846_n_0
    SLICE_X48Y115        LUT4 (Prop_lut4_I0_O)        0.332     5.078 r  m_7segcon/r_in[2]_i_962/O
                         net (fo=1, routed)           0.000     5.078    m_7segcon/r_in[2]_i_962_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.684 r  m_7segcon/r_in_reg[2]_i_737/O[3]
                         net (fo=2, routed)           0.588     6.272    m_7segcon/r_in_reg[2]_i_737_n_4
    SLICE_X51Y115        LUT3 (Prop_lut3_I0_O)        0.331     6.603 r  m_7segcon/r_in[2]_i_942/O
                         net (fo=2, routed)           0.594     7.197    m_7segcon/r_in[2]_i_942_n_0
    SLICE_X51Y116        LUT4 (Prop_lut4_I3_O)        0.332     7.529 r  m_7segcon/r_in[2]_i_946/O
                         net (fo=1, routed)           0.000     7.529    m_7segcon/r_in[2]_i_946_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.135 r  m_7segcon/r_in_reg[2]_i_729/O[3]
                         net (fo=10, routed)          0.754     8.889    m_7segcon/r_in_reg[2]_i_729_n_4
    SLICE_X52Y117        LUT2 (Prop_lut2_I0_O)        0.306     9.195 r  m_7segcon/r_in[2]_i_830/O
                         net (fo=1, routed)           0.000     9.195    m_7segcon/r_in[2]_i_830_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.745 r  m_7segcon/r_in_reg[2]_i_605/CO[3]
                         net (fo=1, routed)           0.000     9.745    m_7segcon/r_in_reg[2]_i_605_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.079 r  m_7segcon/r_in_reg[2]_i_390/O[1]
                         net (fo=3, routed)           0.654    10.732    m_7segcon/r_in_reg[2]_i_390_n_6
    SLICE_X53Y117        LUT3 (Prop_lut3_I1_O)        0.303    11.035 r  m_7segcon/r_in[2]_i_601/O
                         net (fo=1, routed)           0.000    11.035    m_7segcon/r_in[2]_i_601_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.436 r  m_7segcon/r_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    11.436    m_7segcon/r_in_reg[2]_i_389_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  m_7segcon/r_in_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000    11.550    m_7segcon/r_in_reg[2]_i_238_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  m_7segcon/r_in_reg[2]_i_139/CO[3]
                         net (fo=1, routed)           0.000    11.664    m_7segcon/r_in_reg[2]_i_139_n_0
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.892 r  m_7segcon/r_in_reg[2]_i_72/CO[2]
                         net (fo=63, routed)          0.615    12.508    m_7segcon/r_in_reg[2]_i_72_n_1
    SLICE_X53Y121        LUT4 (Prop_lut4_I1_O)        0.313    12.821 f  m_7segcon/r_in[2]_i_725/O
                         net (fo=31, routed)          0.867    13.688    m_7segcon/r_in1[7]
    SLICE_X55Y116        LUT6 (Prop_lut6_I0_O)        0.124    13.812 r  m_7segcon/r_in[2]_i_698/O
                         net (fo=2, routed)           0.486    14.298    m_7segcon/r_in[2]_i_698_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.824 r  m_7segcon/r_in_reg[2]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    14.824    m_7segcon/r_in_reg[2]_i_1083_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.938 r  m_7segcon/r_in_reg[2]_i_896/CO[3]
                         net (fo=1, routed)           0.000    14.938    m_7segcon/r_in_reg[2]_i_896_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.052 r  m_7segcon/r_in_reg[2]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.052    m_7segcon/r_in_reg[2]_i_664_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.166 r  m_7segcon/r_in_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000    15.166    m_7segcon/r_in_reg[2]_i_460_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.388 r  m_7segcon/r_in_reg[2]_i_718/O[0]
                         net (fo=3, routed)           0.504    15.892    m_7segcon/r_in_reg[2]_i_718_n_7
    SLICE_X53Y126        LUT5 (Prop_lut5_I0_O)        0.299    16.191 r  m_7segcon/r_in[2]_i_476/O
                         net (fo=1, routed)           0.505    16.696    m_7segcon/r_in[2]_i_476_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.203 r  m_7segcon/r_in_reg[2]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.203    m_7segcon/r_in_reg[2]_i_278_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.425 r  m_7segcon/r_in_reg[2]_i_286/O[0]
                         net (fo=2, routed)           0.482    17.907    m_7segcon_n_146
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.299    18.206 r  r_in[2]_i_276/O
                         net (fo=2, routed)           0.329    18.535    r_in[2]_i_276_n_0
    SLICE_X50Y127        LUT5 (Prop_lut5_I0_O)        0.124    18.659 r  r_in[2]_i_164/O
                         net (fo=2, routed)           0.494    19.153    r_in[2]_i_164_n_0
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.124    19.277 r  r_in[2]_i_168/O
                         net (fo=1, routed)           0.000    19.277    m_7segcon/r_val_reg[18]_7[3]
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.653 r  m_7segcon/r_in_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.009    19.662    m_7segcon/r_in_reg[2]_i_77_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.881 r  m_7segcon/r_in_reg[2]_i_159/O[0]
                         net (fo=2, routed)           0.491    20.372    m_7segcon_n_151
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.091 r  r_in_reg[2]_i_76/O[1]
                         net (fo=1, routed)           0.447    21.538    m_7segcon/r_val_reg[19]_63[1]
    SLICE_X48Y124        LUT5 (Prop_lut5_I4_O)        0.303    21.841 r  m_7segcon/r_in[2]_i_36/O
                         net (fo=1, routed)           0.000    21.841    m_7segcon/r_in[2]_i_36_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.242 r  m_7segcon/r_in_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.009    22.251    m_7segcon/r_in_reg[2]_i_12_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.473 r  m_7segcon/r_in_reg[2]_i_13/O[0]
                         net (fo=5, routed)           0.341    22.815    m_7segcon/r_in_reg[2]_i_13_n_7
    SLICE_X45Y125        LUT6 (Prop_lut6_I5_O)        0.299    23.114 r  m_7segcon/r_in[3]_i_16/O
                         net (fo=1, routed)           0.300    23.414    m_7segcon/r_in[3]_i_16_n_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I5_O)        0.124    23.538 r  m_7segcon/r_in[3]_i_3/O
                         net (fo=1, routed)           0.162    23.699    m_7segcon/r_in[3]_i_3_n_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I1_O)        0.124    23.823 r  m_7segcon/r_in[3]_i_1/O
                         net (fo=1, routed)           0.000    23.823    m_7segcon/p_0_out[3]
    SLICE_X44Y126        FDRE                                         r  m_7segcon/r_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.484    23.463    m_7segcon/clk_out1
    SLICE_X44Y126        FDRE                                         r  m_7segcon/r_in_reg[3]/C
                         clock pessimism              0.560    24.023    
                         clock uncertainty           -0.085    23.938    
    SLICE_X44Y126        FDRE (Setup_fdre_C_D)        0.029    23.967    m_7segcon/r_in_reg[3]
  -------------------------------------------------------------------
                         required time                         23.967    
                         arrival time                         -23.823    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.622ns  (logic 12.033ns (48.871%)  route 12.589ns (51.129%))
  Logic Levels:           42  (CARRY4=26 LUT2=1 LUT3=5 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 23.461 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.617    -0.923    m_7segcon/clk_out1
    SLICE_X43Y109        FDRE                                         r  m_7segcon/r_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  m_7segcon/r_val_reg[0]/Q
                         net (fo=189, routed)         0.914     0.447    m_7segcon/r_val[0]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.124     0.571 r  m_7segcon/r_in[2]_i_431/O
                         net (fo=3, routed)           0.632     1.202    m_7segcon/r_in[2]_i_431_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     1.598 r  m_7segcon/r_in_reg[2]_i_1062/CO[3]
                         net (fo=1, routed)           0.000     1.598    m_7segcon/r_in_reg[2]_i_1062_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.715 r  m_7segcon/r_in_reg[2]_i_872/CO[3]
                         net (fo=1, routed)           0.000     1.715    m_7segcon/r_in_reg[2]_i_872_n_0
    SLICE_X46Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.832 r  m_7segcon/r_in_reg[2]_i_648/CO[3]
                         net (fo=1, routed)           0.000     1.832    m_7segcon/r_in_reg[2]_i_648_n_0
    SLICE_X46Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.949 r  m_7segcon/r_in_reg[2]_i_594/CO[3]
                         net (fo=1, routed)           0.000     1.949    m_7segcon/r_in_reg[2]_i_594_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.066 r  m_7segcon/r_in_reg[2]_i_593/CO[3]
                         net (fo=1, routed)           0.000     2.066    m_7segcon/r_in_reg[2]_i_593_n_0
    SLICE_X46Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 f  m_7segcon/r_in_reg[2]_i_591/CO[3]
                         net (fo=24, routed)          1.498     3.681    m_7segcon/r_in_reg[2]_i_591_n_0
    SLICE_X48Y119        LUT3 (Prop_lut3_I0_O)        0.150     3.831 r  m_7segcon/r_in[2]_i_846/O
                         net (fo=43, routed)          0.915     4.746    m_7segcon/r_in[2]_i_846_n_0
    SLICE_X48Y115        LUT4 (Prop_lut4_I0_O)        0.332     5.078 r  m_7segcon/r_in[2]_i_962/O
                         net (fo=1, routed)           0.000     5.078    m_7segcon/r_in[2]_i_962_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.684 r  m_7segcon/r_in_reg[2]_i_737/O[3]
                         net (fo=2, routed)           0.588     6.272    m_7segcon/r_in_reg[2]_i_737_n_4
    SLICE_X51Y115        LUT3 (Prop_lut3_I0_O)        0.331     6.603 r  m_7segcon/r_in[2]_i_942/O
                         net (fo=2, routed)           0.594     7.197    m_7segcon/r_in[2]_i_942_n_0
    SLICE_X51Y116        LUT4 (Prop_lut4_I3_O)        0.332     7.529 r  m_7segcon/r_in[2]_i_946/O
                         net (fo=1, routed)           0.000     7.529    m_7segcon/r_in[2]_i_946_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.135 r  m_7segcon/r_in_reg[2]_i_729/O[3]
                         net (fo=10, routed)          0.754     8.889    m_7segcon/r_in_reg[2]_i_729_n_4
    SLICE_X52Y117        LUT2 (Prop_lut2_I0_O)        0.306     9.195 r  m_7segcon/r_in[2]_i_830/O
                         net (fo=1, routed)           0.000     9.195    m_7segcon/r_in[2]_i_830_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.745 r  m_7segcon/r_in_reg[2]_i_605/CO[3]
                         net (fo=1, routed)           0.000     9.745    m_7segcon/r_in_reg[2]_i_605_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.079 r  m_7segcon/r_in_reg[2]_i_390/O[1]
                         net (fo=3, routed)           0.654    10.732    m_7segcon/r_in_reg[2]_i_390_n_6
    SLICE_X53Y117        LUT3 (Prop_lut3_I1_O)        0.303    11.035 r  m_7segcon/r_in[2]_i_601/O
                         net (fo=1, routed)           0.000    11.035    m_7segcon/r_in[2]_i_601_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.436 r  m_7segcon/r_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    11.436    m_7segcon/r_in_reg[2]_i_389_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  m_7segcon/r_in_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000    11.550    m_7segcon/r_in_reg[2]_i_238_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  m_7segcon/r_in_reg[2]_i_139/CO[3]
                         net (fo=1, routed)           0.000    11.664    m_7segcon/r_in_reg[2]_i_139_n_0
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.892 r  m_7segcon/r_in_reg[2]_i_72/CO[2]
                         net (fo=63, routed)          0.615    12.508    m_7segcon/r_in_reg[2]_i_72_n_1
    SLICE_X53Y121        LUT4 (Prop_lut4_I1_O)        0.313    12.821 f  m_7segcon/r_in[2]_i_725/O
                         net (fo=31, routed)          0.867    13.688    m_7segcon/r_in1[7]
    SLICE_X55Y116        LUT6 (Prop_lut6_I0_O)        0.124    13.812 r  m_7segcon/r_in[2]_i_698/O
                         net (fo=2, routed)           0.486    14.298    m_7segcon/r_in[2]_i_698_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.824 r  m_7segcon/r_in_reg[2]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    14.824    m_7segcon/r_in_reg[2]_i_1083_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.938 r  m_7segcon/r_in_reg[2]_i_896/CO[3]
                         net (fo=1, routed)           0.000    14.938    m_7segcon/r_in_reg[2]_i_896_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.052 r  m_7segcon/r_in_reg[2]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.052    m_7segcon/r_in_reg[2]_i_664_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.166 r  m_7segcon/r_in_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000    15.166    m_7segcon/r_in_reg[2]_i_460_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.388 r  m_7segcon/r_in_reg[2]_i_718/O[0]
                         net (fo=3, routed)           0.504    15.892    m_7segcon/r_in_reg[2]_i_718_n_7
    SLICE_X53Y126        LUT5 (Prop_lut5_I0_O)        0.299    16.191 r  m_7segcon/r_in[2]_i_476/O
                         net (fo=1, routed)           0.505    16.696    m_7segcon/r_in[2]_i_476_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.203 r  m_7segcon/r_in_reg[2]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.203    m_7segcon/r_in_reg[2]_i_278_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.425 r  m_7segcon/r_in_reg[2]_i_286/O[0]
                         net (fo=2, routed)           0.482    17.907    m_7segcon_n_146
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.299    18.206 r  r_in[2]_i_276/O
                         net (fo=2, routed)           0.329    18.535    r_in[2]_i_276_n_0
    SLICE_X50Y127        LUT5 (Prop_lut5_I0_O)        0.124    18.659 r  r_in[2]_i_164/O
                         net (fo=2, routed)           0.494    19.153    r_in[2]_i_164_n_0
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.124    19.277 r  r_in[2]_i_168/O
                         net (fo=1, routed)           0.000    19.277    m_7segcon/r_val_reg[18]_7[3]
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.653 r  m_7segcon/r_in_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.009    19.662    m_7segcon/r_in_reg[2]_i_77_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.881 r  m_7segcon/r_in_reg[2]_i_159/O[0]
                         net (fo=2, routed)           0.491    20.372    m_7segcon_n_151
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.091 r  r_in_reg[2]_i_76/O[1]
                         net (fo=1, routed)           0.447    21.538    m_7segcon/r_val_reg[19]_63[1]
    SLICE_X48Y124        LUT5 (Prop_lut5_I4_O)        0.303    21.841 r  m_7segcon/r_in[2]_i_36/O
                         net (fo=1, routed)           0.000    21.841    m_7segcon/r_in[2]_i_36_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.242 r  m_7segcon/r_in_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.009    22.251    m_7segcon/r_in_reg[2]_i_12_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.473 f  m_7segcon/r_in_reg[2]_i_13/O[0]
                         net (fo=5, routed)           0.505    22.978    m_7segcon/r_in_reg[2]_i_13_n_7
    SLICE_X47Y125        LUT5 (Prop_lut5_I1_O)        0.299    23.277 f  m_7segcon/r_in[1]_i_4/O
                         net (fo=1, routed)           0.298    23.575    m_7segcon/r_in[1]_i_4_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I2_O)        0.124    23.699 r  m_7segcon/r_in[1]_i_1/O
                         net (fo=1, routed)           0.000    23.699    m_7segcon/p_0_out[1]
    SLICE_X45Y125        FDRE                                         r  m_7segcon/r_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.482    23.461    m_7segcon/clk_out1
    SLICE_X45Y125        FDRE                                         r  m_7segcon/r_in_reg[1]/C
                         clock pessimism              0.560    24.021    
                         clock uncertainty           -0.085    23.936    
    SLICE_X45Y125        FDRE (Setup_fdre_C_D)        0.031    23.967    m_7segcon/r_in_reg[1]
  -------------------------------------------------------------------
                         required time                         23.967    
                         arrival time                         -23.699    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.566ns  (logic 12.033ns (48.982%)  route 12.533ns (51.018%))
  Logic Levels:           42  (CARRY4=26 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 23.463 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.617    -0.923    m_7segcon/clk_out1
    SLICE_X43Y109        FDRE                                         r  m_7segcon/r_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  m_7segcon/r_val_reg[0]/Q
                         net (fo=189, routed)         0.914     0.447    m_7segcon/r_val[0]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.124     0.571 r  m_7segcon/r_in[2]_i_431/O
                         net (fo=3, routed)           0.632     1.202    m_7segcon/r_in[2]_i_431_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     1.598 r  m_7segcon/r_in_reg[2]_i_1062/CO[3]
                         net (fo=1, routed)           0.000     1.598    m_7segcon/r_in_reg[2]_i_1062_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.715 r  m_7segcon/r_in_reg[2]_i_872/CO[3]
                         net (fo=1, routed)           0.000     1.715    m_7segcon/r_in_reg[2]_i_872_n_0
    SLICE_X46Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.832 r  m_7segcon/r_in_reg[2]_i_648/CO[3]
                         net (fo=1, routed)           0.000     1.832    m_7segcon/r_in_reg[2]_i_648_n_0
    SLICE_X46Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.949 r  m_7segcon/r_in_reg[2]_i_594/CO[3]
                         net (fo=1, routed)           0.000     1.949    m_7segcon/r_in_reg[2]_i_594_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.066 r  m_7segcon/r_in_reg[2]_i_593/CO[3]
                         net (fo=1, routed)           0.000     2.066    m_7segcon/r_in_reg[2]_i_593_n_0
    SLICE_X46Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 f  m_7segcon/r_in_reg[2]_i_591/CO[3]
                         net (fo=24, routed)          1.498     3.681    m_7segcon/r_in_reg[2]_i_591_n_0
    SLICE_X48Y119        LUT3 (Prop_lut3_I0_O)        0.150     3.831 r  m_7segcon/r_in[2]_i_846/O
                         net (fo=43, routed)          0.915     4.746    m_7segcon/r_in[2]_i_846_n_0
    SLICE_X48Y115        LUT4 (Prop_lut4_I0_O)        0.332     5.078 r  m_7segcon/r_in[2]_i_962/O
                         net (fo=1, routed)           0.000     5.078    m_7segcon/r_in[2]_i_962_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.684 r  m_7segcon/r_in_reg[2]_i_737/O[3]
                         net (fo=2, routed)           0.588     6.272    m_7segcon/r_in_reg[2]_i_737_n_4
    SLICE_X51Y115        LUT3 (Prop_lut3_I0_O)        0.331     6.603 r  m_7segcon/r_in[2]_i_942/O
                         net (fo=2, routed)           0.594     7.197    m_7segcon/r_in[2]_i_942_n_0
    SLICE_X51Y116        LUT4 (Prop_lut4_I3_O)        0.332     7.529 r  m_7segcon/r_in[2]_i_946/O
                         net (fo=1, routed)           0.000     7.529    m_7segcon/r_in[2]_i_946_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.135 r  m_7segcon/r_in_reg[2]_i_729/O[3]
                         net (fo=10, routed)          0.754     8.889    m_7segcon/r_in_reg[2]_i_729_n_4
    SLICE_X52Y117        LUT2 (Prop_lut2_I0_O)        0.306     9.195 r  m_7segcon/r_in[2]_i_830/O
                         net (fo=1, routed)           0.000     9.195    m_7segcon/r_in[2]_i_830_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.745 r  m_7segcon/r_in_reg[2]_i_605/CO[3]
                         net (fo=1, routed)           0.000     9.745    m_7segcon/r_in_reg[2]_i_605_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.079 r  m_7segcon/r_in_reg[2]_i_390/O[1]
                         net (fo=3, routed)           0.654    10.732    m_7segcon/r_in_reg[2]_i_390_n_6
    SLICE_X53Y117        LUT3 (Prop_lut3_I1_O)        0.303    11.035 r  m_7segcon/r_in[2]_i_601/O
                         net (fo=1, routed)           0.000    11.035    m_7segcon/r_in[2]_i_601_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.436 r  m_7segcon/r_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    11.436    m_7segcon/r_in_reg[2]_i_389_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  m_7segcon/r_in_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000    11.550    m_7segcon/r_in_reg[2]_i_238_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  m_7segcon/r_in_reg[2]_i_139/CO[3]
                         net (fo=1, routed)           0.000    11.664    m_7segcon/r_in_reg[2]_i_139_n_0
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.892 r  m_7segcon/r_in_reg[2]_i_72/CO[2]
                         net (fo=63, routed)          0.615    12.508    m_7segcon/r_in_reg[2]_i_72_n_1
    SLICE_X53Y121        LUT4 (Prop_lut4_I1_O)        0.313    12.821 f  m_7segcon/r_in[2]_i_725/O
                         net (fo=31, routed)          0.867    13.688    m_7segcon/r_in1[7]
    SLICE_X55Y116        LUT6 (Prop_lut6_I0_O)        0.124    13.812 r  m_7segcon/r_in[2]_i_698/O
                         net (fo=2, routed)           0.486    14.298    m_7segcon/r_in[2]_i_698_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.824 r  m_7segcon/r_in_reg[2]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    14.824    m_7segcon/r_in_reg[2]_i_1083_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.938 r  m_7segcon/r_in_reg[2]_i_896/CO[3]
                         net (fo=1, routed)           0.000    14.938    m_7segcon/r_in_reg[2]_i_896_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.052 r  m_7segcon/r_in_reg[2]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.052    m_7segcon/r_in_reg[2]_i_664_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.166 r  m_7segcon/r_in_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000    15.166    m_7segcon/r_in_reg[2]_i_460_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.388 r  m_7segcon/r_in_reg[2]_i_718/O[0]
                         net (fo=3, routed)           0.504    15.892    m_7segcon/r_in_reg[2]_i_718_n_7
    SLICE_X53Y126        LUT5 (Prop_lut5_I0_O)        0.299    16.191 r  m_7segcon/r_in[2]_i_476/O
                         net (fo=1, routed)           0.505    16.696    m_7segcon/r_in[2]_i_476_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.203 r  m_7segcon/r_in_reg[2]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.203    m_7segcon/r_in_reg[2]_i_278_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.425 r  m_7segcon/r_in_reg[2]_i_286/O[0]
                         net (fo=2, routed)           0.482    17.907    m_7segcon_n_146
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.299    18.206 r  r_in[2]_i_276/O
                         net (fo=2, routed)           0.329    18.535    r_in[2]_i_276_n_0
    SLICE_X50Y127        LUT5 (Prop_lut5_I0_O)        0.124    18.659 r  r_in[2]_i_164/O
                         net (fo=2, routed)           0.494    19.153    r_in[2]_i_164_n_0
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.124    19.277 r  r_in[2]_i_168/O
                         net (fo=1, routed)           0.000    19.277    m_7segcon/r_val_reg[18]_7[3]
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.653 r  m_7segcon/r_in_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.009    19.662    m_7segcon/r_in_reg[2]_i_77_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.881 r  m_7segcon/r_in_reg[2]_i_159/O[0]
                         net (fo=2, routed)           0.491    20.372    m_7segcon_n_151
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.091 r  r_in_reg[2]_i_76/O[1]
                         net (fo=1, routed)           0.447    21.538    m_7segcon/r_val_reg[19]_63[1]
    SLICE_X48Y124        LUT5 (Prop_lut5_I4_O)        0.303    21.841 r  m_7segcon/r_in[2]_i_36/O
                         net (fo=1, routed)           0.000    21.841    m_7segcon/r_in[2]_i_36_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.242 r  m_7segcon/r_in_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.009    22.251    m_7segcon/r_in_reg[2]_i_12_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.473 f  m_7segcon/r_in_reg[2]_i_13/O[0]
                         net (fo=5, routed)           0.344    22.818    m_7segcon/r_in_reg[2]_i_13_n_7
    SLICE_X45Y125        LUT4 (Prop_lut4_I2_O)        0.299    23.117 f  m_7segcon/r_in[2]_i_3/O
                         net (fo=1, routed)           0.402    23.519    m_7segcon/r_in[2]_i_3_n_0
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    23.643 r  m_7segcon/r_in[2]_i_1/O
                         net (fo=1, routed)           0.000    23.643    m_7segcon/p_0_out[2]
    SLICE_X45Y126        FDRE                                         r  m_7segcon/r_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.484    23.463    m_7segcon/clk_out1
    SLICE_X45Y126        FDRE                                         r  m_7segcon/r_in_reg[2]/C
                         clock pessimism              0.560    24.023    
                         clock uncertainty           -0.085    23.938    
    SLICE_X45Y126        FDRE (Setup_fdre_C_D)        0.029    23.967    m_7segcon/r_in_reg[2]
  -------------------------------------------------------------------
                         required time                         23.967    
                         arrival time                         -23.643    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.879ns  (logic 7.421ns (41.508%)  route 10.458ns (58.492%))
  Logic Levels:           25  (CARRY4=14 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 23.464 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.621    -0.919    m_7segcon/clk_out1
    SLICE_X34Y111        FDRE                                         r  m_7segcon/r_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  m_7segcon/r_val_reg[7]/Q
                         net (fo=117, routed)         1.885     1.484    m_7segcon/r_val[7]
    SLICE_X45Y120        LUT3 (Prop_lut3_I1_O)        0.152     1.636 r  m_7segcon/r_in[0]_i_685/O
                         net (fo=2, routed)           0.870     2.506    m_7segcon/r_in[0]_i_685_n_0
    SLICE_X45Y120        LUT4 (Prop_lut4_I3_O)        0.326     2.832 r  m_7segcon/r_in[0]_i_689/O
                         net (fo=1, routed)           0.000     2.832    m_7segcon/r_in[0]_i_689_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.382 r  m_7segcon/r_in_reg[0]_i_619/CO[3]
                         net (fo=1, routed)           0.000     3.382    m_7segcon/r_in_reg[0]_i_619_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.716 r  m_7segcon/r_in_reg[0]_i_509/O[1]
                         net (fo=3, routed)           0.604     4.320    m_7segcon_n_385
    SLICE_X47Y121        LUT3 (Prop_lut3_I0_O)        0.303     4.623 r  r_in[0]_i_387/O
                         net (fo=1, routed)           0.502     5.125    m_7segcon/r_val_reg[8]_3[0]
    SLICE_X46Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.675 r  m_7segcon/r_in_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.675    m_7segcon/r_in_reg[0]_i_264_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.792 r  m_7segcon/r_in_reg[0]_i_155/CO[3]
                         net (fo=1, routed)           0.000     5.792    m_7segcon/r_in_reg[0]_i_155_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  m_7segcon/r_in_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.909    m_7segcon/r_in_reg[0]_i_76_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  m_7segcon/r_in_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.009     6.035    m_7segcon/r_in_reg[0]_i_28_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.350 r  m_7segcon/r_in_reg[0]_i_9/O[3]
                         net (fo=24, routed)          1.576     7.926    m_7segcon_n_435
    SLICE_X50Y127        LUT3 (Prop_lut3_I2_O)        0.307     8.233 r  r_in[3]_i_1735/O
                         net (fo=1, routed)           0.496     8.729    r_in[3]_i_1735_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.127 r  r_in_reg[3]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.127    r_in_reg[3]_i_1394_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  r_in_reg[3]_i_979/CO[3]
                         net (fo=1, routed)           0.000     9.241    r_in_reg[3]_i_979_n_0
    SLICE_X49Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.463 r  r_in_reg[3]_i_590/O[0]
                         net (fo=4, routed)           0.834    10.297    r_in_reg[3]_i_590_n_7
    SLICE_X47Y128        LUT3 (Prop_lut3_I0_O)        0.299    10.596 r  r_in[3]_i_978/O
                         net (fo=2, routed)           0.682    11.278    r_in[3]_i_978_n_0
    SLICE_X47Y128        LUT5 (Prop_lut5_I4_O)        0.124    11.402 r  r_in[3]_i_579/O
                         net (fo=2, routed)           0.574    11.976    r_in[3]_i_579_n_0
    SLICE_X48Y128        LUT6 (Prop_lut6_I0_O)        0.124    12.100 r  r_in[3]_i_583/O
                         net (fo=1, routed)           0.000    12.100    r_in[3]_i_583_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.501 r  r_in_reg[3]_i_347/CO[3]
                         net (fo=1, routed)           0.000    12.501    r_in_reg[3]_i_347_n_0
    SLICE_X48Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.814 r  r_in_reg[3]_i_181/O[3]
                         net (fo=3, routed)           0.940    13.753    r_in_reg[3]_i_181_n_4
    SLICE_X51Y130        LUT2 (Prop_lut2_I0_O)        0.306    14.059 r  r_in[3]_i_197/O
                         net (fo=1, routed)           0.000    14.059    m_7segcon/r_val_reg[19]_30[0]
    SLICE_X51Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.591 r  m_7segcon/r_in_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    14.591    m_7segcon/r_in_reg[3]_i_95_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.819 r  m_7segcon/r_in_reg[3]_i_33/CO[2]
                         net (fo=4, routed)           0.490    15.309    m_7segcon/r_in_reg[3]_i_33_n_1
    SLICE_X45Y131        LUT6 (Prop_lut6_I3_O)        0.313    15.622 r  m_7segcon/r_in[0]_i_5/O
                         net (fo=1, routed)           0.997    16.618    m_7segcon/r_in[0]_i_5_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.124    16.742 r  m_7segcon/r_in[0]_i_3/O
                         net (fo=1, routed)           0.000    16.742    m_7segcon/r_in[0]_i_3_n_0
    SLICE_X43Y127        MUXF7 (Prop_muxf7_I1_O)      0.217    16.959 r  m_7segcon/r_in_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    16.959    m_7segcon/p_0_out[0]
    SLICE_X43Y127        FDRE                                         r  m_7segcon/r_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.485    23.464    m_7segcon/clk_out1
    SLICE_X43Y127        FDRE                                         r  m_7segcon/r_in_reg[0]/C
                         clock pessimism              0.560    24.024    
                         clock uncertainty           -0.085    23.939    
    SLICE_X43Y127        FDRE (Setup_fdre_C_D)        0.064    24.003    m_7segcon/r_in_reg[0]
  -------------------------------------------------------------------
                         required time                         24.003    
                         arrival time                         -16.959    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             11.987ns  (required time - arrival time)
  Source:                 vram_read/memory_array_reg_4_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.616ns  (logic 3.917ns (31.048%)  route 8.699ns (68.952%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 23.556 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.858    -0.682    vram_read/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  vram_read/memory_array_reg_4_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.190 r  vram_read/memory_array_reg_4_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.255    vram_read/memory_array_reg_4_4_n_19
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.680 f  vram_read/memory_array_reg_5_4/DOADO[0]
                         net (fo=1, routed)           2.582     5.263    vram_read/memory_array_reg_5_4_n_52
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.387 f  vram_read/r_rgb[11]_i_22/O
                         net (fo=1, routed)           2.214     7.600    vram_read/r_rgb[11]_i_22_n_0
    SLICE_X12Y109        LUT6 (Prop_lut6_I4_O)        0.124     7.724 f  vram_read/r_rgb[11]_i_15/O
                         net (fo=1, routed)           2.110     9.834    vram_read/w_vram_data_out[4]
    SLICE_X62Y108        LUT6 (Prop_lut6_I5_O)        0.124     9.958 r  vram_read/r_rgb[11]_i_3/O
                         net (fo=6, routed)           0.603    10.561    vram_read/r_rgb[11]_i_3_n_0
    SLICE_X73Y108        LUT6 (Prop_lut6_I2_O)        0.124    10.685 r  vram_read/r_rgb[9]_i_2/O
                         net (fo=3, routed)           0.487    11.172    vram_read/r_rgb[9]_i_2_n_0
    SLICE_X73Y108        LUT3 (Prop_lut3_I2_O)        0.124    11.296 r  vram_read/r_rgb[9]_i_1/O
                         net (fo=1, routed)           0.637    11.934    vram_read_n_2
    SLICE_X76Y112        FDRE                                         r  r_rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.577    23.556    clk
    SLICE_X76Y112        FDRE                                         r  r_rgb_reg[9]/C
                         clock pessimism              0.480    24.037    
                         clock uncertainty           -0.085    23.952    
    SLICE_X76Y112        FDRE (Setup_fdre_C_D)       -0.031    23.921    r_rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         23.921    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                 11.987    

Slack (MET) :             12.040ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.393ns  (logic 6.086ns (49.107%)  route 6.307ns (50.893%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.763 r  frame/address0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.763    frame/address0_carry__1_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.086 r  frame/address0_carry__2/O[1]
                         net (fo=1, routed)           0.299     9.385    frame/vram_read/address0[13]
    SLICE_X60Y96         LUT5 (Prop_lut5_I0_O)        0.306     9.691 r  frame/vram_read/memory_array_reg_0_0_i_2__0/O
                         net (fo=2, routed)           1.787    11.478    frame/vram_read/address[13]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.085    24.084    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.518    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.518    
                         arrival time                         -11.478    
  -------------------------------------------------------------------
                         slack                                 12.040    

Slack (MET) :             12.143ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.290ns  (logic 5.962ns (48.509%)  route 6.328ns (51.491%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.961 r  frame/address0_carry__1/O[3]
                         net (fo=1, routed)           0.801     9.761    frame/vram_read/address0[11]
    SLICE_X59Y94         LUT5 (Prop_lut5_I0_O)        0.307    10.068 r  frame/vram_read/memory_array_reg_0_0_i_4/O
                         net (fo=2, routed)           1.306    11.375    frame/vram_read/address[11]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.085    24.084    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    23.518    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.518    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                 12.143    

Slack (MET) :             12.202ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.232ns  (logic 5.997ns (49.027%)  route 6.235ns (50.973%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.763 r  frame/address0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.763    frame/address0_carry__1_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.002 r  frame/address0_carry__2/O[2]
                         net (fo=1, routed)           0.303     9.304    frame/vram_read/address0[14]
    SLICE_X60Y96         LUT5 (Prop_lut5_I0_O)        0.301     9.605 r  frame/vram_read/memory_array_reg_0_0_i_1__0/O
                         net (fo=2, routed)           1.711    11.316    frame/vram_read/address[14]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.085    24.084    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    23.518    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.518    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                 12.202    

Slack (MET) :             12.218ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.216ns  (logic 5.880ns (48.134%)  route 6.336ns (51.866%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.885 r  frame/address0_carry__1/O[2]
                         net (fo=1, routed)           0.801     9.685    frame/vram_read/address0[10]
    SLICE_X59Y94         LUT5 (Prop_lut5_I0_O)        0.301     9.986 r  frame/vram_read/memory_array_reg_0_0_i_5/O
                         net (fo=2, routed)           1.314    11.300    frame/vram_read/address[10]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.085    24.084    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.518    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.518    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                 12.218    

Slack (MET) :             12.251ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.183ns  (logic 5.969ns (48.994%)  route 6.214ns (51.006%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.969 r  frame/address0_carry__1/O[1]
                         net (fo=1, routed)           0.645     9.614    frame/vram_read/address0[9]
    SLICE_X59Y94         LUT5 (Prop_lut5_I0_O)        0.306     9.920 r  frame/vram_read/memory_array_reg_0_0_i_6/O
                         net (fo=2, routed)           1.348    11.268    frame/vram_read/address[9]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.085    24.084    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    23.518    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.518    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                 12.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 r_frame_height_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_frame_height_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.371ns (69.307%)  route 0.164ns (30.693%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.565    -0.599    clk
    SLICE_X54Y99         FDRE                                         r  r_frame_height_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  r_frame_height_reg[7]/Q
                         net (fo=11, routed)          0.164    -0.272    r_score3[8]
    SLICE_X54Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.227 r  r_frame_height[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    rand_height/S[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.118 r  rand_height/r_frame_height_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    rand_height/r_frame_height_reg[7]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.064 r  rand_height/r_frame_height_reg[10]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.064    r_frame_height00_out[8]
    SLICE_X54Y100        FDSE                                         r  r_frame_height_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.828    -0.844    clk
    SLICE_X54Y100        FDSE                                         r  r_frame_height_reg[8]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDSE (Hold_fdse_C_D)         0.134    -0.201    r_frame_height_reg[8]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rand_width/r_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rand_width/r_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.730%)  route 0.103ns (42.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.566    -0.598    rand_width/clk_out1
    SLICE_X57Y98         FDRE                                         r  rand_width/r_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  rand_width/r_out_reg[0]/Q
                         net (fo=2, routed)           0.103    -0.354    rand_width/r_out_reg_n_0_[0]
    SLICE_X56Y98         FDRE                                         r  rand_width/r_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.836    -0.837    rand_width/clk_out1
    SLICE_X56Y98         FDRE                                         r  rand_width/r_out_reg[1]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.085    -0.500    rand_width/r_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 r_frame_height_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_frame_height_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.384ns (70.035%)  route 0.164ns (29.965%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.565    -0.599    clk
    SLICE_X54Y99         FDRE                                         r  r_frame_height_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  r_frame_height_reg[7]/Q
                         net (fo=11, routed)          0.164    -0.272    r_score3[8]
    SLICE_X54Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.227 r  r_frame_height[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    rand_height/S[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.118 r  rand_height/r_frame_height_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    rand_height/r_frame_height_reg[7]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.051 r  rand_height/r_frame_height_reg[10]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.051    r_frame_height00_out[10]
    SLICE_X54Y100        FDRE                                         r  r_frame_height_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.828    -0.844    clk
    SLICE_X54Y100        FDRE                                         r  r_frame_height_reg[10]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    r_frame_height_reg[10]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 r_rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.590    -0.574    clk
    SLICE_X74Y108        FDRE                                         r  r_rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  r_rgb_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.354    p_0_in[3]
    SLICE_X74Y108        FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.863    -0.810    clk
    SLICE_X74Y108        FDRE                                         r  vga_red_reg[3]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X74Y108        FDRE (Hold_fdre_C_D)         0.060    -0.514    vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rand_width/r_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rand_width/r_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.771%)  route 0.063ns (23.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.566    -0.598    rand_width/clk_out1
    SLICE_X56Y98         FDRE                                         r  rand_width/r_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  rand_width/r_out_reg[3]/Q
                         net (fo=2, routed)           0.063    -0.371    rand_width/r_out_reg_n_0_[3]
    SLICE_X57Y98         LUT2 (Prop_lut2_I0_O)        0.045    -0.326 r  rand_width/r_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.326    rand_width/r_out[0]_i_1__0_n_0
    SLICE_X57Y98         FDRE                                         r  rand_width/r_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.836    -0.837    rand_width/clk_out1
    SLICE_X57Y98         FDRE                                         r  rand_width/r_out_reg[0]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X57Y98         FDRE (Hold_fdre_C_D)         0.091    -0.494    rand_width/r_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 r_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.394ns (73.046%)  route 0.145ns (26.954%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.569    -0.595    clk
    SLICE_X64Y98         FDRE                                         r  r_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  r_cnt_reg[10]/Q
                         net (fo=3, routed)           0.145    -0.310    r_cnt_reg[10]
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.150 r  r_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.150    r_cnt_reg[8]_i_1__0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.111 r  r_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.110    r_cnt_reg[12]_i_1__0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.056 r  r_cnt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.056    r_cnt_reg[16]_i_1__0_n_7
    SLICE_X64Y100        FDRE                                         r  r_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.835    -0.838    clk
    SLICE_X64Y100        FDRE                                         r  r_cnt_reg[16]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    r_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 r_tcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_tcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.371ns (65.239%)  route 0.198ns (34.761%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.567    -0.597    clk
    SLICE_X58Y99         FDRE                                         r  r_tcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  r_tcnt_reg[3]/Q
                         net (fo=3, routed)           0.197    -0.236    r_tcnt_reg[3]
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.082 r  r_tcnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.082    r_tcnt_reg[0]_i_3_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.029 r  r_tcnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.029    r_tcnt_reg[4]_i_1_n_7
    SLICE_X58Y100        FDRE                                         r  r_tcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.832    -0.841    clk
    SLICE_X58Y100        FDRE                                         r  r_tcnt_reg[4]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    r_tcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 r_frame_height_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_frame_height_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.407ns (71.241%)  route 0.164ns (28.759%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.565    -0.599    clk
    SLICE_X54Y99         FDRE                                         r  r_frame_height_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  r_frame_height_reg[7]/Q
                         net (fo=11, routed)          0.164    -0.272    r_score3[8]
    SLICE_X54Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.227 r  r_frame_height[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    rand_height/S[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.118 r  rand_height/r_frame_height_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    rand_height/r_frame_height_reg[7]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.028 r  rand_height/r_frame_height_reg[10]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.028    r_frame_height00_out[9]
    SLICE_X54Y100        FDRE                                         r  r_frame_height_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.828    -0.844    clk
    SLICE_X54Y100        FDRE                                         r  r_frame_height_reg[9]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    r_frame_height_reg[9]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 m_7segcon/r_an_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.559    -0.605    m_7segcon/clk_out1
    SLICE_X14Y122        FDRE                                         r  m_7segcon/r_an_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  m_7segcon/r_an_reg[4]/Q
                         net (fo=1, routed)           0.099    -0.342    w_an[4]
    SLICE_X13Y121        FDRE                                         r  r_an_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.828    -0.845    clk
    SLICE_X13Y121        FDRE                                         r  r_an_reg[4]/C
                         clock pessimism              0.254    -0.591    
    SLICE_X13Y121        FDRE (Hold_fdre_C_D)         0.070    -0.521    r_an_reg[4]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 r_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.405ns (73.584%)  route 0.145ns (26.416%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.569    -0.595    clk
    SLICE_X64Y98         FDRE                                         r  r_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  r_cnt_reg[10]/Q
                         net (fo=3, routed)           0.145    -0.310    r_cnt_reg[10]
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.150 r  r_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.150    r_cnt_reg[8]_i_1__0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.111 r  r_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.110    r_cnt_reg[12]_i_1__0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.045 r  r_cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.045    r_cnt_reg[16]_i_1__0_n_5
    SLICE_X64Y100        FDRE                                         r  r_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.835    -0.838    clk
    SLICE_X64Y100        FDRE                                         r  r_cnt_reg[18]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    r_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         25.000      21.116     DSP48_X1Y37      r_address_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y15     vram_read/memory_array_reg_10_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y20     vram_read/memory_array_reg_12_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y15     vram_read/memory_array_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X3Y13     vram_read/memory_array_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y8      vram_read/memory_array_reg_5_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y24     vram_read/memory_array_reg_8_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y28     vram_read/memory_array_reg_9_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y26     vram_read/memory_array_reg_10_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y35     vram_read/memory_array_reg_12_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y108    r_an_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y100    r_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y100    r_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y100    r_cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y100    r_cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y109    vram_read/memory_array_reg_mux_sel__61/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X49Y102    r_duration_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X49Y102    r_duration_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X49Y101    r_duration_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X49Y102    r_duration_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y114    r_an_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y114    r_an_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y109    r_an_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y109    r_an_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y114    r_an_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y114    r_an_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y114    r_an_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y114    r_an_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y121    r_an_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y121    r_an_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  w_clk
  To Clock:  w_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { w_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.747ns  (logic 12.157ns (49.126%)  route 12.590ns (50.874%))
  Logic Levels:           43  (CARRY4=26 LUT2=1 LUT3=5 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 23.463 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.617    -0.923    m_7segcon/clk_out1
    SLICE_X43Y109        FDRE                                         r  m_7segcon/r_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  m_7segcon/r_val_reg[0]/Q
                         net (fo=189, routed)         0.914     0.447    m_7segcon/r_val[0]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.124     0.571 r  m_7segcon/r_in[2]_i_431/O
                         net (fo=3, routed)           0.632     1.202    m_7segcon/r_in[2]_i_431_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     1.598 r  m_7segcon/r_in_reg[2]_i_1062/CO[3]
                         net (fo=1, routed)           0.000     1.598    m_7segcon/r_in_reg[2]_i_1062_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.715 r  m_7segcon/r_in_reg[2]_i_872/CO[3]
                         net (fo=1, routed)           0.000     1.715    m_7segcon/r_in_reg[2]_i_872_n_0
    SLICE_X46Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.832 r  m_7segcon/r_in_reg[2]_i_648/CO[3]
                         net (fo=1, routed)           0.000     1.832    m_7segcon/r_in_reg[2]_i_648_n_0
    SLICE_X46Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.949 r  m_7segcon/r_in_reg[2]_i_594/CO[3]
                         net (fo=1, routed)           0.000     1.949    m_7segcon/r_in_reg[2]_i_594_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.066 r  m_7segcon/r_in_reg[2]_i_593/CO[3]
                         net (fo=1, routed)           0.000     2.066    m_7segcon/r_in_reg[2]_i_593_n_0
    SLICE_X46Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 f  m_7segcon/r_in_reg[2]_i_591/CO[3]
                         net (fo=24, routed)          1.498     3.681    m_7segcon/r_in_reg[2]_i_591_n_0
    SLICE_X48Y119        LUT3 (Prop_lut3_I0_O)        0.150     3.831 r  m_7segcon/r_in[2]_i_846/O
                         net (fo=43, routed)          0.915     4.746    m_7segcon/r_in[2]_i_846_n_0
    SLICE_X48Y115        LUT4 (Prop_lut4_I0_O)        0.332     5.078 r  m_7segcon/r_in[2]_i_962/O
                         net (fo=1, routed)           0.000     5.078    m_7segcon/r_in[2]_i_962_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.684 r  m_7segcon/r_in_reg[2]_i_737/O[3]
                         net (fo=2, routed)           0.588     6.272    m_7segcon/r_in_reg[2]_i_737_n_4
    SLICE_X51Y115        LUT3 (Prop_lut3_I0_O)        0.331     6.603 r  m_7segcon/r_in[2]_i_942/O
                         net (fo=2, routed)           0.594     7.197    m_7segcon/r_in[2]_i_942_n_0
    SLICE_X51Y116        LUT4 (Prop_lut4_I3_O)        0.332     7.529 r  m_7segcon/r_in[2]_i_946/O
                         net (fo=1, routed)           0.000     7.529    m_7segcon/r_in[2]_i_946_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.135 r  m_7segcon/r_in_reg[2]_i_729/O[3]
                         net (fo=10, routed)          0.754     8.889    m_7segcon/r_in_reg[2]_i_729_n_4
    SLICE_X52Y117        LUT2 (Prop_lut2_I0_O)        0.306     9.195 r  m_7segcon/r_in[2]_i_830/O
                         net (fo=1, routed)           0.000     9.195    m_7segcon/r_in[2]_i_830_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.745 r  m_7segcon/r_in_reg[2]_i_605/CO[3]
                         net (fo=1, routed)           0.000     9.745    m_7segcon/r_in_reg[2]_i_605_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.079 r  m_7segcon/r_in_reg[2]_i_390/O[1]
                         net (fo=3, routed)           0.654    10.732    m_7segcon/r_in_reg[2]_i_390_n_6
    SLICE_X53Y117        LUT3 (Prop_lut3_I1_O)        0.303    11.035 r  m_7segcon/r_in[2]_i_601/O
                         net (fo=1, routed)           0.000    11.035    m_7segcon/r_in[2]_i_601_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.436 r  m_7segcon/r_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    11.436    m_7segcon/r_in_reg[2]_i_389_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  m_7segcon/r_in_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000    11.550    m_7segcon/r_in_reg[2]_i_238_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  m_7segcon/r_in_reg[2]_i_139/CO[3]
                         net (fo=1, routed)           0.000    11.664    m_7segcon/r_in_reg[2]_i_139_n_0
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.892 r  m_7segcon/r_in_reg[2]_i_72/CO[2]
                         net (fo=63, routed)          0.615    12.508    m_7segcon/r_in_reg[2]_i_72_n_1
    SLICE_X53Y121        LUT4 (Prop_lut4_I1_O)        0.313    12.821 f  m_7segcon/r_in[2]_i_725/O
                         net (fo=31, routed)          0.867    13.688    m_7segcon/r_in1[7]
    SLICE_X55Y116        LUT6 (Prop_lut6_I0_O)        0.124    13.812 r  m_7segcon/r_in[2]_i_698/O
                         net (fo=2, routed)           0.486    14.298    m_7segcon/r_in[2]_i_698_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.824 r  m_7segcon/r_in_reg[2]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    14.824    m_7segcon/r_in_reg[2]_i_1083_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.938 r  m_7segcon/r_in_reg[2]_i_896/CO[3]
                         net (fo=1, routed)           0.000    14.938    m_7segcon/r_in_reg[2]_i_896_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.052 r  m_7segcon/r_in_reg[2]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.052    m_7segcon/r_in_reg[2]_i_664_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.166 r  m_7segcon/r_in_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000    15.166    m_7segcon/r_in_reg[2]_i_460_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.388 r  m_7segcon/r_in_reg[2]_i_718/O[0]
                         net (fo=3, routed)           0.504    15.892    m_7segcon/r_in_reg[2]_i_718_n_7
    SLICE_X53Y126        LUT5 (Prop_lut5_I0_O)        0.299    16.191 r  m_7segcon/r_in[2]_i_476/O
                         net (fo=1, routed)           0.505    16.696    m_7segcon/r_in[2]_i_476_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.203 r  m_7segcon/r_in_reg[2]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.203    m_7segcon/r_in_reg[2]_i_278_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.425 r  m_7segcon/r_in_reg[2]_i_286/O[0]
                         net (fo=2, routed)           0.482    17.907    m_7segcon_n_146
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.299    18.206 r  r_in[2]_i_276/O
                         net (fo=2, routed)           0.329    18.535    r_in[2]_i_276_n_0
    SLICE_X50Y127        LUT5 (Prop_lut5_I0_O)        0.124    18.659 r  r_in[2]_i_164/O
                         net (fo=2, routed)           0.494    19.153    r_in[2]_i_164_n_0
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.124    19.277 r  r_in[2]_i_168/O
                         net (fo=1, routed)           0.000    19.277    m_7segcon/r_val_reg[18]_7[3]
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.653 r  m_7segcon/r_in_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.009    19.662    m_7segcon/r_in_reg[2]_i_77_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.881 r  m_7segcon/r_in_reg[2]_i_159/O[0]
                         net (fo=2, routed)           0.491    20.372    m_7segcon_n_151
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.091 r  r_in_reg[2]_i_76/O[1]
                         net (fo=1, routed)           0.447    21.538    m_7segcon/r_val_reg[19]_63[1]
    SLICE_X48Y124        LUT5 (Prop_lut5_I4_O)        0.303    21.841 r  m_7segcon/r_in[2]_i_36/O
                         net (fo=1, routed)           0.000    21.841    m_7segcon/r_in[2]_i_36_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.242 r  m_7segcon/r_in_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.009    22.251    m_7segcon/r_in_reg[2]_i_12_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.473 r  m_7segcon/r_in_reg[2]_i_13/O[0]
                         net (fo=5, routed)           0.341    22.815    m_7segcon/r_in_reg[2]_i_13_n_7
    SLICE_X45Y125        LUT6 (Prop_lut6_I5_O)        0.299    23.114 r  m_7segcon/r_in[3]_i_16/O
                         net (fo=1, routed)           0.300    23.414    m_7segcon/r_in[3]_i_16_n_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I5_O)        0.124    23.538 r  m_7segcon/r_in[3]_i_3/O
                         net (fo=1, routed)           0.162    23.699    m_7segcon/r_in[3]_i_3_n_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I1_O)        0.124    23.823 r  m_7segcon/r_in[3]_i_1/O
                         net (fo=1, routed)           0.000    23.823    m_7segcon/p_0_out[3]
    SLICE_X44Y126        FDRE                                         r  m_7segcon/r_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.484    23.463    m_7segcon/clk_out1
    SLICE_X44Y126        FDRE                                         r  m_7segcon/r_in_reg[3]/C
                         clock pessimism              0.560    24.023    
                         clock uncertainty           -0.087    23.936    
    SLICE_X44Y126        FDRE (Setup_fdre_C_D)        0.029    23.965    m_7segcon/r_in_reg[3]
  -------------------------------------------------------------------
                         required time                         23.965    
                         arrival time                         -23.823    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.622ns  (logic 12.033ns (48.871%)  route 12.589ns (51.129%))
  Logic Levels:           42  (CARRY4=26 LUT2=1 LUT3=5 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 23.461 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.617    -0.923    m_7segcon/clk_out1
    SLICE_X43Y109        FDRE                                         r  m_7segcon/r_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  m_7segcon/r_val_reg[0]/Q
                         net (fo=189, routed)         0.914     0.447    m_7segcon/r_val[0]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.124     0.571 r  m_7segcon/r_in[2]_i_431/O
                         net (fo=3, routed)           0.632     1.202    m_7segcon/r_in[2]_i_431_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     1.598 r  m_7segcon/r_in_reg[2]_i_1062/CO[3]
                         net (fo=1, routed)           0.000     1.598    m_7segcon/r_in_reg[2]_i_1062_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.715 r  m_7segcon/r_in_reg[2]_i_872/CO[3]
                         net (fo=1, routed)           0.000     1.715    m_7segcon/r_in_reg[2]_i_872_n_0
    SLICE_X46Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.832 r  m_7segcon/r_in_reg[2]_i_648/CO[3]
                         net (fo=1, routed)           0.000     1.832    m_7segcon/r_in_reg[2]_i_648_n_0
    SLICE_X46Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.949 r  m_7segcon/r_in_reg[2]_i_594/CO[3]
                         net (fo=1, routed)           0.000     1.949    m_7segcon/r_in_reg[2]_i_594_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.066 r  m_7segcon/r_in_reg[2]_i_593/CO[3]
                         net (fo=1, routed)           0.000     2.066    m_7segcon/r_in_reg[2]_i_593_n_0
    SLICE_X46Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 f  m_7segcon/r_in_reg[2]_i_591/CO[3]
                         net (fo=24, routed)          1.498     3.681    m_7segcon/r_in_reg[2]_i_591_n_0
    SLICE_X48Y119        LUT3 (Prop_lut3_I0_O)        0.150     3.831 r  m_7segcon/r_in[2]_i_846/O
                         net (fo=43, routed)          0.915     4.746    m_7segcon/r_in[2]_i_846_n_0
    SLICE_X48Y115        LUT4 (Prop_lut4_I0_O)        0.332     5.078 r  m_7segcon/r_in[2]_i_962/O
                         net (fo=1, routed)           0.000     5.078    m_7segcon/r_in[2]_i_962_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.684 r  m_7segcon/r_in_reg[2]_i_737/O[3]
                         net (fo=2, routed)           0.588     6.272    m_7segcon/r_in_reg[2]_i_737_n_4
    SLICE_X51Y115        LUT3 (Prop_lut3_I0_O)        0.331     6.603 r  m_7segcon/r_in[2]_i_942/O
                         net (fo=2, routed)           0.594     7.197    m_7segcon/r_in[2]_i_942_n_0
    SLICE_X51Y116        LUT4 (Prop_lut4_I3_O)        0.332     7.529 r  m_7segcon/r_in[2]_i_946/O
                         net (fo=1, routed)           0.000     7.529    m_7segcon/r_in[2]_i_946_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.135 r  m_7segcon/r_in_reg[2]_i_729/O[3]
                         net (fo=10, routed)          0.754     8.889    m_7segcon/r_in_reg[2]_i_729_n_4
    SLICE_X52Y117        LUT2 (Prop_lut2_I0_O)        0.306     9.195 r  m_7segcon/r_in[2]_i_830/O
                         net (fo=1, routed)           0.000     9.195    m_7segcon/r_in[2]_i_830_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.745 r  m_7segcon/r_in_reg[2]_i_605/CO[3]
                         net (fo=1, routed)           0.000     9.745    m_7segcon/r_in_reg[2]_i_605_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.079 r  m_7segcon/r_in_reg[2]_i_390/O[1]
                         net (fo=3, routed)           0.654    10.732    m_7segcon/r_in_reg[2]_i_390_n_6
    SLICE_X53Y117        LUT3 (Prop_lut3_I1_O)        0.303    11.035 r  m_7segcon/r_in[2]_i_601/O
                         net (fo=1, routed)           0.000    11.035    m_7segcon/r_in[2]_i_601_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.436 r  m_7segcon/r_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    11.436    m_7segcon/r_in_reg[2]_i_389_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  m_7segcon/r_in_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000    11.550    m_7segcon/r_in_reg[2]_i_238_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  m_7segcon/r_in_reg[2]_i_139/CO[3]
                         net (fo=1, routed)           0.000    11.664    m_7segcon/r_in_reg[2]_i_139_n_0
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.892 r  m_7segcon/r_in_reg[2]_i_72/CO[2]
                         net (fo=63, routed)          0.615    12.508    m_7segcon/r_in_reg[2]_i_72_n_1
    SLICE_X53Y121        LUT4 (Prop_lut4_I1_O)        0.313    12.821 f  m_7segcon/r_in[2]_i_725/O
                         net (fo=31, routed)          0.867    13.688    m_7segcon/r_in1[7]
    SLICE_X55Y116        LUT6 (Prop_lut6_I0_O)        0.124    13.812 r  m_7segcon/r_in[2]_i_698/O
                         net (fo=2, routed)           0.486    14.298    m_7segcon/r_in[2]_i_698_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.824 r  m_7segcon/r_in_reg[2]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    14.824    m_7segcon/r_in_reg[2]_i_1083_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.938 r  m_7segcon/r_in_reg[2]_i_896/CO[3]
                         net (fo=1, routed)           0.000    14.938    m_7segcon/r_in_reg[2]_i_896_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.052 r  m_7segcon/r_in_reg[2]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.052    m_7segcon/r_in_reg[2]_i_664_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.166 r  m_7segcon/r_in_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000    15.166    m_7segcon/r_in_reg[2]_i_460_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.388 r  m_7segcon/r_in_reg[2]_i_718/O[0]
                         net (fo=3, routed)           0.504    15.892    m_7segcon/r_in_reg[2]_i_718_n_7
    SLICE_X53Y126        LUT5 (Prop_lut5_I0_O)        0.299    16.191 r  m_7segcon/r_in[2]_i_476/O
                         net (fo=1, routed)           0.505    16.696    m_7segcon/r_in[2]_i_476_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.203 r  m_7segcon/r_in_reg[2]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.203    m_7segcon/r_in_reg[2]_i_278_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.425 r  m_7segcon/r_in_reg[2]_i_286/O[0]
                         net (fo=2, routed)           0.482    17.907    m_7segcon_n_146
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.299    18.206 r  r_in[2]_i_276/O
                         net (fo=2, routed)           0.329    18.535    r_in[2]_i_276_n_0
    SLICE_X50Y127        LUT5 (Prop_lut5_I0_O)        0.124    18.659 r  r_in[2]_i_164/O
                         net (fo=2, routed)           0.494    19.153    r_in[2]_i_164_n_0
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.124    19.277 r  r_in[2]_i_168/O
                         net (fo=1, routed)           0.000    19.277    m_7segcon/r_val_reg[18]_7[3]
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.653 r  m_7segcon/r_in_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.009    19.662    m_7segcon/r_in_reg[2]_i_77_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.881 r  m_7segcon/r_in_reg[2]_i_159/O[0]
                         net (fo=2, routed)           0.491    20.372    m_7segcon_n_151
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.091 r  r_in_reg[2]_i_76/O[1]
                         net (fo=1, routed)           0.447    21.538    m_7segcon/r_val_reg[19]_63[1]
    SLICE_X48Y124        LUT5 (Prop_lut5_I4_O)        0.303    21.841 r  m_7segcon/r_in[2]_i_36/O
                         net (fo=1, routed)           0.000    21.841    m_7segcon/r_in[2]_i_36_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.242 r  m_7segcon/r_in_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.009    22.251    m_7segcon/r_in_reg[2]_i_12_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.473 f  m_7segcon/r_in_reg[2]_i_13/O[0]
                         net (fo=5, routed)           0.505    22.978    m_7segcon/r_in_reg[2]_i_13_n_7
    SLICE_X47Y125        LUT5 (Prop_lut5_I1_O)        0.299    23.277 f  m_7segcon/r_in[1]_i_4/O
                         net (fo=1, routed)           0.298    23.575    m_7segcon/r_in[1]_i_4_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I2_O)        0.124    23.699 r  m_7segcon/r_in[1]_i_1/O
                         net (fo=1, routed)           0.000    23.699    m_7segcon/p_0_out[1]
    SLICE_X45Y125        FDRE                                         r  m_7segcon/r_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.482    23.461    m_7segcon/clk_out1
    SLICE_X45Y125        FDRE                                         r  m_7segcon/r_in_reg[1]/C
                         clock pessimism              0.560    24.021    
                         clock uncertainty           -0.087    23.934    
    SLICE_X45Y125        FDRE (Setup_fdre_C_D)        0.031    23.965    m_7segcon/r_in_reg[1]
  -------------------------------------------------------------------
                         required time                         23.965    
                         arrival time                         -23.699    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.566ns  (logic 12.033ns (48.982%)  route 12.533ns (51.018%))
  Logic Levels:           42  (CARRY4=26 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 23.463 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.617    -0.923    m_7segcon/clk_out1
    SLICE_X43Y109        FDRE                                         r  m_7segcon/r_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  m_7segcon/r_val_reg[0]/Q
                         net (fo=189, routed)         0.914     0.447    m_7segcon/r_val[0]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.124     0.571 r  m_7segcon/r_in[2]_i_431/O
                         net (fo=3, routed)           0.632     1.202    m_7segcon/r_in[2]_i_431_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     1.598 r  m_7segcon/r_in_reg[2]_i_1062/CO[3]
                         net (fo=1, routed)           0.000     1.598    m_7segcon/r_in_reg[2]_i_1062_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.715 r  m_7segcon/r_in_reg[2]_i_872/CO[3]
                         net (fo=1, routed)           0.000     1.715    m_7segcon/r_in_reg[2]_i_872_n_0
    SLICE_X46Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.832 r  m_7segcon/r_in_reg[2]_i_648/CO[3]
                         net (fo=1, routed)           0.000     1.832    m_7segcon/r_in_reg[2]_i_648_n_0
    SLICE_X46Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.949 r  m_7segcon/r_in_reg[2]_i_594/CO[3]
                         net (fo=1, routed)           0.000     1.949    m_7segcon/r_in_reg[2]_i_594_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.066 r  m_7segcon/r_in_reg[2]_i_593/CO[3]
                         net (fo=1, routed)           0.000     2.066    m_7segcon/r_in_reg[2]_i_593_n_0
    SLICE_X46Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 f  m_7segcon/r_in_reg[2]_i_591/CO[3]
                         net (fo=24, routed)          1.498     3.681    m_7segcon/r_in_reg[2]_i_591_n_0
    SLICE_X48Y119        LUT3 (Prop_lut3_I0_O)        0.150     3.831 r  m_7segcon/r_in[2]_i_846/O
                         net (fo=43, routed)          0.915     4.746    m_7segcon/r_in[2]_i_846_n_0
    SLICE_X48Y115        LUT4 (Prop_lut4_I0_O)        0.332     5.078 r  m_7segcon/r_in[2]_i_962/O
                         net (fo=1, routed)           0.000     5.078    m_7segcon/r_in[2]_i_962_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.684 r  m_7segcon/r_in_reg[2]_i_737/O[3]
                         net (fo=2, routed)           0.588     6.272    m_7segcon/r_in_reg[2]_i_737_n_4
    SLICE_X51Y115        LUT3 (Prop_lut3_I0_O)        0.331     6.603 r  m_7segcon/r_in[2]_i_942/O
                         net (fo=2, routed)           0.594     7.197    m_7segcon/r_in[2]_i_942_n_0
    SLICE_X51Y116        LUT4 (Prop_lut4_I3_O)        0.332     7.529 r  m_7segcon/r_in[2]_i_946/O
                         net (fo=1, routed)           0.000     7.529    m_7segcon/r_in[2]_i_946_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.135 r  m_7segcon/r_in_reg[2]_i_729/O[3]
                         net (fo=10, routed)          0.754     8.889    m_7segcon/r_in_reg[2]_i_729_n_4
    SLICE_X52Y117        LUT2 (Prop_lut2_I0_O)        0.306     9.195 r  m_7segcon/r_in[2]_i_830/O
                         net (fo=1, routed)           0.000     9.195    m_7segcon/r_in[2]_i_830_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.745 r  m_7segcon/r_in_reg[2]_i_605/CO[3]
                         net (fo=1, routed)           0.000     9.745    m_7segcon/r_in_reg[2]_i_605_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.079 r  m_7segcon/r_in_reg[2]_i_390/O[1]
                         net (fo=3, routed)           0.654    10.732    m_7segcon/r_in_reg[2]_i_390_n_6
    SLICE_X53Y117        LUT3 (Prop_lut3_I1_O)        0.303    11.035 r  m_7segcon/r_in[2]_i_601/O
                         net (fo=1, routed)           0.000    11.035    m_7segcon/r_in[2]_i_601_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.436 r  m_7segcon/r_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    11.436    m_7segcon/r_in_reg[2]_i_389_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  m_7segcon/r_in_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000    11.550    m_7segcon/r_in_reg[2]_i_238_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  m_7segcon/r_in_reg[2]_i_139/CO[3]
                         net (fo=1, routed)           0.000    11.664    m_7segcon/r_in_reg[2]_i_139_n_0
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.892 r  m_7segcon/r_in_reg[2]_i_72/CO[2]
                         net (fo=63, routed)          0.615    12.508    m_7segcon/r_in_reg[2]_i_72_n_1
    SLICE_X53Y121        LUT4 (Prop_lut4_I1_O)        0.313    12.821 f  m_7segcon/r_in[2]_i_725/O
                         net (fo=31, routed)          0.867    13.688    m_7segcon/r_in1[7]
    SLICE_X55Y116        LUT6 (Prop_lut6_I0_O)        0.124    13.812 r  m_7segcon/r_in[2]_i_698/O
                         net (fo=2, routed)           0.486    14.298    m_7segcon/r_in[2]_i_698_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.824 r  m_7segcon/r_in_reg[2]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    14.824    m_7segcon/r_in_reg[2]_i_1083_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.938 r  m_7segcon/r_in_reg[2]_i_896/CO[3]
                         net (fo=1, routed)           0.000    14.938    m_7segcon/r_in_reg[2]_i_896_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.052 r  m_7segcon/r_in_reg[2]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.052    m_7segcon/r_in_reg[2]_i_664_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.166 r  m_7segcon/r_in_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000    15.166    m_7segcon/r_in_reg[2]_i_460_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.388 r  m_7segcon/r_in_reg[2]_i_718/O[0]
                         net (fo=3, routed)           0.504    15.892    m_7segcon/r_in_reg[2]_i_718_n_7
    SLICE_X53Y126        LUT5 (Prop_lut5_I0_O)        0.299    16.191 r  m_7segcon/r_in[2]_i_476/O
                         net (fo=1, routed)           0.505    16.696    m_7segcon/r_in[2]_i_476_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.203 r  m_7segcon/r_in_reg[2]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.203    m_7segcon/r_in_reg[2]_i_278_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.425 r  m_7segcon/r_in_reg[2]_i_286/O[0]
                         net (fo=2, routed)           0.482    17.907    m_7segcon_n_146
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.299    18.206 r  r_in[2]_i_276/O
                         net (fo=2, routed)           0.329    18.535    r_in[2]_i_276_n_0
    SLICE_X50Y127        LUT5 (Prop_lut5_I0_O)        0.124    18.659 r  r_in[2]_i_164/O
                         net (fo=2, routed)           0.494    19.153    r_in[2]_i_164_n_0
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.124    19.277 r  r_in[2]_i_168/O
                         net (fo=1, routed)           0.000    19.277    m_7segcon/r_val_reg[18]_7[3]
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.653 r  m_7segcon/r_in_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.009    19.662    m_7segcon/r_in_reg[2]_i_77_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.881 r  m_7segcon/r_in_reg[2]_i_159/O[0]
                         net (fo=2, routed)           0.491    20.372    m_7segcon_n_151
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.091 r  r_in_reg[2]_i_76/O[1]
                         net (fo=1, routed)           0.447    21.538    m_7segcon/r_val_reg[19]_63[1]
    SLICE_X48Y124        LUT5 (Prop_lut5_I4_O)        0.303    21.841 r  m_7segcon/r_in[2]_i_36/O
                         net (fo=1, routed)           0.000    21.841    m_7segcon/r_in[2]_i_36_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.242 r  m_7segcon/r_in_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.009    22.251    m_7segcon/r_in_reg[2]_i_12_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.473 f  m_7segcon/r_in_reg[2]_i_13/O[0]
                         net (fo=5, routed)           0.344    22.818    m_7segcon/r_in_reg[2]_i_13_n_7
    SLICE_X45Y125        LUT4 (Prop_lut4_I2_O)        0.299    23.117 f  m_7segcon/r_in[2]_i_3/O
                         net (fo=1, routed)           0.402    23.519    m_7segcon/r_in[2]_i_3_n_0
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    23.643 r  m_7segcon/r_in[2]_i_1/O
                         net (fo=1, routed)           0.000    23.643    m_7segcon/p_0_out[2]
    SLICE_X45Y126        FDRE                                         r  m_7segcon/r_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.484    23.463    m_7segcon/clk_out1
    SLICE_X45Y126        FDRE                                         r  m_7segcon/r_in_reg[2]/C
                         clock pessimism              0.560    24.023    
                         clock uncertainty           -0.087    23.936    
    SLICE_X45Y126        FDRE (Setup_fdre_C_D)        0.029    23.965    m_7segcon/r_in_reg[2]
  -------------------------------------------------------------------
                         required time                         23.965    
                         arrival time                         -23.643    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.879ns  (logic 7.421ns (41.508%)  route 10.458ns (58.492%))
  Logic Levels:           25  (CARRY4=14 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 23.464 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.621    -0.919    m_7segcon/clk_out1
    SLICE_X34Y111        FDRE                                         r  m_7segcon/r_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  m_7segcon/r_val_reg[7]/Q
                         net (fo=117, routed)         1.885     1.484    m_7segcon/r_val[7]
    SLICE_X45Y120        LUT3 (Prop_lut3_I1_O)        0.152     1.636 r  m_7segcon/r_in[0]_i_685/O
                         net (fo=2, routed)           0.870     2.506    m_7segcon/r_in[0]_i_685_n_0
    SLICE_X45Y120        LUT4 (Prop_lut4_I3_O)        0.326     2.832 r  m_7segcon/r_in[0]_i_689/O
                         net (fo=1, routed)           0.000     2.832    m_7segcon/r_in[0]_i_689_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.382 r  m_7segcon/r_in_reg[0]_i_619/CO[3]
                         net (fo=1, routed)           0.000     3.382    m_7segcon/r_in_reg[0]_i_619_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.716 r  m_7segcon/r_in_reg[0]_i_509/O[1]
                         net (fo=3, routed)           0.604     4.320    m_7segcon_n_385
    SLICE_X47Y121        LUT3 (Prop_lut3_I0_O)        0.303     4.623 r  r_in[0]_i_387/O
                         net (fo=1, routed)           0.502     5.125    m_7segcon/r_val_reg[8]_3[0]
    SLICE_X46Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.675 r  m_7segcon/r_in_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.675    m_7segcon/r_in_reg[0]_i_264_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.792 r  m_7segcon/r_in_reg[0]_i_155/CO[3]
                         net (fo=1, routed)           0.000     5.792    m_7segcon/r_in_reg[0]_i_155_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  m_7segcon/r_in_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.909    m_7segcon/r_in_reg[0]_i_76_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  m_7segcon/r_in_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.009     6.035    m_7segcon/r_in_reg[0]_i_28_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.350 r  m_7segcon/r_in_reg[0]_i_9/O[3]
                         net (fo=24, routed)          1.576     7.926    m_7segcon_n_435
    SLICE_X50Y127        LUT3 (Prop_lut3_I2_O)        0.307     8.233 r  r_in[3]_i_1735/O
                         net (fo=1, routed)           0.496     8.729    r_in[3]_i_1735_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.127 r  r_in_reg[3]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.127    r_in_reg[3]_i_1394_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  r_in_reg[3]_i_979/CO[3]
                         net (fo=1, routed)           0.000     9.241    r_in_reg[3]_i_979_n_0
    SLICE_X49Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.463 r  r_in_reg[3]_i_590/O[0]
                         net (fo=4, routed)           0.834    10.297    r_in_reg[3]_i_590_n_7
    SLICE_X47Y128        LUT3 (Prop_lut3_I0_O)        0.299    10.596 r  r_in[3]_i_978/O
                         net (fo=2, routed)           0.682    11.278    r_in[3]_i_978_n_0
    SLICE_X47Y128        LUT5 (Prop_lut5_I4_O)        0.124    11.402 r  r_in[3]_i_579/O
                         net (fo=2, routed)           0.574    11.976    r_in[3]_i_579_n_0
    SLICE_X48Y128        LUT6 (Prop_lut6_I0_O)        0.124    12.100 r  r_in[3]_i_583/O
                         net (fo=1, routed)           0.000    12.100    r_in[3]_i_583_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.501 r  r_in_reg[3]_i_347/CO[3]
                         net (fo=1, routed)           0.000    12.501    r_in_reg[3]_i_347_n_0
    SLICE_X48Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.814 r  r_in_reg[3]_i_181/O[3]
                         net (fo=3, routed)           0.940    13.753    r_in_reg[3]_i_181_n_4
    SLICE_X51Y130        LUT2 (Prop_lut2_I0_O)        0.306    14.059 r  r_in[3]_i_197/O
                         net (fo=1, routed)           0.000    14.059    m_7segcon/r_val_reg[19]_30[0]
    SLICE_X51Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.591 r  m_7segcon/r_in_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    14.591    m_7segcon/r_in_reg[3]_i_95_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.819 r  m_7segcon/r_in_reg[3]_i_33/CO[2]
                         net (fo=4, routed)           0.490    15.309    m_7segcon/r_in_reg[3]_i_33_n_1
    SLICE_X45Y131        LUT6 (Prop_lut6_I3_O)        0.313    15.622 r  m_7segcon/r_in[0]_i_5/O
                         net (fo=1, routed)           0.997    16.618    m_7segcon/r_in[0]_i_5_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.124    16.742 r  m_7segcon/r_in[0]_i_3/O
                         net (fo=1, routed)           0.000    16.742    m_7segcon/r_in[0]_i_3_n_0
    SLICE_X43Y127        MUXF7 (Prop_muxf7_I1_O)      0.217    16.959 r  m_7segcon/r_in_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    16.959    m_7segcon/p_0_out[0]
    SLICE_X43Y127        FDRE                                         r  m_7segcon/r_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.485    23.464    m_7segcon/clk_out1
    SLICE_X43Y127        FDRE                                         r  m_7segcon/r_in_reg[0]/C
                         clock pessimism              0.560    24.024    
                         clock uncertainty           -0.087    23.937    
    SLICE_X43Y127        FDRE (Setup_fdre_C_D)        0.064    24.001    m_7segcon/r_in_reg[0]
  -------------------------------------------------------------------
                         required time                         24.001    
                         arrival time                         -16.959    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             11.985ns  (required time - arrival time)
  Source:                 vram_read/memory_array_reg_4_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.616ns  (logic 3.917ns (31.048%)  route 8.699ns (68.952%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 23.556 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.858    -0.682    vram_read/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  vram_read/memory_array_reg_4_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.190 r  vram_read/memory_array_reg_4_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.255    vram_read/memory_array_reg_4_4_n_19
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.680 f  vram_read/memory_array_reg_5_4/DOADO[0]
                         net (fo=1, routed)           2.582     5.263    vram_read/memory_array_reg_5_4_n_52
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.387 f  vram_read/r_rgb[11]_i_22/O
                         net (fo=1, routed)           2.214     7.600    vram_read/r_rgb[11]_i_22_n_0
    SLICE_X12Y109        LUT6 (Prop_lut6_I4_O)        0.124     7.724 f  vram_read/r_rgb[11]_i_15/O
                         net (fo=1, routed)           2.110     9.834    vram_read/w_vram_data_out[4]
    SLICE_X62Y108        LUT6 (Prop_lut6_I5_O)        0.124     9.958 r  vram_read/r_rgb[11]_i_3/O
                         net (fo=6, routed)           0.603    10.561    vram_read/r_rgb[11]_i_3_n_0
    SLICE_X73Y108        LUT6 (Prop_lut6_I2_O)        0.124    10.685 r  vram_read/r_rgb[9]_i_2/O
                         net (fo=3, routed)           0.487    11.172    vram_read/r_rgb[9]_i_2_n_0
    SLICE_X73Y108        LUT3 (Prop_lut3_I2_O)        0.124    11.296 r  vram_read/r_rgb[9]_i_1/O
                         net (fo=1, routed)           0.637    11.934    vram_read_n_2
    SLICE_X76Y112        FDRE                                         r  r_rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.577    23.556    clk
    SLICE_X76Y112        FDRE                                         r  r_rgb_reg[9]/C
                         clock pessimism              0.480    24.037    
                         clock uncertainty           -0.087    23.949    
    SLICE_X76Y112        FDRE (Setup_fdre_C_D)       -0.031    23.918    r_rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         23.918    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                 11.985    

Slack (MET) :             12.038ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.393ns  (logic 6.086ns (49.107%)  route 6.307ns (50.893%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.763 r  frame/address0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.763    frame/address0_carry__1_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.086 r  frame/address0_carry__2/O[1]
                         net (fo=1, routed)           0.299     9.385    frame/vram_read/address0[13]
    SLICE_X60Y96         LUT5 (Prop_lut5_I0_O)        0.306     9.691 r  frame/vram_read/memory_array_reg_0_0_i_2__0/O
                         net (fo=2, routed)           1.787    11.478    frame/vram_read/address[13]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.087    24.081    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.515    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                         -11.478    
  -------------------------------------------------------------------
                         slack                                 12.038    

Slack (MET) :             12.141ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.290ns  (logic 5.962ns (48.509%)  route 6.328ns (51.491%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.961 r  frame/address0_carry__1/O[3]
                         net (fo=1, routed)           0.801     9.761    frame/vram_read/address0[11]
    SLICE_X59Y94         LUT5 (Prop_lut5_I0_O)        0.307    10.068 r  frame/vram_read/memory_array_reg_0_0_i_4/O
                         net (fo=2, routed)           1.306    11.375    frame/vram_read/address[11]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.087    24.081    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    23.515    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                 12.141    

Slack (MET) :             12.199ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.232ns  (logic 5.997ns (49.027%)  route 6.235ns (50.973%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.763 r  frame/address0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.763    frame/address0_carry__1_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.002 r  frame/address0_carry__2/O[2]
                         net (fo=1, routed)           0.303     9.304    frame/vram_read/address0[14]
    SLICE_X60Y96         LUT5 (Prop_lut5_I0_O)        0.301     9.605 r  frame/vram_read/memory_array_reg_0_0_i_1__0/O
                         net (fo=2, routed)           1.711    11.316    frame/vram_read/address[14]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.087    24.081    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    23.515    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                 12.199    

Slack (MET) :             12.215ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.216ns  (logic 5.880ns (48.134%)  route 6.336ns (51.866%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.885 r  frame/address0_carry__1/O[2]
                         net (fo=1, routed)           0.801     9.685    frame/vram_read/address0[10]
    SLICE_X59Y94         LUT5 (Prop_lut5_I0_O)        0.301     9.986 r  frame/vram_read/memory_array_reg_0_0_i_5/O
                         net (fo=2, routed)           1.314    11.300    frame/vram_read/address[10]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.087    24.081    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.515    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                 12.215    

Slack (MET) :             12.248ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.183ns  (logic 5.969ns (48.994%)  route 6.214ns (51.006%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.969 r  frame/address0_carry__1/O[1]
                         net (fo=1, routed)           0.645     9.614    frame/vram_read/address0[9]
    SLICE_X59Y94         LUT5 (Prop_lut5_I0_O)        0.306     9.920 r  frame/vram_read/memory_array_reg_0_0_i_6/O
                         net (fo=2, routed)           1.348    11.268    frame/vram_read/address[9]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.087    24.081    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    23.515    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                 12.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 r_frame_height_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_frame_height_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.371ns (69.307%)  route 0.164ns (30.693%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.565    -0.599    clk
    SLICE_X54Y99         FDRE                                         r  r_frame_height_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  r_frame_height_reg[7]/Q
                         net (fo=11, routed)          0.164    -0.272    r_score3[8]
    SLICE_X54Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.227 r  r_frame_height[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    rand_height/S[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.118 r  rand_height/r_frame_height_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    rand_height/r_frame_height_reg[7]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.064 r  rand_height/r_frame_height_reg[10]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.064    r_frame_height00_out[8]
    SLICE_X54Y100        FDSE                                         r  r_frame_height_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.828    -0.844    clk
    SLICE_X54Y100        FDSE                                         r  r_frame_height_reg[8]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDSE (Hold_fdse_C_D)         0.134    -0.201    r_frame_height_reg[8]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rand_width/r_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rand_width/r_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.730%)  route 0.103ns (42.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.566    -0.598    rand_width/clk_out1
    SLICE_X57Y98         FDRE                                         r  rand_width/r_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  rand_width/r_out_reg[0]/Q
                         net (fo=2, routed)           0.103    -0.354    rand_width/r_out_reg_n_0_[0]
    SLICE_X56Y98         FDRE                                         r  rand_width/r_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.836    -0.837    rand_width/clk_out1
    SLICE_X56Y98         FDRE                                         r  rand_width/r_out_reg[1]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.085    -0.500    rand_width/r_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 r_frame_height_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_frame_height_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.384ns (70.035%)  route 0.164ns (29.965%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.565    -0.599    clk
    SLICE_X54Y99         FDRE                                         r  r_frame_height_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  r_frame_height_reg[7]/Q
                         net (fo=11, routed)          0.164    -0.272    r_score3[8]
    SLICE_X54Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.227 r  r_frame_height[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    rand_height/S[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.118 r  rand_height/r_frame_height_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    rand_height/r_frame_height_reg[7]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.051 r  rand_height/r_frame_height_reg[10]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.051    r_frame_height00_out[10]
    SLICE_X54Y100        FDRE                                         r  r_frame_height_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.828    -0.844    clk
    SLICE_X54Y100        FDRE                                         r  r_frame_height_reg[10]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    r_frame_height_reg[10]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 r_rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.590    -0.574    clk
    SLICE_X74Y108        FDRE                                         r  r_rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  r_rgb_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.354    p_0_in[3]
    SLICE_X74Y108        FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.863    -0.810    clk
    SLICE_X74Y108        FDRE                                         r  vga_red_reg[3]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X74Y108        FDRE (Hold_fdre_C_D)         0.060    -0.514    vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rand_width/r_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rand_width/r_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.771%)  route 0.063ns (23.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.566    -0.598    rand_width/clk_out1
    SLICE_X56Y98         FDRE                                         r  rand_width/r_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  rand_width/r_out_reg[3]/Q
                         net (fo=2, routed)           0.063    -0.371    rand_width/r_out_reg_n_0_[3]
    SLICE_X57Y98         LUT2 (Prop_lut2_I0_O)        0.045    -0.326 r  rand_width/r_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.326    rand_width/r_out[0]_i_1__0_n_0
    SLICE_X57Y98         FDRE                                         r  rand_width/r_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.836    -0.837    rand_width/clk_out1
    SLICE_X57Y98         FDRE                                         r  rand_width/r_out_reg[0]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X57Y98         FDRE (Hold_fdre_C_D)         0.091    -0.494    rand_width/r_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 r_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.394ns (73.046%)  route 0.145ns (26.954%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.569    -0.595    clk
    SLICE_X64Y98         FDRE                                         r  r_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  r_cnt_reg[10]/Q
                         net (fo=3, routed)           0.145    -0.310    r_cnt_reg[10]
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.150 r  r_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.150    r_cnt_reg[8]_i_1__0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.111 r  r_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.110    r_cnt_reg[12]_i_1__0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.056 r  r_cnt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.056    r_cnt_reg[16]_i_1__0_n_7
    SLICE_X64Y100        FDRE                                         r  r_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.835    -0.838    clk
    SLICE_X64Y100        FDRE                                         r  r_cnt_reg[16]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    r_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 r_tcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_tcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.371ns (65.239%)  route 0.198ns (34.761%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.567    -0.597    clk
    SLICE_X58Y99         FDRE                                         r  r_tcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  r_tcnt_reg[3]/Q
                         net (fo=3, routed)           0.197    -0.236    r_tcnt_reg[3]
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.082 r  r_tcnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.082    r_tcnt_reg[0]_i_3_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.029 r  r_tcnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.029    r_tcnt_reg[4]_i_1_n_7
    SLICE_X58Y100        FDRE                                         r  r_tcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.832    -0.841    clk
    SLICE_X58Y100        FDRE                                         r  r_tcnt_reg[4]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    r_tcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 r_frame_height_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_frame_height_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.407ns (71.241%)  route 0.164ns (28.759%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.565    -0.599    clk
    SLICE_X54Y99         FDRE                                         r  r_frame_height_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  r_frame_height_reg[7]/Q
                         net (fo=11, routed)          0.164    -0.272    r_score3[8]
    SLICE_X54Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.227 r  r_frame_height[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    rand_height/S[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.118 r  rand_height/r_frame_height_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    rand_height/r_frame_height_reg[7]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.028 r  rand_height/r_frame_height_reg[10]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.028    r_frame_height00_out[9]
    SLICE_X54Y100        FDRE                                         r  r_frame_height_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.828    -0.844    clk
    SLICE_X54Y100        FDRE                                         r  r_frame_height_reg[9]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    r_frame_height_reg[9]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 m_7segcon/r_an_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.559    -0.605    m_7segcon/clk_out1
    SLICE_X14Y122        FDRE                                         r  m_7segcon/r_an_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  m_7segcon/r_an_reg[4]/Q
                         net (fo=1, routed)           0.099    -0.342    w_an[4]
    SLICE_X13Y121        FDRE                                         r  r_an_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.828    -0.845    clk
    SLICE_X13Y121        FDRE                                         r  r_an_reg[4]/C
                         clock pessimism              0.254    -0.591    
    SLICE_X13Y121        FDRE (Hold_fdre_C_D)         0.070    -0.521    r_an_reg[4]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 r_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.405ns (73.584%)  route 0.145ns (26.416%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.569    -0.595    clk
    SLICE_X64Y98         FDRE                                         r  r_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  r_cnt_reg[10]/Q
                         net (fo=3, routed)           0.145    -0.310    r_cnt_reg[10]
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.150 r  r_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.150    r_cnt_reg[8]_i_1__0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.111 r  r_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.110    r_cnt_reg[12]_i_1__0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.045 r  r_cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.045    r_cnt_reg[16]_i_1__0_n_5
    SLICE_X64Y100        FDRE                                         r  r_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.835    -0.838    clk
    SLICE_X64Y100        FDRE                                         r  r_cnt_reg[18]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    r_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         25.000      21.116     DSP48_X1Y37      r_address_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y15     vram_read/memory_array_reg_10_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y20     vram_read/memory_array_reg_12_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y15     vram_read/memory_array_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X3Y13     vram_read/memory_array_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y8      vram_read/memory_array_reg_5_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y24     vram_read/memory_array_reg_8_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y28     vram_read/memory_array_reg_9_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y26     vram_read/memory_array_reg_10_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y35     vram_read/memory_array_reg_12_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y108    r_an_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y100    r_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y100    r_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y100    r_cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y100    r_cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y109    vram_read/memory_array_reg_mux_sel__61/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X49Y102    r_duration_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X49Y102    r_duration_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X49Y101    r_duration_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X49Y102    r_duration_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y114    r_an_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y114    r_an_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y109    r_an_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y109    r_an_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y114    r_an_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y114    r_an_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y114    r_an_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y114    r_an_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y121    r_an_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y121    r_an_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.747ns  (logic 12.157ns (49.126%)  route 12.590ns (50.874%))
  Logic Levels:           43  (CARRY4=26 LUT2=1 LUT3=5 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 23.463 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.617    -0.923    m_7segcon/clk_out1
    SLICE_X43Y109        FDRE                                         r  m_7segcon/r_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  m_7segcon/r_val_reg[0]/Q
                         net (fo=189, routed)         0.914     0.447    m_7segcon/r_val[0]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.124     0.571 r  m_7segcon/r_in[2]_i_431/O
                         net (fo=3, routed)           0.632     1.202    m_7segcon/r_in[2]_i_431_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     1.598 r  m_7segcon/r_in_reg[2]_i_1062/CO[3]
                         net (fo=1, routed)           0.000     1.598    m_7segcon/r_in_reg[2]_i_1062_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.715 r  m_7segcon/r_in_reg[2]_i_872/CO[3]
                         net (fo=1, routed)           0.000     1.715    m_7segcon/r_in_reg[2]_i_872_n_0
    SLICE_X46Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.832 r  m_7segcon/r_in_reg[2]_i_648/CO[3]
                         net (fo=1, routed)           0.000     1.832    m_7segcon/r_in_reg[2]_i_648_n_0
    SLICE_X46Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.949 r  m_7segcon/r_in_reg[2]_i_594/CO[3]
                         net (fo=1, routed)           0.000     1.949    m_7segcon/r_in_reg[2]_i_594_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.066 r  m_7segcon/r_in_reg[2]_i_593/CO[3]
                         net (fo=1, routed)           0.000     2.066    m_7segcon/r_in_reg[2]_i_593_n_0
    SLICE_X46Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 f  m_7segcon/r_in_reg[2]_i_591/CO[3]
                         net (fo=24, routed)          1.498     3.681    m_7segcon/r_in_reg[2]_i_591_n_0
    SLICE_X48Y119        LUT3 (Prop_lut3_I0_O)        0.150     3.831 r  m_7segcon/r_in[2]_i_846/O
                         net (fo=43, routed)          0.915     4.746    m_7segcon/r_in[2]_i_846_n_0
    SLICE_X48Y115        LUT4 (Prop_lut4_I0_O)        0.332     5.078 r  m_7segcon/r_in[2]_i_962/O
                         net (fo=1, routed)           0.000     5.078    m_7segcon/r_in[2]_i_962_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.684 r  m_7segcon/r_in_reg[2]_i_737/O[3]
                         net (fo=2, routed)           0.588     6.272    m_7segcon/r_in_reg[2]_i_737_n_4
    SLICE_X51Y115        LUT3 (Prop_lut3_I0_O)        0.331     6.603 r  m_7segcon/r_in[2]_i_942/O
                         net (fo=2, routed)           0.594     7.197    m_7segcon/r_in[2]_i_942_n_0
    SLICE_X51Y116        LUT4 (Prop_lut4_I3_O)        0.332     7.529 r  m_7segcon/r_in[2]_i_946/O
                         net (fo=1, routed)           0.000     7.529    m_7segcon/r_in[2]_i_946_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.135 r  m_7segcon/r_in_reg[2]_i_729/O[3]
                         net (fo=10, routed)          0.754     8.889    m_7segcon/r_in_reg[2]_i_729_n_4
    SLICE_X52Y117        LUT2 (Prop_lut2_I0_O)        0.306     9.195 r  m_7segcon/r_in[2]_i_830/O
                         net (fo=1, routed)           0.000     9.195    m_7segcon/r_in[2]_i_830_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.745 r  m_7segcon/r_in_reg[2]_i_605/CO[3]
                         net (fo=1, routed)           0.000     9.745    m_7segcon/r_in_reg[2]_i_605_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.079 r  m_7segcon/r_in_reg[2]_i_390/O[1]
                         net (fo=3, routed)           0.654    10.732    m_7segcon/r_in_reg[2]_i_390_n_6
    SLICE_X53Y117        LUT3 (Prop_lut3_I1_O)        0.303    11.035 r  m_7segcon/r_in[2]_i_601/O
                         net (fo=1, routed)           0.000    11.035    m_7segcon/r_in[2]_i_601_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.436 r  m_7segcon/r_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    11.436    m_7segcon/r_in_reg[2]_i_389_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  m_7segcon/r_in_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000    11.550    m_7segcon/r_in_reg[2]_i_238_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  m_7segcon/r_in_reg[2]_i_139/CO[3]
                         net (fo=1, routed)           0.000    11.664    m_7segcon/r_in_reg[2]_i_139_n_0
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.892 r  m_7segcon/r_in_reg[2]_i_72/CO[2]
                         net (fo=63, routed)          0.615    12.508    m_7segcon/r_in_reg[2]_i_72_n_1
    SLICE_X53Y121        LUT4 (Prop_lut4_I1_O)        0.313    12.821 f  m_7segcon/r_in[2]_i_725/O
                         net (fo=31, routed)          0.867    13.688    m_7segcon/r_in1[7]
    SLICE_X55Y116        LUT6 (Prop_lut6_I0_O)        0.124    13.812 r  m_7segcon/r_in[2]_i_698/O
                         net (fo=2, routed)           0.486    14.298    m_7segcon/r_in[2]_i_698_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.824 r  m_7segcon/r_in_reg[2]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    14.824    m_7segcon/r_in_reg[2]_i_1083_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.938 r  m_7segcon/r_in_reg[2]_i_896/CO[3]
                         net (fo=1, routed)           0.000    14.938    m_7segcon/r_in_reg[2]_i_896_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.052 r  m_7segcon/r_in_reg[2]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.052    m_7segcon/r_in_reg[2]_i_664_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.166 r  m_7segcon/r_in_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000    15.166    m_7segcon/r_in_reg[2]_i_460_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.388 r  m_7segcon/r_in_reg[2]_i_718/O[0]
                         net (fo=3, routed)           0.504    15.892    m_7segcon/r_in_reg[2]_i_718_n_7
    SLICE_X53Y126        LUT5 (Prop_lut5_I0_O)        0.299    16.191 r  m_7segcon/r_in[2]_i_476/O
                         net (fo=1, routed)           0.505    16.696    m_7segcon/r_in[2]_i_476_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.203 r  m_7segcon/r_in_reg[2]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.203    m_7segcon/r_in_reg[2]_i_278_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.425 r  m_7segcon/r_in_reg[2]_i_286/O[0]
                         net (fo=2, routed)           0.482    17.907    m_7segcon_n_146
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.299    18.206 r  r_in[2]_i_276/O
                         net (fo=2, routed)           0.329    18.535    r_in[2]_i_276_n_0
    SLICE_X50Y127        LUT5 (Prop_lut5_I0_O)        0.124    18.659 r  r_in[2]_i_164/O
                         net (fo=2, routed)           0.494    19.153    r_in[2]_i_164_n_0
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.124    19.277 r  r_in[2]_i_168/O
                         net (fo=1, routed)           0.000    19.277    m_7segcon/r_val_reg[18]_7[3]
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.653 r  m_7segcon/r_in_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.009    19.662    m_7segcon/r_in_reg[2]_i_77_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.881 r  m_7segcon/r_in_reg[2]_i_159/O[0]
                         net (fo=2, routed)           0.491    20.372    m_7segcon_n_151
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.091 r  r_in_reg[2]_i_76/O[1]
                         net (fo=1, routed)           0.447    21.538    m_7segcon/r_val_reg[19]_63[1]
    SLICE_X48Y124        LUT5 (Prop_lut5_I4_O)        0.303    21.841 r  m_7segcon/r_in[2]_i_36/O
                         net (fo=1, routed)           0.000    21.841    m_7segcon/r_in[2]_i_36_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.242 r  m_7segcon/r_in_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.009    22.251    m_7segcon/r_in_reg[2]_i_12_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.473 r  m_7segcon/r_in_reg[2]_i_13/O[0]
                         net (fo=5, routed)           0.341    22.815    m_7segcon/r_in_reg[2]_i_13_n_7
    SLICE_X45Y125        LUT6 (Prop_lut6_I5_O)        0.299    23.114 r  m_7segcon/r_in[3]_i_16/O
                         net (fo=1, routed)           0.300    23.414    m_7segcon/r_in[3]_i_16_n_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I5_O)        0.124    23.538 r  m_7segcon/r_in[3]_i_3/O
                         net (fo=1, routed)           0.162    23.699    m_7segcon/r_in[3]_i_3_n_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I1_O)        0.124    23.823 r  m_7segcon/r_in[3]_i_1/O
                         net (fo=1, routed)           0.000    23.823    m_7segcon/p_0_out[3]
    SLICE_X44Y126        FDRE                                         r  m_7segcon/r_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.484    23.463    m_7segcon/clk_out1
    SLICE_X44Y126        FDRE                                         r  m_7segcon/r_in_reg[3]/C
                         clock pessimism              0.560    24.023    
                         clock uncertainty           -0.087    23.936    
    SLICE_X44Y126        FDRE (Setup_fdre_C_D)        0.029    23.965    m_7segcon/r_in_reg[3]
  -------------------------------------------------------------------
                         required time                         23.965    
                         arrival time                         -23.823    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.622ns  (logic 12.033ns (48.871%)  route 12.589ns (51.129%))
  Logic Levels:           42  (CARRY4=26 LUT2=1 LUT3=5 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 23.461 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.617    -0.923    m_7segcon/clk_out1
    SLICE_X43Y109        FDRE                                         r  m_7segcon/r_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  m_7segcon/r_val_reg[0]/Q
                         net (fo=189, routed)         0.914     0.447    m_7segcon/r_val[0]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.124     0.571 r  m_7segcon/r_in[2]_i_431/O
                         net (fo=3, routed)           0.632     1.202    m_7segcon/r_in[2]_i_431_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     1.598 r  m_7segcon/r_in_reg[2]_i_1062/CO[3]
                         net (fo=1, routed)           0.000     1.598    m_7segcon/r_in_reg[2]_i_1062_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.715 r  m_7segcon/r_in_reg[2]_i_872/CO[3]
                         net (fo=1, routed)           0.000     1.715    m_7segcon/r_in_reg[2]_i_872_n_0
    SLICE_X46Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.832 r  m_7segcon/r_in_reg[2]_i_648/CO[3]
                         net (fo=1, routed)           0.000     1.832    m_7segcon/r_in_reg[2]_i_648_n_0
    SLICE_X46Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.949 r  m_7segcon/r_in_reg[2]_i_594/CO[3]
                         net (fo=1, routed)           0.000     1.949    m_7segcon/r_in_reg[2]_i_594_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.066 r  m_7segcon/r_in_reg[2]_i_593/CO[3]
                         net (fo=1, routed)           0.000     2.066    m_7segcon/r_in_reg[2]_i_593_n_0
    SLICE_X46Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 f  m_7segcon/r_in_reg[2]_i_591/CO[3]
                         net (fo=24, routed)          1.498     3.681    m_7segcon/r_in_reg[2]_i_591_n_0
    SLICE_X48Y119        LUT3 (Prop_lut3_I0_O)        0.150     3.831 r  m_7segcon/r_in[2]_i_846/O
                         net (fo=43, routed)          0.915     4.746    m_7segcon/r_in[2]_i_846_n_0
    SLICE_X48Y115        LUT4 (Prop_lut4_I0_O)        0.332     5.078 r  m_7segcon/r_in[2]_i_962/O
                         net (fo=1, routed)           0.000     5.078    m_7segcon/r_in[2]_i_962_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.684 r  m_7segcon/r_in_reg[2]_i_737/O[3]
                         net (fo=2, routed)           0.588     6.272    m_7segcon/r_in_reg[2]_i_737_n_4
    SLICE_X51Y115        LUT3 (Prop_lut3_I0_O)        0.331     6.603 r  m_7segcon/r_in[2]_i_942/O
                         net (fo=2, routed)           0.594     7.197    m_7segcon/r_in[2]_i_942_n_0
    SLICE_X51Y116        LUT4 (Prop_lut4_I3_O)        0.332     7.529 r  m_7segcon/r_in[2]_i_946/O
                         net (fo=1, routed)           0.000     7.529    m_7segcon/r_in[2]_i_946_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.135 r  m_7segcon/r_in_reg[2]_i_729/O[3]
                         net (fo=10, routed)          0.754     8.889    m_7segcon/r_in_reg[2]_i_729_n_4
    SLICE_X52Y117        LUT2 (Prop_lut2_I0_O)        0.306     9.195 r  m_7segcon/r_in[2]_i_830/O
                         net (fo=1, routed)           0.000     9.195    m_7segcon/r_in[2]_i_830_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.745 r  m_7segcon/r_in_reg[2]_i_605/CO[3]
                         net (fo=1, routed)           0.000     9.745    m_7segcon/r_in_reg[2]_i_605_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.079 r  m_7segcon/r_in_reg[2]_i_390/O[1]
                         net (fo=3, routed)           0.654    10.732    m_7segcon/r_in_reg[2]_i_390_n_6
    SLICE_X53Y117        LUT3 (Prop_lut3_I1_O)        0.303    11.035 r  m_7segcon/r_in[2]_i_601/O
                         net (fo=1, routed)           0.000    11.035    m_7segcon/r_in[2]_i_601_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.436 r  m_7segcon/r_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    11.436    m_7segcon/r_in_reg[2]_i_389_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  m_7segcon/r_in_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000    11.550    m_7segcon/r_in_reg[2]_i_238_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  m_7segcon/r_in_reg[2]_i_139/CO[3]
                         net (fo=1, routed)           0.000    11.664    m_7segcon/r_in_reg[2]_i_139_n_0
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.892 r  m_7segcon/r_in_reg[2]_i_72/CO[2]
                         net (fo=63, routed)          0.615    12.508    m_7segcon/r_in_reg[2]_i_72_n_1
    SLICE_X53Y121        LUT4 (Prop_lut4_I1_O)        0.313    12.821 f  m_7segcon/r_in[2]_i_725/O
                         net (fo=31, routed)          0.867    13.688    m_7segcon/r_in1[7]
    SLICE_X55Y116        LUT6 (Prop_lut6_I0_O)        0.124    13.812 r  m_7segcon/r_in[2]_i_698/O
                         net (fo=2, routed)           0.486    14.298    m_7segcon/r_in[2]_i_698_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.824 r  m_7segcon/r_in_reg[2]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    14.824    m_7segcon/r_in_reg[2]_i_1083_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.938 r  m_7segcon/r_in_reg[2]_i_896/CO[3]
                         net (fo=1, routed)           0.000    14.938    m_7segcon/r_in_reg[2]_i_896_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.052 r  m_7segcon/r_in_reg[2]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.052    m_7segcon/r_in_reg[2]_i_664_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.166 r  m_7segcon/r_in_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000    15.166    m_7segcon/r_in_reg[2]_i_460_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.388 r  m_7segcon/r_in_reg[2]_i_718/O[0]
                         net (fo=3, routed)           0.504    15.892    m_7segcon/r_in_reg[2]_i_718_n_7
    SLICE_X53Y126        LUT5 (Prop_lut5_I0_O)        0.299    16.191 r  m_7segcon/r_in[2]_i_476/O
                         net (fo=1, routed)           0.505    16.696    m_7segcon/r_in[2]_i_476_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.203 r  m_7segcon/r_in_reg[2]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.203    m_7segcon/r_in_reg[2]_i_278_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.425 r  m_7segcon/r_in_reg[2]_i_286/O[0]
                         net (fo=2, routed)           0.482    17.907    m_7segcon_n_146
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.299    18.206 r  r_in[2]_i_276/O
                         net (fo=2, routed)           0.329    18.535    r_in[2]_i_276_n_0
    SLICE_X50Y127        LUT5 (Prop_lut5_I0_O)        0.124    18.659 r  r_in[2]_i_164/O
                         net (fo=2, routed)           0.494    19.153    r_in[2]_i_164_n_0
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.124    19.277 r  r_in[2]_i_168/O
                         net (fo=1, routed)           0.000    19.277    m_7segcon/r_val_reg[18]_7[3]
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.653 r  m_7segcon/r_in_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.009    19.662    m_7segcon/r_in_reg[2]_i_77_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.881 r  m_7segcon/r_in_reg[2]_i_159/O[0]
                         net (fo=2, routed)           0.491    20.372    m_7segcon_n_151
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.091 r  r_in_reg[2]_i_76/O[1]
                         net (fo=1, routed)           0.447    21.538    m_7segcon/r_val_reg[19]_63[1]
    SLICE_X48Y124        LUT5 (Prop_lut5_I4_O)        0.303    21.841 r  m_7segcon/r_in[2]_i_36/O
                         net (fo=1, routed)           0.000    21.841    m_7segcon/r_in[2]_i_36_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.242 r  m_7segcon/r_in_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.009    22.251    m_7segcon/r_in_reg[2]_i_12_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.473 f  m_7segcon/r_in_reg[2]_i_13/O[0]
                         net (fo=5, routed)           0.505    22.978    m_7segcon/r_in_reg[2]_i_13_n_7
    SLICE_X47Y125        LUT5 (Prop_lut5_I1_O)        0.299    23.277 f  m_7segcon/r_in[1]_i_4/O
                         net (fo=1, routed)           0.298    23.575    m_7segcon/r_in[1]_i_4_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I2_O)        0.124    23.699 r  m_7segcon/r_in[1]_i_1/O
                         net (fo=1, routed)           0.000    23.699    m_7segcon/p_0_out[1]
    SLICE_X45Y125        FDRE                                         r  m_7segcon/r_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.482    23.461    m_7segcon/clk_out1
    SLICE_X45Y125        FDRE                                         r  m_7segcon/r_in_reg[1]/C
                         clock pessimism              0.560    24.021    
                         clock uncertainty           -0.087    23.934    
    SLICE_X45Y125        FDRE (Setup_fdre_C_D)        0.031    23.965    m_7segcon/r_in_reg[1]
  -------------------------------------------------------------------
                         required time                         23.965    
                         arrival time                         -23.699    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.566ns  (logic 12.033ns (48.982%)  route 12.533ns (51.018%))
  Logic Levels:           42  (CARRY4=26 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 23.463 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.617    -0.923    m_7segcon/clk_out1
    SLICE_X43Y109        FDRE                                         r  m_7segcon/r_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  m_7segcon/r_val_reg[0]/Q
                         net (fo=189, routed)         0.914     0.447    m_7segcon/r_val[0]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.124     0.571 r  m_7segcon/r_in[2]_i_431/O
                         net (fo=3, routed)           0.632     1.202    m_7segcon/r_in[2]_i_431_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     1.598 r  m_7segcon/r_in_reg[2]_i_1062/CO[3]
                         net (fo=1, routed)           0.000     1.598    m_7segcon/r_in_reg[2]_i_1062_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.715 r  m_7segcon/r_in_reg[2]_i_872/CO[3]
                         net (fo=1, routed)           0.000     1.715    m_7segcon/r_in_reg[2]_i_872_n_0
    SLICE_X46Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.832 r  m_7segcon/r_in_reg[2]_i_648/CO[3]
                         net (fo=1, routed)           0.000     1.832    m_7segcon/r_in_reg[2]_i_648_n_0
    SLICE_X46Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.949 r  m_7segcon/r_in_reg[2]_i_594/CO[3]
                         net (fo=1, routed)           0.000     1.949    m_7segcon/r_in_reg[2]_i_594_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.066 r  m_7segcon/r_in_reg[2]_i_593/CO[3]
                         net (fo=1, routed)           0.000     2.066    m_7segcon/r_in_reg[2]_i_593_n_0
    SLICE_X46Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 f  m_7segcon/r_in_reg[2]_i_591/CO[3]
                         net (fo=24, routed)          1.498     3.681    m_7segcon/r_in_reg[2]_i_591_n_0
    SLICE_X48Y119        LUT3 (Prop_lut3_I0_O)        0.150     3.831 r  m_7segcon/r_in[2]_i_846/O
                         net (fo=43, routed)          0.915     4.746    m_7segcon/r_in[2]_i_846_n_0
    SLICE_X48Y115        LUT4 (Prop_lut4_I0_O)        0.332     5.078 r  m_7segcon/r_in[2]_i_962/O
                         net (fo=1, routed)           0.000     5.078    m_7segcon/r_in[2]_i_962_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.684 r  m_7segcon/r_in_reg[2]_i_737/O[3]
                         net (fo=2, routed)           0.588     6.272    m_7segcon/r_in_reg[2]_i_737_n_4
    SLICE_X51Y115        LUT3 (Prop_lut3_I0_O)        0.331     6.603 r  m_7segcon/r_in[2]_i_942/O
                         net (fo=2, routed)           0.594     7.197    m_7segcon/r_in[2]_i_942_n_0
    SLICE_X51Y116        LUT4 (Prop_lut4_I3_O)        0.332     7.529 r  m_7segcon/r_in[2]_i_946/O
                         net (fo=1, routed)           0.000     7.529    m_7segcon/r_in[2]_i_946_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.135 r  m_7segcon/r_in_reg[2]_i_729/O[3]
                         net (fo=10, routed)          0.754     8.889    m_7segcon/r_in_reg[2]_i_729_n_4
    SLICE_X52Y117        LUT2 (Prop_lut2_I0_O)        0.306     9.195 r  m_7segcon/r_in[2]_i_830/O
                         net (fo=1, routed)           0.000     9.195    m_7segcon/r_in[2]_i_830_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.745 r  m_7segcon/r_in_reg[2]_i_605/CO[3]
                         net (fo=1, routed)           0.000     9.745    m_7segcon/r_in_reg[2]_i_605_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.079 r  m_7segcon/r_in_reg[2]_i_390/O[1]
                         net (fo=3, routed)           0.654    10.732    m_7segcon/r_in_reg[2]_i_390_n_6
    SLICE_X53Y117        LUT3 (Prop_lut3_I1_O)        0.303    11.035 r  m_7segcon/r_in[2]_i_601/O
                         net (fo=1, routed)           0.000    11.035    m_7segcon/r_in[2]_i_601_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.436 r  m_7segcon/r_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    11.436    m_7segcon/r_in_reg[2]_i_389_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  m_7segcon/r_in_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000    11.550    m_7segcon/r_in_reg[2]_i_238_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  m_7segcon/r_in_reg[2]_i_139/CO[3]
                         net (fo=1, routed)           0.000    11.664    m_7segcon/r_in_reg[2]_i_139_n_0
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.892 r  m_7segcon/r_in_reg[2]_i_72/CO[2]
                         net (fo=63, routed)          0.615    12.508    m_7segcon/r_in_reg[2]_i_72_n_1
    SLICE_X53Y121        LUT4 (Prop_lut4_I1_O)        0.313    12.821 f  m_7segcon/r_in[2]_i_725/O
                         net (fo=31, routed)          0.867    13.688    m_7segcon/r_in1[7]
    SLICE_X55Y116        LUT6 (Prop_lut6_I0_O)        0.124    13.812 r  m_7segcon/r_in[2]_i_698/O
                         net (fo=2, routed)           0.486    14.298    m_7segcon/r_in[2]_i_698_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.824 r  m_7segcon/r_in_reg[2]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    14.824    m_7segcon/r_in_reg[2]_i_1083_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.938 r  m_7segcon/r_in_reg[2]_i_896/CO[3]
                         net (fo=1, routed)           0.000    14.938    m_7segcon/r_in_reg[2]_i_896_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.052 r  m_7segcon/r_in_reg[2]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.052    m_7segcon/r_in_reg[2]_i_664_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.166 r  m_7segcon/r_in_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000    15.166    m_7segcon/r_in_reg[2]_i_460_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.388 r  m_7segcon/r_in_reg[2]_i_718/O[0]
                         net (fo=3, routed)           0.504    15.892    m_7segcon/r_in_reg[2]_i_718_n_7
    SLICE_X53Y126        LUT5 (Prop_lut5_I0_O)        0.299    16.191 r  m_7segcon/r_in[2]_i_476/O
                         net (fo=1, routed)           0.505    16.696    m_7segcon/r_in[2]_i_476_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.203 r  m_7segcon/r_in_reg[2]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.203    m_7segcon/r_in_reg[2]_i_278_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.425 r  m_7segcon/r_in_reg[2]_i_286/O[0]
                         net (fo=2, routed)           0.482    17.907    m_7segcon_n_146
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.299    18.206 r  r_in[2]_i_276/O
                         net (fo=2, routed)           0.329    18.535    r_in[2]_i_276_n_0
    SLICE_X50Y127        LUT5 (Prop_lut5_I0_O)        0.124    18.659 r  r_in[2]_i_164/O
                         net (fo=2, routed)           0.494    19.153    r_in[2]_i_164_n_0
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.124    19.277 r  r_in[2]_i_168/O
                         net (fo=1, routed)           0.000    19.277    m_7segcon/r_val_reg[18]_7[3]
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.653 r  m_7segcon/r_in_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.009    19.662    m_7segcon/r_in_reg[2]_i_77_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.881 r  m_7segcon/r_in_reg[2]_i_159/O[0]
                         net (fo=2, routed)           0.491    20.372    m_7segcon_n_151
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.091 r  r_in_reg[2]_i_76/O[1]
                         net (fo=1, routed)           0.447    21.538    m_7segcon/r_val_reg[19]_63[1]
    SLICE_X48Y124        LUT5 (Prop_lut5_I4_O)        0.303    21.841 r  m_7segcon/r_in[2]_i_36/O
                         net (fo=1, routed)           0.000    21.841    m_7segcon/r_in[2]_i_36_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.242 r  m_7segcon/r_in_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.009    22.251    m_7segcon/r_in_reg[2]_i_12_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.473 f  m_7segcon/r_in_reg[2]_i_13/O[0]
                         net (fo=5, routed)           0.344    22.818    m_7segcon/r_in_reg[2]_i_13_n_7
    SLICE_X45Y125        LUT4 (Prop_lut4_I2_O)        0.299    23.117 f  m_7segcon/r_in[2]_i_3/O
                         net (fo=1, routed)           0.402    23.519    m_7segcon/r_in[2]_i_3_n_0
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    23.643 r  m_7segcon/r_in[2]_i_1/O
                         net (fo=1, routed)           0.000    23.643    m_7segcon/p_0_out[2]
    SLICE_X45Y126        FDRE                                         r  m_7segcon/r_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.484    23.463    m_7segcon/clk_out1
    SLICE_X45Y126        FDRE                                         r  m_7segcon/r_in_reg[2]/C
                         clock pessimism              0.560    24.023    
                         clock uncertainty           -0.087    23.936    
    SLICE_X45Y126        FDRE (Setup_fdre_C_D)        0.029    23.965    m_7segcon/r_in_reg[2]
  -------------------------------------------------------------------
                         required time                         23.965    
                         arrival time                         -23.643    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.879ns  (logic 7.421ns (41.508%)  route 10.458ns (58.492%))
  Logic Levels:           25  (CARRY4=14 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 23.464 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.621    -0.919    m_7segcon/clk_out1
    SLICE_X34Y111        FDRE                                         r  m_7segcon/r_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  m_7segcon/r_val_reg[7]/Q
                         net (fo=117, routed)         1.885     1.484    m_7segcon/r_val[7]
    SLICE_X45Y120        LUT3 (Prop_lut3_I1_O)        0.152     1.636 r  m_7segcon/r_in[0]_i_685/O
                         net (fo=2, routed)           0.870     2.506    m_7segcon/r_in[0]_i_685_n_0
    SLICE_X45Y120        LUT4 (Prop_lut4_I3_O)        0.326     2.832 r  m_7segcon/r_in[0]_i_689/O
                         net (fo=1, routed)           0.000     2.832    m_7segcon/r_in[0]_i_689_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.382 r  m_7segcon/r_in_reg[0]_i_619/CO[3]
                         net (fo=1, routed)           0.000     3.382    m_7segcon/r_in_reg[0]_i_619_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.716 r  m_7segcon/r_in_reg[0]_i_509/O[1]
                         net (fo=3, routed)           0.604     4.320    m_7segcon_n_385
    SLICE_X47Y121        LUT3 (Prop_lut3_I0_O)        0.303     4.623 r  r_in[0]_i_387/O
                         net (fo=1, routed)           0.502     5.125    m_7segcon/r_val_reg[8]_3[0]
    SLICE_X46Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.675 r  m_7segcon/r_in_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.675    m_7segcon/r_in_reg[0]_i_264_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.792 r  m_7segcon/r_in_reg[0]_i_155/CO[3]
                         net (fo=1, routed)           0.000     5.792    m_7segcon/r_in_reg[0]_i_155_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  m_7segcon/r_in_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.909    m_7segcon/r_in_reg[0]_i_76_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  m_7segcon/r_in_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.009     6.035    m_7segcon/r_in_reg[0]_i_28_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.350 r  m_7segcon/r_in_reg[0]_i_9/O[3]
                         net (fo=24, routed)          1.576     7.926    m_7segcon_n_435
    SLICE_X50Y127        LUT3 (Prop_lut3_I2_O)        0.307     8.233 r  r_in[3]_i_1735/O
                         net (fo=1, routed)           0.496     8.729    r_in[3]_i_1735_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.127 r  r_in_reg[3]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.127    r_in_reg[3]_i_1394_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  r_in_reg[3]_i_979/CO[3]
                         net (fo=1, routed)           0.000     9.241    r_in_reg[3]_i_979_n_0
    SLICE_X49Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.463 r  r_in_reg[3]_i_590/O[0]
                         net (fo=4, routed)           0.834    10.297    r_in_reg[3]_i_590_n_7
    SLICE_X47Y128        LUT3 (Prop_lut3_I0_O)        0.299    10.596 r  r_in[3]_i_978/O
                         net (fo=2, routed)           0.682    11.278    r_in[3]_i_978_n_0
    SLICE_X47Y128        LUT5 (Prop_lut5_I4_O)        0.124    11.402 r  r_in[3]_i_579/O
                         net (fo=2, routed)           0.574    11.976    r_in[3]_i_579_n_0
    SLICE_X48Y128        LUT6 (Prop_lut6_I0_O)        0.124    12.100 r  r_in[3]_i_583/O
                         net (fo=1, routed)           0.000    12.100    r_in[3]_i_583_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.501 r  r_in_reg[3]_i_347/CO[3]
                         net (fo=1, routed)           0.000    12.501    r_in_reg[3]_i_347_n_0
    SLICE_X48Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.814 r  r_in_reg[3]_i_181/O[3]
                         net (fo=3, routed)           0.940    13.753    r_in_reg[3]_i_181_n_4
    SLICE_X51Y130        LUT2 (Prop_lut2_I0_O)        0.306    14.059 r  r_in[3]_i_197/O
                         net (fo=1, routed)           0.000    14.059    m_7segcon/r_val_reg[19]_30[0]
    SLICE_X51Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.591 r  m_7segcon/r_in_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    14.591    m_7segcon/r_in_reg[3]_i_95_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.819 r  m_7segcon/r_in_reg[3]_i_33/CO[2]
                         net (fo=4, routed)           0.490    15.309    m_7segcon/r_in_reg[3]_i_33_n_1
    SLICE_X45Y131        LUT6 (Prop_lut6_I3_O)        0.313    15.622 r  m_7segcon/r_in[0]_i_5/O
                         net (fo=1, routed)           0.997    16.618    m_7segcon/r_in[0]_i_5_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.124    16.742 r  m_7segcon/r_in[0]_i_3/O
                         net (fo=1, routed)           0.000    16.742    m_7segcon/r_in[0]_i_3_n_0
    SLICE_X43Y127        MUXF7 (Prop_muxf7_I1_O)      0.217    16.959 r  m_7segcon/r_in_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    16.959    m_7segcon/p_0_out[0]
    SLICE_X43Y127        FDRE                                         r  m_7segcon/r_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.485    23.464    m_7segcon/clk_out1
    SLICE_X43Y127        FDRE                                         r  m_7segcon/r_in_reg[0]/C
                         clock pessimism              0.560    24.024    
                         clock uncertainty           -0.087    23.937    
    SLICE_X43Y127        FDRE (Setup_fdre_C_D)        0.064    24.001    m_7segcon/r_in_reg[0]
  -------------------------------------------------------------------
                         required time                         24.001    
                         arrival time                         -16.959    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             11.985ns  (required time - arrival time)
  Source:                 vram_read/memory_array_reg_4_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.616ns  (logic 3.917ns (31.048%)  route 8.699ns (68.952%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 23.556 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.858    -0.682    vram_read/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  vram_read/memory_array_reg_4_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.190 r  vram_read/memory_array_reg_4_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.255    vram_read/memory_array_reg_4_4_n_19
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.680 f  vram_read/memory_array_reg_5_4/DOADO[0]
                         net (fo=1, routed)           2.582     5.263    vram_read/memory_array_reg_5_4_n_52
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.387 f  vram_read/r_rgb[11]_i_22/O
                         net (fo=1, routed)           2.214     7.600    vram_read/r_rgb[11]_i_22_n_0
    SLICE_X12Y109        LUT6 (Prop_lut6_I4_O)        0.124     7.724 f  vram_read/r_rgb[11]_i_15/O
                         net (fo=1, routed)           2.110     9.834    vram_read/w_vram_data_out[4]
    SLICE_X62Y108        LUT6 (Prop_lut6_I5_O)        0.124     9.958 r  vram_read/r_rgb[11]_i_3/O
                         net (fo=6, routed)           0.603    10.561    vram_read/r_rgb[11]_i_3_n_0
    SLICE_X73Y108        LUT6 (Prop_lut6_I2_O)        0.124    10.685 r  vram_read/r_rgb[9]_i_2/O
                         net (fo=3, routed)           0.487    11.172    vram_read/r_rgb[9]_i_2_n_0
    SLICE_X73Y108        LUT3 (Prop_lut3_I2_O)        0.124    11.296 r  vram_read/r_rgb[9]_i_1/O
                         net (fo=1, routed)           0.637    11.934    vram_read_n_2
    SLICE_X76Y112        FDRE                                         r  r_rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.577    23.556    clk
    SLICE_X76Y112        FDRE                                         r  r_rgb_reg[9]/C
                         clock pessimism              0.480    24.037    
                         clock uncertainty           -0.087    23.949    
    SLICE_X76Y112        FDRE (Setup_fdre_C_D)       -0.031    23.918    r_rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         23.918    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                 11.985    

Slack (MET) :             12.038ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.393ns  (logic 6.086ns (49.107%)  route 6.307ns (50.893%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.763 r  frame/address0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.763    frame/address0_carry__1_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.086 r  frame/address0_carry__2/O[1]
                         net (fo=1, routed)           0.299     9.385    frame/vram_read/address0[13]
    SLICE_X60Y96         LUT5 (Prop_lut5_I0_O)        0.306     9.691 r  frame/vram_read/memory_array_reg_0_0_i_2__0/O
                         net (fo=2, routed)           1.787    11.478    frame/vram_read/address[13]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.087    24.081    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.515    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                         -11.478    
  -------------------------------------------------------------------
                         slack                                 12.038    

Slack (MET) :             12.141ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.290ns  (logic 5.962ns (48.509%)  route 6.328ns (51.491%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.961 r  frame/address0_carry__1/O[3]
                         net (fo=1, routed)           0.801     9.761    frame/vram_read/address0[11]
    SLICE_X59Y94         LUT5 (Prop_lut5_I0_O)        0.307    10.068 r  frame/vram_read/memory_array_reg_0_0_i_4/O
                         net (fo=2, routed)           1.306    11.375    frame/vram_read/address[11]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.087    24.081    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    23.515    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                 12.141    

Slack (MET) :             12.199ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.232ns  (logic 5.997ns (49.027%)  route 6.235ns (50.973%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.763 r  frame/address0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.763    frame/address0_carry__1_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.002 r  frame/address0_carry__2/O[2]
                         net (fo=1, routed)           0.303     9.304    frame/vram_read/address0[14]
    SLICE_X60Y96         LUT5 (Prop_lut5_I0_O)        0.301     9.605 r  frame/vram_read/memory_array_reg_0_0_i_1__0/O
                         net (fo=2, routed)           1.711    11.316    frame/vram_read/address[14]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.087    24.081    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    23.515    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                 12.199    

Slack (MET) :             12.215ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.216ns  (logic 5.880ns (48.134%)  route 6.336ns (51.866%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.885 r  frame/address0_carry__1/O[2]
                         net (fo=1, routed)           0.801     9.685    frame/vram_read/address0[10]
    SLICE_X59Y94         LUT5 (Prop_lut5_I0_O)        0.301     9.986 r  frame/vram_read/memory_array_reg_0_0_i_5/O
                         net (fo=2, routed)           1.314    11.300    frame/vram_read/address[10]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.087    24.081    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.515    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                 12.215    

Slack (MET) :             12.248ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.183ns  (logic 5.969ns (48.994%)  route 6.214ns (51.006%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.969 r  frame/address0_carry__1/O[1]
                         net (fo=1, routed)           0.645     9.614    frame/vram_read/address0[9]
    SLICE_X59Y94         LUT5 (Prop_lut5_I0_O)        0.306     9.920 r  frame/vram_read/memory_array_reg_0_0_i_6/O
                         net (fo=2, routed)           1.348    11.268    frame/vram_read/address[9]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.087    24.081    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    23.515    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                 12.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 r_frame_height_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_frame_height_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.371ns (69.307%)  route 0.164ns (30.693%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.565    -0.599    clk
    SLICE_X54Y99         FDRE                                         r  r_frame_height_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  r_frame_height_reg[7]/Q
                         net (fo=11, routed)          0.164    -0.272    r_score3[8]
    SLICE_X54Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.227 r  r_frame_height[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    rand_height/S[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.118 r  rand_height/r_frame_height_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    rand_height/r_frame_height_reg[7]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.064 r  rand_height/r_frame_height_reg[10]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.064    r_frame_height00_out[8]
    SLICE_X54Y100        FDSE                                         r  r_frame_height_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.828    -0.844    clk
    SLICE_X54Y100        FDSE                                         r  r_frame_height_reg[8]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.087    -0.248    
    SLICE_X54Y100        FDSE (Hold_fdse_C_D)         0.134    -0.114    r_frame_height_reg[8]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rand_width/r_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rand_width/r_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.730%)  route 0.103ns (42.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.566    -0.598    rand_width/clk_out1
    SLICE_X57Y98         FDRE                                         r  rand_width/r_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  rand_width/r_out_reg[0]/Q
                         net (fo=2, routed)           0.103    -0.354    rand_width/r_out_reg_n_0_[0]
    SLICE_X56Y98         FDRE                                         r  rand_width/r_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.836    -0.837    rand_width/clk_out1
    SLICE_X56Y98         FDRE                                         r  rand_width/r_out_reg[1]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.087    -0.498    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.085    -0.413    rand_width/r_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 r_frame_height_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_frame_height_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.384ns (70.035%)  route 0.164ns (29.965%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.565    -0.599    clk
    SLICE_X54Y99         FDRE                                         r  r_frame_height_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  r_frame_height_reg[7]/Q
                         net (fo=11, routed)          0.164    -0.272    r_score3[8]
    SLICE_X54Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.227 r  r_frame_height[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    rand_height/S[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.118 r  rand_height/r_frame_height_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    rand_height/r_frame_height_reg[7]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.051 r  rand_height/r_frame_height_reg[10]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.051    r_frame_height00_out[10]
    SLICE_X54Y100        FDRE                                         r  r_frame_height_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.828    -0.844    clk
    SLICE_X54Y100        FDRE                                         r  r_frame_height_reg[10]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.087    -0.248    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.114    r_frame_height_reg[10]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 r_rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.590    -0.574    clk
    SLICE_X74Y108        FDRE                                         r  r_rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  r_rgb_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.354    p_0_in[3]
    SLICE_X74Y108        FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.863    -0.810    clk
    SLICE_X74Y108        FDRE                                         r  vga_red_reg[3]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.087    -0.487    
    SLICE_X74Y108        FDRE (Hold_fdre_C_D)         0.060    -0.427    vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rand_width/r_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rand_width/r_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.771%)  route 0.063ns (23.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.566    -0.598    rand_width/clk_out1
    SLICE_X56Y98         FDRE                                         r  rand_width/r_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  rand_width/r_out_reg[3]/Q
                         net (fo=2, routed)           0.063    -0.371    rand_width/r_out_reg_n_0_[3]
    SLICE_X57Y98         LUT2 (Prop_lut2_I0_O)        0.045    -0.326 r  rand_width/r_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.326    rand_width/r_out[0]_i_1__0_n_0
    SLICE_X57Y98         FDRE                                         r  rand_width/r_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.836    -0.837    rand_width/clk_out1
    SLICE_X57Y98         FDRE                                         r  rand_width/r_out_reg[0]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.087    -0.498    
    SLICE_X57Y98         FDRE (Hold_fdre_C_D)         0.091    -0.407    rand_width/r_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 r_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.394ns (73.046%)  route 0.145ns (26.954%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.569    -0.595    clk
    SLICE_X64Y98         FDRE                                         r  r_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  r_cnt_reg[10]/Q
                         net (fo=3, routed)           0.145    -0.310    r_cnt_reg[10]
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.150 r  r_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.150    r_cnt_reg[8]_i_1__0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.111 r  r_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.110    r_cnt_reg[12]_i_1__0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.056 r  r_cnt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.056    r_cnt_reg[16]_i_1__0_n_7
    SLICE_X64Y100        FDRE                                         r  r_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.835    -0.838    clk
    SLICE_X64Y100        FDRE                                         r  r_cnt_reg[16]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.087    -0.242    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105    -0.137    r_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 r_tcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_tcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.371ns (65.239%)  route 0.198ns (34.761%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.567    -0.597    clk
    SLICE_X58Y99         FDRE                                         r  r_tcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  r_tcnt_reg[3]/Q
                         net (fo=3, routed)           0.197    -0.236    r_tcnt_reg[3]
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.082 r  r_tcnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.082    r_tcnt_reg[0]_i_3_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.029 r  r_tcnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.029    r_tcnt_reg[4]_i_1_n_7
    SLICE_X58Y100        FDRE                                         r  r_tcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.832    -0.841    clk
    SLICE_X58Y100        FDRE                                         r  r_tcnt_reg[4]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.087    -0.245    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.134    -0.111    r_tcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 r_frame_height_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_frame_height_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.407ns (71.241%)  route 0.164ns (28.759%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.565    -0.599    clk
    SLICE_X54Y99         FDRE                                         r  r_frame_height_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  r_frame_height_reg[7]/Q
                         net (fo=11, routed)          0.164    -0.272    r_score3[8]
    SLICE_X54Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.227 r  r_frame_height[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    rand_height/S[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.118 r  rand_height/r_frame_height_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    rand_height/r_frame_height_reg[7]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.028 r  rand_height/r_frame_height_reg[10]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.028    r_frame_height00_out[9]
    SLICE_X54Y100        FDRE                                         r  r_frame_height_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.828    -0.844    clk
    SLICE_X54Y100        FDRE                                         r  r_frame_height_reg[9]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.087    -0.248    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.114    r_frame_height_reg[9]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 m_7segcon/r_an_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.559    -0.605    m_7segcon/clk_out1
    SLICE_X14Y122        FDRE                                         r  m_7segcon/r_an_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  m_7segcon/r_an_reg[4]/Q
                         net (fo=1, routed)           0.099    -0.342    w_an[4]
    SLICE_X13Y121        FDRE                                         r  r_an_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.828    -0.845    clk
    SLICE_X13Y121        FDRE                                         r  r_an_reg[4]/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.087    -0.504    
    SLICE_X13Y121        FDRE (Hold_fdre_C_D)         0.070    -0.434    r_an_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 r_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.405ns (73.584%)  route 0.145ns (26.416%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.569    -0.595    clk
    SLICE_X64Y98         FDRE                                         r  r_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  r_cnt_reg[10]/Q
                         net (fo=3, routed)           0.145    -0.310    r_cnt_reg[10]
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.150 r  r_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.150    r_cnt_reg[8]_i_1__0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.111 r  r_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.110    r_cnt_reg[12]_i_1__0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.045 r  r_cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.045    r_cnt_reg[16]_i_1__0_n_5
    SLICE_X64Y100        FDRE                                         r  r_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.835    -0.838    clk
    SLICE_X64Y100        FDRE                                         r  r_cnt_reg[18]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.087    -0.242    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105    -0.137    r_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.747ns  (logic 12.157ns (49.126%)  route 12.590ns (50.874%))
  Logic Levels:           43  (CARRY4=26 LUT2=1 LUT3=5 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 23.463 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.617    -0.923    m_7segcon/clk_out1
    SLICE_X43Y109        FDRE                                         r  m_7segcon/r_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  m_7segcon/r_val_reg[0]/Q
                         net (fo=189, routed)         0.914     0.447    m_7segcon/r_val[0]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.124     0.571 r  m_7segcon/r_in[2]_i_431/O
                         net (fo=3, routed)           0.632     1.202    m_7segcon/r_in[2]_i_431_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     1.598 r  m_7segcon/r_in_reg[2]_i_1062/CO[3]
                         net (fo=1, routed)           0.000     1.598    m_7segcon/r_in_reg[2]_i_1062_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.715 r  m_7segcon/r_in_reg[2]_i_872/CO[3]
                         net (fo=1, routed)           0.000     1.715    m_7segcon/r_in_reg[2]_i_872_n_0
    SLICE_X46Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.832 r  m_7segcon/r_in_reg[2]_i_648/CO[3]
                         net (fo=1, routed)           0.000     1.832    m_7segcon/r_in_reg[2]_i_648_n_0
    SLICE_X46Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.949 r  m_7segcon/r_in_reg[2]_i_594/CO[3]
                         net (fo=1, routed)           0.000     1.949    m_7segcon/r_in_reg[2]_i_594_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.066 r  m_7segcon/r_in_reg[2]_i_593/CO[3]
                         net (fo=1, routed)           0.000     2.066    m_7segcon/r_in_reg[2]_i_593_n_0
    SLICE_X46Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 f  m_7segcon/r_in_reg[2]_i_591/CO[3]
                         net (fo=24, routed)          1.498     3.681    m_7segcon/r_in_reg[2]_i_591_n_0
    SLICE_X48Y119        LUT3 (Prop_lut3_I0_O)        0.150     3.831 r  m_7segcon/r_in[2]_i_846/O
                         net (fo=43, routed)          0.915     4.746    m_7segcon/r_in[2]_i_846_n_0
    SLICE_X48Y115        LUT4 (Prop_lut4_I0_O)        0.332     5.078 r  m_7segcon/r_in[2]_i_962/O
                         net (fo=1, routed)           0.000     5.078    m_7segcon/r_in[2]_i_962_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.684 r  m_7segcon/r_in_reg[2]_i_737/O[3]
                         net (fo=2, routed)           0.588     6.272    m_7segcon/r_in_reg[2]_i_737_n_4
    SLICE_X51Y115        LUT3 (Prop_lut3_I0_O)        0.331     6.603 r  m_7segcon/r_in[2]_i_942/O
                         net (fo=2, routed)           0.594     7.197    m_7segcon/r_in[2]_i_942_n_0
    SLICE_X51Y116        LUT4 (Prop_lut4_I3_O)        0.332     7.529 r  m_7segcon/r_in[2]_i_946/O
                         net (fo=1, routed)           0.000     7.529    m_7segcon/r_in[2]_i_946_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.135 r  m_7segcon/r_in_reg[2]_i_729/O[3]
                         net (fo=10, routed)          0.754     8.889    m_7segcon/r_in_reg[2]_i_729_n_4
    SLICE_X52Y117        LUT2 (Prop_lut2_I0_O)        0.306     9.195 r  m_7segcon/r_in[2]_i_830/O
                         net (fo=1, routed)           0.000     9.195    m_7segcon/r_in[2]_i_830_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.745 r  m_7segcon/r_in_reg[2]_i_605/CO[3]
                         net (fo=1, routed)           0.000     9.745    m_7segcon/r_in_reg[2]_i_605_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.079 r  m_7segcon/r_in_reg[2]_i_390/O[1]
                         net (fo=3, routed)           0.654    10.732    m_7segcon/r_in_reg[2]_i_390_n_6
    SLICE_X53Y117        LUT3 (Prop_lut3_I1_O)        0.303    11.035 r  m_7segcon/r_in[2]_i_601/O
                         net (fo=1, routed)           0.000    11.035    m_7segcon/r_in[2]_i_601_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.436 r  m_7segcon/r_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    11.436    m_7segcon/r_in_reg[2]_i_389_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  m_7segcon/r_in_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000    11.550    m_7segcon/r_in_reg[2]_i_238_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  m_7segcon/r_in_reg[2]_i_139/CO[3]
                         net (fo=1, routed)           0.000    11.664    m_7segcon/r_in_reg[2]_i_139_n_0
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.892 r  m_7segcon/r_in_reg[2]_i_72/CO[2]
                         net (fo=63, routed)          0.615    12.508    m_7segcon/r_in_reg[2]_i_72_n_1
    SLICE_X53Y121        LUT4 (Prop_lut4_I1_O)        0.313    12.821 f  m_7segcon/r_in[2]_i_725/O
                         net (fo=31, routed)          0.867    13.688    m_7segcon/r_in1[7]
    SLICE_X55Y116        LUT6 (Prop_lut6_I0_O)        0.124    13.812 r  m_7segcon/r_in[2]_i_698/O
                         net (fo=2, routed)           0.486    14.298    m_7segcon/r_in[2]_i_698_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.824 r  m_7segcon/r_in_reg[2]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    14.824    m_7segcon/r_in_reg[2]_i_1083_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.938 r  m_7segcon/r_in_reg[2]_i_896/CO[3]
                         net (fo=1, routed)           0.000    14.938    m_7segcon/r_in_reg[2]_i_896_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.052 r  m_7segcon/r_in_reg[2]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.052    m_7segcon/r_in_reg[2]_i_664_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.166 r  m_7segcon/r_in_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000    15.166    m_7segcon/r_in_reg[2]_i_460_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.388 r  m_7segcon/r_in_reg[2]_i_718/O[0]
                         net (fo=3, routed)           0.504    15.892    m_7segcon/r_in_reg[2]_i_718_n_7
    SLICE_X53Y126        LUT5 (Prop_lut5_I0_O)        0.299    16.191 r  m_7segcon/r_in[2]_i_476/O
                         net (fo=1, routed)           0.505    16.696    m_7segcon/r_in[2]_i_476_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.203 r  m_7segcon/r_in_reg[2]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.203    m_7segcon/r_in_reg[2]_i_278_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.425 r  m_7segcon/r_in_reg[2]_i_286/O[0]
                         net (fo=2, routed)           0.482    17.907    m_7segcon_n_146
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.299    18.206 r  r_in[2]_i_276/O
                         net (fo=2, routed)           0.329    18.535    r_in[2]_i_276_n_0
    SLICE_X50Y127        LUT5 (Prop_lut5_I0_O)        0.124    18.659 r  r_in[2]_i_164/O
                         net (fo=2, routed)           0.494    19.153    r_in[2]_i_164_n_0
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.124    19.277 r  r_in[2]_i_168/O
                         net (fo=1, routed)           0.000    19.277    m_7segcon/r_val_reg[18]_7[3]
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.653 r  m_7segcon/r_in_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.009    19.662    m_7segcon/r_in_reg[2]_i_77_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.881 r  m_7segcon/r_in_reg[2]_i_159/O[0]
                         net (fo=2, routed)           0.491    20.372    m_7segcon_n_151
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.091 r  r_in_reg[2]_i_76/O[1]
                         net (fo=1, routed)           0.447    21.538    m_7segcon/r_val_reg[19]_63[1]
    SLICE_X48Y124        LUT5 (Prop_lut5_I4_O)        0.303    21.841 r  m_7segcon/r_in[2]_i_36/O
                         net (fo=1, routed)           0.000    21.841    m_7segcon/r_in[2]_i_36_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.242 r  m_7segcon/r_in_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.009    22.251    m_7segcon/r_in_reg[2]_i_12_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.473 r  m_7segcon/r_in_reg[2]_i_13/O[0]
                         net (fo=5, routed)           0.341    22.815    m_7segcon/r_in_reg[2]_i_13_n_7
    SLICE_X45Y125        LUT6 (Prop_lut6_I5_O)        0.299    23.114 r  m_7segcon/r_in[3]_i_16/O
                         net (fo=1, routed)           0.300    23.414    m_7segcon/r_in[3]_i_16_n_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I5_O)        0.124    23.538 r  m_7segcon/r_in[3]_i_3/O
                         net (fo=1, routed)           0.162    23.699    m_7segcon/r_in[3]_i_3_n_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I1_O)        0.124    23.823 r  m_7segcon/r_in[3]_i_1/O
                         net (fo=1, routed)           0.000    23.823    m_7segcon/p_0_out[3]
    SLICE_X44Y126        FDRE                                         r  m_7segcon/r_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.484    23.463    m_7segcon/clk_out1
    SLICE_X44Y126        FDRE                                         r  m_7segcon/r_in_reg[3]/C
                         clock pessimism              0.560    24.023    
                         clock uncertainty           -0.087    23.936    
    SLICE_X44Y126        FDRE (Setup_fdre_C_D)        0.029    23.965    m_7segcon/r_in_reg[3]
  -------------------------------------------------------------------
                         required time                         23.965    
                         arrival time                         -23.823    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.622ns  (logic 12.033ns (48.871%)  route 12.589ns (51.129%))
  Logic Levels:           42  (CARRY4=26 LUT2=1 LUT3=5 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 23.461 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.617    -0.923    m_7segcon/clk_out1
    SLICE_X43Y109        FDRE                                         r  m_7segcon/r_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  m_7segcon/r_val_reg[0]/Q
                         net (fo=189, routed)         0.914     0.447    m_7segcon/r_val[0]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.124     0.571 r  m_7segcon/r_in[2]_i_431/O
                         net (fo=3, routed)           0.632     1.202    m_7segcon/r_in[2]_i_431_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     1.598 r  m_7segcon/r_in_reg[2]_i_1062/CO[3]
                         net (fo=1, routed)           0.000     1.598    m_7segcon/r_in_reg[2]_i_1062_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.715 r  m_7segcon/r_in_reg[2]_i_872/CO[3]
                         net (fo=1, routed)           0.000     1.715    m_7segcon/r_in_reg[2]_i_872_n_0
    SLICE_X46Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.832 r  m_7segcon/r_in_reg[2]_i_648/CO[3]
                         net (fo=1, routed)           0.000     1.832    m_7segcon/r_in_reg[2]_i_648_n_0
    SLICE_X46Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.949 r  m_7segcon/r_in_reg[2]_i_594/CO[3]
                         net (fo=1, routed)           0.000     1.949    m_7segcon/r_in_reg[2]_i_594_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.066 r  m_7segcon/r_in_reg[2]_i_593/CO[3]
                         net (fo=1, routed)           0.000     2.066    m_7segcon/r_in_reg[2]_i_593_n_0
    SLICE_X46Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 f  m_7segcon/r_in_reg[2]_i_591/CO[3]
                         net (fo=24, routed)          1.498     3.681    m_7segcon/r_in_reg[2]_i_591_n_0
    SLICE_X48Y119        LUT3 (Prop_lut3_I0_O)        0.150     3.831 r  m_7segcon/r_in[2]_i_846/O
                         net (fo=43, routed)          0.915     4.746    m_7segcon/r_in[2]_i_846_n_0
    SLICE_X48Y115        LUT4 (Prop_lut4_I0_O)        0.332     5.078 r  m_7segcon/r_in[2]_i_962/O
                         net (fo=1, routed)           0.000     5.078    m_7segcon/r_in[2]_i_962_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.684 r  m_7segcon/r_in_reg[2]_i_737/O[3]
                         net (fo=2, routed)           0.588     6.272    m_7segcon/r_in_reg[2]_i_737_n_4
    SLICE_X51Y115        LUT3 (Prop_lut3_I0_O)        0.331     6.603 r  m_7segcon/r_in[2]_i_942/O
                         net (fo=2, routed)           0.594     7.197    m_7segcon/r_in[2]_i_942_n_0
    SLICE_X51Y116        LUT4 (Prop_lut4_I3_O)        0.332     7.529 r  m_7segcon/r_in[2]_i_946/O
                         net (fo=1, routed)           0.000     7.529    m_7segcon/r_in[2]_i_946_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.135 r  m_7segcon/r_in_reg[2]_i_729/O[3]
                         net (fo=10, routed)          0.754     8.889    m_7segcon/r_in_reg[2]_i_729_n_4
    SLICE_X52Y117        LUT2 (Prop_lut2_I0_O)        0.306     9.195 r  m_7segcon/r_in[2]_i_830/O
                         net (fo=1, routed)           0.000     9.195    m_7segcon/r_in[2]_i_830_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.745 r  m_7segcon/r_in_reg[2]_i_605/CO[3]
                         net (fo=1, routed)           0.000     9.745    m_7segcon/r_in_reg[2]_i_605_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.079 r  m_7segcon/r_in_reg[2]_i_390/O[1]
                         net (fo=3, routed)           0.654    10.732    m_7segcon/r_in_reg[2]_i_390_n_6
    SLICE_X53Y117        LUT3 (Prop_lut3_I1_O)        0.303    11.035 r  m_7segcon/r_in[2]_i_601/O
                         net (fo=1, routed)           0.000    11.035    m_7segcon/r_in[2]_i_601_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.436 r  m_7segcon/r_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    11.436    m_7segcon/r_in_reg[2]_i_389_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  m_7segcon/r_in_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000    11.550    m_7segcon/r_in_reg[2]_i_238_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  m_7segcon/r_in_reg[2]_i_139/CO[3]
                         net (fo=1, routed)           0.000    11.664    m_7segcon/r_in_reg[2]_i_139_n_0
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.892 r  m_7segcon/r_in_reg[2]_i_72/CO[2]
                         net (fo=63, routed)          0.615    12.508    m_7segcon/r_in_reg[2]_i_72_n_1
    SLICE_X53Y121        LUT4 (Prop_lut4_I1_O)        0.313    12.821 f  m_7segcon/r_in[2]_i_725/O
                         net (fo=31, routed)          0.867    13.688    m_7segcon/r_in1[7]
    SLICE_X55Y116        LUT6 (Prop_lut6_I0_O)        0.124    13.812 r  m_7segcon/r_in[2]_i_698/O
                         net (fo=2, routed)           0.486    14.298    m_7segcon/r_in[2]_i_698_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.824 r  m_7segcon/r_in_reg[2]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    14.824    m_7segcon/r_in_reg[2]_i_1083_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.938 r  m_7segcon/r_in_reg[2]_i_896/CO[3]
                         net (fo=1, routed)           0.000    14.938    m_7segcon/r_in_reg[2]_i_896_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.052 r  m_7segcon/r_in_reg[2]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.052    m_7segcon/r_in_reg[2]_i_664_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.166 r  m_7segcon/r_in_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000    15.166    m_7segcon/r_in_reg[2]_i_460_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.388 r  m_7segcon/r_in_reg[2]_i_718/O[0]
                         net (fo=3, routed)           0.504    15.892    m_7segcon/r_in_reg[2]_i_718_n_7
    SLICE_X53Y126        LUT5 (Prop_lut5_I0_O)        0.299    16.191 r  m_7segcon/r_in[2]_i_476/O
                         net (fo=1, routed)           0.505    16.696    m_7segcon/r_in[2]_i_476_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.203 r  m_7segcon/r_in_reg[2]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.203    m_7segcon/r_in_reg[2]_i_278_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.425 r  m_7segcon/r_in_reg[2]_i_286/O[0]
                         net (fo=2, routed)           0.482    17.907    m_7segcon_n_146
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.299    18.206 r  r_in[2]_i_276/O
                         net (fo=2, routed)           0.329    18.535    r_in[2]_i_276_n_0
    SLICE_X50Y127        LUT5 (Prop_lut5_I0_O)        0.124    18.659 r  r_in[2]_i_164/O
                         net (fo=2, routed)           0.494    19.153    r_in[2]_i_164_n_0
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.124    19.277 r  r_in[2]_i_168/O
                         net (fo=1, routed)           0.000    19.277    m_7segcon/r_val_reg[18]_7[3]
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.653 r  m_7segcon/r_in_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.009    19.662    m_7segcon/r_in_reg[2]_i_77_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.881 r  m_7segcon/r_in_reg[2]_i_159/O[0]
                         net (fo=2, routed)           0.491    20.372    m_7segcon_n_151
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.091 r  r_in_reg[2]_i_76/O[1]
                         net (fo=1, routed)           0.447    21.538    m_7segcon/r_val_reg[19]_63[1]
    SLICE_X48Y124        LUT5 (Prop_lut5_I4_O)        0.303    21.841 r  m_7segcon/r_in[2]_i_36/O
                         net (fo=1, routed)           0.000    21.841    m_7segcon/r_in[2]_i_36_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.242 r  m_7segcon/r_in_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.009    22.251    m_7segcon/r_in_reg[2]_i_12_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.473 f  m_7segcon/r_in_reg[2]_i_13/O[0]
                         net (fo=5, routed)           0.505    22.978    m_7segcon/r_in_reg[2]_i_13_n_7
    SLICE_X47Y125        LUT5 (Prop_lut5_I1_O)        0.299    23.277 f  m_7segcon/r_in[1]_i_4/O
                         net (fo=1, routed)           0.298    23.575    m_7segcon/r_in[1]_i_4_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I2_O)        0.124    23.699 r  m_7segcon/r_in[1]_i_1/O
                         net (fo=1, routed)           0.000    23.699    m_7segcon/p_0_out[1]
    SLICE_X45Y125        FDRE                                         r  m_7segcon/r_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.482    23.461    m_7segcon/clk_out1
    SLICE_X45Y125        FDRE                                         r  m_7segcon/r_in_reg[1]/C
                         clock pessimism              0.560    24.021    
                         clock uncertainty           -0.087    23.934    
    SLICE_X45Y125        FDRE (Setup_fdre_C_D)        0.031    23.965    m_7segcon/r_in_reg[1]
  -------------------------------------------------------------------
                         required time                         23.965    
                         arrival time                         -23.699    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.566ns  (logic 12.033ns (48.982%)  route 12.533ns (51.018%))
  Logic Levels:           42  (CARRY4=26 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 23.463 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.617    -0.923    m_7segcon/clk_out1
    SLICE_X43Y109        FDRE                                         r  m_7segcon/r_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  m_7segcon/r_val_reg[0]/Q
                         net (fo=189, routed)         0.914     0.447    m_7segcon/r_val[0]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.124     0.571 r  m_7segcon/r_in[2]_i_431/O
                         net (fo=3, routed)           0.632     1.202    m_7segcon/r_in[2]_i_431_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     1.598 r  m_7segcon/r_in_reg[2]_i_1062/CO[3]
                         net (fo=1, routed)           0.000     1.598    m_7segcon/r_in_reg[2]_i_1062_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.715 r  m_7segcon/r_in_reg[2]_i_872/CO[3]
                         net (fo=1, routed)           0.000     1.715    m_7segcon/r_in_reg[2]_i_872_n_0
    SLICE_X46Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.832 r  m_7segcon/r_in_reg[2]_i_648/CO[3]
                         net (fo=1, routed)           0.000     1.832    m_7segcon/r_in_reg[2]_i_648_n_0
    SLICE_X46Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.949 r  m_7segcon/r_in_reg[2]_i_594/CO[3]
                         net (fo=1, routed)           0.000     1.949    m_7segcon/r_in_reg[2]_i_594_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.066 r  m_7segcon/r_in_reg[2]_i_593/CO[3]
                         net (fo=1, routed)           0.000     2.066    m_7segcon/r_in_reg[2]_i_593_n_0
    SLICE_X46Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 f  m_7segcon/r_in_reg[2]_i_591/CO[3]
                         net (fo=24, routed)          1.498     3.681    m_7segcon/r_in_reg[2]_i_591_n_0
    SLICE_X48Y119        LUT3 (Prop_lut3_I0_O)        0.150     3.831 r  m_7segcon/r_in[2]_i_846/O
                         net (fo=43, routed)          0.915     4.746    m_7segcon/r_in[2]_i_846_n_0
    SLICE_X48Y115        LUT4 (Prop_lut4_I0_O)        0.332     5.078 r  m_7segcon/r_in[2]_i_962/O
                         net (fo=1, routed)           0.000     5.078    m_7segcon/r_in[2]_i_962_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.684 r  m_7segcon/r_in_reg[2]_i_737/O[3]
                         net (fo=2, routed)           0.588     6.272    m_7segcon/r_in_reg[2]_i_737_n_4
    SLICE_X51Y115        LUT3 (Prop_lut3_I0_O)        0.331     6.603 r  m_7segcon/r_in[2]_i_942/O
                         net (fo=2, routed)           0.594     7.197    m_7segcon/r_in[2]_i_942_n_0
    SLICE_X51Y116        LUT4 (Prop_lut4_I3_O)        0.332     7.529 r  m_7segcon/r_in[2]_i_946/O
                         net (fo=1, routed)           0.000     7.529    m_7segcon/r_in[2]_i_946_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.135 r  m_7segcon/r_in_reg[2]_i_729/O[3]
                         net (fo=10, routed)          0.754     8.889    m_7segcon/r_in_reg[2]_i_729_n_4
    SLICE_X52Y117        LUT2 (Prop_lut2_I0_O)        0.306     9.195 r  m_7segcon/r_in[2]_i_830/O
                         net (fo=1, routed)           0.000     9.195    m_7segcon/r_in[2]_i_830_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.745 r  m_7segcon/r_in_reg[2]_i_605/CO[3]
                         net (fo=1, routed)           0.000     9.745    m_7segcon/r_in_reg[2]_i_605_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.079 r  m_7segcon/r_in_reg[2]_i_390/O[1]
                         net (fo=3, routed)           0.654    10.732    m_7segcon/r_in_reg[2]_i_390_n_6
    SLICE_X53Y117        LUT3 (Prop_lut3_I1_O)        0.303    11.035 r  m_7segcon/r_in[2]_i_601/O
                         net (fo=1, routed)           0.000    11.035    m_7segcon/r_in[2]_i_601_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.436 r  m_7segcon/r_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    11.436    m_7segcon/r_in_reg[2]_i_389_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  m_7segcon/r_in_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           0.000    11.550    m_7segcon/r_in_reg[2]_i_238_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  m_7segcon/r_in_reg[2]_i_139/CO[3]
                         net (fo=1, routed)           0.000    11.664    m_7segcon/r_in_reg[2]_i_139_n_0
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.892 r  m_7segcon/r_in_reg[2]_i_72/CO[2]
                         net (fo=63, routed)          0.615    12.508    m_7segcon/r_in_reg[2]_i_72_n_1
    SLICE_X53Y121        LUT4 (Prop_lut4_I1_O)        0.313    12.821 f  m_7segcon/r_in[2]_i_725/O
                         net (fo=31, routed)          0.867    13.688    m_7segcon/r_in1[7]
    SLICE_X55Y116        LUT6 (Prop_lut6_I0_O)        0.124    13.812 r  m_7segcon/r_in[2]_i_698/O
                         net (fo=2, routed)           0.486    14.298    m_7segcon/r_in[2]_i_698_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.824 r  m_7segcon/r_in_reg[2]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    14.824    m_7segcon/r_in_reg[2]_i_1083_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.938 r  m_7segcon/r_in_reg[2]_i_896/CO[3]
                         net (fo=1, routed)           0.000    14.938    m_7segcon/r_in_reg[2]_i_896_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.052 r  m_7segcon/r_in_reg[2]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.052    m_7segcon/r_in_reg[2]_i_664_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.166 r  m_7segcon/r_in_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000    15.166    m_7segcon/r_in_reg[2]_i_460_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.388 r  m_7segcon/r_in_reg[2]_i_718/O[0]
                         net (fo=3, routed)           0.504    15.892    m_7segcon/r_in_reg[2]_i_718_n_7
    SLICE_X53Y126        LUT5 (Prop_lut5_I0_O)        0.299    16.191 r  m_7segcon/r_in[2]_i_476/O
                         net (fo=1, routed)           0.505    16.696    m_7segcon/r_in[2]_i_476_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.203 r  m_7segcon/r_in_reg[2]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.203    m_7segcon/r_in_reg[2]_i_278_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.425 r  m_7segcon/r_in_reg[2]_i_286/O[0]
                         net (fo=2, routed)           0.482    17.907    m_7segcon_n_146
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.299    18.206 r  r_in[2]_i_276/O
                         net (fo=2, routed)           0.329    18.535    r_in[2]_i_276_n_0
    SLICE_X50Y127        LUT5 (Prop_lut5_I0_O)        0.124    18.659 r  r_in[2]_i_164/O
                         net (fo=2, routed)           0.494    19.153    r_in[2]_i_164_n_0
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.124    19.277 r  r_in[2]_i_168/O
                         net (fo=1, routed)           0.000    19.277    m_7segcon/r_val_reg[18]_7[3]
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.653 r  m_7segcon/r_in_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.009    19.662    m_7segcon/r_in_reg[2]_i_77_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.881 r  m_7segcon/r_in_reg[2]_i_159/O[0]
                         net (fo=2, routed)           0.491    20.372    m_7segcon_n_151
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.091 r  r_in_reg[2]_i_76/O[1]
                         net (fo=1, routed)           0.447    21.538    m_7segcon/r_val_reg[19]_63[1]
    SLICE_X48Y124        LUT5 (Prop_lut5_I4_O)        0.303    21.841 r  m_7segcon/r_in[2]_i_36/O
                         net (fo=1, routed)           0.000    21.841    m_7segcon/r_in[2]_i_36_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.242 r  m_7segcon/r_in_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.009    22.251    m_7segcon/r_in_reg[2]_i_12_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.473 f  m_7segcon/r_in_reg[2]_i_13/O[0]
                         net (fo=5, routed)           0.344    22.818    m_7segcon/r_in_reg[2]_i_13_n_7
    SLICE_X45Y125        LUT4 (Prop_lut4_I2_O)        0.299    23.117 f  m_7segcon/r_in[2]_i_3/O
                         net (fo=1, routed)           0.402    23.519    m_7segcon/r_in[2]_i_3_n_0
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    23.643 r  m_7segcon/r_in[2]_i_1/O
                         net (fo=1, routed)           0.000    23.643    m_7segcon/p_0_out[2]
    SLICE_X45Y126        FDRE                                         r  m_7segcon/r_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.484    23.463    m_7segcon/clk_out1
    SLICE_X45Y126        FDRE                                         r  m_7segcon/r_in_reg[2]/C
                         clock pessimism              0.560    24.023    
                         clock uncertainty           -0.087    23.936    
    SLICE_X45Y126        FDRE (Setup_fdre_C_D)        0.029    23.965    m_7segcon/r_in_reg[2]
  -------------------------------------------------------------------
                         required time                         23.965    
                         arrival time                         -23.643    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.879ns  (logic 7.421ns (41.508%)  route 10.458ns (58.492%))
  Logic Levels:           25  (CARRY4=14 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 23.464 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.621    -0.919    m_7segcon/clk_out1
    SLICE_X34Y111        FDRE                                         r  m_7segcon/r_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  m_7segcon/r_val_reg[7]/Q
                         net (fo=117, routed)         1.885     1.484    m_7segcon/r_val[7]
    SLICE_X45Y120        LUT3 (Prop_lut3_I1_O)        0.152     1.636 r  m_7segcon/r_in[0]_i_685/O
                         net (fo=2, routed)           0.870     2.506    m_7segcon/r_in[0]_i_685_n_0
    SLICE_X45Y120        LUT4 (Prop_lut4_I3_O)        0.326     2.832 r  m_7segcon/r_in[0]_i_689/O
                         net (fo=1, routed)           0.000     2.832    m_7segcon/r_in[0]_i_689_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.382 r  m_7segcon/r_in_reg[0]_i_619/CO[3]
                         net (fo=1, routed)           0.000     3.382    m_7segcon/r_in_reg[0]_i_619_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.716 r  m_7segcon/r_in_reg[0]_i_509/O[1]
                         net (fo=3, routed)           0.604     4.320    m_7segcon_n_385
    SLICE_X47Y121        LUT3 (Prop_lut3_I0_O)        0.303     4.623 r  r_in[0]_i_387/O
                         net (fo=1, routed)           0.502     5.125    m_7segcon/r_val_reg[8]_3[0]
    SLICE_X46Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.675 r  m_7segcon/r_in_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.675    m_7segcon/r_in_reg[0]_i_264_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.792 r  m_7segcon/r_in_reg[0]_i_155/CO[3]
                         net (fo=1, routed)           0.000     5.792    m_7segcon/r_in_reg[0]_i_155_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  m_7segcon/r_in_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.909    m_7segcon/r_in_reg[0]_i_76_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  m_7segcon/r_in_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.009     6.035    m_7segcon/r_in_reg[0]_i_28_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.350 r  m_7segcon/r_in_reg[0]_i_9/O[3]
                         net (fo=24, routed)          1.576     7.926    m_7segcon_n_435
    SLICE_X50Y127        LUT3 (Prop_lut3_I2_O)        0.307     8.233 r  r_in[3]_i_1735/O
                         net (fo=1, routed)           0.496     8.729    r_in[3]_i_1735_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.127 r  r_in_reg[3]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.127    r_in_reg[3]_i_1394_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  r_in_reg[3]_i_979/CO[3]
                         net (fo=1, routed)           0.000     9.241    r_in_reg[3]_i_979_n_0
    SLICE_X49Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.463 r  r_in_reg[3]_i_590/O[0]
                         net (fo=4, routed)           0.834    10.297    r_in_reg[3]_i_590_n_7
    SLICE_X47Y128        LUT3 (Prop_lut3_I0_O)        0.299    10.596 r  r_in[3]_i_978/O
                         net (fo=2, routed)           0.682    11.278    r_in[3]_i_978_n_0
    SLICE_X47Y128        LUT5 (Prop_lut5_I4_O)        0.124    11.402 r  r_in[3]_i_579/O
                         net (fo=2, routed)           0.574    11.976    r_in[3]_i_579_n_0
    SLICE_X48Y128        LUT6 (Prop_lut6_I0_O)        0.124    12.100 r  r_in[3]_i_583/O
                         net (fo=1, routed)           0.000    12.100    r_in[3]_i_583_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.501 r  r_in_reg[3]_i_347/CO[3]
                         net (fo=1, routed)           0.000    12.501    r_in_reg[3]_i_347_n_0
    SLICE_X48Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.814 r  r_in_reg[3]_i_181/O[3]
                         net (fo=3, routed)           0.940    13.753    r_in_reg[3]_i_181_n_4
    SLICE_X51Y130        LUT2 (Prop_lut2_I0_O)        0.306    14.059 r  r_in[3]_i_197/O
                         net (fo=1, routed)           0.000    14.059    m_7segcon/r_val_reg[19]_30[0]
    SLICE_X51Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.591 r  m_7segcon/r_in_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    14.591    m_7segcon/r_in_reg[3]_i_95_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.819 r  m_7segcon/r_in_reg[3]_i_33/CO[2]
                         net (fo=4, routed)           0.490    15.309    m_7segcon/r_in_reg[3]_i_33_n_1
    SLICE_X45Y131        LUT6 (Prop_lut6_I3_O)        0.313    15.622 r  m_7segcon/r_in[0]_i_5/O
                         net (fo=1, routed)           0.997    16.618    m_7segcon/r_in[0]_i_5_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.124    16.742 r  m_7segcon/r_in[0]_i_3/O
                         net (fo=1, routed)           0.000    16.742    m_7segcon/r_in[0]_i_3_n_0
    SLICE_X43Y127        MUXF7 (Prop_muxf7_I1_O)      0.217    16.959 r  m_7segcon/r_in_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    16.959    m_7segcon/p_0_out[0]
    SLICE_X43Y127        FDRE                                         r  m_7segcon/r_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.485    23.464    m_7segcon/clk_out1
    SLICE_X43Y127        FDRE                                         r  m_7segcon/r_in_reg[0]/C
                         clock pessimism              0.560    24.024    
                         clock uncertainty           -0.087    23.937    
    SLICE_X43Y127        FDRE (Setup_fdre_C_D)        0.064    24.001    m_7segcon/r_in_reg[0]
  -------------------------------------------------------------------
                         required time                         24.001    
                         arrival time                         -16.959    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             11.985ns  (required time - arrival time)
  Source:                 vram_read/memory_array_reg_4_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.616ns  (logic 3.917ns (31.048%)  route 8.699ns (68.952%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 23.556 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.858    -0.682    vram_read/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  vram_read/memory_array_reg_4_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.190 r  vram_read/memory_array_reg_4_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.255    vram_read/memory_array_reg_4_4_n_19
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.680 f  vram_read/memory_array_reg_5_4/DOADO[0]
                         net (fo=1, routed)           2.582     5.263    vram_read/memory_array_reg_5_4_n_52
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.387 f  vram_read/r_rgb[11]_i_22/O
                         net (fo=1, routed)           2.214     7.600    vram_read/r_rgb[11]_i_22_n_0
    SLICE_X12Y109        LUT6 (Prop_lut6_I4_O)        0.124     7.724 f  vram_read/r_rgb[11]_i_15/O
                         net (fo=1, routed)           2.110     9.834    vram_read/w_vram_data_out[4]
    SLICE_X62Y108        LUT6 (Prop_lut6_I5_O)        0.124     9.958 r  vram_read/r_rgb[11]_i_3/O
                         net (fo=6, routed)           0.603    10.561    vram_read/r_rgb[11]_i_3_n_0
    SLICE_X73Y108        LUT6 (Prop_lut6_I2_O)        0.124    10.685 r  vram_read/r_rgb[9]_i_2/O
                         net (fo=3, routed)           0.487    11.172    vram_read/r_rgb[9]_i_2_n_0
    SLICE_X73Y108        LUT3 (Prop_lut3_I2_O)        0.124    11.296 r  vram_read/r_rgb[9]_i_1/O
                         net (fo=1, routed)           0.637    11.934    vram_read_n_2
    SLICE_X76Y112        FDRE                                         r  r_rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.577    23.556    clk
    SLICE_X76Y112        FDRE                                         r  r_rgb_reg[9]/C
                         clock pessimism              0.480    24.037    
                         clock uncertainty           -0.087    23.949    
    SLICE_X76Y112        FDRE (Setup_fdre_C_D)       -0.031    23.918    r_rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         23.918    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                 11.985    

Slack (MET) :             12.038ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.393ns  (logic 6.086ns (49.107%)  route 6.307ns (50.893%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.763 r  frame/address0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.763    frame/address0_carry__1_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.086 r  frame/address0_carry__2/O[1]
                         net (fo=1, routed)           0.299     9.385    frame/vram_read/address0[13]
    SLICE_X60Y96         LUT5 (Prop_lut5_I0_O)        0.306     9.691 r  frame/vram_read/memory_array_reg_0_0_i_2__0/O
                         net (fo=2, routed)           1.787    11.478    frame/vram_read/address[13]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.087    24.081    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.515    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                         -11.478    
  -------------------------------------------------------------------
                         slack                                 12.038    

Slack (MET) :             12.141ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.290ns  (logic 5.962ns (48.509%)  route 6.328ns (51.491%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.961 r  frame/address0_carry__1/O[3]
                         net (fo=1, routed)           0.801     9.761    frame/vram_read/address0[11]
    SLICE_X59Y94         LUT5 (Prop_lut5_I0_O)        0.307    10.068 r  frame/vram_read/memory_array_reg_0_0_i_4/O
                         net (fo=2, routed)           1.306    11.375    frame/vram_read/address[11]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.087    24.081    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    23.515    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                 12.141    

Slack (MET) :             12.199ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.232ns  (logic 5.997ns (49.027%)  route 6.235ns (50.973%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.763 r  frame/address0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.763    frame/address0_carry__1_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.002 r  frame/address0_carry__2/O[2]
                         net (fo=1, routed)           0.303     9.304    frame/vram_read/address0[14]
    SLICE_X60Y96         LUT5 (Prop_lut5_I0_O)        0.301     9.605 r  frame/vram_read/memory_array_reg_0_0_i_1__0/O
                         net (fo=2, routed)           1.711    11.316    frame/vram_read/address[14]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.087    24.081    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    23.515    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                 12.199    

Slack (MET) :             12.215ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.216ns  (logic 5.880ns (48.134%)  route 6.336ns (51.866%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.885 r  frame/address0_carry__1/O[2]
                         net (fo=1, routed)           0.801     9.685    frame/vram_read/address0[10]
    SLICE_X59Y94         LUT5 (Prop_lut5_I0_O)        0.301     9.986 r  frame/vram_read/memory_array_reg_0_0_i_5/O
                         net (fo=2, routed)           1.314    11.300    frame/vram_read/address[10]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.087    24.081    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.515    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                 12.215    

Slack (MET) :             12.248ns  (required time - arrival time)
  Source:                 r_draw_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.183ns  (logic 5.969ns (48.994%)  route 6.214ns (51.006%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.624    -0.916    clk
    SLICE_X53Y92         FDRE                                         r  r_draw_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  r_draw_y_reg[5]/Q
                         net (fo=15, routed)          1.162     0.665    frame/Q[5]
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.299     0.964 f  frame/address2_i_11/O
                         net (fo=3, routed)           0.818     1.782    frame/address2_i_11_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.906 r  frame/address2_i_1/O
                         net (fo=4, routed)           0.899     2.805    frame/A[14]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.646 r  frame/address2/P[4]
                         net (fo=3, routed)           1.343     7.989    frame/vram_read/P[4]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.113 r  frame/vram_read/address0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.113    frame/vram_read_n_56
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.646 r  frame/address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    frame/address0_carry__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.969 r  frame/address0_carry__1/O[1]
                         net (fo=1, routed)           0.645     9.614    frame/vram_read/address0[9]
    SLICE_X59Y94         LUT5 (Prop_lut5_I0_O)        0.306     9.920 r  frame/vram_read/memory_array_reg_0_0_i_6/O
                         net (fo=2, routed)           1.348    11.268    frame/vram_read/address[9]
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         1.630    23.609    frame/vram_read/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  frame/vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.559    24.169    
                         clock uncertainty           -0.087    24.081    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    23.515    frame/vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                 12.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 r_frame_height_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_frame_height_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.371ns (69.307%)  route 0.164ns (30.693%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.565    -0.599    clk
    SLICE_X54Y99         FDRE                                         r  r_frame_height_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  r_frame_height_reg[7]/Q
                         net (fo=11, routed)          0.164    -0.272    r_score3[8]
    SLICE_X54Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.227 r  r_frame_height[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    rand_height/S[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.118 r  rand_height/r_frame_height_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    rand_height/r_frame_height_reg[7]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.064 r  rand_height/r_frame_height_reg[10]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.064    r_frame_height00_out[8]
    SLICE_X54Y100        FDSE                                         r  r_frame_height_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.828    -0.844    clk
    SLICE_X54Y100        FDSE                                         r  r_frame_height_reg[8]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.087    -0.248    
    SLICE_X54Y100        FDSE (Hold_fdse_C_D)         0.134    -0.114    r_frame_height_reg[8]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rand_width/r_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rand_width/r_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.730%)  route 0.103ns (42.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.566    -0.598    rand_width/clk_out1
    SLICE_X57Y98         FDRE                                         r  rand_width/r_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  rand_width/r_out_reg[0]/Q
                         net (fo=2, routed)           0.103    -0.354    rand_width/r_out_reg_n_0_[0]
    SLICE_X56Y98         FDRE                                         r  rand_width/r_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.836    -0.837    rand_width/clk_out1
    SLICE_X56Y98         FDRE                                         r  rand_width/r_out_reg[1]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.087    -0.498    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.085    -0.413    rand_width/r_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 r_frame_height_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_frame_height_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.384ns (70.035%)  route 0.164ns (29.965%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.565    -0.599    clk
    SLICE_X54Y99         FDRE                                         r  r_frame_height_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  r_frame_height_reg[7]/Q
                         net (fo=11, routed)          0.164    -0.272    r_score3[8]
    SLICE_X54Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.227 r  r_frame_height[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    rand_height/S[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.118 r  rand_height/r_frame_height_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    rand_height/r_frame_height_reg[7]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.051 r  rand_height/r_frame_height_reg[10]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.051    r_frame_height00_out[10]
    SLICE_X54Y100        FDRE                                         r  r_frame_height_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.828    -0.844    clk
    SLICE_X54Y100        FDRE                                         r  r_frame_height_reg[10]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.087    -0.248    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.114    r_frame_height_reg[10]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 r_rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.590    -0.574    clk
    SLICE_X74Y108        FDRE                                         r  r_rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  r_rgb_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.354    p_0_in[3]
    SLICE_X74Y108        FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.863    -0.810    clk
    SLICE_X74Y108        FDRE                                         r  vga_red_reg[3]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.087    -0.487    
    SLICE_X74Y108        FDRE (Hold_fdre_C_D)         0.060    -0.427    vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rand_width/r_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rand_width/r_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.771%)  route 0.063ns (23.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.566    -0.598    rand_width/clk_out1
    SLICE_X56Y98         FDRE                                         r  rand_width/r_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  rand_width/r_out_reg[3]/Q
                         net (fo=2, routed)           0.063    -0.371    rand_width/r_out_reg_n_0_[3]
    SLICE_X57Y98         LUT2 (Prop_lut2_I0_O)        0.045    -0.326 r  rand_width/r_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.326    rand_width/r_out[0]_i_1__0_n_0
    SLICE_X57Y98         FDRE                                         r  rand_width/r_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.836    -0.837    rand_width/clk_out1
    SLICE_X57Y98         FDRE                                         r  rand_width/r_out_reg[0]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.087    -0.498    
    SLICE_X57Y98         FDRE (Hold_fdre_C_D)         0.091    -0.407    rand_width/r_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 r_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.394ns (73.046%)  route 0.145ns (26.954%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.569    -0.595    clk
    SLICE_X64Y98         FDRE                                         r  r_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  r_cnt_reg[10]/Q
                         net (fo=3, routed)           0.145    -0.310    r_cnt_reg[10]
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.150 r  r_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.150    r_cnt_reg[8]_i_1__0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.111 r  r_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.110    r_cnt_reg[12]_i_1__0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.056 r  r_cnt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.056    r_cnt_reg[16]_i_1__0_n_7
    SLICE_X64Y100        FDRE                                         r  r_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.835    -0.838    clk
    SLICE_X64Y100        FDRE                                         r  r_cnt_reg[16]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.087    -0.242    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105    -0.137    r_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 r_tcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_tcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.371ns (65.239%)  route 0.198ns (34.761%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.567    -0.597    clk
    SLICE_X58Y99         FDRE                                         r  r_tcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  r_tcnt_reg[3]/Q
                         net (fo=3, routed)           0.197    -0.236    r_tcnt_reg[3]
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.082 r  r_tcnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.082    r_tcnt_reg[0]_i_3_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.029 r  r_tcnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.029    r_tcnt_reg[4]_i_1_n_7
    SLICE_X58Y100        FDRE                                         r  r_tcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.832    -0.841    clk
    SLICE_X58Y100        FDRE                                         r  r_tcnt_reg[4]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.087    -0.245    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.134    -0.111    r_tcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 r_frame_height_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_frame_height_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.407ns (71.241%)  route 0.164ns (28.759%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.565    -0.599    clk
    SLICE_X54Y99         FDRE                                         r  r_frame_height_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  r_frame_height_reg[7]/Q
                         net (fo=11, routed)          0.164    -0.272    r_score3[8]
    SLICE_X54Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.227 r  r_frame_height[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    rand_height/S[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.118 r  rand_height/r_frame_height_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    rand_height/r_frame_height_reg[7]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.028 r  rand_height/r_frame_height_reg[10]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.028    r_frame_height00_out[9]
    SLICE_X54Y100        FDRE                                         r  r_frame_height_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.828    -0.844    clk
    SLICE_X54Y100        FDRE                                         r  r_frame_height_reg[9]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.087    -0.248    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.114    r_frame_height_reg[9]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 m_7segcon/r_an_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.559    -0.605    m_7segcon/clk_out1
    SLICE_X14Y122        FDRE                                         r  m_7segcon/r_an_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  m_7segcon/r_an_reg[4]/Q
                         net (fo=1, routed)           0.099    -0.342    w_an[4]
    SLICE_X13Y121        FDRE                                         r  r_an_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.828    -0.845    clk
    SLICE_X13Y121        FDRE                                         r  r_an_reg[4]/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.087    -0.504    
    SLICE_X13Y121        FDRE (Hold_fdre_C_D)         0.070    -0.434    r_an_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 r_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.405ns (73.584%)  route 0.145ns (26.416%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.569    -0.595    clk
    SLICE_X64Y98         FDRE                                         r  r_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  r_cnt_reg[10]/Q
                         net (fo=3, routed)           0.145    -0.310    r_cnt_reg[10]
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.150 r  r_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.150    r_cnt_reg[8]_i_1__0_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.111 r  r_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.110    r_cnt_reg[12]_i_1__0_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.045 r  r_cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.045    r_cnt_reg[16]_i_1__0_n_5
    SLICE_X64Y100        FDRE                                         r  r_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=411, routed)         0.835    -0.838    clk
    SLICE_X64Y100        FDRE                                         r  r_cnt_reg[18]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.087    -0.242    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105    -0.137    r_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.092    





