{"Fred J. Pollack": [0, ["New Microarchitecture Challenges in the Coming Generations of CMOS Process Technologies", ["Fred J. Pollack"], "http://doi.ieeecomputersociety.org/10.1109/MICRO.1999.10004", 0, "micro", 1999]], "Eric Rotenberg": [0, ["Control Independence in Trace Processors", ["Eric Rotenberg", "James E. Smith"], "https://doi.org/10.1109/MICRO.1999.809438", 12, "micro", 1999]], "James E. Smith": [0, ["Control Independence in Trace Processors", ["Eric Rotenberg", "James E. Smith"], "https://doi.org/10.1109/MICRO.1999.809438", 12, "micro", 1999], ["Improving Branch Predictors by Correlating on Data Values", ["Timothy H. Heil", "Zak Smith", "James E. Smith"], "https://doi.org/10.1109/MICRO.1999.809440", 10, "micro", 1999]], "Glenn Reinman": [0, ["Fetch Directed Instruction Prefetching", ["Glenn Reinman", "Brad Calder", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.1999.809439", 12, "micro", 1999]], "Brad Calder": [0, ["Fetch Directed Instruction Prefetching", ["Glenn Reinman", "Brad Calder", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.1999.809439", 12, "micro", 1999]], "Todd M. Austin": [0, ["Fetch Directed Instruction Prefetching", ["Glenn Reinman", "Brad Calder", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.1999.809439", 12, "micro", 1999], ["DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design", ["Todd M. Austin"], "https://doi.org/10.1109/MICRO.1999.809458", 12, "micro", 1999]], "Timothy H. Heil": [0, ["Improving Branch Predictors by Correlating on Data Values", ["Timothy H. Heil", "Zak Smith", "James E. Smith"], "https://doi.org/10.1109/MICRO.1999.809440", 10, "micro", 1999]], "Zak Smith": [0, ["Improving Branch Predictors by Correlating on Data Values", ["Timothy H. Heil", "Zak Smith", "James E. Smith"], "https://doi.org/10.1109/MICRO.1999.809440", 10, "micro", 1999]], "Artur Klauser": [0, ["Instruction Fetch Mechanisms for Multipath Execution Processors", ["Artur Klauser", "Dirk Grunwald"], "https://doi.org/10.1109/MICRO.1999.809441", 10, "micro", 1999]], "Dirk Grunwald": [0, ["Instruction Fetch Mechanisms for Multipath Execution Processors", ["Artur Klauser", "Dirk Grunwald"], "https://doi.org/10.1109/MICRO.1999.809441", 10, "micro", 1999]], "Andrew Wolfe": [0, ["A Superscalar 3D Graphics Engine", ["Andrew Wolfe", "Derek B. Noonburg"], "https://doi.org/10.1109/MICRO.1999.809443", 12, "micro", 1999]], "Derek B. Noonburg": [0, ["A Superscalar 3D Graphics Engine", ["Andrew Wolfe", "Derek B. Noonburg"], "https://doi.org/10.1109/MICRO.1999.809443", 12, "micro", 1999]], "Tulika Mitra": [0, ["Dynamic 3D Graphics Workload Characterization and the Architectural Implications", ["Tulika Mitra", "Tzi-cker Chiueh"], "https://doi.org/10.1109/MICRO.1999.809444", 10, "micro", 1999]], "Tzi-cker Chiueh": [0, ["Dynamic 3D Graphics Workload Characterization and the Architectural Implications", ["Tulika Mitra", "Tzi-cker Chiueh"], "https://doi.org/10.1109/MICRO.1999.809444", 10, "micro", 1999]], "Jesus Corbal": [0, ["Exploiting a New Level of DLP in Multimedia Applications", ["Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/MICRO.1999.809445", 8, "micro", 1999]], "Roger Espasa": [0, ["Exploiting a New Level of DLP in Multimedia Applications", ["Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/MICRO.1999.809445", 8, "micro", 1999]], "Mateo Valero": [0, ["Exploiting a New Level of DLP in Multimedia Applications", ["Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/MICRO.1999.809445", 8, "micro", 1999], ["Delaying Physical Register Allocation through Virtual-Physical Registers", ["Teresa Monreal", "Antonio Gonzalez", "Mateo Valero", "Jose Gonzalez", "Victor Vinals"], "https://doi.org/10.1109/MICRO.1999.809456", 7, "micro", 1999]], "Sergei Y. Larin": [0, ["Compiler-Driven Cached Code Compression Schemes for Embedded ILP Processors", ["Sergei Y. Larin", "Thomas M. Conte"], "https://doi.org/10.1109/MICRO.1999.809446", 11, "micro", 1999]], "Thomas M. Conte": [0, ["Compiler-Driven Cached Code Compression Schemes for Embedded ILP Processors", ["Sergei Y. Larin", "Thomas M. Conte"], "https://doi.org/10.1109/MICRO.1999.809446", 11, "micro", 1999]], "Charles Lefurgy": [0, ["Evaluation of a High Performance Code Compression Method", ["Charles Lefurgy", "Eva Piccininni", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1999.809447", 10, "micro", 1999]], "Eva Piccininni": [0, ["Evaluation of a High Performance Code Compression Method", ["Charles Lefurgy", "Eva Piccininni", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1999.809447", 10, "micro", 1999]], "Trevor N. Mudge": [0, ["Evaluation of a High Performance Code Compression Method", ["Charles Lefurgy", "Eva Piccininni", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1999.809447", 10, "micro", 1999]], "Lea Hwang Lee": [0.9877693951129913, ["Low-Cost Branch Folding for Embedded Applications with Small Tight Loops", ["Lea Hwang Lee", "Jeff Scott", "Bill Moyer", "John Arends"], "https://doi.org/10.1109/MICRO.1999.809448", 9, "micro", 1999]], "Jeff Scott": [0, ["Low-Cost Branch Folding for Embedded Applications with Small Tight Loops", ["Lea Hwang Lee", "Jeff Scott", "Bill Moyer", "John Arends"], "https://doi.org/10.1109/MICRO.1999.809448", 9, "micro", 1999]], "Bill Moyer": [0, ["Low-Cost Branch Folding for Embedded Applications with Small Tight Loops", ["Lea Hwang Lee", "Jeff Scott", "Bill Moyer", "John Arends"], "https://doi.org/10.1109/MICRO.1999.809448", 9, "micro", 1999]], "John Arends": [0, ["Low-Cost Branch Folding for Embedded Applications with Small Tight Loops", ["Lea Hwang Lee", "Jeff Scott", "Bill Moyer", "John Arends"], "https://doi.org/10.1109/MICRO.1999.809448", 9, "micro", 1999]], "Santosh G. Abraham": [0, ["Automatic and Efficient Evaluation of Memory Hierarchies for Embedded Systems", ["Santosh G. Abraham", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.1999.809449", 12, "micro", 1999]], "Scott A. Mahlke": [0, ["Automatic and Efficient Evaluation of Memory Hierarchies for Embedded Systems", ["Santosh G. Abraham", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.1999.809449", 12, "micro", 1999]], "Jamison D. Collins": [0, ["Hardware Identification of Cache Conflict Misses", ["Jamison D. Collins", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.1999.809450", 10, "micro", 1999]], "Dean M. Tullsen": [0, ["Hardware Identification of Cache Conflict Misses", ["Jamison D. Collins", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.1999.809450", 10, "micro", 1999]], "Sangyeun Cho": [0.9954122602939606, ["Access Region Locality for High-Bandwidth Processor Memory System Design", ["Sangyeun Cho", "Pen-Chung Yew", "Gyungho Lee"], "https://doi.org/10.1109/MICRO.1999.809451", 11, "micro", 1999]], "Pen-Chung Yew": [0, ["Access Region Locality for High-Bandwidth Processor Memory System Design", ["Sangyeun Cho", "Pen-Chung Yew", "Gyungho Lee"], "https://doi.org/10.1109/MICRO.1999.809451", 11, "micro", 1999]], "Gyungho Lee": [1, ["Access Region Locality for High-Bandwidth Processor Memory System Design", ["Sangyeun Cho", "Pen-Chung Yew", "Gyungho Lee"], "https://doi.org/10.1109/MICRO.1999.809451", 11, "micro", 1999]], "Vijay S. Pai": [1.3959646771866119e-08, ["Code Transformations to Improve Memory Parallelism", ["Vijay S. Pai", "Sarita V. Adve"], "https://doi.org/10.1109/MICRO.1999.809452", 9, "micro", 1999]], "Sarita V. Adve": [0, ["Code Transformations to Improve Memory Parallelism", ["Vijay S. Pai", "Sarita V. Adve"], "https://doi.org/10.1109/MICRO.1999.809452", 9, "micro", 1999]], "Daniel A. Connors": [0, ["Compiler-Directed Dynamic Computation Reuse: Rationale and Initial Results", ["Daniel A. Connors", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1999.809453", 12, "micro", 1999]], "Wen-mei W. Hwu": [0, ["Compiler-Directed Dynamic Computation Reuse: Rationale and Initial Results", ["Daniel A. Connors", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1999.809453", 12, "micro", 1999]], "Soner Onder": [0, ["Dynamic Memory Disambiguation in the Presence of Out-of-Order Store Issuing", ["Soner Onder", "Rajiv Gupta"], "https://doi.org/10.1109/MICRO.1999.809454", 7, "micro", 1999]], "Rajiv Gupta": [0, ["Dynamic Memory Disambiguation in the Presence of Out-of-Order Store Issuing", ["Soner Onder", "Rajiv Gupta"], "https://doi.org/10.1109/MICRO.1999.809454", 7, "micro", 1999]], "Andreas Moshovos": [0, ["Read-After-Read Memory Dependence Prediction", ["Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1999.809455", 9, "micro", 1999]], "Gurindar S. Sohi": [0, ["Read-After-Read Memory Dependence Prediction", ["Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1999.809455", 9, "micro", 1999], ["The Use of Multithreading for Exception Handling", ["Craig B. Zilles", "Joel S. Emer", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1999.809460", 11, "micro", 1999]], "Teresa Monreal": [0, ["Delaying Physical Register Allocation through Virtual-Physical Registers", ["Teresa Monreal", "Antonio Gonzalez", "Mateo Valero", "Jose Gonzalez", "Victor Vinals"], "https://doi.org/10.1109/MICRO.1999.809456", 7, "micro", 1999]], "Antonio Gonzalez": [0, ["Delaying Physical Register Allocation through Virtual-Physical Registers", ["Teresa Monreal", "Antonio Gonzalez", "Mateo Valero", "Jose Gonzalez", "Victor Vinals"], "https://doi.org/10.1109/MICRO.1999.809456", 7, "micro", 1999], ["Value Prediction for Speculative Multithreaded Architectures", ["Pedro Marcuello", "Jordi Tubella", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.1999.809461", 7, "micro", 1999]], "Jose Gonzalez": [0, ["Delaying Physical Register Allocation through Virtual-Physical Registers", ["Teresa Monreal", "Antonio Gonzalez", "Mateo Valero", "Jose Gonzalez", "Victor Vinals"], "https://doi.org/10.1109/MICRO.1999.809456", 7, "micro", 1999]], "Victor Vinals": [0, ["Delaying Physical Register Allocation through Virtual-Physical Registers", ["Teresa Monreal", "Antonio Gonzalez", "Mateo Valero", "Jose Gonzalez", "Victor Vinals"], "https://doi.org/10.1109/MICRO.1999.809456", 7, "micro", 1999]], "Bruce Shriver": [0, ["Core Technologies in Hardware and Software", ["Bruce Shriver"], "https://doi.org/10.1109/MICRO.1999.809457", 0, "micro", 1999]], "Mark Oskin": [0, ["Exploiting ILP in Page-based Intelligent Memory", ["Mark Oskin", "Justin Hensley", "Diana Keen", "Frederic T. Chong", "Matthew K. Farrens", "Aneet Chopra"], "https://doi.org/10.1109/MICRO.1999.809459", 11, "micro", 1999]], "Justin Hensley": [0, ["Exploiting ILP in Page-based Intelligent Memory", ["Mark Oskin", "Justin Hensley", "Diana Keen", "Frederic T. Chong", "Matthew K. Farrens", "Aneet Chopra"], "https://doi.org/10.1109/MICRO.1999.809459", 11, "micro", 1999]], "Diana Keen": [0, ["Exploiting ILP in Page-based Intelligent Memory", ["Mark Oskin", "Justin Hensley", "Diana Keen", "Frederic T. Chong", "Matthew K. Farrens", "Aneet Chopra"], "https://doi.org/10.1109/MICRO.1999.809459", 11, "micro", 1999]], "Frederic T. Chong": [2.510137617018829e-15, ["Exploiting ILP in Page-based Intelligent Memory", ["Mark Oskin", "Justin Hensley", "Diana Keen", "Frederic T. Chong", "Matthew K. Farrens", "Aneet Chopra"], "https://doi.org/10.1109/MICRO.1999.809459", 11, "micro", 1999]], "Matthew K. Farrens": [0, ["Exploiting ILP in Page-based Intelligent Memory", ["Mark Oskin", "Justin Hensley", "Diana Keen", "Frederic T. Chong", "Matthew K. Farrens", "Aneet Chopra"], "https://doi.org/10.1109/MICRO.1999.809459", 11, "micro", 1999]], "Aneet Chopra": [0, ["Exploiting ILP in Page-based Intelligent Memory", ["Mark Oskin", "Justin Hensley", "Diana Keen", "Frederic T. Chong", "Matthew K. Farrens", "Aneet Chopra"], "https://doi.org/10.1109/MICRO.1999.809459", 11, "micro", 1999]], "Craig B. Zilles": [0, ["The Use of Multithreading for Exception Handling", ["Craig B. Zilles", "Joel S. Emer", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1999.809460", 11, "micro", 1999]], "Joel S. Emer": [0, ["The Use of Multithreading for Exception Handling", ["Craig B. Zilles", "Joel S. Emer", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1999.809460", 11, "micro", 1999]], "Pedro Marcuello": [0, ["Value Prediction for Speculative Multithreaded Architectures", ["Pedro Marcuello", "Jordi Tubella", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.1999.809461", 7, "micro", 1999]], "Jordi Tubella": [0, ["Value Prediction for Speculative Multithreaded Architectures", ["Pedro Marcuello", "Jordi Tubella", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.1999.809461", 7, "micro", 1999]], "Enric Musoll": [0, ["Predicting the Usefulness of a Block Result: A Micro-Architectural Technique for High-Performance Low-Power Processors", ["Enric Musoll"], "https://doi.org/10.1109/MICRO.1999.809462", 10, "micro", 1999]], "David H. Albonesi": [0, ["Selective Cache Ways: On-Demand Cache Resource Allocation", ["David H. Albonesi"], "https://doi.org/10.1109/MICRO.1999.809463", 12, "micro", 1999]], "Jay Bharadwaj": [0, ["Wavefront Scheduling: Path based Data Representation and Scheduling of Subgraphs", ["Jay Bharadwaj", "Kishore N. Menezes", "Chris McKinsey"], "https://doi.org/10.1109/MICRO.1999.809464", 10, "micro", 1999]], "Kishore N. Menezes": [0, ["Wavefront Scheduling: Path based Data Representation and Scheduling of Subgraphs", ["Jay Bharadwaj", "Kishore N. Menezes", "Chris McKinsey"], "https://doi.org/10.1109/MICRO.1999.809464", 10, "micro", 1999]], "Chris McKinsey": [0, ["Wavefront Scheduling: Path based Data Representation and Scheduling of Subgraphs", ["Jay Bharadwaj", "Kishore N. Menezes", "Chris McKinsey"], "https://doi.org/10.1109/MICRO.1999.809464", 10, "micro", 1999]], "Alexandre E. Eichenberger": [0, ["Balance Scheduling: Weighting Branch Tradeoffs in Superblocks", ["Alexandre E. Eichenberger", "Waleed Meleis"], "https://doi.org/10.1109/MICRO.1999.809465", 12, "micro", 1999]], "Waleed Meleis": [0, ["Balance Scheduling: Weighting Branch Tradeoffs in Superblocks", ["Alexandre E. Eichenberger", "Waleed Meleis"], "https://doi.org/10.1109/MICRO.1999.809465", 12, "micro", 1999]], "Kemal Ebcioglu": [0, ["Optimizations and Oracle Parallelism with Dynamic Translation", ["Kemal Ebcioglu", "Erik R. Altman", "Sumedh W. Sathaye", "Michael Gschwind"], "https://doi.org/10.1109/MICRO.1999.809466", 12, "micro", 1999]], "Erik R. Altman": [0, ["Optimizations and Oracle Parallelism with Dynamic Translation", ["Kemal Ebcioglu", "Erik R. Altman", "Sumedh W. Sathaye", "Michael Gschwind"], "https://doi.org/10.1109/MICRO.1999.809466", 12, "micro", 1999]], "Sumedh W. Sathaye": [0, ["Optimizations and Oracle Parallelism with Dynamic Translation", ["Kemal Ebcioglu", "Erik R. Altman", "Sumedh W. Sathaye", "Michael Gschwind"], "https://doi.org/10.1109/MICRO.1999.809466", 12, "micro", 1999]], "Michael Gschwind": [0, ["Optimizations and Oracle Parallelism with Dynamic Translation", ["Kemal Ebcioglu", "Erik R. Altman", "Sumedh W. Sathaye", "Michael Gschwind"], "https://doi.org/10.1109/MICRO.1999.809466", 12, "micro", 1999]]}