ARM GAS  /tmp/ccXbFsFR.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"stm32f3xx_hal_rcc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.global	aPLLMULFactorTable
  20              		.section	.rodata.aPLLMULFactorTable,"a",%progbits
  21              		.align	2
  24              	aPLLMULFactorTable:
  25 0000 02       		.byte	2
  26 0001 03       		.byte	3
  27 0002 04       		.byte	4
  28 0003 05       		.byte	5
  29 0004 06       		.byte	6
  30 0005 07       		.byte	7
  31 0006 08       		.byte	8
  32 0007 09       		.byte	9
  33 0008 0A       		.byte	10
  34 0009 0B       		.byte	11
  35 000a 0C       		.byte	12
  36 000b 0D       		.byte	13
  37 000c 0E       		.byte	14
  38 000d 0F       		.byte	15
  39 000e 10       		.byte	16
  40 000f 10       		.byte	16
  41              		.global	aPredivFactorTable
  42              		.section	.rodata.aPredivFactorTable,"a",%progbits
  43              		.align	2
  46              	aPredivFactorTable:
  47 0000 01       		.byte	1
  48 0001 02       		.byte	2
  49 0002 03       		.byte	3
  50 0003 04       		.byte	4
  51 0004 05       		.byte	5
  52 0005 06       		.byte	6
  53 0006 07       		.byte	7
  54 0007 08       		.byte	8
  55 0008 09       		.byte	9
  56 0009 0A       		.byte	10
  57 000a 0B       		.byte	11
  58 000b 0C       		.byte	12
  59 000c 0D       		.byte	13
  60 000d 0E       		.byte	14
  61 000e 0F       		.byte	15
ARM GAS  /tmp/ccXbFsFR.s 			page 2


  62 000f 10       		.byte	16
  63              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  64              		.align	2
  65              		.global	HAL_RCC_DeInit
  66              		.thumb
  67              		.thumb_func
  69              	HAL_RCC_DeInit:
  70              	.LFB125:
  71              		.file 1 "Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c"
   1:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @file    stm32f3xx_hal_rcc.c
   4:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @version V1.2.1
   6:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @date    29-April-2015
   7:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   8:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following 
   9:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
  10:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
  11:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Peripheral Control functions
  12:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *       
  13:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim                
  14:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC specific features #####
  16:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  17:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  18:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  19:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled, 
  20:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  21:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  22:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  23:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  24:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  25:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  26:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  27:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  28:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  29:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  30:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  31:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  32:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
  33:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           derived from the System clock (RTC, ADC, I2C, I2S, TIM, USB FS)
  34:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  35:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC Limitations #####
  36:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  37:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  38:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  39:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write 
  40:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       from/to registers.
  41:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  42:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  43:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  44:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  45:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       Workarounds:
  46:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  47:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  48:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccXbFsFR.s 			page 3


  49:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
  50:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  51:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @attention
  52:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  53:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  54:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  55:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  56:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * are permitted provided that the following conditions are met:
  57:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  58:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer.
  59:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  60:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer in the documentation
  61:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      and/or other materials provided with the distribution.
  62:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  63:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      may be used to endorse or promote products derived from this software
  64:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      without specific prior written permission.
  65:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  66:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  67:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  68:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  69:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  70:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  71:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  72:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  73:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  74:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  75:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  76:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  77:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************  
  78:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** */
  79:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
  80:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  81:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #include "stm32f3xx_hal.h"
  82:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  83:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @addtogroup STM32F3xx_HAL_Driver
  84:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  85:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  86:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  87:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC RCC
  88:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** * @brief RCC HAL module driver
  89:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  90:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  91:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  92:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  93:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  94:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  95:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  96:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  97:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  * @{
  98:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  */
  99:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Bits position in  in the CFGR register */
 100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
 101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE1_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE1)
 102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE2_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE2)
 103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
ARM GAS  /tmp/ccXbFsFR.s 			page 4


 106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
 107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
 108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
 112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
 113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
 114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9,
 124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                        10, 11, 12, 13, 14, 15, 16, 16};
 125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8,
 126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                          9,10, 11, 12, 13, 14, 15, 16};
 127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
 139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions 
 140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim    
 142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and APB2).
 149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the PLL as System clock source.
 153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The HSI clock can be used also to clock the USART and I2C peripherals.
 154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
 156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source.
 157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 32 MHz crystal oscillator used directly or
 159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccXbFsFR.s 			page 5


 163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz)
 165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB FS (48 MHz)
 166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The third output may be used to generate the clock for the ADC peripherals (up to 72 M
 167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The fourth output may be used to generate the clock for the TIM peripherals (144 MHz)
 168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System 
 171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M4 NMI 
 173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.   
 174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) MCO (microcontroller clock output), used to output SYSCLK, HSI, HSE, LSI, LSE or PLL
 176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock (divided by 2) output on pin (such as PA8 pin).
 177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           HSE and PLL.
 181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) All the peripheral clocks are derived from the System clock (SYSCLK) except:
 189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The FLASH program/erase clock  which is always HSI 8MHz clock.
 190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USB 48 MHz clock which is derived from the PLL VCO clock.
 191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USART clock which can be derived as well from HSI 8MHz, LSI or LSE.
 192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The I2C clock which can be derived as well from HSI 8MHz clock.
 193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The ADC clock which is derived from PLL output.
 194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The RTC clock which is derived from the LSE, LSI or 1 MHz HSE_RTC
 195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              (HSE divided by a programmable prescaler). The System clock (SYSCLK)
 196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              frequency must be higher or equal to the RTC clock frequency.
 197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) IWDG clock which is always the LSI clock.
 198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) For the STM32F3xx devices, the maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 
 200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
 201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) After reset, the System clock source is the HSI (8 MHz) with 0 WS and
 203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              prefetch is disabled.
 204:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 205:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 206:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 207:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 208:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /*
 209:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 210:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 211:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
 212:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 213:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 214:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 215:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 216:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 217:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 218:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 219:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
ARM GAS  /tmp/ccXbFsFR.s 			page 6


 220:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 221:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 222:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 223:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 224:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 225:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSE and PLL OFF
 226:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 227:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 228:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - All interrupts disabled
 229:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 230:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - Peripheral clocks
 231:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 232:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 233:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 234:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DeInit(void)
 235:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
  72              		.loc 1 235 0
  73              		.cfi_startproc
  74              		@ args = 0, pretend = 0, frame = 0
  75              		@ frame_needed = 1, uses_anonymous_args = 0
  76              		@ link register save eliminated.
  77 0000 80B4     		push	{r7}
  78              	.LCFI0:
  79              		.cfi_def_cfa_offset 4
  80              		.cfi_offset 7, -4
  81 0002 00AF     		add	r7, sp, #0
  82              	.LCFI1:
  83              		.cfi_def_cfa_register 7
 236:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSION bit, HSITRIM[4:0] bits to the reset value*/
 237:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSITRIM_4); 
  84              		.loc 1 237 0
  85 0004 164B     		ldr	r3, .L2
  86 0006 164A     		ldr	r2, .L2
  87 0008 1268     		ldr	r2, [r2]
  88 000a 42F08102 		orr	r2, r2, #129
  89 000e 1A60     		str	r2, [r3]
 238:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 239:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0] and MCOSEL[2:0] bits */
 240:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2 | RCC_CFGR_MCO
  90              		.loc 1 240 0
  91 0010 134A     		ldr	r2, .L2
  92 0012 134B     		ldr	r3, .L2
  93 0014 5968     		ldr	r1, [r3, #4]
  94 0016 134B     		ldr	r3, .L2+4
  95 0018 0B40     		ands	r3, r3, r1
  96 001a 5360     		str	r3, [r2, #4]
 241:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEON, CSSON, PLLON bits */
 243:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON);
  97              		.loc 1 243 0
  98 001c 104A     		ldr	r2, .L2
  99 001e 104B     		ldr	r3, .L2
 100 0020 1B68     		ldr	r3, [r3]
 101 0022 23F08473 		bic	r3, r3, #17301504
 102 0026 23F48033 		bic	r3, r3, #65536
 103 002a 1360     		str	r3, [r2]
 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
ARM GAS  /tmp/ccXbFsFR.s 			page 7


 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 246:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 104              		.loc 1 246 0
 105 002c 0C4B     		ldr	r3, .L2
 106 002e 0C4A     		ldr	r2, .L2
 107 0030 1268     		ldr	r2, [r2]
 108 0032 22F48022 		bic	r2, r2, #262144
 109 0036 1A60     		str	r2, [r3]
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 248:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR register */
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 110              		.loc 1 249 0
 111 0038 094B     		ldr	r3, .L2
 112 003a 0022     		movs	r2, #0
 113 003c 5A60     		str	r2, [r3, #4]
 250:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 251:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR2 register */
 252:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
 114              		.loc 1 252 0
 115 003e 084B     		ldr	r3, .L2
 116 0040 0022     		movs	r2, #0
 117 0042 DA62     		str	r2, [r3, #44]
 253:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR3 register */
 255:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR3);
 118              		.loc 1 255 0
 119 0044 064B     		ldr	r3, .L2
 120 0046 0022     		movs	r2, #0
 121 0048 1A63     		str	r2, [r3, #48]
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Disable all interrupts */
 258:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 122              		.loc 1 258 0
 123 004a 054B     		ldr	r3, .L2
 124 004c 0022     		movs	r2, #0
 125 004e 9A60     		str	r2, [r3, #8]
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 260:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 261:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 126              		.loc 1 261 0
 127 0050 054B     		ldr	r3, .L2+8
 128 0052 064A     		ldr	r2, .L2+12
 129 0054 1A60     		str	r2, [r3]
 262:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 130              		.loc 1 262 0
 131 0056 BD46     		mov	sp, r7
 132              		@ sp needed
 133 0058 5DF8047B 		ldr	r7, [sp], #4
 134 005c 7047     		bx	lr
 135              	.L3:
 136 005e 00BF     		.align	2
 137              	.L2:
 138 0060 00100240 		.word	1073876992
 139 0064 0CC0FFF8 		.word	-117456884
 140 0068 00000000 		.word	SystemCoreClock
 141 006c 00127A00 		.word	8000000
 142              		.cfi_endproc
ARM GAS  /tmp/ccXbFsFR.s 			page 8


 143              	.LFE125:
 145              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 146              		.align	2
 147              		.global	HAL_RCC_OscConfig
 148              		.thumb
 149              		.thumb_func
 151              	HAL_RCC_OscConfig:
 152              	.LFB126:
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 264:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 266:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 267:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 268:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 269:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 274:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 276:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 278:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 279:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 153              		.loc 1 279 0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 512
 156              		@ frame_needed = 1, uses_anonymous_args = 0
 157 0000 80B5     		push	{r7, lr}
 158              	.LCFI2:
 159              		.cfi_def_cfa_offset 8
 160              		.cfi_offset 7, -8
 161              		.cfi_offset 14, -4
 162 0002 ADF5007D 		sub	sp, sp, #512
 163              	.LCFI3:
 164              		.cfi_def_cfa_offset 520
 165 0006 00AF     		add	r7, sp, #0
 166              	.LCFI4:
 167              		.cfi_def_cfa_register 7
 168 0008 3B1D     		adds	r3, r7, #4
 169 000a 1860     		str	r0, [r3]
 280:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****    uint32_t tickstart = 0;
 170              		.loc 1 280 0
 171 000c 0023     		movs	r3, #0
 172 000e C7F8F831 		str	r3, [r7, #504]
 281:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 282:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 283:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
 284:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 285:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 286:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 287:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 173              		.loc 1 287 0
 174 0012 3B1D     		adds	r3, r7, #4
 175 0014 1B68     		ldr	r3, [r3]
 176 0016 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccXbFsFR.s 			page 9


 177 0018 03F00103 		and	r3, r3, #1
 178 001c 002B     		cmp	r3, #0
 179 001e 00F0C981 		beq	.L5
 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 290:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 293:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 180              		.loc 1 293 0
 181 0022 AE4B     		ldr	r3, .L197
 182 0024 5B68     		ldr	r3, [r3, #4]
 183 0026 03F00C03 		and	r3, r3, #12
 184 002a 042B     		cmp	r3, #4
 185 002c 0BD0     		beq	.L6
 294:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 186              		.loc 1 294 0
 187 002e AB4B     		ldr	r3, .L197
 188 0030 5B68     		ldr	r3, [r3, #4]
 189 0032 03F00C03 		and	r3, r3, #12
 190 0036 082B     		cmp	r3, #8
 191 0038 78D1     		bne	.L7
 192              		.loc 1 294 0 is_stmt 0 discriminator 1
 193 003a A84B     		ldr	r3, .L197
 194 003c 5B68     		ldr	r3, [r3, #4]
 195 003e 03F48033 		and	r3, r3, #65536
 196 0042 002B     		cmp	r3, #0
 197 0044 72D0     		beq	.L7
 198              	.L6:
 199 0046 4FF40033 		mov	r3, #131072
 200 004a C7F8F431 		str	r3, [r7, #500]
 201              	.LBB166:
 202              	.LBB167:
 203              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARM GAS  /tmp/ccXbFsFR.s 			page 10


  24:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
ARM GAS  /tmp/ccXbFsFR.s 			page 11


  81:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccXbFsFR.s 			page 12


 138:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccXbFsFR.s 			page 13


 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccXbFsFR.s 			page 14


 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccXbFsFR.s 			page 15


 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
ARM GAS  /tmp/ccXbFsFR.s 			page 16


 366:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 379:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 387:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:Drivers/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 408:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 409:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccXbFsFR.s 			page 17


 423:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 455:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 463:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 467:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 478:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 479:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
ARM GAS  /tmp/ccXbFsFR.s 			page 18


 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 482:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 483:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 488:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
 490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Number of Bits to rotate
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 505:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 528:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 204              		.loc 2 531 0 is_stmt 1
 205 004e D7F8F431 		ldr	r3, [r7, #500]
 206              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 207 0052 93FAA3F3 		rbit r3, r3
 208              	@ 0 "" 2
ARM GAS  /tmp/ccXbFsFR.s 			page 19


 209              		.thumb
 210 0056 C7F8F031 		str	r3, [r7, #496]
 532:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 533:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 536:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211              		.loc 2 544 0
 212 005a D7F8F031 		ldr	r3, [r7, #496]
 213              	.LBE167:
 214              	.LBE166:
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 296:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 215              		.loc 1 296 0
 216 005e B3FA83F3 		clz	r3, r3
 217 0062 DBB2     		uxtb	r3, r3
 218 0064 43F02003 		orr	r3, r3, #32
 219 0068 DBB2     		uxtb	r3, r3
 220 006a DBB2     		uxtb	r3, r3
 221 006c 5B09     		lsrs	r3, r3, #5
 222 006e DBB2     		uxtb	r3, r3
 223 0070 012B     		cmp	r3, #1
 224 0072 02D1     		bne	.L9
 225              		.loc 1 296 0 is_stmt 0 discriminator 1
 226 0074 994B     		ldr	r3, .L197
 227 0076 1B68     		ldr	r3, [r3]
 228 0078 35E0     		b	.L10
 229              	.L9:
 230 007a 4FF40033 		mov	r3, #131072
 231 007e C7F8EC31 		str	r3, [r7, #492]
 232              	.LBB168:
 233              	.LBB169:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 234              		.loc 2 531 0 is_stmt 1 discriminator 2
 235 0082 D7F8EC31 		ldr	r3, [r7, #492]
 236              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 237 0086 93FAA3F3 		rbit r3, r3
 238              	@ 0 "" 2
 239              		.thumb
 240 008a C7F8E831 		str	r3, [r7, #488]
 241              		.loc 2 544 0 discriminator 2
 242 008e D7F8E831 		ldr	r3, [r7, #488]
 243              	.LBE169:
 244              	.LBE168:
 245              		.loc 1 296 0 discriminator 2
 246 0092 B3FA83F3 		clz	r3, r3
 247 0096 DBB2     		uxtb	r3, r3
 248 0098 43F02003 		orr	r3, r3, #32
 249 009c DBB2     		uxtb	r3, r3
ARM GAS  /tmp/ccXbFsFR.s 			page 20


 250 009e DBB2     		uxtb	r3, r3
 251 00a0 5B09     		lsrs	r3, r3, #5
 252 00a2 DBB2     		uxtb	r3, r3
 253 00a4 022B     		cmp	r3, #2
 254 00a6 02D1     		bne	.L12
 255              		.loc 1 296 0 is_stmt 0 discriminator 3
 256 00a8 8C4B     		ldr	r3, .L197
 257 00aa 1B6A     		ldr	r3, [r3, #32]
 258 00ac 1BE0     		b	.L10
 259              	.L12:
 260 00ae 4FF40033 		mov	r3, #131072
 261 00b2 C7F8E431 		str	r3, [r7, #484]
 262              	.LBB170:
 263              	.LBB171:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 264              		.loc 2 531 0 is_stmt 1 discriminator 4
 265 00b6 D7F8E431 		ldr	r3, [r7, #484]
 266              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 267 00ba 93FAA3F3 		rbit r3, r3
 268              	@ 0 "" 2
 269              		.thumb
 270 00be C7F8E031 		str	r3, [r7, #480]
 271              		.loc 2 544 0 discriminator 4
 272 00c2 D7F8E031 		ldr	r3, [r7, #480]
 273              	.LBE171:
 274              	.LBE170:
 275              		.loc 1 296 0 discriminator 4
 276 00c6 B3FA83F3 		clz	r3, r3
 277 00ca DBB2     		uxtb	r3, r3
 278 00cc 43F02003 		orr	r3, r3, #32
 279 00d0 DBB2     		uxtb	r3, r3
 280 00d2 DBB2     		uxtb	r3, r3
 281 00d4 5B09     		lsrs	r3, r3, #5
 282 00d6 DBB2     		uxtb	r3, r3
 283 00d8 042B     		cmp	r3, #4
 284 00da 02D1     		bne	.L15
 285              		.loc 1 296 0 is_stmt 0 discriminator 5
 286 00dc 7F4B     		ldr	r3, .L197
 287 00de 5B68     		ldr	r3, [r3, #4]
 288 00e0 01E0     		b	.L10
 289              	.L15:
 290              		.loc 1 296 0 discriminator 6
 291 00e2 7E4B     		ldr	r3, .L197
 292 00e4 5B6A     		ldr	r3, [r3, #36]
 293              	.L10:
 294 00e6 4FF40032 		mov	r2, #131072
 295 00ea C7F8DC21 		str	r2, [r7, #476]
 296              	.LBB172:
 297              	.LBB173:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 298              		.loc 2 531 0 is_stmt 1 discriminator 9
 299 00ee D7F8DC21 		ldr	r2, [r7, #476]
 300              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 301 00f2 92FAA2F2 		rbit r2, r2
 302              	@ 0 "" 2
 303              		.thumb
 304 00f6 C7F8D821 		str	r2, [r7, #472]
ARM GAS  /tmp/ccXbFsFR.s 			page 21


 305              		.loc 2 544 0 discriminator 9
 306 00fa D7F8D821 		ldr	r2, [r7, #472]
 307              	.LBE173:
 308              	.LBE172:
 309              		.loc 1 296 0 discriminator 9
 310 00fe B2FA82F2 		clz	r2, r2
 311 0102 D2B2     		uxtb	r2, r2
 312 0104 42F02002 		orr	r2, r2, #32
 313 0108 D2B2     		uxtb	r2, r2
 314 010a D2B2     		uxtb	r2, r2
 315 010c 02F01F02 		and	r2, r2, #31
 316 0110 D340     		lsrs	r3, r3, r2
 317 0112 03F00103 		and	r3, r3, #1
 318 0116 002B     		cmp	r3, #0
 319 0118 07D0     		beq	.L18
 320              		.loc 1 296 0 is_stmt 0 discriminator 1
 321 011a 3B1D     		adds	r3, r7, #4
 322 011c 1B68     		ldr	r3, [r3]
 323 011e 5B68     		ldr	r3, [r3, #4]
 324 0120 002B     		cmp	r3, #0
 325 0122 02D1     		bne	.L18
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 298:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 326              		.loc 1 298 0 is_stmt 1
 327 0124 0123     		movs	r3, #1
 328 0126 01F01EB8 		b	.L19
 329              	.L18:
 296:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 330              		.loc 1 296 0 discriminator 2
 331 012a 43E1     		b	.L5
 332              	.L7:
 299:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 300:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 301:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 302:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 303:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 304:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 333              		.loc 1 304 0
 334 012c 3B1D     		adds	r3, r7, #4
 335 012e 1B68     		ldr	r3, [r3]
 336 0130 5B68     		ldr	r3, [r3, #4]
 337 0132 B3F5803F 		cmp	r3, #65536
 338 0136 06D1     		bne	.L20
 339              		.loc 1 304 0 is_stmt 0 discriminator 1
 340 0138 684B     		ldr	r3, .L197
 341 013a 684A     		ldr	r2, .L197
 342 013c 1268     		ldr	r2, [r2]
 343 013e 42F48032 		orr	r2, r2, #65536
 344 0142 1A60     		str	r2, [r3]
 345 0144 30E0     		b	.L21
 346              	.L20:
 347              		.loc 1 304 0 discriminator 2
 348 0146 3B1D     		adds	r3, r7, #4
 349 0148 1B68     		ldr	r3, [r3]
 350 014a 5B68     		ldr	r3, [r3, #4]
 351 014c 002B     		cmp	r3, #0
 352 014e 0CD1     		bne	.L22
ARM GAS  /tmp/ccXbFsFR.s 			page 22


 353              		.loc 1 304 0 discriminator 1
 354 0150 624B     		ldr	r3, .L197
 355 0152 624A     		ldr	r2, .L197
 356 0154 1268     		ldr	r2, [r2]
 357 0156 22F48032 		bic	r2, r2, #65536
 358 015a 1A60     		str	r2, [r3]
 359 015c 5F4B     		ldr	r3, .L197
 360 015e 5F4A     		ldr	r2, .L197
 361 0160 1268     		ldr	r2, [r2]
 362 0162 22F48022 		bic	r2, r2, #262144
 363 0166 1A60     		str	r2, [r3]
 364 0168 1EE0     		b	.L21
 365              	.L22:
 366              		.loc 1 304 0 discriminator 2
 367 016a 3B1D     		adds	r3, r7, #4
 368 016c 1B68     		ldr	r3, [r3]
 369 016e 5B68     		ldr	r3, [r3, #4]
 370 0170 B3F5A02F 		cmp	r3, #327680
 371 0174 0CD1     		bne	.L23
 372              		.loc 1 304 0 discriminator 1
 373 0176 594B     		ldr	r3, .L197
 374 0178 584A     		ldr	r2, .L197
 375 017a 1268     		ldr	r2, [r2]
 376 017c 42F48022 		orr	r2, r2, #262144
 377 0180 1A60     		str	r2, [r3]
 378 0182 564B     		ldr	r3, .L197
 379 0184 554A     		ldr	r2, .L197
 380 0186 1268     		ldr	r2, [r2]
 381 0188 42F48032 		orr	r2, r2, #65536
 382 018c 1A60     		str	r2, [r3]
 383 018e 0BE0     		b	.L21
 384              	.L23:
 385              		.loc 1 304 0 discriminator 2
 386 0190 524B     		ldr	r3, .L197
 387 0192 524A     		ldr	r2, .L197
 388 0194 1268     		ldr	r2, [r2]
 389 0196 22F48032 		bic	r2, r2, #65536
 390 019a 1A60     		str	r2, [r3]
 391 019c 4F4B     		ldr	r3, .L197
 392 019e 4F4A     		ldr	r2, .L197
 393 01a0 1268     		ldr	r2, [r2]
 394 01a2 22F48022 		bic	r2, r2, #262144
 395 01a6 1A60     		str	r2, [r3]
 396              	.L21:
 305:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 306:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 307:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the HSE predivision factor --------------------------------*/
 308:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 397              		.loc 1 308 0 is_stmt 1
 398 01a8 4C4B     		ldr	r3, .L197
 399 01aa 4C4A     		ldr	r2, .L197
 400 01ac D26A     		ldr	r2, [r2, #44]
 401 01ae 22F00F01 		bic	r1, r2, #15
 402 01b2 3A1D     		adds	r2, r7, #4
 403 01b4 1268     		ldr	r2, [r2]
 404 01b6 9268     		ldr	r2, [r2, #8]
 405 01b8 0A43     		orrs	r2, r2, r1
ARM GAS  /tmp/ccXbFsFR.s 			page 23


 406 01ba DA62     		str	r2, [r3, #44]
 309:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 310:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 311:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Check the HSE State */
 312:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 407              		.loc 1 312 0
 408 01bc 3B1D     		adds	r3, r7, #4
 409 01be 1B68     		ldr	r3, [r3]
 410 01c0 5B68     		ldr	r3, [r3, #4]
 411 01c2 002B     		cmp	r3, #0
 412 01c4 7AD0     		beq	.L24
 313:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 314:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 413              		.loc 1 315 0
 414 01c6 FFF7FEFF 		bl	HAL_GetTick
 415 01ca C7F8F801 		str	r0, [r7, #504]
 316:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 317:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is ready */
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 416              		.loc 1 318 0
 417 01ce 0AE0     		b	.L25
 418              	.L36:
 319:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 320:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 419              		.loc 1 320 0
 420 01d0 FFF7FEFF 		bl	HAL_GetTick
 421 01d4 0246     		mov	r2, r0
 422 01d6 D7F8F831 		ldr	r3, [r7, #504]
 423 01da D31A     		subs	r3, r2, r3
 424 01dc 642B     		cmp	r3, #100
 425 01de 02D9     		bls	.L25
 321:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 322:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 426              		.loc 1 322 0
 427 01e0 0323     		movs	r3, #3
 428 01e2 00F0C0BF 		b	.L19
 429              	.L25:
 430 01e6 4FF40033 		mov	r3, #131072
 431 01ea C7F8D431 		str	r3, [r7, #468]
 432              	.LBB174:
 433              	.LBB175:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 434              		.loc 2 531 0 discriminator 1
 435 01ee D7F8D431 		ldr	r3, [r7, #468]
 436              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 437 01f2 93FAA3F3 		rbit r3, r3
 438              	@ 0 "" 2
 439              		.thumb
 440 01f6 C7F8D031 		str	r3, [r7, #464]
 441              		.loc 2 544 0 discriminator 1
 442 01fa D7F8D031 		ldr	r3, [r7, #464]
 443              	.LBE175:
 444              	.LBE174:
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 445              		.loc 1 318 0 discriminator 1
 446 01fe B3FA83F3 		clz	r3, r3
ARM GAS  /tmp/ccXbFsFR.s 			page 24


 447 0202 DBB2     		uxtb	r3, r3
 448 0204 43F02003 		orr	r3, r3, #32
 449 0208 DBB2     		uxtb	r3, r3
 450 020a DBB2     		uxtb	r3, r3
 451 020c 5B09     		lsrs	r3, r3, #5
 452 020e DBB2     		uxtb	r3, r3
 453 0210 012B     		cmp	r3, #1
 454 0212 02D1     		bne	.L27
 455 0214 314B     		ldr	r3, .L197
 456 0216 1B68     		ldr	r3, [r3]
 457 0218 35E0     		b	.L28
 458              	.L27:
 459 021a 4FF40033 		mov	r3, #131072
 460 021e C7F8CC31 		str	r3, [r7, #460]
 461              	.LBB176:
 462              	.LBB177:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 463              		.loc 2 531 0 discriminator 2
 464 0222 D7F8CC31 		ldr	r3, [r7, #460]
 465              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 466 0226 93FAA3F3 		rbit r3, r3
 467              	@ 0 "" 2
 468              		.thumb
 469 022a C7F8C831 		str	r3, [r7, #456]
 470              		.loc 2 544 0 discriminator 2
 471 022e D7F8C831 		ldr	r3, [r7, #456]
 472              	.LBE177:
 473              	.LBE176:
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 474              		.loc 1 318 0 discriminator 2
 475 0232 B3FA83F3 		clz	r3, r3
 476 0236 DBB2     		uxtb	r3, r3
 477 0238 43F02003 		orr	r3, r3, #32
 478 023c DBB2     		uxtb	r3, r3
 479 023e DBB2     		uxtb	r3, r3
 480 0240 5B09     		lsrs	r3, r3, #5
 481 0242 DBB2     		uxtb	r3, r3
 482 0244 022B     		cmp	r3, #2
 483 0246 02D1     		bne	.L30
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 484              		.loc 1 318 0 is_stmt 0 discriminator 3
 485 0248 244B     		ldr	r3, .L197
 486 024a 1B6A     		ldr	r3, [r3, #32]
 487 024c 1BE0     		b	.L28
 488              	.L30:
 489 024e 4FF40033 		mov	r3, #131072
 490 0252 C7F8C431 		str	r3, [r7, #452]
 491              	.LBB178:
 492              	.LBB179:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 493              		.loc 2 531 0 is_stmt 1 discriminator 4
 494 0256 D7F8C431 		ldr	r3, [r7, #452]
 495              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 496 025a 93FAA3F3 		rbit r3, r3
 497              	@ 0 "" 2
 498              		.thumb
 499 025e C7F8C031 		str	r3, [r7, #448]
ARM GAS  /tmp/ccXbFsFR.s 			page 25


 500              		.loc 2 544 0 discriminator 4
 501 0262 D7F8C031 		ldr	r3, [r7, #448]
 502              	.LBE179:
 503              	.LBE178:
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 504              		.loc 1 318 0 discriminator 4
 505 0266 B3FA83F3 		clz	r3, r3
 506 026a DBB2     		uxtb	r3, r3
 507 026c 43F02003 		orr	r3, r3, #32
 508 0270 DBB2     		uxtb	r3, r3
 509 0272 DBB2     		uxtb	r3, r3
 510 0274 5B09     		lsrs	r3, r3, #5
 511 0276 DBB2     		uxtb	r3, r3
 512 0278 042B     		cmp	r3, #4
 513 027a 02D1     		bne	.L33
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 514              		.loc 1 318 0 is_stmt 0 discriminator 5
 515 027c 174B     		ldr	r3, .L197
 516 027e 5B68     		ldr	r3, [r3, #4]
 517 0280 01E0     		b	.L28
 518              	.L33:
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 519              		.loc 1 318 0 discriminator 6
 520 0282 164B     		ldr	r3, .L197
 521 0284 5B6A     		ldr	r3, [r3, #36]
 522              	.L28:
 523 0286 4FF40032 		mov	r2, #131072
 524 028a C7F8BC21 		str	r2, [r7, #444]
 525              	.LBB180:
 526              	.LBB181:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 527              		.loc 2 531 0 is_stmt 1 discriminator 9
 528 028e D7F8BC21 		ldr	r2, [r7, #444]
 529              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 530 0292 92FAA2F2 		rbit r2, r2
 531              	@ 0 "" 2
 532              		.thumb
 533 0296 C7F8B821 		str	r2, [r7, #440]
 534              		.loc 2 544 0 discriminator 9
 535 029a D7F8B821 		ldr	r2, [r7, #440]
 536              	.LBE181:
 537              	.LBE180:
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 538              		.loc 1 318 0 discriminator 9
 539 029e B2FA82F2 		clz	r2, r2
 540 02a2 D2B2     		uxtb	r2, r2
 541 02a4 42F02002 		orr	r2, r2, #32
 542 02a8 D2B2     		uxtb	r2, r2
 543 02aa D2B2     		uxtb	r2, r2
 544 02ac 02F01F02 		and	r2, r2, #31
 545 02b0 D340     		lsrs	r3, r3, r2
 546 02b2 03F00103 		and	r3, r3, #1
 547 02b6 002B     		cmp	r3, #0
 548 02b8 8AD0     		beq	.L36
 549 02ba 7BE0     		b	.L5
 550              	.L24:
 323:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
ARM GAS  /tmp/ccXbFsFR.s 			page 26


 324:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 325:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 326:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 327:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 328:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 329:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 551              		.loc 1 329 0
 552 02bc FFF7FEFF 		bl	HAL_GetTick
 553 02c0 C7F8F801 		str	r0, [r7, #504]
 330:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 331:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 554              		.loc 1 332 0
 555 02c4 0CE0     		b	.L37
 556              	.L48:
 333:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 334:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 557              		.loc 1 334 0
 558 02c6 FFF7FEFF 		bl	HAL_GetTick
 559 02ca 0246     		mov	r2, r0
 560 02cc D7F8F831 		ldr	r3, [r7, #504]
 561 02d0 D31A     		subs	r3, r2, r3
 562 02d2 642B     		cmp	r3, #100
 563 02d4 04D9     		bls	.L37
 335:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 336:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 564              		.loc 1 336 0
 565 02d6 0323     		movs	r3, #3
 566 02d8 00F045BF 		b	.L19
 567              	.L198:
 568              		.align	2
 569              	.L197:
 570 02dc 00100240 		.word	1073876992
 571              	.L37:
 572 02e0 4FF40033 		mov	r3, #131072
 573 02e4 C7F8B431 		str	r3, [r7, #436]
 574              	.LBB182:
 575              	.LBB183:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 576              		.loc 2 531 0 discriminator 1
 577 02e8 D7F8B431 		ldr	r3, [r7, #436]
 578              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 579 02ec 93FAA3F3 		rbit r3, r3
 580              	@ 0 "" 2
 581              		.thumb
 582 02f0 C7F8B031 		str	r3, [r7, #432]
 583              		.loc 2 544 0 discriminator 1
 584 02f4 D7F8B031 		ldr	r3, [r7, #432]
 585              	.LBE183:
 586              	.LBE182:
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 587              		.loc 1 332 0 discriminator 1
 588 02f8 B3FA83F3 		clz	r3, r3
 589 02fc DBB2     		uxtb	r3, r3
 590 02fe 43F02003 		orr	r3, r3, #32
 591 0302 DBB2     		uxtb	r3, r3
 592 0304 DBB2     		uxtb	r3, r3
ARM GAS  /tmp/ccXbFsFR.s 			page 27


 593 0306 5B09     		lsrs	r3, r3, #5
 594 0308 DBB2     		uxtb	r3, r3
 595 030a 012B     		cmp	r3, #1
 596 030c 02D1     		bne	.L39
 597 030e B64B     		ldr	r3, .L199
 598 0310 1B68     		ldr	r3, [r3]
 599 0312 35E0     		b	.L40
 600              	.L39:
 601 0314 4FF40033 		mov	r3, #131072
 602 0318 C7F8AC31 		str	r3, [r7, #428]
 603              	.LBB184:
 604              	.LBB185:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 605              		.loc 2 531 0 discriminator 2
 606 031c D7F8AC31 		ldr	r3, [r7, #428]
 607              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 608 0320 93FAA3F3 		rbit r3, r3
 609              	@ 0 "" 2
 610              		.thumb
 611 0324 C7F8A831 		str	r3, [r7, #424]
 612              		.loc 2 544 0 discriminator 2
 613 0328 D7F8A831 		ldr	r3, [r7, #424]
 614              	.LBE185:
 615              	.LBE184:
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 616              		.loc 1 332 0 discriminator 2
 617 032c B3FA83F3 		clz	r3, r3
 618 0330 DBB2     		uxtb	r3, r3
 619 0332 43F02003 		orr	r3, r3, #32
 620 0336 DBB2     		uxtb	r3, r3
 621 0338 DBB2     		uxtb	r3, r3
 622 033a 5B09     		lsrs	r3, r3, #5
 623 033c DBB2     		uxtb	r3, r3
 624 033e 022B     		cmp	r3, #2
 625 0340 02D1     		bne	.L42
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 626              		.loc 1 332 0 is_stmt 0 discriminator 3
 627 0342 A94B     		ldr	r3, .L199
 628 0344 1B6A     		ldr	r3, [r3, #32]
 629 0346 1BE0     		b	.L40
 630              	.L42:
 631 0348 4FF40033 		mov	r3, #131072
 632 034c C7F8A431 		str	r3, [r7, #420]
 633              	.LBB186:
 634              	.LBB187:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 635              		.loc 2 531 0 is_stmt 1 discriminator 4
 636 0350 D7F8A431 		ldr	r3, [r7, #420]
 637              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 638 0354 93FAA3F3 		rbit r3, r3
 639              	@ 0 "" 2
 640              		.thumb
 641 0358 C7F8A031 		str	r3, [r7, #416]
 642              		.loc 2 544 0 discriminator 4
 643 035c D7F8A031 		ldr	r3, [r7, #416]
 644              	.LBE187:
 645              	.LBE186:
ARM GAS  /tmp/ccXbFsFR.s 			page 28


 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 646              		.loc 1 332 0 discriminator 4
 647 0360 B3FA83F3 		clz	r3, r3
 648 0364 DBB2     		uxtb	r3, r3
 649 0366 43F02003 		orr	r3, r3, #32
 650 036a DBB2     		uxtb	r3, r3
 651 036c DBB2     		uxtb	r3, r3
 652 036e 5B09     		lsrs	r3, r3, #5
 653 0370 DBB2     		uxtb	r3, r3
 654 0372 042B     		cmp	r3, #4
 655 0374 02D1     		bne	.L45
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 656              		.loc 1 332 0 is_stmt 0 discriminator 5
 657 0376 9C4B     		ldr	r3, .L199
 658 0378 5B68     		ldr	r3, [r3, #4]
 659 037a 01E0     		b	.L40
 660              	.L45:
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 661              		.loc 1 332 0 discriminator 6
 662 037c 9A4B     		ldr	r3, .L199
 663 037e 5B6A     		ldr	r3, [r3, #36]
 664              	.L40:
 665 0380 4FF40032 		mov	r2, #131072
 666 0384 C7F89C21 		str	r2, [r7, #412]
 667              	.LBB188:
 668              	.LBB189:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 669              		.loc 2 531 0 is_stmt 1 discriminator 9
 670 0388 D7F89C21 		ldr	r2, [r7, #412]
 671              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 672 038c 92FAA2F2 		rbit r2, r2
 673              	@ 0 "" 2
 674              		.thumb
 675 0390 C7F89821 		str	r2, [r7, #408]
 676              		.loc 2 544 0 discriminator 9
 677 0394 D7F89821 		ldr	r2, [r7, #408]
 678              	.LBE189:
 679              	.LBE188:
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 680              		.loc 1 332 0 discriminator 9
 681 0398 B2FA82F2 		clz	r2, r2
 682 039c D2B2     		uxtb	r2, r2
 683 039e 42F02002 		orr	r2, r2, #32
 684 03a2 D2B2     		uxtb	r2, r2
 685 03a4 D2B2     		uxtb	r2, r2
 686 03a6 02F01F02 		and	r2, r2, #31
 687 03aa D340     		lsrs	r3, r3, r2
 688 03ac 03F00103 		and	r3, r3, #1
 689 03b0 002B     		cmp	r3, #0
 690 03b2 88D1     		bne	.L48
 691              	.L5:
 337:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 338:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 340:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 342:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
ARM GAS  /tmp/ccXbFsFR.s 			page 29


 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 692              		.loc 1 343 0
 693 03b4 3B1D     		adds	r3, r7, #4
 694 03b6 1B68     		ldr	r3, [r3]
 695 03b8 1B68     		ldr	r3, [r3]
 696 03ba 03F00203 		and	r3, r3, #2
 697 03be 002B     		cmp	r3, #0
 698 03c0 00F0D381 		beq	.L49
 344:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 345:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 346:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 347:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 348:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 350:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 699              		.loc 1 350 0
 700 03c4 884B     		ldr	r3, .L199
 701 03c6 5B68     		ldr	r3, [r3, #4]
 702 03c8 03F00C03 		and	r3, r3, #12
 703 03cc 002B     		cmp	r3, #0
 704 03ce 0DD0     		beq	.L50
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 705              		.loc 1 351 0
 706 03d0 854B     		ldr	r3, .L199
 707 03d2 5B68     		ldr	r3, [r3, #4]
 708 03d4 03F00C03 		and	r3, r3, #12
 709 03d8 082B     		cmp	r3, #8
 710 03da 40F08F80 		bne	.L51
 711              		.loc 1 351 0 is_stmt 0 discriminator 1
 712 03de 824B     		ldr	r3, .L199
 713 03e0 5B68     		ldr	r3, [r3, #4]
 714 03e2 03F48033 		and	r3, r3, #65536
 715 03e6 002B     		cmp	r3, #0
 716 03e8 40F08880 		bne	.L51
 717              	.L50:
 718 03ec 0223     		movs	r3, #2
 719 03ee C7F89431 		str	r3, [r7, #404]
 720              	.LBB190:
 721              	.LBB191:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 722              		.loc 2 531 0 is_stmt 1
 723 03f2 D7F89431 		ldr	r3, [r7, #404]
 724              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 725 03f6 93FAA3F3 		rbit r3, r3
 726              	@ 0 "" 2
 727              		.thumb
 728 03fa C7F89031 		str	r3, [r7, #400]
 729              		.loc 2 544 0
 730 03fe D7F89031 		ldr	r3, [r7, #400]
 731              	.LBE191:
 732              	.LBE190:
 352:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 354:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 733              		.loc 1 354 0
 734 0402 B3FA83F3 		clz	r3, r3
 735 0406 DBB2     		uxtb	r3, r3
ARM GAS  /tmp/ccXbFsFR.s 			page 30


 736 0408 43F02003 		orr	r3, r3, #32
 737 040c DBB2     		uxtb	r3, r3
 738 040e DBB2     		uxtb	r3, r3
 739 0410 5B09     		lsrs	r3, r3, #5
 740 0412 DBB2     		uxtb	r3, r3
 741 0414 012B     		cmp	r3, #1
 742 0416 02D1     		bne	.L53
 743              		.loc 1 354 0 is_stmt 0 discriminator 1
 744 0418 734B     		ldr	r3, .L199
 745 041a 1B68     		ldr	r3, [r3]
 746 041c 33E0     		b	.L54
 747              	.L53:
 748 041e 0223     		movs	r3, #2
 749 0420 C7F88C31 		str	r3, [r7, #396]
 750              	.LBB192:
 751              	.LBB193:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752              		.loc 2 531 0 is_stmt 1 discriminator 2
 753 0424 D7F88C31 		ldr	r3, [r7, #396]
 754              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 755 0428 93FAA3F3 		rbit r3, r3
 756              	@ 0 "" 2
 757              		.thumb
 758 042c C7F88831 		str	r3, [r7, #392]
 759              		.loc 2 544 0 discriminator 2
 760 0430 D7F88831 		ldr	r3, [r7, #392]
 761              	.LBE193:
 762              	.LBE192:
 763              		.loc 1 354 0 discriminator 2
 764 0434 B3FA83F3 		clz	r3, r3
 765 0438 DBB2     		uxtb	r3, r3
 766 043a 43F02003 		orr	r3, r3, #32
 767 043e DBB2     		uxtb	r3, r3
 768 0440 DBB2     		uxtb	r3, r3
 769 0442 5B09     		lsrs	r3, r3, #5
 770 0444 DBB2     		uxtb	r3, r3
 771 0446 022B     		cmp	r3, #2
 772 0448 02D1     		bne	.L56
 773              		.loc 1 354 0 is_stmt 0 discriminator 3
 774 044a 674B     		ldr	r3, .L199
 775 044c 1B6A     		ldr	r3, [r3, #32]
 776 044e 1AE0     		b	.L54
 777              	.L56:
 778 0450 0223     		movs	r3, #2
 779 0452 C7F88431 		str	r3, [r7, #388]
 780              	.LBB194:
 781              	.LBB195:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782              		.loc 2 531 0 is_stmt 1 discriminator 4
 783 0456 D7F88431 		ldr	r3, [r7, #388]
 784              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 785 045a 93FAA3F3 		rbit r3, r3
 786              	@ 0 "" 2
 787              		.thumb
 788 045e C7F88031 		str	r3, [r7, #384]
 789              		.loc 2 544 0 discriminator 4
 790 0462 D7F88031 		ldr	r3, [r7, #384]
ARM GAS  /tmp/ccXbFsFR.s 			page 31


 791              	.LBE195:
 792              	.LBE194:
 793              		.loc 1 354 0 discriminator 4
 794 0466 B3FA83F3 		clz	r3, r3
 795 046a DBB2     		uxtb	r3, r3
 796 046c 43F02003 		orr	r3, r3, #32
 797 0470 DBB2     		uxtb	r3, r3
 798 0472 DBB2     		uxtb	r3, r3
 799 0474 5B09     		lsrs	r3, r3, #5
 800 0476 DBB2     		uxtb	r3, r3
 801 0478 042B     		cmp	r3, #4
 802 047a 02D1     		bne	.L59
 803              		.loc 1 354 0 is_stmt 0 discriminator 5
 804 047c 5A4B     		ldr	r3, .L199
 805 047e 5B68     		ldr	r3, [r3, #4]
 806 0480 01E0     		b	.L54
 807              	.L59:
 808              		.loc 1 354 0 discriminator 6
 809 0482 594B     		ldr	r3, .L199
 810 0484 5B6A     		ldr	r3, [r3, #36]
 811              	.L54:
 812 0486 0222     		movs	r2, #2
 813 0488 C7F87C21 		str	r2, [r7, #380]
 814              	.LBB196:
 815              	.LBB197:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 816              		.loc 2 531 0 is_stmt 1 discriminator 9
 817 048c D7F87C21 		ldr	r2, [r7, #380]
 818              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 819 0490 92FAA2F2 		rbit r2, r2
 820              	@ 0 "" 2
 821              		.thumb
 822 0494 C7F87821 		str	r2, [r7, #376]
 823              		.loc 2 544 0 discriminator 9
 824 0498 D7F87821 		ldr	r2, [r7, #376]
 825              	.LBE197:
 826              	.LBE196:
 827              		.loc 1 354 0 discriminator 9
 828 049c B2FA82F2 		clz	r2, r2
 829 04a0 D2B2     		uxtb	r2, r2
 830 04a2 42F02002 		orr	r2, r2, #32
 831 04a6 D2B2     		uxtb	r2, r2
 832 04a8 D2B2     		uxtb	r2, r2
 833 04aa 02F01F02 		and	r2, r2, #31
 834 04ae D340     		lsrs	r3, r3, r2
 835 04b0 03F00103 		and	r3, r3, #1
 836 04b4 002B     		cmp	r3, #0
 837 04b6 07D0     		beq	.L62
 838              		.loc 1 354 0 is_stmt 0 discriminator 1
 839 04b8 3B1D     		adds	r3, r7, #4
 840 04ba 1B68     		ldr	r3, [r3]
 841 04bc 1B69     		ldr	r3, [r3, #16]
 842 04be 012B     		cmp	r3, #1
 843 04c0 02D0     		beq	.L62
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 356:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 844              		.loc 1 356 0 is_stmt 1
ARM GAS  /tmp/ccXbFsFR.s 			page 32


 845 04c2 0123     		movs	r3, #1
 846 04c4 00F04FBE 		b	.L19
 847              	.L62:
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 358:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 361:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 848              		.loc 1 362 0 discriminator 2
 849 04c8 474B     		ldr	r3, .L199
 850 04ca 474A     		ldr	r2, .L199
 851 04cc 1268     		ldr	r2, [r2]
 852 04ce 22F0F801 		bic	r1, r2, #248
 853 04d2 3A1D     		adds	r2, r7, #4
 854 04d4 1268     		ldr	r2, [r2]
 855 04d6 5069     		ldr	r0, [r2, #20]
 856 04d8 F822     		movs	r2, #248
 857 04da C7F87421 		str	r2, [r7, #372]
 858              	.LBB198:
 859              	.LBB199:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 860              		.loc 2 531 0 discriminator 2
 861 04de D7F87421 		ldr	r2, [r7, #372]
 862              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 863 04e2 92FAA2F2 		rbit r2, r2
 864              	@ 0 "" 2
 865              		.thumb
 866 04e6 C7F87021 		str	r2, [r7, #368]
 867              		.loc 2 544 0 discriminator 2
 868 04ea D7F87021 		ldr	r2, [r7, #368]
 869              	.LBE199:
 870              	.LBE198:
 871              		.loc 1 362 0 discriminator 2
 872 04ee B2FA82F2 		clz	r2, r2
 873 04f2 00FA02F2 		lsl	r2, r0, r2
 874 04f6 0A43     		orrs	r2, r2, r1
 875 04f8 1A60     		str	r2, [r3]
 354:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 876              		.loc 1 354 0 discriminator 2
 877 04fa 36E1     		b	.L49
 878              	.L51:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 364:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 366:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI State */
 368:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 879              		.loc 1 368 0
 880 04fc 3B1D     		adds	r3, r7, #4
 881 04fe 1B68     		ldr	r3, [r3]
 882 0500 1B69     		ldr	r3, [r3, #16]
 883 0502 002B     		cmp	r3, #0
 884 0504 00F0A780 		beq	.L64
 885 0508 0123     		movs	r3, #1
 886 050a C7F86C31 		str	r3, [r7, #364]
 887              	.LBB200:
ARM GAS  /tmp/ccXbFsFR.s 			page 33


 888              	.LBB201:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 889              		.loc 2 531 0
 890 050e D7F86C31 		ldr	r3, [r7, #364]
 891              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 892 0512 93FAA3F3 		rbit r3, r3
 893              	@ 0 "" 2
 894              		.thumb
 895 0516 C7F86831 		str	r3, [r7, #360]
 896              		.loc 2 544 0
 897 051a D7F86831 		ldr	r3, [r7, #360]
 898              	.LBE201:
 899              	.LBE200:
 369:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 370:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 900              		.loc 1 371 0
 901 051e B3FA83F3 		clz	r3, r3
 902 0522 9B00     		lsls	r3, r3, #2
 903 0524 03F18443 		add	r3, r3, #1107296256
 904 0528 03F58403 		add	r3, r3, #4325376
 905 052c 0122     		movs	r2, #1
 906 052e 1A60     		str	r2, [r3]
 372:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 373:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 907              		.loc 1 374 0
 908 0530 FFF7FEFF 		bl	HAL_GetTick
 909 0534 C7F8F801 		str	r0, [r7, #504]
 375:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is ready */
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 910              		.loc 1 377 0
 911 0538 0AE0     		b	.L66
 912              	.L77:
 378:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 913              		.loc 1 379 0
 914 053a FFF7FEFF 		bl	HAL_GetTick
 915 053e 0246     		mov	r2, r0
 916 0540 D7F8F831 		ldr	r3, [r7, #504]
 917 0544 D31A     		subs	r3, r2, r3
 918 0546 022B     		cmp	r3, #2
 919 0548 02D9     		bls	.L66
 380:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 920              		.loc 1 381 0
 921 054a 0323     		movs	r3, #3
 922 054c 00F00BBE 		b	.L19
 923              	.L66:
 924 0550 0223     		movs	r3, #2
 925 0552 C7F86431 		str	r3, [r7, #356]
 926              	.LBB202:
 927              	.LBB203:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 928              		.loc 2 531 0 discriminator 1
 929 0556 D7F86431 		ldr	r3, [r7, #356]
ARM GAS  /tmp/ccXbFsFR.s 			page 34


 930              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 931 055a 93FAA3F3 		rbit r3, r3
 932              	@ 0 "" 2
 933              		.thumb
 934 055e C7F86031 		str	r3, [r7, #352]
 935              		.loc 2 544 0 discriminator 1
 936 0562 D7F86031 		ldr	r3, [r7, #352]
 937              	.LBE203:
 938              	.LBE202:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 939              		.loc 1 377 0 discriminator 1
 940 0566 B3FA83F3 		clz	r3, r3
 941 056a DBB2     		uxtb	r3, r3
 942 056c 43F02003 		orr	r3, r3, #32
 943 0570 DBB2     		uxtb	r3, r3
 944 0572 DBB2     		uxtb	r3, r3
 945 0574 5B09     		lsrs	r3, r3, #5
 946 0576 DBB2     		uxtb	r3, r3
 947 0578 012B     		cmp	r3, #1
 948 057a 02D1     		bne	.L68
 949 057c 1A4B     		ldr	r3, .L199
 950 057e 1B68     		ldr	r3, [r3]
 951 0580 36E0     		b	.L69
 952              	.L68:
 953 0582 0223     		movs	r3, #2
 954 0584 C7F85C31 		str	r3, [r7, #348]
 955              	.LBB204:
 956              	.LBB205:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 957              		.loc 2 531 0 discriminator 2
 958 0588 D7F85C31 		ldr	r3, [r7, #348]
 959              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 960 058c 93FAA3F3 		rbit r3, r3
 961              	@ 0 "" 2
 962              		.thumb
 963 0590 C7F85831 		str	r3, [r7, #344]
 964              		.loc 2 544 0 discriminator 2
 965 0594 D7F85831 		ldr	r3, [r7, #344]
 966              	.LBE205:
 967              	.LBE204:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 968              		.loc 1 377 0 discriminator 2
 969 0598 B3FA83F3 		clz	r3, r3
 970 059c DBB2     		uxtb	r3, r3
 971 059e 43F02003 		orr	r3, r3, #32
 972 05a2 DBB2     		uxtb	r3, r3
 973 05a4 DBB2     		uxtb	r3, r3
 974 05a6 5B09     		lsrs	r3, r3, #5
 975 05a8 DBB2     		uxtb	r3, r3
 976 05aa 022B     		cmp	r3, #2
 977 05ac 02D1     		bne	.L71
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 978              		.loc 1 377 0 is_stmt 0 discriminator 3
 979 05ae 0E4B     		ldr	r3, .L199
 980 05b0 1B6A     		ldr	r3, [r3, #32]
 981 05b2 1DE0     		b	.L69
 982              	.L71:
ARM GAS  /tmp/ccXbFsFR.s 			page 35


 983 05b4 0223     		movs	r3, #2
 984 05b6 C7F85431 		str	r3, [r7, #340]
 985              	.LBB206:
 986              	.LBB207:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 987              		.loc 2 531 0 is_stmt 1 discriminator 4
 988 05ba D7F85431 		ldr	r3, [r7, #340]
 989              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 990 05be 93FAA3F3 		rbit r3, r3
 991              	@ 0 "" 2
 992              		.thumb
 993 05c2 C7F85031 		str	r3, [r7, #336]
 994              		.loc 2 544 0 discriminator 4
 995 05c6 D7F85031 		ldr	r3, [r7, #336]
 996              	.LBE207:
 997              	.LBE206:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 998              		.loc 1 377 0 discriminator 4
 999 05ca B3FA83F3 		clz	r3, r3
 1000 05ce DBB2     		uxtb	r3, r3
 1001 05d0 43F02003 		orr	r3, r3, #32
 1002 05d4 DBB2     		uxtb	r3, r3
 1003 05d6 DBB2     		uxtb	r3, r3
 1004 05d8 5B09     		lsrs	r3, r3, #5
 1005 05da DBB2     		uxtb	r3, r3
 1006 05dc 042B     		cmp	r3, #4
 1007 05de 05D1     		bne	.L74
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1008              		.loc 1 377 0 is_stmt 0 discriminator 5
 1009 05e0 014B     		ldr	r3, .L199
 1010 05e2 5B68     		ldr	r3, [r3, #4]
 1011 05e4 04E0     		b	.L69
 1012              	.L200:
 1013 05e6 00BF     		.align	2
 1014              	.L199:
 1015 05e8 00100240 		.word	1073876992
 1016              	.L74:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1017              		.loc 1 377 0 discriminator 6
 1018 05ec C34B     		ldr	r3, .L201
 1019 05ee 5B6A     		ldr	r3, [r3, #36]
 1020              	.L69:
 1021 05f0 0222     		movs	r2, #2
 1022 05f2 C7F84C21 		str	r2, [r7, #332]
 1023              	.LBB208:
 1024              	.LBB209:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1025              		.loc 2 531 0 is_stmt 1 discriminator 9
 1026 05f6 D7F84C21 		ldr	r2, [r7, #332]
 1027              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1028 05fa 92FAA2F2 		rbit r2, r2
 1029              	@ 0 "" 2
 1030              		.thumb
 1031 05fe C7F84821 		str	r2, [r7, #328]
 1032              		.loc 2 544 0 discriminator 9
 1033 0602 D7F84821 		ldr	r2, [r7, #328]
 1034              	.LBE209:
ARM GAS  /tmp/ccXbFsFR.s 			page 36


 1035              	.LBE208:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1036              		.loc 1 377 0 discriminator 9
 1037 0606 B2FA82F2 		clz	r2, r2
 1038 060a D2B2     		uxtb	r2, r2
 1039 060c 42F02002 		orr	r2, r2, #32
 1040 0610 D2B2     		uxtb	r2, r2
 1041 0612 D2B2     		uxtb	r2, r2
 1042 0614 02F01F02 		and	r2, r2, #31
 1043 0618 D340     		lsrs	r3, r3, r2
 1044 061a 03F00103 		and	r3, r3, #1
 1045 061e 002B     		cmp	r3, #0
 1046 0620 8BD0     		beq	.L77
 382:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 383:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 384:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                 
 385:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 386:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 1047              		.loc 1 386 0
 1048 0622 B64B     		ldr	r3, .L201
 1049 0624 B54A     		ldr	r2, .L201
 1050 0626 1268     		ldr	r2, [r2]
 1051 0628 22F0F801 		bic	r1, r2, #248
 1052 062c 3A1D     		adds	r2, r7, #4
 1053 062e 1268     		ldr	r2, [r2]
 1054 0630 5069     		ldr	r0, [r2, #20]
 1055 0632 F822     		movs	r2, #248
 1056 0634 C7F84421 		str	r2, [r7, #324]
 1057              	.LBB210:
 1058              	.LBB211:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1059              		.loc 2 531 0
 1060 0638 D7F84421 		ldr	r2, [r7, #324]
 1061              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1062 063c 92FAA2F2 		rbit r2, r2
 1063              	@ 0 "" 2
 1064              		.thumb
 1065 0640 C7F84021 		str	r2, [r7, #320]
 1066              		.loc 2 544 0
 1067 0644 D7F84021 		ldr	r2, [r7, #320]
 1068              	.LBE211:
 1069              	.LBE210:
 1070              		.loc 1 386 0
 1071 0648 B2FA82F2 		clz	r2, r2
 1072 064c 00FA02F2 		lsl	r2, r0, r2
 1073 0650 0A43     		orrs	r2, r2, r1
 1074 0652 1A60     		str	r2, [r3]
 1075 0654 89E0     		b	.L49
 1076              	.L64:
 1077 0656 0123     		movs	r3, #1
 1078 0658 C7F83C31 		str	r3, [r7, #316]
 1079              	.LBB212:
 1080              	.LBB213:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1081              		.loc 2 531 0
 1082 065c D7F83C31 		ldr	r3, [r7, #316]
 1083              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccXbFsFR.s 			page 37


 1084 0660 93FAA3F3 		rbit r3, r3
 1085              	@ 0 "" 2
 1086              		.thumb
 1087 0664 C7F83831 		str	r3, [r7, #312]
 1088              		.loc 2 544 0
 1089 0668 D7F83831 		ldr	r3, [r7, #312]
 1090              	.LBE213:
 1091              	.LBE212:
 387:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 389:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 390:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 1092              		.loc 1 391 0
 1093 066c B3FA83F3 		clz	r3, r3
 1094 0670 9B00     		lsls	r3, r3, #2
 1095 0672 03F18443 		add	r3, r3, #1107296256
 1096 0676 03F58403 		add	r3, r3, #4325376
 1097 067a 0022     		movs	r2, #0
 1098 067c 1A60     		str	r2, [r3]
 392:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 394:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1099              		.loc 1 394 0
 1100 067e FFF7FEFF 		bl	HAL_GetTick
 1101 0682 C7F8F801 		str	r0, [r7, #504]
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 1102              		.loc 1 397 0
 1103 0686 0AE0     		b	.L80
 1104              	.L91:
 398:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 1105              		.loc 1 399 0
 1106 0688 FFF7FEFF 		bl	HAL_GetTick
 1107 068c 0246     		mov	r2, r0
 1108 068e D7F8F831 		ldr	r3, [r7, #504]
 1109 0692 D31A     		subs	r3, r2, r3
 1110 0694 022B     		cmp	r3, #2
 1111 0696 02D9     		bls	.L80
 400:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1112              		.loc 1 401 0
 1113 0698 0323     		movs	r3, #3
 1114 069a 00F064BD 		b	.L19
 1115              	.L80:
 1116 069e 0223     		movs	r3, #2
 1117 06a0 C7F83431 		str	r3, [r7, #308]
 1118              	.LBB214:
 1119              	.LBB215:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1120              		.loc 2 531 0 discriminator 1
 1121 06a4 D7F83431 		ldr	r3, [r7, #308]
 1122              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1123 06a8 93FAA3F3 		rbit r3, r3
 1124              	@ 0 "" 2
ARM GAS  /tmp/ccXbFsFR.s 			page 38


 1125              		.thumb
 1126 06ac C7F83031 		str	r3, [r7, #304]
 1127              		.loc 2 544 0 discriminator 1
 1128 06b0 D7F83031 		ldr	r3, [r7, #304]
 1129              	.LBE215:
 1130              	.LBE214:
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1131              		.loc 1 397 0 discriminator 1
 1132 06b4 B3FA83F3 		clz	r3, r3
 1133 06b8 DBB2     		uxtb	r3, r3
 1134 06ba 43F02003 		orr	r3, r3, #32
 1135 06be DBB2     		uxtb	r3, r3
 1136 06c0 DBB2     		uxtb	r3, r3
 1137 06c2 5B09     		lsrs	r3, r3, #5
 1138 06c4 DBB2     		uxtb	r3, r3
 1139 06c6 012B     		cmp	r3, #1
 1140 06c8 02D1     		bne	.L82
 1141 06ca 8C4B     		ldr	r3, .L201
 1142 06cc 1B68     		ldr	r3, [r3]
 1143 06ce 33E0     		b	.L83
 1144              	.L82:
 1145 06d0 0223     		movs	r3, #2
 1146 06d2 C7F82C31 		str	r3, [r7, #300]
 1147              	.LBB216:
 1148              	.LBB217:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1149              		.loc 2 531 0 discriminator 2
 1150 06d6 D7F82C31 		ldr	r3, [r7, #300]
 1151              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1152 06da 93FAA3F3 		rbit r3, r3
 1153              	@ 0 "" 2
 1154              		.thumb
 1155 06de C7F82831 		str	r3, [r7, #296]
 1156              		.loc 2 544 0 discriminator 2
 1157 06e2 D7F82831 		ldr	r3, [r7, #296]
 1158              	.LBE217:
 1159              	.LBE216:
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1160              		.loc 1 397 0 discriminator 2
 1161 06e6 B3FA83F3 		clz	r3, r3
 1162 06ea DBB2     		uxtb	r3, r3
 1163 06ec 43F02003 		orr	r3, r3, #32
 1164 06f0 DBB2     		uxtb	r3, r3
 1165 06f2 DBB2     		uxtb	r3, r3
 1166 06f4 5B09     		lsrs	r3, r3, #5
 1167 06f6 DBB2     		uxtb	r3, r3
 1168 06f8 022B     		cmp	r3, #2
 1169 06fa 02D1     		bne	.L85
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1170              		.loc 1 397 0 is_stmt 0 discriminator 3
 1171 06fc 7F4B     		ldr	r3, .L201
 1172 06fe 1B6A     		ldr	r3, [r3, #32]
 1173 0700 1AE0     		b	.L83
 1174              	.L85:
 1175 0702 0223     		movs	r3, #2
 1176 0704 C7F82431 		str	r3, [r7, #292]
 1177              	.LBB218:
ARM GAS  /tmp/ccXbFsFR.s 			page 39


 1178              	.LBB219:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1179              		.loc 2 531 0 is_stmt 1 discriminator 4
 1180 0708 D7F82431 		ldr	r3, [r7, #292]
 1181              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1182 070c 93FAA3F3 		rbit r3, r3
 1183              	@ 0 "" 2
 1184              		.thumb
 1185 0710 C7F82031 		str	r3, [r7, #288]
 1186              		.loc 2 544 0 discriminator 4
 1187 0714 D7F82031 		ldr	r3, [r7, #288]
 1188              	.LBE219:
 1189              	.LBE218:
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1190              		.loc 1 397 0 discriminator 4
 1191 0718 B3FA83F3 		clz	r3, r3
 1192 071c DBB2     		uxtb	r3, r3
 1193 071e 43F02003 		orr	r3, r3, #32
 1194 0722 DBB2     		uxtb	r3, r3
 1195 0724 DBB2     		uxtb	r3, r3
 1196 0726 5B09     		lsrs	r3, r3, #5
 1197 0728 DBB2     		uxtb	r3, r3
 1198 072a 042B     		cmp	r3, #4
 1199 072c 02D1     		bne	.L88
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1200              		.loc 1 397 0 is_stmt 0 discriminator 5
 1201 072e 734B     		ldr	r3, .L201
 1202 0730 5B68     		ldr	r3, [r3, #4]
 1203 0732 01E0     		b	.L83
 1204              	.L88:
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1205              		.loc 1 397 0 discriminator 6
 1206 0734 714B     		ldr	r3, .L201
 1207 0736 5B6A     		ldr	r3, [r3, #36]
 1208              	.L83:
 1209 0738 0222     		movs	r2, #2
 1210 073a C7F81C21 		str	r2, [r7, #284]
 1211              	.LBB220:
 1212              	.LBB221:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1213              		.loc 2 531 0 is_stmt 1 discriminator 9
 1214 073e D7F81C21 		ldr	r2, [r7, #284]
 1215              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1216 0742 92FAA2F2 		rbit r2, r2
 1217              	@ 0 "" 2
 1218              		.thumb
 1219 0746 C7F81821 		str	r2, [r7, #280]
 1220              		.loc 2 544 0 discriminator 9
 1221 074a D7F81821 		ldr	r2, [r7, #280]
 1222              	.LBE221:
 1223              	.LBE220:
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1224              		.loc 1 397 0 discriminator 9
 1225 074e B2FA82F2 		clz	r2, r2
 1226 0752 D2B2     		uxtb	r2, r2
 1227 0754 42F02002 		orr	r2, r2, #32
 1228 0758 D2B2     		uxtb	r2, r2
ARM GAS  /tmp/ccXbFsFR.s 			page 40


 1229 075a D2B2     		uxtb	r2, r2
 1230 075c 02F01F02 		and	r2, r2, #31
 1231 0760 D340     		lsrs	r3, r3, r2
 1232 0762 03F00103 		and	r3, r3, #1
 1233 0766 002B     		cmp	r3, #0
 1234 0768 8ED1     		bne	.L91
 1235              	.L49:
 402:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 403:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 404:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 405:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 406:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 408:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 1236              		.loc 1 408 0
 1237 076a 3B1D     		adds	r3, r7, #4
 1238 076c 1B68     		ldr	r3, [r3]
 1239 076e 1B68     		ldr	r3, [r3]
 1240 0770 03F00803 		and	r3, r3, #8
 1241 0774 002B     		cmp	r3, #0
 1242 0776 00F03C81 		beq	.L92
 409:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 410:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 411:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 412:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSI State */
 414:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 1243              		.loc 1 414 0
 1244 077a 3B1D     		adds	r3, r7, #4
 1245 077c 1B68     		ldr	r3, [r3]
 1246 077e 9B69     		ldr	r3, [r3, #24]
 1247 0780 002B     		cmp	r3, #0
 1248 0782 00F09480 		beq	.L93
 1249 0786 0123     		movs	r3, #1
 1250 0788 C7F81431 		str	r3, [r7, #276]
 1251              	.LBB222:
 1252              	.LBB223:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1253              		.loc 2 531 0
 1254 078c D7F81431 		ldr	r3, [r7, #276]
 1255              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1256 0790 93FAA3F3 		rbit r3, r3
 1257              	@ 0 "" 2
 1258              		.thumb
 1259 0794 C7F81031 		str	r3, [r7, #272]
 1260              		.loc 2 544 0
 1261 0798 D7F81031 		ldr	r3, [r7, #272]
 1262              	.LBE223:
 1263              	.LBE222:
 415:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 416:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 417:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 1264              		.loc 1 417 0
 1265 079c B3FA83F3 		clz	r3, r3
 1266 07a0 9B00     		lsls	r3, r3, #2
 1267 07a2 1A46     		mov	r2, r3
 1268 07a4 564B     		ldr	r3, .L201+4
ARM GAS  /tmp/ccXbFsFR.s 			page 41


 1269 07a6 1344     		add	r3, r3, r2
 1270 07a8 0122     		movs	r2, #1
 1271 07aa 1A60     		str	r2, [r3]
 418:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 419:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 420:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1272              		.loc 1 420 0
 1273 07ac FFF7FEFF 		bl	HAL_GetTick
 1274 07b0 C7F8F801 		str	r0, [r7, #504]
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 422:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is ready */  
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 1275              		.loc 1 423 0
 1276 07b4 0AE0     		b	.L95
 1277              	.L106:
 424:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 425:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1278              		.loc 1 425 0
 1279 07b6 FFF7FEFF 		bl	HAL_GetTick
 1280 07ba 0246     		mov	r2, r0
 1281 07bc D7F8F831 		ldr	r3, [r7, #504]
 1282 07c0 D31A     		subs	r3, r2, r3
 1283 07c2 022B     		cmp	r3, #2
 1284 07c4 02D9     		bls	.L95
 426:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 427:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1285              		.loc 1 427 0
 1286 07c6 0323     		movs	r3, #3
 1287 07c8 00F0CDBC 		b	.L19
 1288              	.L95:
 1289 07cc 0223     		movs	r3, #2
 1290 07ce C7F80C31 		str	r3, [r7, #268]
 1291              	.LBB224:
 1292              	.LBB225:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1293              		.loc 2 531 0 discriminator 1
 1294 07d2 D7F80C31 		ldr	r3, [r7, #268]
 1295              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1296 07d6 93FAA3F3 		rbit r3, r3
 1297              	@ 0 "" 2
 1298              		.thumb
 1299 07da C7F80831 		str	r3, [r7, #264]
 1300              		.loc 2 544 0 discriminator 1
 1301 07de D7F80831 		ldr	r3, [r7, #264]
 1302              	.LBE225:
 1303              	.LBE224:
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1304              		.loc 1 423 0 discriminator 1
 1305 07e2 B3FA83F3 		clz	r3, r3
 1306 07e6 DBB2     		uxtb	r3, r3
 1307 07e8 43F06003 		orr	r3, r3, #96
 1308 07ec DBB2     		uxtb	r3, r3
 1309 07ee DBB2     		uxtb	r3, r3
 1310 07f0 5B09     		lsrs	r3, r3, #5
 1311 07f2 DBB2     		uxtb	r3, r3
 1312 07f4 012B     		cmp	r3, #1
 1313 07f6 02D1     		bne	.L97
ARM GAS  /tmp/ccXbFsFR.s 			page 42


 1314 07f8 404B     		ldr	r3, .L201
 1315 07fa 1B68     		ldr	r3, [r3]
 1316 07fc 39E0     		b	.L98
 1317              	.L97:
 1318 07fe 0223     		movs	r3, #2
 1319 0800 C7F80431 		str	r3, [r7, #260]
 1320              	.LBB226:
 1321              	.LBB227:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1322              		.loc 2 531 0 discriminator 2
 1323 0804 D7F80431 		ldr	r3, [r7, #260]
 1324              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1325 0808 93FAA3F2 		rbit r2, r3
 1326              	@ 0 "" 2
 1327              		.thumb
 1328 080c 07F58073 		add	r3, r7, #256
 1329 0810 1A60     		str	r2, [r3]
 1330              		.loc 2 544 0 discriminator 2
 1331 0812 07F58073 		add	r3, r7, #256
 1332 0816 1B68     		ldr	r3, [r3]
 1333              	.LBE227:
 1334              	.LBE226:
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1335              		.loc 1 423 0 discriminator 2
 1336 0818 B3FA83F3 		clz	r3, r3
 1337 081c DBB2     		uxtb	r3, r3
 1338 081e 43F06003 		orr	r3, r3, #96
 1339 0822 DBB2     		uxtb	r3, r3
 1340 0824 DBB2     		uxtb	r3, r3
 1341 0826 5B09     		lsrs	r3, r3, #5
 1342 0828 DBB2     		uxtb	r3, r3
 1343 082a 022B     		cmp	r3, #2
 1344 082c 02D1     		bne	.L100
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1345              		.loc 1 423 0 is_stmt 0 discriminator 3
 1346 082e 334B     		ldr	r3, .L201
 1347 0830 1B6A     		ldr	r3, [r3, #32]
 1348 0832 1EE0     		b	.L98
 1349              	.L100:
 1350 0834 07F1FC03 		add	r3, r7, #252
 1351 0838 0222     		movs	r2, #2
 1352 083a 1A60     		str	r2, [r3]
 1353              	.LBB228:
 1354              	.LBB229:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1355              		.loc 2 531 0 is_stmt 1 discriminator 4
 1356 083c 07F1FC03 		add	r3, r7, #252
 1357 0840 1B68     		ldr	r3, [r3]
 1358              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1359 0842 93FAA3F2 		rbit r2, r3
 1360              	@ 0 "" 2
 1361              		.thumb
 1362 0846 07F1F803 		add	r3, r7, #248
 1363 084a 1A60     		str	r2, [r3]
 1364              		.loc 2 544 0 discriminator 4
 1365 084c 07F1F803 		add	r3, r7, #248
 1366 0850 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccXbFsFR.s 			page 43


 1367              	.LBE229:
 1368              	.LBE228:
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1369              		.loc 1 423 0 discriminator 4
 1370 0852 B3FA83F3 		clz	r3, r3
 1371 0856 DBB2     		uxtb	r3, r3
 1372 0858 43F06003 		orr	r3, r3, #96
 1373 085c DBB2     		uxtb	r3, r3
 1374 085e DBB2     		uxtb	r3, r3
 1375 0860 5B09     		lsrs	r3, r3, #5
 1376 0862 DBB2     		uxtb	r3, r3
 1377 0864 042B     		cmp	r3, #4
 1378 0866 02D1     		bne	.L103
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1379              		.loc 1 423 0 is_stmt 0 discriminator 5
 1380 0868 244B     		ldr	r3, .L201
 1381 086a 5B68     		ldr	r3, [r3, #4]
 1382 086c 01E0     		b	.L98
 1383              	.L103:
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1384              		.loc 1 423 0 discriminator 6
 1385 086e 234B     		ldr	r3, .L201
 1386 0870 5B6A     		ldr	r3, [r3, #36]
 1387              	.L98:
 1388 0872 07F1F402 		add	r2, r7, #244
 1389 0876 0221     		movs	r1, #2
 1390 0878 1160     		str	r1, [r2]
 1391              	.LBB230:
 1392              	.LBB231:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1393              		.loc 2 531 0 is_stmt 1 discriminator 9
 1394 087a 07F1F402 		add	r2, r7, #244
 1395 087e 1268     		ldr	r2, [r2]
 1396              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1397 0880 92FAA2F1 		rbit r1, r2
 1398              	@ 0 "" 2
 1399              		.thumb
 1400 0884 07F1F002 		add	r2, r7, #240
 1401 0888 1160     		str	r1, [r2]
 1402              		.loc 2 544 0 discriminator 9
 1403 088a 07F1F002 		add	r2, r7, #240
 1404 088e 1268     		ldr	r2, [r2]
 1405              	.LBE231:
 1406              	.LBE230:
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1407              		.loc 1 423 0 discriminator 9
 1408 0890 B2FA82F2 		clz	r2, r2
 1409 0894 D2B2     		uxtb	r2, r2
 1410 0896 42F06002 		orr	r2, r2, #96
 1411 089a D2B2     		uxtb	r2, r2
 1412 089c D2B2     		uxtb	r2, r2
 1413 089e 02F01F02 		and	r2, r2, #31
 1414 08a2 D340     		lsrs	r3, r3, r2
 1415 08a4 03F00103 		and	r3, r3, #1
 1416 08a8 002B     		cmp	r3, #0
 1417 08aa 84D0     		beq	.L106
 1418 08ac A1E0     		b	.L92
ARM GAS  /tmp/ccXbFsFR.s 			page 44


 1419              	.L93:
 1420 08ae 07F1EC03 		add	r3, r7, #236
 1421 08b2 0122     		movs	r2, #1
 1422 08b4 1A60     		str	r2, [r3]
 1423              	.LBB232:
 1424              	.LBB233:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1425              		.loc 2 531 0
 1426 08b6 07F1EC03 		add	r3, r7, #236
 1427 08ba 1B68     		ldr	r3, [r3]
 1428              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1429 08bc 93FAA3F2 		rbit r2, r3
 1430              	@ 0 "" 2
 1431              		.thumb
 1432 08c0 07F1E803 		add	r3, r7, #232
 1433 08c4 1A60     		str	r2, [r3]
 1434              		.loc 2 544 0
 1435 08c6 07F1E803 		add	r3, r7, #232
 1436 08ca 1B68     		ldr	r3, [r3]
 1437              	.LBE233:
 1438              	.LBE232:
 428:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 429:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 430:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 432:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 433:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 434:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 1439              		.loc 1 434 0
 1440 08cc B3FA83F3 		clz	r3, r3
 1441 08d0 9B00     		lsls	r3, r3, #2
 1442 08d2 1A46     		mov	r2, r3
 1443 08d4 0A4B     		ldr	r3, .L201+4
 1444 08d6 1344     		add	r3, r3, r2
 1445 08d8 0022     		movs	r2, #0
 1446 08da 1A60     		str	r2, [r3]
 435:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 437:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1447              		.loc 1 437 0
 1448 08dc FFF7FEFF 		bl	HAL_GetTick
 1449 08e0 C7F8F801 		str	r0, [r7, #504]
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is disabled */  
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 1450              		.loc 1 440 0
 1451 08e4 0EE0     		b	.L108
 1452              	.L119:
 441:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1453              		.loc 1 442 0
 1454 08e6 FFF7FEFF 		bl	HAL_GetTick
 1455 08ea 0246     		mov	r2, r0
 1456 08ec D7F8F831 		ldr	r3, [r7, #504]
 1457 08f0 D31A     		subs	r3, r2, r3
 1458 08f2 022B     		cmp	r3, #2
 1459 08f4 06D9     		bls	.L108
ARM GAS  /tmp/ccXbFsFR.s 			page 45


 443:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1460              		.loc 1 444 0
 1461 08f6 0323     		movs	r3, #3
 1462 08f8 00F035BC 		b	.L19
 1463              	.L202:
 1464              		.align	2
 1465              	.L201:
 1466 08fc 00100240 		.word	1073876992
 1467 0900 80044242 		.word	1111622784
 1468              	.L108:
 1469 0904 07F1E403 		add	r3, r7, #228
 1470 0908 0222     		movs	r2, #2
 1471 090a 1A60     		str	r2, [r3]
 1472              	.LBB234:
 1473              	.LBB235:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1474              		.loc 2 531 0 discriminator 1
 1475 090c 07F1E403 		add	r3, r7, #228
 1476 0910 1B68     		ldr	r3, [r3]
 1477              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1478 0912 93FAA3F2 		rbit r2, r3
 1479              	@ 0 "" 2
 1480              		.thumb
 1481 0916 07F1E003 		add	r3, r7, #224
 1482 091a 1A60     		str	r2, [r3]
 1483              		.loc 2 544 0 discriminator 1
 1484 091c 07F1E003 		add	r3, r7, #224
 1485 0920 1B68     		ldr	r3, [r3]
 1486              	.LBE235:
 1487              	.LBE234:
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1488              		.loc 1 440 0 discriminator 1
 1489 0922 B3FA83F3 		clz	r3, r3
 1490 0926 DBB2     		uxtb	r3, r3
 1491 0928 43F06003 		orr	r3, r3, #96
 1492 092c DBB2     		uxtb	r3, r3
 1493 092e DBB2     		uxtb	r3, r3
 1494 0930 5B09     		lsrs	r3, r3, #5
 1495 0932 DBB2     		uxtb	r3, r3
 1496 0934 012B     		cmp	r3, #1
 1497 0936 02D1     		bne	.L110
 1498 0938 A54B     		ldr	r3, .L203
 1499 093a 1B68     		ldr	r3, [r3]
 1500 093c 3BE0     		b	.L111
 1501              	.L110:
 1502 093e 07F1DC03 		add	r3, r7, #220
 1503 0942 0222     		movs	r2, #2
 1504 0944 1A60     		str	r2, [r3]
 1505              	.LBB236:
 1506              	.LBB237:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1507              		.loc 2 531 0 discriminator 2
 1508 0946 07F1DC03 		add	r3, r7, #220
 1509 094a 1B68     		ldr	r3, [r3]
 1510              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1511 094c 93FAA3F2 		rbit r2, r3
ARM GAS  /tmp/ccXbFsFR.s 			page 46


 1512              	@ 0 "" 2
 1513              		.thumb
 1514 0950 07F1D803 		add	r3, r7, #216
 1515 0954 1A60     		str	r2, [r3]
 1516              		.loc 2 544 0 discriminator 2
 1517 0956 07F1D803 		add	r3, r7, #216
 1518 095a 1B68     		ldr	r3, [r3]
 1519              	.LBE237:
 1520              	.LBE236:
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1521              		.loc 1 440 0 discriminator 2
 1522 095c B3FA83F3 		clz	r3, r3
 1523 0960 DBB2     		uxtb	r3, r3
 1524 0962 43F06003 		orr	r3, r3, #96
 1525 0966 DBB2     		uxtb	r3, r3
 1526 0968 DBB2     		uxtb	r3, r3
 1527 096a 5B09     		lsrs	r3, r3, #5
 1528 096c DBB2     		uxtb	r3, r3
 1529 096e 022B     		cmp	r3, #2
 1530 0970 02D1     		bne	.L113
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1531              		.loc 1 440 0 is_stmt 0 discriminator 3
 1532 0972 974B     		ldr	r3, .L203
 1533 0974 1B6A     		ldr	r3, [r3, #32]
 1534 0976 1EE0     		b	.L111
 1535              	.L113:
 1536 0978 07F1D403 		add	r3, r7, #212
 1537 097c 0222     		movs	r2, #2
 1538 097e 1A60     		str	r2, [r3]
 1539              	.LBB238:
 1540              	.LBB239:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1541              		.loc 2 531 0 is_stmt 1 discriminator 4
 1542 0980 07F1D403 		add	r3, r7, #212
 1543 0984 1B68     		ldr	r3, [r3]
 1544              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1545 0986 93FAA3F2 		rbit r2, r3
 1546              	@ 0 "" 2
 1547              		.thumb
 1548 098a 07F1D003 		add	r3, r7, #208
 1549 098e 1A60     		str	r2, [r3]
 1550              		.loc 2 544 0 discriminator 4
 1551 0990 07F1D003 		add	r3, r7, #208
 1552 0994 1B68     		ldr	r3, [r3]
 1553              	.LBE239:
 1554              	.LBE238:
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1555              		.loc 1 440 0 discriminator 4
 1556 0996 B3FA83F3 		clz	r3, r3
 1557 099a DBB2     		uxtb	r3, r3
 1558 099c 43F06003 		orr	r3, r3, #96
 1559 09a0 DBB2     		uxtb	r3, r3
 1560 09a2 DBB2     		uxtb	r3, r3
 1561 09a4 5B09     		lsrs	r3, r3, #5
 1562 09a6 DBB2     		uxtb	r3, r3
 1563 09a8 042B     		cmp	r3, #4
 1564 09aa 02D1     		bne	.L116
ARM GAS  /tmp/ccXbFsFR.s 			page 47


 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1565              		.loc 1 440 0 is_stmt 0 discriminator 5
 1566 09ac 884B     		ldr	r3, .L203
 1567 09ae 5B68     		ldr	r3, [r3, #4]
 1568 09b0 01E0     		b	.L111
 1569              	.L116:
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1570              		.loc 1 440 0 discriminator 6
 1571 09b2 874B     		ldr	r3, .L203
 1572 09b4 5B6A     		ldr	r3, [r3, #36]
 1573              	.L111:
 1574 09b6 07F1CC02 		add	r2, r7, #204
 1575 09ba 0221     		movs	r1, #2
 1576 09bc 1160     		str	r1, [r2]
 1577              	.LBB240:
 1578              	.LBB241:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1579              		.loc 2 531 0 is_stmt 1 discriminator 9
 1580 09be 07F1CC02 		add	r2, r7, #204
 1581 09c2 1268     		ldr	r2, [r2]
 1582              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1583 09c4 92FAA2F1 		rbit r1, r2
 1584              	@ 0 "" 2
 1585              		.thumb
 1586 09c8 07F1C802 		add	r2, r7, #200
 1587 09cc 1160     		str	r1, [r2]
 1588              		.loc 2 544 0 discriminator 9
 1589 09ce 07F1C802 		add	r2, r7, #200
 1590 09d2 1268     		ldr	r2, [r2]
 1591              	.LBE241:
 1592              	.LBE240:
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1593              		.loc 1 440 0 discriminator 9
 1594 09d4 B2FA82F2 		clz	r2, r2
 1595 09d8 D2B2     		uxtb	r2, r2
 1596 09da 42F06002 		orr	r2, r2, #96
 1597 09de D2B2     		uxtb	r2, r2
 1598 09e0 D2B2     		uxtb	r2, r2
 1599 09e2 02F01F02 		and	r2, r2, #31
 1600 09e6 D340     		lsrs	r3, r3, r2
 1601 09e8 03F00103 		and	r3, r3, #1
 1602 09ec 002B     		cmp	r3, #0
 1603 09ee 7FF47AAF 		bne	.L119
 1604              	.L92:
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 447:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 448:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 449:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 450:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 1605              		.loc 1 450 0
 1606 09f2 3B1D     		adds	r3, r7, #4
 1607 09f4 1B68     		ldr	r3, [r3]
 1608 09f6 1B68     		ldr	r3, [r3]
 1609 09f8 03F00403 		and	r3, r3, #4
 1610 09fc 002B     		cmp	r3, #0
 1611 09fe 00F09E81 		beq	.L120
ARM GAS  /tmp/ccXbFsFR.s 			page 48


 1612              	.LBB242:
 451:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 452:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 1613              		.loc 1 452 0
 1614 0a02 0023     		movs	r3, #0
 1615 0a04 87F8FF31 		strb	r3, [r7, #511]
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 454:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 455:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 457:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 459:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1616              		.loc 1 459 0
 1617 0a08 714B     		ldr	r3, .L203
 1618 0a0a DB69     		ldr	r3, [r3, #28]
 1619 0a0c 03F08053 		and	r3, r3, #268435456
 1620 0a10 002B     		cmp	r3, #0
 1621 0a12 12D1     		bne	.L121
 1622              	.LBB243:
 460:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 461:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1623              		.loc 1 461 0
 1624 0a14 6E4B     		ldr	r3, .L203
 1625 0a16 6E4A     		ldr	r2, .L203
 1626 0a18 D269     		ldr	r2, [r2, #28]
 1627 0a1a 42F08052 		orr	r2, r2, #268435456
 1628 0a1e DA61     		str	r2, [r3, #28]
 1629 0a20 6B4B     		ldr	r3, .L203
 1630 0a22 DB69     		ldr	r3, [r3, #28]
 1631 0a24 03F08052 		and	r2, r3, #268435456
 1632 0a28 07F10C03 		add	r3, r7, #12
 1633 0a2c 1A60     		str	r2, [r3]
 1634 0a2e 07F10C03 		add	r3, r7, #12
 1635 0a32 1B68     		ldr	r3, [r3]
 1636              	.LBE243:
 462:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 1637              		.loc 1 462 0
 1638 0a34 0123     		movs	r3, #1
 1639 0a36 87F8FF31 		strb	r3, [r7, #511]
 1640              	.L121:
 463:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 464:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 465:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1641              		.loc 1 465 0
 1642 0a3a 664B     		ldr	r3, .L203+4
 1643 0a3c 1B68     		ldr	r3, [r3]
 1644 0a3e 03F48073 		and	r3, r3, #256
 1645 0a42 002B     		cmp	r3, #0
 1646 0a44 1AD1     		bne	.L122
 466:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 467:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 1647              		.loc 1 468 0
 1648 0a46 634B     		ldr	r3, .L203+4
 1649 0a48 624A     		ldr	r2, .L203+4
 1650 0a4a 1268     		ldr	r2, [r2]
ARM GAS  /tmp/ccXbFsFR.s 			page 49


 1651 0a4c 42F48072 		orr	r2, r2, #256
 1652 0a50 1A60     		str	r2, [r3]
 469:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 471:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1653              		.loc 1 471 0
 1654 0a52 FFF7FEFF 		bl	HAL_GetTick
 1655 0a56 C7F8F801 		str	r0, [r7, #504]
 472:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 473:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1656              		.loc 1 473 0
 1657 0a5a 09E0     		b	.L123
 1658              	.L124:
 474:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 475:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 1659              		.loc 1 475 0
 1660 0a5c FFF7FEFF 		bl	HAL_GetTick
 1661 0a60 0246     		mov	r2, r0
 1662 0a62 D7F8F831 		ldr	r3, [r7, #504]
 1663 0a66 D31A     		subs	r3, r2, r3
 1664 0a68 642B     		cmp	r3, #100
 1665 0a6a 01D9     		bls	.L123
 476:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 477:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1666              		.loc 1 477 0
 1667 0a6c 0323     		movs	r3, #3
 1668 0a6e 7AE3     		b	.L19
 1669              	.L123:
 473:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1670              		.loc 1 473 0 discriminator 1
 1671 0a70 584B     		ldr	r3, .L203+4
 1672 0a72 1B68     		ldr	r3, [r3]
 1673 0a74 03F48073 		and	r3, r3, #256
 1674 0a78 002B     		cmp	r3, #0
 1675 0a7a EFD0     		beq	.L124
 1676              	.L122:
 478:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 479:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 480:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 481:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 483:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 1677              		.loc 1 483 0
 1678 0a7c 3B1D     		adds	r3, r7, #4
 1679 0a7e 1B68     		ldr	r3, [r3]
 1680 0a80 DB68     		ldr	r3, [r3, #12]
 1681 0a82 012B     		cmp	r3, #1
 1682 0a84 06D1     		bne	.L125
 1683              		.loc 1 483 0 is_stmt 0 discriminator 1
 1684 0a86 524B     		ldr	r3, .L203
 1685 0a88 514A     		ldr	r2, .L203
 1686 0a8a 126A     		ldr	r2, [r2, #32]
 1687 0a8c 42F00102 		orr	r2, r2, #1
 1688 0a90 1A62     		str	r2, [r3, #32]
 1689 0a92 2FE0     		b	.L126
 1690              	.L125:
 1691              		.loc 1 483 0 discriminator 2
ARM GAS  /tmp/ccXbFsFR.s 			page 50


 1692 0a94 3B1D     		adds	r3, r7, #4
 1693 0a96 1B68     		ldr	r3, [r3]
 1694 0a98 DB68     		ldr	r3, [r3, #12]
 1695 0a9a 002B     		cmp	r3, #0
 1696 0a9c 0CD1     		bne	.L127
 1697              		.loc 1 483 0 discriminator 1
 1698 0a9e 4C4B     		ldr	r3, .L203
 1699 0aa0 4B4A     		ldr	r2, .L203
 1700 0aa2 126A     		ldr	r2, [r2, #32]
 1701 0aa4 22F00102 		bic	r2, r2, #1
 1702 0aa8 1A62     		str	r2, [r3, #32]
 1703 0aaa 494B     		ldr	r3, .L203
 1704 0aac 484A     		ldr	r2, .L203
 1705 0aae 126A     		ldr	r2, [r2, #32]
 1706 0ab0 22F00402 		bic	r2, r2, #4
 1707 0ab4 1A62     		str	r2, [r3, #32]
 1708 0ab6 1DE0     		b	.L126
 1709              	.L127:
 1710              		.loc 1 483 0 discriminator 2
 1711 0ab8 3B1D     		adds	r3, r7, #4
 1712 0aba 1B68     		ldr	r3, [r3]
 1713 0abc DB68     		ldr	r3, [r3, #12]
 1714 0abe 052B     		cmp	r3, #5
 1715 0ac0 0CD1     		bne	.L128
 1716              		.loc 1 483 0 discriminator 1
 1717 0ac2 434B     		ldr	r3, .L203
 1718 0ac4 424A     		ldr	r2, .L203
 1719 0ac6 126A     		ldr	r2, [r2, #32]
 1720 0ac8 42F00402 		orr	r2, r2, #4
 1721 0acc 1A62     		str	r2, [r3, #32]
 1722 0ace 404B     		ldr	r3, .L203
 1723 0ad0 3F4A     		ldr	r2, .L203
 1724 0ad2 126A     		ldr	r2, [r2, #32]
 1725 0ad4 42F00102 		orr	r2, r2, #1
 1726 0ad8 1A62     		str	r2, [r3, #32]
 1727 0ada 0BE0     		b	.L126
 1728              	.L128:
 1729              		.loc 1 483 0 discriminator 2
 1730 0adc 3C4B     		ldr	r3, .L203
 1731 0ade 3C4A     		ldr	r2, .L203
 1732 0ae0 126A     		ldr	r2, [r2, #32]
 1733 0ae2 22F00102 		bic	r2, r2, #1
 1734 0ae6 1A62     		str	r2, [r3, #32]
 1735 0ae8 394B     		ldr	r3, .L203
 1736 0aea 394A     		ldr	r2, .L203
 1737 0aec 126A     		ldr	r2, [r2, #32]
 1738 0aee 22F00402 		bic	r2, r2, #4
 1739 0af2 1A62     		str	r2, [r3, #32]
 1740              	.L126:
 484:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1741              		.loc 1 485 0 is_stmt 1
 1742 0af4 3B1D     		adds	r3, r7, #4
 1743 0af6 1B68     		ldr	r3, [r3]
 1744 0af8 DB68     		ldr	r3, [r3, #12]
 1745 0afa 002B     		cmp	r3, #0
 1746 0afc 00F08D80 		beq	.L129
ARM GAS  /tmp/ccXbFsFR.s 			page 51


 486:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 487:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 488:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1747              		.loc 1 488 0
 1748 0b00 FFF7FEFF 		bl	HAL_GetTick
 1749 0b04 C7F8F801 		str	r0, [r7, #504]
 489:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 490:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is ready */  
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 1750              		.loc 1 491 0
 1751 0b08 0BE0     		b	.L130
 1752              	.L141:
 492:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 493:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1753              		.loc 1 493 0
 1754 0b0a FFF7FEFF 		bl	HAL_GetTick
 1755 0b0e 0246     		mov	r2, r0
 1756 0b10 D7F8F831 		ldr	r3, [r7, #504]
 1757 0b14 D21A     		subs	r2, r2, r3
 1758 0b16 41F28833 		movw	r3, #5000
 1759 0b1a 9A42     		cmp	r2, r3
 1760 0b1c 01D9     		bls	.L130
 494:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 495:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1761              		.loc 1 495 0
 1762 0b1e 0323     		movs	r3, #3
 1763 0b20 21E3     		b	.L19
 1764              	.L130:
 1765 0b22 07F1C403 		add	r3, r7, #196
 1766 0b26 0222     		movs	r2, #2
 1767 0b28 1A60     		str	r2, [r3]
 1768              	.LBB244:
 1769              	.LBB245:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1770              		.loc 2 531 0 discriminator 1
 1771 0b2a 07F1C403 		add	r3, r7, #196
 1772 0b2e 1B68     		ldr	r3, [r3]
 1773              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1774 0b30 93FAA3F2 		rbit r2, r3
 1775              	@ 0 "" 2
 1776              		.thumb
 1777 0b34 07F1C003 		add	r3, r7, #192
 1778 0b38 1A60     		str	r2, [r3]
 1779              		.loc 2 544 0 discriminator 1
 1780 0b3a 07F1C003 		add	r3, r7, #192
 1781 0b3e 1B68     		ldr	r3, [r3]
 1782              	.LBE245:
 1783              	.LBE244:
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1784              		.loc 1 491 0 discriminator 1
 1785 0b40 B3FA83F3 		clz	r3, r3
 1786 0b44 DBB2     		uxtb	r3, r3
 1787 0b46 43F04003 		orr	r3, r3, #64
 1788 0b4a DBB2     		uxtb	r3, r3
 1789 0b4c DBB2     		uxtb	r3, r3
 1790 0b4e 5B09     		lsrs	r3, r3, #5
 1791 0b50 DBB2     		uxtb	r3, r3
ARM GAS  /tmp/ccXbFsFR.s 			page 52


 1792 0b52 012B     		cmp	r3, #1
 1793 0b54 02D1     		bne	.L132
 1794 0b56 1E4B     		ldr	r3, .L203
 1795 0b58 1B68     		ldr	r3, [r3]
 1796 0b5a 3FE0     		b	.L133
 1797              	.L132:
 1798 0b5c 07F1BC03 		add	r3, r7, #188
 1799 0b60 0222     		movs	r2, #2
 1800 0b62 1A60     		str	r2, [r3]
 1801              	.LBB246:
 1802              	.LBB247:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1803              		.loc 2 531 0 discriminator 2
 1804 0b64 07F1BC03 		add	r3, r7, #188
 1805 0b68 1B68     		ldr	r3, [r3]
 1806              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1807 0b6a 93FAA3F2 		rbit r2, r3
 1808              	@ 0 "" 2
 1809              		.thumb
 1810 0b6e 07F1B803 		add	r3, r7, #184
 1811 0b72 1A60     		str	r2, [r3]
 1812              		.loc 2 544 0 discriminator 2
 1813 0b74 07F1B803 		add	r3, r7, #184
 1814 0b78 1B68     		ldr	r3, [r3]
 1815              	.LBE247:
 1816              	.LBE246:
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1817              		.loc 1 491 0 discriminator 2
 1818 0b7a B3FA83F3 		clz	r3, r3
 1819 0b7e DBB2     		uxtb	r3, r3
 1820 0b80 43F04003 		orr	r3, r3, #64
 1821 0b84 DBB2     		uxtb	r3, r3
 1822 0b86 DBB2     		uxtb	r3, r3
 1823 0b88 5B09     		lsrs	r3, r3, #5
 1824 0b8a DBB2     		uxtb	r3, r3
 1825 0b8c 022B     		cmp	r3, #2
 1826 0b8e 02D1     		bne	.L135
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1827              		.loc 1 491 0 is_stmt 0 discriminator 3
 1828 0b90 0F4B     		ldr	r3, .L203
 1829 0b92 1B6A     		ldr	r3, [r3, #32]
 1830 0b94 22E0     		b	.L133
 1831              	.L135:
 1832 0b96 07F1B403 		add	r3, r7, #180
 1833 0b9a 0222     		movs	r2, #2
 1834 0b9c 1A60     		str	r2, [r3]
 1835              	.LBB248:
 1836              	.LBB249:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1837              		.loc 2 531 0 is_stmt 1 discriminator 4
 1838 0b9e 07F1B403 		add	r3, r7, #180
 1839 0ba2 1B68     		ldr	r3, [r3]
 1840              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1841 0ba4 93FAA3F2 		rbit r2, r3
 1842              	@ 0 "" 2
 1843              		.thumb
 1844 0ba8 07F1B003 		add	r3, r7, #176
ARM GAS  /tmp/ccXbFsFR.s 			page 53


 1845 0bac 1A60     		str	r2, [r3]
 1846              		.loc 2 544 0 discriminator 4
 1847 0bae 07F1B003 		add	r3, r7, #176
 1848 0bb2 1B68     		ldr	r3, [r3]
 1849              	.LBE249:
 1850              	.LBE248:
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1851              		.loc 1 491 0 discriminator 4
 1852 0bb4 B3FA83F3 		clz	r3, r3
 1853 0bb8 DBB2     		uxtb	r3, r3
 1854 0bba 43F04003 		orr	r3, r3, #64
 1855 0bbe DBB2     		uxtb	r3, r3
 1856 0bc0 DBB2     		uxtb	r3, r3
 1857 0bc2 5B09     		lsrs	r3, r3, #5
 1858 0bc4 DBB2     		uxtb	r3, r3
 1859 0bc6 042B     		cmp	r3, #4
 1860 0bc8 06D1     		bne	.L138
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1861              		.loc 1 491 0 is_stmt 0 discriminator 5
 1862 0bca 014B     		ldr	r3, .L203
 1863 0bcc 5B68     		ldr	r3, [r3, #4]
 1864 0bce 05E0     		b	.L133
 1865              	.L204:
 1866              		.align	2
 1867              	.L203:
 1868 0bd0 00100240 		.word	1073876992
 1869 0bd4 00700040 		.word	1073770496
 1870              	.L138:
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1871              		.loc 1 491 0 discriminator 6
 1872 0bd8 A34B     		ldr	r3, .L205
 1873 0bda 5B6A     		ldr	r3, [r3, #36]
 1874              	.L133:
 1875 0bdc 07F1AC02 		add	r2, r7, #172
 1876 0be0 0221     		movs	r1, #2
 1877 0be2 1160     		str	r1, [r2]
 1878              	.LBB250:
 1879              	.LBB251:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1880              		.loc 2 531 0 is_stmt 1 discriminator 9
 1881 0be4 07F1AC02 		add	r2, r7, #172
 1882 0be8 1268     		ldr	r2, [r2]
 1883              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1884 0bea 92FAA2F1 		rbit r1, r2
 1885              	@ 0 "" 2
 1886              		.thumb
 1887 0bee 07F1A802 		add	r2, r7, #168
 1888 0bf2 1160     		str	r1, [r2]
 1889              		.loc 2 544 0 discriminator 9
 1890 0bf4 07F1A802 		add	r2, r7, #168
 1891 0bf8 1268     		ldr	r2, [r2]
 1892              	.LBE251:
 1893              	.LBE250:
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1894              		.loc 1 491 0 discriminator 9
 1895 0bfa B2FA82F2 		clz	r2, r2
 1896 0bfe D2B2     		uxtb	r2, r2
ARM GAS  /tmp/ccXbFsFR.s 			page 54


 1897 0c00 42F04002 		orr	r2, r2, #64
 1898 0c04 D2B2     		uxtb	r2, r2
 1899 0c06 D2B2     		uxtb	r2, r2
 1900 0c08 02F01F02 		and	r2, r2, #31
 1901 0c0c D340     		lsrs	r3, r3, r2
 1902 0c0e 03F00103 		and	r3, r3, #1
 1903 0c12 002B     		cmp	r3, #0
 1904 0c14 3FF479AF 		beq	.L141
 1905 0c18 87E0     		b	.L142
 1906              	.L129:
 496:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 497:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 498:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 500:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 501:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 502:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1907              		.loc 1 502 0
 1908 0c1a FFF7FEFF 		bl	HAL_GetTick
 1909 0c1e C7F8F801 		str	r0, [r7, #504]
 503:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 504:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is disabled */  
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 1910              		.loc 1 505 0
 1911 0c22 0BE0     		b	.L143
 1912              	.L154:
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 507:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1913              		.loc 1 507 0
 1914 0c24 FFF7FEFF 		bl	HAL_GetTick
 1915 0c28 0246     		mov	r2, r0
 1916 0c2a D7F8F831 		ldr	r3, [r7, #504]
 1917 0c2e D21A     		subs	r2, r2, r3
 1918 0c30 41F28833 		movw	r3, #5000
 1919 0c34 9A42     		cmp	r2, r3
 1920 0c36 01D9     		bls	.L143
 508:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 509:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1921              		.loc 1 509 0
 1922 0c38 0323     		movs	r3, #3
 1923 0c3a 94E2     		b	.L19
 1924              	.L143:
 1925 0c3c 07F1A403 		add	r3, r7, #164
 1926 0c40 0222     		movs	r2, #2
 1927 0c42 1A60     		str	r2, [r3]
 1928              	.LBB252:
 1929              	.LBB253:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1930              		.loc 2 531 0 discriminator 1
 1931 0c44 07F1A403 		add	r3, r7, #164
 1932 0c48 1B68     		ldr	r3, [r3]
 1933              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1934 0c4a 93FAA3F2 		rbit r2, r3
 1935              	@ 0 "" 2
 1936              		.thumb
 1937 0c4e 07F1A003 		add	r3, r7, #160
 1938 0c52 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccXbFsFR.s 			page 55


 1939              		.loc 2 544 0 discriminator 1
 1940 0c54 07F1A003 		add	r3, r7, #160
 1941 0c58 1B68     		ldr	r3, [r3]
 1942              	.LBE253:
 1943              	.LBE252:
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1944              		.loc 1 505 0 discriminator 1
 1945 0c5a B3FA83F3 		clz	r3, r3
 1946 0c5e DBB2     		uxtb	r3, r3
 1947 0c60 43F04003 		orr	r3, r3, #64
 1948 0c64 DBB2     		uxtb	r3, r3
 1949 0c66 DBB2     		uxtb	r3, r3
 1950 0c68 5B09     		lsrs	r3, r3, #5
 1951 0c6a DBB2     		uxtb	r3, r3
 1952 0c6c 012B     		cmp	r3, #1
 1953 0c6e 02D1     		bne	.L145
 1954 0c70 7D4B     		ldr	r3, .L205
 1955 0c72 1B68     		ldr	r3, [r3]
 1956 0c74 3BE0     		b	.L146
 1957              	.L145:
 1958 0c76 07F19C03 		add	r3, r7, #156
 1959 0c7a 0222     		movs	r2, #2
 1960 0c7c 1A60     		str	r2, [r3]
 1961              	.LBB254:
 1962              	.LBB255:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1963              		.loc 2 531 0 discriminator 2
 1964 0c7e 07F19C03 		add	r3, r7, #156
 1965 0c82 1B68     		ldr	r3, [r3]
 1966              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1967 0c84 93FAA3F2 		rbit r2, r3
 1968              	@ 0 "" 2
 1969              		.thumb
 1970 0c88 07F19803 		add	r3, r7, #152
 1971 0c8c 1A60     		str	r2, [r3]
 1972              		.loc 2 544 0 discriminator 2
 1973 0c8e 07F19803 		add	r3, r7, #152
 1974 0c92 1B68     		ldr	r3, [r3]
 1975              	.LBE255:
 1976              	.LBE254:
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1977              		.loc 1 505 0 discriminator 2
 1978 0c94 B3FA83F3 		clz	r3, r3
 1979 0c98 DBB2     		uxtb	r3, r3
 1980 0c9a 43F04003 		orr	r3, r3, #64
 1981 0c9e DBB2     		uxtb	r3, r3
 1982 0ca0 DBB2     		uxtb	r3, r3
 1983 0ca2 5B09     		lsrs	r3, r3, #5
 1984 0ca4 DBB2     		uxtb	r3, r3
 1985 0ca6 022B     		cmp	r3, #2
 1986 0ca8 02D1     		bne	.L148
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1987              		.loc 1 505 0 is_stmt 0 discriminator 3
 1988 0caa 6F4B     		ldr	r3, .L205
 1989 0cac 1B6A     		ldr	r3, [r3, #32]
 1990 0cae 1EE0     		b	.L146
 1991              	.L148:
ARM GAS  /tmp/ccXbFsFR.s 			page 56


 1992 0cb0 07F19403 		add	r3, r7, #148
 1993 0cb4 0222     		movs	r2, #2
 1994 0cb6 1A60     		str	r2, [r3]
 1995              	.LBB256:
 1996              	.LBB257:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1997              		.loc 2 531 0 is_stmt 1 discriminator 4
 1998 0cb8 07F19403 		add	r3, r7, #148
 1999 0cbc 1B68     		ldr	r3, [r3]
 2000              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2001 0cbe 93FAA3F2 		rbit r2, r3
 2002              	@ 0 "" 2
 2003              		.thumb
 2004 0cc2 07F19003 		add	r3, r7, #144
 2005 0cc6 1A60     		str	r2, [r3]
 2006              		.loc 2 544 0 discriminator 4
 2007 0cc8 07F19003 		add	r3, r7, #144
 2008 0ccc 1B68     		ldr	r3, [r3]
 2009              	.LBE257:
 2010              	.LBE256:
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2011              		.loc 1 505 0 discriminator 4
 2012 0cce B3FA83F3 		clz	r3, r3
 2013 0cd2 DBB2     		uxtb	r3, r3
 2014 0cd4 43F04003 		orr	r3, r3, #64
 2015 0cd8 DBB2     		uxtb	r3, r3
 2016 0cda DBB2     		uxtb	r3, r3
 2017 0cdc 5B09     		lsrs	r3, r3, #5
 2018 0cde DBB2     		uxtb	r3, r3
 2019 0ce0 042B     		cmp	r3, #4
 2020 0ce2 02D1     		bne	.L151
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2021              		.loc 1 505 0 is_stmt 0 discriminator 5
 2022 0ce4 604B     		ldr	r3, .L205
 2023 0ce6 5B68     		ldr	r3, [r3, #4]
 2024 0ce8 01E0     		b	.L146
 2025              	.L151:
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2026              		.loc 1 505 0 discriminator 6
 2027 0cea 5F4B     		ldr	r3, .L205
 2028 0cec 5B6A     		ldr	r3, [r3, #36]
 2029              	.L146:
 2030 0cee 07F18C02 		add	r2, r7, #140
 2031 0cf2 0221     		movs	r1, #2
 2032 0cf4 1160     		str	r1, [r2]
 2033              	.LBB258:
 2034              	.LBB259:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2035              		.loc 2 531 0 is_stmt 1 discriminator 9
 2036 0cf6 07F18C02 		add	r2, r7, #140
 2037 0cfa 1268     		ldr	r2, [r2]
 2038              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2039 0cfc 92FAA2F1 		rbit r1, r2
 2040              	@ 0 "" 2
 2041              		.thumb
 2042 0d00 07F18802 		add	r2, r7, #136
 2043 0d04 1160     		str	r1, [r2]
ARM GAS  /tmp/ccXbFsFR.s 			page 57


 2044              		.loc 2 544 0 discriminator 9
 2045 0d06 07F18802 		add	r2, r7, #136
 2046 0d0a 1268     		ldr	r2, [r2]
 2047              	.LBE259:
 2048              	.LBE258:
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2049              		.loc 1 505 0 discriminator 9
 2050 0d0c B2FA82F2 		clz	r2, r2
 2051 0d10 D2B2     		uxtb	r2, r2
 2052 0d12 42F04002 		orr	r2, r2, #64
 2053 0d16 D2B2     		uxtb	r2, r2
 2054 0d18 D2B2     		uxtb	r2, r2
 2055 0d1a 02F01F02 		and	r2, r2, #31
 2056 0d1e D340     		lsrs	r3, r3, r2
 2057 0d20 03F00103 		and	r3, r3, #1
 2058 0d24 002B     		cmp	r3, #0
 2059 0d26 7FF47DAF 		bne	.L154
 2060              	.L142:
 510:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 511:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 512:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 513:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 514:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 515:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 2061              		.loc 1 515 0
 2062 0d2a 97F8FF31 		ldrb	r3, [r7, #511]	@ zero_extendqisi2
 2063 0d2e 012B     		cmp	r3, #1
 2064 0d30 05D1     		bne	.L120
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 517:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 2065              		.loc 1 517 0
 2066 0d32 4D4B     		ldr	r3, .L205
 2067 0d34 4C4A     		ldr	r2, .L205
 2068 0d36 D269     		ldr	r2, [r2, #28]
 2069 0d38 22F08052 		bic	r2, r2, #268435456
 2070 0d3c DA61     		str	r2, [r3, #28]
 2071              	.L120:
 2072              	.LBE242:
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 519:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 521:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 523:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 524:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 2073              		.loc 1 524 0
 2074 0d3e 3B1D     		adds	r3, r7, #4
 2075 0d40 1B68     		ldr	r3, [r3]
 2076 0d42 DB69     		ldr	r3, [r3, #28]
 2077 0d44 002B     		cmp	r3, #0
 2078 0d46 00F00D82 		beq	.L155
 525:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 526:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 527:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 2079              		.loc 1 527 0
 2080 0d4a 474B     		ldr	r3, .L205
 2081 0d4c 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/ccXbFsFR.s 			page 58


 2082 0d4e 03F00C03 		and	r3, r3, #12
 2083 0d52 082B     		cmp	r3, #8
 2084 0d54 00F00182 		beq	.L156
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     { 
 529:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 2085              		.loc 1 529 0
 2086 0d58 3B1D     		adds	r3, r7, #4
 2087 0d5a 1B68     		ldr	r3, [r3]
 2088 0d5c DB69     		ldr	r3, [r3, #28]
 2089 0d5e 022B     		cmp	r3, #2
 2090 0d60 40F05781 		bne	.L157
 2091 0d64 07F18403 		add	r3, r7, #132
 2092 0d68 4FF08072 		mov	r2, #16777216
 2093 0d6c 1A60     		str	r2, [r3]
 2094              	.LBB260:
 2095              	.LBB261:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2096              		.loc 2 531 0
 2097 0d6e 07F18403 		add	r3, r7, #132
 2098 0d72 1B68     		ldr	r3, [r3]
 2099              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2100 0d74 93FAA3F2 		rbit r2, r3
 2101              	@ 0 "" 2
 2102              		.thumb
 2103 0d78 07F18003 		add	r3, r7, #128
 2104 0d7c 1A60     		str	r2, [r3]
 2105              		.loc 2 544 0
 2106 0d7e 07F18003 		add	r3, r7, #128
 2107 0d82 1B68     		ldr	r3, [r3]
 2108              	.LBE261:
 2109              	.LBE260:
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 531:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Check the parameters */
 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 533:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 535:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 537:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 539:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 2110              		.loc 1 539 0
 2111 0d84 B3FA83F3 		clz	r3, r3
 2112 0d88 9B00     		lsls	r3, r3, #2
 2113 0d8a 03F18443 		add	r3, r3, #1107296256
 2114 0d8e 03F58403 		add	r3, r3, #4325376
 2115 0d92 0022     		movs	r2, #0
 2116 0d94 1A60     		str	r2, [r3]
 540:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 541:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 2117              		.loc 1 542 0
 2118 0d96 FFF7FEFF 		bl	HAL_GetTick
 2119 0d9a C7F8F801 		str	r0, [r7, #504]
 543:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 544:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
ARM GAS  /tmp/ccXbFsFR.s 			page 59


 2120              		.loc 1 545 0
 2121 0d9e 09E0     		b	.L159
 2122              	.L170:
 546:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 547:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 2123              		.loc 1 547 0
 2124 0da0 FFF7FEFF 		bl	HAL_GetTick
 2125 0da4 0246     		mov	r2, r0
 2126 0da6 D7F8F831 		ldr	r3, [r7, #504]
 2127 0daa D31A     		subs	r3, r2, r3
 2128 0dac 022B     		cmp	r3, #2
 2129 0dae 01D9     		bls	.L159
 548:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 549:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 2130              		.loc 1 549 0
 2131 0db0 0323     		movs	r3, #3
 2132 0db2 D8E1     		b	.L19
 2133              	.L159:
 2134 0db4 07F17C03 		add	r3, r7, #124
 2135 0db8 4FF00072 		mov	r2, #33554432
 2136 0dbc 1A60     		str	r2, [r3]
 2137              	.LBB262:
 2138              	.LBB263:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2139              		.loc 2 531 0 discriminator 1
 2140 0dbe 07F17C03 		add	r3, r7, #124
 2141 0dc2 1B68     		ldr	r3, [r3]
 2142              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2143 0dc4 93FAA3F2 		rbit r2, r3
 2144              	@ 0 "" 2
 2145              		.thumb
 2146 0dc8 07F17803 		add	r3, r7, #120
 2147 0dcc 1A60     		str	r2, [r3]
 2148              		.loc 2 544 0 discriminator 1
 2149 0dce 07F17803 		add	r3, r7, #120
 2150 0dd2 1B68     		ldr	r3, [r3]
 2151              	.LBE263:
 2152              	.LBE262:
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2153              		.loc 1 545 0 discriminator 1
 2154 0dd4 B3FA83F3 		clz	r3, r3
 2155 0dd8 DBB2     		uxtb	r3, r3
 2156 0dda 43F02003 		orr	r3, r3, #32
 2157 0dde DBB2     		uxtb	r3, r3
 2158 0de0 DBB2     		uxtb	r3, r3
 2159 0de2 5B09     		lsrs	r3, r3, #5
 2160 0de4 DBB2     		uxtb	r3, r3
 2161 0de6 012B     		cmp	r3, #1
 2162 0de8 02D1     		bne	.L161
 2163 0dea 1F4B     		ldr	r3, .L205
 2164 0dec 1B68     		ldr	r3, [r3]
 2165 0dee 3FE0     		b	.L162
 2166              	.L161:
 2167 0df0 07F17403 		add	r3, r7, #116
 2168 0df4 4FF00072 		mov	r2, #33554432
 2169 0df8 1A60     		str	r2, [r3]
 2170              	.LBB264:
ARM GAS  /tmp/ccXbFsFR.s 			page 60


 2171              	.LBB265:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2172              		.loc 2 531 0 discriminator 2
 2173 0dfa 07F17403 		add	r3, r7, #116
 2174 0dfe 1B68     		ldr	r3, [r3]
 2175              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2176 0e00 93FAA3F2 		rbit r2, r3
 2177              	@ 0 "" 2
 2178              		.thumb
 2179 0e04 07F17003 		add	r3, r7, #112
 2180 0e08 1A60     		str	r2, [r3]
 2181              		.loc 2 544 0 discriminator 2
 2182 0e0a 07F17003 		add	r3, r7, #112
 2183 0e0e 1B68     		ldr	r3, [r3]
 2184              	.LBE265:
 2185              	.LBE264:
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2186              		.loc 1 545 0 discriminator 2
 2187 0e10 B3FA83F3 		clz	r3, r3
 2188 0e14 DBB2     		uxtb	r3, r3
 2189 0e16 43F02003 		orr	r3, r3, #32
 2190 0e1a DBB2     		uxtb	r3, r3
 2191 0e1c DBB2     		uxtb	r3, r3
 2192 0e1e 5B09     		lsrs	r3, r3, #5
 2193 0e20 DBB2     		uxtb	r3, r3
 2194 0e22 022B     		cmp	r3, #2
 2195 0e24 02D1     		bne	.L164
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2196              		.loc 1 545 0 is_stmt 0 discriminator 3
 2197 0e26 104B     		ldr	r3, .L205
 2198 0e28 1B6A     		ldr	r3, [r3, #32]
 2199 0e2a 21E0     		b	.L162
 2200              	.L164:
 2201 0e2c 07F16C03 		add	r3, r7, #108
 2202 0e30 4FF00072 		mov	r2, #33554432
 2203 0e34 1A60     		str	r2, [r3]
 2204              	.LBB266:
 2205              	.LBB267:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2206              		.loc 2 531 0 is_stmt 1 discriminator 4
 2207 0e36 07F16C03 		add	r3, r7, #108
 2208 0e3a 1B68     		ldr	r3, [r3]
 2209              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2210 0e3c 93FAA3F2 		rbit r2, r3
 2211              	@ 0 "" 2
 2212              		.thumb
 2213 0e40 07F16803 		add	r3, r7, #104
 2214 0e44 1A60     		str	r2, [r3]
 2215              		.loc 2 544 0 discriminator 4
 2216 0e46 07F16803 		add	r3, r7, #104
 2217 0e4a 1B68     		ldr	r3, [r3]
 2218              	.LBE267:
 2219              	.LBE266:
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2220              		.loc 1 545 0 discriminator 4
 2221 0e4c B3FA83F3 		clz	r3, r3
 2222 0e50 DBB2     		uxtb	r3, r3
ARM GAS  /tmp/ccXbFsFR.s 			page 61


 2223 0e52 43F02003 		orr	r3, r3, #32
 2224 0e56 DBB2     		uxtb	r3, r3
 2225 0e58 DBB2     		uxtb	r3, r3
 2226 0e5a 5B09     		lsrs	r3, r3, #5
 2227 0e5c DBB2     		uxtb	r3, r3
 2228 0e5e 042B     		cmp	r3, #4
 2229 0e60 04D1     		bne	.L167
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2230              		.loc 1 545 0 is_stmt 0 discriminator 5
 2231 0e62 014B     		ldr	r3, .L205
 2232 0e64 5B68     		ldr	r3, [r3, #4]
 2233 0e66 03E0     		b	.L162
 2234              	.L206:
 2235              		.align	2
 2236              	.L205:
 2237 0e68 00100240 		.word	1073876992
 2238              	.L167:
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2239              		.loc 1 545 0 discriminator 6
 2240 0e6c BC4B     		ldr	r3, .L207
 2241 0e6e 5B6A     		ldr	r3, [r3, #36]
 2242              	.L162:
 2243 0e70 07F16402 		add	r2, r7, #100
 2244 0e74 4FF00071 		mov	r1, #33554432
 2245 0e78 1160     		str	r1, [r2]
 2246              	.LBB268:
 2247              	.LBB269:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2248              		.loc 2 531 0 is_stmt 1 discriminator 9
 2249 0e7a 07F16402 		add	r2, r7, #100
 2250 0e7e 1268     		ldr	r2, [r2]
 2251              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2252 0e80 92FAA2F1 		rbit r1, r2
 2253              	@ 0 "" 2
 2254              		.thumb
 2255 0e84 07F16002 		add	r2, r7, #96
 2256 0e88 1160     		str	r1, [r2]
 2257              		.loc 2 544 0 discriminator 9
 2258 0e8a 07F16002 		add	r2, r7, #96
 2259 0e8e 1268     		ldr	r2, [r2]
 2260              	.LBE269:
 2261              	.LBE268:
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2262              		.loc 1 545 0 discriminator 9
 2263 0e90 B2FA82F2 		clz	r2, r2
 2264 0e94 D2B2     		uxtb	r2, r2
 2265 0e96 42F02002 		orr	r2, r2, #32
 2266 0e9a D2B2     		uxtb	r2, r2
 2267 0e9c D2B2     		uxtb	r2, r2
 2268 0e9e 02F01F02 		and	r2, r2, #31
 2269 0ea2 D340     		lsrs	r3, r3, r2
 2270 0ea4 03F00103 		and	r3, r3, #1
 2271 0ea8 002B     		cmp	r3, #0
 2272 0eaa 7FF479AF 		bne	.L170
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 551:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccXbFsFR.s 			page 62


 553:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 555:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 556:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 557:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 558:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 559:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the main PLL clock source and multiplication factor. */
 560:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 2273              		.loc 1 560 0
 2274 0eae AC4B     		ldr	r3, .L207
 2275 0eb0 AB4A     		ldr	r2, .L207
 2276 0eb2 5268     		ldr	r2, [r2, #4]
 2277 0eb4 22F47411 		bic	r1, r2, #3997696
 2278 0eb8 3A1D     		adds	r2, r7, #4
 2279 0eba 1268     		ldr	r2, [r2]
 2280 0ebc 506A     		ldr	r0, [r2, #36]
 2281 0ebe 3A1D     		adds	r2, r7, #4
 2282 0ec0 1268     		ldr	r2, [r2]
 2283 0ec2 126A     		ldr	r2, [r2, #32]
 2284 0ec4 0243     		orrs	r2, r2, r0
 2285 0ec6 0A43     		orrs	r2, r2, r1
 2286 0ec8 5A60     		str	r2, [r3, #4]
 2287 0eca 07F15C03 		add	r3, r7, #92
 2288 0ece 4FF08072 		mov	r2, #16777216
 2289 0ed2 1A60     		str	r2, [r3]
 2290              	.LBB270:
 2291              	.LBB271:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2292              		.loc 2 531 0
 2293 0ed4 07F15C03 		add	r3, r7, #92
 2294 0ed8 1B68     		ldr	r3, [r3]
 2295              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2296 0eda 93FAA3F2 		rbit r2, r3
 2297              	@ 0 "" 2
 2298              		.thumb
 2299 0ede 07F15803 		add	r3, r7, #88
 2300 0ee2 1A60     		str	r2, [r3]
 2301              		.loc 2 544 0
 2302 0ee4 07F15803 		add	r3, r7, #88
 2303 0ee8 1B68     		ldr	r3, [r3]
 2304              	.LBE271:
 2305              	.LBE270:
 561:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 563:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Enable the main PLL. */
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 2306              		.loc 1 564 0
 2307 0eea B3FA83F3 		clz	r3, r3
 2308 0eee 9B00     		lsls	r3, r3, #2
 2309 0ef0 03F18443 		add	r3, r3, #1107296256
 2310 0ef4 03F58403 		add	r3, r3, #4325376
 2311 0ef8 0122     		movs	r2, #1
 2312 0efa 1A60     		str	r2, [r3]
 565:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 566:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 567:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 2313              		.loc 1 567 0
ARM GAS  /tmp/ccXbFsFR.s 			page 63


 2314 0efc FFF7FEFF 		bl	HAL_GetTick
 2315 0f00 C7F8F801 		str	r0, [r7, #504]
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 569:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is ready */
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 2316              		.loc 1 570 0
 2317 0f04 09E0     		b	.L172
 2318              	.L183:
 571:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 572:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 2319              		.loc 1 572 0
 2320 0f06 FFF7FEFF 		bl	HAL_GetTick
 2321 0f0a 0246     		mov	r2, r0
 2322 0f0c D7F8F831 		ldr	r3, [r7, #504]
 2323 0f10 D31A     		subs	r3, r2, r3
 2324 0f12 022B     		cmp	r3, #2
 2325 0f14 01D9     		bls	.L172
 573:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 574:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 2326              		.loc 1 574 0
 2327 0f16 0323     		movs	r3, #3
 2328 0f18 25E1     		b	.L19
 2329              	.L172:
 2330 0f1a 07F15403 		add	r3, r7, #84
 2331 0f1e 4FF00072 		mov	r2, #33554432
 2332 0f22 1A60     		str	r2, [r3]
 2333              	.LBB272:
 2334              	.LBB273:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2335              		.loc 2 531 0 discriminator 1
 2336 0f24 07F15403 		add	r3, r7, #84
 2337 0f28 1B68     		ldr	r3, [r3]
 2338              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2339 0f2a 93FAA3F2 		rbit r2, r3
 2340              	@ 0 "" 2
 2341              		.thumb
 2342 0f2e 07F15003 		add	r3, r7, #80
 2343 0f32 1A60     		str	r2, [r3]
 2344              		.loc 2 544 0 discriminator 1
 2345 0f34 07F15003 		add	r3, r7, #80
 2346 0f38 1B68     		ldr	r3, [r3]
 2347              	.LBE273:
 2348              	.LBE272:
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2349              		.loc 1 570 0 discriminator 1
 2350 0f3a B3FA83F3 		clz	r3, r3
 2351 0f3e DBB2     		uxtb	r3, r3
 2352 0f40 43F02003 		orr	r3, r3, #32
 2353 0f44 DBB2     		uxtb	r3, r3
 2354 0f46 DBB2     		uxtb	r3, r3
 2355 0f48 5B09     		lsrs	r3, r3, #5
 2356 0f4a DBB2     		uxtb	r3, r3
 2357 0f4c 012B     		cmp	r3, #1
 2358 0f4e 02D1     		bne	.L174
 2359 0f50 834B     		ldr	r3, .L207
 2360 0f52 1B68     		ldr	r3, [r3]
 2361 0f54 3DE0     		b	.L175
ARM GAS  /tmp/ccXbFsFR.s 			page 64


 2362              	.L174:
 2363 0f56 07F14C03 		add	r3, r7, #76
 2364 0f5a 4FF00072 		mov	r2, #33554432
 2365 0f5e 1A60     		str	r2, [r3]
 2366              	.LBB274:
 2367              	.LBB275:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2368              		.loc 2 531 0 discriminator 2
 2369 0f60 07F14C03 		add	r3, r7, #76
 2370 0f64 1B68     		ldr	r3, [r3]
 2371              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2372 0f66 93FAA3F2 		rbit r2, r3
 2373              	@ 0 "" 2
 2374              		.thumb
 2375 0f6a 07F14803 		add	r3, r7, #72
 2376 0f6e 1A60     		str	r2, [r3]
 2377              		.loc 2 544 0 discriminator 2
 2378 0f70 07F14803 		add	r3, r7, #72
 2379 0f74 1B68     		ldr	r3, [r3]
 2380              	.LBE275:
 2381              	.LBE274:
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2382              		.loc 1 570 0 discriminator 2
 2383 0f76 B3FA83F3 		clz	r3, r3
 2384 0f7a DBB2     		uxtb	r3, r3
 2385 0f7c 43F02003 		orr	r3, r3, #32
 2386 0f80 DBB2     		uxtb	r3, r3
 2387 0f82 DBB2     		uxtb	r3, r3
 2388 0f84 5B09     		lsrs	r3, r3, #5
 2389 0f86 DBB2     		uxtb	r3, r3
 2390 0f88 022B     		cmp	r3, #2
 2391 0f8a 02D1     		bne	.L177
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2392              		.loc 1 570 0 is_stmt 0 discriminator 3
 2393 0f8c 744B     		ldr	r3, .L207
 2394 0f8e 1B6A     		ldr	r3, [r3, #32]
 2395 0f90 1FE0     		b	.L175
 2396              	.L177:
 2397 0f92 07F14403 		add	r3, r7, #68
 2398 0f96 4FF00072 		mov	r2, #33554432
 2399 0f9a 1A60     		str	r2, [r3]
 2400              	.LBB276:
 2401              	.LBB277:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2402              		.loc 2 531 0 is_stmt 1 discriminator 4
 2403 0f9c 07F14403 		add	r3, r7, #68
 2404 0fa0 1B68     		ldr	r3, [r3]
 2405              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2406 0fa2 93FAA3F2 		rbit r2, r3
 2407              	@ 0 "" 2
 2408              		.thumb
 2409 0fa6 07F14003 		add	r3, r7, #64
 2410 0faa 1A60     		str	r2, [r3]
 2411              		.loc 2 544 0 discriminator 4
 2412 0fac 07F14003 		add	r3, r7, #64
 2413 0fb0 1B68     		ldr	r3, [r3]
 2414              	.LBE277:
ARM GAS  /tmp/ccXbFsFR.s 			page 65


 2415              	.LBE276:
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2416              		.loc 1 570 0 discriminator 4
 2417 0fb2 B3FA83F3 		clz	r3, r3
 2418 0fb6 DBB2     		uxtb	r3, r3
 2419 0fb8 43F02003 		orr	r3, r3, #32
 2420 0fbc DBB2     		uxtb	r3, r3
 2421 0fbe DBB2     		uxtb	r3, r3
 2422 0fc0 5B09     		lsrs	r3, r3, #5
 2423 0fc2 DBB2     		uxtb	r3, r3
 2424 0fc4 042B     		cmp	r3, #4
 2425 0fc6 02D1     		bne	.L180
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2426              		.loc 1 570 0 is_stmt 0 discriminator 5
 2427 0fc8 654B     		ldr	r3, .L207
 2428 0fca 5B68     		ldr	r3, [r3, #4]
 2429 0fcc 01E0     		b	.L175
 2430              	.L180:
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2431              		.loc 1 570 0 discriminator 6
 2432 0fce 644B     		ldr	r3, .L207
 2433 0fd0 5B6A     		ldr	r3, [r3, #36]
 2434              	.L175:
 2435 0fd2 07F13C02 		add	r2, r7, #60
 2436 0fd6 4FF00071 		mov	r1, #33554432
 2437 0fda 1160     		str	r1, [r2]
 2438              	.LBB278:
 2439              	.LBB279:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2440              		.loc 2 531 0 is_stmt 1 discriminator 9
 2441 0fdc 07F13C02 		add	r2, r7, #60
 2442 0fe0 1268     		ldr	r2, [r2]
 2443              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2444 0fe2 92FAA2F1 		rbit r1, r2
 2445              	@ 0 "" 2
 2446              		.thumb
 2447 0fe6 07F13802 		add	r2, r7, #56
 2448 0fea 1160     		str	r1, [r2]
 2449              		.loc 2 544 0 discriminator 9
 2450 0fec 07F13802 		add	r2, r7, #56
 2451 0ff0 1268     		ldr	r2, [r2]
 2452              	.LBE279:
 2453              	.LBE278:
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2454              		.loc 1 570 0 discriminator 9
 2455 0ff2 B2FA82F2 		clz	r2, r2
 2456 0ff6 D2B2     		uxtb	r2, r2
 2457 0ff8 42F02002 		orr	r2, r2, #32
 2458 0ffc D2B2     		uxtb	r2, r2
 2459 0ffe D2B2     		uxtb	r2, r2
 2460 1000 02F01F02 		and	r2, r2, #31
 2461 1004 D340     		lsrs	r3, r3, r2
 2462 1006 03F00103 		and	r3, r3, #1
 2463 100a 002B     		cmp	r3, #0
 2464 100c 3FF47BAF 		beq	.L183
 2465 1010 A8E0     		b	.L155
 2466              	.L157:
ARM GAS  /tmp/ccXbFsFR.s 			page 66


 2467 1012 07F13403 		add	r3, r7, #52
 2468 1016 4FF08072 		mov	r2, #16777216
 2469 101a 1A60     		str	r2, [r3]
 2470              	.LBB280:
 2471              	.LBB281:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2472              		.loc 2 531 0
 2473 101c 07F13403 		add	r3, r7, #52
 2474 1020 1B68     		ldr	r3, [r3]
 2475              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2476 1022 93FAA3F2 		rbit r2, r3
 2477              	@ 0 "" 2
 2478              		.thumb
 2479 1026 07F13003 		add	r3, r7, #48
 2480 102a 1A60     		str	r2, [r3]
 2481              		.loc 2 544 0
 2482 102c 07F13003 		add	r3, r7, #48
 2483 1030 1B68     		ldr	r3, [r3]
 2484              	.LBE281:
 2485              	.LBE280:
 575:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 576:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 577:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 578:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 579:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 581:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 2486              		.loc 1 581 0
 2487 1032 B3FA83F3 		clz	r3, r3
 2488 1036 9B00     		lsls	r3, r3, #2
 2489 1038 03F18443 		add	r3, r3, #1107296256
 2490 103c 03F58403 		add	r3, r3, #4325376
 2491 1040 0022     		movs	r2, #0
 2492 1042 1A60     		str	r2, [r3]
 582:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 583:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 2493              		.loc 1 584 0
 2494 1044 FFF7FEFF 		bl	HAL_GetTick
 2495 1048 C7F8F801 		str	r0, [r7, #504]
 585:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 586:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */  
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 2496              		.loc 1 587 0
 2497 104c 09E0     		b	.L185
 2498              	.L196:
 588:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 2499              		.loc 1 589 0
 2500 104e FFF7FEFF 		bl	HAL_GetTick
 2501 1052 0246     		mov	r2, r0
 2502 1054 D7F8F831 		ldr	r3, [r7, #504]
 2503 1058 D31A     		subs	r3, r2, r3
 2504 105a 022B     		cmp	r3, #2
 2505 105c 01D9     		bls	.L185
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 591:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
ARM GAS  /tmp/ccXbFsFR.s 			page 67


 2506              		.loc 1 591 0
 2507 105e 0323     		movs	r3, #3
 2508 1060 81E0     		b	.L19
 2509              	.L185:
 2510 1062 07F12C03 		add	r3, r7, #44
 2511 1066 4FF00072 		mov	r2, #33554432
 2512 106a 1A60     		str	r2, [r3]
 2513              	.LBB282:
 2514              	.LBB283:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2515              		.loc 2 531 0 discriminator 1
 2516 106c 07F12C03 		add	r3, r7, #44
 2517 1070 1B68     		ldr	r3, [r3]
 2518              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2519 1072 93FAA3F2 		rbit r2, r3
 2520              	@ 0 "" 2
 2521              		.thumb
 2522 1076 07F12803 		add	r3, r7, #40
 2523 107a 1A60     		str	r2, [r3]
 2524              		.loc 2 544 0 discriminator 1
 2525 107c 07F12803 		add	r3, r7, #40
 2526 1080 1B68     		ldr	r3, [r3]
 2527              	.LBE283:
 2528              	.LBE282:
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2529              		.loc 1 587 0 discriminator 1
 2530 1082 B3FA83F3 		clz	r3, r3
 2531 1086 DBB2     		uxtb	r3, r3
 2532 1088 43F02003 		orr	r3, r3, #32
 2533 108c DBB2     		uxtb	r3, r3
 2534 108e DBB2     		uxtb	r3, r3
 2535 1090 5B09     		lsrs	r3, r3, #5
 2536 1092 DBB2     		uxtb	r3, r3
 2537 1094 012B     		cmp	r3, #1
 2538 1096 02D1     		bne	.L187
 2539 1098 314B     		ldr	r3, .L207
 2540 109a 1B68     		ldr	r3, [r3]
 2541 109c 3DE0     		b	.L188
 2542              	.L187:
 2543 109e 07F12403 		add	r3, r7, #36
 2544 10a2 4FF00072 		mov	r2, #33554432
 2545 10a6 1A60     		str	r2, [r3]
 2546              	.LBB284:
 2547              	.LBB285:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2548              		.loc 2 531 0 discriminator 2
 2549 10a8 07F12403 		add	r3, r7, #36
 2550 10ac 1B68     		ldr	r3, [r3]
 2551              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2552 10ae 93FAA3F2 		rbit r2, r3
 2553              	@ 0 "" 2
 2554              		.thumb
 2555 10b2 07F12003 		add	r3, r7, #32
 2556 10b6 1A60     		str	r2, [r3]
 2557              		.loc 2 544 0 discriminator 2
 2558 10b8 07F12003 		add	r3, r7, #32
 2559 10bc 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccXbFsFR.s 			page 68


 2560              	.LBE285:
 2561              	.LBE284:
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2562              		.loc 1 587 0 discriminator 2
 2563 10be B3FA83F3 		clz	r3, r3
 2564 10c2 DBB2     		uxtb	r3, r3
 2565 10c4 43F02003 		orr	r3, r3, #32
 2566 10c8 DBB2     		uxtb	r3, r3
 2567 10ca DBB2     		uxtb	r3, r3
 2568 10cc 5B09     		lsrs	r3, r3, #5
 2569 10ce DBB2     		uxtb	r3, r3
 2570 10d0 022B     		cmp	r3, #2
 2571 10d2 02D1     		bne	.L190
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2572              		.loc 1 587 0 is_stmt 0 discriminator 3
 2573 10d4 224B     		ldr	r3, .L207
 2574 10d6 1B6A     		ldr	r3, [r3, #32]
 2575 10d8 1FE0     		b	.L188
 2576              	.L190:
 2577 10da 07F11C03 		add	r3, r7, #28
 2578 10de 4FF00072 		mov	r2, #33554432
 2579 10e2 1A60     		str	r2, [r3]
 2580              	.LBB286:
 2581              	.LBB287:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2582              		.loc 2 531 0 is_stmt 1 discriminator 4
 2583 10e4 07F11C03 		add	r3, r7, #28
 2584 10e8 1B68     		ldr	r3, [r3]
 2585              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2586 10ea 93FAA3F2 		rbit r2, r3
 2587              	@ 0 "" 2
 2588              		.thumb
 2589 10ee 07F11803 		add	r3, r7, #24
 2590 10f2 1A60     		str	r2, [r3]
 2591              		.loc 2 544 0 discriminator 4
 2592 10f4 07F11803 		add	r3, r7, #24
 2593 10f8 1B68     		ldr	r3, [r3]
 2594              	.LBE287:
 2595              	.LBE286:
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2596              		.loc 1 587 0 discriminator 4
 2597 10fa B3FA83F3 		clz	r3, r3
 2598 10fe DBB2     		uxtb	r3, r3
 2599 1100 43F02003 		orr	r3, r3, #32
 2600 1104 DBB2     		uxtb	r3, r3
 2601 1106 DBB2     		uxtb	r3, r3
 2602 1108 5B09     		lsrs	r3, r3, #5
 2603 110a DBB2     		uxtb	r3, r3
 2604 110c 042B     		cmp	r3, #4
 2605 110e 02D1     		bne	.L193
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2606              		.loc 1 587 0 is_stmt 0 discriminator 5
 2607 1110 134B     		ldr	r3, .L207
 2608 1112 5B68     		ldr	r3, [r3, #4]
 2609 1114 01E0     		b	.L188
 2610              	.L193:
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccXbFsFR.s 			page 69


 2611              		.loc 1 587 0 discriminator 6
 2612 1116 124B     		ldr	r3, .L207
 2613 1118 5B6A     		ldr	r3, [r3, #36]
 2614              	.L188:
 2615 111a 07F11402 		add	r2, r7, #20
 2616 111e 4FF00071 		mov	r1, #33554432
 2617 1122 1160     		str	r1, [r2]
 2618              	.LBB288:
 2619              	.LBB289:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2620              		.loc 2 531 0 is_stmt 1 discriminator 9
 2621 1124 07F11402 		add	r2, r7, #20
 2622 1128 1268     		ldr	r2, [r2]
 2623              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2624 112a 92FAA2F1 		rbit r1, r2
 2625              	@ 0 "" 2
 2626              		.thumb
 2627 112e 07F11002 		add	r2, r7, #16
 2628 1132 1160     		str	r1, [r2]
 2629              		.loc 2 544 0 discriminator 9
 2630 1134 07F11002 		add	r2, r7, #16
 2631 1138 1268     		ldr	r2, [r2]
 2632              	.LBE289:
 2633              	.LBE288:
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2634              		.loc 1 587 0 discriminator 9
 2635 113a B2FA82F2 		clz	r2, r2
 2636 113e D2B2     		uxtb	r2, r2
 2637 1140 42F02002 		orr	r2, r2, #32
 2638 1144 D2B2     		uxtb	r2, r2
 2639 1146 D2B2     		uxtb	r2, r2
 2640 1148 02F01F02 		and	r2, r2, #31
 2641 114c D340     		lsrs	r3, r3, r2
 2642 114e 03F00103 		and	r3, r3, #1
 2643 1152 002B     		cmp	r3, #0
 2644 1154 7FF47BAF 		bne	.L196
 2645 1158 04E0     		b	.L155
 2646              	.L156:
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 593:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 595:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 596:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 597:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 598:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 2647              		.loc 1 598 0
 2648 115a 0123     		movs	r3, #1
 2649 115c 03E0     		b	.L19
 2650              	.L208:
 2651 115e 00BF     		.align	2
 2652              	.L207:
 2653 1160 00100240 		.word	1073876992
 2654              	.L155:
 599:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 601:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 602:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
ARM GAS  /tmp/ccXbFsFR.s 			page 70


 2655              		.loc 1 602 0
 2656 1164 0023     		movs	r3, #0
 2657              	.L19:
 603:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2658              		.loc 1 603 0
 2659 1166 1846     		mov	r0, r3
 2660 1168 07F50077 		add	r7, r7, #512
 2661 116c BD46     		mov	sp, r7
 2662              		@ sp needed
 2663 116e 80BD     		pop	{r7, pc}
 2664              		.cfi_endproc
 2665              	.LFE126:
 2667              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 2668              		.align	2
 2669              		.global	HAL_RCC_ClockConfig
 2670              		.thumb
 2671              		.thumb_func
 2673              	HAL_RCC_ClockConfig:
 2674              	.LFB127:
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 605:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 607:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 608:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 610:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  FLatency FLASH Latency                   
 611:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 613:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 616:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 618:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 620:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 621:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 622:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 623:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         occur when the clock source will be ready. 
 624:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 625:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         currently used as system clock source.
 626:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 627:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 628:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2675              		.loc 1 629 0
 2676              		.cfi_startproc
 2677              		@ args = 0, pretend = 0, frame = 120
 2678              		@ frame_needed = 1, uses_anonymous_args = 0
 2679 0000 80B5     		push	{r7, lr}
 2680              	.LCFI5:
 2681              		.cfi_def_cfa_offset 8
 2682              		.cfi_offset 7, -8
 2683              		.cfi_offset 14, -4
 2684 0002 9EB0     		sub	sp, sp, #120
 2685              	.LCFI6:
 2686              		.cfi_def_cfa_offset 128
ARM GAS  /tmp/ccXbFsFR.s 			page 71


 2687 0004 00AF     		add	r7, sp, #0
 2688              	.LCFI7:
 2689              		.cfi_def_cfa_register 7
 2690 0006 7860     		str	r0, [r7, #4]
 2691 0008 3960     		str	r1, [r7]
 630:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0;
 2692              		.loc 1 630 0
 2693 000a 0023     		movs	r3, #0
 2694 000c 7B67     		str	r3, [r7, #116]
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 632:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 633:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
 634:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 635:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 636:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 637:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 638:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock 
 639:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     (HCLK) of the device. */
 640:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 641:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 642:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 2695              		.loc 1 642 0
 2696 000e A34B     		ldr	r3, .L259
 2697 0010 1B68     		ldr	r3, [r3]
 2698 0012 03F00702 		and	r2, r3, #7
 2699 0016 3B68     		ldr	r3, [r7]
 2700 0018 9A42     		cmp	r2, r3
 2701 001a 10D2     		bcs	.L210
 643:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 645:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 2702              		.loc 1 645 0
 2703 001c 9F4B     		ldr	r3, .L259
 2704 001e 9F4A     		ldr	r2, .L259
 2705 0020 1268     		ldr	r2, [r2]
 2706 0022 22F00701 		bic	r1, r2, #7
 2707 0026 3A68     		ldr	r2, [r7]
 2708 0028 0A43     		orrs	r2, r2, r1
 2709 002a 1A60     		str	r2, [r3]
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 647:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 648:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 649:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 2710              		.loc 1 649 0
 2711 002c 9B4B     		ldr	r3, .L259
 2712 002e 1B68     		ldr	r3, [r3]
 2713 0030 03F00702 		and	r2, r3, #7
 2714 0034 3B68     		ldr	r3, [r7]
 2715 0036 9A42     		cmp	r2, r3
 2716 0038 01D0     		beq	.L210
 650:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 2717              		.loc 1 651 0
 2718 003a 0123     		movs	r3, #1
 2719 003c D0E1     		b	.L211
 2720              	.L210:
 652:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
ARM GAS  /tmp/ccXbFsFR.s 			page 72


 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 2721              		.loc 1 656 0
 2722 003e 7B68     		ldr	r3, [r7, #4]
 2723 0040 1B68     		ldr	r3, [r3]
 2724 0042 03F00203 		and	r3, r3, #2
 2725 0046 002B     		cmp	r3, #0
 2726 0048 08D0     		beq	.L212
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 659:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2727              		.loc 1 659 0
 2728 004a 954B     		ldr	r3, .L259+4
 2729 004c 944A     		ldr	r2, .L259+4
 2730 004e 5268     		ldr	r2, [r2, #4]
 2731 0050 22F0F001 		bic	r1, r2, #240
 2732 0054 7A68     		ldr	r2, [r7, #4]
 2733 0056 9268     		ldr	r2, [r2, #8]
 2734 0058 0A43     		orrs	r2, r2, r1
 2735 005a 5A60     		str	r2, [r3, #4]
 2736              	.L212:
 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 663:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 2737              		.loc 1 663 0
 2738 005c 7B68     		ldr	r3, [r7, #4]
 2739 005e 1B68     		ldr	r3, [r3]
 2740 0060 03F00103 		and	r3, r3, #1
 2741 0064 002B     		cmp	r3, #0
 2742 0066 00F06981 		beq	.L213
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 665:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 666:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 667:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 668:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 2743              		.loc 1 668 0
 2744 006a 7B68     		ldr	r3, [r7, #4]
 2745 006c 5B68     		ldr	r3, [r3, #4]
 2746 006e 012B     		cmp	r3, #1
 2747 0070 5CD1     		bne	.L214
 2748 0072 4FF40033 		mov	r3, #131072
 2749 0076 3B67     		str	r3, [r7, #112]
 2750              	.LBB290:
 2751              	.LBB291:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2752              		.loc 2 531 0
 2753 0078 3B6F     		ldr	r3, [r7, #112]
 2754              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2755 007a 93FAA3F3 		rbit r3, r3
 2756              	@ 0 "" 2
 2757              		.thumb
 2758 007e FB66     		str	r3, [r7, #108]
 2759              		.loc 2 544 0
 2760 0080 FB6E     		ldr	r3, [r7, #108]
ARM GAS  /tmp/ccXbFsFR.s 			page 73


 2761              	.LBE291:
 2762              	.LBE290:
 669:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 670:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSE ready flag */  
 671:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 2763              		.loc 1 671 0
 2764 0082 B3FA83F3 		clz	r3, r3
 2765 0086 DBB2     		uxtb	r3, r3
 2766 0088 43F02003 		orr	r3, r3, #32
 2767 008c DBB2     		uxtb	r3, r3
 2768 008e DBB2     		uxtb	r3, r3
 2769 0090 5B09     		lsrs	r3, r3, #5
 2770 0092 DBB2     		uxtb	r3, r3
 2771 0094 012B     		cmp	r3, #1
 2772 0096 02D1     		bne	.L216
 2773              		.loc 1 671 0 is_stmt 0 discriminator 1
 2774 0098 814B     		ldr	r3, .L259+4
 2775 009a 1B68     		ldr	r3, [r3]
 2776 009c 2DE0     		b	.L217
 2777              	.L216:
 2778 009e 4FF40033 		mov	r3, #131072
 2779 00a2 BB66     		str	r3, [r7, #104]
 2780              	.LBB292:
 2781              	.LBB293:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2782              		.loc 2 531 0 is_stmt 1 discriminator 2
 2783 00a4 BB6E     		ldr	r3, [r7, #104]
 2784              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2785 00a6 93FAA3F3 		rbit r3, r3
 2786              	@ 0 "" 2
 2787              		.thumb
 2788 00aa 7B66     		str	r3, [r7, #100]
 2789              		.loc 2 544 0 discriminator 2
 2790 00ac 7B6E     		ldr	r3, [r7, #100]
 2791              	.LBE293:
 2792              	.LBE292:
 2793              		.loc 1 671 0 discriminator 2
 2794 00ae B3FA83F3 		clz	r3, r3
 2795 00b2 DBB2     		uxtb	r3, r3
 2796 00b4 43F02003 		orr	r3, r3, #32
 2797 00b8 DBB2     		uxtb	r3, r3
 2798 00ba DBB2     		uxtb	r3, r3
 2799 00bc 5B09     		lsrs	r3, r3, #5
 2800 00be DBB2     		uxtb	r3, r3
 2801 00c0 022B     		cmp	r3, #2
 2802 00c2 02D1     		bne	.L219
 2803              		.loc 1 671 0 is_stmt 0 discriminator 3
 2804 00c4 764B     		ldr	r3, .L259+4
 2805 00c6 1B6A     		ldr	r3, [r3, #32]
 2806 00c8 17E0     		b	.L217
 2807              	.L219:
 2808 00ca 4FF40033 		mov	r3, #131072
 2809 00ce 3B66     		str	r3, [r7, #96]
 2810              	.LBB294:
 2811              	.LBB295:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2812              		.loc 2 531 0 is_stmt 1 discriminator 4
ARM GAS  /tmp/ccXbFsFR.s 			page 74


 2813 00d0 3B6E     		ldr	r3, [r7, #96]
 2814              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2815 00d2 93FAA3F3 		rbit r3, r3
 2816              	@ 0 "" 2
 2817              		.thumb
 2818 00d6 FB65     		str	r3, [r7, #92]
 2819              		.loc 2 544 0 discriminator 4
 2820 00d8 FB6D     		ldr	r3, [r7, #92]
 2821              	.LBE295:
 2822              	.LBE294:
 2823              		.loc 1 671 0 discriminator 4
 2824 00da B3FA83F3 		clz	r3, r3
 2825 00de DBB2     		uxtb	r3, r3
 2826 00e0 43F02003 		orr	r3, r3, #32
 2827 00e4 DBB2     		uxtb	r3, r3
 2828 00e6 DBB2     		uxtb	r3, r3
 2829 00e8 5B09     		lsrs	r3, r3, #5
 2830 00ea DBB2     		uxtb	r3, r3
 2831 00ec 042B     		cmp	r3, #4
 2832 00ee 02D1     		bne	.L222
 2833              		.loc 1 671 0 is_stmt 0 discriminator 5
 2834 00f0 6B4B     		ldr	r3, .L259+4
 2835 00f2 5B68     		ldr	r3, [r3, #4]
 2836 00f4 01E0     		b	.L217
 2837              	.L222:
 2838              		.loc 1 671 0 discriminator 6
 2839 00f6 6A4B     		ldr	r3, .L259+4
 2840 00f8 5B6A     		ldr	r3, [r3, #36]
 2841              	.L217:
 2842 00fa 4FF40032 		mov	r2, #131072
 2843 00fe BA65     		str	r2, [r7, #88]
 2844              	.LBB296:
 2845              	.LBB297:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2846              		.loc 2 531 0 is_stmt 1 discriminator 9
 2847 0100 BA6D     		ldr	r2, [r7, #88]
 2848              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2849 0102 92FAA2F2 		rbit r2, r2
 2850              	@ 0 "" 2
 2851              		.thumb
 2852 0106 7A65     		str	r2, [r7, #84]
 2853              		.loc 2 544 0 discriminator 9
 2854 0108 7A6D     		ldr	r2, [r7, #84]
 2855              	.LBE297:
 2856              	.LBE296:
 2857              		.loc 1 671 0 discriminator 9
 2858 010a B2FA82F2 		clz	r2, r2
 2859 010e D2B2     		uxtb	r2, r2
 2860 0110 42F02002 		orr	r2, r2, #32
 2861 0114 D2B2     		uxtb	r2, r2
 2862 0116 D2B2     		uxtb	r2, r2
 2863 0118 02F01F02 		and	r2, r2, #31
 2864 011c D340     		lsrs	r3, r3, r2
 2865 011e 03F00103 		and	r3, r3, #1
 2866 0122 002B     		cmp	r3, #0
 2867 0124 40F0BE80 		bne	.L225
 672:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccXbFsFR.s 			page 75


 673:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 2868              		.loc 1 673 0
 2869 0128 0123     		movs	r3, #1
 2870 012a 59E1     		b	.L211
 2871              	.L214:
 674:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 675:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 676:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 677:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 2872              		.loc 1 677 0
 2873 012c 7B68     		ldr	r3, [r7, #4]
 2874 012e 5B68     		ldr	r3, [r3, #4]
 2875 0130 022B     		cmp	r3, #2
 2876 0132 5BD1     		bne	.L226
 2877 0134 4FF00073 		mov	r3, #33554432
 2878 0138 3B65     		str	r3, [r7, #80]
 2879              	.LBB298:
 2880              	.LBB299:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2881              		.loc 2 531 0
 2882 013a 3B6D     		ldr	r3, [r7, #80]
 2883              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2884 013c 93FAA3F3 		rbit r3, r3
 2885              	@ 0 "" 2
 2886              		.thumb
 2887 0140 FB64     		str	r3, [r7, #76]
 2888              		.loc 2 544 0
 2889 0142 FB6C     		ldr	r3, [r7, #76]
 2890              	.LBE299:
 2891              	.LBE298:
 678:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 679:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the PLL ready flag */  
 680:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 2892              		.loc 1 680 0
 2893 0144 B3FA83F3 		clz	r3, r3
 2894 0148 DBB2     		uxtb	r3, r3
 2895 014a 43F02003 		orr	r3, r3, #32
 2896 014e DBB2     		uxtb	r3, r3
 2897 0150 DBB2     		uxtb	r3, r3
 2898 0152 5B09     		lsrs	r3, r3, #5
 2899 0154 DBB2     		uxtb	r3, r3
 2900 0156 012B     		cmp	r3, #1
 2901 0158 02D1     		bne	.L228
 2902              		.loc 1 680 0 is_stmt 0 discriminator 1
 2903 015a 514B     		ldr	r3, .L259+4
 2904 015c 1B68     		ldr	r3, [r3]
 2905 015e 2DE0     		b	.L229
 2906              	.L228:
 2907 0160 4FF00073 		mov	r3, #33554432
 2908 0164 BB64     		str	r3, [r7, #72]
 2909              	.LBB300:
 2910              	.LBB301:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2911              		.loc 2 531 0 is_stmt 1 discriminator 2
 2912 0166 BB6C     		ldr	r3, [r7, #72]
 2913              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2914 0168 93FAA3F3 		rbit r3, r3
ARM GAS  /tmp/ccXbFsFR.s 			page 76


 2915              	@ 0 "" 2
 2916              		.thumb
 2917 016c 7B64     		str	r3, [r7, #68]
 2918              		.loc 2 544 0 discriminator 2
 2919 016e 7B6C     		ldr	r3, [r7, #68]
 2920              	.LBE301:
 2921              	.LBE300:
 2922              		.loc 1 680 0 discriminator 2
 2923 0170 B3FA83F3 		clz	r3, r3
 2924 0174 DBB2     		uxtb	r3, r3
 2925 0176 43F02003 		orr	r3, r3, #32
 2926 017a DBB2     		uxtb	r3, r3
 2927 017c DBB2     		uxtb	r3, r3
 2928 017e 5B09     		lsrs	r3, r3, #5
 2929 0180 DBB2     		uxtb	r3, r3
 2930 0182 022B     		cmp	r3, #2
 2931 0184 02D1     		bne	.L231
 2932              		.loc 1 680 0 is_stmt 0 discriminator 3
 2933 0186 464B     		ldr	r3, .L259+4
 2934 0188 1B6A     		ldr	r3, [r3, #32]
 2935 018a 17E0     		b	.L229
 2936              	.L231:
 2937 018c 4FF00073 		mov	r3, #33554432
 2938 0190 3B64     		str	r3, [r7, #64]
 2939              	.LBB302:
 2940              	.LBB303:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2941              		.loc 2 531 0 is_stmt 1 discriminator 4
 2942 0192 3B6C     		ldr	r3, [r7, #64]
 2943              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2944 0194 93FAA3F3 		rbit r3, r3
 2945              	@ 0 "" 2
 2946              		.thumb
 2947 0198 FB63     		str	r3, [r7, #60]
 2948              		.loc 2 544 0 discriminator 4
 2949 019a FB6B     		ldr	r3, [r7, #60]
 2950              	.LBE303:
 2951              	.LBE302:
 2952              		.loc 1 680 0 discriminator 4
 2953 019c B3FA83F3 		clz	r3, r3
 2954 01a0 DBB2     		uxtb	r3, r3
 2955 01a2 43F02003 		orr	r3, r3, #32
 2956 01a6 DBB2     		uxtb	r3, r3
 2957 01a8 DBB2     		uxtb	r3, r3
 2958 01aa 5B09     		lsrs	r3, r3, #5
 2959 01ac DBB2     		uxtb	r3, r3
 2960 01ae 042B     		cmp	r3, #4
 2961 01b0 02D1     		bne	.L234
 2962              		.loc 1 680 0 is_stmt 0 discriminator 5
 2963 01b2 3B4B     		ldr	r3, .L259+4
 2964 01b4 5B68     		ldr	r3, [r3, #4]
 2965 01b6 01E0     		b	.L229
 2966              	.L234:
 2967              		.loc 1 680 0 discriminator 6
 2968 01b8 394B     		ldr	r3, .L259+4
 2969 01ba 5B6A     		ldr	r3, [r3, #36]
 2970              	.L229:
ARM GAS  /tmp/ccXbFsFR.s 			page 77


 2971 01bc 4FF00072 		mov	r2, #33554432
 2972 01c0 BA63     		str	r2, [r7, #56]
 2973              	.LBB304:
 2974              	.LBB305:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2975              		.loc 2 531 0 is_stmt 1 discriminator 9
 2976 01c2 BA6B     		ldr	r2, [r7, #56]
 2977              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2978 01c4 92FAA2F2 		rbit r2, r2
 2979              	@ 0 "" 2
 2980              		.thumb
 2981 01c8 7A63     		str	r2, [r7, #52]
 2982              		.loc 2 544 0 discriminator 9
 2983 01ca 7A6B     		ldr	r2, [r7, #52]
 2984              	.LBE305:
 2985              	.LBE304:
 2986              		.loc 1 680 0 discriminator 9
 2987 01cc B2FA82F2 		clz	r2, r2
 2988 01d0 D2B2     		uxtb	r2, r2
 2989 01d2 42F02002 		orr	r2, r2, #32
 2990 01d6 D2B2     		uxtb	r2, r2
 2991 01d8 D2B2     		uxtb	r2, r2
 2992 01da 02F01F02 		and	r2, r2, #31
 2993 01de D340     		lsrs	r3, r3, r2
 2994 01e0 03F00103 		and	r3, r3, #1
 2995 01e4 002B     		cmp	r3, #0
 2996 01e6 5DD1     		bne	.L225
 681:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 682:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 2997              		.loc 1 682 0
 2998 01e8 0123     		movs	r3, #1
 2999 01ea F9E0     		b	.L211
 3000              	.L226:
 3001 01ec 0223     		movs	r3, #2
 3002 01ee 3B63     		str	r3, [r7, #48]
 3003              	.LBB306:
 3004              	.LBB307:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3005              		.loc 2 531 0
 3006 01f0 3B6B     		ldr	r3, [r7, #48]
 3007              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3008 01f2 93FAA3F3 		rbit r3, r3
 3009              	@ 0 "" 2
 3010              		.thumb
 3011 01f6 FB62     		str	r3, [r7, #44]
 3012              		.loc 2 544 0
 3013 01f8 FB6A     		ldr	r3, [r7, #44]
 3014              	.LBE307:
 3015              	.LBE306:
 683:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 684:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 685:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 686:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 687:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI ready flag */  
 689:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 3016              		.loc 1 689 0
ARM GAS  /tmp/ccXbFsFR.s 			page 78


 3017 01fa B3FA83F3 		clz	r3, r3
 3018 01fe DBB2     		uxtb	r3, r3
 3019 0200 43F02003 		orr	r3, r3, #32
 3020 0204 DBB2     		uxtb	r3, r3
 3021 0206 DBB2     		uxtb	r3, r3
 3022 0208 5B09     		lsrs	r3, r3, #5
 3023 020a DBB2     		uxtb	r3, r3
 3024 020c 012B     		cmp	r3, #1
 3025 020e 02D1     		bne	.L238
 3026              		.loc 1 689 0 is_stmt 0 discriminator 1
 3027 0210 234B     		ldr	r3, .L259+4
 3028 0212 1B68     		ldr	r3, [r3]
 3029 0214 2BE0     		b	.L239
 3030              	.L238:
 3031 0216 0223     		movs	r3, #2
 3032 0218 BB62     		str	r3, [r7, #40]
 3033              	.LBB308:
 3034              	.LBB309:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3035              		.loc 2 531 0 is_stmt 1 discriminator 2
 3036 021a BB6A     		ldr	r3, [r7, #40]
 3037              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3038 021c 93FAA3F3 		rbit r3, r3
 3039              	@ 0 "" 2
 3040              		.thumb
 3041 0220 7B62     		str	r3, [r7, #36]
 3042              		.loc 2 544 0 discriminator 2
 3043 0222 7B6A     		ldr	r3, [r7, #36]
 3044              	.LBE309:
 3045              	.LBE308:
 3046              		.loc 1 689 0 discriminator 2
 3047 0224 B3FA83F3 		clz	r3, r3
 3048 0228 DBB2     		uxtb	r3, r3
 3049 022a 43F02003 		orr	r3, r3, #32
 3050 022e DBB2     		uxtb	r3, r3
 3051 0230 DBB2     		uxtb	r3, r3
 3052 0232 5B09     		lsrs	r3, r3, #5
 3053 0234 DBB2     		uxtb	r3, r3
 3054 0236 022B     		cmp	r3, #2
 3055 0238 02D1     		bne	.L241
 3056              		.loc 1 689 0 is_stmt 0 discriminator 3
 3057 023a 194B     		ldr	r3, .L259+4
 3058 023c 1B6A     		ldr	r3, [r3, #32]
 3059 023e 16E0     		b	.L239
 3060              	.L241:
 3061 0240 0223     		movs	r3, #2
 3062 0242 3B62     		str	r3, [r7, #32]
 3063              	.LBB310:
 3064              	.LBB311:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3065              		.loc 2 531 0 is_stmt 1 discriminator 4
 3066 0244 3B6A     		ldr	r3, [r7, #32]
 3067              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3068 0246 93FAA3F3 		rbit r3, r3
 3069              	@ 0 "" 2
 3070              		.thumb
 3071 024a FB61     		str	r3, [r7, #28]
ARM GAS  /tmp/ccXbFsFR.s 			page 79


 3072              		.loc 2 544 0 discriminator 4
 3073 024c FB69     		ldr	r3, [r7, #28]
 3074              	.LBE311:
 3075              	.LBE310:
 3076              		.loc 1 689 0 discriminator 4
 3077 024e B3FA83F3 		clz	r3, r3
 3078 0252 DBB2     		uxtb	r3, r3
 3079 0254 43F02003 		orr	r3, r3, #32
 3080 0258 DBB2     		uxtb	r3, r3
 3081 025a DBB2     		uxtb	r3, r3
 3082 025c 5B09     		lsrs	r3, r3, #5
 3083 025e DBB2     		uxtb	r3, r3
 3084 0260 042B     		cmp	r3, #4
 3085 0262 02D1     		bne	.L244
 3086              		.loc 1 689 0 is_stmt 0 discriminator 5
 3087 0264 0E4B     		ldr	r3, .L259+4
 3088 0266 5B68     		ldr	r3, [r3, #4]
 3089 0268 01E0     		b	.L239
 3090              	.L244:
 3091              		.loc 1 689 0 discriminator 6
 3092 026a 0D4B     		ldr	r3, .L259+4
 3093 026c 5B6A     		ldr	r3, [r3, #36]
 3094              	.L239:
 3095 026e 0222     		movs	r2, #2
 3096 0270 BA61     		str	r2, [r7, #24]
 3097              	.LBB312:
 3098              	.LBB313:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3099              		.loc 2 531 0 is_stmt 1 discriminator 9
 3100 0272 BA69     		ldr	r2, [r7, #24]
 3101              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3102 0274 92FAA2F2 		rbit r2, r2
 3103              	@ 0 "" 2
 3104              		.thumb
 3105 0278 7A61     		str	r2, [r7, #20]
 3106              		.loc 2 544 0 discriminator 9
 3107 027a 7A69     		ldr	r2, [r7, #20]
 3108              	.LBE313:
 3109              	.LBE312:
 3110              		.loc 1 689 0 discriminator 9
 3111 027c B2FA82F2 		clz	r2, r2
 3112 0280 D2B2     		uxtb	r2, r2
 3113 0282 42F02002 		orr	r2, r2, #32
 3114 0286 D2B2     		uxtb	r2, r2
 3115 0288 D2B2     		uxtb	r2, r2
 3116 028a 02F01F02 		and	r2, r2, #31
 3117 028e D340     		lsrs	r3, r3, r2
 3118 0290 03F00103 		and	r3, r3, #1
 3119 0294 002B     		cmp	r3, #0
 3120 0296 05D1     		bne	.L225
 690:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 691:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 3121              		.loc 1 691 0
 3122 0298 0123     		movs	r3, #1
 3123 029a A1E0     		b	.L211
 3124              	.L260:
 3125              		.align	2
ARM GAS  /tmp/ccXbFsFR.s 			page 80


 3126              	.L259:
 3127 029c 00200240 		.word	1073881088
 3128 02a0 00100240 		.word	1073876992
 3129              	.L225:
 692:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 693:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 694:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 3130              		.loc 1 694 0
 3131 02a4 504B     		ldr	r3, .L261
 3132 02a6 504A     		ldr	r2, .L261
 3133 02a8 5268     		ldr	r2, [r2, #4]
 3134 02aa 22F00301 		bic	r1, r2, #3
 3135 02ae 7A68     		ldr	r2, [r7, #4]
 3136 02b0 5268     		ldr	r2, [r2, #4]
 3137 02b2 0A43     		orrs	r2, r2, r1
 3138 02b4 5A60     		str	r2, [r3, #4]
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 696:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Get Start Tick */
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 3139              		.loc 1 697 0
 3140 02b6 FFF7FEFF 		bl	HAL_GetTick
 3141 02ba 7867     		str	r0, [r7, #116]
 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 3142              		.loc 1 699 0
 3143 02bc 7B68     		ldr	r3, [r7, #4]
 3144 02be 5B68     		ldr	r3, [r3, #4]
 3145 02c0 012B     		cmp	r3, #1
 3146 02c2 12D1     		bne	.L247
 700:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 3147              		.loc 1 701 0
 3148 02c4 0AE0     		b	.L248
 3149              	.L249:
 702:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 703:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 3150              		.loc 1 703 0
 3151 02c6 FFF7FEFF 		bl	HAL_GetTick
 3152 02ca 0246     		mov	r2, r0
 3153 02cc 7B6F     		ldr	r3, [r7, #116]
 3154 02ce D21A     		subs	r2, r2, r3
 3155 02d0 41F28833 		movw	r3, #5000
 3156 02d4 9A42     		cmp	r2, r3
 3157 02d6 01D9     		bls	.L248
 704:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 3158              		.loc 1 705 0
 3159 02d8 0323     		movs	r3, #3
 3160 02da 81E0     		b	.L211
 3161              	.L248:
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 3162              		.loc 1 701 0 discriminator 1
 3163 02dc 424B     		ldr	r3, .L261
 3164 02de 5B68     		ldr	r3, [r3, #4]
 3165 02e0 03F00C03 		and	r3, r3, #12
 3166 02e4 042B     		cmp	r3, #4
 3167 02e6 EED1     		bne	.L249
ARM GAS  /tmp/ccXbFsFR.s 			page 81


 3168 02e8 28E0     		b	.L213
 3169              	.L247:
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 707:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 708:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 3170              		.loc 1 709 0
 3171 02ea 7B68     		ldr	r3, [r7, #4]
 3172 02ec 5B68     		ldr	r3, [r3, #4]
 3173 02ee 022B     		cmp	r3, #2
 3174 02f0 12D1     		bne	.L250
 710:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 711:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 3175              		.loc 1 711 0
 3176 02f2 0AE0     		b	.L251
 3177              	.L252:
 712:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 3178              		.loc 1 713 0
 3179 02f4 FFF7FEFF 		bl	HAL_GetTick
 3180 02f8 0246     		mov	r2, r0
 3181 02fa 7B6F     		ldr	r3, [r7, #116]
 3182 02fc D21A     		subs	r2, r2, r3
 3183 02fe 41F28833 		movw	r3, #5000
 3184 0302 9A42     		cmp	r2, r3
 3185 0304 01D9     		bls	.L251
 714:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 3186              		.loc 1 715 0
 3187 0306 0323     		movs	r3, #3
 3188 0308 6AE0     		b	.L211
 3189              	.L251:
 711:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 3190              		.loc 1 711 0 discriminator 1
 3191 030a 374B     		ldr	r3, .L261
 3192 030c 5B68     		ldr	r3, [r3, #4]
 3193 030e 03F00C03 		and	r3, r3, #12
 3194 0312 082B     		cmp	r3, #8
 3195 0314 EED1     		bne	.L252
 3196 0316 11E0     		b	.L213
 3197              	.L250:
 716:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 717:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 718:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 719:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 721:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 3198              		.loc 1 721 0
 3199 0318 0AE0     		b	.L253
 3200              	.L254:
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 3201              		.loc 1 723 0
 3202 031a FFF7FEFF 		bl	HAL_GetTick
 3203 031e 0246     		mov	r2, r0
 3204 0320 7B6F     		ldr	r3, [r7, #116]
 3205 0322 D21A     		subs	r2, r2, r3
ARM GAS  /tmp/ccXbFsFR.s 			page 82


 3206 0324 41F28833 		movw	r3, #5000
 3207 0328 9A42     		cmp	r2, r3
 3208 032a 01D9     		bls	.L253
 724:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 725:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 3209              		.loc 1 725 0
 3210 032c 0323     		movs	r3, #3
 3211 032e 57E0     		b	.L211
 3212              	.L253:
 721:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 3213              		.loc 1 721 0 discriminator 1
 3214 0330 2D4B     		ldr	r3, .L261
 3215 0332 5B68     		ldr	r3, [r3, #4]
 3216 0334 03F00C03 		and	r3, r3, #12
 3217 0338 002B     		cmp	r3, #0
 3218 033a EED1     		bne	.L254
 3219              	.L213:
 726:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 728:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }      
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 731:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 3220              		.loc 1 731 0
 3221 033c 2B4B     		ldr	r3, .L261+4
 3222 033e 1B68     		ldr	r3, [r3]
 3223 0340 03F00702 		and	r2, r3, #7
 3224 0344 3B68     		ldr	r3, [r7]
 3225 0346 9A42     		cmp	r2, r3
 3226 0348 10D9     		bls	.L255
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 733:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 3227              		.loc 1 734 0
 3228 034a 284B     		ldr	r3, .L261+4
 3229 034c 274A     		ldr	r2, .L261+4
 3230 034e 1268     		ldr	r2, [r2]
 3231 0350 22F00701 		bic	r1, r2, #7
 3232 0354 3A68     		ldr	r2, [r7]
 3233 0356 0A43     		orrs	r2, r2, r1
 3234 0358 1A60     		str	r2, [r3]
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 737:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 738:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 3235              		.loc 1 738 0
 3236 035a 244B     		ldr	r3, .L261+4
 3237 035c 1B68     		ldr	r3, [r3]
 3238 035e 03F00702 		and	r2, r3, #7
 3239 0362 3B68     		ldr	r3, [r7]
 3240 0364 9A42     		cmp	r2, r3
 3241 0366 01D0     		beq	.L255
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 740:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 3242              		.loc 1 740 0
 3243 0368 0123     		movs	r3, #1
 3244 036a 39E0     		b	.L211
ARM GAS  /tmp/ccXbFsFR.s 			page 83


 3245              	.L255:
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 743:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 745:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 3246              		.loc 1 745 0
 3247 036c 7B68     		ldr	r3, [r7, #4]
 3248 036e 1B68     		ldr	r3, [r3]
 3249 0370 03F00403 		and	r3, r3, #4
 3250 0374 002B     		cmp	r3, #0
 3251 0376 08D0     		beq	.L256
 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 747:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 3252              		.loc 1 748 0
 3253 0378 1B4B     		ldr	r3, .L261
 3254 037a 1B4A     		ldr	r2, .L261
 3255 037c 5268     		ldr	r2, [r2, #4]
 3256 037e 22F4E061 		bic	r1, r2, #1792
 3257 0382 7A68     		ldr	r2, [r7, #4]
 3258 0384 D268     		ldr	r2, [r2, #12]
 3259 0386 0A43     		orrs	r2, r2, r1
 3260 0388 5A60     		str	r2, [r3, #4]
 3261              	.L256:
 749:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 750:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 752:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 3262              		.loc 1 752 0
 3263 038a 7B68     		ldr	r3, [r7, #4]
 3264 038c 1B68     		ldr	r3, [r3]
 3265 038e 03F00803 		and	r3, r3, #8
 3266 0392 002B     		cmp	r3, #0
 3267 0394 09D0     		beq	.L257
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 754:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 3268              		.loc 1 755 0
 3269 0396 144B     		ldr	r3, .L261
 3270 0398 134A     		ldr	r2, .L261
 3271 039a 5268     		ldr	r2, [r2, #4]
 3272 039c 22F46051 		bic	r1, r2, #14336
 3273 03a0 7A68     		ldr	r2, [r7, #4]
 3274 03a2 1269     		ldr	r2, [r2, #16]
 3275 03a4 D200     		lsls	r2, r2, #3
 3276 03a6 0A43     		orrs	r2, r2, r1
 3277 03a8 5A60     		str	r2, [r3, #4]
 3278              	.L257:
 756:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 757:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 758:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 3279              		.loc 1 759 0
 3280 03aa FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 3281 03ae 0246     		mov	r2, r0
 3282 03b0 0D4B     		ldr	r3, .L261
ARM GAS  /tmp/ccXbFsFR.s 			page 84


 3283 03b2 5B68     		ldr	r3, [r3, #4]
 3284 03b4 03F0F001 		and	r1, r3, #240
 3285 03b8 F023     		movs	r3, #240
 3286 03ba 3B61     		str	r3, [r7, #16]
 3287              	.LBB314:
 3288              	.LBB315:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3289              		.loc 2 531 0
 3290 03bc 3B69     		ldr	r3, [r7, #16]
 3291              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3292 03be 93FAA3F3 		rbit r3, r3
 3293              	@ 0 "" 2
 3294              		.thumb
 3295 03c2 FB60     		str	r3, [r7, #12]
 3296              		.loc 2 544 0
 3297 03c4 FB68     		ldr	r3, [r7, #12]
 3298              	.LBE315:
 3299              	.LBE314:
 3300              		.loc 1 759 0
 3301 03c6 B3FA83F3 		clz	r3, r3
 3302 03ca 21FA03F3 		lsr	r3, r1, r3
 3303 03ce 0849     		ldr	r1, .L261+8
 3304 03d0 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 3305 03d2 DA40     		lsrs	r2, r2, r3
 3306 03d4 074B     		ldr	r3, .L261+12
 3307 03d6 1A60     		str	r2, [r3]
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 761:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_InitTick (TICK_INT_PRIORITY);
 3308              		.loc 1 762 0
 3309 03d8 0020     		movs	r0, #0
 3310 03da FFF7FEFF 		bl	HAL_InitTick
 763:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 3311              		.loc 1 764 0
 3312 03de 0023     		movs	r3, #0
 3313              	.L211:
 765:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3314              		.loc 1 765 0
 3315 03e0 1846     		mov	r0, r3
 3316 03e2 7837     		adds	r7, r7, #120
 3317 03e4 BD46     		mov	sp, r7
 3318              		@ sp needed
 3319 03e6 80BD     		pop	{r7, pc}
 3320              	.L262:
 3321              		.align	2
 3322              	.L261:
 3323 03e8 00100240 		.word	1073876992
 3324 03ec 00200240 		.word	1073881088
 3325 03f0 00000000 		.word	AHBPrescTable
 3326 03f4 00000000 		.word	SystemCoreClock
 3327              		.cfi_endproc
 3328              	.LFE127:
 3330              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 3331              		.align	2
 3332              		.global	HAL_RCC_MCOConfig
 3333              		.thumb
ARM GAS  /tmp/ccXbFsFR.s 			page 85


 3334              		.thumb_func
 3336              	HAL_RCC_MCOConfig:
 3337              	.LFB128:
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 767:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 770:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 772:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 774:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim   
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 776:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 777:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================  
 778:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 779:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     frequencies.
 781:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 783:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 784:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 785:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 786:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_MCOPRE)
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 788:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 790:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 791:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 792:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 793:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 795:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System Clock selected as MCO clock
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 798:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 799:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 800:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK      PLLCLK selected as MCO clock
 802:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 805:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1   no division applied to MCO clock
 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2   division by 2 applied to MCO clock
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4   division by 4 applied to MCO clock
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8   division by 8 applied to MCO clock
 809:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_32  division by 32 applied to MCO clock
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_64  division by 64 applied to MCO clock
 812:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_128 division by 128 applied to MCO clock
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 815:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 816:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 817:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 818:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 819:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
ARM GAS  /tmp/ccXbFsFR.s 			page 86


 820:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 821:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 822:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 823:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 824:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 825:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 826:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 827:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 828:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 829:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 830:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 831:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 832:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 833:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
 834:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 835:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 836:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 837:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 838:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3338              		.loc 1 838 0
 3339              		.cfi_startproc
 3340              		@ args = 0, pretend = 0, frame = 40
 3341              		@ frame_needed = 1, uses_anonymous_args = 0
 3342 0000 80B5     		push	{r7, lr}
 3343              	.LCFI8:
 3344              		.cfi_def_cfa_offset 8
 3345              		.cfi_offset 7, -8
 3346              		.cfi_offset 14, -4
 3347 0002 8AB0     		sub	sp, sp, #40
 3348              	.LCFI9:
 3349              		.cfi_def_cfa_offset 48
 3350 0004 00AF     		add	r7, sp, #0
 3351              	.LCFI10:
 3352              		.cfi_def_cfa_register 7
 3353 0006 F860     		str	r0, [r7, #12]
 3354 0008 B960     		str	r1, [r7, #8]
 3355 000a 7A60     		str	r2, [r7, #4]
 839:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio = {0};
 3356              		.loc 1 839 0
 3357 000c 07F11403 		add	r3, r7, #20
 3358 0010 0022     		movs	r2, #0
 3359 0012 1A60     		str	r2, [r3]
 3360 0014 0433     		adds	r3, r3, #4
 3361 0016 0022     		movs	r2, #0
 3362 0018 1A60     		str	r2, [r3]
 3363 001a 0433     		adds	r3, r3, #4
 3364 001c 0022     		movs	r2, #0
 3365 001e 1A60     		str	r2, [r3]
 3366 0020 0433     		adds	r3, r3, #4
 3367 0022 0022     		movs	r2, #0
 3368 0024 1A60     		str	r2, [r3]
 3369 0026 0433     		adds	r3, r3, #4
 3370 0028 0022     		movs	r2, #0
 3371 002a 1A60     		str	r2, [r3]
 3372 002c 0433     		adds	r3, r3, #4
 840:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 841:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
ARM GAS  /tmp/ccXbFsFR.s 			page 87


 842:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 843:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 844:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 845:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 846:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
 847:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
 3373              		.loc 1 847 0
 3374 002e 0223     		movs	r3, #2
 3375 0030 BB61     		str	r3, [r7, #24]
 848:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 3376              		.loc 1 848 0
 3377 0032 0323     		movs	r3, #3
 3378 0034 3B62     		str	r3, [r7, #32]
 849:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 3379              		.loc 1 849 0
 3380 0036 0023     		movs	r3, #0
 3381 0038 FB61     		str	r3, [r7, #28]
 850:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 3382              		.loc 1 850 0
 3383 003a 4FF48073 		mov	r3, #256
 3384 003e 7B61     		str	r3, [r7, #20]
 851:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 3385              		.loc 1 851 0
 3386 0040 0023     		movs	r3, #0
 3387 0042 7B62     		str	r3, [r7, #36]
 3388              	.LBB316:
 852:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 853:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* MCO1 Clock Enable */
 854:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
 3389              		.loc 1 854 0
 3390 0044 0E4B     		ldr	r3, .L264
 3391 0046 0E4A     		ldr	r2, .L264
 3392 0048 5269     		ldr	r2, [r2, #20]
 3393 004a 42F40032 		orr	r2, r2, #131072
 3394 004e 5A61     		str	r2, [r3, #20]
 3395 0050 0B4B     		ldr	r3, .L264
 3396 0052 5B69     		ldr	r3, [r3, #20]
 3397 0054 03F40033 		and	r3, r3, #131072
 3398 0058 3B61     		str	r3, [r7, #16]
 3399 005a 3B69     		ldr	r3, [r7, #16]
 3400              	.LBE316:
 855:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 856:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 3401              		.loc 1 856 0
 3402 005c 07F11403 		add	r3, r7, #20
 3403 0060 4FF09040 		mov	r0, #1207959552
 3404 0064 1946     		mov	r1, r3
 3405 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 857:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 858:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO clock source */
 859:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 3406              		.loc 1 859 0
 3407 006a 054B     		ldr	r3, .L264
 3408 006c 044A     		ldr	r2, .L264
 3409 006e 5268     		ldr	r2, [r2, #4]
 3410 0070 22F0E061 		bic	r1, r2, #117440512
 3411 0074 BA68     		ldr	r2, [r7, #8]
ARM GAS  /tmp/ccXbFsFR.s 			page 88


 3412 0076 0A43     		orrs	r2, r2, r1
 3413 0078 5A60     		str	r2, [r3, #4]
 860:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3414              		.loc 1 860 0
 3415 007a 2837     		adds	r7, r7, #40
 3416 007c BD46     		mov	sp, r7
 3417              		@ sp needed
 3418 007e 80BD     		pop	{r7, pc}
 3419              	.L265:
 3420              		.align	2
 3421              	.L264:
 3422 0080 00100240 		.word	1073876992
 3423              		.cfi_endproc
 3424              	.LFE128:
 3426              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 3427              		.align	2
 3428              		.global	HAL_RCC_EnableCSS
 3429              		.thumb
 3430              		.thumb_func
 3432              	HAL_RCC_EnableCSS:
 3433              	.LFB129:
 861:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 862:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 863:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 864:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 865:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 866:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 867:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 868:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 869:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 870:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 871:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 872:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3434              		.loc 1 872 0
 3435              		.cfi_startproc
 3436              		@ args = 0, pretend = 0, frame = 8
 3437              		@ frame_needed = 1, uses_anonymous_args = 0
 3438              		@ link register save eliminated.
 3439 0000 80B4     		push	{r7}
 3440              	.LCFI11:
 3441              		.cfi_def_cfa_offset 4
 3442              		.cfi_offset 7, -4
 3443 0002 83B0     		sub	sp, sp, #12
 3444              	.LCFI12:
 3445              		.cfi_def_cfa_offset 16
 3446 0004 00AF     		add	r7, sp, #0
 3447              	.LCFI13:
 3448              		.cfi_def_cfa_register 7
 3449 0006 4FF40023 		mov	r3, #524288
 3450 000a 7B60     		str	r3, [r7, #4]
 3451              	.LBB317:
 3452              	.LBB318:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3453              		.loc 2 531 0
 3454 000c 7B68     		ldr	r3, [r7, #4]
 3455              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3456 000e 93FAA3F3 		rbit r3, r3
ARM GAS  /tmp/ccXbFsFR.s 			page 89


 3457              	@ 0 "" 2
 3458              		.thumb
 3459 0012 3B60     		str	r3, [r7]
 3460              		.loc 2 544 0
 3461 0014 3B68     		ldr	r3, [r7]
 3462              	.LBE318:
 3463              	.LBE317:
 873:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 3464              		.loc 1 873 0
 3465 0016 B3FA83F3 		clz	r3, r3
 3466 001a 9B00     		lsls	r3, r3, #2
 3467 001c 03F18443 		add	r3, r3, #1107296256
 3468 0020 03F58403 		add	r3, r3, #4325376
 3469 0024 0122     		movs	r2, #1
 3470 0026 1A60     		str	r2, [r3]
 874:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3471              		.loc 1 874 0
 3472 0028 0C37     		adds	r7, r7, #12
 3473 002a BD46     		mov	sp, r7
 3474              		@ sp needed
 3475 002c 5DF8047B 		ldr	r7, [sp], #4
 3476 0030 7047     		bx	lr
 3477              		.cfi_endproc
 3478              	.LFE129:
 3480 0032 00BF     		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 3481              		.align	2
 3482              		.global	HAL_RCC_DisableCSS
 3483              		.thumb
 3484              		.thumb_func
 3486              	HAL_RCC_DisableCSS:
 3487              	.LFB130:
 875:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 876:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 877:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 878:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 879:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 880:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 881:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3488              		.loc 1 881 0
 3489              		.cfi_startproc
 3490              		@ args = 0, pretend = 0, frame = 8
 3491              		@ frame_needed = 1, uses_anonymous_args = 0
 3492              		@ link register save eliminated.
 3493 0000 80B4     		push	{r7}
 3494              	.LCFI14:
 3495              		.cfi_def_cfa_offset 4
 3496              		.cfi_offset 7, -4
 3497 0002 83B0     		sub	sp, sp, #12
 3498              	.LCFI15:
 3499              		.cfi_def_cfa_offset 16
 3500 0004 00AF     		add	r7, sp, #0
 3501              	.LCFI16:
 3502              		.cfi_def_cfa_register 7
 3503 0006 4FF40023 		mov	r3, #524288
 3504 000a 7B60     		str	r3, [r7, #4]
 3505              	.LBB319:
 3506              	.LBB320:
ARM GAS  /tmp/ccXbFsFR.s 			page 90


 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3507              		.loc 2 531 0
 3508 000c 7B68     		ldr	r3, [r7, #4]
 3509              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3510 000e 93FAA3F3 		rbit r3, r3
 3511              	@ 0 "" 2
 3512              		.thumb
 3513 0012 3B60     		str	r3, [r7]
 3514              		.loc 2 544 0
 3515 0014 3B68     		ldr	r3, [r7]
 3516              	.LBE320:
 3517              	.LBE319:
 882:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 3518              		.loc 1 882 0
 3519 0016 B3FA83F3 		clz	r3, r3
 3520 001a 9B00     		lsls	r3, r3, #2
 3521 001c 03F18443 		add	r3, r3, #1107296256
 3522 0020 03F58403 		add	r3, r3, #4325376
 3523 0024 0022     		movs	r2, #0
 3524 0026 1A60     		str	r2, [r3]
 883:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3525              		.loc 1 883 0
 3526 0028 0C37     		adds	r7, r7, #12
 3527 002a BD46     		mov	sp, r7
 3528              		@ sp needed
 3529 002c 5DF8047B 		ldr	r7, [sp], #4
 3530 0030 7047     		bx	lr
 3531              		.cfi_endproc
 3532              	.LFE130:
 3534 0032 00BF     		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 3535              		.align	2
 3536              		.global	HAL_RCC_GetSysClockFreq
 3537              		.thumb
 3538              		.thumb_func
 3540              	HAL_RCC_GetSysClockFreq:
 3541              	.LFB131:
 884:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 885:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 886:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency     
 887:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 888:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 889:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         constant and the selected clock source:
 890:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 891:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
 892:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
 893:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
 894:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
 895:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 896:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
 897:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               in voltage and temperature.
 898:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 899:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
 900:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 901:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                have wrong result.
 902:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                  
 903:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 904:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         value for HSE crystal.
ARM GAS  /tmp/ccXbFsFR.s 			page 91


 905:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 906:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the 
 907:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 908:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 909:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 910:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 911:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         
 912:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval SYSCLK frequency
 913:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 914:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 915:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3542              		.loc 1 915 0
 3543              		.cfi_startproc
 3544              		@ args = 0, pretend = 0, frame = 40
 3545              		@ frame_needed = 1, uses_anonymous_args = 0
 3546              		@ link register save eliminated.
 3547 0000 80B4     		push	{r7}
 3548              	.LCFI17:
 3549              		.cfi_def_cfa_offset 4
 3550              		.cfi_offset 7, -4
 3551 0002 8BB0     		sub	sp, sp, #44
 3552              	.LCFI18:
 3553              		.cfi_def_cfa_offset 48
 3554 0004 00AF     		add	r7, sp, #0
 3555              	.LCFI19:
 3556              		.cfi_def_cfa_register 7
 916:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tmpreg = 0, prediv = 0, pllclk = 0, pllmul = 0;
 3557              		.loc 1 916 0
 3558 0006 0023     		movs	r3, #0
 3559 0008 FB61     		str	r3, [r7, #28]
 3560 000a 0023     		movs	r3, #0
 3561 000c BB61     		str	r3, [r7, #24]
 3562 000e 0023     		movs	r3, #0
 3563 0010 7B62     		str	r3, [r7, #36]
 3564 0012 0023     		movs	r3, #0
 3565 0014 7B61     		str	r3, [r7, #20]
 917:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t sysclockfreq = 0;
 3566              		.loc 1 917 0
 3567 0016 0023     		movs	r3, #0
 3568 0018 3B62     		str	r3, [r7, #32]
 918:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 919:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
 3569              		.loc 1 919 0
 3570 001a 294B     		ldr	r3, .L281
 3571 001c 5B68     		ldr	r3, [r3, #4]
 3572 001e FB61     		str	r3, [r7, #28]
 920:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 921:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 922:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
 3573              		.loc 1 922 0
 3574 0020 FB69     		ldr	r3, [r7, #28]
 3575 0022 03F00C03 		and	r3, r3, #12
 3576 0026 042B     		cmp	r3, #4
 3577 0028 02D0     		beq	.L272
 3578 002a 082B     		cmp	r3, #8
 3579 002c 03D0     		beq	.L273
 3580 002e 3CE0     		b	.L280
ARM GAS  /tmp/ccXbFsFR.s 			page 92


 3581              	.L272:
 923:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 924:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
 925:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 926:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 3582              		.loc 1 926 0
 3583 0030 244B     		ldr	r3, .L281+4
 3584 0032 3B62     		str	r3, [r7, #32]
 927:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 3585              		.loc 1 927 0
 3586 0034 3CE0     		b	.L274
 3587              	.L273:
 928:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 929:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
 930:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 931:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLL
 3588              		.loc 1 931 0
 3589 0036 FB69     		ldr	r3, [r7, #28]
 3590 0038 03F47012 		and	r2, r3, #3932160
 3591 003c 4FF47013 		mov	r3, #3932160
 3592 0040 3B61     		str	r3, [r7, #16]
 3593              	.LBB321:
 3594              	.LBB322:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3595              		.loc 2 531 0
 3596 0042 3B69     		ldr	r3, [r7, #16]
 3597              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3598 0044 93FAA3F3 		rbit r3, r3
 3599              	@ 0 "" 2
 3600              		.thumb
 3601 0048 FB60     		str	r3, [r7, #12]
 3602              		.loc 2 544 0
 3603 004a FB68     		ldr	r3, [r7, #12]
 3604              	.LBE322:
 3605              	.LBE321:
 3606              		.loc 1 931 0
 3607 004c B3FA83F3 		clz	r3, r3
 3608 0050 22FA03F3 		lsr	r3, r2, r3
 3609 0054 1C4A     		ldr	r2, .L281+8
 3610 0056 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3611 0058 7B61     		str	r3, [r7, #20]
 932:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 3612              		.loc 1 932 0
 3613 005a 194B     		ldr	r3, .L281
 3614 005c DB6A     		ldr	r3, [r3, #44]
 3615 005e 03F00F02 		and	r2, r3, #15
 3616 0062 0F23     		movs	r3, #15
 3617 0064 BB60     		str	r3, [r7, #8]
 3618              	.LBB323:
 3619              	.LBB324:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3620              		.loc 2 531 0
 3621 0066 BB68     		ldr	r3, [r7, #8]
 3622              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3623 0068 93FAA3F3 		rbit r3, r3
 3624              	@ 0 "" 2
 3625              		.thumb
ARM GAS  /tmp/ccXbFsFR.s 			page 93


 3626 006c 7B60     		str	r3, [r7, #4]
 3627              		.loc 2 544 0
 3628 006e 7B68     		ldr	r3, [r7, #4]
 3629              	.LBE324:
 3630              	.LBE323:
 3631              		.loc 1 932 0
 3632 0070 B3FA83F3 		clz	r3, r3
 3633 0074 22FA03F3 		lsr	r3, r2, r3
 3634 0078 144A     		ldr	r2, .L281+12
 3635 007a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3636 007c BB61     		str	r3, [r7, #24]
 933:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 934:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 3637              		.loc 1 934 0
 3638 007e FB69     		ldr	r3, [r7, #28]
 3639 0080 03F48033 		and	r3, r3, #65536
 3640 0084 002B     		cmp	r3, #0
 3641 0086 08D0     		beq	.L277
 935:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 936:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 937:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSE_VALUE / prediv) * pllmul;
 3642              		.loc 1 937 0
 3643 0088 0E4A     		ldr	r2, .L281+4
 3644 008a BB69     		ldr	r3, [r7, #24]
 3645 008c B2FBF3F3 		udiv	r3, r2, r3
 3646 0090 7A69     		ldr	r2, [r7, #20]
 3647 0092 02FB03F3 		mul	r3, r2, r3
 3648 0096 7B62     		str	r3, [r7, #36]
 3649 0098 04E0     		b	.L278
 3650              	.L277:
 938:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 939:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 940:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 941:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
 942:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSI_VALUE >> 1) * pllmul;
 3651              		.loc 1 942 0
 3652 009a 7B69     		ldr	r3, [r7, #20]
 3653 009c 0C4A     		ldr	r2, .L281+16
 3654 009e 02FB03F3 		mul	r3, r2, r3
 3655 00a2 7B62     		str	r3, [r7, #36]
 3656              	.L278:
 943:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 944:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 945:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 946:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 947:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 948:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSE_VALUE / prediv) * pllmul;
 949:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 950:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 951:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 952:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
 953:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSI_VALUE / prediv) * pllmul;
 954:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 955:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 956:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = pllclk;
 3657              		.loc 1 956 0
 3658 00a4 7B6A     		ldr	r3, [r7, #36]
ARM GAS  /tmp/ccXbFsFR.s 			page 94


 3659 00a6 3B62     		str	r3, [r7, #32]
 957:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 3660              		.loc 1 957 0
 3661 00a8 02E0     		b	.L274
 3662              	.L280:
 958:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 959:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
 960:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     default: /* HSI used as system clock */
 961:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 962:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 3663              		.loc 1 962 0
 3664 00aa 064B     		ldr	r3, .L281+4
 3665 00ac 3B62     		str	r3, [r7, #32]
 963:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 3666              		.loc 1 963 0
 3667 00ae 00BF     		nop
 3668              	.L274:
 964:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 965:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 966:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return sysclockfreq;
 3669              		.loc 1 966 0
 3670 00b0 3B6A     		ldr	r3, [r7, #32]
 967:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3671              		.loc 1 967 0
 3672 00b2 1846     		mov	r0, r3
 3673 00b4 2C37     		adds	r7, r7, #44
 3674 00b6 BD46     		mov	sp, r7
 3675              		@ sp needed
 3676 00b8 5DF8047B 		ldr	r7, [sp], #4
 3677 00bc 7047     		bx	lr
 3678              	.L282:
 3679 00be 00BF     		.align	2
 3680              	.L281:
 3681 00c0 00100240 		.word	1073876992
 3682 00c4 00127A00 		.word	8000000
 3683 00c8 00000000 		.word	aPLLMULFactorTable
 3684 00cc 00000000 		.word	aPredivFactorTable
 3685 00d0 00093D00 		.word	4000000
 3686              		.cfi_endproc
 3687              	.LFE131:
 3689              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 3690              		.align	2
 3691              		.global	HAL_RCC_GetHCLKFreq
 3692              		.thumb
 3693              		.thumb_func
 3695              	HAL_RCC_GetHCLKFreq:
 3696              	.LFB132:
 968:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 969:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 970:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency     
 971:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
 972:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * 
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 975:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated within this function
 976:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HCLK frequency
 977:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
ARM GAS  /tmp/ccXbFsFR.s 			page 95


 978:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
 979:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3697              		.loc 1 979 0
 3698              		.cfi_startproc
 3699              		@ args = 0, pretend = 0, frame = 0
 3700              		@ frame_needed = 1, uses_anonymous_args = 0
 3701              		@ link register save eliminated.
 3702 0000 80B4     		push	{r7}
 3703              	.LCFI20:
 3704              		.cfi_def_cfa_offset 4
 3705              		.cfi_offset 7, -4
 3706 0002 00AF     		add	r7, sp, #0
 3707              	.LCFI21:
 3708              		.cfi_def_cfa_register 7
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return SystemCoreClock;
 3709              		.loc 1 980 0
 3710 0004 034B     		ldr	r3, .L285
 3711 0006 1B68     		ldr	r3, [r3]
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3712              		.loc 1 981 0
 3713 0008 1846     		mov	r0, r3
 3714 000a BD46     		mov	sp, r7
 3715              		@ sp needed
 3716 000c 5DF8047B 		ldr	r7, [sp], #4
 3717 0010 7047     		bx	lr
 3718              	.L286:
 3719 0012 00BF     		.align	2
 3720              	.L285:
 3721 0014 00000000 		.word	SystemCoreClock
 3722              		.cfi_endproc
 3723              	.LFE132:
 3725              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 3726              		.align	2
 3727              		.global	HAL_RCC_GetPCLK1Freq
 3728              		.thumb
 3729              		.thumb_func
 3731              	HAL_RCC_GetPCLK1Freq:
 3732              	.LFB133:
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 984:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency     
 985:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
 986:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
 987:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK1 frequency
 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 989:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3733              		.loc 1 990 0
 3734              		.cfi_startproc
 3735              		@ args = 0, pretend = 0, frame = 8
 3736              		@ frame_needed = 1, uses_anonymous_args = 0
 3737 0000 80B5     		push	{r7, lr}
 3738              	.LCFI22:
 3739              		.cfi_def_cfa_offset 8
 3740              		.cfi_offset 7, -8
 3741              		.cfi_offset 14, -4
 3742 0002 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/ccXbFsFR.s 			page 96


 3743              	.LCFI23:
 3744              		.cfi_def_cfa_offset 16
 3745 0004 00AF     		add	r7, sp, #0
 3746              	.LCFI24:
 3747              		.cfi_def_cfa_register 7
 991:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 992:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BIT
 3748              		.loc 1 992 0
 3749 0006 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 3750 000a 0246     		mov	r2, r0
 3751 000c 0B4B     		ldr	r3, .L290
 3752 000e 5B68     		ldr	r3, [r3, #4]
 3753 0010 03F4E061 		and	r1, r3, #1792
 3754 0014 4FF4E063 		mov	r3, #1792
 3755 0018 7B60     		str	r3, [r7, #4]
 3756              	.LBB325:
 3757              	.LBB326:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3758              		.loc 2 531 0
 3759 001a 7B68     		ldr	r3, [r7, #4]
 3760              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3761 001c 93FAA3F3 		rbit r3, r3
 3762              	@ 0 "" 2
 3763              		.thumb
 3764 0020 3B60     		str	r3, [r7]
 3765              		.loc 2 544 0
 3766 0022 3B68     		ldr	r3, [r7]
 3767              	.LBE326:
 3768              	.LBE325:
 3769              		.loc 1 992 0
 3770 0024 B3FA83F3 		clz	r3, r3
 3771 0028 21FA03F3 		lsr	r3, r1, r3
 3772 002c 0449     		ldr	r1, .L290+4
 3773 002e CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 3774 0030 22FA03F3 		lsr	r3, r2, r3
 993:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }    
 3775              		.loc 1 993 0
 3776 0034 1846     		mov	r0, r3
 3777 0036 0837     		adds	r7, r7, #8
 3778 0038 BD46     		mov	sp, r7
 3779              		@ sp needed
 3780 003a 80BD     		pop	{r7, pc}
 3781              	.L291:
 3782              		.align	2
 3783              	.L290:
 3784 003c 00100240 		.word	1073876992
 3785 0040 00000000 		.word	APBPrescTable
 3786              		.cfi_endproc
 3787              	.LFE133:
 3789              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 3790              		.align	2
 3791              		.global	HAL_RCC_GetPCLK2Freq
 3792              		.thumb
 3793              		.thumb_func
 3795              	HAL_RCC_GetPCLK2Freq:
 3796              	.LFB134:
 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccXbFsFR.s 			page 97


 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 996:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency     
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
 998:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK2 frequency
1000:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1001:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3797              		.loc 1 1002 0
 3798              		.cfi_startproc
 3799              		@ args = 0, pretend = 0, frame = 8
 3800              		@ frame_needed = 1, uses_anonymous_args = 0
 3801 0000 80B5     		push	{r7, lr}
 3802              	.LCFI25:
 3803              		.cfi_def_cfa_offset 8
 3804              		.cfi_offset 7, -8
 3805              		.cfi_offset 14, -4
 3806 0002 82B0     		sub	sp, sp, #8
 3807              	.LCFI26:
 3808              		.cfi_def_cfa_offset 16
 3809 0004 00AF     		add	r7, sp, #0
 3810              	.LCFI27:
 3811              		.cfi_def_cfa_register 7
1003:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITN
 3812              		.loc 1 1004 0
 3813 0006 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 3814 000a 0246     		mov	r2, r0
 3815 000c 0B4B     		ldr	r3, .L295
 3816 000e 5B68     		ldr	r3, [r3, #4]
 3817 0010 03F46051 		and	r1, r3, #14336
 3818 0014 4FF46053 		mov	r3, #14336
 3819 0018 7B60     		str	r3, [r7, #4]
 3820              	.LBB327:
 3821              	.LBB328:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3822              		.loc 2 531 0
 3823 001a 7B68     		ldr	r3, [r7, #4]
 3824              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3825 001c 93FAA3F3 		rbit r3, r3
 3826              	@ 0 "" 2
 3827              		.thumb
 3828 0020 3B60     		str	r3, [r7]
 3829              		.loc 2 544 0
 3830 0022 3B68     		ldr	r3, [r7]
 3831              	.LBE328:
 3832              	.LBE327:
 3833              		.loc 1 1004 0
 3834 0024 B3FA83F3 		clz	r3, r3
 3835 0028 21FA03F3 		lsr	r3, r1, r3
 3836 002c 0449     		ldr	r1, .L295+4
 3837 002e CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 3838 0030 22FA03F3 		lsr	r3, r2, r3
1005:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** } 
 3839              		.loc 1 1005 0
 3840 0034 1846     		mov	r0, r3
 3841 0036 0837     		adds	r7, r7, #8
ARM GAS  /tmp/ccXbFsFR.s 			page 98


 3842 0038 BD46     		mov	sp, r7
 3843              		@ sp needed
 3844 003a 80BD     		pop	{r7, pc}
 3845              	.L296:
 3846              		.align	2
 3847              	.L295:
 3848 003c 00100240 		.word	1073876992
 3849 0040 00000000 		.word	APBPrescTable
 3850              		.cfi_endproc
 3851              	.LFE134:
 3853              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 3854              		.align	2
 3855              		.global	HAL_RCC_GetOscConfig
 3856              		.thumb
 3857              		.thumb_func
 3859              	HAL_RCC_GetOscConfig:
 3860              	.LFB135:
1006:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1007:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1008:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal 
1009:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1010:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
1011:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * will be configured.
1012:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1013:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1014:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1015:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3861              		.loc 1 1015 0
 3862              		.cfi_startproc
 3863              		@ args = 0, pretend = 0, frame = 16
 3864              		@ frame_needed = 1, uses_anonymous_args = 0
 3865              		@ link register save eliminated.
 3866 0000 80B4     		push	{r7}
 3867              	.LCFI28:
 3868              		.cfi_def_cfa_offset 4
 3869              		.cfi_offset 7, -4
 3870 0002 85B0     		sub	sp, sp, #20
 3871              	.LCFI29:
 3872              		.cfi_def_cfa_offset 24
 3873 0004 00AF     		add	r7, sp, #0
 3874              	.LCFI30:
 3875              		.cfi_def_cfa_register 7
 3876 0006 7860     		str	r0, [r7, #4]
1016:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1017:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
1018:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1019:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1020:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 3877              		.loc 1 1020 0
 3878 0008 7B68     		ldr	r3, [r7, #4]
 3879 000a 0F22     		movs	r2, #15
 3880 000c 1A60     		str	r2, [r3]
1021:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1022:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1023:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1024:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1025:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
ARM GAS  /tmp/ccXbFsFR.s 			page 99


 3881              		.loc 1 1025 0
 3882 000e 3F4B     		ldr	r3, .L311
 3883 0010 1B68     		ldr	r3, [r3]
 3884 0012 03F48023 		and	r3, r3, #262144
 3885 0016 002B     		cmp	r3, #0
 3886 0018 04D0     		beq	.L298
1026:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1027:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 3887              		.loc 1 1027 0
 3888 001a 7B68     		ldr	r3, [r7, #4]
 3889 001c 4FF4A022 		mov	r2, #327680
 3890 0020 5A60     		str	r2, [r3, #4]
 3891 0022 0DE0     		b	.L299
 3892              	.L298:
1028:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1029:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 3893              		.loc 1 1029 0
 3894 0024 394B     		ldr	r3, .L311
 3895 0026 1B68     		ldr	r3, [r3]
 3896 0028 03F48033 		and	r3, r3, #65536
 3897 002c 002B     		cmp	r3, #0
 3898 002e 04D0     		beq	.L300
1030:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1031:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 3899              		.loc 1 1031 0
 3900 0030 7B68     		ldr	r3, [r7, #4]
 3901 0032 4FF48032 		mov	r2, #65536
 3902 0036 5A60     		str	r2, [r3, #4]
 3903 0038 02E0     		b	.L299
 3904              	.L300:
1032:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1033:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1034:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1035:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 3905              		.loc 1 1035 0
 3906 003a 7B68     		ldr	r3, [r7, #4]
 3907 003c 0022     		movs	r2, #0
 3908 003e 5A60     		str	r2, [r3, #4]
 3909              	.L299:
1036:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1037:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
1038:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
 3910              		.loc 1 1038 0
 3911 0040 324B     		ldr	r3, .L311
 3912 0042 DB6A     		ldr	r3, [r3, #44]
 3913 0044 03F00F02 		and	r2, r3, #15
 3914 0048 7B68     		ldr	r3, [r7, #4]
 3915 004a 9A60     		str	r2, [r3, #8]
1039:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
1040:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1041:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1042:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 3916              		.loc 1 1042 0
 3917 004c 2F4B     		ldr	r3, .L311
 3918 004e 1B68     		ldr	r3, [r3]
 3919 0050 03F00103 		and	r3, r3, #1
 3920 0054 002B     		cmp	r3, #0
ARM GAS  /tmp/ccXbFsFR.s 			page 100


 3921 0056 03D0     		beq	.L301
1043:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1044:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 3922              		.loc 1 1044 0
 3923 0058 7B68     		ldr	r3, [r7, #4]
 3924 005a 0122     		movs	r2, #1
 3925 005c 1A61     		str	r2, [r3, #16]
 3926 005e 02E0     		b	.L302
 3927              	.L301:
1045:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1046:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1047:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1048:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 3928              		.loc 1 1048 0
 3929 0060 7B68     		ldr	r3, [r7, #4]
 3930 0062 0022     		movs	r2, #0
 3931 0064 1A61     		str	r2, [r3, #16]
 3932              	.L302:
1049:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1050:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1051:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> POSITION_VAL(RC
 3933              		.loc 1 1051 0
 3934 0066 294B     		ldr	r3, .L311
 3935 0068 1B68     		ldr	r3, [r3]
 3936 006a 03F0F802 		and	r2, r3, #248
 3937 006e F823     		movs	r3, #248
 3938 0070 FB60     		str	r3, [r7, #12]
 3939              	.LBB329:
 3940              	.LBB330:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3941              		.loc 2 531 0
 3942 0072 FB68     		ldr	r3, [r7, #12]
 3943              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3944 0074 93FAA3F3 		rbit r3, r3
 3945              	@ 0 "" 2
 3946              		.thumb
 3947 0078 BB60     		str	r3, [r7, #8]
 3948              		.loc 2 544 0
 3949 007a BB68     		ldr	r3, [r7, #8]
 3950              	.LBE330:
 3951              	.LBE329:
 3952              		.loc 1 1051 0
 3953 007c B3FA83F3 		clz	r3, r3
 3954 0080 DA40     		lsrs	r2, r2, r3
 3955 0082 7B68     		ldr	r3, [r7, #4]
 3956 0084 5A61     		str	r2, [r3, #20]
1052:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1053:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1054:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 3957              		.loc 1 1054 0
 3958 0086 214B     		ldr	r3, .L311
 3959 0088 1B6A     		ldr	r3, [r3, #32]
 3960 008a 03F00403 		and	r3, r3, #4
 3961 008e 002B     		cmp	r3, #0
 3962 0090 03D0     		beq	.L304
1055:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1056:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
ARM GAS  /tmp/ccXbFsFR.s 			page 101


 3963              		.loc 1 1056 0
 3964 0092 7B68     		ldr	r3, [r7, #4]
 3965 0094 0522     		movs	r2, #5
 3966 0096 DA60     		str	r2, [r3, #12]
 3967 0098 0CE0     		b	.L305
 3968              	.L304:
1057:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1058:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 3969              		.loc 1 1058 0
 3970 009a 1C4B     		ldr	r3, .L311
 3971 009c 1B6A     		ldr	r3, [r3, #32]
 3972 009e 03F00103 		and	r3, r3, #1
 3973 00a2 002B     		cmp	r3, #0
 3974 00a4 03D0     		beq	.L306
1059:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1060:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 3975              		.loc 1 1060 0
 3976 00a6 7B68     		ldr	r3, [r7, #4]
 3977 00a8 0122     		movs	r2, #1
 3978 00aa DA60     		str	r2, [r3, #12]
 3979 00ac 02E0     		b	.L305
 3980              	.L306:
1061:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1062:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1063:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1064:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 3981              		.loc 1 1064 0
 3982 00ae 7B68     		ldr	r3, [r7, #4]
 3983 00b0 0022     		movs	r2, #0
 3984 00b2 DA60     		str	r2, [r3, #12]
 3985              	.L305:
1065:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1066:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1067:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1068:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 3986              		.loc 1 1068 0
 3987 00b4 154B     		ldr	r3, .L311
 3988 00b6 5B6A     		ldr	r3, [r3, #36]
 3989 00b8 03F00103 		and	r3, r3, #1
 3990 00bc 002B     		cmp	r3, #0
 3991 00be 03D0     		beq	.L307
1069:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1070:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 3992              		.loc 1 1070 0
 3993 00c0 7B68     		ldr	r3, [r7, #4]
 3994 00c2 0122     		movs	r2, #1
 3995 00c4 9A61     		str	r2, [r3, #24]
 3996 00c6 02E0     		b	.L308
 3997              	.L307:
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1072:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1073:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1074:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 3998              		.loc 1 1074 0
 3999 00c8 7B68     		ldr	r3, [r7, #4]
 4000 00ca 0022     		movs	r2, #0
 4001 00cc 9A61     		str	r2, [r3, #24]
ARM GAS  /tmp/ccXbFsFR.s 			page 102


 4002              	.L308:
1075:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1076:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1077:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1079:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 4003              		.loc 1 1079 0
 4004 00ce 0F4B     		ldr	r3, .L311
 4005 00d0 1B68     		ldr	r3, [r3]
 4006 00d2 03F08073 		and	r3, r3, #16777216
 4007 00d6 002B     		cmp	r3, #0
 4008 00d8 03D0     		beq	.L309
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1081:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 4009              		.loc 1 1081 0
 4010 00da 7B68     		ldr	r3, [r7, #4]
 4011 00dc 0222     		movs	r2, #2
 4012 00de DA61     		str	r2, [r3, #28]
 4013 00e0 02E0     		b	.L310
 4014              	.L309:
1082:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1083:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1085:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 4015              		.loc 1 1085 0
 4016 00e2 7B68     		ldr	r3, [r7, #4]
 4017 00e4 0122     		movs	r2, #1
 4018 00e6 DA61     		str	r2, [r3, #28]
 4019              	.L310:
1086:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1087:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 4020              		.loc 1 1087 0
 4021 00e8 084B     		ldr	r3, .L311
 4022 00ea 5B68     		ldr	r3, [r3, #4]
 4023 00ec 03F48032 		and	r2, r3, #65536
 4024 00f0 7B68     		ldr	r3, [r7, #4]
 4025 00f2 1A62     		str	r2, [r3, #32]
1088:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 4026              		.loc 1 1088 0
 4027 00f4 054B     		ldr	r3, .L311
 4028 00f6 5B68     		ldr	r3, [r3, #4]
 4029 00f8 03F47012 		and	r2, r3, #3932160
 4030 00fc 7B68     		ldr	r3, [r7, #4]
 4031 00fe 5A62     		str	r2, [r3, #36]
1089:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
1090:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PREDIV = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV);
1091:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
1092:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 4032              		.loc 1 1092 0
 4033 0100 1437     		adds	r7, r7, #20
 4034 0102 BD46     		mov	sp, r7
 4035              		@ sp needed
 4036 0104 5DF8047B 		ldr	r7, [sp], #4
 4037 0108 7047     		bx	lr
 4038              	.L312:
 4039 010a 00BF     		.align	2
 4040              	.L311:
ARM GAS  /tmp/ccXbFsFR.s 			page 103


 4041 010c 00100240 		.word	1073876992
 4042              		.cfi_endproc
 4043              	.LFE135:
 4045              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 4046              		.align	2
 4047              		.global	HAL_RCC_GetClockConfig
 4048              		.thumb
 4049              		.thumb_func
 4051              	HAL_RCC_GetClockConfig:
 4052              	.LFB136:
1093:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1094:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1095:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal 
1096:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1097:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
1098:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * contains the current clock configuration.
1099:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 4053              		.loc 1 1103 0
 4054              		.cfi_startproc
 4055              		@ args = 0, pretend = 0, frame = 8
 4056              		@ frame_needed = 1, uses_anonymous_args = 0
 4057              		@ link register save eliminated.
 4058 0000 80B4     		push	{r7}
 4059              	.LCFI31:
 4060              		.cfi_def_cfa_offset 4
 4061              		.cfi_offset 7, -4
 4062 0002 83B0     		sub	sp, sp, #12
 4063              	.LCFI32:
 4064              		.cfi_def_cfa_offset 16
 4065 0004 00AF     		add	r7, sp, #0
 4066              	.LCFI33:
 4067              		.cfi_def_cfa_register 7
 4068 0006 7860     		str	r0, [r7, #4]
 4069 0008 3960     		str	r1, [r7]
1104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
1106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 4070              		.loc 1 1109 0
 4071 000a 7B68     		ldr	r3, [r7, #4]
 4072 000c 0F22     		movs	r2, #15
 4073 000e 1A60     		str	r2, [r3]
1110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/ 
1112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 4074              		.loc 1 1112 0
 4075 0010 114B     		ldr	r3, .L314
 4076 0012 5B68     		ldr	r3, [r3, #4]
 4077 0014 03F00302 		and	r2, r3, #3
 4078 0018 7B68     		ldr	r3, [r7, #4]
 4079 001a 5A60     		str	r2, [r3, #4]
ARM GAS  /tmp/ccXbFsFR.s 			page 104


1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/ 
1115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 4080              		.loc 1 1115 0
 4081 001c 0E4B     		ldr	r3, .L314
 4082 001e 5B68     		ldr	r3, [r3, #4]
 4083 0020 03F0F002 		and	r2, r3, #240
 4084 0024 7B68     		ldr	r3, [r7, #4]
 4085 0026 9A60     		str	r2, [r3, #8]
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/ 
1118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 4086              		.loc 1 1118 0
 4087 0028 0B4B     		ldr	r3, .L314
 4088 002a 5B68     		ldr	r3, [r3, #4]
 4089 002c 03F4E062 		and	r2, r3, #1792
 4090 0030 7B68     		ldr	r3, [r7, #4]
 4091 0032 DA60     		str	r2, [r3, #12]
1119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/ 
1121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 4092              		.loc 1 1121 0
 4093 0034 084B     		ldr	r3, .L314
 4094 0036 5B68     		ldr	r3, [r3, #4]
 4095 0038 03F46053 		and	r3, r3, #14336
 4096 003c DA08     		lsrs	r2, r3, #3
 4097 003e 7B68     		ldr	r3, [r7, #4]
 4098 0040 1A61     		str	r2, [r3, #16]
1122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/   
1124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 4099              		.loc 1 1124 0
 4100 0042 064B     		ldr	r3, .L314+4
 4101 0044 1B68     		ldr	r3, [r3]
 4102 0046 03F00702 		and	r2, r3, #7
 4103 004a 3B68     		ldr	r3, [r7]
 4104 004c 1A60     		str	r2, [r3]
1125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 4105              		.loc 1 1125 0
 4106 004e 0C37     		adds	r7, r7, #12
 4107 0050 BD46     		mov	sp, r7
 4108              		@ sp needed
 4109 0052 5DF8047B 		ldr	r7, [sp], #4
 4110 0056 7047     		bx	lr
 4111              	.L315:
 4112              		.align	2
 4113              	.L314:
 4114 0058 00100240 		.word	1073876992
 4115 005c 00200240 		.word	1073881088
 4116              		.cfi_endproc
 4117              	.LFE136:
 4119              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 4120              		.align	2
 4121              		.global	HAL_RCC_NMI_IRQHandler
 4122              		.thumb
 4123              		.thumb_func
 4125              	HAL_RCC_NMI_IRQHandler:
ARM GAS  /tmp/ccXbFsFR.s 			page 105


 4126              	.LFB137:
1126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 4127              		.loc 1 1133 0
 4128              		.cfi_startproc
 4129              		@ args = 0, pretend = 0, frame = 0
 4130              		@ frame_needed = 1, uses_anonymous_args = 0
 4131 0000 80B5     		push	{r7, lr}
 4132              	.LCFI34:
 4133              		.cfi_def_cfa_offset 8
 4134              		.cfi_offset 7, -8
 4135              		.cfi_offset 14, -4
 4136 0002 00AF     		add	r7, sp, #0
 4137              	.LCFI35:
 4138              		.cfi_def_cfa_register 7
1134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 4139              		.loc 1 1135 0
 4140 0004 054B     		ldr	r3, .L318
 4141 0006 9B68     		ldr	r3, [r3, #8]
 4142 0008 03F08003 		and	r3, r3, #128
 4143 000c 002B     		cmp	r3, #0
 4144 000e 04D0     		beq	.L316
1136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
 4145              		.loc 1 1138 0
 4146 0010 FFF7FEFF 		bl	HAL_RCC_CSSCallback
1139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
1140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 4147              		.loc 1 1141 0
 4148 0014 024B     		ldr	r3, .L318+4
 4149 0016 8022     		movs	r2, #128
 4150 0018 1A70     		strb	r2, [r3]
 4151              	.L316:
1142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 4152              		.loc 1 1143 0
 4153 001a 80BD     		pop	{r7, pc}
 4154              	.L319:
 4155              		.align	2
 4156              	.L318:
 4157 001c 00100240 		.word	1073876992
 4158 0020 0A100240 		.word	1073877002
 4159              		.cfi_endproc
 4160              	.LFE137:
 4162              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 4163              		.align	2
 4164              		.weak	HAL_RCC_CSSCallback
 4165              		.thumb
ARM GAS  /tmp/ccXbFsFR.s 			page 106


 4166              		.thumb_func
 4168              	HAL_RCC_CSSCallback:
 4169              	.LFB138:
1144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval none
1148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 4170              		.loc 1 1150 0
 4171              		.cfi_startproc
 4172              		@ args = 0, pretend = 0, frame = 0
 4173              		@ frame_needed = 1, uses_anonymous_args = 0
 4174              		@ link register save eliminated.
 4175 0000 80B4     		push	{r7}
 4176              	.LCFI36:
 4177              		.cfi_def_cfa_offset 4
 4178              		.cfi_offset 7, -4
 4179 0002 00AF     		add	r7, sp, #0
 4180              	.LCFI37:
 4181              		.cfi_def_cfa_register 7
1151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     */ 
1154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 4182              		.loc 1 1154 0
 4183 0004 BD46     		mov	sp, r7
 4184              		@ sp needed
 4185 0006 5DF8047B 		ldr	r7, [sp], #4
 4186 000a 7047     		bx	lr
 4187              		.cfi_endproc
 4188              	.LFE138:
 4190              		.text
 4191              	.Letext0:
 4192              		.file 3 "/usr/include/newlib/machine/_default_types.h"
 4193              		.file 4 "/usr/include/newlib/stdint.h"
 4194              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 4195              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 4196              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 4197              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 4198              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 4199              		.file 10 "Drivers/CMSIS/Include/core_cm4.h"
 4200              		.file 11 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
ARM GAS  /tmp/ccXbFsFR.s 			page 107


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_rcc.c
     /tmp/ccXbFsFR.s:24     .rodata.aPLLMULFactorTable:0000000000000000 aPLLMULFactorTable
     /tmp/ccXbFsFR.s:21     .rodata.aPLLMULFactorTable:0000000000000000 $d
     /tmp/ccXbFsFR.s:46     .rodata.aPredivFactorTable:0000000000000000 aPredivFactorTable
     /tmp/ccXbFsFR.s:43     .rodata.aPredivFactorTable:0000000000000000 $d
     /tmp/ccXbFsFR.s:64     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccXbFsFR.s:69     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccXbFsFR.s:138    .text.HAL_RCC_DeInit:0000000000000060 $d
     /tmp/ccXbFsFR.s:146    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccXbFsFR.s:151    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccXbFsFR.s:570    .text.HAL_RCC_OscConfig:00000000000002dc $d
     /tmp/ccXbFsFR.s:572    .text.HAL_RCC_OscConfig:00000000000002e0 $t
     /tmp/ccXbFsFR.s:1015   .text.HAL_RCC_OscConfig:00000000000005e8 $d
     /tmp/ccXbFsFR.s:1018   .text.HAL_RCC_OscConfig:00000000000005ec $t
     /tmp/ccXbFsFR.s:1466   .text.HAL_RCC_OscConfig:00000000000008fc $d
     /tmp/ccXbFsFR.s:1469   .text.HAL_RCC_OscConfig:0000000000000904 $t
     /tmp/ccXbFsFR.s:1868   .text.HAL_RCC_OscConfig:0000000000000bd0 $d
     /tmp/ccXbFsFR.s:1872   .text.HAL_RCC_OscConfig:0000000000000bd8 $t
     /tmp/ccXbFsFR.s:2237   .text.HAL_RCC_OscConfig:0000000000000e68 $d
     /tmp/ccXbFsFR.s:2240   .text.HAL_RCC_OscConfig:0000000000000e6c $t
     /tmp/ccXbFsFR.s:2653   .text.HAL_RCC_OscConfig:0000000000001160 $d
     /tmp/ccXbFsFR.s:2656   .text.HAL_RCC_OscConfig:0000000000001164 $t
     /tmp/ccXbFsFR.s:2668   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccXbFsFR.s:2673   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccXbFsFR.s:3127   .text.HAL_RCC_ClockConfig:000000000000029c $d
     /tmp/ccXbFsFR.s:3131   .text.HAL_RCC_ClockConfig:00000000000002a4 $t
     /tmp/ccXbFsFR.s:3540   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccXbFsFR.s:3323   .text.HAL_RCC_ClockConfig:00000000000003e8 $d
     /tmp/ccXbFsFR.s:3331   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccXbFsFR.s:3336   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccXbFsFR.s:3422   .text.HAL_RCC_MCOConfig:0000000000000080 $d
     /tmp/ccXbFsFR.s:3427   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccXbFsFR.s:3432   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccXbFsFR.s:3481   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccXbFsFR.s:3486   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccXbFsFR.s:3535   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccXbFsFR.s:3681   .text.HAL_RCC_GetSysClockFreq:00000000000000c0 $d
     /tmp/ccXbFsFR.s:3690   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccXbFsFR.s:3695   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccXbFsFR.s:3721   .text.HAL_RCC_GetHCLKFreq:0000000000000014 $d
     /tmp/ccXbFsFR.s:3726   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccXbFsFR.s:3731   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccXbFsFR.s:3784   .text.HAL_RCC_GetPCLK1Freq:000000000000003c $d
     /tmp/ccXbFsFR.s:3790   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccXbFsFR.s:3795   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccXbFsFR.s:3848   .text.HAL_RCC_GetPCLK2Freq:000000000000003c $d
     /tmp/ccXbFsFR.s:3854   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccXbFsFR.s:3859   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccXbFsFR.s:4041   .text.HAL_RCC_GetOscConfig:000000000000010c $d
     /tmp/ccXbFsFR.s:4046   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccXbFsFR.s:4051   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccXbFsFR.s:4114   .text.HAL_RCC_GetClockConfig:0000000000000058 $d
     /tmp/ccXbFsFR.s:4120   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccXbFsFR.s:4125   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccXbFsFR.s:4168   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccXbFsFR.s:4157   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d
ARM GAS  /tmp/ccXbFsFR.s 			page 108


     /tmp/ccXbFsFR.s:4163   .text.HAL_RCC_CSSCallback:0000000000000000 $t
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
SystemCoreClock
HAL_GetTick
HAL_InitTick
AHBPrescTable
HAL_GPIO_Init
APBPrescTable
