`default_nettype none
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out,
    output out_n   ); 

    wire yeet;
    wire jeet;
    
    assign yeet = (a&&b) || (c&&d);
    assign out = yeet;
    assign out_n = !yeet;
endmodule
