var g_data = {"name":"/home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/Bitonic_Block4.sv","src":"module Bitonic_Block4 #(\n    parameter IS_ASC        = 1 ,\n    parameter SIZE_DATA     = 8\n)(\n    input logic [SIZE_DATA-1:0]     i_data_0    ,\n    input logic [SIZE_DATA-1:0]     i_data_1    ,\n    input logic [SIZE_DATA-1:0]     i_data_2    ,\n    input logic [SIZE_DATA-1:0]     i_data_3    ,\n    output logic [SIZE_DATA-1:0]    o_data_0    ,\n    output logic [SIZE_DATA-1:0]    o_data_1    ,\n    output logic [SIZE_DATA-1:0]    o_data_2    ,\n    output logic [SIZE_DATA-1:0]    o_data_3     \n);\n\n////////////////////////////////////////////////////////\n// Internal Logics\n////////////////////////////////////////////////////////\nwire [SIZE_DATA-1:0] w_data_max_0_0, w_data_max_0_1; \nwire [SIZE_DATA-1:0] w_data_min_0_0, w_data_min_0_1;\nwire [SIZE_DATA-1:0] w_data_max_1_0, w_data_max_1_1; \nwire [SIZE_DATA-1:0] w_data_min_1_0, w_data_min_1_1;\nwire [SIZE_DATA-1:0] w_data_max_2_0, w_data_min_2_0;\n\n////////////////////////////////////////////////////////\n// SubModules\n////////////////////////////////////////////////////////\n\nCompare_and_Swap_unit #(\n    .IS_ASC         (IS_ASC),\n    .SIZE_DATA      (SIZE_DATA)\n) CAS_0_0 (\n    .i_data_a       (i_data_0),\n    .i_data_b       (i_data_1),\n    .o_data_max     (w_data_max_0_0),\n    .o_data_min     (w_data_min_0_0) \n);\n\nCompare_and_Swap_unit #(\n    .IS_ASC         (IS_ASC),\n    .SIZE_DATA      (SIZE_DATA)\n) CAS_0_1 (\n    .i_data_a       (i_data_2),\n    .i_data_b       (i_data_3),\n    .o_data_max     (w_data_max_0_1),\n    .o_data_min     (w_data_min_0_1) \n);\n\nCompare_and_Swap_unit #(\n    .IS_ASC         (IS_ASC),\n    .SIZE_DATA      (SIZE_DATA)\n) CAS_1_0 (\n    .i_data_a       (w_data_max_0_0),\n    .i_data_b       (w_data_max_0_1),\n    .o_data_max     (w_data_max_1_0),\n    .o_data_min     (w_data_min_1_0) \n);\n\nCompare_and_Swap_unit #(\n    .IS_ASC         (IS_ASC),\n    .SIZE_DATA      (SIZE_DATA)\n) CAS_1_1 (\n    .i_data_a       (w_data_min_0_0),\n    .i_data_b       (w_data_min_0_1),\n    .o_data_max     (w_data_max_1_1),\n    .o_data_min     (w_data_min_1_1) \n);\n\nCompare_and_Swap_unit #(\n    .IS_ASC         (IS_ASC),\n    .SIZE_DATA      (SIZE_DATA)\n) CAS_2_0 (\n    .i_data_a       (w_data_min_1_0),\n    .i_data_b       (w_data_max_1_1),\n    .o_data_max     (w_data_max_2_0),\n    .o_data_min     (w_data_min_2_0) \n);\n\nassign o_data_0 = w_data_max_1_0;\nassign o_data_1 = w_data_max_2_0;\nassign o_data_2 = w_data_min_2_0;\nassign o_data_3 = w_data_min_1_1;\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);