# SV_Verification
Verification for a couple of DUTs from udemy course:

SystemVerilog for Verification Part 2: Projects

Have some UVM projects as well with name ending in "UVM"
