$date
	Wed Aug 20 19:25:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module find_pattern_tb $end
$var wire 1 ! detected $end
$var reg 1 " clk $end
$var reg 1 # in_bit $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in_bit $end
$var wire 1 $ reset $end
$var parameter 2 % S0 $end
$var parameter 2 & S1 $end
$var parameter 2 ' S2 $end
$var reg 1 ! detected $end
$var reg 2 ( next_state [1:0] $end
$var reg 2 ) state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx )
bx (
x$
x#
x"
x!
$end
#10000
b0 (
0!
1#
#20000
0#
#30000
1#
#50000
0#
#60000
1#
#130000
