Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May 12 12:47:34 2021
| Host         : LAPTOP-E46NNAVE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.849        0.000                      0                  215        0.178        0.000                      0                  215        3.000        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk25_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 2.849        0.000                      0                  161        0.213        0.000                      0                  161        3.000        0.000                       0                   130  
  clk25_clk_wiz_0          28.745        0.000                      0                   54        0.178        0.000                      0                   54       19.500        0.000                       0                    38  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin      clk25_clk_wiz_0        3.834        0.000                      0                    1        0.178        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.176ns  (logic 2.086ns (29.068%)  route 5.090ns (70.932%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.806     6.512    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.664 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.659     7.323    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I0_O)        0.326     7.649 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.832     8.481    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.150     8.631 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          1.015     9.646    GEN_TOP_CONV/output_hex[1]
    SLICE_X13Y93         LUT5 (Prop_lut5_I3_O)        0.356    10.002 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.611    10.614    GEN_TOP_CONV/state_index
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.320    10.934 r  GEN_TOP_CONV/data[63]_i_3/O
                         net (fo=16, routed)          1.166    12.100    GEN_TOP_CONV/data[63]_i_3_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.326    12.426 r  GEN_TOP_CONV/data[58]_i_1/O
                         net (fo=1, routed)           0.000    12.426    GEN_TOP_CONV/data[58]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  GEN_TOP_CONV/data_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.600    15.023    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  GEN_TOP_CONV/data_reg[58]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.029    15.275    GEN_TOP_CONV/data_reg[58]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -12.426    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 2.093ns (29.786%)  route 4.934ns (70.214%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.806     6.512    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.664 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.659     7.323    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I0_O)        0.326     7.649 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.832     8.481    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.150     8.631 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          1.015     9.646    GEN_TOP_CONV/output_hex[1]
    SLICE_X13Y93         LUT5 (Prop_lut5_I3_O)        0.356    10.002 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.615    10.618    GEN_TOP_CONV/state_index
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.321    10.939 r  GEN_TOP_CONV/data[49]_i_5/O
                         net (fo=18, routed)          1.006    11.945    GEN_TOP_CONV/data[49]_i_5_n_0
    SLICE_X12Y89         LUT6 (Prop_lut6_I2_O)        0.332    12.277 r  GEN_TOP_CONV/data[32]_i_1/O
                         net (fo=1, routed)           0.000    12.277    GEN_TOP_CONV/data[32]_i_1_n_0
    SLICE_X12Y89         FDRE                                         r  GEN_TOP_CONV/data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.522    14.945    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X12Y89         FDRE                                         r  GEN_TOP_CONV/data_reg[32]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X12Y89         FDRE (Setup_fdre_C_D)        0.081    15.249    GEN_TOP_CONV/data_reg[32]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 2.093ns (29.938%)  route 4.898ns (70.062%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.806     6.512    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.664 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.659     7.323    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I0_O)        0.326     7.649 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.832     8.481    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.150     8.631 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          1.015     9.646    GEN_TOP_CONV/output_hex[1]
    SLICE_X13Y93         LUT5 (Prop_lut5_I3_O)        0.356    10.002 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.615    10.618    GEN_TOP_CONV/state_index
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.321    10.939 r  GEN_TOP_CONV/data[49]_i_5/O
                         net (fo=18, routed)          0.970    11.909    GEN_TOP_CONV/data[49]_i_5_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I3_O)        0.332    12.241 r  GEN_TOP_CONV/data[40]_i_1/O
                         net (fo=1, routed)           0.000    12.241    GEN_TOP_CONV/data[40]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  GEN_TOP_CONV/data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.519    14.942    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  GEN_TOP_CONV/data_reg[40]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)        0.077    15.242    GEN_TOP_CONV/data_reg[40]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 2.093ns (29.951%)  route 4.895ns (70.049%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.806     6.512    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.664 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.659     7.323    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I0_O)        0.326     7.649 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.832     8.481    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.150     8.631 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          1.015     9.646    GEN_TOP_CONV/output_hex[1]
    SLICE_X13Y93         LUT5 (Prop_lut5_I3_O)        0.356    10.002 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.615    10.618    GEN_TOP_CONV/state_index
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.321    10.939 r  GEN_TOP_CONV/data[49]_i_5/O
                         net (fo=18, routed)          0.967    11.906    GEN_TOP_CONV/data[49]_i_5_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I3_O)        0.332    12.238 r  GEN_TOP_CONV/data[41]_i_1/O
                         net (fo=1, routed)           0.000    12.238    GEN_TOP_CONV/data[41]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  GEN_TOP_CONV/data_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.519    14.942    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  GEN_TOP_CONV/data_reg[41]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)        0.081    15.246    GEN_TOP_CONV/data_reg[41]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -12.238    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 2.086ns (29.969%)  route 4.875ns (70.031%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.806     6.512    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.664 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.659     7.323    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I0_O)        0.326     7.649 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.832     8.481    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.150     8.631 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          1.015     9.646    GEN_TOP_CONV/output_hex[1]
    SLICE_X13Y93         LUT5 (Prop_lut5_I3_O)        0.356    10.002 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.611    10.614    GEN_TOP_CONV/state_index
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.320    10.934 r  GEN_TOP_CONV/data[63]_i_3/O
                         net (fo=16, routed)          0.951    11.884    GEN_TOP_CONV/data[63]_i_3_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.326    12.210 r  GEN_TOP_CONV/data[56]_i_1/O
                         net (fo=1, routed)           0.000    12.210    GEN_TOP_CONV/data[56]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  GEN_TOP_CONV/data_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.522    14.945    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  GEN_TOP_CONV/data_reg[56]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y89          FDRE (Setup_fdre_C_D)        0.077    15.245    GEN_TOP_CONV/data_reg[56]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 2.093ns (30.148%)  route 4.849ns (69.852%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.806     6.512    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.664 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.659     7.323    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I0_O)        0.326     7.649 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.832     8.481    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.150     8.631 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          1.015     9.646    GEN_TOP_CONV/output_hex[1]
    SLICE_X13Y93         LUT5 (Prop_lut5_I3_O)        0.356    10.002 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.615    10.618    GEN_TOP_CONV/state_index
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.321    10.939 r  GEN_TOP_CONV/data[49]_i_5/O
                         net (fo=18, routed)          0.922    11.860    GEN_TOP_CONV/data[49]_i_5_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I4_O)        0.332    12.192 r  GEN_TOP_CONV/data[45]_i_1/O
                         net (fo=1, routed)           0.000    12.192    GEN_TOP_CONV/data[45]_i_1_n_0
    SLICE_X12Y88         FDRE                                         r  GEN_TOP_CONV/data_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.521    14.944    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  GEN_TOP_CONV/data_reg[45]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X12Y88         FDRE (Setup_fdre_C_D)        0.077    15.244    GEN_TOP_CONV/data_reg[45]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 2.093ns (30.161%)  route 4.846ns (69.839%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.806     6.512    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.664 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.659     7.323    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I0_O)        0.326     7.649 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.832     8.481    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.150     8.631 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          1.015     9.646    GEN_TOP_CONV/output_hex[1]
    SLICE_X13Y93         LUT5 (Prop_lut5_I3_O)        0.356    10.002 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.615    10.618    GEN_TOP_CONV/state_index
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.321    10.939 r  GEN_TOP_CONV/data[49]_i_5/O
                         net (fo=18, routed)          0.919    11.857    GEN_TOP_CONV/data[49]_i_5_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I3_O)        0.332    12.189 r  GEN_TOP_CONV/data[47]_i_1/O
                         net (fo=1, routed)           0.000    12.189    GEN_TOP_CONV/data[47]_i_1_n_0
    SLICE_X12Y88         FDRE                                         r  GEN_TOP_CONV/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.521    14.944    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  GEN_TOP_CONV/data_reg[47]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X12Y88         FDRE (Setup_fdre_C_D)        0.081    15.248    GEN_TOP_CONV/data_reg[47]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 2.086ns (29.946%)  route 4.880ns (70.054%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.806     6.512    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.664 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.659     7.323    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I0_O)        0.326     7.649 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.832     8.481    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.150     8.631 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          1.015     9.646    GEN_TOP_CONV/output_hex[1]
    SLICE_X13Y93         LUT5 (Prop_lut5_I3_O)        0.356    10.002 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.611    10.614    GEN_TOP_CONV/state_index
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.320    10.934 r  GEN_TOP_CONV/data[63]_i_3/O
                         net (fo=16, routed)          0.956    11.890    GEN_TOP_CONV/data[63]_i_3_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I3_O)        0.326    12.216 r  GEN_TOP_CONV/data[54]_i_1/O
                         net (fo=1, routed)           0.000    12.216    GEN_TOP_CONV/data[54]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  GEN_TOP_CONV/data_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.601    15.024    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  GEN_TOP_CONV/data_reg[54]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.032    15.279    GEN_TOP_CONV/data_reg[54]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 2.086ns (30.330%)  route 4.792ns (69.670%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.806     6.512    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.664 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.659     7.323    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I0_O)        0.326     7.649 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.832     8.481    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.150     8.631 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          1.015     9.646    GEN_TOP_CONV/output_hex[1]
    SLICE_X13Y93         LUT5 (Prop_lut5_I3_O)        0.356    10.002 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.611    10.614    GEN_TOP_CONV/state_index
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.320    10.934 r  GEN_TOP_CONV/data[63]_i_3/O
                         net (fo=16, routed)          0.868    11.801    GEN_TOP_CONV/data[63]_i_3_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I2_O)        0.326    12.127 r  GEN_TOP_CONV/data[48]_i_1/O
                         net (fo=1, routed)           0.000    12.127    GEN_TOP_CONV/data[48]_i_1_n_0
    SLICE_X13Y89         FDRE                                         r  GEN_TOP_CONV/data_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.522    14.945    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  GEN_TOP_CONV/data_reg[48]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X13Y89         FDRE (Setup_fdre_C_D)        0.031    15.199    GEN_TOP_CONV/data_reg[48]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 2.086ns (29.997%)  route 4.868ns (70.003%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.647     5.250    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.806     6.512    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X11Y93         LUT4 (Prop_lut4_I0_O)        0.152     6.664 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.659     7.323    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I0_O)        0.326     7.649 r  GEN_TOP_CONV/state_index[6]_i_9/O
                         net (fo=4, routed)           0.832     8.481    GEN_TOP_CONV/state_index[6]_i_9_n_0
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.150     8.631 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=13, routed)          1.015     9.646    GEN_TOP_CONV/output_hex[1]
    SLICE_X13Y93         LUT5 (Prop_lut5_I3_O)        0.356    10.002 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.611    10.614    GEN_TOP_CONV/state_index
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.320    10.934 r  GEN_TOP_CONV/data[63]_i_3/O
                         net (fo=16, routed)          0.944    11.878    GEN_TOP_CONV/data[63]_i_3_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.326    12.204 r  GEN_TOP_CONV/data[53]_i_1/O
                         net (fo=1, routed)           0.000    12.204    GEN_TOP_CONV/data[53]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  GEN_TOP_CONV/data_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.601    15.024    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  GEN_TOP_CONV/data_reg[53]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)        0.031    15.278    GEN_TOP_CONV/data_reg[53]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  3.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.062%)  route 0.145ns (46.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.575     1.494    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[0]/Q
                         net (fo=2, routed)           0.145     1.803    GEN_TOP_CONV/o_RX_Byte[0]
    SLICE_X10Y94         FDRE                                         r  GEN_TOP_CONV/a_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  GEN_TOP_CONV/a_data_reg[0]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.059     1.590    GEN_TOP_CONV/a_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.575     1.494    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[1]/Q
                         net (fo=2, routed)           0.127     1.785    GEN_TOP_CONV/BYTE_RX/D[1]
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    GEN_TOP_CONV/BYTE_RX/r_RX_Byte[1]_i_1_n_0
    SLICE_X12Y94         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[1]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.121     1.615    GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.468%)  route 0.142ns (40.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.576     1.495    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[1]/Q
                         net (fo=8, routed)           0.142     1.802    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg_n_0_[1]
    SLICE_X12Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.847    GEN_TOP_CONV/BYTE_RX/r_Clk_Count[3]_i_1_n_0
    SLICE_X12Y96         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X12Y96         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[3]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.121     1.631    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/BYTE_RX/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.827%)  route 0.136ns (42.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.575     1.494    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X13Y96         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  GEN_TOP_CONV/BYTE_RX/r_SM_Main_reg[0]/Q
                         net (fo=9, routed)           0.136     1.771    GEN_TOP_CONV/BYTE_RX/r_SM_Main_reg_n_0_[0]
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.816 r  GEN_TOP_CONV/BYTE_RX/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    GEN_TOP_CONV/BYTE_RX/r_Bit_Index[0]_i_1_n_0
    SLICE_X13Y96         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X13Y96         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.091     1.585    GEN_TOP_CONV/BYTE_RX/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.956%)  route 0.178ns (52.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.575     1.494    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X12Y95         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[2]/Q
                         net (fo=2, routed)           0.178     1.836    GEN_TOP_CONV/o_RX_Byte[2]
    SLICE_X11Y94         FDRE                                         r  GEN_TOP_CONV/a_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y94         FDRE                                         r  GEN_TOP_CONV/a_data_reg[2]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X11Y94         FDRE (Hold_fdre_C_D)         0.070     1.601    GEN_TOP_CONV/a_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/BYTE_RX/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.957%)  route 0.186ns (50.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.575     1.494    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X13Y96         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  GEN_TOP_CONV/BYTE_RX/r_SM_Main_reg[0]/Q
                         net (fo=9, routed)           0.186     1.822    GEN_TOP_CONV/BYTE_RX/r_SM_Main_reg_n_0_[0]
    SLICE_X14Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.867 r  GEN_TOP_CONV/BYTE_RX/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.867    GEN_TOP_CONV/BYTE_RX/r_SM_Main[1]_i_1_n_0
    SLICE_X14Y96         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X14Y96         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_SM_Main_reg[1]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.121     1.631    GEN_TOP_CONV/BYTE_RX/r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.575     1.494    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.149     1.808    GEN_TOP_CONV/BYTE_RX/D[5]
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.853 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     1.853    GEN_TOP_CONV/BYTE_RX/r_RX_Byte[5]_i_1_n_0
    SLICE_X12Y94         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.121     1.615    GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.636%)  route 0.180ns (52.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.575     1.494    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X12Y95         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[4]/Q
                         net (fo=2, routed)           0.180     1.839    GEN_TOP_CONV/o_RX_Byte[4]
    SLICE_X11Y94         FDRE                                         r  GEN_TOP_CONV/a_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y94         FDRE                                         r  GEN_TOP_CONV/a_data_reg[4]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X11Y94         FDRE (Hold_fdre_C_D)         0.070     1.601    GEN_TOP_CONV/a_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.236%)  route 0.201ns (58.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.575     1.494    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X13Y94         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.201     1.836    GEN_TOP_CONV/o_RX_Byte[7]
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  GEN_TOP_CONV/a_data_reg[7]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.066     1.597    GEN_TOP_CONV/a_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.530%)  route 0.181ns (52.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.575     1.494    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[3]/Q
                         net (fo=2, routed)           0.181     1.839    GEN_TOP_CONV/o_RX_Byte[3]
    SLICE_X11Y94         FDRE                                         r  GEN_TOP_CONV/a_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.846     2.011    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y94         FDRE                                         r  GEN_TOP_CONV/a_data_reg[3]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X11Y94         FDRE (Hold_fdre_C_D)         0.066     1.597    GEN_TOP_CONV/a_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y71     GEN_SS/v_count_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y73     GEN_SS/v_count_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y73     GEN_SS/v_count_reg[11]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y74     GEN_SS/v_count_reg[12]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y72     GEN_SS/v_count_reg[5]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y72     GEN_SS/v_count_reg[6]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y72     GEN_SS/v_count_reg[7]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y73     GEN_SS/v_count_reg[8]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X11Y93    GEN_TOP_CONV/a_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y92    GEN_TOP_CONV/data_reg[17]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y91    GEN_TOP_CONV/data_reg[19]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X9Y91     GEN_TOP_CONV/data_reg[20]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X8Y92     GEN_TOP_CONV/data_reg[21]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X8Y91     GEN_TOP_CONV/data_reg[22]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X8Y91     GEN_TOP_CONV/data_reg[23]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X13Y92    GEN_TOP_CONV/state_index_reg[1]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y97    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y97    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[2]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y97    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[4]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y71     GEN_SS/v_count_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y71     GEN_SS/v_count_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y73     GEN_SS/v_count_reg[10]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y73     GEN_SS/v_count_reg[11]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y74     GEN_SS/v_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.745ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/INIT/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.189ns  (logic 1.463ns (13.075%)  route 9.726ns (86.925%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.896ns = ( 47.896 - 40.000 ) 
    Source Clock Delay      (SCD):    8.563ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.724     8.563    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X1Y97          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.456     9.019 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/Q
                         net (fo=155, routed)         4.861    13.880    GEN_TOP_CONV/R_i_37_0[2]
    SLICE_X8Y93          LUT6 (Prop_lut6_I3_O)        0.124    14.004 r  GEN_TOP_CONV/R_i_86/O
                         net (fo=1, routed)           1.092    15.096    GEN_TOP_CONV/R_i_86_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I3_O)        0.124    15.220 r  GEN_TOP_CONV/R_i_30/O
                         net (fo=1, routed)           1.026    16.246    GEN_TOP_CONV/R_i_30_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.124    16.370 r  GEN_TOP_CONV/R_i_10/O
                         net (fo=1, routed)           1.373    17.744    GEN_VGA/INIT/R_reg_i_2_1
    SLICE_X5Y91          LUT6 (Prop_lut6_I3_O)        0.124    17.868 r  GEN_VGA/INIT/R_i_4/O
                         net (fo=1, routed)           0.000    17.868    GEN_VGA/INIT/R_i_4_n_0
    SLICE_X5Y91          MUXF7 (Prop_muxf7_I0_O)      0.212    18.080 r  GEN_VGA/INIT/R_reg_i_2/O
                         net (fo=1, routed)           1.373    19.453    GEN_VGA/INIT/R_reg_i_2_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.299    19.752 r  GEN_VGA/INIT/R_i_1/O
                         net (fo=1, routed)           0.000    19.752    GEN_VGA/INIT/R_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  GEN_VGA/INIT/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.600    47.896    GEN_VGA/INIT/R_reg_0
    SLICE_X6Y93          FDRE                                         r  GEN_VGA/INIT/R_reg/C
                         clock pessimism              0.623    48.519    
                         clock uncertainty           -0.099    48.420    
    SLICE_X6Y93          FDRE (Setup_fdre_C_D)        0.077    48.497    GEN_VGA/INIT/R_reg
  -------------------------------------------------------------------
                         required time                         48.497    
                         arrival time                         -19.752    
  -------------------------------------------------------------------
                         slack                                 28.745    

Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.086ns (26.996%)  route 2.937ns (73.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.899ns = ( 47.899 - 40.000 ) 
    Source Clock Delay      (SCD):    8.563ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.724     8.563    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X0Y97          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     9.019 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/Q
                         net (fo=156, routed)         0.871     9.890    GEN_VGA/VGA_DRIVER/Q[0]
    SLICE_X1Y96          LUT5 (Prop_lut5_I2_O)        0.152    10.042 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.433    10.475    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.326    10.801 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.989    11.790    GEN_VGA/VGA_DRIVER/load
    SLICE_X1Y97          LUT4 (Prop_lut4_I3_O)        0.152    11.942 r  GEN_VGA/VGA_DRIVER/vc_reg[2]_i_1/O
                         net (fo=1, routed)           0.644    12.586    GEN_VGA/VGA_DRIVER/vc_reg[2]_i_1_n_0
    SLICE_X1Y97          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.603    47.899    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X1Y97          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/C
                         clock pessimism              0.642    48.541    
                         clock uncertainty           -0.099    48.442    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)       -0.275    48.167    GEN_VGA/VGA_DRIVER/vc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         48.167    
                         arrival time                         -12.586    
  -------------------------------------------------------------------
                         slack                                 35.581    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.058ns (26.329%)  route 2.960ns (73.671%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.899ns = ( 47.899 - 40.000 ) 
    Source Clock Delay      (SCD):    8.563ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.724     8.563    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X1Y97          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.456     9.019 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/Q
                         net (fo=12, routed)          0.880     9.900    GEN_VGA/VGA_DRIVER/Q[3]
    SLICE_X1Y96          LUT5 (Prop_lut5_I1_O)        0.152    10.052 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.433    10.485    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.326    10.811 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.987    11.798    GEN_VGA/VGA_DRIVER/load
    SLICE_X1Y97          LUT3 (Prop_lut3_I2_O)        0.124    11.922 r  GEN_VGA/VGA_DRIVER/vc_reg[1]_i_1/O
                         net (fo=1, routed)           0.659    12.582    GEN_VGA/VGA_DRIVER/vc_reg[1]_i_1_n_0
    SLICE_X0Y97          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.603    47.899    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X0Y97          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
                         clock pessimism              0.642    48.541    
                         clock uncertainty           -0.099    48.442    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)       -0.081    48.361    GEN_VGA/VGA_DRIVER/vc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         48.361    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.834ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.086ns (28.766%)  route 2.689ns (71.234%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.899ns = ( 47.899 - 40.000 ) 
    Source Clock Delay      (SCD):    8.563ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.724     8.563    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X1Y97          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.456     9.019 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/Q
                         net (fo=12, routed)          0.880     9.900    GEN_VGA/VGA_DRIVER/Q[3]
    SLICE_X1Y96          LUT5 (Prop_lut5_I1_O)        0.152    10.052 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.433    10.485    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.326    10.811 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.987    11.798    GEN_VGA/VGA_DRIVER/load
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.152    11.950 r  GEN_VGA/VGA_DRIVER/vc_reg[0]_i_1/O
                         net (fo=1, routed)           0.388    12.338    GEN_VGA/VGA_DRIVER/vc_reg[0]_i_1_n_0
    SLICE_X0Y97          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.603    47.899    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X0Y97          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/C
                         clock pessimism              0.642    48.541    
                         clock uncertainty           -0.099    48.442    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)       -0.269    48.173    GEN_VGA/VGA_DRIVER/vc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         48.173    
                         arrival time                         -12.338    
  -------------------------------------------------------------------
                         slack                                 35.834    

Slack (MET) :             35.944ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/INIT/spriteon_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.909ns (48.368%)  route 2.038ns (51.632%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.899ns = ( 47.899 - 40.000 ) 
    Source Clock Delay      (SCD):    8.561ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.722     8.561    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.419     8.980 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/Q
                         net (fo=13, routed)          1.212    10.192    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[3]
    SLICE_X5Y96          LUT2 (Prop_lut2_I1_O)        0.296    10.488 r  GEN_VGA/VGA_DRIVER/i__carry_i_6/O
                         net (fo=1, routed)           0.000    10.488    GEN_VGA/INIT/geqOp_inferred__0/i__carry__0_1[1]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.038 r  GEN_VGA/INIT/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.038    GEN_VGA/INIT/geqOp_inferred__0/i__carry_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.309 r  GEN_VGA/INIT/geqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.826    12.135    GEN_VGA/INIT/geqOp3_in
    SLICE_X3Y98          LUT4 (Prop_lut4_I0_O)        0.373    12.508 r  GEN_VGA/INIT/spriteon_i_1/O
                         net (fo=1, routed)           0.000    12.508    GEN_VGA/INIT/spriteon0
    SLICE_X3Y98          FDCE                                         r  GEN_VGA/INIT/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.603    47.899    GEN_VGA/INIT/R_reg_0
    SLICE_X3Y98          FDCE                                         r  GEN_VGA/INIT/spriteon_reg/C
                         clock pessimism              0.623    48.522    
                         clock uncertainty           -0.099    48.423    
    SLICE_X3Y98          FDCE (Setup_fdce_C_D)        0.029    48.452    GEN_VGA/INIT/spriteon_reg
  -------------------------------------------------------------------
                         required time                         48.452    
                         arrival time                         -12.508    
  -------------------------------------------------------------------
                         slack                                 35.944    

Slack (MET) :             36.108ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.966ns (25.280%)  route 2.855ns (74.720%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.896ns = ( 47.896 - 40.000 ) 
    Source Clock Delay      (SCD):    8.561ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.722     8.561    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.419     8.980 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=13, routed)          1.040    10.020    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.299    10.319 r  GEN_VGA/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.847    11.166    GEN_VGA/VGA_DRIVER/vsenable_i_2_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124    11.290 f  GEN_VGA/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          0.968    12.258    GEN_VGA/VGA_DRIVER/vsenable_i_1_n_0
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124    12.382 r  GEN_VGA/VGA_DRIVER/hc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.382    GEN_VGA/VGA_DRIVER/hc_reg[0]_i_1_n_0
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.600    47.896    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/C
                         clock pessimism              0.665    48.561    
                         clock uncertainty           -0.099    48.462    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.029    48.491    GEN_VGA/VGA_DRIVER/hc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         48.491    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                 36.108    

Slack (MET) :             36.122ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.966ns (25.355%)  route 2.844ns (74.645%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.896ns = ( 47.896 - 40.000 ) 
    Source Clock Delay      (SCD):    8.561ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.722     8.561    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.419     8.980 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=13, routed)          1.040    10.020    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.299    10.319 r  GEN_VGA/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.847    11.166    GEN_VGA/VGA_DRIVER/vsenable_i_2_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124    11.290 f  GEN_VGA/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          0.957    12.247    GEN_VGA/VGA_DRIVER/vsenable_i_1_n_0
    SLICE_X4Y94          LUT4 (Prop_lut4_I3_O)        0.124    12.371 r  GEN_VGA/VGA_DRIVER/hc_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.371    GEN_VGA/VGA_DRIVER/hc_reg[2]_i_1_n_0
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.600    47.896    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/C
                         clock pessimism              0.665    48.561    
                         clock uncertainty           -0.099    48.462    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.031    48.493    GEN_VGA/VGA_DRIVER/hc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         48.493    
                         arrival time                         -12.371    
  -------------------------------------------------------------------
                         slack                                 36.122    

Slack (MET) :             36.128ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.992ns (25.785%)  route 2.855ns (74.215%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.896ns = ( 47.896 - 40.000 ) 
    Source Clock Delay      (SCD):    8.561ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.722     8.561    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.419     8.980 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=13, routed)          1.040    10.020    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.299    10.319 r  GEN_VGA/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.847    11.166    GEN_VGA/VGA_DRIVER/vsenable_i_2_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124    11.290 f  GEN_VGA/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          0.968    12.258    GEN_VGA/VGA_DRIVER/vsenable_i_1_n_0
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.150    12.408 r  GEN_VGA/VGA_DRIVER/hc_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.408    GEN_VGA/VGA_DRIVER/hc_reg[1]_i_1_n_0
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.600    47.896    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
                         clock pessimism              0.665    48.561    
                         clock uncertainty           -0.099    48.462    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.075    48.537    GEN_VGA/VGA_DRIVER/hc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         48.537    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                 36.128    

Slack (MET) :             36.140ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.992ns (25.861%)  route 2.844ns (74.139%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.896ns = ( 47.896 - 40.000 ) 
    Source Clock Delay      (SCD):    8.561ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.722     8.561    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.419     8.980 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=13, routed)          1.040    10.020    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.299    10.319 r  GEN_VGA/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.847    11.166    GEN_VGA/VGA_DRIVER/vsenable_i_2_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124    11.290 f  GEN_VGA/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          0.957    12.247    GEN_VGA/VGA_DRIVER/vsenable_i_1_n_0
    SLICE_X4Y94          LUT5 (Prop_lut5_I4_O)        0.150    12.397 r  GEN_VGA/VGA_DRIVER/hc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.397    GEN_VGA/VGA_DRIVER/hc_reg[3]_i_1_n_0
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.600    47.896    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
                         clock pessimism              0.665    48.561    
                         clock uncertainty           -0.099    48.462    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.075    48.537    GEN_VGA/VGA_DRIVER/hc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         48.537    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                 36.140    

Slack (MET) :             36.195ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.966ns (26.043%)  route 2.743ns (73.957%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.896ns = ( 47.896 - 40.000 ) 
    Source Clock Delay      (SCD):    8.561ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.722     8.561    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.419     8.980 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=13, routed)          1.040    10.020    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.299    10.319 r  GEN_VGA/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.847    11.166    GEN_VGA/VGA_DRIVER/vsenable_i_2_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124    11.290 f  GEN_VGA/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          0.856    12.146    GEN_VGA/VGA_DRIVER/vsenable_i_1_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I3_O)        0.124    12.270 r  GEN_VGA/VGA_DRIVER/hc_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    12.270    GEN_VGA/VGA_DRIVER/hc_reg[7]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.600    47.896    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y96          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/C
                         clock pessimism              0.640    48.536    
                         clock uncertainty           -0.099    48.437    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)        0.029    48.466    GEN_VGA/VGA_DRIVER/hc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         48.466    
                         arrival time                         -12.270    
  -------------------------------------------------------------------
                         slack                                 36.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.630%)  route 0.097ns (34.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.873ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.603     2.656    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X0Y97          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     2.797 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=157, routed)         0.097     2.894    GEN_VGA/VGA_DRIVER/Q[1]
    SLICE_X1Y97          LUT6 (Prop_lut6_I3_O)        0.045     2.939 r  GEN_VGA/VGA_DRIVER/vc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.939    GEN_VGA/VGA_DRIVER/vc_reg[4]_i_1_n_0
    SLICE_X1Y97          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.876     3.542    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X1Y97          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/C
                         clock pessimism             -0.873     2.669    
    SLICE_X1Y97          FDCE (Hold_fdce_C_D)         0.092     2.761    GEN_VGA/VGA_DRIVER/vc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.303%)  route 0.157ns (45.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.873ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.603     2.656    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X0Y97          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     2.797 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/Q
                         net (fo=156, routed)         0.157     2.954    GEN_VGA/VGA_DRIVER/Q[0]
    SLICE_X1Y97          LUT5 (Prop_lut5_I3_O)        0.045     2.999 r  GEN_VGA/VGA_DRIVER/vc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.999    GEN_VGA/VGA_DRIVER/vc_reg[3]_i_1_n_0
    SLICE_X1Y97          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.876     3.542    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X1Y97          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
                         clock pessimism             -0.873     2.669    
    SLICE_X1Y97          FDCE (Hold_fdce_C_D)         0.092     2.761    GEN_VGA/VGA_DRIVER/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vsync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.313%)  route 0.163ns (46.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.603     2.656    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y97          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     2.797 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/Q
                         net (fo=11, routed)          0.163     2.960    GEN_VGA/VGA_DRIVER/Q[7]
    SLICE_X1Y96          LUT4 (Prop_lut4_I3_O)        0.045     3.005 r  GEN_VGA/VGA_DRIVER/vsync_i_1/O
                         net (fo=1, routed)           0.000     3.005    GEN_VGA/VGA_DRIVER/vsync_i_1_n_0
    SLICE_X1Y96          FDPE                                         r  GEN_VGA/VGA_DRIVER/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.875     3.541    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X1Y96          FDPE                                         r  GEN_VGA/VGA_DRIVER/vsync_reg/C
                         clock pessimism             -0.870     2.671    
    SLICE_X1Y96          FDPE (Hold_fdpe_C_D)         0.092     2.763    GEN_VGA/VGA_DRIVER/vsync_reg
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.284%)  route 0.170ns (47.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.602     2.655    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y96          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.141     2.796 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/Q
                         net (fo=11, routed)          0.170     2.966    GEN_VGA/VGA_DRIVER/Q[5]
    SLICE_X3Y96          LUT5 (Prop_lut5_I0_O)        0.045     3.011 r  GEN_VGA/VGA_DRIVER/vc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.011    GEN_VGA/VGA_DRIVER/vc_reg[5]_i_1_n_0
    SLICE_X3Y96          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.875     3.541    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y96          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/C
                         clock pessimism             -0.886     2.655    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.092     2.747    GEN_VGA/VGA_DRIVER/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.138%)  route 0.171ns (47.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.602     2.655    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y96          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.141     2.796 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/Q
                         net (fo=11, routed)          0.171     2.967    GEN_VGA/VGA_DRIVER/Q[5]
    SLICE_X3Y96          LUT6 (Prop_lut6_I1_O)        0.045     3.012 r  GEN_VGA/VGA_DRIVER/vc_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.012    GEN_VGA/VGA_DRIVER/vc_reg[6]_i_1_n_0
    SLICE_X3Y96          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.875     3.541    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y96          FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/C
                         clock pessimism             -0.886     2.655    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.091     2.746    GEN_VGA/VGA_DRIVER/vc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 GEN_VGA/INIT/R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/INIT/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.601     2.654    GEN_VGA/INIT/R_reg_0
    SLICE_X6Y93          FDRE                                         r  GEN_VGA/INIT/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     2.818 r  GEN_VGA/INIT/R_reg/Q
                         net (fo=10, routed)          0.177     2.995    GEN_VGA/INIT/B
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.045     3.040 r  GEN_VGA/INIT/R_i_1/O
                         net (fo=1, routed)           0.000     3.040    GEN_VGA/INIT/R_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  GEN_VGA/INIT/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.872     3.538    GEN_VGA/INIT/R_reg_0
    SLICE_X6Y93          FDRE                                         r  GEN_VGA/INIT/R_reg/C
                         clock pessimism             -0.884     2.654    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.120     2.774    GEN_VGA/INIT/R_reg
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.184ns (48.133%)  route 0.198ns (51.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.601     2.654    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     2.795 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/Q
                         net (fo=59, routed)          0.198     2.993    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[0]
    SLICE_X4Y94          LUT5 (Prop_lut5_I3_O)        0.043     3.036 r  GEN_VGA/VGA_DRIVER/hc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.036    GEN_VGA/VGA_DRIVER/hc_reg[3]_i_1_n_0
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.872     3.538    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
                         clock pessimism             -0.884     2.654    
    SLICE_X4Y94          FDCE (Hold_fdce_C_D)         0.107     2.761    GEN_VGA/VGA_DRIVER/hc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.408%)  route 0.206ns (52.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.601     2.654    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     2.795 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/Q
                         net (fo=13, routed)          0.206     3.001    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[2]
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.045     3.046 r  GEN_VGA/VGA_DRIVER/hc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.046    GEN_VGA/VGA_DRIVER/hc_reg[4]_i_1_n_0
    SLICE_X4Y95          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.872     3.538    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y95          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/C
                         clock pessimism             -0.868     2.670    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.091     2.761    GEN_VGA/VGA_DRIVER/hc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.427%)  route 0.198ns (51.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.601     2.654    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y96          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141     2.795 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/Q
                         net (fo=11, routed)          0.198     2.993    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[7]
    SLICE_X4Y96          LUT6 (Prop_lut6_I4_O)        0.045     3.038 r  GEN_VGA/VGA_DRIVER/hc_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     3.038    GEN_VGA/VGA_DRIVER/hc_reg[9]_i_1_n_0
    SLICE_X4Y96          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.872     3.538    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y96          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/C
                         clock pessimism             -0.884     2.654    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.092     2.746    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.403%)  route 0.198ns (51.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.601     2.654    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     2.795 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/Q
                         net (fo=59, routed)          0.198     2.993    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[0]
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.045     3.038 r  GEN_VGA/VGA_DRIVER/hc_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.038    GEN_VGA/VGA_DRIVER/hc_reg[2]_i_1_n_0
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.872     3.538    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X4Y94          FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/C
                         clock pessimism             -0.884     2.654    
    SLICE_X4Y94          FDCE (Hold_fdce_C_D)         0.092     2.746    GEN_VGA/VGA_DRIVER/hc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X7Y98     GEN_VGA/INIT/red_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X7Y98     GEN_VGA/INIT/red_reg[2]_lopt_replica/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X6Y98     GEN_VGA/INIT/red_reg[2]_lopt_replica_6/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X6Y98     GEN_VGA/INIT/red_reg[2]_lopt_replica_7/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X6Y98     GEN_VGA/INIT/red_reg[2]_lopt_replica_8/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X3Y98     GEN_VGA/INIT/spriteon_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X4Y94     GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y98     GEN_VGA/INIT/spriteon_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y94     GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y94     GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y94     GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y94     GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X1Y97     GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X1Y97     GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X1Y97     GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y97     GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y97     GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X7Y98     GEN_VGA/INIT/red_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X7Y98     GEN_VGA/INIT/red_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y98     GEN_VGA/INIT/red_reg[2]_lopt_replica_6/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y98     GEN_VGA/INIT/red_reg[2]_lopt_replica_7/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y98     GEN_VGA/INIT/red_reg[2]_lopt_replica_8/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y98     GEN_VGA/INIT/spriteon_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y94     GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y94     GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y94     GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y94     GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   GEN_VGA/CLK_GEN_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_VGA/INIT/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.859ns  (logic 1.525ns (17.214%)  route 7.334ns (82.786%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.896ns = ( 47.896 - 40.000 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 35.247 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  top_clk (IN)
                         net (fo=0)                   0.000    30.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.644    35.247    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X12Y90         FDRE                                         r  GEN_TOP_CONV/data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.518    35.765 r  GEN_TOP_CONV/data_reg[18]/Q
                         net (fo=10, routed)          1.754    37.519    GEN_TOP_CONV/data_reg[62]_0[16]
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.124    37.643 r  GEN_TOP_CONV/R_i_77/O
                         net (fo=1, routed)           1.212    38.855    GEN_TOP_CONV/R_i_77_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.124    38.979 r  GEN_TOP_CONV/R_i_28/O
                         net (fo=1, routed)           1.621    40.600    GEN_TOP_CONV/R_i_28_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.124    40.724 r  GEN_TOP_CONV/R_i_10/O
                         net (fo=1, routed)           1.373    42.097    GEN_VGA/INIT/R_reg_i_2_1
    SLICE_X5Y91          LUT6 (Prop_lut6_I3_O)        0.124    42.221 r  GEN_VGA/INIT/R_i_4/O
                         net (fo=1, routed)           0.000    42.221    GEN_VGA/INIT/R_i_4_n_0
    SLICE_X5Y91          MUXF7 (Prop_muxf7_I0_O)      0.212    42.433 r  GEN_VGA/INIT/R_reg_i_2/O
                         net (fo=1, routed)           1.373    43.807    GEN_VGA/INIT/R_reg_i_2_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.299    44.106 r  GEN_VGA/INIT/R_i_1/O
                         net (fo=1, routed)           0.000    44.106    GEN_VGA/INIT/R_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  GEN_VGA/INIT/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.600    47.896    GEN_VGA/INIT/R_reg_0
    SLICE_X6Y93          FDRE                                         r  GEN_VGA/INIT/R_reg/C
                         clock pessimism              0.180    48.076    
                         clock uncertainty           -0.214    47.863    
    SLICE_X6Y93          FDRE (Setup_fdre_C_D)        0.077    47.940    GEN_VGA/INIT/R_reg
  -------------------------------------------------------------------
                         required time                         47.940    
                         arrival time                         -44.106    
  -------------------------------------------------------------------
                         slack                                  3.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/data_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_VGA/INIT/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.562ns (24.306%)  route 1.750ns (75.694%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.573     1.492    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  GEN_TOP_CONV/data_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  GEN_TOP_CONV/data_reg[51]/Q
                         net (fo=4, routed)           0.369     2.002    GEN_TOP_CONV/data_reg[62]_0[47]
    SLICE_X13Y87         LUT6 (Prop_lut6_I4_O)        0.045     2.047 r  GEN_TOP_CONV/R_i_110/O
                         net (fo=1, routed)           0.000     2.047    GEN_VGA/INIT/R_reg_i_15_0
    SLICE_X13Y87         MUXF7 (Prop_muxf7_I0_O)      0.071     2.118 r  GEN_VGA/INIT/R_reg_i_41/O
                         net (fo=1, routed)           0.000     2.118    GEN_VGA/INIT/R_reg_i_41_n_0
    SLICE_X13Y87         MUXF8 (Prop_muxf8_I0_O)      0.023     2.141 r  GEN_VGA/INIT/R_reg_i_15/O
                         net (fo=1, routed)           0.555     2.696    GEN_VGA/INIT/R_reg_i_15_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.112     2.808 r  GEN_VGA/INIT/R_i_6/O
                         net (fo=1, routed)           0.000     2.808    GEN_VGA/INIT/R_i_6_n_0
    SLICE_X5Y87          MUXF7 (Prop_muxf7_I0_O)      0.062     2.870 r  GEN_VGA/INIT/R_reg_i_3/O
                         net (fo=1, routed)           0.826     3.696    GEN_VGA/INIT/R_reg_i_3_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I2_O)        0.108     3.804 r  GEN_VGA/INIT/R_i_1/O
                         net (fo=1, routed)           0.000     3.804    GEN_VGA/INIT/R_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  GEN_VGA/INIT/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.872     3.538    GEN_VGA/INIT/R_reg_0
    SLICE_X6Y93          FDRE                                         r  GEN_VGA/INIT/R_reg/C
                         clock pessimism             -0.245     3.293    
                         clock uncertainty            0.214     3.507    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.120     3.627    GEN_VGA/INIT/R_reg
  -------------------------------------------------------------------
                         required time                         -3.627    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.178    





