Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jul 28 16:12:56 2020
| Host         : J1STUDY running 64-bit major release  (build 9200)
| Command      : report_drc -file fpga_serial_mem_tester_drc_opted.rpt -pb fpga_serial_mem_tester_drc_opted.pb -rpx fpga_serial_mem_tester_drc_opted.rpx
| Design       : fpga_serial_mem_tester
| Device       : xc7a100ticsg324-1L
| Speed File   : -1L
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+--------+----------+---------------------------------+------------+
| Rule   | Severity | Description                     | Violations |
+--------+----------+---------------------------------+------------+
| RPBF-3 | Warning  | IO port buffering is incomplete | 1          |
+--------+----------+---------------------------------+------------+

2. REPORT DETAILS
-----------------
RPBF-3#1 Warning
IO port buffering is incomplete  
Device port eio_pmod_sf3_cipo_dq1 expects both input and output buffering but the buffers are incomplete.
Related violations: <none>


