bus=importLib('./bus_protocol.chdl')

class master_cell extends Module
  constructor: ->
    super()
    Mixin importLib('verilog_helpers.chdl')
    Port(
      master: bus.master()
    )

  build: ->
    v=vreg()
    assign @master.valid  = v

    initial
      $flow =>
        assign v = 0
        go 1000
        go 100
        assign v = 1
        go 100
        assign v = 0
        go 100
        assign v = 1
        go 100
        assign v = 0

    initial
      $flow =>
        go 10
        @assert_1(@master.ready,'check 1')
        go 1110
        @assert_0(@master.ready,'check 0')
        go 1210
        @assert_1(@master.ready,'check 1')
        go 1310
        @assert_0(@master.ready,'check 0')
        go 1410
        @assert_1(@master.ready,'check 1')

module.exports=master_cell
