Fitter report for Core_Test
Wed Sep 23 19:15:36 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Sep 23 19:15:36 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Core_Test                                   ;
; Top-level Entity Name              ; Core_Test                                   ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M08SAU169C8G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,101 / 8,064 ( 51 % )                      ;
;     Total combinational functions  ; 3,686 / 8,064 ( 46 % )                      ;
;     Dedicated logic registers      ; 2,413 / 8,064 ( 30 % )                      ;
; Total registers                    ; 2480                                        ;
; Total pins                         ; 87 / 130 ( 67 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 273,664 / 387,072 ( 71 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                              ;
; Total PLLs                         ; 1 / 1 ( 100 % )                             ;
; UFM blocks                         ; 1 / 1 ( 100 % )                             ;
; ADC blocks                         ; 0 / 1 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M08SAU169C8G                        ;                                       ;
; Maximum processors allowed for parallel compilation                ; 8                                     ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.93        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.3%      ;
;     Processor 3            ;  13.3%      ;
;     Processor 4            ;  13.2%      ;
;     Processor 5            ;  13.2%      ;
;     Processor 6            ;  13.2%      ;
;     Processor 7            ;  13.2%      ;
;     Processor 8            ;  13.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                      ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                          ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSDuino_Core_jtag_uart_0_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_r721:auto_generated|a_dpfifo_tc01:dpfifo|altsyncram_h0o1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSDuino_Core_jtag_uart_0_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_r721:auto_generated|a_dpfifo_tc01:dpfifo|altsyncram_h0o1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSDuino_Core_jtag_uart_0_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_r721:auto_generated|a_dpfifo_tc01:dpfifo|altsyncram_h0o1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSDuino_Core_jtag_uart_0_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_r721:auto_generated|a_dpfifo_tc01:dpfifo|altsyncram_h0o1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSDuino_Core_jtag_uart_0_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_r721:auto_generated|a_dpfifo_tc01:dpfifo|altsyncram_h0o1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSDuino_Core_jtag_uart_0_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_r721:auto_generated|a_dpfifo_tc01:dpfifo|altsyncram_h0o1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSDuino_Core_jtag_uart_0_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_r721:auto_generated|a_dpfifo_tc01:dpfifo|altsyncram_h0o1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSDuino_Core_jtag_uart_0_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_r721:auto_generated|a_dpfifo_tc01:dpfifo|altsyncram_h0o1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_addr[0]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[0]~output                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_addr[1]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[1]~output                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_addr[2]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[2]~output                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_addr[3]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[3]~output                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_addr[4]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[4]~output                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_addr[5]                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_addr[5]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_addr[5]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[5]~output                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_addr[6]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[6]~output                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_addr[7]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[7]~output                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_addr[8]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[8]~output                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_addr[9]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[9]~output                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_addr[10]                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[10]~output                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_addr[11]                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[11]~output                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_bank[0]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ba[0]~output                                                                                                                                                                                                                                                        ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_bank[1]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ba[1]~output                                                                                                                                                                                                                                                        ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                                                     ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_we_n~output                                                                                                                                                                                                                                                         ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                  ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                                                     ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_cas_n~output                                                                                                                                                                                                                                                        ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                  ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                                                     ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ras_n~output                                                                                                                                                                                                                                                        ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                  ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[0]                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[0]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[0]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[0]~output                                                                                                                                                                                                                                                        ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[1]                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[1]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[1]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[1]~output                                                                                                                                                                                                                                                        ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[2]                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[2]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[2]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[2]~output                                                                                                                                                                                                                                                        ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[3]                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[3]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[3]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[3]~output                                                                                                                                                                                                                                                        ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[4]                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[4]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[4]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[4]~output                                                                                                                                                                                                                                                        ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[5]                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[5]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[5]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[5]~output                                                                                                                                                                                                                                                        ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[6]                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[6]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[6]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[6]~output                                                                                                                                                                                                                                                        ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[7]                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[7]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[7]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[7]~output                                                                                                                                                                                                                                                        ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[8]                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[8]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[8]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[8]~output                                                                                                                                                                                                                                                        ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[9]                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[9]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[9]                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[9]~output                                                                                                                                                                                                                                                        ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[10]                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[10]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[10]                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[10]~output                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[11]                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[11]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[11]                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[11]~output                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[12]                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[12]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[12]                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[12]~output                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[13]                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[13]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[13]                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[13]~output                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[14]                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[14]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[14]                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[14]~output                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[15]                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[15]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_data[15]                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[15]~output                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_dqm[0]                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dqm[0]~output                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_dqm[1]                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dqm[1]~output                                                                                                                                                                                                                                                       ; I                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[0]~output                                                                                                                                                                                                                                                        ; OE               ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                           ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[1]~output                                                                                                                                                                                                                                                        ; OE               ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                           ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[2]~output                                                                                                                                                                                                                                                        ; OE               ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                           ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[3]~output                                                                                                                                                                                                                                                        ; OE               ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                           ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[4]~output                                                                                                                                                                                                                                                        ; OE               ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                           ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[5]~output                                                                                                                                                                                                                                                        ; OE               ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                           ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[6]~output                                                                                                                                                                                                                                                        ; OE               ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                           ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[7]~output                                                                                                                                                                                                                                                        ; OE               ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                           ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[8]~output                                                                                                                                                                                                                                                        ; OE               ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                          ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[9]~output                                                                                                                                                                                                                                                        ; OE               ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                          ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[10]~output                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                          ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[11]~output                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                          ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[12]~output                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                          ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[13]~output                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                          ; Q                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[14]~output                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[15]~output                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|za_data[0]                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[0]~input                                                                                                                                                                                                                                                         ; O                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|za_data[1]                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[1]~input                                                                                                                                                                                                                                                         ; O                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|za_data[2]                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[2]~input                                                                                                                                                                                                                                                         ; O                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|za_data[3]                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[3]~input                                                                                                                                                                                                                                                         ; O                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|za_data[4]                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[4]~input                                                                                                                                                                                                                                                         ; O                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|za_data[5]                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[5]~input                                                                                                                                                                                                                                                         ; O                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|za_data[6]                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[6]~input                                                                                                                                                                                                                                                         ; O                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|za_data[7]                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[7]~input                                                                                                                                                                                                                                                         ; O                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|za_data[8]                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[8]~input                                                                                                                                                                                                                                                         ; O                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|za_data[9]                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[9]~input                                                                                                                                                                                                                                                         ; O                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|za_data[10]                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[10]~input                                                                                                                                                                                                                                                        ; O                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|za_data[11]                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[11]~input                                                                                                                                                                                                                                                        ; O                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|za_data[12]                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[12]~input                                                                                                                                                                                                                                                        ; O                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|za_data[13]                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[13]~input                                                                                                                                                                                                                                                        ; O                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|za_data[14]                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[14]~input                                                                                                                                                                                                                                                        ; O                ;                       ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|za_data[15]                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[15]~input                                                                                                                                                                                                                                                        ; O                ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                            ;
+-----------------------------+-----------------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                    ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+-----------------------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; NIOSDuino_Core_sdram_controller_0 ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSDuino_Core_sdram_controller_0 ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSDuino_Core_sdram_controller_0 ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSDuino_Core_sdram_controller_0 ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSDuino_Core_sdram_controller_0 ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSDuino_Core_sdram_controller_0 ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSDuino_Core_sdram_controller_0 ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSDuino_Core_sdram_controller_0 ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSDuino_Core_sdram_controller_0 ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSDuino_Core_sdram_controller_0 ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSDuino_Core_sdram_controller_0 ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSDuino_Core_sdram_controller_0 ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSDuino_Core_sdram_controller_0 ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSDuino_Core_sdram_controller_0 ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSDuino_Core_sdram_controller_0 ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSDuino_Core_sdram_controller_0 ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSDuino_Core_sdram_controller_0 ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSDuino_Core_sdram_controller_0 ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSDuino_Core_sdram_controller_0 ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSDuino_Core_sdram_controller_0 ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSDuino_Core_sdram_controller_0 ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSDuino_Core_sdram_controller_0 ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSDuino_Core_sdram_controller_0 ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSDuino_Core_sdram_controller_0 ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSDuino_Core_sdram_controller_0 ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSDuino_Core_sdram_controller_0 ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSDuino_Core_sdram_controller_0 ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSDuino_Core_sdram_controller_0 ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSDuino_Core_sdram_controller_0 ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSDuino_Core_sdram_controller_0 ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSDuino_Core_sdram_controller_0 ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSDuino_Core_sdram_controller_0 ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+-----------------------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6529 ) ; 0.00 % ( 0 / 6529 )        ; 0.00 % ( 0 / 6529 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6529 ) ; 0.00 % ( 0 / 6529 )        ; 0.00 % ( 0 / 6529 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 6287 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 233 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 9 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/output_files/Core_Test.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,101 / 8,064 ( 51 % )     ;
;     -- Combinational with no register       ; 1688                       ;
;     -- Register only                        ; 415                        ;
;     -- Combinational with a register        ; 1998                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1995                       ;
;     -- 3 input functions                    ; 921                        ;
;     -- <=2 input functions                  ; 770                        ;
;     -- Register only                        ; 415                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3419                       ;
;     -- arithmetic mode                      ; 267                        ;
;                                             ;                            ;
; Total registers*                            ; 2,480 / 8,687 ( 29 % )     ;
;     -- Dedicated logic registers            ; 2,413 / 8,064 ( 30 % )     ;
;     -- I/O registers                        ; 67 / 623 ( 11 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 324 / 504 ( 64 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 87 / 130 ( 67 % )          ;
;     -- Clock pins                           ; 4 / 4 ( 100 % )            ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; M9Ks                                        ; 37 / 42 ( 88 % )           ;
; UFM blocks                                  ; 1 / 1 ( 100 % )            ;
; ADC blocks                                  ; 0 / 1 ( 0 % )              ;
; Total block memory bits                     ; 273,664 / 387,072 ( 71 % ) ;
; Total block memory implementation bits      ; 340,992 / 387,072 ( 88 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )             ;
; PLLs                                        ; 1 / 1 ( 100 % )            ;
; Global signals                              ; 10                         ;
;     -- Global clocks                        ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 16.7% / 16.1% / 17.5%      ;
; Peak interconnect usage (total/H/V)         ; 37.5% / 37.3% / 37.8%      ;
; Maximum fan-out                             ; 2288                       ;
; Highest non-global fan-out                  ; 192                        ;
; Total fan-out                               ; 22022                      ;
; Average fan-out                             ; 3.27                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                               ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+
; Statistic                                    ; Top                  ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                  ; Low                ; Low                            ;
;                                              ;                      ;                    ;                                ;
; Total logic elements                         ; 3935 / 8064 ( 49 % ) ; 166 / 8064 ( 2 % ) ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register        ; 1607                 ; 81                 ; 0                              ;
;     -- Register only                         ; 397                  ; 18                 ; 0                              ;
;     -- Combinational with a register         ; 1931                 ; 67                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Logic element usage by number of LUT inputs  ;                      ;                    ;                                ;
;     -- 4 input functions                     ; 1927                 ; 68                 ; 0                              ;
;     -- 3 input functions                     ; 884                  ; 37                 ; 0                              ;
;     -- <=2 input functions                   ; 727                  ; 43                 ; 0                              ;
;     -- Register only                         ; 397                  ; 18                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Logic elements by mode                       ;                      ;                    ;                                ;
;     -- normal mode                           ; 3279                 ; 140                ; 0                              ;
;     -- arithmetic mode                       ; 259                  ; 8                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Total registers                              ; 2395                 ; 85                 ; 0                              ;
;     -- Dedicated logic registers             ; 2328 / 8064 ( 29 % ) ; 85 / 8064 ( 1 % )  ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                         ; 134                  ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Total LABs:  partially or completely used    ; 311 / 504 ( 62 % )   ; 15 / 504 ( 3 % )   ; 0 / 504 ( 0 % )                ;
;                                              ;                      ;                    ;                                ;
; Virtual pins                                 ; 0                    ; 0                  ; 0                              ;
; I/O pins                                     ; 87                   ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )     ; 0 / 48 ( 0 % )                 ;
; Total memory bits                            ; 273664               ; 0                  ; 0                              ;
; Total RAM block bits                         ; 340992               ; 0                  ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )      ; 1 / 1 ( 100 % )                ;
; M9K                                          ; 37 / 42 ( 88 % )     ; 0 / 42 ( 0 % )     ; 0 / 42 ( 0 % )                 ;
; Clock control block                          ; 9 / 12 ( 75 % )      ; 0 / 12 ( 0 % )     ; 2 / 12 ( 16 % )                ;
; User Flash Memory                            ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; Double Data Rate I/O output circuitry        ; 35 / 252 ( 13 % )    ; 0 / 252 ( 0 % )    ; 0 / 252 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 252 ( 6 % )     ; 0 / 252 ( 0 % )    ; 0 / 252 ( 0 % )                ;
; Analog-to-Digital Converter                  ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
;                                              ;                      ;                    ;                                ;
; Connections                                  ;                      ;                    ;                                ;
;     -- Input Connections                     ; 2625                 ; 124                ; 2                              ;
;     -- Registered Input Connections          ; 2377                 ; 94                 ; 0                              ;
;     -- Output Connections                    ; 277                  ; 183                ; 2291                           ;
;     -- Registered Output Connections         ; 6                    ; 183                ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Internal Connections                         ;                      ;                    ;                                ;
;     -- Total Connections                     ; 21444                ; 946                ; 2299                           ;
;     -- Registered Connections                ; 10285                ; 662                ; 0                              ;
;                                              ;                      ;                    ;                                ;
; External Connections                         ;                      ;                    ;                                ;
;     -- Top                                   ; 304                  ; 305                ; 2293                           ;
;     -- sld_hub:auto_hub                      ; 305                  ; 2                  ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 2293                 ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Partition Interface                          ;                      ;                    ;                                ;
;     -- Input Ports                           ; 41                   ; 62                 ; 2                              ;
;     -- Output Ports                          ; 33                   ; 79                 ; 3                              ;
;     -- Bidir Ports                           ; 56                   ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Registered Ports                             ;                      ;                    ;                                ;
;     -- Registered Input Ports                ; 0                    ; 3                  ; 0                              ;
;     -- Registered Output Ports               ; 0                    ; 40                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Port Connectivity                            ;                      ;                    ;                                ;
;     -- Input Ports driven by GND             ; 0                    ; 2                  ; 0                              ;
;     -- Output Ports driven by GND            ; 0                    ; 29                 ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                    ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Source            ; 0                    ; 47                 ; 0                              ;
;     -- Output Ports with no Source           ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                    ; 52                 ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                    ; 59                 ; 0                              ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLK        ; H6    ; 2        ; 0            ; 7            ; 21           ; 61                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; Reset      ; D7    ; 8        ; 11           ; 25           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; flash_MISO ; A2    ; 8        ; 1            ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; uart_rxd   ; J1    ; 2        ; 0            ; 7            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; VS[0]          ; H1    ; 1B       ; 10           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VS[1]          ; B7    ; 8        ; 13           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VS[2]          ; L1    ; 2        ; 0            ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VS_EN          ; K13   ; 5        ; 31           ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; flash_MOSI     ; B2    ; 8        ; 1            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; flash_SCLK     ; B4    ; 8        ; 3            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; J9    ; 5        ; 31           ; 5            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; H9    ; 5        ; 31           ; 6            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; H13   ; 5        ; 31           ; 5            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; J10   ; 5        ; 31           ; 1            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; K10   ; 5        ; 31           ; 1            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; K11   ; 5        ; 31           ; 1            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; L12   ; 5        ; 31           ; 1            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; K12   ; 5        ; 31           ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; L13   ; 5        ; 31           ; 4            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; J12   ; 5        ; 31           ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; J13   ; 5        ; 31           ; 5            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; G13   ; 5        ; 31           ; 6            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; G12   ; 5        ; 31           ; 6            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; H8    ; 5        ; 31           ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; G10   ; 6        ; 31           ; 9            ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk_clk  ; L3    ; 2        ; 0            ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; F9    ; 6        ; 31           ; 17           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; F10   ; 6        ; 31           ; 17           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; F8    ; 6        ; 31           ; 19           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; G9    ; 6        ; 31           ; 9            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; uart_txd       ; H4    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                              ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; flash_SS_n     ; A5    ; 8        ; 3            ; 10           ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|data_dir[7] (inverted)                     ;
; pi_export[0]   ; H3    ; 1B       ; 0            ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|data_dir[0] (inverted)                     ;
; pi_export[1]   ; D13   ; 6        ; 31           ; 17           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|data_dir[1] (inverted)                     ;
; pi_export[2]   ; N3    ; 2        ; 0            ; 5            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|data_dir[2] (inverted)                     ;
; pi_export[3]   ; M3    ; 2        ; 0            ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|data_dir[3] (inverted)                     ;
; pi_export[4]   ; M1    ; 2        ; 0            ; 6            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|data_dir[4] (inverted)                     ;
; pi_export[5]   ; J2    ; 2        ; 0            ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|data_dir[5] (inverted)                     ;
; pi_export[6]   ; K1    ; 2        ; 0            ; 2            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|data_dir[6] (inverted)                     ;
; pio_export[0]  ; L4    ; 3        ; 3            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[0] (inverted)                     ;
; pio_export[10] ; N5    ; 3        ; 6            ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[10] (inverted)                    ;
; pio_export[11] ; N4    ; 3        ; 3            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[11] (inverted)                    ;
; pio_export[12] ; K7    ; 3        ; 11           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[12] (inverted)                    ;
; pio_export[13] ; J7    ; 3        ; 11           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[13] (inverted)                    ;
; pio_export[14] ; M12   ; 3        ; 13           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[14] (inverted)                    ;
; pio_export[15] ; M13   ; 3        ; 13           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[15] (inverted)                    ;
; pio_export[16] ; L11   ; 3        ; 15           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[16] (inverted)                    ;
; pio_export[17] ; M11   ; 3        ; 15           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[17] (inverted)                    ;
; pio_export[18] ; K8    ; 3        ; 17           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[18] (inverted)                    ;
; pio_export[19] ; J8    ; 3        ; 17           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[19] (inverted)                    ;
; pio_export[1]  ; L5    ; 3        ; 3            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[1] (inverted)                     ;
; pio_export[20] ; N8    ; 3        ; 6            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[20] (inverted)                    ;
; pio_export[21] ; N7    ; 3        ; 6            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[21] (inverted)                    ;
; pio_export[22] ; L10   ; 3        ; 19           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[22] (inverted)                    ;
; pio_export[23] ; M10   ; 3        ; 17           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[23] (inverted)                    ;
; pio_export[24] ; A10   ; 8        ; 15           ; 25           ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[24] (inverted)                    ;
; pio_export[25] ; B10   ; 8        ; 15           ; 25           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[25] (inverted)                    ;
; pio_export[26] ; A11   ; 8        ; 13           ; 25           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[26] (inverted)                    ;
; pio_export[27] ; N9    ; 3        ; 13           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[27] (inverted)                    ;
; pio_export[28] ; N11   ; 3        ; 11           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[28] (inverted)                    ;
; pio_export[29] ; N10   ; 3        ; 13           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[29] (inverted)                    ;
; pio_export[2]  ; J5    ; 3        ; 6            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[2] (inverted)                     ;
; pio_export[30] ; C10   ; 8        ; 17           ; 25           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[30] (inverted)                    ;
; pio_export[31] ; E8    ; 8        ; 13           ; 25           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[31] (inverted)                    ;
; pio_export[3]  ; K5    ; 3        ; 6            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[3] (inverted)                     ;
; pio_export[4]  ; K6    ; 3        ; 11           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[4] (inverted)                     ;
; pio_export[5]  ; J6    ; 3        ; 9            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[5] (inverted)                     ;
; pio_export[6]  ; M7    ; 3        ; 9            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[6] (inverted)                     ;
; pio_export[7]  ; N6    ; 3        ; 9            ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[7] (inverted)                     ;
; pio_export[8]  ; M5    ; 3        ; 3            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[8] (inverted)                     ;
; pio_export[9]  ; M4    ; 3        ; 3            ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[9] (inverted)                     ;
; sdram_dq[0]    ; A12   ; 6        ; 31           ; 20           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe               ;
; sdram_dq[10]   ; E13   ; 6        ; 31           ; 11           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10 ;
; sdram_dq[11]   ; E12   ; 6        ; 31           ; 12           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11 ;
; sdram_dq[12]   ; D12   ; 6        ; 31           ; 22           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12 ;
; sdram_dq[13]   ; C13   ; 6        ; 31           ; 17           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13 ;
; sdram_dq[14]   ; D11   ; 6        ; 31           ; 22           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14 ;
; sdram_dq[15]   ; B13   ; 6        ; 31           ; 20           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15 ;
; sdram_dq[1]    ; B11   ; 6        ; 31           ; 19           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1  ;
; sdram_dq[2]    ; B12   ; 6        ; 31           ; 19           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2  ;
; sdram_dq[3]    ; C11   ; 6        ; 31           ; 20           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3  ;
; sdram_dq[4]    ; C12   ; 6        ; 31           ; 20           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4  ;
; sdram_dq[5]    ; D9    ; 6        ; 31           ; 21           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5  ;
; sdram_dq[6]    ; E9    ; 6        ; 31           ; 19           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6  ;
; sdram_dq[7]    ; E10   ; 6        ; 31           ; 21           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7  ;
; sdram_dq[8]    ; F13   ; 6        ; 31           ; 11           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8  ;
; sdram_dq[9]    ; F12   ; 6        ; 31           ; 12           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9  ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; G1       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; F5       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; F6       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; D7       ; CONFIG_SEL, Low_Speed                              ; Use as regular IO              ; Reset               ; Dual Purpose Pin ;
; E7       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; C4       ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; C5       ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 0 / 8 ( 0 % )     ; 2.5V          ; --           ;
; 1B       ; 6 / 10 ( 60 % )   ; 2.5V          ; --           ;
; 2        ; 10 / 16 ( 63 % )  ; 2.5V          ; --           ;
; 3        ; 27 / 30 ( 90 % )  ; 2.5V          ; --           ;
; 5        ; 15 / 16 ( 94 % )  ; 2.5V          ; --           ;
; 6        ; 22 / 22 ( 100 % ) ; 2.5V          ; --           ;
; 8        ; 14 / 28 ( 50 % )  ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                             ;
+----------+------------+----------+-------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                      ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                 ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; A2       ; 248        ; 8        ; flash_MISO                          ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A5       ; 245        ; 8        ; flash_SS_n                          ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 235        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A7       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A8       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A9       ; 223        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A10      ; 225        ; 8        ; pio_export[24]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 227        ; 8        ; pio_export[26]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 183        ; 6        ; sdram_dq[0]                         ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; A13      ;            ;          ; GND                                 ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; B1       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 250        ; 8        ; flash_MOSI                          ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; B3       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B4       ; 243        ; 8        ; flash_SCLK                          ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B6       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B7       ; 231        ; 8        ; VS[1]                               ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; B8       ;            ;          ; GND                                 ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; B9       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B10      ; 224        ; 8        ; pio_export[25]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 179        ; 6        ; sdram_dq[1]                         ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; B12      ; 177        ; 6        ; sdram_dq[2]                         ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; B13      ; 181        ; 6        ; sdram_dq[15]                        ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; C3       ;            ;          ; GND                                 ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; C4       ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT   ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; C6       ;            ; 8        ; VCCIO8                              ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                              ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; C8       ;            ; 8        ; VCCIO8                              ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; C9       ; 222        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; C10      ; 220        ; 8        ; pio_export[30]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 182        ; 6        ; sdram_dq[3]                         ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; C12      ; 180        ; 6        ; sdram_dq[4]                         ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; C13      ; 175        ; 6        ; sdram_dq[13]                        ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D2       ;            ;          ; ANAIN1                              ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; ADC_VREF                            ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA3                               ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                                 ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; D6       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; D7       ; 232        ; 8        ; Reset                               ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; D8       ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; D9       ; 186        ; 6        ; sdram_dq[5]                         ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; D10      ;            ; --       ; VCCA2                               ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D11      ; 190        ; 6        ; sdram_dq[14]                        ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; D12      ; 188        ; 6        ; sdram_dq[12]                        ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; D13      ; 173        ; 6        ; pi_export[1]                        ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; REFGND                              ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; E3       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 240        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; E7       ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT   ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 230        ; 8        ; pio_export[31]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 178        ; 6        ; sdram_dq[6]                         ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E10      ; 184        ; 6        ; sdram_dq[7]                         ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E11      ;            ;          ; GND                                 ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; E12      ; 158        ; 6        ; sdram_dq[11]                        ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E13      ; 154        ; 6        ; sdram_dq[10]                        ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F2       ;            ; 1A       ; VCCIO1A                             ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                                 ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; F4       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 24         ; 1B       ; altera_reserved_tdi                 ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; F6       ; 26         ; 1B       ; altera_reserved_tdo                 ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; F7       ;            ; --       ; VCC_ONE                             ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; F8       ; 176        ; 6        ; sdram_ras_n                         ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F9       ; 172        ; 6        ; sdram_dqm[0]                        ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F10      ; 174        ; 6        ; sdram_dqm[1]                        ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F11      ;            ; 6        ; VCCIO6                              ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; F12      ; 156        ; 6        ; sdram_dq[9]                         ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F13      ; 152        ; 6        ; sdram_dq[8]                         ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 20         ; 1B       ; altera_reserved_tms                 ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 22         ; 1B       ; altera_reserved_tck                 ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1B       ; VCCIO1B                             ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; G4       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ; --       ; VCC_ONE                             ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                 ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; G8       ;            ; --       ; VCC_ONE                             ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G9       ; 148        ; 6        ; sdram_we_n                          ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G10      ; 150        ; 6        ; sdram_cas_n                         ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G11      ;            ; 6        ; VCCIO6                              ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; G12      ; 143        ; 5        ; sdram_ba[0]                         ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G13      ; 141        ; 5        ; sdram_addr[9]                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 21         ; 1B       ; VS[0]                               ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 34         ; 1B       ; pi_export[0]                        ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H4       ; 42         ; 2        ; uart_txd                            ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H5       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 38         ; 2        ; CLK                                 ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ;            ; --       ; VCC_ONE                             ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; H8       ; 142        ; 5        ; sdram_ba[1]                         ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H9       ; 140        ; 5        ; sdram_addr[10]                      ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H10      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H11      ;            ; 5        ; VCCIO5                              ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                 ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; H13      ; 139        ; 5        ; sdram_addr[11]                      ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 37         ; 2        ; uart_rxd                            ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 39         ; 2        ; pi_export[5]                        ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ;            ; 2        ; VCCIO2                              ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                                 ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; J5       ; 66         ; 3        ; pio_export[2]                       ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; J6       ; 72         ; 3        ; pio_export[5]                       ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; J7       ; 76         ; 3        ; pio_export[13]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; J8       ; 88         ; 3        ; pio_export[19]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; J9       ; 136        ; 5        ; sdram_addr[0]                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J10      ; 122        ; 5        ; sdram_addr[1]                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J11      ;            ; 5        ; VCCIO5                              ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; J12      ; 134        ; 5        ; sdram_addr[7]                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 137        ; 5        ; sdram_addr[8]                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 57         ; 2        ; pi_export[6]                        ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                              ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA1                               ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; K5       ; 64         ; 3        ; pio_export[3]                       ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; K6       ; 74         ; 3        ; pio_export[4]                       ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; K7       ; 78         ; 3        ; pio_export[12]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; K8       ; 90         ; 3        ; pio_export[18]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; K9       ;            ; --       ; VCCA4                               ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; K10      ; 120        ; 5        ; sdram_addr[2]                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K11      ; 121        ; 5        ; sdram_addr[3]                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 132        ; 5        ; sdram_addr[5]                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ; 135        ; 5        ; VS_EN                               ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 45         ; 2        ; VS[2]                               ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 58         ; 2        ; sdram_clk_clk                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 62         ; 3        ; pio_export[0]                       ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; L5       ; 60         ; 3        ; pio_export[1]                       ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; L6       ;            ; 3        ; VCCIO3                              ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; L7       ;            ; 3        ; VCCIO3                              ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; L8       ;            ; 3        ; VCCIO3                              ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                 ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; L10      ; 94         ; 3        ; pio_export[22]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 86         ; 3        ; pio_export[16]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 123        ; 5        ; sdram_addr[4]                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 133        ; 5        ; sdram_addr[6]                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 41         ; 2        ; pi_export[4]                        ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 56         ; 2        ; pi_export[3]                        ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; M4       ; 61         ; 3        ; pio_export[9]                       ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; M5       ; 63         ; 3        ; pio_export[8]                       ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; M6       ;            ;          ; GND                                 ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; M7       ; 70         ; 3        ; pio_export[6]                       ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M9       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M10      ; 92         ; 3        ; pio_export[23]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 84         ; 3        ; pio_export[17]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 82         ; 3        ; pio_export[14]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; M13      ; 80         ; 3        ; pio_export[15]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; N1       ;            ;          ; GND                                 ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; N2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 46         ; 2        ; pi_export[2]                        ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 65         ; 3        ; pio_export[11]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; N5       ; 67         ; 3        ; pio_export[10]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 68         ; 3        ; pio_export[7]                       ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; N7       ; 69         ; 3        ; pio_export[21]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; N8       ; 71         ; 3        ; pio_export[20]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 83         ; 3        ; pio_export[27]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; N10      ; 81         ; 3        ; pio_export[29]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; N11      ; 77         ; 3        ; pio_export[28]                      ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; GND                                 ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                               ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                          ; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|NIOSDuino_Core_pll_altpll_bl92:sd1|pll7 ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; NIOSDuino_Processor1|u1|pll|sd1|pll7                                                                                      ;
; PLL mode                      ; Normal                                                                                                                    ;
; Compensate clock              ; clock0                                                                                                                    ;
; Compensated input/output pins ; --                                                                                                                        ;
; Switchover type               ; --                                                                                                                        ;
; Input frequency 0             ; 12.0 MHz                                                                                                                  ;
; Input frequency 1             ; --                                                                                                                        ;
; Nominal PFD frequency         ; 12.0 MHz                                                                                                                  ;
; Nominal VCO frequency         ; 300.0 MHz                                                                                                                 ;
; VCO post scale K counter      ; 2                                                                                                                         ;
; VCO frequency control         ; Auto                                                                                                                      ;
; VCO phase shift step          ; 416 ps                                                                                                                    ;
; VCO multiply                  ; --                                                                                                                        ;
; VCO divide                    ; --                                                                                                                        ;
; Freq min lock                 ; 12.0 MHz                                                                                                                  ;
; Freq max lock                 ; 26.01 MHz                                                                                                                 ;
; M VCO Tap                     ; 4                                                                                                                         ;
; M Initial                     ; 2                                                                                                                         ;
; M value                       ; 25                                                                                                                        ;
; N value                       ; 1                                                                                                                         ;
; Charge pump current           ; setting 1                                                                                                                 ;
; Loop filter resistance        ; setting 24                                                                                                                ;
; Loop filter capacitance       ; setting 0                                                                                                                 ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                                                                        ;
; Bandwidth type                ; Medium                                                                                                                    ;
; Real time reconfigurable      ; Off                                                                                                                       ;
; Scan chain MIF file           ; --                                                                                                                        ;
; Preserve PLL counter order    ; Off                                                                                                                       ;
; PLL location                  ; PLL_1                                                                                                                     ;
; Inclk0 signal                 ; CLK                                                                                                                       ;
; Inclk1 signal                 ; --                                                                                                                        ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                             ;
; Inclk1 signal type            ; --                                                                                                                        ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------+
; Name                                                                                                                                  ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------+
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|NIOSDuino_Core_pll_altpll_bl92:sd1|wire_pll7_clk[0] ; clock0       ; 25   ; 6   ; 50.0 MHz         ; 0 (0 ps)       ; 7.50 (416 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 2       ; 4       ; NIOSDuino_Processor1|u1|pll|sd1|pll7|clk[0] ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|NIOSDuino_Core_pll_altpll_bl92:sd1|wire_pll7_clk[1] ; clock1       ; 25   ; 6   ; 50.0 MHz         ; -90 (-5000 ps) ; 7.50 (416 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; NIOSDuino_Processor1|u1|pll|sd1|pll7|clk[1] ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------+


+------------------------------------------------+
; I/O Assignment Warnings                        ;
+----------------+-------------------------------+
; Pin Name       ; Reason                        ;
+----------------+-------------------------------+
; VS[0]          ; Incomplete set of assignments ;
; VS[1]          ; Incomplete set of assignments ;
; VS[2]          ; Incomplete set of assignments ;
; VS_EN          ; Incomplete set of assignments ;
; sdram_addr[0]  ; Incomplete set of assignments ;
; sdram_addr[1]  ; Incomplete set of assignments ;
; sdram_addr[2]  ; Incomplete set of assignments ;
; sdram_addr[3]  ; Incomplete set of assignments ;
; sdram_addr[4]  ; Incomplete set of assignments ;
; sdram_addr[5]  ; Incomplete set of assignments ;
; sdram_addr[6]  ; Incomplete set of assignments ;
; sdram_addr[7]  ; Incomplete set of assignments ;
; sdram_addr[8]  ; Incomplete set of assignments ;
; sdram_addr[9]  ; Incomplete set of assignments ;
; sdram_addr[10] ; Incomplete set of assignments ;
; sdram_addr[11] ; Incomplete set of assignments ;
; sdram_ba[0]    ; Incomplete set of assignments ;
; sdram_ba[1]    ; Incomplete set of assignments ;
; sdram_cas_n    ; Incomplete set of assignments ;
; sdram_dqm[0]   ; Incomplete set of assignments ;
; sdram_dqm[1]   ; Incomplete set of assignments ;
; sdram_ras_n    ; Incomplete set of assignments ;
; sdram_we_n     ; Incomplete set of assignments ;
; sdram_clk_clk  ; Incomplete set of assignments ;
; flash_MOSI     ; Incomplete set of assignments ;
; flash_SCLK     ; Incomplete set of assignments ;
; uart_txd       ; Incomplete set of assignments ;
; sdram_dq[0]    ; Incomplete set of assignments ;
; sdram_dq[1]    ; Incomplete set of assignments ;
; sdram_dq[2]    ; Incomplete set of assignments ;
; sdram_dq[3]    ; Incomplete set of assignments ;
; sdram_dq[4]    ; Incomplete set of assignments ;
; sdram_dq[5]    ; Incomplete set of assignments ;
; sdram_dq[6]    ; Incomplete set of assignments ;
; sdram_dq[7]    ; Incomplete set of assignments ;
; sdram_dq[8]    ; Incomplete set of assignments ;
; sdram_dq[9]    ; Incomplete set of assignments ;
; sdram_dq[10]   ; Incomplete set of assignments ;
; sdram_dq[11]   ; Incomplete set of assignments ;
; sdram_dq[12]   ; Incomplete set of assignments ;
; sdram_dq[13]   ; Incomplete set of assignments ;
; sdram_dq[14]   ; Incomplete set of assignments ;
; sdram_dq[15]   ; Incomplete set of assignments ;
; flash_SS_n     ; Incomplete set of assignments ;
; pio_export[0]  ; Incomplete set of assignments ;
; pio_export[1]  ; Incomplete set of assignments ;
; pio_export[2]  ; Incomplete set of assignments ;
; pio_export[3]  ; Incomplete set of assignments ;
; pio_export[4]  ; Incomplete set of assignments ;
; pio_export[5]  ; Incomplete set of assignments ;
; pio_export[6]  ; Incomplete set of assignments ;
; pio_export[7]  ; Incomplete set of assignments ;
; pio_export[8]  ; Incomplete set of assignments ;
; pio_export[9]  ; Incomplete set of assignments ;
; pio_export[10] ; Incomplete set of assignments ;
; pio_export[11] ; Incomplete set of assignments ;
; pio_export[12] ; Incomplete set of assignments ;
; pio_export[13] ; Incomplete set of assignments ;
; pio_export[14] ; Incomplete set of assignments ;
; pio_export[15] ; Incomplete set of assignments ;
; pio_export[16] ; Incomplete set of assignments ;
; pio_export[17] ; Incomplete set of assignments ;
; pio_export[18] ; Incomplete set of assignments ;
; pio_export[19] ; Incomplete set of assignments ;
; pio_export[20] ; Incomplete set of assignments ;
; pio_export[21] ; Incomplete set of assignments ;
; pio_export[22] ; Incomplete set of assignments ;
; pio_export[23] ; Incomplete set of assignments ;
; pio_export[24] ; Incomplete set of assignments ;
; pio_export[25] ; Incomplete set of assignments ;
; pio_export[26] ; Incomplete set of assignments ;
; pio_export[27] ; Incomplete set of assignments ;
; pio_export[28] ; Incomplete set of assignments ;
; pio_export[29] ; Incomplete set of assignments ;
; pio_export[30] ; Incomplete set of assignments ;
; pio_export[31] ; Incomplete set of assignments ;
; pi_export[0]   ; Incomplete set of assignments ;
; pi_export[1]   ; Incomplete set of assignments ;
; pi_export[2]   ; Incomplete set of assignments ;
; pi_export[3]   ; Incomplete set of assignments ;
; pi_export[4]   ; Incomplete set of assignments ;
; pi_export[5]   ; Incomplete set of assignments ;
; pi_export[6]   ; Incomplete set of assignments ;
; CLK            ; Incomplete set of assignments ;
; Reset          ; Incomplete set of assignments ;
; flash_MISO     ; Incomplete set of assignments ;
; uart_rxd       ; Incomplete set of assignments ;
+----------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                            ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+----------------+
; |Core_Test                                                                                                                              ; 4101 (1)    ; 2413 (0)                  ; 67 (67)       ; 273664      ; 37   ; 1          ; 0            ; 0       ; 0         ; 87   ; 0            ; 1688 (1)     ; 415 (0)           ; 1998 (0)         ; 0          ; |Core_Test                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Core_Test                                              ; work           ;
;    |NIOSDuino_Processor:NIOSDuino_Processor1|                                                                                           ; 3934 (0)    ; 2328 (0)                  ; 0 (0)         ; 273664      ; 37   ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1606 (0)     ; 397 (0)           ; 1931 (0)         ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; NIOSDuino_Processor                                    ; work           ;
;       |NIOSDuino_Core:u1|                                                                                                               ; 3934 (0)    ; 2328 (0)                  ; 0 (0)         ; 273664      ; 37   ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1606 (0)     ; 397 (0)           ; 1931 (0)         ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; NIOSDuino_Core                                         ; NIOSDuino_Core ;
;          |NIOSDuino_Core_jtag_uart_0:jtag_uart_0|                                                                                       ; 166 (40)    ; 105 (13)                  ; 0 (0)         ; 1280        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (17)      ; 23 (4)            ; 92 (18)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                          ; NIOSDuino_Core_jtag_uart_0                             ; NIOSDuino_Core ;
;             |NIOSDuino_Core_jtag_uart_0_scfifo_r:the_NIOSDuino_Core_jtag_uart_0_scfifo_r|                                               ; 22 (0)      ; 17 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 17 (0)           ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_r:the_NIOSDuino_Core_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                              ; NIOSDuino_Core_jtag_uart_0_scfifo_r                    ; NIOSDuino_Core ;
;                |scfifo:rfifo|                                                                                                           ; 22 (0)      ; 17 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 17 (0)           ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_r:the_NIOSDuino_Core_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                 ; scfifo                                                 ; work           ;
;                   |scfifo_3621:auto_generated|                                                                                          ; 22 (0)      ; 17 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 17 (0)           ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_r:the_NIOSDuino_Core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3621:auto_generated                                                                                                                                                                                                                                                                                      ; scfifo_3621                                            ; work           ;
;                      |a_dpfifo_5b01:dpfifo|                                                                                             ; 22 (0)      ; 17 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 17 (0)           ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_r:the_NIOSDuino_Core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3621:auto_generated|a_dpfifo_5b01:dpfifo                                                                                                                                                                                                                                                                 ; a_dpfifo_5b01                                          ; work           ;
;                         |a_fefifo_1cf:fifo_state|                                                                                       ; 12 (7)      ; 7 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 7 (2)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_r:the_NIOSDuino_Core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3621:auto_generated|a_dpfifo_5b01:dpfifo|a_fefifo_1cf:fifo_state                                                                                                                                                                                                                                         ; a_fefifo_1cf                                           ; work           ;
;                            |cntr_237:count_usedw|                                                                                       ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_r:the_NIOSDuino_Core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3621:auto_generated|a_dpfifo_5b01:dpfifo|a_fefifo_1cf:fifo_state|cntr_237:count_usedw                                                                                                                                                                                                                    ; cntr_237                                               ; work           ;
;                         |altsyncram_1tn1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_r:the_NIOSDuino_Core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3621:auto_generated|a_dpfifo_5b01:dpfifo|altsyncram_1tn1:FIFOram                                                                                                                                                                                                                                         ; altsyncram_1tn1                                        ; work           ;
;                         |cntr_m2b:rd_ptr_count|                                                                                         ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_r:the_NIOSDuino_Core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3621:auto_generated|a_dpfifo_5b01:dpfifo|cntr_m2b:rd_ptr_count                                                                                                                                                                                                                                           ; cntr_m2b                                               ; work           ;
;                         |cntr_m2b:wr_ptr|                                                                                               ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_r:the_NIOSDuino_Core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3621:auto_generated|a_dpfifo_5b01:dpfifo|cntr_m2b:wr_ptr                                                                                                                                                                                                                                                 ; cntr_m2b                                               ; work           ;
;             |NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|                                               ; 29 (0)      ; 23 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 23 (0)           ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                              ; NIOSDuino_Core_jtag_uart_0_scfifo_w                    ; NIOSDuino_Core ;
;                |scfifo:wfifo|                                                                                                           ; 29 (0)      ; 23 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 23 (0)           ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                 ; scfifo                                                 ; work           ;
;                   |scfifo_r721:auto_generated|                                                                                          ; 29 (0)      ; 23 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 23 (0)           ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_r721:auto_generated                                                                                                                                                                                                                                                                                      ; scfifo_r721                                            ; work           ;
;                      |a_dpfifo_tc01:dpfifo|                                                                                             ; 29 (0)      ; 23 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 23 (0)           ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_r721:auto_generated|a_dpfifo_tc01:dpfifo                                                                                                                                                                                                                                                                 ; a_dpfifo_tc01                                          ; work           ;
;                         |a_fefifo_pdf:fifo_state|                                                                                       ; 15 (8)      ; 9 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 9 (2)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_r721:auto_generated|a_dpfifo_tc01:dpfifo|a_fefifo_pdf:fifo_state                                                                                                                                                                                                                                         ; a_fefifo_pdf                                           ; work           ;
;                            |cntr_437:count_usedw|                                                                                       ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_r721:auto_generated|a_dpfifo_tc01:dpfifo|a_fefifo_pdf:fifo_state|cntr_437:count_usedw                                                                                                                                                                                                                    ; cntr_437                                               ; work           ;
;                         |altsyncram_h0o1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_r721:auto_generated|a_dpfifo_tc01:dpfifo|altsyncram_h0o1:FIFOram                                                                                                                                                                                                                                         ; altsyncram_h0o1                                        ; work           ;
;                         |cntr_o2b:rd_ptr_count|                                                                                         ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_r721:auto_generated|a_dpfifo_tc01:dpfifo|cntr_o2b:rd_ptr_count                                                                                                                                                                                                                                           ; cntr_o2b                                               ; work           ;
;                         |cntr_o2b:wr_ptr|                                                                                               ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_r721:auto_generated|a_dpfifo_tc01:dpfifo|cntr_o2b:wr_ptr                                                                                                                                                                                                                                                 ; cntr_o2b                                               ; work           ;
;             |alt_jtag_atlantic:NIOSDuino_Core_jtag_uart_0_alt_jtag_atlantic|                                                            ; 76 (76)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 19 (19)           ; 34 (34)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSDuino_Core_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                           ; alt_jtag_atlantic                                      ; work           ;
;          |NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|                                                                           ; 1240 (0)    ; 658 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 474 (0)      ; 147 (0)           ; 619 (0)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                              ; NIOSDuino_Core_mm_interconnect_0                       ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_cmd_demux:cmd_demux|                                                                      ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                         ; NIOSDuino_Core_mm_interconnect_0_cmd_demux             ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                              ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                 ; NIOSDuino_Core_mm_interconnect_0_cmd_demux_001         ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                  ; 17 (12)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (8)       ; 1 (1)             ; 5 (2)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                     ; NIOSDuino_Core_mm_interconnect_0_cmd_mux_001           ; NIOSDuino_Core ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 6 (6)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                               ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                  ; 25 (22)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (19)      ; 1 (1)             ; 4 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                                                     ; NIOSDuino_Core_mm_interconnect_0_cmd_mux_001           ; NIOSDuino_Core ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                               ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                  ; 56 (53)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 1 (1)             ; 50 (47)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                                                     ; NIOSDuino_Core_mm_interconnect_0_cmd_mux_001           ; NIOSDuino_Core ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                               ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                  ; 10 (7)      ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 1 (1)             ; 6 (3)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                                                     ; NIOSDuino_Core_mm_interconnect_0_cmd_mux_001           ; NIOSDuino_Core ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                               ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_006|                                                                  ; 59 (56)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (53)      ; 1 (1)             ; 4 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                                                                                                                                                                                     ; NIOSDuino_Core_mm_interconnect_0_cmd_mux_001           ; NIOSDuino_Core ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                               ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_007|                                                                  ; 54 (51)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 1 (1)             ; 44 (41)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_007                                                                                                                                                                                                                                                                                                                                     ; NIOSDuino_Core_mm_interconnect_0_cmd_mux_001           ; NIOSDuino_Core ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                               ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_009|                                                                  ; 24 (21)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 0 (0)             ; 15 (12)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_009                                                                                                                                                                                                                                                                                                                                     ; NIOSDuino_Core_mm_interconnect_0_cmd_mux_001           ; NIOSDuino_Core ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                               ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_012|                                                                  ; 30 (28)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 18 (14)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_012                                                                                                                                                                                                                                                                                                                                     ; NIOSDuino_Core_mm_interconnect_0_cmd_mux_001           ; NIOSDuino_Core ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                               ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_router:router|                                                                            ; 45 (45)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                               ; NIOSDuino_Core_mm_interconnect_0_router                ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_router_001:router_001|                                                                    ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                       ; NIOSDuino_Core_mm_interconnect_0_router_001            ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                                 ; NIOSDuino_Core_mm_interconnect_0_rsp_demux_001         ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                                                 ; NIOSDuino_Core_mm_interconnect_0_rsp_demux_001         ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_rsp_demux_001:rsp_demux_006|                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                                                                                                                                                                                                 ; NIOSDuino_Core_mm_interconnect_0_rsp_demux_001         ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_rsp_demux_001:rsp_demux_007|                                                              ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_rsp_demux_001:rsp_demux_007                                                                                                                                                                                                                                                                                                                                 ; NIOSDuino_Core_mm_interconnect_0_rsp_demux_001         ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_rsp_demux_001:rsp_demux_009|                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_rsp_demux_001:rsp_demux_009                                                                                                                                                                                                                                                                                                                                 ; NIOSDuino_Core_mm_interconnect_0_rsp_demux_001         ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_rsp_demux_001:rsp_demux_012|                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_rsp_demux_001:rsp_demux_012                                                                                                                                                                                                                                                                                                                                 ; NIOSDuino_Core_mm_interconnect_0_rsp_demux_001         ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_rsp_demux_005:rsp_demux_005|                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                                                                                                                                 ; NIOSDuino_Core_mm_interconnect_0_rsp_demux_005         ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_rsp_mux:rsp_mux|                                                                          ; 177 (177)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (89)      ; 0 (0)             ; 88 (88)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                             ; NIOSDuino_Core_mm_interconnect_0_rsp_mux               ; NIOSDuino_Core ;
;             |NIOSDuino_Core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                  ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 2 (2)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                     ; NIOSDuino_Core_mm_interconnect_0_rsp_mux_001           ; NIOSDuino_Core ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                        ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                  ; NIOSDuino_Core ;
;             |altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|                                                         ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                  ; NIOSDuino_Core ;
;             |altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|                                                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                  ; NIOSDuino_Core ;
;             |altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|                                                                  ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                  ; NIOSDuino_Core ;
;             |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                  ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 4 (4)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                  ; NIOSDuino_Core ;
;             |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                  ; NIOSDuino_Core ;
;             |altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|                                                                             ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                  ; NIOSDuino_Core ;
;             |altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|                                                                      ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 7 (7)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                  ; NIOSDuino_Core ;
;             |altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|                                                                        ; 14 (14)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 10 (10)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                  ; NIOSDuino_Core ;
;             |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|                                                              ; 189 (189)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 78 (78)           ; 93 (93)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                  ; NIOSDuino_Core ;
;             |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|                                                                ; 76 (76)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 7 (7)             ; 57 (57)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                  ; NIOSDuino_Core ;
;             |altera_avalon_sc_fifo:spi_flash_spi_control_port_agent_rsp_fifo|                                                           ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 5 (5)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_flash_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                  ; NIOSDuino_Core ;
;             |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                           ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 5 (5)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                  ; NIOSDuino_Core ;
;             |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                  ; NIOSDuino_Core ;
;             |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                                            ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 4 (4)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                  ; NIOSDuino_Core ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                      ; 18 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 8 (0)             ; 9 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser               ; NIOSDuino_Core ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 18 (14)     ; 16 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 8 (7)             ; 9 (8)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                         ; NIOSDuino_Core ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                          ; NIOSDuino_Core ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                          ; NIOSDuino_Core ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                      ; 11 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 5 (0)             ; 5 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser               ; NIOSDuino_Core ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 11 (7)      ; 10 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 5 (2)             ; 5 (5)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                         ; NIOSDuino_Core ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                          ; NIOSDuino_Core ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                          ; NIOSDuino_Core ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                      ; 12 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 5 (0)             ; 6 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser               ; NIOSDuino_Core ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 12 (8)      ; 10 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 5 (3)             ; 6 (6)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                         ; NIOSDuino_Core ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                          ; NIOSDuino_Core ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                          ; NIOSDuino_Core ;
;             |altera_avalon_st_handshake_clock_crosser:crosser|                                                                          ; 26 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 13 (0)            ; 9 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser               ; NIOSDuino_Core ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 26 (22)     ; 22 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 13 (10)           ; 9 (9)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                         ; NIOSDuino_Core ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                          ; NIOSDuino_Core ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                          ; NIOSDuino_Core ;
;             |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                                 ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                             ; NIOSDuino_Core ;
;             |altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                             ; NIOSDuino_Core ;
;             |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                       ; 13 (13)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 3 (3)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                                                                                          ; altera_merlin_master_translator                        ; NIOSDuino_Core ;
;             |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                                ; 13 (13)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 2 (2)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                                                                                   ; altera_merlin_master_translator                        ; NIOSDuino_Core ;
;             |altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                              ; NIOSDuino_Core ;
;             |altera_merlin_slave_agent:onchip_flash_0_csr_agent|                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                              ; NIOSDuino_Core ;
;             |altera_merlin_slave_agent:onchip_flash_0_data_agent|                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                              ; NIOSDuino_Core ;
;             |altera_merlin_slave_agent:pio_0_s1_agent|                                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                              ; NIOSDuino_Core ;
;             |altera_merlin_slave_agent:pio_1_s1_agent|                                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                              ; NIOSDuino_Core ;
;             |altera_merlin_slave_agent:pll_pll_slave_agent|                                                                             ; 4 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                              ; NIOSDuino_Core ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                       ; NIOSDuino_Core ;
;             |altera_merlin_slave_agent:sdram_controller_0_s1_agent|                                                                     ; 18 (10)     ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (10)      ; 0 (0)             ; 3 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                              ; NIOSDuino_Core ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                       ; NIOSDuino_Core ;
;             |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                              ; NIOSDuino_Core ;
;             |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                   ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                         ; NIOSDuino_Core ;
;             |altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|                                                    ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                         ; NIOSDuino_Core ;
;             |altera_merlin_slave_translator:onchip_flash_0_csr_translator|                                                              ; 39 (39)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 34 (34)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                         ; NIOSDuino_Core ;
;             |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                         ; NIOSDuino_Core ;
;             |altera_merlin_slave_translator:pio_0_s1_translator|                                                                        ; 38 (38)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 35 (35)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                         ; NIOSDuino_Core ;
;             |altera_merlin_slave_translator:pio_1_s1_translator|                                                                        ; 15 (15)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 10 (10)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                         ; NIOSDuino_Core ;
;             |altera_merlin_slave_translator:pll_pll_slave_translator|                                                                   ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                         ; NIOSDuino_Core ;
;             |altera_merlin_slave_translator:spi_flash_spi_control_port_translator|                                                      ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 19 (19)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_flash_spi_control_port_translator                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                         ; NIOSDuino_Core ;
;             |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                      ; 9 (9)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 5 (5)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                         ; NIOSDuino_Core ;
;             |altera_merlin_slave_translator:timer_0_s1_translator|                                                                      ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 15 (15)           ; 4 (4)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                         ; NIOSDuino_Core ;
;             |altera_merlin_slave_translator:uart_0_s1_translator|                                                                       ; 17 (17)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 14 (14)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                         ; NIOSDuino_Core ;
;             |altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|                                                       ; 83 (83)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 81 (81)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                          ; altera_merlin_width_adapter                            ; NIOSDuino_Core ;
;             |altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|                                                       ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                          ; altera_merlin_width_adapter                            ; NIOSDuino_Core ;
;          |NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|                                                                                     ; 1178 (0)    ; 594 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 561 (0)      ; 69 (0)            ; 548 (0)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                                                                                        ; NIOSDuino_Core_nios2_qsys_0                            ; NIOSDuino_Core ;
;             |NIOSDuino_Core_nios2_qsys_0_cpu:cpu|                                                                                       ; 1178 (775)  ; 594 (322)                 ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 561 (430)    ; 69 (9)            ; 548 (336)        ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                    ; NIOSDuino_Core_nios2_qsys_0_cpu                        ; NIOSDuino_Core ;
;                |NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|                                ; 403 (87)    ; 272 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (7)      ; 60 (5)            ; 212 (75)         ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci                                                                                                                                                                                                                                                                            ; NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci              ; NIOSDuino_Core ;
;                   |NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|         ; 145 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (0)       ; 53 (0)            ; 43 (0)           ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper                                                                                                                                                                ; NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper    ; NIOSDuino_Core ;
;                      |NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk|        ; 52 (48)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 44 (41)           ; 5 (4)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk                                                      ; NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk     ; NIOSDuino_Core ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer3|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                ; work           ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer4|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                ; work           ;
;                      |NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_tck:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_tck|              ; 91 (87)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 9 (5)             ; 39 (39)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_tck:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_tck                                                            ; NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_tck        ; NIOSDuino_Core ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_tck:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                ; work           ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer2|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_tck:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                ; work           ;
;                      |sld_virtual_jtag_basic:NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_phy|                                           ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_phy                                                                                         ; sld_virtual_jtag_basic                                 ; work           ;
;                   |NIOSDuino_Core_nios2_qsys_0_cpu_nios2_avalon_reg:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_avalon_reg|               ; 13 (13)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 6 (6)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_avalon_reg:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_avalon_reg                                                                                                                                                                      ; NIOSDuino_Core_nios2_qsys_0_cpu_nios2_avalon_reg       ; NIOSDuino_Core ;
;                   |NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci_break:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci_break|                 ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci_break:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci_break                                                                                                                                                                        ; NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci_break        ; NIOSDuino_Core ;
;                   |NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci_debug:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci_debug|                 ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (0)             ; 7 (7)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci_debug:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci_debug                                                                                                                                                                        ; NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci_debug        ; NIOSDuino_Core ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci_debug:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                    ; altera_std_synchronizer                                ; work           ;
;                   |NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem|                       ; 114 (114)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 0 (0)             ; 49 (49)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem                                                                                                                                                                              ; NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem           ; NIOSDuino_Core ;
;                      |NIOSDuino_Core_nios2_qsys_0_cpu_ociram_sp_ram_module:NIOSDuino_Core_nios2_qsys_0_cpu_ociram_sp_ram|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem|NIOSDuino_Core_nios2_qsys_0_cpu_ociram_sp_ram_module:NIOSDuino_Core_nios2_qsys_0_cpu_ociram_sp_ram                                                                           ; NIOSDuino_Core_nios2_qsys_0_cpu_ociram_sp_ram_module   ; NIOSDuino_Core ;
;                         |altsyncram:the_altsyncram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem|NIOSDuino_Core_nios2_qsys_0_cpu_ociram_sp_ram_module:NIOSDuino_Core_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                             ; work           ;
;                            |altsyncram_0n61:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem|NIOSDuino_Core_nios2_qsys_0_cpu_ociram_sp_ram_module:NIOSDuino_Core_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                        ; work           ;
;                |NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_a_module:NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_a|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_a_module:NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_a                                                                                                                                                                                                                                                             ; NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_a_module ; NIOSDuino_Core ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_a_module:NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                             ; work           ;
;                      |altsyncram_s0c1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_a_module:NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                    ; altsyncram_s0c1                                        ; work           ;
;                |NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_b_module:NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_b|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_b_module:NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_b                                                                                                                                                                                                                                                             ; NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_b_module ; NIOSDuino_Core ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_b_module:NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                             ; work           ;
;                      |altsyncram_s0c1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_b_module:NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                    ; altsyncram_s0c1                                        ; work           ;
;          |NIOSDuino_Core_onchip_memory2_0:onchip_memory2_0|                                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                ; NIOSDuino_Core_onchip_memory2_0                        ; NIOSDuino_Core ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                             ; work           ;
;                |altsyncram_tkm1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tkm1:auto_generated                                                                                                                                                                                                                                                                                                                                       ; altsyncram_tkm1                                        ; work           ;
;          |NIOSDuino_Core_pio_0:pio_0|                                                                                                   ; 100 (100)   ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 32 (32)           ; 64 (64)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                                                                                      ; NIOSDuino_Core_pio_0                                   ; NIOSDuino_Core ;
;          |NIOSDuino_Core_pio_1:pio_1|                                                                                                   ; 30 (30)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 8 (8)             ; 16 (16)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1                                                                                                                                                                                                                                                                                                                                                                                                                      ; NIOSDuino_Core_pio_1                                   ; NIOSDuino_Core ;
;          |NIOSDuino_Core_pll:pll|                                                                                                       ; 12 (8)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (0)             ; 7 (5)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll                                                                                                                                                                                                                                                                                                                                                                                                                          ; NIOSDuino_Core_pll                                     ; NIOSDuino_Core ;
;             |NIOSDuino_Core_pll_altpll_bl92:sd1|                                                                                        ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|NIOSDuino_Core_pll_altpll_bl92:sd1                                                                                                                                                                                                                                                                                                                                                                                       ; NIOSDuino_Core_pll_altpll_bl92                         ; NIOSDuino_Core ;
;             |NIOSDuino_Core_pll_stdsync_sv6:stdsync2|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|NIOSDuino_Core_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                                                  ; NIOSDuino_Core_pll_stdsync_sv6                         ; NIOSDuino_Core ;
;                |NIOSDuino_Core_pll_dffpipe_l2c:dffpipe3|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|NIOSDuino_Core_pll_stdsync_sv6:stdsync2|NIOSDuino_Core_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                                                          ; NIOSDuino_Core_pll_dffpipe_l2c                         ; NIOSDuino_Core ;
;          |NIOSDuino_Core_sdram_controller_0:sdram_controller_0|                                                                         ; 339 (226)   ; 203 (117)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 136 (126)    ; 43 (2)            ; 160 (80)         ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                                                                                                                                                                                                            ; NIOSDuino_Core_sdram_controller_0                      ; NIOSDuino_Core ;
;             |NIOSDuino_Core_sdram_controller_0_input_efifo_module:the_NIOSDuino_Core_sdram_controller_0_input_efifo_module|             ; 134 (134)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 41 (41)           ; 83 (83)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|NIOSDuino_Core_sdram_controller_0_input_efifo_module:the_NIOSDuino_Core_sdram_controller_0_input_efifo_module                                                                                                                                                                                                                                                                              ; NIOSDuino_Core_sdram_controller_0_input_efifo_module   ; NIOSDuino_Core ;
;          |NIOSDuino_Core_spi_flash:spi_flash|                                                                                           ; 155 (155)   ; 121 (121)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 23 (23)           ; 98 (98)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_spi_flash:spi_flash                                                                                                                                                                                                                                                                                                                                                                                                              ; NIOSDuino_Core_spi_flash                               ; NIOSDuino_Core ;
;          |NIOSDuino_Core_timer_0:timer_0|                                                                                               ; 149 (149)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 21 (21)           ; 99 (99)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                                                  ; NIOSDuino_Core_timer_0                                 ; NIOSDuino_Core ;
;          |NIOSDuino_Core_uart_0:uart_0|                                                                                                 ; 155 (0)     ; 100 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 12 (0)            ; 88 (0)           ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_uart_0:uart_0                                                                                                                                                                                                                                                                                                                                                                                                                    ; NIOSDuino_Core_uart_0                                  ; NIOSDuino_Core ;
;             |NIOSDuino_Core_uart_0_regs:the_NIOSDuino_Core_uart_0_regs|                                                                 ; 54 (54)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 8 (8)             ; 29 (29)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_uart_0:uart_0|NIOSDuino_Core_uart_0_regs:the_NIOSDuino_Core_uart_0_regs                                                                                                                                                                                                                                                                                                                                                          ; NIOSDuino_Core_uart_0_regs                             ; NIOSDuino_Core ;
;             |NIOSDuino_Core_uart_0_rx:the_NIOSDuino_Core_uart_0_rx|                                                                     ; 67 (65)     ; 41 (39)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 4 (2)             ; 37 (37)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_uart_0:uart_0|NIOSDuino_Core_uart_0_rx:the_NIOSDuino_Core_uart_0_rx                                                                                                                                                                                                                                                                                                                                                              ; NIOSDuino_Core_uart_0_rx                               ; NIOSDuino_Core ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_uart_0:uart_0|NIOSDuino_Core_uart_0_rx:the_NIOSDuino_Core_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                          ; altera_std_synchronizer                                ; work           ;
;             |NIOSDuino_Core_uart_0_tx:the_NIOSDuino_Core_uart_0_tx|                                                                     ; 42 (42)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 30 (30)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_uart_0:uart_0|NIOSDuino_Core_uart_0_tx:the_NIOSDuino_Core_uart_0_tx                                                                                                                                                                                                                                                                                                                                                              ; NIOSDuino_Core_uart_0_tx                               ; NIOSDuino_Core ;
;          |altera_onchip_flash:onchip_flash_0|                                                                                           ; 561 (0)     ; 279 (0)                   ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 252 (0)      ; 4 (0)             ; 305 (0)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_onchip_flash                                    ; NIOSDuino_Core ;
;             |altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|                                                               ; 86 (86)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 1 (1)             ; 61 (61)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller                                                                                                                                                                                                                                                                                                                                                  ; altera_onchip_flash_avmm_csr_controller                ; NIOSDuino_Core ;
;             |altera_onchip_flash_avmm_data_controller:avmm_data_controller|                                                             ; 475 (411)   ; 247 (211)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 228 (200)    ; 3 (1)             ; 244 (209)        ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                                                                                                                                                                                                                                                                                                                                ; altera_onchip_flash_avmm_data_controller               ; NIOSDuino_Core ;
;                |altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker|                           ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker                                                                                                                                                                                                                                                   ; altera_onchip_flash_a_address_write_protection_check   ; NIOSDuino_Core ;
;                |altera_onchip_flash_convert_address:address_convertor|                                                                  ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor                                                                                                                                                                                                                                                                                          ; altera_onchip_flash_convert_address                    ; NIOSDuino_Core ;
;                |altera_onchip_flash_convert_sector:sector_convertor|                                                                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor                                                                                                                                                                                                                                                                                            ; altera_onchip_flash_convert_sector                     ; NIOSDuino_Core ;
;                |altera_std_synchronizer:stdsync_busy_clear|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear                                                                                                                                                                                                                                                                                                     ; altera_std_synchronizer                                ; work           ;
;                |altera_std_synchronizer:stdsync_busy|                                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy                                                                                                                                                                                                                                                                                                           ; altera_std_synchronizer                                ; work           ;
;                |lpm_shiftreg:ufm_data_shiftreg|                                                                                         ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg                                                                                                                                                                                                                                                                                                                 ; lpm_shiftreg                                           ; work           ;
;             |altera_onchip_flash_block:altera_onchip_flash_block|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                                                                                                                                                                                                                          ; altera_onchip_flash_block                              ; NIOSDuino_Core ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                ; NIOSDuino_Core ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                              ; NIOSDuino_Core ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                              ; NIOSDuino_Core ;
;          |altera_reset_controller:rst_controller_002|                                                                                   ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 2 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                ; NIOSDuino_Core ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                              ; NIOSDuino_Core ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                ; NIOSDuino_Core ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |Core_Test|NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                              ; NIOSDuino_Core ;
;    |sld_hub:auto_hub|                                                                                                                   ; 166 (1)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (1)       ; 18 (0)            ; 67 (0)           ; 0          ; |Core_Test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 165 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 18 (0)            ; 67 (0)           ; 0          ; |Core_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                            ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 165 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 18 (0)            ; 67 (0)           ; 0          ; |Core_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                        ; alt_sld_fab                                            ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 165 (7)     ; 85 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (1)       ; 18 (4)            ; 67 (0)           ; 0          ; |Core_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab                                ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 160 (0)     ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (0)       ; 14 (0)            ; 67 (0)           ; 0          ; |Core_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                      ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 160 (116)   ; 79 (51)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (63)      ; 14 (12)           ; 67 (42)          ; 0          ; |Core_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                           ; sld_jtag_hub                                           ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; 0          ; |Core_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                   ; sld_rom_sr                                             ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; 0          ; |Core_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                 ; sld_shadow_jsm                                         ; altera_sld     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; VS[0]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VS[1]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VS[2]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VS_EN          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_clk_clk  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; flash_MOSI     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; flash_SCLK     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; uart_txd       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_dq[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; flash_SS_n     ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; pio_export[0]  ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pio_export[1]  ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; pio_export[2]  ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; pio_export[3]  ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pio_export[4]  ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pio_export[5]  ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pio_export[6]  ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pio_export[7]  ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; pio_export[8]  ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pio_export[9]  ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; pio_export[10] ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; pio_export[11] ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; pio_export[12] ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; pio_export[13] ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pio_export[14] ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; pio_export[15] ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; pio_export[16] ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pio_export[17] ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pio_export[18] ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pio_export[19] ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; pio_export[20] ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pio_export[21] ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; pio_export[22] ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pio_export[23] ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pio_export[24] ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pio_export[25] ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; pio_export[26] ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pio_export[27] ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pio_export[28] ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pio_export[29] ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; pio_export[30] ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; pio_export[31] ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; pi_export[0]   ; Bidir    ; --            ; (6) 873 ps    ; --                    ; --       ; --       ;
; pi_export[1]   ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
; pi_export[2]   ; Bidir    ; --            ; (6) 873 ps    ; --                    ; --       ; --       ;
; pi_export[3]   ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
; pi_export[4]   ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
; pi_export[5]   ; Bidir    ; --            ; (6) 873 ps    ; --                    ; --       ; --       ;
; pi_export[6]   ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
; CLK            ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; Reset          ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; flash_MISO     ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; uart_rxd       ; Input    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; sdram_dq[0]                                                                                                                                                                                                            ;                   ;         ;
; sdram_dq[1]                                                                                                                                                                                                            ;                   ;         ;
; sdram_dq[2]                                                                                                                                                                                                            ;                   ;         ;
; sdram_dq[3]                                                                                                                                                                                                            ;                   ;         ;
; sdram_dq[4]                                                                                                                                                                                                            ;                   ;         ;
; sdram_dq[5]                                                                                                                                                                                                            ;                   ;         ;
; sdram_dq[6]                                                                                                                                                                                                            ;                   ;         ;
; sdram_dq[7]                                                                                                                                                                                                            ;                   ;         ;
; sdram_dq[8]                                                                                                                                                                                                            ;                   ;         ;
; sdram_dq[9]                                                                                                                                                                                                            ;                   ;         ;
; sdram_dq[10]                                                                                                                                                                                                           ;                   ;         ;
; sdram_dq[11]                                                                                                                                                                                                           ;                   ;         ;
; sdram_dq[12]                                                                                                                                                                                                           ;                   ;         ;
; sdram_dq[13]                                                                                                                                                                                                           ;                   ;         ;
; sdram_dq[14]                                                                                                                                                                                                           ;                   ;         ;
; sdram_dq[15]                                                                                                                                                                                                           ;                   ;         ;
; flash_SS_n                                                                                                                                                                                                             ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|read_mux_out[7]                                                                                                           ; 1                 ; 6       ;
; pio_export[0]                                                                                                                                                                                                          ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[0]                                                                                                           ; 0                 ; 6       ;
; pio_export[1]                                                                                                                                                                                                          ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[1]                                                                                                           ; 1                 ; 6       ;
; pio_export[2]                                                                                                                                                                                                          ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[2]                                                                                                           ; 1                 ; 6       ;
; pio_export[3]                                                                                                                                                                                                          ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[3]                                                                                                           ; 0                 ; 6       ;
; pio_export[4]                                                                                                                                                                                                          ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[4]                                                                                                           ; 0                 ; 6       ;
; pio_export[5]                                                                                                                                                                                                          ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[5]                                                                                                           ; 0                 ; 6       ;
; pio_export[6]                                                                                                                                                                                                          ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[6]                                                                                                           ; 0                 ; 6       ;
; pio_export[7]                                                                                                                                                                                                          ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[7]                                                                                                           ; 1                 ; 6       ;
; pio_export[8]                                                                                                                                                                                                          ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[8]                                                                                                           ; 0                 ; 6       ;
; pio_export[9]                                                                                                                                                                                                          ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[9]                                                                                                           ; 1                 ; 6       ;
; pio_export[10]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[10]                                                                                                          ; 1                 ; 6       ;
; pio_export[11]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[11]                                                                                                          ; 1                 ; 6       ;
; pio_export[12]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[12]                                                                                                          ; 1                 ; 6       ;
; pio_export[13]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[13]                                                                                                          ; 0                 ; 6       ;
; pio_export[14]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[14]                                                                                                          ; 1                 ; 6       ;
; pio_export[15]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[15]                                                                                                          ; 1                 ; 6       ;
; pio_export[16]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[16]                                                                                                          ; 0                 ; 6       ;
; pio_export[17]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[17]                                                                                                          ; 0                 ; 6       ;
; pio_export[18]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[18]                                                                                                          ; 0                 ; 6       ;
; pio_export[19]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[19]                                                                                                          ; 1                 ; 6       ;
; pio_export[20]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[20]                                                                                                          ; 0                 ; 6       ;
; pio_export[21]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[21]                                                                                                          ; 1                 ; 6       ;
; pio_export[22]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[22]                                                                                                          ; 0                 ; 6       ;
; pio_export[23]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[23]                                                                                                          ; 0                 ; 6       ;
; pio_export[24]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[24]                                                                                                          ; 0                 ; 6       ;
; pio_export[25]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[25]                                                                                                          ; 1                 ; 6       ;
; pio_export[26]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[26]                                                                                                          ; 0                 ; 6       ;
; pio_export[27]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[27]                                                                                                          ; 0                 ; 6       ;
; pio_export[28]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[28]                                                                                                          ; 0                 ; 6       ;
; pio_export[29]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[29]                                                                                                          ; 1                 ; 6       ;
; pio_export[30]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[30]                                                                                                          ; 1                 ; 6       ;
; pio_export[31]                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|read_mux_out[31]                                                                                                          ; 1                 ; 6       ;
; pi_export[0]                                                                                                                                                                                                           ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|read_mux_out[0]                                                                                                           ; 1                 ; 6       ;
; pi_export[1]                                                                                                                                                                                                           ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|read_mux_out[1]                                                                                                           ; 0                 ; 6       ;
; pi_export[2]                                                                                                                                                                                                           ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|read_mux_out[2]                                                                                                           ; 1                 ; 6       ;
; pi_export[3]                                                                                                                                                                                                           ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|read_mux_out[3]                                                                                                           ; 0                 ; 6       ;
; pi_export[4]                                                                                                                                                                                                           ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|read_mux_out[4]                                                                                                           ; 0                 ; 6       ;
; pi_export[5]                                                                                                                                                                                                           ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|read_mux_out[5]                                                                                                           ; 1                 ; 6       ;
; pi_export[6]                                                                                                                                                                                                           ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|read_mux_out[6]                                                                                                           ; 0                 ; 6       ;
; CLK                                                                                                                                                                                                                    ;                   ;         ;
; Reset                                                                                                                                                                                                                  ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ; 0                 ; 6       ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                            ; 0                 ; 6       ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; 0                 ; 6       ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ; 0                 ; 6       ;
; flash_MISO                                                                                                                                                                                                             ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_spi_flash:spi_flash|MISO_reg~0                                                                                                        ; 0                 ; 6       ;
; uart_rxd                                                                                                                                                                                                               ;                   ;         ;
;      - NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_uart_0:uart_0|NIOSDuino_Core_uart_0_rx:the_NIOSDuino_Core_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~feeder ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Location               ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PIN_H6                 ; 60      ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PIN_H6                 ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_r:the_NIOSDuino_Core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3621:auto_generated|a_dpfifo_5b01:dpfifo|a_fefifo_1cf:fifo_state|_~2                                                                                                                                                                                                       ; LCCOMB_X20_Y15_N2      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_r721:auto_generated|a_dpfifo_tc01:dpfifo|a_fefifo_pdf:fifo_state|_~0                                                                                                                                                                                                       ; LCCOMB_X24_Y12_N30     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSDuino_Core_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y12_N4      ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSDuino_Core_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~5                                                                                                                                                                                                                                                                                               ; LCCOMB_X18_Y16_N26     ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSDuino_Core_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3                                                                                                                                                                                                                                                                                                  ; LCCOMB_X18_Y16_N8      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOSDuino_Core_jtag_uart_0_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                                                                                             ; LCCOMB_X18_Y16_N4      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                                                                    ; FF_X20_Y10_N3          ; 17      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|ien_AF~0                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X22_Y10_N16     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y12_N8      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                                                                     ; FF_X22_Y10_N21         ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|rvalid~1                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y14_N6      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y15_N0      ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y4_N14      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X22_Y8_N16      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y8_N22      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_003|update_grant~2                                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y8_N16      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                    ; LCCOMB_X19_Y9_N30      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_004|update_grant~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X19_Y9_N22      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~4                                                                                                                                                                                                                                                    ; LCCOMB_X17_Y6_N14      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X20_Y6_N0       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y5_N30      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_006|update_grant~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X23_Y9_N6       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                    ; LCCOMB_X18_Y7_N6       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y8_N10      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                    ; LCCOMB_X17_Y7_N26      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_009|update_grant~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X16_Y7_N20      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                    ; LCCOMB_X22_Y7_N0       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_012|src_data[39]                                                                                                                                                                                                                                                                                          ; LCCOMB_X22_Y7_N28      ; 23      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|NIOSDuino_Core_mm_interconnect_0_cmd_mux_001:cmd_mux_012|update_grant~3                                                                                                                                                                                                                                                                                        ; LCCOMB_X22_Y4_N6       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                ; LCCOMB_X19_Y8_N4       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                         ; LCCOMB_X18_Y11_N20     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X24_Y8_N28      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y5_N14      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem_used[1]~4                                                                                                                                                                                                                                                                                               ; LCCOMB_X18_Y5_N2       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                              ; LCCOMB_X27_Y17_N20     ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                                                                                                                           ; LCCOMB_X28_Y17_N16     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                                                                                                                           ; LCCOMB_X28_Y17_N2      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                                                                                                                           ; LCCOMB_X28_Y17_N12     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                                                                                                                           ; LCCOMB_X28_Y17_N6      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                                                                                                                           ; LCCOMB_X28_Y17_N24     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                                                                                                                           ; LCCOMB_X28_Y17_N26     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                                                                                                                           ; LCCOMB_X28_Y17_N20     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                                                                                                                           ; LCCOMB_X28_Y17_N22     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                             ; LCCOMB_X28_Y17_N0      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X25_Y10_N14     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X25_Y10_N28     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X27_Y10_N8      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X27_Y10_N18     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X27_Y10_N28     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X25_Y9_N20      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X27_Y17_N18     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]~5                                                                                                                                                                                                                                                                                       ; LCCOMB_X25_Y9_N28      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_flash_spi_control_port_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X22_Y4_N22      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X18_Y8_N8       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y7_N12      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                     ; LCCOMB_X19_Y6_N24      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y5_N30      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y5_N2       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                         ; LCCOMB_X19_Y5_N8       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|comb~0                                                                                                                                                                                                                                                                                                   ; LCCOMB_X27_Y10_N2      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|rp_valid                                                                                                                                                                                                                                                                                                 ; LCCOMB_X27_Y10_N16     ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|data_reg[6]~0                                                                                                                                                                                                                                                                              ; LCCOMB_X25_Y8_N4       ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                    ; FF_X25_Y8_N7           ; 75      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X9_Y7_N4        ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                              ; FF_X13_Y8_N5           ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X7_Y8_N0        ; 60      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                                           ; FF_X7_Y6_N17           ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                                       ; FF_X7_Y6_N21           ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X18_Y6_N30      ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk|jxuir                  ; FF_X23_Y19_N17         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X23_Y15_N0      ; 5       ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X22_Y15_N22     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 ; LCCOMB_X23_Y15_N2      ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X22_Y15_N0      ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X20_Y19_N23         ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_tck:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_tck|sr[33]~29                    ; LCCOMB_X19_Y20_N12     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_tck:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_tck|sr[36]~21                    ; LCCOMB_X19_Y20_N6      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_tck:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_tck|sr[8]~13                     ; LCCOMB_X20_Y19_N10     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_phy|virtual_state_sdr~0                                       ; LCCOMB_X20_Y19_N16     ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper:the_NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOSDuino_Core_nios2_qsys_0_cpu_debug_slave_phy|virtual_state_uir~0                                       ; LCCOMB_X20_Y19_N28     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_avalon_reg:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                        ; LCCOMB_X20_Y11_N18     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci_break:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[23]~1                                                                                                                      ; LCCOMB_X22_Y15_N28     ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[0]~13                                                                                                                                  ; LCCOMB_X23_Y15_N24     ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                               ; LCCOMB_X23_Y13_N28     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                 ; LCCOMB_X23_Y13_N26     ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                   ; FF_X20_Y9_N5           ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                                      ; FF_X11_Y4_N17          ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                     ; FF_X4_Y7_N11           ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|R_src1~19                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X7_Y6_N4        ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X4_Y4_N0        ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X9_Y8_N22       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X7_Y7_N22       ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                                              ; FF_X7_Y6_N9            ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[6]~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y5_N6       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X11_Y5_N22      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X12_Y5_N14      ; 27      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_onchip_memory2_0:onchip_memory2_0|wren~0                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X23_Y9_N8       ; 32      ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|always2~2                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X11_Y3_N6       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[0]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X10_Y4_N3           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[10]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X9_Y2_N7            ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[11]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X9_Y2_N3            ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[12]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X9_Y2_N15           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[13]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X9_Y2_N19           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[14]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X16_Y1_N3           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[15]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X16_Y1_N7           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[16]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X16_Y1_N11          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[17]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X16_Y1_N23          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[18]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X16_Y1_N27          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[19]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X16_Y1_N31          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[1]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X10_Y4_N23          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[20]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X16_Y1_N19          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[21]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X16_Y1_N15          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[22]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X17_Y8_N19          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[23]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X17_Y8_N7           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[24]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X17_Y8_N11          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[25]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X17_Y8_N31          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[26]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X17_Y8_N27          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[27]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X17_Y8_N15          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[28]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X17_Y8_N3           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[29]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X17_Y8_N23          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[2]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X10_Y4_N11          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[30]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X10_Y4_N15          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[31]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X9_Y2_N31           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[3]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X10_Y4_N31          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[4]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X10_Y4_N19          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[5]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X10_Y4_N7           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[6]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X10_Y4_N27          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[7]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X9_Y2_N27           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[8]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X9_Y2_N23           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|data_dir[9]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X9_Y2_N11           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_0:pio_0|wr_strobe~1                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y7_N18      ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|always2~1                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X22_Y6_N26      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|data_dir[0]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X9_Y3_N15           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|data_dir[1]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X9_Y3_N19           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|data_dir[2]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X9_Y3_N23           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|data_dir[3]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X9_Y3_N11           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|data_dir[4]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X9_Y3_N31           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|data_dir[5]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X9_Y3_N27           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|data_dir[6]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X9_Y3_N7            ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|data_dir[7]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X9_Y3_N3            ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pio_1:pio_1|wr_strobe~3                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y6_N16      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|NIOSDuino_Core_pll_altpll_bl92:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                                                                                                                        ; PLL_1                  ; 2286    ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|NIOSDuino_Core_pll_altpll_bl92:sd1|wire_pll7_locked                                                                                                                                                                                                                                                                                                                                        ; PLL_1                  ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|prev_reset                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X20_Y5_N1           ; 2       ; Async. clear                          ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|NIOSDuino_Core_sdram_controller_0_input_efifo_module:the_NIOSDuino_Core_sdram_controller_0_input_efifo_module|entry_0[40]~0                                                                                                                                                                                                                                  ; LCCOMB_X27_Y5_N28      ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|NIOSDuino_Core_sdram_controller_0_input_efifo_module:the_NIOSDuino_Core_sdram_controller_0_input_efifo_module|entry_1[40]~0                                                                                                                                                                                                                                  ; LCCOMB_X27_Y5_N26      ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|Selector27~5                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X29_Y8_N26      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|Selector34~2                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X29_Y7_N2       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|Selector89~0                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X29_Y7_N16      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|WideOr16~0                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y7_N20      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|active_rnw~3                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X29_Y8_N22      ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_state.000000010                                                                                                                                                                                                                                                                                                                                            ; FF_X28_Y8_N1           ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_state.000010000                                                                                                                                                                                                                                                                                                                                            ; FF_X27_Y7_N3           ; 41      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|m_state.001000000                                                                                                                                                                                                                                                                                                                                            ; FF_X29_Y7_N21          ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe                                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X31_Y20_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X31_Y19_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X31_Y11_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X31_Y12_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X31_Y22_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X31_Y17_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X31_Y22_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X31_Y20_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X31_Y19_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X31_Y20_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X31_Y20_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X31_Y21_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X31_Y19_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X31_Y21_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X31_Y11_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X31_Y12_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_spi_flash:spi_flash|always11~0                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X18_Y2_N20      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_spi_flash:spi_flash|always6~0                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X17_Y4_N24      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_spi_flash:spi_flash|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y3_N18      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_spi_flash:spi_flash|endofpacketvalue_wr_strobe~0                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y3_N4       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_spi_flash:spi_flash|p1_slowcount~1                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X18_Y2_N26      ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_spi_flash:spi_flash|shift_reg[7]~2                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X18_Y2_N30      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_spi_flash:spi_flash|slaveselect_wr_strobe~0                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X20_Y3_N22      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_spi_flash:spi_flash|transmitting~1                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X18_Y2_N22      ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_spi_flash:spi_flash|write_tx_holding                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y2_N20      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X12_Y4_N12      ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X12_Y4_N8       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_timer_0:timer_0|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X11_Y3_N16      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_timer_0:timer_0|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X11_Y3_N4       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_timer_0:timer_0|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X11_Y3_N10      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_timer_0:timer_0|snap_strobe~2                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X11_Y3_N22      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_uart_0:uart_0|NIOSDuino_Core_uart_0_regs:the_NIOSDuino_Core_uart_0_regs|control_wr_strobe                                                                                                                                                                                                                                                                                                          ; LCCOMB_X15_Y7_N2       ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_uart_0:uart_0|NIOSDuino_Core_uart_0_rx:the_NIOSDuino_Core_uart_0_rx|got_new_char                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X12_Y11_N18     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_uart_0:uart_0|NIOSDuino_Core_uart_0_rx:the_NIOSDuino_Core_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0                                                                                                                                                                                                                                                                       ; LCCOMB_X11_Y11_N10     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_uart_0:uart_0|NIOSDuino_Core_uart_0_tx:the_NIOSDuino_Core_uart_0_tx|always4~0                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X13_Y15_N18     ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_uart_0:uart_0|NIOSDuino_Core_uart_0_tx:the_NIOSDuino_Core_uart_0_tx|tx_wr_strobe_onset~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X15_Y7_N0       ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_uart_0:uart_0|NIOSDuino_Core_uart_0_tx:the_NIOSDuino_Core_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~1                                                                                                                                                                                                                                                                ; LCCOMB_X16_Y11_N20     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[20]~1                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y10_N16     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[3]~1                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y10_N20     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg2                                                                                                                                                                                                                                                                                                       ; FF_X14_Y16_N9          ; 192     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Equal2~0                                                                                                                                                                                                                                                                                                         ; LCCOMB_X17_Y14_N24     ; 57      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always9~0                                                                                                                                                                                                                                                                                                        ; LCCOMB_X14_Y18_N14     ; 2       ; Async. clear                          ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[0]~3                                                                                                                                                                                                                                                                                         ; LCCOMB_X12_Y16_N6      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[2]~6                                                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y16_N20     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[0]~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X18_Y15_N18     ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~31                                                                                                                                                                                                                                                                                                   ; LCCOMB_X18_Y15_N16     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[15]~2                                                                                                                                                                                                                                                                                       ; LCCOMB_X15_Y14_N2      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE                                                                                                                                                                                                                                                                                       ; FF_X15_Y14_N27         ; 45      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_SETUP                                                                                                                                                                                                                                                                                      ; FF_X15_Y16_N23         ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[0]~6                                                                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y18_N4      ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE                                                                                                                                                                                                                                                                                     ; FF_X14_Y18_N23         ; 32      ; Async. clear                          ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_WRITE                                                                                                                                                                                                                                                                                    ; FF_X15_Y15_N19         ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~24                                                                                                                                                                                                                                                                                                   ; LCCOMB_X15_Y17_N20     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc                                                                                                                                                                                                                                                                                                                        ; UNVM_X0_Y11_N40        ; 2       ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                                                                                            ; FF_X16_Y18_N1          ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                             ; FF_X16_Y18_N17         ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                             ; FF_X16_Y18_N17         ; 1232    ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                     ; FF_X16_Y5_N17          ; 57      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X27_Y15_N10     ; 6       ; Async. clear                          ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                         ; FF_X27_Y15_N9          ; 234     ; Async. clear                          ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; Reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; PIN_D7                 ; 4       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; JTAG_X10_Y11_N0        ; 171     ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; JTAG_X10_Y11_N0        ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                     ; FF_X18_Y18_N21         ; 59      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                                                                          ; LCCOMB_X17_Y20_N28     ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                                                            ; LCCOMB_X17_Y20_N22     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                          ; LCCOMB_X17_Y19_N14     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                                                                             ; LCCOMB_X18_Y20_N26     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                                                                                                                                             ; LCCOMB_X18_Y18_N6      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                                                                                                                                              ; LCCOMB_X18_Y19_N10     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16                                                                                                                               ; LCCOMB_X18_Y20_N28     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19                                                                                                                               ; LCCOMB_X18_Y20_N4      ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                                                                                                                  ; LCCOMB_X18_Y20_N24     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                                                                        ; LCCOMB_X18_Y18_N2      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                                                                                                                      ; LCCOMB_X18_Y18_N14     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~19                                                                                                                       ; LCCOMB_X20_Y19_N4      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~22                                                                                                                  ; LCCOMB_X19_Y19_N4      ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~23                                                                                                                  ; LCCOMB_X19_Y19_N30     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; FF_X18_Y17_N23         ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; FF_X18_Y17_N19         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                          ; FF_X18_Y17_N3          ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                          ; FF_X18_Y18_N17         ; 50      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                   ; LCCOMB_X18_Y17_N30     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                         ; FF_X17_Y17_N9          ; 32      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                       ; LCCOMB_X18_Y20_N16     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                     ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK                                                                                                                                                                                      ; PIN_H6             ; 60      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|NIOSDuino_Core_pll_altpll_bl92:sd1|wire_pll7_clk[0]                                                    ; PLL_1              ; 2286    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|prev_reset                                                                                             ; FF_X20_Y5_N1       ; 2       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always9~0                    ; LCCOMB_X14_Y18_N14 ; 2       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE ; FF_X14_Y18_N23     ; 32      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc                                    ; UNVM_X0_Y11_N40    ; 2       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; FF_X16_Y18_N17     ; 1232    ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller_002|merged_reset~0                                                                     ; LCCOMB_X27_Y15_N10 ; 6       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; FF_X27_Y15_N9      ; 234     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                             ; JTAG_X10_Y11_N0    ; 171     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_r:the_NIOSDuino_Core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3621:auto_generated|a_dpfifo_5b01:dpfifo|altsyncram_1tn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None ; M9K_X26_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_jtag_uart_0:jtag_uart_0|NIOSDuino_Core_jtag_uart_0_scfifo_w:the_NIOSDuino_Core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_r721:auto_generated|a_dpfifo_tc01:dpfifo|altsyncram_h0o1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None ; M9K_X26_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_ocimem|NIOSDuino_Core_nios2_qsys_0_cpu_ociram_sp_ram_module:NIOSDuino_Core_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X26_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_a_module:NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X8_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_b_module:NIOSDuino_Core_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X8_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tkm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                      ; AUTO ; Single Port      ; Single Clock ; 8192         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 262144 ; 8192                        ; 32                          ; --                          ; --                          ; 262144              ; 32   ; None ; M9K_X26_Y17_N0, M9K_X8_Y4_N0, M9K_X5_Y5_N0, M9K_X26_Y12_N0, M9K_X5_Y2_N0, M9K_X5_Y9_N0, M9K_X8_Y8_N0, M9K_X26_Y18_N0, M9K_X26_Y1_N0, M9K_X5_Y8_N0, M9K_X8_Y1_N0, M9K_X26_Y9_N0, M9K_X26_Y3_N0, M9K_X26_Y11_N0, M9K_X8_Y3_N0, M9K_X26_Y15_N0, M9K_X26_Y20_N0, M9K_X26_Y10_N0, M9K_X26_Y4_N0, M9K_X8_Y5_N0, M9K_X26_Y22_N0, M9K_X26_Y7_N0, M9K_X26_Y6_N0, M9K_X5_Y7_N0, M9K_X5_Y6_N0, M9K_X26_Y23_N0, M9K_X26_Y19_N0, M9K_X26_Y2_N0, M9K_X26_Y21_N0, M9K_X8_Y9_N0, M9K_X26_Y8_N0, M9K_X26_Y5_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 6,361 / 27,275 ( 23 % ) ;
; C16 interconnects     ; 64 / 1,240 ( 5 % )      ;
; C4 interconnects      ; 3,665 / 20,832 ( 18 % ) ;
; Direct links          ; 811 / 27,275 ( 3 % )    ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 2,064 / 8,064 ( 26 % )  ;
; R24 interconnects     ; 120 / 1,320 ( 9 % )     ;
; R4 interconnects      ; 4,392 / 28,560 ( 15 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.66) ; Number of LABs  (Total = 324) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 13                            ;
; 2                                           ; 6                             ;
; 3                                           ; 6                             ;
; 4                                           ; 9                             ;
; 5                                           ; 4                             ;
; 6                                           ; 6                             ;
; 7                                           ; 8                             ;
; 8                                           ; 11                            ;
; 9                                           ; 8                             ;
; 10                                          ; 11                            ;
; 11                                          ; 7                             ;
; 12                                          ; 11                            ;
; 13                                          ; 16                            ;
; 14                                          ; 28                            ;
; 15                                          ; 49                            ;
; 16                                          ; 131                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.31) ; Number of LABs  (Total = 324) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 203                           ;
; 1 Clock                            ; 292                           ;
; 1 Clock enable                     ; 117                           ;
; 1 Sync. clear                      ; 18                            ;
; 1 Sync. load                       ; 35                            ;
; 2 Async. clears                    ; 20                            ;
; 2 Clock enables                    ; 48                            ;
; 2 Clocks                           ; 14                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.65) ; Number of LABs  (Total = 324) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 9                             ;
; 3                                            ; 3                             ;
; 4                                            ; 5                             ;
; 5                                            ; 1                             ;
; 6                                            ; 6                             ;
; 7                                            ; 5                             ;
; 8                                            ; 8                             ;
; 9                                            ; 3                             ;
; 10                                           ; 3                             ;
; 11                                           ; 3                             ;
; 12                                           ; 5                             ;
; 13                                           ; 5                             ;
; 14                                           ; 12                            ;
; 15                                           ; 6                             ;
; 16                                           ; 17                            ;
; 17                                           ; 10                            ;
; 18                                           ; 10                            ;
; 19                                           ; 16                            ;
; 20                                           ; 21                            ;
; 21                                           ; 18                            ;
; 22                                           ; 26                            ;
; 23                                           ; 20                            ;
; 24                                           ; 14                            ;
; 25                                           ; 20                            ;
; 26                                           ; 12                            ;
; 27                                           ; 15                            ;
; 28                                           ; 15                            ;
; 29                                           ; 13                            ;
; 30                                           ; 4                             ;
; 31                                           ; 5                             ;
; 32                                           ; 10                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.51) ; Number of LABs  (Total = 324) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 18                            ;
; 2                                               ; 11                            ;
; 3                                               ; 13                            ;
; 4                                               ; 17                            ;
; 5                                               ; 22                            ;
; 6                                               ; 25                            ;
; 7                                               ; 39                            ;
; 8                                               ; 32                            ;
; 9                                               ; 25                            ;
; 10                                              ; 23                            ;
; 11                                              ; 17                            ;
; 12                                              ; 25                            ;
; 13                                              ; 9                             ;
; 14                                              ; 12                            ;
; 15                                              ; 5                             ;
; 16                                              ; 24                            ;
; 17                                              ; 4                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.69) ; Number of LABs  (Total = 324) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 3                             ;
; 3                                            ; 9                             ;
; 4                                            ; 8                             ;
; 5                                            ; 5                             ;
; 6                                            ; 12                            ;
; 7                                            ; 11                            ;
; 8                                            ; 8                             ;
; 9                                            ; 7                             ;
; 10                                           ; 10                            ;
; 11                                           ; 10                            ;
; 12                                           ; 11                            ;
; 13                                           ; 19                            ;
; 14                                           ; 17                            ;
; 15                                           ; 16                            ;
; 16                                           ; 21                            ;
; 17                                           ; 15                            ;
; 18                                           ; 10                            ;
; 19                                           ; 21                            ;
; 20                                           ; 15                            ;
; 21                                           ; 13                            ;
; 22                                           ; 9                             ;
; 23                                           ; 10                            ;
; 24                                           ; 14                            ;
; 25                                           ; 9                             ;
; 26                                           ; 3                             ;
; 27                                           ; 5                             ;
; 28                                           ; 10                            ;
; 29                                           ; 2                             ;
; 30                                           ; 4                             ;
; 31                                           ; 2                             ;
; 32                                           ; 4                             ;
; 33                                           ; 5                             ;
; 34                                           ; 2                             ;
; 35                                           ; 0                             ;
; 36                                           ; 0                             ;
; 37                                           ; 3                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 87           ; 35           ; 87           ; 0            ; 0            ; 91        ; 87           ; 0            ; 91        ; 91        ; 0            ; 83           ; 0            ; 0            ; 60           ; 0            ; 83           ; 60           ; 0            ; 0            ; 0            ; 83           ; 0            ; 0            ; 0            ; 0            ; 0            ; 91        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 56           ; 4            ; 91           ; 91           ; 0         ; 4            ; 91           ; 0         ; 0         ; 91           ; 8            ; 91           ; 91           ; 31           ; 91           ; 8            ; 31           ; 91           ; 91           ; 91           ; 8            ; 91           ; 91           ; 91           ; 91           ; 91           ; 0         ; 91           ; 91           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; VS[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VS[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VS[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VS_EN               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk_clk       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; flash_MOSI          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; flash_SCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_txd            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; flash_SS_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[16]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[17]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[18]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[19]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[20]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[21]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[22]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[23]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[24]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[25]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[26]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[27]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[28]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[29]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[30]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio_export[31]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pi_export[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pi_export[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pi_export[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pi_export[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pi_export[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pi_export[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pi_export[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Reset               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; flash_MISO          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rxd            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; Off                    ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Warning (20031): Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space.
Info (119006): Selected device 10M08SAU169C8G for design "Core_Test"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (15537): Implemented PLL "NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|NIOSDuino_Core_pll_altpll_bl92:sd1|pll7" as MAX 10 PLL type, but with critical warnings File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/niosduino_core_pll.v Line: 150
    Critical Warning (15556): Input frequency of PLL "NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|NIOSDuino_Core_pll_altpll_bl92:sd1|pll7" must be in the frequency range of 12.0 MHz to 26.01 MHz for locking File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/niosduino_core_pll.v Line: 150
    Info (15099): Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|NIOSDuino_Core_pll_altpll_bl92:sd1|wire_pll7_clk[0] port File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/niosduino_core_pll.v Line: 150
    Info (15099): Implementing clock multiplication of 25, clock division of 6, and phase shift of -90 degrees (-5000 ps) for NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|NIOSDuino_Core_pll_altpll_bl92:sd1|wire_pll7_clk[1] port File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/niosduino_core_pll.v Line: 150
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (16562): Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SAU169C8GES is compatible
    Info (176445): Device 10M04SAU169C8G is compatible
    Info (176445): Device 10M16SAU169C8G is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location E7
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location C4
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location C5
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'c:/users/leonb/documents/vhdplus/projects/core_test/db/ip/niosduino_core/submodules/niosduino_core_nios2_qsys_0_cpu.sdc'
Info (332104): Reading SDC File: 'c:/users/leonb/documents/vhdplus/projects/core_test/db/ip/niosduino_core/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c:/users/leonb/documents/vhdplus/projects/core_test/db/ip/niosduino_core/submodules/altera_onchip_flash.sdc'
Info (332104): Reading SDC File: 'c:/users/leonb/documents/vhdplus/projects/core_test/db/ip/niosduino_core/submodules/altera_reset_controller.sdc'
Warning (332060): Node: CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|drdout[0] is being clocked by CLK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: NIOSDuino_Processor1|u1|onchip_flash_0|altera_onchip_flash_block|ufm_block|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818
    Warning (332056): Node: NIOSDuino_Processor1|u1|pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333
    Warning (332056): Node: NIOSDuino_Processor1|u1|pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLK~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/Generated/Core_Test.vhd Line: 11
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|NIOSDuino_Core_pll_altpll_bl92:sd1|wire_pll7_clk[0] (placed in counter C1 of PLL_1) File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/niosduino_core_pll.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|NIOSDuino_Core_pll_altpll_bl92:sd1|wire_pll7_clk[1] (placed in counter C0 of PLL_1) File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/niosduino_core_pll.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc  File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/rtl/altera_onchip_flash_block.v Line: 147
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller_001|r_sync_rst  File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_waitrequest~2 File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/altera_onchip_flash_avmm_data_controller.v Line: 180
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|active_rnw~1 File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/niosduino_core_sdram_controller_0.v Line: 215
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|active_cs_n~0 File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/niosduino_core_sdram_controller_0.v Line: 212
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller_001|WideOr0~0 File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|W_rf_wren File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/niosduino_core_nios2_qsys_0_cpu.v Line: 3451
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|i_refs[0] File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/niosduino_core_sdram_controller_0.v Line: 356
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|i_refs[2] File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/niosduino_core_sdram_controller_0.v Line: 356
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_sdram_controller_0:sdram_controller_0|i_refs[1] File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/niosduino_core_sdram_controller_0.v Line: 356
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always9~0
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_nios2_qsys_0:nios2_qsys_0|NIOSDuino_Core_nios2_qsys_0_cpu:cpu|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci|NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci_debug:the_NIOSDuino_Core_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE  File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/altera_onchip_flash_avmm_data_controller.v Line: 195
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_xe_ye~0 File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/altera_onchip_flash_avmm_data_controller.v Line: 163
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector18~0 File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/altera_onchip_flash_avmm_data_controller.v Line: 603
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~21 File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/altera_onchip_flash_avmm_data_controller.v Line: 195
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~25 File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/altera_onchip_flash_avmm_data_controller.v Line: 194
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_waitrequest~2 File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/altera_onchip_flash_avmm_data_controller.v Line: 180
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~23 File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/altera_onchip_flash_avmm_data_controller.v Line: 195
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[12]~2 File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/altera_onchip_flash_avmm_data_controller.v Line: 597
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~25 File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/altera_onchip_flash_avmm_data_controller.v Line: 195
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector26~2 File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/altera_onchip_flash_avmm_data_controller.v Line: 603
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|csr_status_busy~0 File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/altera_onchip_flash_avmm_data_controller.v Line: 190
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_reset_controller:rst_controller_002|merged_reset~0  File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always9~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|prev_reset  File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/niosduino_core_pll.v Line: 274
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node NIOSDuino_Processor:NIOSDuino_Processor1|NIOSDuino_Core:u1|NIOSDuino_Core_pll:pll|readdata[0]~1 File: C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/db/ip/niosduino_core/submodules/niosduino_core_pll.v Line: 258
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 51 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 35 register duplicates
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 14% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 0.89 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:08
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/output_files/Core_Test.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 5912 megabytes
    Info: Processing ended: Wed Sep 23 19:15:38 2020
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:01:08


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/LeonB/Documents/VHDPlus/Projects/Core_Test/output_files/Core_Test.fit.smsg.


