
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//cc-13.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 2533260 heartbeat IPC: 3.94748 cumulative IPC: 3.94748 (Simulation time: 0 hr 0 min 43 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 5180720 heartbeat IPC: 3.77721 cumulative IPC: 3.86047 (Simulation time: 0 hr 1 min 34 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 7865503 heartbeat IPC: 3.72469 cumulative IPC: 3.81412 (Simulation time: 0 hr 2 min 28 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 10578042 heartbeat IPC: 3.68658 cumulative IPC: 3.78142 (Simulation time: 0 hr 3 min 20 sec) 

Warmup complete CPU 0 instructions: 40000003 cycles: 10578042 (Simulation time: 0 hr 3 min 20 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 34478683 heartbeat IPC: 0.418399 cumulative IPC: 0.418399 (Simulation time: 0 hr 5 min 1 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 58994113 heartbeat IPC: 0.407906 cumulative IPC: 0.413086 (Simulation time: 0 hr 6 min 37 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 82419374 heartbeat IPC: 0.42689 cumulative IPC: 0.417587 (Simulation time: 0 hr 7 min 59 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 105807044 heartbeat IPC: 0.427576 cumulative IPC: 0.42004 (Simulation time: 0 hr 9 min 30 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 129289951 heartbeat IPC: 0.425842 cumulative IPC: 0.421188 (Simulation time: 0 hr 11 min 3 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 151475753 heartbeat IPC: 0.450739 cumulative IPC: 0.425841 (Simulation time: 0 hr 12 min 32 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 173462147 heartbeat IPC: 0.454827 cumulative IPC: 0.429753 (Simulation time: 0 hr 13 min 51 sec) 
Heartbeat CPU 0 instructions: 120000003 cycles: 195603385 heartbeat IPC: 0.451646 cumulative IPC: 0.432373 (Simulation time: 0 hr 15 min 6 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 218631129 heartbeat IPC: 0.434259 cumulative IPC: 0.432582 (Simulation time: 0 hr 15 min 54 sec) 
Heartbeat CPU 0 instructions: 140000003 cycles: 241336592 heartbeat IPC: 0.440423 cumulative IPC: 0.433353 (Simulation time: 0 hr 16 min 45 sec) 
Finished CPU 0 instructions: 100000000 cycles: 230758550 cumulative IPC: 0.433353 (Simulation time: 0 hr 16 min 45 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.433353 instructions: 100000000 cycles: 230758550
cpu0_DTLB TOTAL     ACCESS:   25523803  HIT:   20483963  MISS:    5039840
cpu0_DTLB LOAD      ACCESS:   25323126  HIT:   20283286  MISS:    5039840
cpu0_DTLB RFO       ACCESS:     200677  HIT:     200677  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.7467 cycles
cpu0_DTLB MSHR FULL EVENTS: 334678 MSHR MERGE EVENTS: 256585
cpu0_ITLB TOTAL     ACCESS:   10413925  HIT:   10413925  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10413925  HIT:   10413925  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    5039840  HIT:    5032359  MISS:       7481
cpu0_STLB LOAD      ACCESS:    5039840  HIT:    5032359  MISS:       7481
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 218.723 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   20855155  HIT:   13245580  MISS:    7609575
cpu0_L1D LOAD      ACCESS:   20646458  HIT:   13043970  MISS:    7602488
cpu0_L1D RFO       ACCESS:     201216  HIT:     201216  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7481  HIT:        394  MISS:       7087
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 26.8314 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 812442
cpu0_L2C TOTAL     ACCESS:    7769944  HIT:    3875454  MISS:    3894482
cpu0_L2C LOAD      ACCESS:    7602488  HIT:    3708108  MISS:    3894380
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     160369  HIT:     160361  MISS:          8
cpu0_L2C TRANSLATION ACCESS:       7087  HIT:       6985  MISS:        102
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 31.4491 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    7788939  HIT:    3415624  MISS:     478856
LLC LOAD      ACCESS:    3894347  HIT:    3415492  MISS:     478855
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    3894490  HIT:         31  MISS:    3894459
LLC TRANSLATION ACCESS:        102  HIT:        101  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 85.9822 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     365153  ROW_BUFFER_MISS:     113703
 DBUS AVG_CONGESTED_CYCLE:    3.32258
 WQ ROW_BUFFER_HIT:         34  ROW_BUFFER_MISS:         72  FULL:          0


CPU 0 Branch Prediction Accuracy: 87.116% MPKI: 26.2103 Average ROB Occupancy at Mispredict: 18.9962
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 26.2103
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

