.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
100000000000000000
001000000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
001000000000000000
100000000000000000
100000000000000001
000000000000000100
000000000000001101
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
010000000000000000
000000000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000101000000000000000001000000001000000000
000000000000000000100010110000001001000000000000001000
000010000000000000000000000101100000000000001000000000
000001000000001101000010110000100000000000000000000000
000000000000001000000010100111100000000000001000000000
000000000000000111000100000000101011000000000000000000
000000000000000101000010100101100001000000001000000000
000000000000000000100100000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000010000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 2 11
000001000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000101000010100111000000000000001000000000
000000000000000000100100000000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000111100111000001000000001000000000
000000000000000000000000000000001111000000000000000000
000001000000100111100000000011000001000000001000000000
000000000000000111000000000000001101000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001000000000000000000000
000000000000000111100011100011000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000111000000000101100001000000001000000000
000000000000000000000011100000101001000000000000000000

.logic_tile 3 11
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000111100000000011000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000111100001101001001100111000000000
000000000000000000000100000000001100110011000000000000
000000000000000111100000000000001001001100111000000000
000000000000000000100000000000001100110011000000000000
000000000000000000000010000000001000001100111000000000
000000000000000000000011100000001011110011000000000000
000000000000001111000000000111101000001100111000000000
000000000000001111000000000000001101110011000000000000
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000101000010100111101000001100111000000000
000000000000000111100100000000101101110011000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010001
111000000000000000000000000011100000010110100000000000
100000000000000000000000000000000000010110100000000000
110000000000001000000000000101011101001011100100000000
110000000000000011000000000011011010001111000000000000
000000000000000101000000000000000000001111000000000000
000000000000000000100010010000001111001111000000000000
000000000000001000000000011000000000010110100000000000
000000000000000001000011001011000000101001010000000000
000000000000001000000011110000001100000011110000000000
000000000000000011000011000000010000000011110000000000
000000000000000000000111010101100000010110100000000000
000000000000000000000011010000100000010110100000000000
000000000000001000000000000000000001001111000000000000
000000000000001011000000000000001110001111000000000000

.logic_tile 2 12
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001001100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000101011010111001010000000001
000000000000001111000000000011001010110100010000000000
000000000000000000000111000000000000010110100000000100
000000000000000000000000001101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000011110000011110000000100
000000000000000000000100000000010000000011110000000000

.logic_tile 3 12
000000000000000111000010110000001001001100110000000000
000000000000001001000011100001001101110011000000010000
000000000000000000000110001001011000100010000000000000
000000000000000111000010101111111001001000100000000000
000000000000001001100111101011000001001100110000000000
000000000000000001000110101011001111110011000000000000
000000000000000101000010110000000000001111000000000000
000000000000000000000010000000001001001111000000000000
000000000000000011100011110111001101100010000000000000
000000000000000000100110001011011011000100010000000000
000000000000001000000000001101011101100000000000000000
000000000000000001000010011101001001000000000000000000
000000000000000011100000011001001110001000100000000000
000000000000000001100011010101011110010001000000000000
000000000000000000000111000101011000100010000000000000
000000000000000000000011110101101011000100010000000000

.logic_tile 4 12
000000000000000000000000010000001010000011110000000000
000000000000000000000010100000000000000011110000000100
000000000000000101100000000000001100000011110000000000
000010000000000000000000000000010000000011110000000000
000000000000001000000010000000011110000011110000000000
000000000000000101000000000000000000000011110000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001100001111000000000000
000001000000000000000000010000011100000011110000000000
000000000000000000000010010000010000000011110000000000
000000000000000001100110011101011101111111000000000000
000000000000001111100110010111101000111111110010000000
000000000000000000000000001000000000010110100000000000
000000000000010000000000001011000000101001010000000000
000000000000001000000000000000001000000011110000000000
000000000000001001000000000000010000000011110000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001100000000000000000000
000000000000000000000011100000000000000000001000000000
000000000000000000000011100000001011000000000000000000
000000000000000011100111010011100000000000001000000000
000000000000000000100111110000101011000000000000000000
000000000000000000000111000011000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000011100000010001100000000000001000000000
000000000000000000100011110000101101000000000000000000
000000000000000000000111000000000001000000001000000000
000000000000000000000100000000001010000000000000000000
000000001100000000000000000111000000000000001000000000
000000000000000000000000000000101101000000000000000000

.logic_tile 8 12
000000000000000111100000000011000000000000001000000000
000000000000000111000000000000100000000000000000001000
000000000000000111000000000000000001000000001000000000
000000000000000000000011110000001111000000000000000000
000000000000000111000000000101000001000000001000000000
000000000000000000000011100000101001000000000000000000
000000100000000011100000000001000000000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000111100000000001000000001000000000
000000100000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000001000000000000000000000001000000000000001000000000
000010000000000000000010000000001010000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000011110000101000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000001000000000111000000000111000001000000001000000000
000010000000000000000000000000001100000000000000001000
000000000000000111100000000011000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000001000000111010001100000000000001000000000
000000000000000011000011010000001110000000000000000000
000000000000001101000011110111100001000000001000000000
000000000000000011000010100000001101000000000000000000
000000000000001111000110110001000001000000001000000000
000000000000000111000010100000001101000000000000000000
000000000000000101100110110111100001000000001000000000
000000000000000000000011010000101111000000000000000000

.logic_tile 13 12
000000000000000111000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000111100011100011100000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000000111100000000001101001110011001000000000
000000000000000000000011100000001000001100110000000000
000000000000000111100000000101101001110011001000000000
000000000000000001000000000000001001001100110000000000
000000000000000000000000000001101000110011001010000000
000000000000000001000000000000001100001100110000000000
000000000000000000000000000101001000101010101000000000
000000000000000000000010000000000000101010100000000000
000001000000000000000000000001001000101010101000000000
000000000000000000000000000000000000101010100000000000
000000000000000000000000000101101000110011001000000000
000000000000000000000000000000001011001100110000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001100000000000000001000
000000000000000001100110000000011100110011001000000000
000000000000000000100110110000001101110011000010000000
000000000000000101000000000000001001001100111000000000
000000000000000000100000000000001001110011000000000000
000000000000000101000000000101101000001100111000000000
000000000000000000100000000000000000110011000000000000
000000000000000000000010100000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000101000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 2 13
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010100111101000101010101000000000
000000000000000000000100000000100000101010100000000000
000000000000000101000010100011101001110011001000000000
000000000000001101000000000000101100001100110000000000
000000000000000101000000000011001001110011001000000000
000000000000000000100000000000001101001100110000000000
000000000000000101000000000101101000101010101000000000
000000000000000000100010000000000000101010100000000000
000000000000000000000000000111001000101010101000000000
000000000000000000000010110000100000101010100000000000
000000000000000000000000000101101000101010101000000000
000000000000000000000010110000100000101010100000000000

.logic_tile 3 13
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000001000000000000111100000000000001000000000
000000000000000101000000000000001111000000000000000000
000000000100000111000110110101000000000000001000000000
000000000010000000100010100000101111000000000000000000
000000000000001101100110110101000001000000001000000000
000000000000001101000010100000101111000000000000000000
000000000000000000000010000011000001000000001000000000
000000000000000000000100000000101000000000000000000000
000000000000000000010011000101100001000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000111000111100101100000000000001000000000
000001000000000000100011110000101110000000000000000000
000000000000000111000000000101100001000000001000000000
000000000000001101100011100000101010000000000000000000

.logic_tile 4 13
000000000000000101000010100101100000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000110100101100000000000001000000000
000000000000000101000100000000101110000000000000000000
000000000000000111100010000001000000000000001000000000
000000000000100000100010100000001011000000000000000000
000000000000001001000010100111000001000000001000000000
000000000000000111000010100000101100000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000001001000000000101100000000000001000000000
000000000000000111100011010000001001000000000000000000
000000000000001000000110000101100001000000001000000000
000000000000001111000100000000101100000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 5 13
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000010000000000000101100000000000001000000000
000001000000000000000011110000101001000000000000010000
000000000110000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000

.logic_tile 8 13
000000100000000000000000000001100001000000001000000000
000001000000000000000000000000101111000000000000010000
000000000000000000000111100000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000010000000000000000001000111100001000000010
000000000110000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000001000011100000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000001000000100001000000010011101110110011001000000000
000000100001010000100011010000011001001100110000000100
000000000000000000000011100001100000000000001000000000
000000000000000000000000000000001011000000000000000000
000001000000000000000000000101000000000000001000000000
000010000000000000000000000000101111000000000000000000
000000000000000000000000010001000000000000001000000000
000000000000000000000011000000101101000000000000000000
000000001100000000000000000001100001000000001000000000
000000000000000111000000000000101111000000000000000000
000000000000000000000111000001000001000000001000000000
000000000000000000000111100000101110000000000000000000
000000001000000011100000000001100000000000001000000000
000000000000000000000011110000101000000000000000000000

.logic_tile 12 13
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000110000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000101100000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001000000000010111000000000000001000000000
000000000000000101000010100000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000

.logic_tile 13 13
000100000000000000000000000000001000110011001000000000
000000000000000000000000000000001100110011000000010000
000100000000000000000000000001101001110011001000000000
000000000000000111000000000000001101001100110000000000
000000000000000000000000000000001000111100001000000000
000000000100010000000000000000000000111100000000000000
000000001100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000110001101000000000000000000000000000000000000
000001001100000000000010000000011110110011000000000000
000010100000000000000000000000001111110011000000000000
000010000000000000000000010000000000000000000000000000
000000001010000000000011100000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000001000000000000000000000000000001000000000
000000000000000111000000000000001111000000000000001000
000001000000000000000000000001000000000000001000000000
000000100000000000000011100000000000000000000000000000
000000000000000111100010000011001000101010101000000000
000000000000000000100100000000100000101010100000000000
000000000000000000000000010111101001110011001000000000
000000000000000000000011010000101011001100110000000000
000000000000100000000010000111001001110011001000000000
000000000000000000000100000000101001001100110000000000
000000000000000000000000000111101001110011001000000000
000000000000000000000000000000001011001100110000000000
000000000000000000000111010000001000110011001000000000
000000000000000000000111010000001010110011000000000000
000000001110000111000011100101001001110011001000000000
000000000000000000100000000000101011001100110000000000

.logic_tile 16 13
000000000000000111100011110111000001000000001000000000
000000000000000000000010100000101111000000000000001000
000000000000001000000011110101000001000000001000000000
000000000000000101000010100000001100000000000000000000
000000000000000111000110100001000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000101100110100101000001000000001000000000
000000000000000111000000000000101010000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000101000111000101100001000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000000000000010111100001000000001000000000
000010000000000000000011010000001001000000000000000000
000000000000001000000111000101100000000000001000000000
000000000000000011000100000000101000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000010100000001000001100110000000000
000000000000000000000110100000001111110011000000010000
111000000000000000000010100001111011110000010100100001
100000000000001101000110100011001010110001110000000010
110010100000000000000010101101101101101001010100100001
010000000000000000000010111001101010010101100000000010
000000000000000011100010100101101100110100010110100000
000000000000000101100010110011001110110000110000000110
000000010000001001000000010000000000000000000000000000
000000010000000011000011110000000000000000000000000000
000000010000000000000000000101101010111000000110000000
000000010000000000000000001001011100111110000000100010
000000010000001000000110000101001101101001010100000000
000000010000100001000000001001101010010101100000100010
000000010000010000000000000101111011000111010100000000
000000010000100000000000000011011001000011110000100010

.logic_tile 2 14
000000000000000000000110000000001000101010100000000000
000000000000000000000000001101000000010101010000010000
111010100000000000000111110000011001001100110000000000
100001000000000000000111111001011010110011000000000000
110000000000000011100110100000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000001000000000001101001111101101010100100000
000000000000000001000000001011001001010100100000000010
000000010000000000000000010000011010000011110100000000
000000010000000000000011100000000000000011110000100011
000010011100000000000110000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000001001100110000000000
000000010000000000000000001001001010110011000000000000

.logic_tile 3 14
000000000000001000000000000001100000000000001000000000
000000000000000101000000000000001000000000000000010000
000000000000000101100000000000001000111100001000000000
000000000000000000100000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000001001111000000000000
000000010000000000000000000000001010001111000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000100101100011100101000000000000001000000000
000000000000000000000011110000001100000000000000010000
000000000000000000000111101001001000000000000000000000
000000000000000000000000001001101000001000000000000100
000000000000001000000000000000000000000000000000000000
000000000100001011000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000010000000000000111001001001001000000000000
000000010000100000000010000011111011000100000000100000
000000011100000000000000000000000000000010000010000110
000000010000000000000000000000000000000000000011100111

.logic_tile 5 14
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000000000000110100101100000000000001000000000
000000000000001001000000000000101001000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000010000000101011000000000000000000
000000000000000000000110100011100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000010000010000000000000111100001000000001000000000
000000010010000000000000000000001011000000000000000000
000000010000000000000010000000000000000000001000000000
000000010000000000000110010000001110000000000000000000
000000010000000000000111100011100000000000001000000000
000000010000001001000000000000100000000000000000000000
000000010010000000000000000111000000000000001000000000
000000010000000001000000000000100000000000000000000000

.ramt_tile 6 14
000000000001000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000011100101100000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000000011100000000101000001000000001000000000
000000000000010000100000000000101000000000000000000000
000010000000000000000011100011100000000000001000000000
000001100000000000000100000000101011000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001011000000000000101110000000000000000000
000001010000000000000000000001000001000000001000000000
000010010000000111000000000000101111000000000000000000
000000010001000000000011110011100000000000001000000000
000000010000000000000011010000100000000000000000000000
000000010000000000000000000001000001000000001000000000
000000010000101001000000000000101110000000000000000000
000000010000000111000111000011000000000000001000000000
000000010001000000000100000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100111000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001110000000000000000000
000000010000000000000000000111000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000001011100000000111100000000000001000000000
000000010000001011100000000000000000000000000000000000
000000010000000111100000000011100000000000001000000000
000000010000000111000010010000001011000000000000000000
000000010000000111000000000011100000000000001000000000
000000010000000111000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000001000000000
000000000000001001000000000000001000000000000000001000
000000000000000000000000000001100000000000001000000000
000000000001000000000010010000101101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000010000000001000011100011100001000000001000000000
000000010000000000000100000000101101000000000000000000
000000010000000000000010000000000001000000001000000000
000000010000000000000011110000001110000000000000000000
000000010000000000000111100111100001000000001000000000
000000010000000000000000000000101101000000000000000000
000000010000000000000010000111000000000000001000000000
000000010000001001000110010000101101000000000000000000

.logic_tile 10 14
000000000000000000000000000111000000000000001000000000
000000000001000000000000000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000111100000000111100000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000111000000000000101111000000000000000000
000000010000000000000111000101100001000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000111000000010000000001000000001000000000
000000010010000000000011100000001110000000000000000000
000011010000000000000010000011100001000000001000000000
000000010000000000000110000000001101000000000000000000
000001010000000000000011110111000001000000001000000000
000000110000000111000011100000101111000000000000000000

.logic_tile 11 14
000000000000000000000111100001000000000000001000000000
000000000001010000000000000000101100000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000010000000000000000000000000001000111100001000000001
000001100000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000010000000000000000000000000000
000000010001000000000011010000000000000000000000000000

.logic_tile 12 14
000000100000000000000000010000000000000000001000000000
000001000000000000000010010000001001000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000000000000000000000001000111100001000000000
000000000110000000000000000000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000010001000000000101100000000000001000000000
000000000000100000100000000000000000000000000000001000
000000000000000111000000000111100000000000001000000000
000000000000000000000011100000000000000000000000000000
000000000000000111000011100000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001000000000000111100000000000001000000000
000000000000001011000000000000101000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000111100001000000001000000000
000000010000000000000011100000101000000000000000000000
000000010000000000000000000111100001000000001000000000
000000010000000000000000000000101101000000000000000000
000000010000000001000111110101000000000000001000000000
000000010000000000100011100000000000000000000000000000

.logic_tile 15 14
000000000000100000000000000011101000110011001000000000
000000000000010000000011110000101001001100110000010000
000000000000000000000000000111001000101010101000000000
000000000000000000000011100000100000101010100000000000
000010000000000000000000000000001000111100001000000000
000001000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111000111111000101010100000000000
000000010000000000000100000000010000101010100000000000
000000010000010000000011100000000000000000000000000000
000000010001100000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000101100000000101000001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000010101000000000000001000000000
000000000100000101000010100000100000000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000000000000100000000001011000000000000000000
000010010000000000000000000101000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001011000000000000000000
000010010000000000000000000101000000000000001000000000
000001010100000000000000000000100000000000000000000000
000000110000000000000000000000000000000000001000000000
000000010000000000000000000000001011000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000101000110000000000001000000001000000000
000000000000000000000100000000001000000000000000001000
000000000000001101000000000101100000000000001000000000
000000001110001001000010100000001001000000000000000000
000000000000000000000000000101101001001100111000000000
000000000000000000000010100000101001110011000000000000
000000000000000111100010010101101001001100111000000000
000000000000000000100011100000001000110011000000000000
000000010000000000000010000001001001001100111000000000
000000010000000000000000000000001010110011000000000000
000000010000000000000000000101101001001100111000000000
000000010000000000000000000000101011110011000000100000
000000010000000000000000000101001001001100111000000000
000000010000000000000000000000101010110011000000000000
000000010000000000000000000101101000001100111000000000
000000010000000000000000000000001101110011000000000000

.logic_tile 2 15
000000000000000000000000010001100000000000001000000000
000000000000000000000011110000000000000000000000001000
000000000000000001100000000001000000000000001000000000
000000000000000000100000000000101101000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000011110000101110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000010000000000000010100011100000000000001000000000
000000010000000001000010000000101001000000000000000000
000000010000000101000010100011000000000000001000000000
000000010000000000000000000000101011000000000000000000
000000010000000111000000000101000000000000001000000000
000000010000000000100000000000101100000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000101000000000000001110000000000000000000

.logic_tile 3 15
000000000000101000000010100000000000000000001000000000
000000000000000111000111110000001101000000000000001000
000000000000000101000110000101100001000000001000000000
000000000000000000100100000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101000010100000000001000000001000000000
000000000000000001000100000000001010000000000000000000
000000010000110000000000000001100000000000001000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010110000000000000000000001001000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000111100010000001000001000000001000000000
000000000000000000100100000000001001000000000000001000
000000001100000000000010110011000001000000001000000000
000000000000000000000111010000001100000000000000000000
000000000000000000000000000001100001000000001000000000
000000001010000000000000000000101111000000000000000000
000001000000000000000000000011000001000000001000000000
000000001010000000000000000000101111000000000000000000
000000010000001011100111000001000000000000001000000000
000000010000000011000010100000101111000000000000000000
000000010000000001100000000011100000000000001000000000
000000010000010101100010100000001101000000000000000000
000000010000001000000010100111000001000000001000000000
000000010000001011000000000000001110000000000000000000
000000010001010101000011100011100000000000001000000000
000000010000000000000111110000101100000000000000000000

.logic_tile 5 15
000000000000100000000010100011100000000000001000000000
000000000001000000000110110000000000000000000000010000
000000000000001101000010100000000000000000001000000000
000000000000001111100110110000001101000000000000000000
000000000000001000000111110000001000111100001000000010
000000000000011111000111110000000000111100000000000000
000000000001000111000000000011001110000000000000000000
000000000000101101100000001101011001110011000010000000
000000010000100000000111000000000000000000000000000000
000000010001010111000100000000000000000000000000000000
000000010010000011100010101001101001100010000000000000
000000010000000000000100001111011001000100010010000000
000000010000000000000011101101101011100010000000000000
000000010000000000000000000101001001001000100010000000
000000010000000111000000001101011111110011000000000000
000000010110000000100011100001101101000000000010000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000001000000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011100000000000000000000000000000000
000000110000000000000000000000000000000000
000000110000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000010100000000000000000000011000000000000001000000000
000000001000000000000000000000000000000000000000010000
000000000000000000000010000000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000000000
000000001100000000000000001011011101100000000000000000
000000000001000000000000001111111110000000000000000000
000000010000000011100000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000010000000000000000000000000000
000000010000000111000011100000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000010010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000010111110000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000111000000000000001000000000
000000000001000000000000000000000000000000000000010000
000000000000000000000000000011100000000000001000000000
000000000010000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000101000000000000000000000000000000000000000
000000010000011011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000001010000000010010001000000000000001000000000
000000000000000000000110100000100000000000000000010000
000000000000001000000000000111000000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000000000000000000000101101001010000000000000000
000000000000000000000000001001001000000000000000000100
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000010010000000000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000010000000000000111000000000000001000000000
000000000000000000000000000000101010000000000000001000
000000001110000000000000000011100000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001010111100000010011000000000000001000000000
000000000000000000100011010000001101000000000000000000
000000000000100011100111000111000001000000001000000000
000000000001010000100110000000101101000000000000000000
000000010000000111000000010111100001000000001000000000
000000010100001011000010100000001010000000000000000000
000000010000000101100010000101100001000000001000000000
000000010000000111000100000000101100000000000000000000
000000010000000000000110100111100000000000001000000000
000000010000100000000011100000101100000000000000000000
000000010000001000000110110111100001000000001000000000
000000010000000101000010100000101011000000000000000000

.logic_tile 12 15
000000000010000000000000000111100000000000001000000000
000000000110000000000000000000000000000000000000001000
000000000010100000000000000101100001000000001000000000
000000000001010000000000000000001101000000000000000000
000010000101000000000000000000001000110011001000000000
000000000110100000000000000000001110110011000000000000
000000001100000011100000000111101000101010101000000000
000000000000000000100000000000100000101010100000000000
000000110000001000000000000000001000110011001000000000
000001010000010111000000000000001111110011000000000000
000000010000000000000111110011101000110011001000000000
000000010000000001000011110000101110001100110000000000
000000010100000111100111100000001001110011001000000000
000000010100001111000000000000001100110011000000000000
000001011100000000000011100011001000101010101000000000
000010110000001111000100000000000000101010100000000000

.logic_tile 13 15
000001000000100000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000001111000000000101100000000000001000000000
000000000000001011100000000000001100000000000000000000
000000000000100001000000000101100001000000001000000000
000000000000011111000000000000101010000000000000000000
000010000000000111000000000111000001000000001000000000
000001000000000000100010000000101000000000000000000000
000000010000000001000010000011000001000000001000000000
000000010000000001100000000000101010000000000000000000
000000010000000000000000000011000000000000001000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000010000001100001000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000000000000000000000000001000000000
000000110000000000000000000000001010000000000000000000

.logic_tile 14 15
000000000000100000000000000101000000000000001000000000
000000001010000000000000000000001101000000000000010000
000001000000000000000000000001100000000000001000000000
000000100000000000000010010000100000000000000000000000
000000000010001000000000000000001000111100001010000000
000000000110001111000000000000000000111100000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110001010000000000010000000000000000000000000000
000001010000000000000011000000000000000000000000000000
000000011110100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000100000000000000000000000000000000000000000
000010110001000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001000000111100111100000000000001000000000
000000000000001011000000000000001110000000000000000000
000000000000000111100000000101100000000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000001000000000000111100001000000001000000000
000000000000001111000000000000101001000000000000000000
000000010000000111100000000111100000000000001000000000
000000010000000111100010110000001010000000000000000000
000000010000000111100111100111000001000000001000000000
000000010000000000100100000000001101000000000000000000
000000010000011101000010100111000000000000001000000000
000000010100000011100111110000101101000000000000000000
000000010000101111000010000111000001000000001000000000
000000010001000111000100000000101100000000000000000000

.logic_tile 16 15
000000000001010000000000000111000000000000001000000000
000000000000100000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000010000000000000000000000111000000000000001000000000
000000001010000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000001000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000010000000000000000000000000000
000000010110000000000010010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000101101001001100110000100000
000000000000000000000000000000101001110011000000010000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000001000111100001010000000
000000000000000000000010010000001111111100000000010000
111010100000000000000000000000001000000011110100000000
100001000000000000000000000000000000000011110010100000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000011100000000001000000001000000000
000000000000000000000100000000001100000000000000010000
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000000000
000001000000000000000000000011100000010110100000000000
000000000000000000000000000000100000010110100010000001
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000011100000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000001000000111000000011100000011110000000000
000000000000000001000110010000010000000011110000000000
000000000001000111000000001000000000010110100000000000
000000000000000000000000000111000000101001010010000001
000000000000000111000000000000000000010110100000000000
000000000000000000000000001011000000101001010000000000

.logic_tile 4 16
000001000000100000000000000111100001000000001000000000
000000000000000000000000000000101111000000000000010000
000000000000000111000000000000001000111100001000000001
000000000000000000100000000000000000111100000000000000
000000101110000000000000000001100000010110100000000000
000011000000010000000000000000000000010110100000000000
000000001100000000000000001000000001001100110000000000
000000000000000000000000000001001110110011000000000000
000001000000100000000000001000000000010110100000000000
000000100000000000000000000011000000101001010000000101
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000100000001000000110101000000000001100110000000000
000001000000010011000010000111001110110011000000000000

.logic_tile 5 16
000000100000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001111100000010000000001000000001000000000
000000000000000101100011100000001000000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000111100000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000100000000000000000000001001110011000000000000
000000000000001011100111000000001001001100111000000000
000000000000000111000100000000001110110011000000000000
000000000000000000000000000000001001001100111000000000
000001000000010000000000000000001100110011000000000000
000000000000000000000000000101101000001100110000000000
000000000010001111000000000000100000110011000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000001101000010101001011000100010000000000000
000000000000000111100011100001011100000100010000000000
111000000000000101000010100001011111011111110000000000
100000000000000111100111101001001101111111010000000000
110000000000001111000010100011101100101000000100000010
110000000000001111100110110111000000000000000000000001
000000000000000111100111100101101011100010000000000000
000000000000001101000010111111111000000100010000000000
000000000000001101000110001011001111100000000000000000
000000000000000111000011111011101111000000000000000000
000000000000000001100010011001101011011111110000000000
000000100000001111000010000111101111111011110000000000
000000000000001001100111110101011010100010000000000000
000000000110000001000011101001111101000100010000000000
000000000000001111100110011101111100001100110000000000
000000000000000001000011010101001010000000000000000000

.logic_tile 8 16
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000010001100000000000001000000000
000000000000000000000011010000101110000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000011000001000000001000000000
000000000000001111000010000000101110000000000000000000
000000000000001101000010100011000001000000001000000000
000000100000000111100110110000101110000000000000000000
000000000000000101000000000011100001000000001000000000
000001000000001101100010110000001011000000000000000000
000000000000000001000000000011100001000000001000000000
000000000000001001100000000000001111000000000000000000
000000100001010001000010000011100001000000001000000000
000000000000001001100110000000101111000000000000000000

.logic_tile 9 16
000000000000000000000111100101100000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000100000000011100000000000000000001000000000
000000000000010000000000000000001100000000000000000000
000000000000000111000000000001000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000001110000111000000000111000000000000001000000000
000000000000000000000010000000101001000000000000000000
000000100000000001000000000111100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000001010000000000000000101000001000000001000000000
000000000001000000000000000000001111000000000000000000
000000000000000001000010000000000000000000001000000000
000000000000000000000100000000001110000000000000000000
000001001110000000000010000101100001000000001000000000
000010000000000001000010000000001001000000000000000000

.logic_tile 10 16
000000000000001000000000000111000000000000001000000000
000000001000000111000000000000100000000000000000001000
000001000000100000000011100001000001000000001000000000
000000100001000111000000000000001101000000000000000000
000010000000000000000000000011100000000000001000000000
000000000000000000000000000000101110000000000000000000
000001000000000000000000000111100001000000001000000000
000000100000000000000011100000101001000000000000000000
000000100000000000000011100011000001000000001000000000
000001000000010000000000000000101111000000000000000000
000000000000000000000111000001100000000000001000000000
000000000001010000000000000000000000000000000000000000
000000000000010011100010000101100001000000001000000000
000000000000000000100010010000101111000000000000000000
000000000000100000000111000111000000000000001000000000
000000000001000000000000000000100000000000000000000000

.logic_tile 11 16
000010100001010000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000001000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000010010000000010100000001101000000000000000000
000001000000000000000000000011000000000000001000000000
000010100001000000000000000000100000000000000000000000
000010000000001101100000000000000000000000001000000000
000000000000000101000000000000001101000000000000000000
000001000000000000000000000011000000000000001000000000
000000100000000000000000000000100000000000000000000000

.logic_tile 12 16
000001100000100111100000000001001000110011001000000000
000001000000000000000000000000001111001100110000010000
000000000000000000000000000000001000110011001000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000001111000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000101100000000000001000000000
000000000100000000000000000000001011000000000000010000
000000001100000111100000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000011100000001000111100001000000000
000000000000000000000000000000000000111100000001000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000010000000000001000000001000000000
000010000000010000000000000000001101000000000000001000
000001000000000000000000000101011101110011001000000000
000010100000001001000000000000111100001100110000000000
000010100001010000000010000101101001110011001000000000
000000000000000000000100000000101000001100110000000000
000000000000000000000111000111101000110011001000000000
000000000000000000000111100000001001001100110000000000
000010100001010000000000000001001001110011001000000000
000000000000000000000000000000101011001100110000000000
000000000000000011100000000111001000101010101000000000
000000000000000000100011100000100000101010100000000000
000000000000000000000010000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000001000000001000000000
000000000100000000000000000000001000000000000000010000
000000001100101101100000000000000001000000001000000000
000000000001000101000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000110000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 16 16
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000111110011100000000000001000000000
000000100000001111000011100000000000000000000000001000
000010000000000000000000000011000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000010100000000000000001000000000000001000000000
000000000000010111000000000000101110000000000000000000
000000000000000111000000000111100000000000001000000000
000000000000001111100000000000101010000000000000000000
000000000000001000000010010111100000000000001000000000
000000000000000011000111100000101001000000000000000000
000000000000000001000000000001000001000000001000000000
000000000000000000100000000000001110000000000000000000
000000000010000011100000010111000001000000001000000000
000000000000010000100011010000101010000000000000000000
000000000000000000000111000011000001000000001000000000
000000000000001111000011110000001010000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000001111000100000000
100000000000100000000000000000001000001111000110000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000110000000
111010000000000000000000000000011100000011110000000000
000011000000000000000000000000010000000011110000000000
000000000100000000000011100111100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000001111000000000000
000000000000000111000011010000001110001111000000000000
000000000010000000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
110000000000001111000000000011100000010110100010000000
110000000000001011000011100000000000010110100000000000

.logic_tile 3 17
000000000100001000000000000101100000000000001000000000
000000000000001111000000000000000000000000000000001000
000000000000000000000000010101100000000000001000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000011100000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000001111000000000001000000000000001000000000
000000000000000111100000000000001101000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000011110000000000111100000000000010

.logic_tile 4 17
000010000000000000000111000000000001000000001000000000
000000000110000000000110110000001110000000000000001000
000000000001000000000000000001000000000000001000000000
000000000000100000000000000000100000000000000000000000
000010000000100000000111000011101000001100111000000000
000000000001010000000100000000001011110011000000000000
000000000000000000000010100101001001001100111000000000
000000000000000101000100000000101010110011000000000000
000000000001000000000000010001001001001100111000000000
000000000000000000000010010000101011110011000000000000
000000000000000011100111000101001001001100111000000000
000000000000000000000000000000101101110011000000000000
000001000000000000000000000001001000001100111000000000
000010000000000000000000000000101101110011000000000000
000000000000000011100000010101001001001100111000000000
000000000000000000100010010000101111110011000000000000

.logic_tile 5 17
000001000000000111100000000111000000000000001000000000
000010100000000000100000000000101110000000000000001000
000000000000001000000110110111000000000000001000000000
000000000000000101000010100000101000000000000000000000
000000001110010000000110110101000000000000001000000000
000000000000000001000010100000101101000000000000000000
000000000000000101100000000101000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000001011000000111100101000001000000001000000000
000000000000000111000010000000001000000000000000000000
000000000000000111000000000101100000000000001000000000
000000100000000000100000000000001101000000000000000000
000000001101000001000110010111000001000000001000000000
000000000000001111000110010000001001000000000000000000
000000000000000000000000000011000001000000001000000000
000000000100000000000000000000001001000000000000000000

.ramb_tile 6 17
000000000110000000000000000000000000000000
000001000000100000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000101011000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000001000111100000000000000001000000001000000000
000000000010100000000000000000001110000000000000001000
000000000000001000000000010001111110001100111000000000
000000100000000111000011110000100000110011000000000000
000010000001000111100000010011101000001100111000000000
000000000000000000100011110000100000110011000000000000
000001000000100000000000010000001000001100111000000000
000010000001010000000011100000001000110011000000000000
000000000001000000000000000000001000001100111000000000
000000001010100000000000000000001010110011000000000000
000000000000000000000011100000001000001100111000000000
000000000001000000000000000000001011110011000000000000
000000100001000000000000000000001001001100111000000000
000011100110000000000000000000001000110011000000000000
000000000000000111000000001000001000001100110000000000
000000000001010000000000001101000000110011000000000000

.logic_tile 8 17
000000101011000000000000000001100001000000001000000000
000000000110000000000000000000101001000000000000010000
000000000000000000000110111111101000000000000000000000
000000001010000000000011111011001110001000000000000000
000010100001000000000000000000000000000000000000000000
000001000101100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 17
000000000110000000000000000000000001000000001000000000
000010100000000000000000000000001001000000000000010000
000000000000010000000000000000001000111100001000000000
000000000000100000000011110000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000011000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001001010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001100000000000000010000
000001000000100111100011100000000001000000001000000000
000010100001010000000100000000001001000000000000000000
000010100000000000000000000000001000111100001010000000
000000000100000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000100110000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000100000000000000000010000000000000000001000000000
000001000000010000000010010000001001000000000000010000
000001000000000000000000000001000000000000001000000000
000010100000000000000000000000100000000000000000000000
000000000010010000000000000000001001001000000000000000
000001000000000000000000000111001100000100000000000100
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000100010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100001001011000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 12 17
000000001010000000000000000011000000000000001000000000
000010000000010000000010010000100000000000000000001000
000000000000000000000011100111100001000000001000000000
000000001000000000000011110000101101000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000011100000001010000000000000000000
000000000000000111000010000001000001000000001000000000
000000000000000111000000000000101001000000000000000000
000001000001001111000111000101100001000000001000000000
000000000000101011100100000000001011000000000000000000
000000001100000000000111000111000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000010000000000010110111100000000000001000000000
000000000000000000000011010000001100000000000000000000
000001000000000000000111000001100000000000001000000000
000010100000001011000100000000101111000000000000000000

.logic_tile 13 17
000010001000000000000000010000000000000000001000000000
000010000000000000000011100000001010000000000000001000
000000000001000000000000000001000000000000001000000000
000000000000000000000000000000101100000000000000000000
000001000100001001000000000101000001000000001000000000
000000000100000111000000000000001111000000000000000000
000000000001000000000000000011100000000000001000000000
000000000000000000000011110000100000000000000000000000
000011000000001011100000000101000001000000001000000000
000000000111010011100000000000001100000000000000000000
000000000000001000000000010001000001000000001000000000
000000000000000011000011000000101110000000000000000000
000010001001010000000000000000000000000000001000000000
000010100000000000000000000000001100000000000000000000
000000000000001000000010000001000001000000001000000000
000000001000001011000100000000101011000000000000000000

.logic_tile 14 17
000000100000010000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000010100000010000000000000000000001000000001000000000
000000000001000000000000000000001101000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000001001000000000000000000111101000000000000000000000
000000000100000000000000000011000000101000000000000001
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000101001011000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000010011000000000000001000000000
000000100000001111000011110000100000000000000000001000
000000000000000111000111100000000001000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000101111100000000000000000000000001000000000
000000001110010111100000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000100000000010000111100000000000001000000000
000010100000000000000100000000001001000000000000000000
000000100000001111100000000011100001000000001000000000
000000000000001111000000000000001001000000000000000000
000000000100000000000000000111100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001111000000000000001000000000000000000000

.logic_tile 17 17
000001001000000111000000000011000000000000001000000000
000010000000001111100000000000100000000000000000001000
000000000000000111100000000111000000000000001000000000
000000001000000000000000000000101000000000000000000000
000001000000001111000000000001000001000000001000000000
000000000000001111100000000000001100000000000000000000
000000000000000111100000000101100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000110000000000111010000000000000000001000000000
000000000000000000000111110000001101000000000000000000
000000100000000000000000000001000000000000001000000000
000000000000001111000000000000001111000000000000000000
000000000000000000000010000001100000000000001000000000
000000000001010000000011110000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000001000000000000000000000000001010000000000000000000

.logic_tile 18 17
000000000000000000000000010111100000000000001000000000
000000000000000000000011110000101001000000000000010000
000000000000000000000000010001100000000000001000000000
000000000000000000000011110000101111000000000000000000
000000000001010000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000011110000100000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000111000000000001000000001000000000
000000000000000000000100000000001000000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000001101000010110000001001000000000000000000
000000000000000000000111000111000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000010000000001000000001000000000
000000001000001011000011010000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000101000000000000001110000000000000000000
000000000000001000000000010111000000000000001000000000
000000000000000011000011000000001011000000000000000000
000000000000011000000000000001100000000000001000000000
000000000000000011000000000000101001000000000000000000

.logic_tile 2 18
000000000000000000000010100111000000000000001000000000
000000000000000000000000000000000000000000000000001000
000010000000000000000000000101100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000000010100000001010000000000000000000
000000000000000101000010110000000000000000001000000000
000000000000000000000011000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010000000000000000000001111000000000000000000
000010000000000000000010100101100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000001001000000000000100000000000000000000000
000000000000000000000111000000000001000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 3 18
000000000000000000000010100000000001000000001000000000
000000000000000000000110110000001001000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000000000000000000000000001000001100111000000000
000000000000000001000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000010011101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000001000110100000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000010001110000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000001000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 4 18
000000000000000111000010101011101000001100110000000000
000000000000000000000110011001100000110011000000010000
111000000000001001000010001000001101001100110000000000
100000000000000101100111101101011111110011000000000000
010000000000000001000110100111111100010000000100100000
010000000000000000000000000111001111010010100000000010
000000000000000000000111101000001100001100110000000000
000000000000001101000111101111010000110011000000000000
000000000000000000000010011001111000000000100000000000
000000000000001111000110001101011100000000000000000000
000000000000001101000010100101011100100000000010000000
000000000000000001100100001011001000000000000001100000
000000000000000001100110001111101000000010100100000000
000000000000000000000000000111011011000110000000100000
110000000000001101000000001111111001010000100100000000
000000000000000011100010110111001010101000000000100010

.logic_tile 5 18
000000000000000000000000000101000000000000001000000000
000000000100000000000000000000001011000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010000000
000000000000001000000111100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000000000000001111001111010000000000
000000000000000000000000000111011101001111100000000100

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 18
000000000000101000000000000000000000000000001000000000
000000000001011011000000000000001111000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001011000000000000001101000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000100111000000010011000000000000001000000000
000000000001000000000011100000001000000000000000000000
000000000000010000000000000011100000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000111010000001000111100001000000000
000000000000000000000111000000000000111100000000000000
000000000001000111000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000

.logic_tile 8 18
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000111100010000011000000000000001000000000
000000000000001001100100000000100000000000000000000000
000000000000000001000000000001100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000001000111100101100001000000001000000000
000000000000000001100000000000101001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000111000000000000101010000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000001001000000000000001000000000000000000000

.logic_tile 9 18
000000000000010000000000000011000000000000001000000000
000000000010100000000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000100000000000000000000001100000000000000000000
000000001000000000000000000111100000000000001000000000
000000000001000000000000000000101110000000000000000000
000000000000001001000010100111100000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000111000010100111000000000000001000000000
000000000000000000100000000000101110000000000000000000
000000000000001000000010000000000001000000001000000000
000000000000000111000100000000001110000000000000000000
000000001110100001000010000000000001000000001000000000
000000000001000001100100000000001100000000000000000000

.logic_tile 10 18
000000000000000000000010100001000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000010100000000001000000001000000000
000000000000000111000111110000001001000000000000000000
000000000000000000000010000101100001000000001000000000
000010000000000000000000000000101001000000000000000000
000000000000100000000000000000000001000000001000000000
000000000000010000000010000000001101000000000000000000
000000000000100000000011100101100001000000001000000000
000010000000000000000000000000101000000000000000000000
000000000000000000000011100101000000000000001000000000
000000000100000000000000000000101101000000000000000000
000010100000000000000010000000000001000000001000000000
000000000000000000000100000000001110000000000000000000
000010100000100111000000000111000001000000001000000000
000000000001000000000000000000101011000000000000000000

.logic_tile 11 18
000000000000000000000111000000000000000000001000000000
000000000000000111000000000000001111000000000000001000
000000000000000000000000010000000001000000001000000000
000000000010000000000011000000001101000000000000000000
000000000000000000000111000000000000000000001000000000
000000000110010000000000000000001000000000000000000000
000010000000100000000011100011100000000000001000000000
000000000001010000000000000000101001000000000000000000
000000000000000000000011100000000001000000001000000000
000000001010000000000011100000001011000000000000000000
000000000000000000000010100011000000000000001000000000
000000000000000000000111100000100000000000000000000000
000000100000010000000010100111100001000000001000000000
000001000000000000000100000000001001000000000000000000
000100100000000000000000000101000000000000001000000000
000101000000000111000000000000101101000000000000000000

.logic_tile 12 18
000000000001001000000000000111000001000000001000000000
000010000000100111000000000000001110000000000000010000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000010000111100000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000010001000000000000001000000000
000000000000000000000011010000000000000000000000000000
000000000001000000000000000000000000000000001000000000
000000000110110000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000001000000000
000010001010000111000000000000001000000000000000000000
000000000000000111000011100001000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000111000000000000001000000000
000000001010000000000000000000000000000000000000010000
000000000000000000000000000111101001000000100000000000
000000000000000000000000001111001101000010100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000010000101100000100110010000000000
000000000001000000000100000000101100100110010000000000
000000000000010001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100000000111000000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 14 18
000001000000000000000000000001100000000000001000000000
000000000000000111000000000000000000000000000000001000
000000000000100101000000000011100000000000001000000000
000000000001010000100011100000000000000000000000000000
000001000000000000000010000101100000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000011100000010011000001000000001000000000
000000000000000001100011010000101010000000000000000000
000000000000000000000000010101100001000000001000000000
000000100000000000000011010000001001000000000000000000
000000000000001000000000000101100001000000001000000000
000000000000001011000000000000001010000000000000000000
000000000000000000000111000101100000000000001000000000
000000000001010000000000000000001111000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001110000000000000001000
000000000000001000000000000000000001000000001000000000
000000000000000011000000000000001100000000000000000000
000000000001000000000000000111100000000000001000000000
000000000001100000000000000000100000000000000000000000
000000100000001111100011100001100000000000001000000000
000000000100000011000000000000001111000000000000000000
000000000001110000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000100011100000000101100000000000001000000000
000000000001000000100010000000000000000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000000000000011000000001001000000000000000000
000000000000000101000000000011100001000000001000000000
000000000000000000100010000000101010000000000000000000

.logic_tile 16 18
000000000000001000000000000011000000000000001000000000
000000000000001111000000000000100000000000000000010000
000000000000010000000000000001001000010100000001000000
000000000000100000000000000011000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000101100111100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000100000000000000000000000000001000000001000000000
000001000000000000000000000000001110000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000001000111100001000000100
000001000110000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000011100011100001100000000000001000000000
000000000000000000000011110000100000000000000000010000
111000000000001000000010100000001000111100001000000000
100000000000000001000110110000000000111100000000000000
010000000000000000000000011000000001001100110000000000
010000000000000000000011011001001000110011000000000000
000000000000000000000110000001100000001100110000000000
000000000000000000000000001111001000110011000000000000
000000000000000000000000010101001000000000010110000000
000000000000000000000010001011111111000010110010000001
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000110000000000001001111000000000001
000000000000000000000010010000001011001111000000000001
110000000000000000000010100111111100000111000100000000
000000000000000000000000001101111001000010000000000000

.logic_tile 2 19
000000000000000000000111000011100000000000001000000000
000000000000000000000111110000100000000000000000010000
111000000000000011100110111101001000000010000000000000
100000000000000000100010000001001001000010100000000000
010000000000000101100110001011100000101111010110000000
010000000000000000000000001101001110111111110000000000
000000000000001000000111001111100001001001000000000000
000000000000000101000100000101101110000000000000000000
000000000000000101000010100011000000010110100000000101
000000000000001101100100000000100000010110100000000000
000000000000000001100110000101011001000000000000000000
000000000000000000000000001011111001100000000000000000
000000000000000001100000001111001100001000000000000000
000000000000000000000010110111101100000000000000000000
000000000000000101000010100000011110000011110000000000
000000000000001101100100000000010000000011110000000000

.logic_tile 3 19
000000000000000000000000001000001000001100110000000000
000000000000000000000010101111000000110011000000010000
111000000000000001100000001001111100000010000100100000
100000000000000000000010100001111111000111000000000000
010001000000000000000011100111011000010000000100100001
110010000000000000000000001011101001010010100000000010
000000000000000101000010100111111011010000100100100001
000000000000000000000000001111001100101000000000000010
000000000000001000000111011011101111000011100100000000
000000000000000001000010100111111011000010000000100000
000000000000000101100110110000011100000011000000000000
000000000000000101000010100000001101000011000000000000
000000000000000000000000000111101110000010100100000000
000000000000000101000010100000110000000010100000000010
110000000000000001100110010111101100010000100100000000
000000000000000000000010001111001110101000000000100010

.logic_tile 4 19
000000000000001000000000000101100000000000001000000000
000000000000001011000010100000100000000000000000001000
000000000000000000000000000001000001000000001000000000
000000000000000111000000000000101100000000000000000000
000000000000001000000110110101001001001100111000000000
000000000000000011000010100000101000110011000000000000
000000000000000000000010110001101001001100111000000000
000000000000000001000010100000001010110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000010000000000000000001011110011000000000000
000000000000000101100000000101001001001100111000000000
000000000000000000100000000000101100110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000001000110011000000000000
000010000000000000000000000001001001001100111000000000
000001000000000000000000000000001100110011000000000000

.logic_tile 5 19
000010100000000000000111110001000000000000001000000000
000000000000000000000011010000100000000000000000001000
000000000000101011100010000001100001000000001000000000
000000001011001111000100000000001000000000000000000000
000000001010000000000000000011000000000000001000000000
000000000001010001000010000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000010000000101011000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000000000000000000000101001000000000000000000
000010000000000000000000000001000000000000001000000000
000001000000000000000000000000101110000000000000000000
000000001100001000000000000101000000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000000010000000000000001000001000000001000000000
000000000100100000000000000000101001000000000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100000100000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000010100001010000000000000000000000000000
000001000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000011100001000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101111000000000000000000
000010000000000000000111100111000000000000001000000000
000001000010000000000000000000101101000000000000000000
000010000000000000000000000011000001000000001000000000
000001000000000000000000000000101101000000000000000000
000000000000000000000111010011000000000000001000000000
000000000000001001000111100000101101000000000000000000
000000000000000011100111000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111010011100000000000001000000000
000000000000000000000011000000000000000000000000000000
000000000000010000000000000011000001000000001000000000
000000000000100000000011100000001111000000000000000000

.logic_tile 8 19
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000010000
000010100000010000000000000011101000000100000000000000
000001000000100000000000001111101100000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000010111100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000100001001000010010000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101100000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001000000000000000000001000111100001000000000
000000001101000000000000000000000000111100000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000010000000100011000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010000000000000000011000000000000000000000000000000
000000100000000000000000010000000000000000000000000000
000000001000000000000011010000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000010000001000000000000001000000000
000000000000000000000100000000100000000000000000010000
000001000000100000000000000111100000000000001000000000
000000100001000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000001100000000000000001000000000010110100010000001
000000000000000000000000000011000000101001010001100111
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000101100110100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000111001000000000010110100010000100
000010100000000000000000001011000000101001010011100011

.logic_tile 11 19
000000000000010000000110110000000000000000001000000000
000000000000001001000010100000001100000000000000010000
111000000000000001100000000001000000000000001000000000
100000000000000000000000000000000000000000000000000000
110000000000010000000000000000001001000100000000000010
010000000000000000000000001001001101001000000000000001
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001011000011000000000000000000000000000000
000000000000000000000000000000000000000000000110000001
000000000000000000000011111001000000000010000010000011
000010000000110000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000000000001000000001000011010001100110100000010
110000000000000000000000000001010000110011000010100011

.logic_tile 12 19
000001000001000000000000000111100000000000001000000000
000000000000100000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000010000001010000000000000111100000000000001000000000
000000000110010000000000000000100000000000000000000000
000000000000100000000000000000000001000000001000000000
000000000000010000000000000000001111000000000000000000
000000000011110000000000000000001000111100001000000000
000000000010000000000000000000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 13 19
000010101110011000000000000111000001000000001000000000
000000000001001111000000000000001101000000000000001000
000001000000000011100011100101100000000000001000000000
000010100000000000100100000000001100000000000000000000
000000000000000000000000010001100001000000001000000000
000000000110000000000011110000001011000000000000000000
000010001110000111100111100111000001000000001000000000
000000000000100000100100000000101100000000000000000000
000010100010000001000010100011100000000000001000000000
000000000000000000100010100000101101000000000000000000
000000000000100011100111010001000000000000001000000000
000000000101000000100111100000001101000000000000000000
000000100000000101000010000101000001000000001000000000
000001000001010101000000000000101111000000000000000000
000000001110000000000010100111000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 14 19
000000100000010000000010000101100000000000001000000000
000001001010000000000000000000001101000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000010100000010000000000000000001000111100001000000000
000000100110001101000000000000000000111100000000000000
000000000000001000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
000000000000000000000000000000000000010110100010000110
000000000000000000000000000101000000101001010000100011
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000100000000000000000000000000000001000000000
000000000000010000000000000000001101000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000010101010000000000011000000000000000000000000000000
000000000000001000000000000011100000001100110000000000
000000000000000011000000000111000000110011000000000000
000000000000000000000111000000000000000000000000000000
000000000110001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000011000000010100000000001001111000000000000
000000001110100111000110110000001010001111000000000000
000000000000011101000111100011111100100000000000000000
000000000000101011100010111101101101000000000010000000
000011000000000011100011110000000001100110010000000000
000010000000000000000110000101001001011001100000000000
000000000000000101100010111001011011100010000000000000
000000000000001101000111011101001010001000100000000000
000000000000000011100110000001011001100010000000000000
000000000001000000100000001101101000000100010000000000
000000000000001000000000010001000000010110100000000000
000000000000000001000010000000100000010110100000000000
000000000000010000000000000011011001100010000000000000
000000000000000000000000001001011011000100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000010110100000000000
000000000000100000000000000000000000010110100000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000101000000000000001110000011110000000000
000000000000001101100000000000010000000011110000000000
000000000000010000000010100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000100000000010111111000000101001010000000000

.logic_tile 18 19
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001000000000000000001000
000000000000001000000000000001100000000000001000000000
000000000000001011000011100000001010000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001011100111010101000000000000001000000000
000000000000001011000111000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000

.ramb_tile 19 19
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000111000010101001011011010000000100100001
000000000000000000100110111011011011010110000000000011
111000000000000000000111000011001001010000000100100001
100000000000000000000100000001111001101001000000000011
010000000000000101000011101001011001000000100100100001
110000000000000000100100000101011110010100100000000011
000000000000000101000111001011111010110110110100000000
000000000000001101100110110101011000111010111000000010
000000100000001101100000011001001100010100000110000000
000000000000000011000010101101001010010000100000100011
000000000000001000000000010111011010111001110110000000
000000000000000101000010101001111000110101111000100011
000000000000000101000110100000000000010110100000000000
000000000000000101000000000111000000101001010000000000
110000000000000101100000000011011010000000100100000000
000000000000000000000000000001011110101000010000000011

.logic_tile 2 20
000000000001001000000000010111100001000000001000000000
000000000000000101000010100000001001000000000000000000
000000000000000101100000010000001001001100111000000000
000000000000000101000010100000001010110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010001001000001100111000000000
000000000000000000000010010000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000001000000000000011101000001100111000000000
000000000000001001000000000000100000110011000000000000

.logic_tile 3 20
000000000000000000000000000101100000000000001000000000
000000000000000000000011100000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010001000000000000001000000000
000000000000000000000011110000100000000000000000000000
000000100000000000000000000011100000000000001000000000
000000000001010000000000000000101011000000000000000000
000000000000000001000010000011100000000000001000000000
000000000000000000000010000000100000000000000000000000
000000001010000000000010000011100000000000001000000000
000000000000000001000000000000101111000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001110000000000000000000

.logic_tile 4 20
000000000000000111100000000011101001001100110000000000
000000000000000000000000000000101011110011000000010000
101000000000001000000011100011001110110100110000000000
100000000000000001000100000000111000110100110000100000
000000000000000111000000000001100001101111010000100000
000000000000000000000000000000101100101111010001000000
000000000001010000000111000000011100111011110000000000
000000000000000000000100001111001000110111110001000001
000000000000000000000000000000000001001111000100000000
000000000000000000000010000000001000001111000000000000
000000000000000000000110000000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000000000110110001001111111111010000000000
000000000000000000000011000101011100101111010011000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000000000000011100000000000000000001000000000
000000000000000111000000000000001000000000000000010000
111000000000000000000000000011100000000000001000000000
100000000000000000000000000000100000000000000000000000
010000000000000001000110000000001000111100001000000000
110000000000100000000010000000000000111100000000000000
000000000000001000000010000000000001100000010000000000
000000000000000101000000001001001110010000100000000001
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000001101101010111001110100000000
000000000000000001000000000101101011111011110000000001

.ramt_tile 6 20
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100000010000000000000000000000000000

.logic_tile 7 20
000000000000010000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000011111001001010100000000000000
000000000000000000000011110011101010001000000000100000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000001000000000000011101000000000000000000000000
000000001100000001000011000111100000010110100001100001
000000000000000101000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 8 20
000000000000000000000000010000000001000000001000000000
000000000000000000000011110000001011000000000000001000
000000000001000000000111010001000000000000001000000000
000000000000100000000111010000100000000000000000000000
000000000000000111000011100000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000001010011100111110111000001000000001000000000
000000000000000000100111000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000010001101010000000000000111100001000000001000000000
000000000000100000000000000000101111000000000000000000
000000000000000001000000000101100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000100000000000000010000001100000000000001000000000
000001001110000000000010000000100000000000000000000000

.logic_tile 9 20
000000000000000000000110000001000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000100000000000000000000101100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000001100111000000000000000001000000001000000000
000000001000000000000000000000001101000000000000000000
000000000000100000000110000111100000000000001000000000
000000000000010000000100000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000010000000000000000000100000000000000000000000
000000000110000000000010100111000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000001000010100111100000000000001000000000
000000001000000000000000000000001010000000000000000000
000000000000000101000000000111000000000000001000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 10 20
000000100001000000000010100000000000000000001000000000
000001000000100000000100000000001011000000000000001000
000000000000000101000010100101100001000000001000000000
000000000000001101100110110000101101000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000010100001100001000000001000000000
000000000000000000000000000000101111000000000000000000
000010100000000000000111000111100000000000001000000000
000001000000010000000000000000101001000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 11 20
000010000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000001101000000000000001111000000000000000000
000000000000000000000010100011100000000000001000000000
000000000100000000000100000000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010001110000011100010100011000000000000001000000000
000000000000000000000100000000100000000000000000000000
000001000010000101000110000000000001000000001000000000
000010100000010000100100000000001110000000000000000000
000000000000000000000000000011000000000000001000000000
000001000000000000000000000000001011000000000000000000
000010000100000000000010100001100000000000001000000000
000001000000001101000110110000001100000000000000000000

.logic_tile 12 20
000000100100100000000000000101100000000000001000000000
000011000001000000000000000000000000000000000000001000
000000000000101000000000000111000000000000001000000000
000000000000001011000000000000101110000000000000000000
000011000000100001000000000111000001000000001000000000
000000000100000000000000000000101000000000000000000000
000000001010001000000000000111100000000000001000000000
000000000000001111000000000000101110000000000000000000
000001000001010000000000000111000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000010000000000000101000000000000001000000000
000000000000100001000000000000001110000000000000000000
000000100000000001000010010000000000000000001000000000
000000000000000001100111100000001110000000000000000000
000000000000000001000010000011100000000000001000000000
000000001110000000100100000000000000000000000000000000

.logic_tile 13 20
000010100001010000000111100001000001000000001000000000
000000000100000000000100000000101010000000000000010000
000001000000100000000000000111100000000000001000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001110010101000000000000000001000000001000000000
000000000000100000100000000000001101000000000000000000
000010100000100000000000000011100000000000001000000000
000010000000010000000000000000100000000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000001100000000000000011100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000001110000101100000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 14 20
000000000000000000000000000000011000000100000110100010
000000000000000000000000000000000000000000000011000110
111000000000000101000000001000000000010110100000000000
100000100000001001000010110101000000101001010000000000
110000100000100101000010100000000000010110100000000000
110001000000000000100110110101000000101001010000000000
000000000000000111100000000000000000001111000000000000
000000000000001101100000000000001011001111000000000000
000010100100100000000000001001100001001100110000000001
000000000100000000000010100001001101110011000000000000
000000000000000000000000010000011000000011110000000000
000000000000000000000010000000010000000011110000000000
000011000000100000000010000000000000001111000010000001
000000000100000000000000000000001101001111000001100111
010000001100000000000000000101000000010110100000000000
110000000000000000000000000000100000010110100000000000

.logic_tile 15 20
000000000001000000000000000000000001000000001000000000
000000000000100000000000000000001001000000000000001000
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001101000000000000000000
000000000010000000000000000101100001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000111100111000011100001000000001000000000
000000000000001111100100000000001101000000000000000000
000000000000000000000111100000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001000000111000011100001000000001000000000
000000001000000011000111110000101110000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000010100000001000000000000101100001000000001000000000
000000000000000011000000000000101110000000000000000000

.logic_tile 16 20
000000000000000000000000000111000000000000001000000000
000000001100000000000000000000000000000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000100000000000000000100000000000000000000000
000011000110000000000000000011101000001100111000000000
000011000001000000000000000000000000110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000111100111101000001100111000000000
000000000000000000000010110000001110110011000000000000
000000000001010111000011100000001000001100111000000000
000000000000000001100100000000001101110011000000000000
000000001010000111100000000111001000001100111000000000
000000000000001111000010000000100000110011000000000000
000000000000000001000000000111101001001100111000000000
000000000000000001000000000000001110110011000000000000

.logic_tile 17 20
000000000000001101000000000000000001000000001000000000
000000000000001111000000000000001111000000000000001000
000000000000000101000010110101100001000000001000000000
000000000000000000000011100000101100000000000000000000
000000000000000111100010000111000000000000001000000000
000000000000000000100100000000001011000000000000000000
000000000000000000000111100111100000000000001000000000
000000000000000101000100000000001101000000000000000000
000000000000001000000010000001100000000000001000000000
000000000000001011000100000000001010000000000000000000
000000000000000111100000000011000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000001001000000000000001000000000000000000000
000000000000000001100111000001100001000000001000000000
000000000000000000100100000000101001000000000000000000

.logic_tile 18 20
000000000000000000000000000000001000111100001000000000
000000001110000000000000000000000000111100000000010100
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000101000000000011000000000000001000000000
000000000000000000000010100000001110000000000000001000
000000000000000101000000000001101001001100111000000000
000000000000000101000011100000001011110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000101000000000000001001110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000011100000101000110011000000000000
000000000000000101100000000111001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000101011110011000000000000
000000000000000001000000000101001001001100111000000000
000000000000000001000000000000001001110011000000000000
000000000000000001000000000111101001001100111000000000
000000000000000000000000000000001011110011000000100000

.logic_tile 2 21
000000000000000111000000000011101000001100110000000000
000000000000001011000000000000100000110011000000010000
111000000000000000000000001000000000000000000100000000
100000000000000000000000001101000000000010000001100010
010000000000001000000110100001000000010110100000000000
110000000000000011000100000000000000010110100000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000001010101011110000000000
000000000000000000000000000001000000010111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000001100000010000000000000000001000000000
000000000000000000100010010000001011000000000000010000
111010100000000000000000010000001000111100001000000000
100001001110000000000010100000000000111100000010000000
110000000000000111000111110111101010111101010000000000
110000000000000000100111110000110000111101010000100000
000000000000010000000000000001111100110010110000000000
000000000000100000000000000000101000110010110000000000
000000000000000000000000000000000000000000100110000000
000001001000000000000000000000001001000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110001000000000000110000001000000
000000000000000000000000000011001010001001000000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 4 21
000000000000001000000111110011000000000000001000000000
000001000000001111000111110000000000000000000000001000
000000000001010111100000000001000000000000001000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000111110101000000000000001000000000
000001001110100000000011100000100000000000000000000000
000000000001000111000000000001000000000000001000000000
000000001110100000100000000000100000000000000000000000
000000001100000011100000000001000000000000001000000000
000001000000000000100000000000101110000000000000000000
000010000001010000000000000111000001000000001000000000
000001000000100000000000000000001000000000000000000000
000000000000000101100000000000000000000000001000000000
000000001000000000100000000000001011000000000000000000
000010100000000000000000000101100000000000001000000000
000001000110000000000000000000000000000000000000000000

.logic_tile 5 21
000000100000000000000000010011001010010010100000000000
000000000000000000000011110111111101101001010000000001
111000000000001111000110010111111000101000000000000000
100000000000001111000010001111010000000000000000100000
010000000001000000000000000111111001100000000000000000
010000000000000000000010100000011101100000000000000000
000010100000001001100111011011001111100000000000000000
000001000000000001000111011101011000000000000000000000
000010100000001111000110000000011010000011110100000001
000001000000000011000011110000000000000011111010000000
000010100000000001000000000101100001100110010100000100
000001001100001111100010110000001010100110011010000000
000000000000000111100011110011011111000001000000000000
000000000000001001000010000000011000000001000000100000
110000000000000111000000001011111010000000000000000000
000000000100001101000010000011011110010000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000101000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000001001110000000000000000000000000000000
000010000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 21
000000000001000000000011100000000000000000001000000000
000001000000000000000100000000001010000000000000001000
000000000100000111000011100001100001000000001000000000
000000001110000000000111100000101001000000000000000000
000000000000001111100111110001100000000000001000000000
000001000100100111000011110000001011000000000000000000
000010001100010111000000010000000000000000001000000000
000001000001110000100011100000001001000000000000000000
000010000000000000000000000000000001000000001000000000
000000001000000000000000000000001010000000000000000000
000001001010100000000000000001100000000000001000000000
000010000000010000000000000000101011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000100000000000000000000000000000000000000000
000011000000010000000000000000000001000000001000000000
000001000000100000000000000000001011000000000000000000

.logic_tile 8 21
000000000000000000000000000001100000000000001000000000
000001000000100000000000000000001101000000000000010000
000010100001110111000000000111000000000000001000000000
000011100000110000100000000000100000000000000000000000
000000000000000000000000000000001000111100001000000001
000001001000100000000000000000000000111100000000000000
000011000000010000000000000000000000000000000000000000
000011001111100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000011100001110111100000001111100000010110100010000100
000011000000110000100000000011100000000000000010100000
000000000000000000000110100000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000001010010000000111100000000000000000000000000000
000000100001110000000100000000000000000000000000000000

.logic_tile 9 21
000000000000000000000011110101000000000000001000000000
000001000000000000000011010000001001000000000000010000
000010100000010000000000000000000000000000001000000000
000000101010000000000000000000001101000000000000000000
000000101100000000000000000000001000111100001000000001
000000000000001111000011100000000000111100000000100000
000000000000000011100000000011000000010110100010100011
000000000100000000100000000000100000010110100011100111
000000000000000000000110010001001011000000000010000000
000000000000000000000011101111111010000000010000000001
000010101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000111100110100001000001000000001000000000
000000000001000000100000000000001100000000000000010000
000001000000000000000000000000000000000000001000000000
000010000000000000000000000000001001000000000000000000
000000000000000000000000000000001000111100001000000000
000000000010000000000000000000000000111100000000000000
000000000001010000000000000000011110000011110010100000
000000000000100000000000000000000000000011110011000110
000000000000000000000000000000011110000011110010000001
000000000000000000000010100000010000000011110011100110
000000001010001000000000000111000000010110100010000001
000000000010000101000000000000100000010110100001100110
000000000000000000000010100000000000001111000010000001
000000000000000000000000000000001101001111000011100100
000000000000000101000000000000000001001111000010000001
000000000000000101000010100000001110001111000001000100

.logic_tile 11 21
000000000011010000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000001000010100000000000000
000000000000000000000000001101000000101000000000100000
000000000001000111000000010000000000000000000000000000
000000000000100000100010100000000000000000000000000000
000000000000000000000010100101100000010110100010100000
000000000000000000000100000000100000010110100011100011
000000000000000000000000000000000000010110100010000001
000000000000000000000000000101000000101001010011100110
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 12 21
000000000000000000000110000001100000000000001000000000
000000000001010000000000000000000000000000000000010000
000000000000000111100000000000001000111100001000000000
000000001100000000000000000000000000111100000000000001
000001000011010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000111000000111111110000000000
000000000000000000000000001011000000000000000000000000
000010001010010000000010100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000001000000010001000000000001011101010000000000000000
000000000100100000100000000000111101010000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 13 21
000010000100000000000000000011100000000000001000000000
000000001010000000000000000000100000000000000000010000
000000000000001000000000000000000001000000001000000000
000000000000000001000000000000001101000000000000000000
000010001110100111100011100011100000000000001000000000
000000001011000000100000000000100000000000000000000000
000000000000011000000111011001101001011100000000000000
000000000010001111000110101101001110111100000000000100
000010100000000101100000000111000000100000010000000000
000000101110010000000000001111001011001001000000000000
000010100001001101100110100000000001001111000000000000
000000000000100101000000000000001100001111000000000000
000011000000010000000110100011100000111111110000000000
000000000001000101000000000101000000000000000000000000
000001001100000000000000001101111100100010000000000000
000010100000000011000000000101101100000100010000000000

.logic_tile 14 21
000000000101100111100111100000000001000000001000000000
000000000000100000100000000000001111000000000000001000
000000000000000000000000000111011110001100111000000000
000000000000000000000000000000110000110011000000000000
000000000000001111100010000011001000001100111000000000
000010000000011111100000000000000000110011000010000000
000000000000000000000000000101001001001100111000000000
000000001100000000000000000000001100110011000000000000
000000000001000011100000000001001001001100111000000000
000000000000110000100000000000001110110011000000000000
000000000000000011100000000101001000001100111000000000
000001000010100000100000000000001001110011000000000000
000000000000100000000111000000001000001100111000000000
000001000000000000000100000000001011110011000000000000
000010000000000011100011100000001000111100001000000000
000001100000000000000000000000001010111100000000000000

.logic_tile 15 21
000001000000010000000000010000000000000000001000000000
000000000000001111000010000000001000000000000000010000
111001000000000000000000000000001000111100001000000010
100000100010000000000000000000000000111100000000100000
010000100000000000000011100111000000001100110110100001
110011000000000000000100000000001001110011000011100101
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000001000011100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000101101000001100111000000000
000010100000000000000000000000101110110011000000010000
000000100000000000000010100011001000001100111000000000
000000000010000000000000000000001110110011000000000000
000000000000001001100011100000001000111100001000000000
000000100000000001000100000000000000111100000000000000
000000000000000000000000000101001010010000000000000000
000000000000000000000010000000011111010000000000000000
000000000001011000000000000000000000010110100000000000
000000000000101111000000000101000000101001010000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001111000000010001100000010110100000000000
000001101110000111100010000000100000010110100000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001010001111000000000000

.logic_tile 17 21
000010101100000000000000010101100001000000001000000000
000001000000000000000010100000001001000000000000010000
000000000000001111100000010101100001000000001000000000
000000000100000101000010100000101000000000000000000000
000000100000000000000000000000000001000000001000000000
000001000001010000000000000000001000000000000000000000
000000000000001000000110100001000000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000000010000000000000000000000000000001000000000
000000001110100000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000010100000000000000000000001000000000000001000000000
000000000000100000000000000000100000000000000000000000

.logic_tile 18 21
000000001010010000000000000011100000000000001000000000
000000001100100000000000000000000000000000000000001000
000000000001001111000111000000000000000000001000000000
000000000000000111100111110000001100000000000000000000
000000000000101111000000000101000001000000001000000000
000000000000011111100000000000001000000000000000000000
000000000000001000000000000001100001000000001000000000
000000000000000111000000000000101010000000000000000000
000001000000010111100000000111100000000000001000000000
000010000000100000100000000000100000000000000000000000
000000000001000011100000000001100001000000001000000000
000000000000100000100000000000001001000000000000000000
000010000001010000000000000101100000000000001000000000
000001000000100000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000001100111001001001000001100110000100000
000000000000000111000100001111100000110011000000010000
111000000000000011100010110001111100101110000100000000
100000000000000000100111110011101011001111000000000000
000000000000000000000000010001011110010110100000000000
000000000000000000000010001011001110010101000000000000
000000000000001000000000011011001111001111100000000000
000000000000000001000010000111101011000110000000000000
000000000000000111100000011011101100100110100100000000
000000000000000000100011000011101000010110100000000000
000000000000000000000110001111001101010010100000000000
000000000000000101000000001001011110100011010000000000
000000000000000011100110000011011001110110100100000000
000000000000000000000000001111001100100001010000000000
000000000000001000000010001011001111011110100000000000
000000000000000011000000000101101110101010010000000000

.logic_tile 2 22
000000000000001111000111000000000001000000001000000000
000000000000001011000100000000001000000000000000001000
000000000000001011100000010000011000001100111000000000
000000000000000011000011000000001000110011000000000000
000000000000001011100011100001001001001100111000000000
000000000000000011100000000000101001110011000000000000
000000001110000011100000000101001000001100111000000000
000000000000000000100000000000101010110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000001010110011000000000000

.logic_tile 3 22
000000000000000101100000010101100000000000001000000000
000000000000000000000010100000101101000000000000001000
000000000000001000000011110111000000000000001000000000
000000000000001111000010100000001000000000000000000000
000000000000000000000110100011000000000000001000000000
000000000000000000000011100000101001000000000000000000
000000000000001101100110110101000000000000001000000000
000000000000000101000011100000101011000000000000000000
000000000000000000000111010101100001000000001000000000
000000000000000000000010010000001000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000001000000000111000001000000001000000000
000000000000000001000011100000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101111000000000000000000

.logic_tile 4 22
000000000000000001100000000101100000000000001000000000
000000000000100000100000000000000000000000000000010000
111000000000000000000000000000001000111100001000000000
100000000000000000000000000000000000111100000000000000
010000000000000111100111100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000011111001100000000000010
000000000000000000000000000000011010001100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000001
110000000000100111100010011101000000111001110000000000
110000000001000000000011001101001000111111110010000000

.logic_tile 5 22
000000100001000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000001000000011100101000001000000001000000000
000010000000001011000011100000101001000000000000000000
000000100001000000000011100101100001000000001000000000
000000001000000000000000000000101011000000000000000000
000000000000010000000010000111100001000000001000000000
000000001100100000000010000000001001000000000000000000
000010000001000000000000000011100001000000001000000000
000000000000000000000011110000001000000000000000000000
000000000000000001000000000001100000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000010000001100000000000001000000000
000000000000000000000011100000101111000000000000000000
000010100000000001000000000011000000000000001000000000
000001001100000000000000000000100000000000000000000000

.ramt_tile 6 22
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000010000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011000000000000000000000000000000000000
000011000000000000000000000000000000000000

.logic_tile 7 22
000000000001010000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000010000
000000000000110000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000000000011100010000000001000000
000010000000000111000000000011001111100000000000000000
000000000000000111100000000000000000000000000000000000
000000100110000000100000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 8 22
000000000000001000000000000000000001000000001000000000
000000000000001111000000000000001011000000000000001000
000010100001110000000000000101100000000000001000000000
000001001101110000000000000000001010000000000000000000
000000000000001000000000000011000000000000001000000000
000000000000001111000000000000001000000000000000000000
000010100001010011100111110111100000000000001000000000
000001001110100000100011110000000000000000000000000000
000000000000000111000011100011100000000000001000000000
000000000000000000100000000000001000000000000000000000
000010000000000011100000000000000001000000001000000000
000001000000000000100000000000001111000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101000000000000000000000
000010100001010111000000000001000001000000001000000000
000001000000100000000010010000001011000000000000000000

.logic_tile 9 22
000000000000000000000110000000000000000000001000000000
000001001000000000000100000000001011000000000000001000
000010000000001000000000010000000000000000001000000000
000011100000001001000010010000001101000000000000000000
000000000000100000000010000000000001000000001000000000
000000001001010000000000000000001001000000000000000000
000001000010100001100110000101100000000000001000000000
000010000000010000100100000000000000000000000000000000
000000000000000000000010000011100001000000001000000000
000001000010000000000000000000001011000000000000000000
000000001000000111000000000000000000000000001000000000
000000000111000000100000000000001001000000000000000000
000000000000000000000111100000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000010001011000000000000000111000001000000001000000000
000010100000100000000000000000101100000000000000000000

.logic_tile 10 22
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001101000000000000001000
000000100100001000000000000101000001000000001000000000
000011100000001001000000000000001011000000000000000000
000000000000000001000010100011000001000000001000000000
000000000000000000000000000000001010000000000000000000
000010100000000101000010100101100000000000001000000000
000000000000000101000010100000101100000000000000000000
000000100000000001000000000011000000000000001000000000
000000000000000000000010000000001011000000000000000000
000000001010010000000000000000000001000000001000000000
000010100100110000000000000000001010000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001100000000000000001100000000000001000000000
000000100100100000000000000000001100000000000000000000

.logic_tile 11 22
000000100000000000000110000101100000000000001000000000
000001000000000000000000000000100000000000000000001000
111000000000100000000000000011000000000000001000000000
100000000000000000000000000000100000000000000000000000
110000000000000000000000000111001000001100111110100001
110000000000000000000000000000100000110011000011000111
000010000001010001100000000000001000001100111110100001
000010001010000000000010000000001001110011000011100011
000000000000000000000000000111101000001100111110000001
000000000000000000000010000000000000110011000011100011
000000000001010000000110010101101000001100111110000101
000000000000100000000010000000000000110011000010000110
000001000000000000000011110000001001001100111100000101
000010100000010000000010000000001101110011000011000110
110000000000101011100000000000001001001100111110000101
110000001010000001000000000000001101110011000011000110

.logic_tile 12 22
000000000000000000000000010111000000000000001000000000
000000000000000000000010100000001001000000000000001000
000000000000001101100111100101000001000000001000000000
000000000000000101000000000000101001000000000000000000
000010001110000000000110100011100001000000001000000000
000000001010000000000000000000101000000000000000000000
000000000000000000000110110011000001000000001000000000
000000000000000000000010100000101000000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000001101000010100000101111000000000000000000
000011000001110101100010100101100001000000001000000000
000000001100010000000000000000101110000000000000000000
000000000000000101000110100011100000000000001000000000
000000000001001111100000000000001100000000000000000000
000000000100001000000000010111000001000000001000000000
000000000100000101000010100000001111000000000000000000

.logic_tile 13 22
000010000000010000000000000000000001000000001000000000
000001100001100000000000000000001010000000000000001000
000000001110000001000000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000001100000000000000111101000110011001000000000
000000000000100000000000000000101110001100110000000000
000000001100000111100000000000001000110011001000000000
000000000000000000100000000000001110110011000000000000
000010000101000111100000000111001000110011001000000000
000001000000100000000000000000101110001100110000000000
000000001100100000000000010111001001110011001000000000
000000000001011001000011010000001110001100110000000000
000000001110001111100000010000001001110011001000000000
000000001010001011000011010000001101110011000000000000
000000000000001000000000010011101000110011001000000000
000000000010001011000011000000001100001100110000000000

.logic_tile 14 22
000010100000100000000000001000001001000100000000000000
000000000001010000000000001111001001001000000000010000
000000000000000000000000000101100000010110100000000000
000010001000000000000010100000000000010110100000000000
000010100110000001000010100101100000010110100000000000
000001100000000000000110110000100000010110100000000000
000000000100000101000000001000000000010110100000000000
000000000000001101100010110101000000101001010000000000
000000001100000000000111100011011100110011000000000010
000000000000010000000100000101111011000000000000000000
000000000001100000000111100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000100001000000000000000000010000000011110000000000
000000001110000000000010000101000000010110100000000000
000000000000000000000000000000100000010110100000000000

.logic_tile 15 22
000010100111010101100110100001100000000000001000000000
000011100001111111000000000000100000000000000000001000
000010100000001000000011110001100000000000001000000000
000000000110010011000010100000001100000000000000000000
000000001010000111100010100101100000000000001000000000
000000000000000000100011110000101000000000000000000000
000010100000000000000110110101000000000000001000000000
000000000100001111000011000000101011000000000000000000
000000000111000111100000000101100001000000001000000000
000000100000100000100000000000001001000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000100000000011110000101111000000000000000000
000000000000000000000000000001000000000000001000000000
000000000001000000000011110000101010000000000000000000
000000000001010000000000000011100000000000001000000000
000001001000000000000000000000101000000000000000000000

.logic_tile 16 22
000000000000000000000010100000000000000000000000000000
000010100000000101000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000010111001100000010011000000111111110000000100
000000000000000101000010000101100000000000000000000000
000000000000000000000010000001011100000000010000000000
000000000000000000000000000001101111000001000000000000
000000000000000000000000001011111100111110100000000001
000000000000000000000000001001010000010110100000000000

.logic_tile 17 22
000000000110000111000000000111000000000000001000000000
000000000000000000100000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000001000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000001001110000000000000001001000010100000000000000
000000000000110000000000000000000000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000001011000000000000011000001000000001000000000
000000000000101011000000000000101010000000000000010000
111000100001000000000011000000000000000000001000000000
100000000000000000000100000000001011000000000000000000
110010100000000000000000010001101001101011110100000000
110001000000000000000011110001101101110111110000000001
000000000000000111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010100000010000000010000000000000000000000000000000
000001001110100000000100000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000010100100000111100000000111000001100000010000000000
000000000000001101100011100000001111100000010000000000
111000000000000011100011101111011110100001010100000000
100000000000000101100010100111001010010001100000000000
000000000001001101000000000011011000010100000000000000
000000000000100001000010011001111111110110100000000000
000000000000000101000111100011101101100011110100000000
000000000000000101000010101101011100000011100000000100
000000000000000001100110010011011011000010000000000000
000000000000000000000010000101011000000000000000000000
000000000000000001000010000001011001010000110000000000
000000000000000001000010000001011101100110110000000000
000000000000000001100111001101101101101001000000000000
000000000000000111000000001011001011110110010000000000
000000000000001111000010001101111111100110100100000000
000000000000000101000100000111011000010110100000000000

.logic_tile 2 23
000000000000000101000110000101001000001100110000000000
000000000000000000100000001101100000110011000000010000
000000000000000101100110110111101100101001010000000000
000000000000000111000011011001000000101010100000000000
000000000000000000000111111111011010111001000000000000
000000000000000111000111011011111100111010000000000000
000000000000000000000110110001111001011110100000000000
000000000000000000000010100001011001011111110000000000
000000000000001001100011111011000000010110100010000000
000000000000000111100110001111100000000000000000000000
000000000000000000000000010001111000011111110000000000
000000000000000000000010100101101100001011110000000000
000000000000000001100000011101001111000010000000000000
000000000000000000000010101101011101000000000000000000
000000000000000001100110001111001101100000010000000000
000000000000001111000000000111011000110001110000000100

.logic_tile 3 23
000000000000000000000110000101000000000000001000000000
000000000000000111000000000000001000000000000000010000
111000000000001000000000000000001000111100001000000000
100000000000001011000011100000000000111100000000000010
000000000000001000000011110101011011110000000100000000
000000000000000101000010001101101100111001000000000000
000000000000001000000111001001111000100011010000000000
000000000000000101000100001011101100010010100000000000
000000000000000111000111000000000000100000010000000000
000000000010000111100000000011001110010000100000000000
000000000000001000000110001001111000011110100000000000
000000000000000001000010001111011100101010010000000000
000000000000000001000000001101101110100110100100000000
000000001000000000100010000111011100101001010000000000
000000000000000001100000010101111100100001010100000000
000000000000000000000010001001111101110110100000000100

.logic_tile 4 23
000000000000000111100000000001100000000000001000000000
000000000000000111100000000000000000000000000000001000
000000000000101111100010010001000000000000001000000000
000001000001001111100111100000001000000000000000000000
000000000001000000000000000101100000000000001000000000
000000000010000111000000000000001000000000000000000000
000001001100001000000000010001000001000000001000000000
000000100000000111000011110000001011000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001001000000000000000000
000010100000100000000000000001000001000000001000000000
000001000001010000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000001010000000000010000000001000000001000000000
000000000000100000000011000000001111000000000000000000

.logic_tile 5 23
000000000000100000000010000000000001000000001000000000
000001000001011101000011110000001000000000000000010000
111000000000001000000111110000000000000000001000000000
100000000000001111000011010000001001000000000000000000
010000000000000111100010000001101000010100000000000000
010000000010000000100000000111101010001000000000000000
000000000001010011100010111001001100000011100000000000
000000000000100000100110000111011110100001010000000000
000000000000000001000011101101101101111010110000000000
000000000000000000000010111011111001111101110000100000
000010100000000001100000011101101010001011000000000000
000011000000000000000010011111111111001111000000000000
000000000000000001100110010011011100100000000000000000
000000000000000111100010000000001111100000000000000000
010000000000001000000000010000000000000000000100000000
110000000100001101000011011011000000000010001000000010

.ramb_tile 6 23
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000010000000001000000001000000000
000000000000001001000011110000001000000000000000001000
000000000110001000000000010001000001000000001000000000
000000000001001111000011110000101110000000000000000000
000000000000001000000010000000000001000000001000000000
000000000000001111000100000000001001000000000000000000
000001000010000111000000000111000000000000001000000000
000010000000000000100000000000101101000000000000000000
000000000000000000000111000101000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000100000000000000000000101000001000000001000000000
000001000110010000000000000000101110000000000000000000
000000000000000000000010000111100001000000001000000000
000000000000000000000000000000001010000000000000000000
000001000111110000000000000001000000000000001000000000
000010000000110001000000000000000000000000000000000000

.logic_tile 8 23
000000000000000000000000010101000000000000001000000000
000000000000000000000011000000001011000000000000010000
111000000000101000000111000011100000000000001000000000
100000100001001011000000000000100000000000000000000000
000000000000001000000011101111001001101011110000000000
000000000000001111000011111101001110111011110001000000
000010001110000111000010000000000000000000000000000000
000000000100010000100100000000000000000000000000000000
000000000000100001000000001001101110010000000000000000
000000000001000000100000001111111110000000000000000000
000010100001001000000000001001111010000000000000000100
000001000000100111000010001111001011010000000000000000
000000000000001111000000000111101100111101110100000000
000000000000001101100010000000001001111101110000000001
110001000000011001100010100000000000000000000000000000
010010000001100001000011100000000000000000000000000000

.logic_tile 9 23
000000000000100111100000000011000001000000001000000000
000000000100000000000011110000001101000000000000010000
000000100000000000000000010000000001000000001000000000
000001100000000000000010000000001101000000000000000000
000000000000000000000000001001001001000100000010000000
000000000000000000000000000101001001000000000000000000
000000000001011011100000010000000000000000000000000000
000000001110100111100011100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000010010000000000000000000000000000
000001001100100000000011000000000000000000000000000000
000001000000000001000000000101111010000000000000000000
000000000000000000000000001001101110000000100000000000
000000000000100000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000001010000000111000000001000111100001010000000
000000001100000000000100000000000000111100000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000011000110010000000000000000000000000000000000000000

.logic_tile 11 23
000000001100000001100000000111001000001100111110000100
000000000000100000000000000000000000110011000001010101
111010000000001000000010100000001000001100110110000001
100011000111001011000010100001000000110011000001000111
010001000000000000000010000000000000000000000000000000
110000100000000000000100000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000
000000001100000000000000001000011000010100000010000000
000000000000000000000000001001010000101000000000000001
000000000111010000000000000000000000000000000000000000
000010000000110000000000000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000010000000000000001001111011001000000000000100
010000001110000000000000001001101010000000000000100000

.logic_tile 12 23
000000000000100000000000000001100000000000001000000000
000000000001010000000000000000100000000000000000010000
000001000011100000000110000011000000000000001000000000
000010001010000000000100000000000000000000000000000000
000000001110000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000001010000000000000111000000000000001000000000
000010001010110000000000000000000000000000000000000000
000001001110001000000000000000000000000000001000000000
000010100000000101000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000010000000100000000000000000000000000000000000000000
000000000000000101100000000000000000000000001000000000
000001000000100000000000000000001110000000000000000000
000010000000000000000000000111000000000000001000000000
000001000001000000000000000000000000000000000000000000

.logic_tile 13 23
000000000001010000000000000111001001110011001000000000
000000000000100000000010010000101101001100110000010000
000000000000000101000000000000001000111100001000000000
000000000110001101100010110000000000111100000000000000
000000000000000000000000001000000000010110100010100001
000000000000000000000010111101000000101001010001100111
000000001010000000000010100000000000001111000010100000
000000001110000000000100000000001011001111000001100111
000000001100000000000000000001100000010110100010000000
000010100000000000000000000000000000010110100010100111
000000100000000000000000010001100000010110100010000000
000011100000000000000011000000000000010110100010100111
000000000000000000000000001000000000010110100010000111
000000000000000000000011101001000000101001010011100010
000000000000100000000000000000001000110011000000000000
000000000000000000000000000000011011110011000000000000

.logic_tile 14 23
000000000000010000000000010111000000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000001101000000000011000000000000001000000000
000000001000000101100000000000001011000000000000000000
000000000000000000000110110000001000001100111000000000
000000000001000000000011110000001011110011000000000000
000000000000000101100000010000001001001100111000000000
000000000000000000000010100000001000110011000000000000
000000000001010000000000000101001001001100111000000100
000000000000000001000000000000101010110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000001011110011000000000001
000000000110000000000000010101101000001100111000000000
000000001010000000000010110000100000110011000000000000
000000000001010000000000000001001000001100111000000000
000000000010000000000000000000100000110011000000000000

.logic_tile 15 23
000010100000010000000000000101000000000000001000000000
000000000000100000000000000000001101000000000000010000
000000100000000000000111100101100001000000001000000000
000000001000000000000110110000101001000000000000000000
000000000000001000000000000000000001000000001000000000
000000001100001111000000000000001010000000000000000000
000000000001000101000010100001100000000000001000000000
000001000000000000100100000000100000000000000000000000
000010100000000000000000010111000000000000001000000000
000001000000000000000010010000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000010000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000001000000000000000000000000000000001000000000
000000000100100000000000000000001111000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000010000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000001010000011110000000000
000001000000000000000000000000010000000011110000000000
000000000000000000000000000000000000010110100000000000
000000000110000000000000000001000000101001010000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000001000000000000011000000000000001000000000
000000000000001011000000000000100000000000000000001000
000000000000000011100000000001000000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000001000000011100001100000000000001000000000
000000000000000111000000000000001101000000000000000000
000000000000001101100000000011100001000000001000000000
000000000000100101000000000000001101000000000000000000
000000000000100000000010010111100000000000001000000000
000000000000000000000011100000001011000000000000000000
000000000000001000000011110111000000000000001000000000
000000000000001011000111010000101010000000000000000000
000000000000000000000010000111000001000000001000000000
000000000000001001000111110000101010000000000000000000
000000000000000000000000000011100001000000001000000000
000000001000001001000000000000101010000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000100010110111100000000101101100100110100100000000
000000001010000000000010111101011101101001010000000000
111000000000000101000110010111011101011110100000000000
100000000000000101100011000111101110101111110000000000
000000000101001001100110010001101010101000110000000000
000000000100100001000011110000011010101000110000000000
000000000000001011100011110101111000001111100000000000
000000000000001001000110010001011010101110000000000000
000010100000000000000111000001111111100110100100000000
000000001010000000000110010111111011010110100000000000
000000000000001001100000000111011111000010000000000000
000000000000000111000000000101101110000000000000000000
000000000000001101000110100011111011100000000000000000
000010000100001111000000001001011000000000000000000000
000000000000001101100000011001111010011010100000000000
000000000000000001000011100111101000101011010000000000

.logic_tile 2 24
000000100001000111000110010001101101000111010000000000
000000000100000001100010001101001011000011010000000000
111000000110000111000011100011011000110110100100000000
100000000000000101100100000111101111101001000010000000
000000100001100101000111110001011001010110010000000000
000000000000000000100011111101101011010111100000000000
000010100000000000000111101101001000100011110100000000
000011100001010000000000001001011111000011010000000000
000000000000000001100111110001111101000111010000000000
000000000000000000000011011101011011000011010000000000
000000000001011001100110010101011101111100010100000000
000000001110100001000010001011011001101100000000000000
000000000000101000000000010011111001101001010000000000
000001000000000001000011101101001011101000100000000000
000100000000000000000000000001011100100011110100000100
000100001100000000000000001101001000000011010000000000

.logic_tile 3 24
000100000000000000000000000000000001000000001000000000
000100001010100111000000000000001010000000000000001000
000010100000010011100000000001000000000000001000000000
000001000000100000100000000000000000000000000000000000
000000100000000000000000000000000000000000001000000000
000000000000100000000000000000001110000000000000000000
000100000000001111100000000000000001000000001000000000
000100000000001011100000000000001010000000000000000000
000010000000000000000000000001100001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000001000001000010000000000000000000001000000000
000000000000100000000000000000001111000000000000000000
000000000000010000000010000000000001000000001000000000
000000000000100001000000000000001101000000000000000000

.logic_tile 4 24
000000000000000000000010000000000001000000001000000000
000000000000000000000111100000001011000000000000010000
111000000000001111000110000000000001000000001000000000
100000000110000001000000000000001000000000000000000000
000010000000000000000000000000001000001100000000000000
000000000000000000000000000000001110001100000000000000
000000000000000001100111000000000001010000100110000010
000000000000000000000110011011001011100000010000100100
000100000000000111100110010001101001110110100110000000
000101000110000000100011011011111110010010100000000000
000010001100000101100111110001011101100001010000000000
000001000000000001000010000000111110100001010000000000
000000000000001101000111101011101111101111000100000000
000000000000001011100000000011001010000111000000000000
000000001110101011100000001001101110010110100000000000
000000000001000111100000001011011100010001100000000000

.logic_tile 5 24
000010100000000111000000010000001010100000000000000000
000001000000000000000011110111001010010000000000000000
111000000000001111100111100001011011000010000000000000
100000000000000111100110100111111001000000000000000000
010000100000000001100110010000011000000001010000000001
110000001000001111000011100101000000000010100001100100
000010100000000111000111100101111001000110100000000000
000000000000000000000011111101011111000000000000000000
000000001101010000000000000001000000000000000100000000
000001000000000000000000000000000000000001001000000010
000000001100000000000000010101000001100000010010000000
000010100000000000000011010000001000100000010001000100
000000000000000011100000001000011111000100000000000000
000000000000000111100000000101011001001000000010000000
010000000000000000000000011000011100101000000000000000
010000000000000000000011001101010000010100000000000000

.ramt_tile 6 24
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001011010000000000000000000000000000
000001100000100000000000000000000000000000

.logic_tile 7 24
000000000000001001000000000001001001000011110000000000
000000000000101011000010010001001110010011100010010000
111000000000000000000011100000011101110000000000000000
100000000000001111000100000000001111110000000001000100
000000000000001001000111101101111101010000110000000000
000001000000000111100010001011101010110000110000000000
000000000000000001000000011001101010000000010000000000
000000000111000000000011001001011101000000000000000101
000010000000000001000010010011101100000000000010000000
000000000000000000100110000001101010010000000000000000
000000000000001101000010001011101000100000000000000000
000000100000001101000010101011111010000000000000000000
000000000000000000000000000000001010110000000100000000
000000000000000000000000000000011101110000000000000100
000000001000001001100010010111100001100000010010000000
000000000000000001000010000000101110100000010000000101

.logic_tile 8 24
000000000000000000000000000000000001000000001000000000
000000000010000000000000000000001110000000000000001000
000000000001110000000000000000000001000000001000000000
000000000000110000000000000000001010000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000111110101100000000000001000000000
000000000110001111000111000000100000000000000000000000
000000000000000001000010000011100000000000001000000000
000000000000000000000000000000001111000000000000000000
000010101000000001000000000111100001000000001000000000
000000100001000001000000000000101011000000000000000000
000000000000000000000010000011000001000000001000000000
000000000000000000000100000000101100000000000000000000
000000101000000111000010000011100000000000001000000000
000001000000000000000100000000001011000000000000000000

.logic_tile 9 24
000000000000000111000111100000000000000000001000000000
000000000000100000000100000000001100000000000000001000
000000000000001000000011110101100000000000001000000000
000000000000001011000011010000001000000000000000000000
000000000001000111000000000001000001000000001000000000
000000000000100000000000000000001011000000000000000000
000010101110001001000010000101000001000000001000000000
000001000000000111000000000000001010000000000000000000
000000000000000000000000000001000001000000001000000000
000000001100000001000000000000101000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000100001000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000

.logic_tile 10 24
000000000000000000000111110011000000000000001000000000
000000000000000000000111100000000000000000000000001000
000000001001110000000000000101000000000000001000000000
000000001100010000000000000000001101000000000000000000
000000000000000111100000000000000000000000001000000000
000000000000100000100000000000001001000000000000000000
000010000001010000000111100111100000000000001000000000
000001100001100000000000000000000000000000000000000000
000000000001000001000111000011100001000000001000000000
000000001000000000000000000000001111000000000000000000
000000101000000001000010000111000000000000001000000000
000001001100000000100000000000101001000000000000000000
000000000000000000000111000011000001000000001000000000
000001000000100000000000000000101011000000000000000000
000010000001010001000111000111100001000000001000000000
000001100000100000100000000000101101000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000001000000000
000001000110000000000000000000001101000000000000001000
000010100000000111100011100011100000000000001000000000
000000001101010000000100000000001101000000000000000000
000001000000010000000000000001100000000000001000000000
000010000000000000000000000000100000000000000000000000
000001000100000111100111000111100000000000001000000000
000010000001010000100100000000000000000000000000000000
000000000000000000000111000011100000000000001000000000
000000000000000000000010000000001111000000000000000000
000010000010000011100000000000000001000000001000000000
000000101100011111100000000000001000000000000000000000
000000000000000000000111000111100001000000001000000000
000000000000000000000000000000001010000000000000000000
000011000110001111000000000101100000000000001000000000
000001000000010011000000000000100000000000000000000000

.logic_tile 12 24
000010000000000000000000000000000000000000001000000000
000010000000000000000000000000001010000000000000010000
000000001000010000000000000101000000000000001000000000
000000001010100000000000000000000000000000000000000000
000000000000100001100000000000001000111100001000100000
000000000001000000100000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000100010000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001100000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000110000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000100000000011100000000000000001000000001000000000
100001001100010000000000000000001110000000000000000000
010000000000000000000111100111001000001100111100100000
110000000000000000000100000000100000110011000011100011
000010000010000111100000010000001000001100111100100001
000000000000000000000010000000001001110011000011100011
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001100110011000011100110
000010100000001001100000000000001001001100111110100001
000011000000000001000000000000001100110011000011100110
000000000000000000000000010101101000001100111110100000
000000000000000000000010000000100000110011000011100111
010010100000010000000110000111101000001100111110100100
110010100000000001000000000000100000110011000011100110

.logic_tile 14 24
000000000000001001100110100011101001001100111000000000
000000000000000001000010010000001000110011000000010000
000011000000000000000010100000001001001100111000000000
000000000000001001000000000000001111110011000000000000
000000000000000000000000000000001000111100001000000000
000000000001000000000010100000001001111100000000000000
000000000000001000000000000001001000000100000000000000
000000000110000001000010100000001000000100000000000001
000000000000000101000000001101101010110011000000000000
000000000000001001100000001111111100000000000000000000
000000000001100101000000000000000000001111000010000100
000000000000100000100000000000001001001111000011100011
000000000000000001000000000011000000010110100010000101
000000000000000000000000000000000000010110100011000011
000010001000000000000011111111000001100000010000000001
000000000000000000000010000101001001000110000000000000

.logic_tile 15 24
000010000000000101100000000101000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000100000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001000000000010101000000000000001000000000
000000000000000101000010100000100000000000000000000000
000000000001010000000000000000000000000000001000000000
000001001010000000000000000000001011000000000000000000
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000000
000000000000000000000110000000000000010110100000000000
000000000010000000000100000101000000101001010000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000100000000000000000001000000000010110100000000000
000000001010000000000000001011000000101001010000000000

.logic_tile 16 24
000001001010100000000000000000000000001111000000000000
000010000001000000000000000000001011001111000000000000
000000100001000101000000000000001110001100110000000000
000000000010000000100000000000001010110011000000000000
000000000000001001100010100000000000010110100000000000
000010100000000011000110110101000000101001010000000000
000000000001000000000011110000000001001111000000000000
000000000110101101000011010000001000001111000000000000
000001000000000000000000001001111010100010000000000000
000010100000000000000000001101011010001000100000000001
000001000000000000000000000000000000010110100000000000
000000100000000000000000001101000000101001010000000000
000000000000000111100000000101100000010110100000000000
000000000000000000100000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 17 24
000000000000001000000000000000000001000000001000000000
000000000000000101000010000000001111000000000000001000
000000000000001111100111110001100001000000001000000000
000010000010001011000010100000001001000000000000000000
000000000000000000000111110101000000000000001000000000
000000000000001001000110100000001001000000000000000000
000000100000001101100000010101000000000000001000000000
000000001000000111000011100000101101000000000000000000
000000000000001000000010000101000000000000001000000000
000000000000000011000100000000101100000000000000000000
000000000000000000000000000101100001000000001000000000
000001000000000000000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000111000001100001000000001000000000
000000000000000000000100000000101011000000000000000000

.logic_tile 18 24
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001011000000000000010000
000010000000000000000000000111100001000000001000000000
000000000000000000000011110000101111000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001001000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000100000000001101000000000000000000
000000100000000000000011100101000000000000001000000000
000011000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000011010000000000000101000000000000001000000000
000000000000100111000000000000100000000000000000000000
000000000001010000000011100000000000000000001000000000
000000000000000000000010010000001011000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000001100110000000011111111101000000000000
000000000000000000000011110101001110111110000000000000
111000000000000011100110010101101100110100010100000000
100000000000001111000011011111101100111100000000000000
000010100001000001100011101111111000000010000000000000
000000000000100000000011101001111010000000000000000000
000000000000000000000111011000011111101001000000000000
000000000000000000000111010001001001010110000000000000
000000000000001101100000011111111100101000010000000000
000000000000000001000011001111111110101100010000000000
000000000000001000000011101001101000000111110000000000
000000000000000001000000001101011000101111110000000000
000000000000000111000000000101001101111000100100000000
000000000000000000000010001101101100110000110010000000
000000000000001111000111010101101100101111000100000000
000000000000000111000110000011111001000111000010000000

.logic_tile 2 25
000000000000000111000000000001101011100000000000000000
000000000000000000100010001011111101000000000000100000
111000001110001001100010110000011101000011000010100000
100000000000001111000111000000001011000011000000000010
000000000000000000000111100001001101101001110000000000
000000000000000000000010110111011010101000100010000000
000000000000000101000011111001111011101011010010000000
000000000000001111000010001101111101001011100000000000
000000000000000000000111010111111110010110100000000000
000000000000000111000010101101011100010001100000000000
000000000000000111000010011001111110100010110100000000
000000000000001111100110010011011110000011110000000000
000000000000000111000110110111011010100000010000000000
000000000000010101100010011001101111110001110000000000
000000000000001000000110001011001011001011100000000000
000000000000000101000011101111011000001011000000000000

.logic_tile 3 25
000000000000000000000010100000000001000000001000000000
000000000000001101000100000000001000000000000000010000
111000000000001001100111110000001000111100001000000000
100000000000001111000110010000000000111100000000000000
000000000000000101100111101001011011000010000000000000
000000000000000000000110010111111001000000000000000000
000000000000001111100110011101011111001001100000000000
000000000000000101100011001101101110101001110000000000
000000000000000000000011101101111100110110100100000000
000000000010000000000000000101001000010010100000000000
000000000000000101000010110101011011101001110100000000
000000000000000000000011101011011000101010110000000000
000000000000000000000000001001101011100001010000000000
000000000000000000000000001011111001110101010010000000
000000000000000001100111001000011110101000000000000000
000000000000001001000100001011010000010100000000000000

.logic_tile 4 25
000000000000000111100000000000000000000000001000000000
000000000000000000100000000000001111000000000000001000
000000000000000011100000010000000001000000001000000000
000000000000000000000011000000001010000000000000000000
000000000000000011100111110000000000000000001000000000
000000000000000000100111000000001011000000000000000000
000000000010101000000000010000000000000000001000000000
000000000001001111000011100000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000111000000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 5 25
000000000000001000000111010000000001000000001000000000
000000001110001111000011010000001110000000000000001000
000000000000010111100000000000000000000000001000000000
000000001011110000100000000000001110000000000000000000
000000000000000000000111110001000000000000001000000000
000000000110000000000111010000101001000000000000000000
000010101000000000000111010000000001000000001000000000
000001000000000000000011100000001000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101000000000000000000000
000010000000000000000000000101100000000000001000000000
000000001110000000000000000000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000001000000000000101011000000000000000000
000011100000000001000000000000000001000000001000000000
000001001110100000000000000000001011000000000000000000

.ramb_tile 6 25
000000000010000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000011100111000000000001000000001000000000
000000000000000000100000000000001011000000000000001000
000010100001010011100000000001100000000000001000000000
000001000001100111000011100000000000000000000000000000
000000000000000011100010000001000001000000001000000000
000000001000000001000011100000001001000000000000000000
000011100010000000000111000101000000000000001000000000
000001001110000000000100000000001011000000000000000000
000000000000000000000000000101000001000000001000000000
000001000000000000000000000000001001000000000000000000
000000100000000000000000000001100000000000001000000000
000011001110000000000000000000101001000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001001000000000000000000
000001000000010000000000000101000000000000001000000000
000000001110100000000000000000100000000000000000000000

.logic_tile 8 25
000000000000001111000111110001100000000000001000000000
000000000000001111000011110000100000000000000000010000
000010000000011111100111100001000000000000001000000000
000000000110101111100010110000000000000000000000000000
000000000000000111000011101111001001010100000000000000
000000000000001111000000001101001001001000000010000000
000011000000010001100111010101011100000000000000000000
000001000100110111000111110001111100010000000000000010
000000000000000111000000001101011011000000000000000001
000000000000000000100000001111001010010000000000000000
000011000001110001000000011001011001010000000000000000
000000000110100000000010000011101011000000000000000000
000000000000000000000000000001011000010100000000000000
000000000010001001000000000000100000010100000000000000
000000000001010000000110000101001011000010000000000100
000000000110000000000000001001101000000000000000000000

.logic_tile 9 25
000000000000000011100111100000000001000000001000000000
000000000000000111000100000000001110000000000000001000
000000001011111000000000000001100000000000001000000000
000000000000010011000000000000001001000000000000000000
000000000000001111100111100101100000000000001000000000
000001000000000111000000000000001010000000000000000000
000001001010001000000111000101000000000000001000000000
000010000000000011000111110000101000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000100110000000000000000000100000000000000000000000
000010100000000000000000000101100001000000001000000000
000000000010000000000000000000101000000000000000000000
000010100001010001000000000001100000000000001000000000
000001100110100000000000000000001010000000000000000000

.logic_tile 10 25
000000001110000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000010000000000001011101000010100000000000010
000000000110100000000000001101100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010001110000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001100000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100111010000000000000000000000000000000000000000
000001001100100000000000000000000000000000000000000000

.logic_tile 11 25
000000001100001000000000000000000001000000001000000000
000000000000101011000000000000001010000000000000010000
000000000100010000000011100000001000111100001000000000
000000000001100000000000000000000000111100000000000001
000000001110000000000110000111111011100000000000000000
000000000000100001000010000000011101100000000000100000
000000001010000111000111001001011010000000000000000000
000000001111000001100011100101011101000001000001000000
000010001100000001000010010011001100000010100010000000
000000000000000000000010110000010000000010100001000000
000000000100100000000000011101001111010000110010000000
000010100000000000000010001111101001110000110000000000
000001000000100001000010000101001010000000100000000000
000000100001000000000000001011101111000000000000000000
000001000100101000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 12 25
000000000000000000000110000001000000000000001000000000
000000000000000000000100000000100000000000000000001000
000001000000101001100000010001100000000000001000000000
000000000000001001100010010000000000000000000000000000
000010100000100000000000000001101001110011001000000100
000000000001010000000000000000001010001100110000000000
000000000000010001000110000001101000101010101000100000
000000001000000000000110000000100000101010100000000000
000001000000000000000000000101101001110011001000000000
000010100000000000000000000000101011001100110000100000
000000000000000000000000000101101000110011001000000000
000010000000000000000000000000001110001100110000100000
000001001110001101100000000101101000110011001000000000
000000100000000101000000000000101110001100110000100000
000000000000100000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000100000

.logic_tile 13 25
000000000000000000000000010101001000001100111100000100
000000000000000000000011110000000000110011000011110110
111010000000010111100111100101001000001100110100000100
100000000100000000000100000000000000110011000011100110
010000000000101001100010100001111001000000110000000100
010000000000010001000000001101101101000000000000000000
000001000001110000000000000000000000000000000000000000
000010000000010001000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100000010000000000010000000000001111000010000101
000011001010010001000010000000001010001111000010100110
000001000000100111000000000101101101000100010000000000
000000100001010000100000000111001100100010000000000000
110001000001100111000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000

.logic_tile 14 25
000000000000100000000011100001100000000000001000000000
000000000001000000000000000000100000000000000000001000
000001000001010101000111010001100001000000001000000000
000000001000010000000111110000101000000000000000000000
000000000000100111000000000001000000000000001000000000
000000000001000000000000000000100000000000000000000000
000011100001100011100111100101000000000000001000000000
000000000000100000000110100000000000000000000000000000
000001000000000011100000000000000001000000001000000000
000010100000000000000000000000001010000000000000000000
000000100010000001000000000001100000000000001000000000
000001000000000000000000000000101100000000000000000000
000001001100000000000000000011100001000000001000000000
000010000000000000000000000000001011000000000000000000
000010100101000000000000000000000001000000001000000000
000000000100100000000000000000001011000000000000000000

.logic_tile 15 25
000000000000011000000000000011100000000000001000000000
000000000000101111000000000000000000000000000000001000
000000100001000000000011100001000000000000001000000000
000000000100100000000100000000000000000000000000000000
000000000000000000000000000011000000000000001000000000
000000001100000000000000000000000000000000000000000000
000000100000011000000011100011000000000000001000000000
000001001000111111000000000000001111000000000000000000
000000001010001001000000010111100000000000001000000000
000000000000000111100010100000101100000000000000000000
000000100000000011100000001000001000111101010000000000
000000000010000000000000000101000000111110100011100001
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000011101101101100010000000000000
000001000000000101000010010111111001001000100000000000

.logic_tile 16 25
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000001000111000000000000000001000000001000000000
000010000000000000000000000000001110000000000000000000
000010100000000001000000000011101000001100111000000000
000001000000000000000000000000001101110011000000000000
000000000000000000000000000011101000001100111000000000
000000000110100000000000000000001100110011000000100000
000000000000100001000000010011001001001100111000000000
000000000000010000000011100000001101110011000000000000
000010000001010111100000000101001001001100111000000000
000000000000001001100010010000001111110011000000000000
000000000000000000000000000111001000001100111000000000
000000101100000000000011110000100000110011000000000000
000010100001001111100000000111101001001100111000000000
000000001000001111000011110000001100110011000000000000

.logic_tile 17 25
000010001010000000000000000101100000000000001000000000
000001000000000000000000000000001111000000000000010000
000000000001000111100000000101100001000000001000000000
000001000100100000100010110000101000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010100001100000000000001000000000
000000001010101111000100000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000010000000000101000000000111000000000000001000000000
000000000010000000100000000000000000000000000000000000
000000000000000101000110000000000000000000001000000000
000000000000000000100100000000001110000000000000000000
000000100000000000000000000111000000000000001000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000001000000000000111000000000000001000000000
000000000000001011000000000000000000000000000000010000
000000000000011111000000000000000000000000001000000000
000000000000000111100000000000001110000000000000000000
000000000000100000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000000000000001001001000000000000000
000000000000000000000000000001001000000100000001000000
000000000000000000000000000000011110001100110000000000
000000000000000000000000000000001100110011000000000001
000000000000000000000000000000000001001111000000000000
000000000000000111000000000000001010001111000000100000
000000000000000011100000000000000001001111000000000000
000000000000000000100000000000001000001111000000000000

.ramb_tile 19 25
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000001111000111101111001100000111010000000000
000000000000100111100000000011111101100011110000000000
111000000000001000000010001011011100010110110000000000
100000000000000001000100001111101111101010010000000000
000000000000001000000000011101001110100000010100000000
000000000000100001000010000001101000010001110010000000
000000000000000000000111001001011010101111000100000000
000000000000000000000110111001011010001011000010000000
000000110001010000000110010001011000101000000000000000
000000010010000000000011000000010000101000000000000000
000000010000001000000000000011101101001001000000000000
000000010000000011000000001111011011011111000000000000
000000010000001001100000010001101000110110100100000000
000000010000101011000011010111111000100001010000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000

.logic_tile 2 26
000000000100000001100110101011011110000111010000000000
000000000000000000000000000111101111000011100000000000
111010000000011000000000000101011110011001010110000000
100001000000101001000011100111111100101001010000000000
000000000000001000000110011111111011000010000000000000
000000000000000001000010100101111100000000000000000000
000000000000001101000111110111011110110010100000000000
000000000000001111000110101011101000110000100000000000
000000010000000001000111001101001111110110100100000000
000000010010000000100100001011001111010110000000000000
000010010001001000000010001101111000010111110000000000
000001010000100001000010000101111000110110110000000000
000000010000001000000011101011111011010001100000000000
000000010010000101000000000011111011110001110000000000
000000010000001011100111010001111000000010000000000000
000000010000000001000010101101101001000000000000000000

.logic_tile 3 26
000000000000000111000110010111100001000110000000100000
000000000000000000100010000000001101000110000001000000
111000000000001101100000011111001111000111110000000000
100000000000000111000010000011011010101111110000000000
000000000001000001100110000011011111100000010000000000
000000000000000000000000000111011001111110100000000000
000010000000000000000000010101011000100000010100000000
000001000000000101000010100001101110010001110000000000
000000010000000101000110100011111011111000100000000000
000000010000000000000010101011111110110100000000000000
000000010000000001100110001000001010111001000000000000
000000010000001111100010000001001100110110000000000000
000000010000001111100011101111001101101001000100000000
000000010000000001000100001001011000101010000000000000
000010010000001001100000000001011100111001110000000000
000001010000000001000011110011101001101000000000000000

.logic_tile 4 26
000000000000000101000000000101100000000000001000000000
000000000000000000100010110000000000000000000000010000
000000000000001000000111100000001000111100001000000000
000000000000000001000000000000000000111100000000000010
000000000000001000000010100001000000010000100010100000
000000000000001111000100001001001100000000000001100100
000000000000000000000000000011111000101000000000000000
000000000000000001000000000000000000101000000000000000
000000010000001000000000000001000000001001000010000001
000000010000001101000000000011001001000000000001100001
000000010000000000000000000000001000000000010010000000
000000010000000001000000000001011010000000100010100000
000000010001000000000000001000000000100000010000000000
000000010000100000000000000011001011010000100010000000
000000010000000000000000001001000000001001000010000000
000000011100000000000000001001101000000000000011000000

.logic_tile 5 26
000000000000001111100000000011000001000000001000000000
000000000000001111100000000000101011000000000000010000
000000000000100011100000010000000001000000001000000000
000000001110001011000011100000001010000000000000000000
000000000000000001000111110011101001011100000000000000
000000000000000000000011011101101101111100000010000000
000010100000011000000011110000011001110000000000100000
000011100000100011000011100000001100110000000000000000
000001010000000001000011100101001111010000000010000000
000000010000000000000000000000101100010000000001100000
000000010001010101000110010001011101100011110000000000
000000011000100111100010000000001011100011110000000000
000000010000001000000000000011000000001001000000000000
000000010000000111000000000000001010001001000000000001
000000010110000000000000000001011001000000000000000000
000000110000000000000000000001011000000100000000100000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101011000000000000010000
000000000000000000000111110000000001000000001000000000
000100000001010000000111010000001001000000000000000000
000000000000000001000111101011101001011100000010000000
000000000000000000000000001001101110111100000010100000
000000000000000000000111000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000110100000000000000000000000000000
000000010111010000000000000000000000000000000000000000
000000011110000000000000000011101100000000000000000001
000000010000000000000000000101101011000000010000000000
000000010000010101100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000011100011100101111110000001010010000000
000000000000000000100100000000010000000001010000100100
000000000000000001100010111011011000100000000000000000
000000000100000000000010000011111110000000000000000001
000000000000001011100000000001111001100000000000000000
000000000000000011000010000000101011100000000000000001
000001000010100001000111010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000000010001000000000000000000011010000011010000000000
000000010000100001000010011111011100000011100000000001
000000010000000101100000000000001010110000000000000000
000000010110000000000010000000001000110000000000000001
000000010000001001000111101101011111000000000000000000
000000010000000001000100001011101010000000010000000000
000000010000000001000000000111101110000000000000000000
000000010000001001000010000101001001000001000001000010

.logic_tile 9 26
000000000000000000000000000101000001000000001000000000
000010100000100000000011110000101011000000000000010000
000010100000011111000011100000000001000000001000000000
000001000001100001100111110000001001000000000000000000
000000000000000011100111011011101001011100000000000000
000000001000101111100111100001001110111100000000100000
000010100000010111100010001101001010111111000000000000
000000001101101111100000000111101010101001000000000000
000000010000000000000000001101111000000000100000000000
000000010000000001000000001001001001000000000000000000
000000010110001101000000000011011010000001010000000000
000000010000000011000000000000000000000001010000000000
000000010000000000000000001111100001100000010000000000
000000010000000000000000000001101100000000000000000010
000001010001011001100000001000011000000010100010000000
000010010000101111000010100101010000000001010001000100

.logic_tile 10 26
000000000000001111100000000000000000000000001000000000
000000000000001011100000000000001000000000000000001000
000010000000000000000111100011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111100011000001000000001000000000
000000000000001111000100000000001010000000000000000000
000000000000000001000000000111000001000000001000000000
000000001100000001000000000000101010000000000000000000
000000010000000011100000000101000001000000001000000000
000000010000000001000000000000001010000000000000000000
000000110000000000000000000101100001000000001000000000
000001010000000000000000000000001001000000000000000000
000000010000000000000111000001000001000000001000000000
000000010000000000000000000000001010000000000000000000
000000010100010000000000000101000001000000001000000000
000000011010100000000000000000101010000000000000000000

.logic_tile 11 26
000000000000000000000111000111000000000000001000000000
000010100000000000000000000000000000000000000000001000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000001000000000000000111010001100000000000001000000000
000000100000000000000011100000000000000000000000000000
000010000000010011100011100101100000000000001000000000
000000000000100000100000000000000000000000000000000000
000010110000000000000000000001000001000000001000000000
000010110000000000000000000000101011000000000000000000
000000110000000000000111000101000001000000001000000000
000001010000000000000000000000101110000000000000000000
000001010000000000000000000000000001000000001000000000
000010110000000001000000000000001111000000000000000000
000000010000100000000111000000000000000000001000000000
000000010000000001000100000000001011000000000000000000

.logic_tile 12 26
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000001100000000101000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000001000010000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000010111000001000000001000000000
000010000110000111000011100000001011000000000000000000
000000010000000001000000010000000001000000001000000000
000000010000000000000011000000001100000000000000000000
000000010000000000000000000000000000000000001000000000
000000010101001111000000000000001100000000000000000000
000000010000000001000000000101100000000000001000000000
000000010000000000000000000000101010000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001000000000000000000000

.logic_tile 13 26
000000000000000011100111000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000100101000000000111000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000011100000000111000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000100000000000010000111000001000000001000000000
000000000000010001000010000000001011000000000000000000
000000010000000111100000000101100000000000001000000000
000000010000000000000000000000001110000000000000000000
000001010100000000000000000101000000000000001000000000
000000010000000000000000000000001100000000000000000000
000000010000000111100000000001000000000000001000000000
000000010000000000000010000000001110000000000000000000
000000010010000000000000000000000001000000001000000000
000000010100000000000000000000001000000000000000000000

.logic_tile 14 26
000001000000001011100110000011001000111100001000000001
000010100000001011000000000000000000111100000000010000
000010100000001011100110010101001001010100000000000000
000000000000000001000110001011101100000100000000000100
000000000000001101000010010001111011000000000000000000
000000000000001111100010000101101111001000000000000000
000000000100011000000010001000000000100110010000000000
000000000000100111000010000001001000011001100000000000
000001010000001001000010000101100000111111110000000000
000010110000001101000000000001100000000000000000000000
000000010000000111100010000101111000010111100000000000
000000010000000000000000001101111010000111010000000000
000000011110000000000111101011101000100000000000000000
000000010000000000000000000001111100000000000000000000
000000010000000000000110000000001110001100110000000000
000000010000010000000000000000011000001100110000000000

.logic_tile 15 26
000000000000000000000011100001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000010100100001111000111100101100000000000001000000000
000000000000000011000100000000000000000000000000000000
000000001100001000000111100001100001000000001000000000
000000000000000101000100000000101000000000000000000000
000000000000101111100000000011100000000000001000000000
000000000000000011000000000000000000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000011100000001011000000000000000000
000000010000000000000000000011000001000000001000000000
000001011010000001000000000000101010000000000000000000
000000010000000011000000000001100000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000111001000101000000000000100
000000010000000000000000000101000000000000000000000000

.logic_tile 16 26
000000001100001000000000000111001000001100111000000000
000000000000000001000000000000101010110011000000010000
000000000000000000000010100101001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000111100000000001101000010100000000000000
000000000000000000100000000001100000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000010000000000000000000111111010101000000000000000
000000010000000000000000000111110000000010100001000000
000000010000100000000000000000000001001111000000000000
000000010000000000000000000000001001001111000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000

.logic_tile 17 26
000000000000000101100000000001000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000000001000000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000111000000000000001000000000000000000000
000000010000000000000000000101101000001000000000000000
000000010000000111000000000000001100001000000001000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010000000000000000000101000000010110100000000000
000000010000000000000000000000000000010110100000000000
000000010000000000000000000011100000010110100000000000
000000010000000000000000000000100000010110100000000000

.logic_tile 18 26
000000000000000000000000000000000001000000001000000000
000000000000000111000000000000001011000000000000001000
000000000000000000000011100000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000011100111000011000001000000001000000000
000000000000000000100010000000001010000000000000000000
000000000000000001000010000101100001000000001000000000
000000000000000000000010000000001011000000000000000000
000000010000000001000010000101000000000000001000000000
000000010000000000000000000000101010000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000101011000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000101000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001001000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000001000000000110000011011010100011110100000000
000000000100000000000000001111111010000011010000000000
111000000000001000000110001001101110110110100100000000
100000000000001111000000001001011101100001010000000000
000000000000000111100110001111101001011111110000000000
000000000010000000000000001111111101001111100000000000
000000000000000101000010000011101111111000110100000000
000000000000001101000110111011011110010000110000000000
000000010000000000000010110101101001110100110000000000
000010010000000000000011000000011011110100110000000000
000000010000000000000010001111001010000010000000000000
000000010000000001000110001111011110000000000000000000
000000010000001001100010000011011101101111000100000000
000000010000000001000000001111111010001011000000000000
000000010000001000000010011011001110101001010000000000
000000010000000001000010000101100000000001010000000000

.logic_tile 2 27
000000000000000000000010110101111001101000000000000000
000000000000000000000111101111011101111110000001000000
111000000000000000000010101101101000111001010000000000
100000000000000000000100001011111010010001010000000000
000000100100001101100011110011011111100001010000000000
000000000000000101000010100000101100100001010000000000
000000000000001000000011110001001110110100010000000000
000000000000000111000011100000101011110100010000000000
000000010000000001100111010101101000110110100100000000
000000010000000000000010001011111011101001000000000000
000000010000000001100110010000011101101001000000000000
000000010000001101000010001011001101010110000000000000
000000010000000101100110000011011110111101010000000000
000000010000000000000000001001001010100000010000000000
000000010000001011100000000101011111101111000100000000
000000010000000001100000001001101100000111000000000000

.logic_tile 3 27
000000000001000111100110011011011100100110100100000000
000000000000001001100010000011111101101001010000000000
111000000000001111000110000001011010010111100000000000
100000000000000101000000001101101010111111010000000000
000000000000001111000000010011101101111000100100000000
000001000000000001000011111111111101110000110000000000
000000000000000011100110001101011111001111110000000000
000000000000000000100100000001011111000010110000000000
000000010000001000000010100001111110001101010000000000
000000010000000001000110100101011100001101000000000000
000000010000001101000010011001011000000010000000000000
000000010000000001000010001001101010000000000000000000
000000010000000000000010100001000000110000110000000000
000000010000000000000000001001001000110110110000000000
000000010000000001000110000111111011110110100100000000
000000010000000000000011111001011100100001010000000000

.logic_tile 4 27
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001001000000000000001000
111000000000001111000000010011011000001100111000100000
100000000000001011100011000000010000110011000001100100
000000000000000001000000001001001000001100110010100001
000000000000000000000000000001000000110011000001100100
000000000000001001100010100011001111000000100000000000
000000000000000001100100000000101111000000100001100101
000000010000000000000010011111011100101011010000000000
000000010000000001000110000011011010001011100000000000
000000010000001000000010101101100000011111100100000000
000000010000101001000000000101101101111111110010000101
000000010000000001100000000000011110001000000000000001
000000010000001101000000000111011101000100000001000000
010001010000000000000000000111001101010000000000000000
110000010000000000000010000000011000010000000011100001

.logic_tile 5 27
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001011000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000001111000000000000001011000000000000000000
000000000000000000000010010101000001000000001000000000
000000000000000000000111010000101101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000010001000000000000000111000000000000001000000000
000000010000000000000000000000101001000000000000000000
000010010000000000000010000001000001000000001000000000
000000010000000001000010000000101110000000000000000000
000000010000000000000000000011100000000000001000000000
000000010000000000000010000000101001000000000000000000
000000010000000000000000000001100000000000001000000000
000000010000000001000010000000001011000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000111100111110101100000000000001000000000
000000000000000000100011000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000001000000111100111010000000001000000001000000000
000000000000000000000011100000001011000000000000000000
000000010000000000000010000001100000000000001000000000
000000010000000000000111100000100000000000000000000000
000000010000000000000000010011100001000000001000000000
000000010000000000000011000000101110000000000000000000
000001010000000000000000000001100000000000001000000000
000000110000000000000000000000001101000000000000000000
000000010000000000000000000011000000000000001000000000
000000010000000001000000000000101101000000000000000000

.logic_tile 8 27
000000000110000111100000000000000000000000001000000000
000000000000000000100000000000001011000000000000001000
000000000000000000000000010101100000000000001000000000
000000000000000111000011000000100000000000000000000000
000000000000000000000111000101100001000000001000000000
000000000000000001000100000000001000000000000000000000
000000000000101111100111110101100000000000001000000000
000000000100000111000011100000001010000000000000000000
000000010000000000000000000101100001000000001000000000
000000010000000000000000000000101000000000000000000000
000000010000000000000000000001100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000111000000000000001000000000
000000010000000000000010000000100000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001000000000000000000000

.logic_tile 9 27
000001000000001000000000000000000000000000001000000000
000000100000000011000000000000001011000000000000001000
000000000000000000000000010101100000000000001000000000
000000000110000000000011010000001010000000000000000000
000000100000001001000010010101100000000000001000000000
000000000000000011000011010000101000000000000000000000
000000001010000001000011110000000000000000001000000000
000010100000000000000111000000001011000000000000000000
000000010000000001000000000011000000000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000000000000000000101000001000000001000000000
000000010000100000000000000000001011000000000000000000
000000010000000000000000000001100000000000001000000000
000000011010000000000000000000100000000000000000000000

.logic_tile 10 27
000000000000000000000110000001100001000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000111111100111000101100000000000001000000000
000010000000000001000111100000100000000000000000000000
000000000001000000000000001011001000000100000000000000
000000000000000000000011100001101110000000000000000001
000000000000001111100111110000011101110000000000000000
000010000000001011100111010000001001110000000000000100
000000110000000000000110001011101011000001000000000000
000001010000000000000100001111111001000000000000000000
000010110000100000000110001101111011000100000000000000
000000010000000001000000000101011011000000000000000000
000000010000000001000000000101111010000001010000000100
000000010000000000000000000000010000000001010000000000
000010110001100001100110000000011110110000000000000000
000000010000110000000100000000001001110000000000000001

.logic_tile 11 27
000000000000000000000000000111101000111100001000000100
000000000000000000000000000000100000111100000000010100
000001000010110000000000010101001000001100000000000000
000000000000110000000011111011001100000100000010000001
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000011110000101100010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110001010001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000010000000000000000000000000000000
000000010001000000000000010001100001100000010000000001
000000010000100000000011011111101100010110100001000100

.logic_tile 12 27
000000001100001000000010000000000001000000001000000000
000000000000000101000100000000001000000000000000010000
000010100000001000000000000000001000111100001000000000
000000000000000111000000000000001001111100000000000000
000000000110000000000011100000001000110000000000000000
000000000000000000000000000000001000110000000000000000
000010100001000000000000000000000000000000000000000000
000001000110100000000000000000000000000000000000000000
000000011010000000000000010000000000001001000000000000
000000010000000000000010001011001011000110000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000011100011000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000001100000010000001000111100001000000000
000000000100000000000011000000001110111100000000000100
000000000000100000000000000000001000101000000010000000
000000000001010000000000001111000000010100000000000100
000000000000001000000000010000000000000000000000000000
000000000000000101000011010000000000000000000000000000
000000010000000001000000000001101111010110100000000000
000000010000000000000000000111011101000010000000000000
000000010010100000000000010111011001000110000000000000
000000010000000000000010101001011011000100000000000000
000000010000001001100110101101111000111100010000000000
000000010000001011000011111011001110111100110000000000
000000010100100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000111000000100110010000000000
000010000000000000000000000000001100100110010000000000
000001000000000000000111000011011010001000000000000000
000000100000000000000100001011111011000010000000000000
000000000000000101000110000000011011110000000000000000
000000000000000000000110010000011101110000000000000000
000000010000000111000110100000000000000000000000000000
000000010000000000100110000000000000000000000000000000
000000010000100000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000011111001111000000110000000000
000000010000000111000010000101101111100000110000000000
000000010000100000000010000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000010000011100000010000000001000000001000000000
000000000000000000000011000000001010000000000000000000
000000000000000001000111000000000001000000001000000000
000010100000000000000100000000001001000000000000000000
000000000000000000000111010101100000000000001000000000
000000000000000001000011100000101111000000000000000000
000001011110000001000000000001100000000000001000000000
000010110000000000000011100000000000000000000000000000
000000010000000011100000000101000001000000001000000000
000000010000000000100000000000001100000000000000000000
000001010000000000000000000011000001000000001000000000
000010110000000000000011100000001110000000000000000000
000000010000000011100000000011000001000000001000000000
000000010000010000100000000000101011000000000000000000

.logic_tile 16 27
000000000000001000000000000000000001000000001000000000
000000000000000011000010000000001011000000000000001000
000010000000001000000000000011100001000000001000000000
000000000000001011000000000000101011000000000000000000
000000000000000000000111110101100001000000001000000000
000000000000000000000111110000001101000000000000000000
000000000000001000000010010101000000000000001000000000
000000000000001111000011100000100000000000000000000000
000000010000000000000000000111100000000000001000000000
000000010000000000000000000000101001000000000000000000
000000010000000000000000010011100000000000001000000000
000000011000000000000011000000101011000000000000000000
000000010000000000000000000111100001000000001000000000
000010110000000000000000000000101000000000000000000000
000000110000000000000000010001000001000000001000000000
000000010000000000000011000000001111000000000000000000

.logic_tile 17 27
000000000000000111000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001000000011100001001000001100111000000000
000000000000000111000010010000001110110011000000000000
000000000000001000000000010101001001001100111000000000
000000000000001011000011010000101110110011000000000000
000000010000100000000000000101101000001100111000000000
000000010000010000000000000000000000110011000000100000
000000010000001001000000000011101001001100111000000000
000000010000000011000000000000001011110011000000100000
000000010000000011100000000000001001001100111000000001
000000010000000000000000000000001111110011000000000000
000000010000001000000111100011101000001100111000000000
000000010000000011000000000000001010110011000000000000

.logic_tile 18 27
000000000000000000000110110000001000111100001000000000
000000000000000000000010100000000000111100000010010000
000000000000000011100000010111011001110011110000000000
000000000000000000000010100011111000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000110100111000000010110100000100000
000000000000000000000000000000000000010110100000000000
000000010000000111100000000000001000000011110000000000
000000010000000000000000000000010000000011110000100000
000000010000000000000000000000011010000011110000000000
000000010001010000000000000000010000000011110000000010
000000010000000101000010000111000000010110100000000000
000000010000001101100000000000000000010110100000100000
000000010000000000000000000001000000010110100000000000
000000010000000000000000000000100000010110100000100000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000101000000010000000001000000001000000000
000000000000000101100010000000001011000000000000001000
111000000000001001100000010000011011001100111100100001
100000000000000001000011100000011010110011000011100001
110000000000000001100000000000001000001100110110100000
010000000000000000000000001111000000110011000010100111
000000000000000000000010100001101110101000000000000000
000000000000001101000100000000100000101000000000000000
000000000000000000000000010001100000001111000010000001
000000000000000000000011110101001001000110000010100111
000000000000000000000000000000011010000100000110100001
000000000000001001000000000000010000000000001010100011
000000000000000111100011110001000001100000010000000000
000000000000000000100110100001001000101001010000000000
110000000000000000000000000001100000101111010000000000
010000000000000000000000000000001111101111010001000000

.logic_tile 2 28
000000000000000111000110110101011101000111110000000000
000000000010000101100011100101101010000001010000000000
111000000001011001100000001011111010000010000000000000
100000000000100111100000000011111010000000000000000000
000001000000001101100110011111000001011111100000000000
000010100000001011000010100011001111111111110000000100
000000000110011101100010110001000000010110100000000000
000000001100100101000010001011000000000000000000000000
000000100000001001100010000001101101100000000000000000
000000000000000001000000000111001110000000000000000000
000000001011011001100000011101001100100011110100000000
000000000000100001000010001111101000000011010000000000
000000000000001101100000000101101001101000100100000000
000000000001001011000000001101011101010100100000000000
000000000000000001100010111001011001000101010000000000
000000000000000000100011001101101100101101010000000000

.logic_tile 3 28
000000000000000001100111110101011100111000100000000000
000000000000000000100110011001111010110100000000000000
111000000000001001100010101101011001000010000000000000
100000000000100001000011010001101100000000000000000000
000000000000000101000010110001001010100100010000000000
000000001110001101100110001011001111110100110000000000
000000000001001001100110000101011000111001100000000000
000010100000001111000111110001101001110000010000000000
000010100001010000000000001111011111101000100100000000
000001000000100000000010110111001000010100100000000000
000010000000000011100110001111111011100110100100000000
000001000010001111000000001111011011101001010000000000
000000000000001000000110001111011001000111110000000000
000001001100000111000011110011101001000010100000000000
000000000000011101100000011101101001000101010000000000
000000000000100101000010000101011001011110100000000000

.logic_tile 4 28
000000000001001101000010100001001011000000010000000000
000000000000000111000111100000011010000000010001100100
111000000000000000000000000000001000000100000110000000
100000000000000000000000000000010000000000000000000000
110000000000001001000000000001001010000000100010100000
110000000000000101000010100000011000000000100000000100
000001000000000011100000000000011010000100000010000000
000000000000000000100000000001001011001000000000000110
000000000001000000000000000000000001100000010000000000
000000000000000000000000000101001111010000100000000000
000010000000001000000000000011100000000110000010000000
000000000000000101000011000000101010000110000000000100
000000000000000000000011111001000000010110100010000100
000000000000000000000110101011100000000000000000000011
000000000000000111000110100011111110110110100000000000
000001000000000000000000001111001001110100010000000000

.logic_tile 5 28
000000100000000000000111000000000000000000001000000000
000000000000000000000011100000001001000000000000010000
000000000010000000000111100000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000001101011010101000000010000000
000000000000000000000011111101100000000000000001000000
000000000000000000000111100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000001111010101000000000000101
000000000000000000000000001111100000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000001001100011100111001000000000000010000000
000000000000100011000000000111010000010100000000000000
000000100000000000000000001111000001000000000010000100
000000001000000000000000001001101010100000010010000010

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000111000000000011000001000000001000000000
000000000000000000000011100000101100000000000000010000
111000000000001000000111010000000000000000001000000000
100000000000000011000111010000001111000000000000000000
000000000000000000000010101000001000000100000100000000
000000000000000000000100000101001011001000000010000000
000000000000000001000000001001011111000000000000100000
000000000000000001000011101011111010100000000000000000
000000000110000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010001000011000010100000010000000
000000000000000001000000001101010000101000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010001111111000000000100000000000
000000000000000000000000001001101000000000000000000000

.logic_tile 8 28
000000000000001111000111010011001001000011000000000000
000000000000001011100111000101101111000011100010010000
000000000000101000000110110001011011100000000000000000
000000000000000111000011000000111010100000000000000000
000000000000001101000111101111011101000000000000000000
000000000000001111100100001001101000001000000000000010
000000000000001111000011101111011100101000000010000000
000000000000000011000000001001100000000000000010000000
000000000000000011100010000011101010000010000000000000
000000000000000000000000001101101001000000000000000000
000000000000101101000111000011111010000001000000000000
000000000000000001000000001001001100000000000001000000
000000000000000001100010000101011100000000000000000000
000000000000000000000010100111011011000000100000000001
000000000000000000000010000001011000000001000000000000
000000000000000000000000000000001000000001000000000000

.logic_tile 9 28
000000000000000000000110010101101000010100000000000000
000000000000000000000110000000100000010100000000010000
000000000000000101000110001000011100100000000010100001
000000000000000111100011101001001001010000000011000000
000000000000000001000010001011111011000001000000100000
000000000000000000000000001001101000000000000000000000
000000000000001001000010001001111001000000000000000000
000000000000000111000011111011011010000000010000000000
000000000000000001000010001111100001100000010000000000
000000001000000000000000000111001000000000000000000000
000000000000001000000010000101001010101000000000000000
000000000000000001000000000000010000101000000000100000
000000000000000000000000000001111001010000110000000000
000000000000000000000000001001011111110000110000100000
000000000000000001100011100101111010000000100000000000
000000000000010001000100000011011101000000000000000000

.logic_tile 10 28
000000000000001111100000000001000000000000001000000000
000000000000001111100000000000000000000000000000001000
000000000001010000000000000101100001000000001000000000
000000001110010000000011100000101111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000010000001000000000000001000000000
000000000110000000000000000000001111000000000000000000
000000000000000000000111010011100000000000001000000000
000000000000000000000111010000100000000000000000000000
000000000010001000000000010000000000000000001000000000
000000001010000011000011000000001100000000000000000000

.logic_tile 11 28
000000000000001000000000000000000000000000001000000000
000000000000001111000000000000001010000000000000001000
000000000100001000000111000111000001000000001000000000
000000000000001111000100000000101110000000000000000000
000000001001010001000000000111100001000000001000000000
000000000100100000000000000000101011000000000000000000
000000000000000000000111000011100000000000001000000000
000000000000010000000000000000101101000000000000000000
000000000000000000000111000111100001000000001000000000
000010100000000000000000000000101110000000000000000000
000001000000000000000000000001000000000000001000000000
000000000100000000000011100000000000000000000000000000
000000000000000000000111000011000001000000001000000000
000000000000000000000000000000101000000000000000000000
000010000000000111000000010111000001000000001000000000
000000000000001111000011000000101001000000000000000000

.logic_tile 12 28
000010100000000011100000000001000000000000001000000000
000001000000000000000000000000000000000000000000001000
000000000010000000000000000111100000000000001000000000
000000001010000000000000000000001101000000000000000000
000001000000000000000000010101000001000000001000000000
000010100000000001000011000000101110000000000000000000
000000000000000000000010000111100001000000001000000000
000000000000000000000000000000001101000000000000000000
000010100000000001000010000011100000000000001000000000
000001001100000000000000000000000000000000000000000000
000000000000000001000010000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000101100001000000001000000000
000000000000000000000010000000101111000000000000000000

.logic_tile 13 28
000000000000001011100000000000000001000000001000000000
000000000000000011000010110000001010000000000000001000
000000000000000111000111010111000001000000001000000000
000000000000000000000010010000101000000000000000000000
000000000000000000000110000000000000000000001000000000
000000000000000000000110100000001000000000000000000000
000000000010000011100010100000000001000000001000000000
000000000000010000100110100000001001000000000000000000
000000000001010000000110100001000000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000100001000000000000001001000000000000000000000
000010100000001001000000001101101111010000000000000000
000000000000001000000110111011011010011111110000000000
000000000000000011000110011101111011101001010000000000
000000000000000000000000000001111100010000100000000000
000000000000000000000000001101101110100000110000000000

.logic_tile 14 28
000000000000000101000011100001011010010000000000000000
000000000000000111000011100001101110000100000000000000
000000000000000000000000001011100000001111000000000000
000000000000000000000000001111001011001001000000000000
000000000000001011100000010011001010101010100000000000
000000000000001011100011010000100000101010100000000000
000000000000000000000011100111101000000110100000000000
000000000000010111000000001111111011000010100000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000001010001001000000001101011011000000000000000000
000000000000001001000000000111011100001100110000000000
000000000000001001000000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000001100010000011011110010000000000000000
000010000000000001000010000001101110000000000000000000

.logic_tile 15 28
000010100000000000000000000101100000000000001000000000
000001000000000111000000000000100000000000000000010000
000000000000001011100110100000001000111100001000000000
000000000000001111000000000000000000111100000001000000
000000000000000011100000001011011010001100000000000000
000000000000000001100000000111101000101100000000000000
000000000000000001000111011111011011000001000000000000
000000000000000001000011011111001000000000010000000000
000000000000000000000110001101011100000000000000000000
000000000000000000000000001101011010001100110000000000
000000000000000000000010001001111111010111100000000000
000000000000000000000000000111011001000111010000000000
000001000000000001000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000001001100110100000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 16 28
000000000000100000000000010111100000000000001000000000
000000000001000000000010010000000000000000000000010000
111000000000001000000011100000001001001111110110000000
100000000000000001000000000000001010001111110000000000
110000000000100000000000000000011000101010100000000000
010000000001010111000000001001010000010101010000000000
000000000000001000000110000000000000000000000000000000
000000001010001111000100000000000000000000000000000000
000001000000000000000000000000001011110011000000000000
000010100000000000000011100000001011110011000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001001101110100000000000000000
000000000000000001000000001011011111000000000000000000

.logic_tile 17 28
000000000000001001100010100000001001001100111000000000
000000000000001111000000000000001010110011000000010000
000000000000001101000000000001101000001100111000000000
000000000000001011000010100000001011110011000000000000
000000000000001001100111100000001001111100001000000000
000000000000000001100111100000001000111100000000000010
000000000000000011100111100001101000001100000000000000
000000000000000101100000000111101000001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101101010000000110000000000
000000000000001001000000000001001010000000000001000000
000000000000000000000000001101101010100010000000000000
000000000000000000000000000001111001000100010000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000001101000110001001000000001001000000000000
000000000000000001000010100101001001000000000000000000
111000000000000000000000000001000000000110000010100000
100000000000000000000000000000001001000110000000000010
010001000000000000000011100000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000000000000101000000000101101000000010100010000000
000000000000000101000000000001010000000000000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010001000000000
000000000000000101100000011111000001100000010000000000
000000000000000000000010100011001010101001010000000000
000000000000000001100000000000011011101001000000000000
000000000000000000000000000111001101010110000000000000
110000000000000111100000000000000000000000000100000000
110000000000000000100000001001000000000010001000000000

.logic_tile 2 29
000001000000001000000110100111100001100000010000000000
000010100000000111000000000000001011100000010000000000
111000000000000101000111100011101010110100110000000000
100000000000000000100100000000011001110100110000000000
000000000000001111100110001111001111101101010110000000
000000000000001111100000000111011100000100000000000000
000000000000001101100011110011001111111100010100000000
000000000000000111000110100101001101011100000000000000
000001000000000000000000000101111001010111100000000000
000000100000000111000000001101001101110111110001000000
000000000000001001100111000011011011100011110110000000
000000000000011001000111000101001001000011100000000000
000000000000001001100000010101101010110110100100000000
000000000000000001000010000011101010010110000000000000
000000000000000111000000001001001011000010000000000000
000000000000000001000000000001011100000000000000000000

.logic_tile 3 29
000000000000000000000111111111001011110100010100000000
000000000000000000000110000001001010010000100000000000
111000000000001101000110110011000001100000010000000000
100000000000000001100010101101101000110110110000000000
000000000000001000000010100101101101000010000000000000
000000000000000001000110110011001100000000000000000000
000000000000000001100111111101111010100110100100000000
000000000000001101100011100011011111101001010000000000
000000000000101111100110001000000001100000010000000000
000000000000010001000010001101001101010000100000000000
000000000000000001100111100111011110001111100000000000
000000000000001101000010001001111101011101000000000000
000000000000000000000011110011111011110101010000000000
000000000000000111000111101011111001111000000000000010
000000000000001000000111001001001011100000000000000000
000000000000000101000100000111111001000000000000000000

.logic_tile 4 29
000000000000100101000000011101111010101001000100000000
000001000001000000100011010111011010110110100001000000
111000000000001111100010100001011011101000100000000000
100000000000001011100110110101101111111100100000000000
000000000000001011100000010001111000101000000000000000
000000000000000001000010001001100000111101010000000000
000000000000001011100110000001101110100000010000000000
000000000000001001100010101101001100110010110000000000
000000000000000101000000001001001111000100000000000000
000000001100001001100000001011011001000000000000000000
000000000000000000000010010111111100101001010000000000
000000001000000111000010000101101110010100010000000000
000000000000010001100000001101111100100001010100000000
000000000000101111000010001101011100110110100000000000
000000000000000001100010010011111111101000010000000000
000000000000001001000110000111111110101100010000000000

.logic_tile 5 29
000000000000000011100000010000000000000000001000000000
000000000000000111000011010000001011000000000000001000
000000001000001111000000000000000000000000001000000000
000000000000001011000011110000001011000000000000000000
000000000000000011100111010000000000000000001000000000
000000000000000000000011000000001000000000000000000000
000000000100000000000111000101000001000000001000000000
000000000000010000000000000000001000000000000000000000
000000000001000000000000000001000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000010000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000000000000011100000101011000000000000000000
000000000000001000000000010101000000000000001000000000
000000000000000011000011010000000000000000000000000000
000000000000000111100000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000111001001111111000000000000000000
000000000000000000000000000001011110100000000001100000
000011000000001101000000000111101111001001010000000000
000010000000000011000000001001111100101001010000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000011100010100000000000000000000010000000
000000000000000000000010000000000000000000000001000000
000000000000000000000000001011101110000001010000000000
000000000000000000000000001101100000000000000000000000
000010000000000001100010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000010101100010110000011011110000000000000000
000000000000000000000010100000001011110000000000000000

.logic_tile 9 29
000000000000001111000111010101001000000000000000000000
000000000000000011000110000101111101000000100000000000
000000001000011101000111001101011010101000000000000000
000000000000000101000111100001110000000000000010000000
000000001100000011100010110001000001100000010010000000
000000000000000101100011100000001010100000010000000000
000000000000000011100010101101111000000000000000000000
000000000000000001100011101001011000100000000000000000
000000000000000000000000001011101110000001000000000000
000000000000000000000010000001001000001001000010000000
000000000000000001000000001000000000000110000000000000
000000100000000000000010000101001011001001000000000000
000000000000001000000110000001111010000000010000000000
000000000000000001000000001001111011000000000000000000
000000000000000000000000000011101110010000110000000000
000000001010000000000000000111111010110000110000000000

.logic_tile 10 29
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
000000000000000001100110111101000000010000100000000000
000010000000000111000011010101101011000000000000000000
000000000000001000000111110001101010000001000000000001
000000000000000001000110100011001110000010100010000000
000000000000000101100000010000000000000000000000000000
000000001010000001000010100000000000000000000000000000
000000000000000000000000001101111000000000100000000000
000000000000000001000011000001111101000000110000000000
000000000000000000000011100101111001000000000000000000
000000000000000000000000001111011101001000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000010000000000000000001000000000
000000000000000111000010100000001000000000000000010000
000000000000001011100000010001101000111100001010000000
000000000000000101100011010000100000111100000010000000
000000000000000000000000010000001001000011000000000000
000000000000000000000010100000001000000011000010000000
000000000001001001000000001111101101011111110010000000
000000000000101011100010111101111110111111110000000000
000000001010000000000000010101101011010000110000000000
000000000000000000000010000000011010010000110000000000
000000000000000000000000001000000001010000100000000000
000000000000000000000000000001001110100000010000000000
000000000000001000000000011000011010101000000000000000
000000000000001101000010110101010000010100000010000000
000000000000001101100110000111101000000110100000000000
000000000000000001000000001111011110000010100000000000

.logic_tile 12 29
000000001010000000000000000000000001000000001000000000
000000000000000000000011100000001001000000000000010000
000000000000000000000110110011001001000100000000000000
000000000110000000000011100000101101000100000000000000
000000000000000111000111011000011010101000010000000000
000000000000000000000110101011001110010100100000000000
000000000000001101100110000101111011110000010000000000
000000000100000011000100001111101001010000100000000000
000000000000000001100000000000001100110000000000000000
000000000000000000000010000000001010110000000000000000
000000000000000000000111100000001001111000000000000000
000000000000000001000010000011011010110100000010000000
000000000000000001100000010000001011000011100000000000
000000000000000000000010001101011100000011010000000000
000000000000000000000000001011101000010110100000000000
000000000000001111000000000111110000101011110000000000

.logic_tile 13 29
000000000000000000000110011001111101111111110000000000
000000000000000000000110100101011000101111110000100000
111000000100000101100110100101111111010100000000000000
100000000010001101000010101001101110110100000000000000
010000000000001000000110000101101010111101010000000001
110000000000000111000000000000000000111101010000000100
000000000000001101000110111001111011111111110000000000
000000000000000101000010100001001101011111110000000000
000000000110000000000000001111111011001001010000000000
000000000001000000000000000111011011000110000000000000
000001000000001000000110001001000000010110100000000000
000000000100001011000000000001100000000000000000000000
000000000000000000000000001000011001101001000100000000
000000000000000000000000000001001001010110001000000000
110000000010001001100000001000001001000000010000000000
010000000000000111000000001001011110000000100000000000

.logic_tile 14 29
000000000000000101000111011001001100100000010100000000
000000000000000000000011110011011101010100101000000000
111000000000000000000110100011101110000110000000000000
100000000000000000000000001111101001001101000000000000
010000000000000011100110110101000000001001000000000000
110000000000000000000011110000101111001001000000000000
000010000000000111000000000000011111110000000000000000
000000000000000000000000000000011001110000000000000000
000000000000100000000110010000000000000000000000000000
000000001101010000000011100000000000000000000000000000
000000000000000000000010110001001111000010100000000000
000000000000001101000010101001111101000000010000000000
000000000000100111000010010000000000000000000000000000
000000000001000000100010000000000000000000000000000000
010000000000000000000111101111001010000010000000000000
110000000000100000000010101111101011000010100000000000

.logic_tile 15 29
000000001100000011100000010000000001000000001000000000
000000000000000000000011000000001010000000000000001000
000000000000000001100000010001100000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000000000000000010100101000000000000001000000000
000000000000000000000111100000101001000000000000000000
000001000001000111100000000000000000000000001000000000
000000001010100000100000000000001000000000000000000000
000000000000100001000000000000000000000000001000000000
000000000001010001100000000000001100000000000000000000
000000000000000101100000000000001000111100001000000000
000000001000000101000000000000001011111100000000000000
000000000000000000000000001011101000111100000000000000
000000001110000000000000000011001011011100000000000000
000000000000000000000000001000000000100000010000000000
000000000000000000000000000001001100010000100000000000

.logic_tile 16 29
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001111100000000101000001000000001000000000
000000000000000111100000000000001010000000000000000000
000000000000000011100000000001100000000000001000000000
000000000000000000100010000000000000000000000000000000
000000000001010000000000000001100000000000001000000000
000000000110000001000010000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000001100111100000000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000011100000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000011100011111001001100111100000000000000
000000000000001001000010000101010000111110100000000000
111000000000000011100000010111100000101001010000000000
100000000000000000100010001011101000011111100000000000
000001000000100000000111011101101110110110100100000000
000000100001010000000111001001101101101001000000000010
000000000000000001100111101011101010111001010000000000
000000000000000000000110010001011001100000010000000000
000000000000001001100110010101101110101001000100000000
000000000000000001000111001111101000110110100000000000
000000000000001000000000000011011111100001010100000000
000000000000000001000000001101001110111001010000000000
000000000000001000000110000001101000001111100000000000
000000000000001011000000001101011001001001000000000000
000000000000001011100110001101111110111000110100000000
000000000000000011000000000111101100010000110000000000

.logic_tile 3 30
000000000000001000000111011011011010000111010000000000
000000000000001111000010101111001000000011010000000000
111000000000001000000110111011101011011101010000000000
100000000000000101000010001011001001001001010000000000
000000000000000001000111101111011011011111100000000000
000000000000000000000110000001011100101111100000000000
000000000000001000000110001101111100000010000000000000
000000000000000001000010011001111110000000000000000000
000000000000001001000000000111101010101110000100000000
000000000000000001100010001011111100001111000000000000
000000000000000011100110011001011101000111110000000000
000000000000000011000010011101101010011111110000000000
000000000000001000000000000111011101101001000000000000
000000000000000101000010010000101011101001000000000000
000000000000000000000111010001101011110110100100000000
000000000000000001000011001001111110010010100000000000

.logic_tile 4 30
000000000000000001100110000101011111100110100100000000
000000000000000000000010011011111000101001010000000000
111000000000001000000010011011001110100100010100000000
100000000000001011000111010101001001010100100000000000
000000000000001001000010010001101010000111110000000000
000000000000000001000011001001101111000010100000000000
000000000000000000000000010001100000100000010000000000
000000000000000111000010000000001110100000010000000000
000000000000000000000000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000001100000010001100000100000010000000000
000000000000000000000010000000101110100000010000000000
000000000000000001100011101101111100101001000100000000
000000000000000001000100001011001100101010000000000000
000000000000000000000000000101001011011111110000000000
000000000000000000000010000001101011001011110000000000

.logic_tile 5 30
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000010100111100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000111000010000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010011100001000000001000000000
000000000000000000000011110000101011000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000011100010000101000000000000001000000000
000000000000000000100111100000100000000000000000000000
000000000000000000000011101001101000000100000000000000
000000000000000000000000000111101010001100000011000000
000000000000000001000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000000001000000011100011000001000000001000000000
000000000000001011000010000000101111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001110000000000000000000
000000000000000000000010000111100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000001000010000000000001000000001000000000
000000100000000000100000000000001110000000000000000000
000000000000000101100111001101101000000000000000000000
000000000000000000100110000101100000010100000000000000

.logic_tile 10 30
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000010000111000001000000001000000000
000000000000000111000110000000101011000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000001000111100001000000000
000000000000000000000010000000000000111100000000100000

.logic_tile 11 30
000000000000000000000011100101100000000000001000000000
000000001100000000000000000000100000000000000000001000
000000000000000111100111010001100001000000001000000000
000000000000000000000111000000101000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000011100000101110000000000000000000
000000000000100011100000000111000001000000001000000000
000000000001000000100000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001100000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000111000000000000001001111100000000000100
000000000000000000000000000011101001011100000010000000
000000000000000001000000000000101001011100000000000000

.logic_tile 12 30
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000011100000000000000001000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001111100000000000000001000000001000000000
000000000000000011100000000000001000000000000000000000
000000000000000111000000000000000000000000001000000000
000000000000000000000010000000001101000000000000000000
000000000001010000000000000000001000111100001000000000
000000000000100000000000000000000000111100000010000000
000000000000000011100000000011011010101000000000000000
000000000000000000000010010000000000101000000000000000
000000000000001000000000001101100000101001010000000000
000000000000001011000000000101000000000000000000000000

.logic_tile 13 30
000010100000000101000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000000000000010101111000001101000100000000
100000000000000101000010100000101001001101001000000000
010010100000000000000111100001001001000001110100000000
110001000000000000000000000000011011000001111000000000
000000000000000000000110100000011001111100110000000000
000000000000000000000000000000011110111100110000000000
000000000000000000000000001000000001000110000000000000
000000000000000000000000001001001011001001000000000000
000000000000001000000000001001101110010100000100000000
000000000000001011000000000111110000101001011000000000
000000000000100000000110000111111111000011110100000000
000000000001010000000100001111101001000010111000000000
110000000000001000000000000000000000000000000000000000
010000000000001001000010010000000000000000000000000000

.logic_tile 14 30
000000000000000101000000000111100001111001110100000000
000000000000000101000010010101101010110000110001000000
111011100000000101100000001101100001101001010100000000
100001000000000000000000001101101111111001110010000000
000000000000000101100000010001011110101001010100000000
000000000000000000000010100001010000111101010000000000
000000000000000101000010111000011100111000110100000000
000000000000000000000010101111011000110100110010000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000001000000000011000011010111100010110000000
000000000000000001000010011111001011111100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000011000011011111100010110000000
010000000000000000000011011111011000111100100000000000

.logic_tile 15 30
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000011000000000000001110000000000000000000
000000000000001001100010100000001000111100001000000000
000000000000000001100000000000001010111100000000000000
000000000000000111000000001000001001101100000000000000
000000000000000111000000001111001010011100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110001111111011101000000000000000
000000000000000000100000001101001010000100000000000000
000000000000001000000111101111011011010100000000000000
000000000000000101000100000101111110100000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000011100000000000000001000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000111000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000100000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000001111000000100
000000001000001100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000010000000000100
000000110000000001
000000000000000010
000000000000000000

.io_tile 13 31
000000111000000010
000100000000000000
000000000000000000
000001010000000001
000000000000000110
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000111110
000000000000011100
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000001010000110000
000001111000000100
000000001000010001
000000000000000010
000011110000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000011011000100010
000011110000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000000000000000010
000100000000000000
000001110000000000
000000001000000001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000111000000100
000000001000000001
000000000000000010
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.extra_bit 0 691 335
.sym 6 ballvga.invertx_$glb_clk
.sym 8 ballvga.inverty_$glb_clk
.sym 9 start_SB_LUT4_I2_O[0]_$glb_sr
.sym 11 start$SB_IO_IN_$glb_clk
.sym 12 clk_pxl$SB_IO_OUT
.sym 2077 left$SB_IO_IN
.sym 2396 right_SB_LUT4_I0_I2[7]
.sym 2397 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 2398 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 2399 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 2400 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 2401 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 2402 right_SB_LUT4_I0_I2[0]
.sym 2403 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 2491 $PACKER_VCC_NET
.sym 2494 paddlevga.paddlex_SB_DFFE_Q_E
.sym 2495 paddlevga.paddlex[5]
.sym 2497 paddlevga.paddlex[7]
.sym 2499 paddlevga.paddlex[9]
.sym 2502 $PACKER_VCC_NET
.sym 2503 paddlevga.paddlex[4]
.sym 2605 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 2606 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 2607 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 2608 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 2609 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 2610 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 2611 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 2652 right$SB_IO_IN
.sym 2700 paddlevga.paddlex[3]
.sym 2701 left$SB_IO_IN
.sym 2702 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 2711 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[5]
.sym 2813 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 2814 paddlevga.paddlex[5]
.sym 2815 paddlevga.paddlex[7]
.sym 2816 paddlevga.paddlex[9]
.sym 2818 paddlevga.paddlex[4]
.sym 2819 paddlevga.paddlex[3]
.sym 2820 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 2910 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[8]
.sym 3027 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 3028 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 3029 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[4]
.sym 3030 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[5]
.sym 3031 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[6]
.sym 3032 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[7]
.sym 3090 paddlevga.paddlex_SB_DFFE_Q_E
.sym 3091 paddlevga.paddlex[9]
.sym 3095 paddlevga.paddlex[4]
.sym 3113 paddlevga.paddlex_SB_DFFE_Q_E
.sym 3138 paddlevga.paddlex[9]
.sym 3250 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[8]
.sym 3299 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 3321 $PACKER_VCC_NET
.sym 3344 $PACKER_VCC_NET
.sym 3352 paddlevga.paddlex_SB_DFFE_Q_E
.sym 3356 $PACKER_VCC_NET
.sym 3457 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 3507 $PACKER_VCC_NET
.sym 3538 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 3552 $PACKER_VCC_NET
.sym 3563 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 3729 ballvga.die
.sym 3756 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[1]
.sym 3761 ballvga.ballx[7]
.sym 3763 ballvga.ballx[3]
.sym 3765 ballvga.ballx[6]
.sym 3767 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 3769 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 3771 ballvga.ballx[4]
.sym 3874 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[8]
.sym 3875 ballvga.velocity_SB_LUT4_I1_O[0]
.sym 3876 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[0]
.sym 3877 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 3879 ballvga.ballx[8]
.sym 3880 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 3972 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 4085 ballvga.ballx[7]
.sym 4086 ballvga.ballx[3]
.sym 4087 ballvga.ballx[6]
.sym 4088 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 4089 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 4090 ballvga.ballx[4]
.sym 4091 ballvga.velocity[1]
.sym 4092 ballvga.ballx[9]
.sym 4153 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 4197 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[8]
.sym 4198 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[7]
.sym 4206 $PACKER_VCC_NET
.sym 4313 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[1]
.sym 4314 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[2]
.sym 4315 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[3]
.sym 4316 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[4]
.sym 4317 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[5]
.sym 4318 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[6]
.sym 4319 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[7]
.sym 4380 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 4382 ballvga.ballx[4]
.sym 4424 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 4427 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 4539 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[8]
.sym 4540 brickvga.curr2[6]
.sym 4541 brickvga.curr2_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 4542 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 4543 brickvga.curr2[5]
.sym 4544 brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 4545 brickvga.curr2[8]
.sym 4546 brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 4568 start$SB_IO_IN
.sym 4604 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 4650 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 4651 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 4653 brickvga.lvl[1]
.sym 4654 brickvga.lvl[1]
.sym 4655 brickvga.lvl[2]
.sym 4656 brickvga.lvl[2]
.sym 4657 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 4661 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 4766 brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 4767 brickvga.curr2[7]
.sym 4768 brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 4769 brickvga.curr1[6]
.sym 4770 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 4771 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 4772 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 4773 brickvga.curr2[2]
.sym 4832 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 4850 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 4879 brickvga.lvl[1]
.sym 4881 brickvga.579.Y[2]
.sym 4991 brickvga.curr2[9]
.sym 4992 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 4993 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 4994 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 4995 brickvga.curr1[2]
.sym 4996 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 4997 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 4998 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 5039 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 5051 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 5062 del
.sym 5073 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 5085 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 5089 brickvga.curr1[6]
.sym 5090 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 5091 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 5093 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 5094 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 5096 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 5097 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 5197 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 5198 brickvga.curr1[4]
.sym 5199 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 5200 right_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 5201 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 5202 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 5203 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5204 brickvga.curr1[5]
.sym 5247 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 5248 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 5263 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 5265 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 5267 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 5290 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 5293 brickvga.lvl[2]
.sym 5296 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 5298 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 5405 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 5406 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 5407 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 5408 brickvga.curr0[5]
.sym 5409 brickvga.curr0_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 5410 brickvga.curr3_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 5411 brickvga.curr0[9]
.sym 5454 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5471 brickvga.566.S[0]
.sym 5476 brickvga.curr1[5]
.sym 5487 del
.sym 5496 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 5504 brickvga.lvl[1]
.sym 5506 brickvga.lvl[2]
.sym 5510 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 5512 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 5614 brickvga.curr3[5]
.sym 5615 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5616 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 5617 brickvga.curr3[6]
.sym 5618 brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 5619 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5620 brickvga.curr3[4]
.sym 5621 brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 5627 ball_display
.sym 5713 brickvga.579.Y[2]
.sym 5716 brickvga.lvl[1]
.sym 5718 brickvga.lvl[2]
.sym 5827 brickvga.lvl[1]
.sym 5828 brickvga.lvl[2]
.sym 5829 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 5830 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 5831 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 5832 brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 5833 brickvga.lvl_SB_DFFESR_Q_E
.sym 5935 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 5936 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 5938 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 5944 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 6053 brickvga.566.B_AND_S[10]
.sym 6054 brickvga.579.Y[2]
.sym 6056 brickvga.566.S[0]
.sym 6057 brickvga.lvl_store[1]
.sym 6058 brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 6059 brickvga.curr5_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 6060 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 6087 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 6121 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 6122 brickvga.lvl_store[2]
.sym 6123 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 6132 brickvga.lvl[1]
.sym 6137 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 6139 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 6141 brickvga.lvl_SB_DFFESR_Q_E
.sym 6145 brickvga.lvl_SB_DFFESR_Q_E
.sym 6163 brickvga.lvl[2]
.sym 6164 brickvga.lvl[2]
.sym 6346 brickvga.566.S[0]
.sym 6351 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 6355 brickvga.curr5[5]
.sym 6369 brickvga.579.Y[2]
.sym 6388 brickvga.579.Y[2]
.sym 7910 left$SB_IO_IN
.sym 8226 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 8227 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 8229 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 8231 right_SB_LUT4_I0_I2[0]
.sym 8233 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 8236 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 8238 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 8240 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 8255 $PACKER_VCC_NET
.sym 8257 $nextpnr_ICESTORM_LC_123$O
.sym 8260 right_SB_LUT4_I0_I2[0]
.sym 8263 right_SB_LUT4_I0_I2[1]
.sym 8265 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 8269 right_SB_LUT4_I0_I2[2]
.sym 8271 $PACKER_VCC_NET
.sym 8272 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 8275 right_SB_LUT4_I0_I2[3]
.sym 8277 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 8278 $PACKER_VCC_NET
.sym 8281 right_SB_LUT4_I0_I2[4]
.sym 8284 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 8287 right_SB_LUT4_I0_I2[5]
.sym 8290 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 8293 right_SB_LUT4_I0_I2[6]
.sym 8295 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 8299 $nextpnr_ICESTORM_LC_124$I3
.sym 8301 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 8332 right_SB_LUT4_I0_I1[8]
.sym 8335 right_SB_LUT4_I0_O[0]
.sym 8336 paddlevga.paddlex[6]
.sym 8338 paddlevga.paddlex[8]
.sym 8343 left$SB_IO_IN
.sym 8347 $PACKER_VCC_NET
.sym 8353 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 8357 paddlevga.paddlex[5]
.sym 8359 paddlevga.paddlex[7]
.sym 8361 paddlevga.paddlex[9]
.sym 8362 paddlevga.paddlex[2]
.sym 8363 right_SB_LUT4_I0_I2[7]
.sym 8364 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 8365 paddlevga.paddlex[4]
.sym 8367 $nextpnr_ICESTORM_LC_124$I3
.sym 8380 left$SB_IO_IN
.sym 8385 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 8386 paddlevga.paddlex[2]
.sym 8388 right_SB_LUT4_I0_I2[7]
.sym 8390 paddlevga.paddlex[5]
.sym 8392 paddlevga.paddlex[7]
.sym 8394 paddlevga.paddlex[9]
.sym 8395 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[5]
.sym 8398 paddlevga.paddlex[4]
.sym 8399 paddlevga.paddlex_SB_DFFE_Q_E
.sym 8400 paddlevga.paddlex[3]
.sym 8408 $nextpnr_ICESTORM_LC_124$I3
.sym 8412 paddlevga.paddlex[7]
.sym 8417 right_SB_LUT4_I0_I2[7]
.sym 8418 left$SB_IO_IN
.sym 8419 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 8420 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[5]
.sym 8425 paddlevga.paddlex[4]
.sym 8429 paddlevga.paddlex[9]
.sym 8438 paddlevga.paddlex[5]
.sym 8442 paddlevga.paddlex[2]
.sym 8449 paddlevga.paddlex[3]
.sym 8451 paddlevga.paddlex_SB_DFFE_Q_E
.sym 8452 clk_pxl$SB_IO_OUT
.sym 8480 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 8481 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 8482 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 8483 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 8484 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 8485 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 8495 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 8498 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 8501 left$SB_IO_IN
.sym 8503 paddlevga.paddlex[3]
.sym 8505 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 8508 paddlevga.paddlex[6]
.sym 8509 paddlevga.paddlex[5]
.sym 8511 paddlevga.paddlex[7]
.sym 8512 paddlevga.paddlex[8]
.sym 8521 paddlevga.paddlex[7]
.sym 8524 paddlevga.paddlex[6]
.sym 8525 paddlevga.paddlex[3]
.sym 8526 paddlevga.paddlex[8]
.sym 8528 paddlevga.paddlex[5]
.sym 8532 paddlevga.paddlex[4]
.sym 8538 paddlevga.paddlex[2]
.sym 8539 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 8551 $nextpnr_ICESTORM_LC_191$O
.sym 8554 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 8557 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 8560 paddlevga.paddlex[2]
.sym 8561 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 8563 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8566 paddlevga.paddlex[3]
.sym 8567 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 8569 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 8571 paddlevga.paddlex[4]
.sym 8573 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8575 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 8578 paddlevga.paddlex[5]
.sym 8579 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 8581 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 8584 paddlevga.paddlex[6]
.sym 8585 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 8587 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 8590 paddlevga.paddlex[7]
.sym 8591 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 8593 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 8596 paddlevga.paddlex[8]
.sym 8597 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 8625 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 8626 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 8628 paddlevga.paddlex[2]
.sym 8629 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 8632 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 8633 row[8]
.sym 8638 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 8640 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 8641 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 8644 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 8661 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 8668 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 8669 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 8670 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[4]
.sym 8672 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 8673 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[7]
.sym 8676 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 8677 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 8678 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 8679 left$SB_IO_IN
.sym 8680 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[6]
.sym 8681 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 8682 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[8]
.sym 8683 right_SB_LUT4_I0_I2[7]
.sym 8684 paddlevga.paddlex_SB_DFFE_Q_E
.sym 8690 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 8693 paddlevga.paddlex[9]
.sym 8701 paddlevga.paddlex[9]
.sym 8702 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 8705 right_SB_LUT4_I0_I2[7]
.sym 8706 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[4]
.sym 8707 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 8708 left$SB_IO_IN
.sym 8711 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 8712 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[6]
.sym 8713 left$SB_IO_IN
.sym 8714 right_SB_LUT4_I0_I2[7]
.sym 8717 right_SB_LUT4_I0_I2[7]
.sym 8718 left$SB_IO_IN
.sym 8719 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 8720 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[8]
.sym 8729 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 8730 left$SB_IO_IN
.sym 8731 right_SB_LUT4_I0_I2[7]
.sym 8732 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 8735 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 8736 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 8737 left$SB_IO_IN
.sym 8738 right_SB_LUT4_I0_I2[7]
.sym 8741 right_SB_LUT4_I0_I2[7]
.sym 8742 left$SB_IO_IN
.sym 8743 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[7]
.sym 8744 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 8745 paddlevga.paddlex_SB_DFFE_Q_E
.sym 8746 clk_pxl$SB_IO_OUT
.sym 8781 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 8786 left$SB_IO_IN
.sym 8787 $PACKER_VCC_NET
.sym 8802 ballvga.die
.sym 8814 paddlevga.paddlex[5]
.sym 8816 paddlevga.paddlex[2]
.sym 8817 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 8818 paddlevga.paddlex[4]
.sym 8819 paddlevga.paddlex[3]
.sym 8823 paddlevga.paddlex[7]
.sym 8826 $PACKER_VCC_NET
.sym 8827 $PACKER_VCC_NET
.sym 8828 paddlevga.paddlex[6]
.sym 8832 paddlevga.paddlex[8]
.sym 8845 $nextpnr_ICESTORM_LC_112$O
.sym 8848 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 8851 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8853 $PACKER_VCC_NET
.sym 8854 paddlevga.paddlex[2]
.sym 8857 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8859 $PACKER_VCC_NET
.sym 8860 paddlevga.paddlex[3]
.sym 8861 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8863 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 8865 $PACKER_VCC_NET
.sym 8866 paddlevga.paddlex[4]
.sym 8867 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8869 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 8871 paddlevga.paddlex[5]
.sym 8872 $PACKER_VCC_NET
.sym 8873 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 8875 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 8877 paddlevga.paddlex[6]
.sym 8878 $PACKER_VCC_NET
.sym 8879 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 8881 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 8883 paddlevga.paddlex[7]
.sym 8884 $PACKER_VCC_NET
.sym 8885 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 8887 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 8889 $PACKER_VCC_NET
.sym 8890 paddlevga.paddlex[8]
.sym 8891 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 8919 ballvga.invertx_SB_DFFE_Q_E[0]
.sym 8920 ballvga.die
.sym 8940 $PACKER_VCC_NET
.sym 8944 $PACKER_VCC_NET
.sym 8949 paddlevga.paddlex_SB_DFFE_Q_E
.sym 8950 $PACKER_VCC_NET
.sym 8955 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 8966 $PACKER_VCC_NET
.sym 8974 paddlevga.paddlex[9]
.sym 8994 paddlevga.paddlex[9]
.sym 8995 $PACKER_VCC_NET
.sym 8996 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 9066 ballvga.temp
.sym 9067 ballvga.ballx_SB_LUT4_O_1_I3[2]
.sym 9068 ballvga.ballx_SB_LUT4_O_1_I3[3]
.sym 9069 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 9071 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 9073 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[1]
.sym 9085 ballvga.invertx_SB_DFFE_Q_E[0]
.sym 9100 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 9108 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 9136 ballvga.die
.sym 9148 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 9187 ballvga.invertx_$glb_clk
.sym 9188 ballvga.die
.sym 9229 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 9233 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 9237 ballvga.ballx[7]
.sym 9238 start$SB_IO_IN
.sym 9239 ballvga.ballx[3]
.sym 9240 changex
.sym 9241 ballvga.ballx[6]
.sym 9243 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 9245 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 9246 ballvga.die
.sym 9247 ballvga.ballx[4]
.sym 9257 $PACKER_VCC_NET
.sym 9258 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 9260 ballvga.ballx[8]
.sym 9265 $PACKER_VCC_NET
.sym 9270 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 9272 ballvga.ballx[4]
.sym 9274 ballvga.ballx[5]
.sym 9278 ballvga.ballx[7]
.sym 9280 ballvga.ballx[3]
.sym 9282 ballvga.ballx[6]
.sym 9286 $nextpnr_ICESTORM_LC_82$O
.sym 9289 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 9292 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 9294 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 9295 $PACKER_VCC_NET
.sym 9298 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 9300 ballvga.ballx[3]
.sym 9304 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 9306 ballvga.ballx[4]
.sym 9310 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 9313 ballvga.ballx[5]
.sym 9316 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[5]
.sym 9319 ballvga.ballx[6]
.sym 9322 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[6]
.sym 9324 ballvga.ballx[7]
.sym 9325 $PACKER_VCC_NET
.sym 9328 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[7]
.sym 9330 ballvga.ballx[8]
.sym 9331 $PACKER_VCC_NET
.sym 9361 ballvga.changex_SB_LUT4_I2_I1[2]
.sym 9362 ballvga.invertx
.sym 9363 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[2]
.sym 9364 ballvga.ballx[5]
.sym 9365 ballvga.changex_SB_LUT4_I2_I1[0]
.sym 9366 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[1]
.sym 9367 ballvga.ballx_SB_LUT4_O_1_I3[8]
.sym 9381 paddlevga.paddlex_SB_DFFE_Q_E
.sym 9385 ballvga.temp
.sym 9387 ballvga.ballx[9]
.sym 9388 ballvga.ballx[8]
.sym 9389 ballvga.ballx[7]
.sym 9391 ballvga.ballx[3]
.sym 9393 ballvga.ballx[6]
.sym 9396 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[7]
.sym 9402 $PACKER_VCC_NET
.sym 9403 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 9404 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 9405 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 9407 ballvga.velocity[1]
.sym 9408 ballvga.ballx[9]
.sym 9411 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 9416 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 9419 ballvga.velocity_SB_LUT4_I1_O[0]
.sym 9423 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[7]
.sym 9427 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 9428 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[0]
.sym 9432 ballvga.velocity_SB_LUT4_I1_O[7]
.sym 9433 $nextpnr_ICESTORM_LC_83$I3
.sym 9435 ballvga.ballx[9]
.sym 9443 $nextpnr_ICESTORM_LC_83$I3
.sym 9446 ballvga.velocity[1]
.sym 9448 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 9452 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 9453 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 9454 $PACKER_VCC_NET
.sym 9458 ballvga.velocity_SB_LUT4_I1_O[0]
.sym 9459 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 9460 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[0]
.sym 9461 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 9472 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 9476 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 9477 ballvga.velocity_SB_LUT4_I1_O[7]
.sym 9478 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 9479 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[7]
.sym 9480 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 9481 clk_pxl$SB_IO_OUT
.sym 9482 start_SB_LUT4_I2_O[0]_$glb_sr
.sym 9508 ballvga.dirx_SB_DFFR_D_Q[0]
.sym 9509 ballvga.velocity_SB_LUT4_I1_O[2]
.sym 9510 ballvga.velocity_SB_LUT4_I1_O[3]
.sym 9511 ballvga.velocity_SB_LUT4_I1_O[4]
.sym 9512 ballvga.velocity_SB_LUT4_I1_O[5]
.sym 9513 ballvga.velocity_SB_LUT4_I1_O[6]
.sym 9514 ballvga.velocity_SB_LUT4_I1_O[7]
.sym 9523 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 9529 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 9530 ballvga.invertx
.sym 9532 $PACKER_VCC_NET
.sym 9535 ballvga.ballx[5]
.sym 9536 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 9537 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 9538 $PACKER_VCC_NET
.sym 9539 ballvga.ballx[7]
.sym 9540 ballvga.ballx[8]
.sym 9541 ballvga.ballx[3]
.sym 9549 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 9550 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[2]
.sym 9551 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[3]
.sym 9555 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 9557 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[1]
.sym 9559 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 9560 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[4]
.sym 9561 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[5]
.sym 9562 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[6]
.sym 9563 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 9564 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[8]
.sym 9565 ballvga.dirx_SB_DFFR_D_Q[0]
.sym 9566 ballvga.velocity_SB_LUT4_I1_O[2]
.sym 9568 ballvga.velocity_SB_LUT4_I1_O[4]
.sym 9570 ballvga.velocity_SB_LUT4_I1_O[6]
.sym 9572 ballvga.velocity_SB_LUT4_I1_O[8]
.sym 9573 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 9575 ballvga.velocity_SB_LUT4_I1_O[3]
.sym 9577 ballvga.velocity_SB_LUT4_I1_O[5]
.sym 9581 ballvga.velocity_SB_LUT4_I1_O[6]
.sym 9582 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 9583 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 9584 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[6]
.sym 9587 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 9588 ballvga.velocity_SB_LUT4_I1_O[2]
.sym 9589 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 9590 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[2]
.sym 9593 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[5]
.sym 9594 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 9595 ballvga.velocity_SB_LUT4_I1_O[5]
.sym 9596 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 9599 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[4]
.sym 9600 ballvga.velocity_SB_LUT4_I1_O[4]
.sym 9601 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 9602 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 9605 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 9606 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 9607 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[1]
.sym 9608 ballvga.dirx_SB_DFFR_D_Q[0]
.sym 9611 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[3]
.sym 9612 ballvga.velocity_SB_LUT4_I1_O[3]
.sym 9613 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 9614 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 9617 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 9623 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 9624 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[8]
.sym 9625 ballvga.velocity_SB_LUT4_I1_O[8]
.sym 9626 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 9627 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 9628 clk_pxl$SB_IO_OUT
.sym 9629 start_SB_LUT4_I2_O[0]_$glb_sr
.sym 9654 ballvga.velocity_SB_LUT4_I1_O[8]
.sym 9655 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 9656 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[1]
.sym 9660 ballvga.temp_SB_LUT4_I3_O[0]
.sym 9667 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 9671 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 9677 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 9679 ballvga.ballx[6]
.sym 9683 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 9685 ballvga.ballx[4]
.sym 9689 ballvga.ballx[9]
.sym 9696 ballvga.ballx[3]
.sym 9697 ballvga.ballx[6]
.sym 9699 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 9700 ballvga.ballx[4]
.sym 9701 $PACKER_VCC_NET
.sym 9703 ballvga.ballx[7]
.sym 9709 $PACKER_VCC_NET
.sym 9712 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 9719 ballvga.ballx[5]
.sym 9720 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 9724 ballvga.ballx[8]
.sym 9727 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[1]
.sym 9729 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 9730 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 9733 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[2]
.sym 9735 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 9736 $PACKER_VCC_NET
.sym 9737 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[1]
.sym 9739 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[3]
.sym 9741 ballvga.ballx[3]
.sym 9742 $PACKER_VCC_NET
.sym 9743 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[2]
.sym 9745 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[4]
.sym 9747 $PACKER_VCC_NET
.sym 9748 ballvga.ballx[4]
.sym 9749 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[3]
.sym 9751 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[5]
.sym 9753 ballvga.ballx[5]
.sym 9754 $PACKER_VCC_NET
.sym 9755 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[4]
.sym 9757 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[6]
.sym 9759 ballvga.ballx[6]
.sym 9760 $PACKER_VCC_NET
.sym 9761 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[5]
.sym 9763 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[7]
.sym 9765 ballvga.ballx[7]
.sym 9766 $PACKER_VCC_NET
.sym 9767 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[6]
.sym 9769 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[8]
.sym 9771 ballvga.ballx[8]
.sym 9772 $PACKER_VCC_NET
.sym 9773 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[7]
.sym 9802 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[2]
.sym 9803 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[3]
.sym 9804 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[4]
.sym 9805 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[5]
.sym 9806 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[6]
.sym 9807 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[7]
.sym 9808 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[8]
.sym 9809 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9813 start_SB_LUT4_I2_I3[1]
.sym 9825 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 9826 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 9827 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 9828 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 9829 brickvga.curr2[4]
.sym 9833 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 9837 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[8]
.sym 9842 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 9843 brickvga.curr2[6]
.sym 9845 $PACKER_VCC_NET
.sym 9847 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 9848 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 9849 brickvga.curr2[2]
.sym 9852 brickvga.curr2_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 9854 brickvga.curr2[5]
.sym 9856 brickvga.curr2[8]
.sym 9859 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 9860 brickvga.lvl[1]
.sym 9862 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9865 brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 9867 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 9869 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 9870 brickvga.lvl[2]
.sym 9873 ballvga.ballx[9]
.sym 9875 ballvga.ballx[9]
.sym 9876 $PACKER_VCC_NET
.sym 9878 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[8]
.sym 9881 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 9882 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 9883 brickvga.curr2_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 9884 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9887 brickvga.lvl[1]
.sym 9888 brickvga.curr2[6]
.sym 9889 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 9890 brickvga.lvl[2]
.sym 9893 brickvga.lvl[2]
.sym 9894 brickvga.lvl[1]
.sym 9895 brickvga.curr2[8]
.sym 9896 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 9899 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9900 brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 9901 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 9902 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 9905 brickvga.curr2[2]
.sym 9906 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 9907 brickvga.lvl[2]
.sym 9908 brickvga.lvl[1]
.sym 9911 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 9912 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 9913 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9914 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 9917 brickvga.curr2[5]
.sym 9918 brickvga.lvl[1]
.sym 9919 brickvga.lvl[2]
.sym 9920 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 9922 clk_pxl$SB_IO_OUT
.sym 9948 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[9]
.sym 9949 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9950 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9951 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9952 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9953 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9954 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 9955 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 9960 frame_update_SB_DFFESR_Q_R[0]
.sym 9975 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 9979 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 9989 brickvga.curr2[9]
.sym 9990 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9991 brickvga.lvl[2]
.sym 9993 brickvga.curr2[5]
.sym 9994 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 9995 brickvga.curr2[8]
.sym 9996 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 9997 brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 9998 brickvga.curr2[6]
.sym 9999 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 10001 brickvga.curr2[5]
.sym 10002 brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 10003 brickvga.curr2[8]
.sym 10004 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 10006 brickvga.curr2[7]
.sym 10007 brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 10008 brickvga.curr1[6]
.sym 10009 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 10010 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 10011 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 10012 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 10013 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 10014 brickvga.curr2[7]
.sym 10016 brickvga.lvl[1]
.sym 10017 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 10018 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10020 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 10023 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 10024 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 10028 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 10029 brickvga.curr2[7]
.sym 10030 brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 10031 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10034 brickvga.lvl[2]
.sym 10035 brickvga.curr1[6]
.sym 10036 brickvga.lvl[1]
.sym 10037 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10040 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 10041 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 10042 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 10043 brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 10046 brickvga.curr2[6]
.sym 10047 brickvga.curr2[7]
.sym 10048 brickvga.curr2[5]
.sym 10049 brickvga.curr2[8]
.sym 10052 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10053 brickvga.curr2[9]
.sym 10054 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 10055 brickvga.curr2[8]
.sym 10058 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 10059 brickvga.curr2[5]
.sym 10060 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 10061 brickvga.curr2[7]
.sym 10064 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 10065 brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 10066 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 10067 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 10069 clk_pxl$SB_IO_OUT
.sym 10095 brickvga.del_SB_LUT4_I3_O[1]
.sym 10096 brickvga.curr2[0]
.sym 10097 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 10098 brickvga.curr1[0]
.sym 10099 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 10100 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 10101 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 10102 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 10108 brickvga.lvl[2]
.sym 10115 $PACKER_VCC_NET
.sym 10123 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 10125 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 10130 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 10137 brickvga.lvl[2]
.sym 10138 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 10140 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 10141 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 10142 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10143 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 10144 brickvga.curr2[9]
.sym 10145 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 10146 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 10147 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 10148 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 10149 brickvga.lvl[1]
.sym 10150 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 10151 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 10154 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 10155 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 10156 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 10157 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 10160 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 10161 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 10163 brickvga.curr1[0]
.sym 10164 brickvga.curr1[2]
.sym 10165 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 10166 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 10169 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 10170 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 10171 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 10172 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 10175 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 10176 brickvga.curr1[0]
.sym 10177 brickvga.curr1[2]
.sym 10178 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 10182 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 10183 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 10184 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 10187 brickvga.lvl[2]
.sym 10188 brickvga.lvl[1]
.sym 10189 brickvga.curr2[9]
.sym 10190 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10193 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 10194 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 10195 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 10196 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 10199 brickvga.curr2[9]
.sym 10200 brickvga.curr1[0]
.sym 10201 brickvga.curr1[2]
.sym 10202 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 10205 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 10206 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 10207 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 10208 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 10211 brickvga.curr1[2]
.sym 10212 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10213 brickvga.lvl[2]
.sym 10214 brickvga.lvl[1]
.sym 10216 clk_pxl$SB_IO_OUT
.sym 10242 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 10243 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 10244 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 10245 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 10246 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 10247 brickvga.curr0[6]
.sym 10248 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 10249 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 10255 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10258 brickvga.lvl[1]
.sym 10260 brickvga.lvl[2]
.sym 10262 ball_display_SB_LUT4_I2_O[1]
.sym 10263 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 10265 brickvga.lvl[2]
.sym 10268 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 10276 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 10284 brickvga.curr1[4]
.sym 10285 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 10286 right_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 10287 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 10288 brickvga.579.Y[2]
.sym 10289 brickvga.curr1[6]
.sym 10290 brickvga.curr1[5]
.sym 10292 brickvga.curr1[4]
.sym 10293 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 10294 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 10297 brickvga.curr1[6]
.sym 10298 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 10299 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 10300 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 10301 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 10303 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 10306 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10308 brickvga.lvl[2]
.sym 10309 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 10311 brickvga.566.S[0]
.sym 10312 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10313 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10314 brickvga.lvl[1]
.sym 10316 brickvga.curr1[4]
.sym 10318 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10319 brickvga.566.S[0]
.sym 10322 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 10323 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 10324 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 10325 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 10328 brickvga.curr1[6]
.sym 10329 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10330 brickvga.curr1[4]
.sym 10331 brickvga.curr1[5]
.sym 10334 brickvga.579.Y[2]
.sym 10336 brickvga.curr1[5]
.sym 10337 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10340 brickvga.lvl[1]
.sym 10341 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10342 brickvga.lvl[2]
.sym 10343 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10346 brickvga.curr1[6]
.sym 10347 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 10348 brickvga.curr1[4]
.sym 10349 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 10352 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 10353 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 10354 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 10355 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 10358 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 10359 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 10360 right_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 10361 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 10363 clk_pxl$SB_IO_OUT
.sym 10389 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 10390 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 10391 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 10392 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 10393 brickvga.curr0[8]
.sym 10394 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 10395 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 10396 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 10404 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 10405 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 10407 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 10410 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 10412 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 10413 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 10415 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 10417 brickvga.lvl[2]
.sym 10419 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 10420 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 10421 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10422 brickvga.curr2[0]
.sym 10423 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10424 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 10430 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 10431 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 10433 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 10434 brickvga.curr0_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 10437 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 10438 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 10440 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10444 brickvga.curr3[4]
.sym 10445 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 10448 brickvga.lvl[1]
.sym 10449 brickvga.curr0[5]
.sym 10450 brickvga.lvl[2]
.sym 10454 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10455 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 10456 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10460 brickvga.curr0[9]
.sym 10463 brickvga.lvl[2]
.sym 10464 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10465 brickvga.lvl[1]
.sym 10466 brickvga.curr0[5]
.sym 10469 brickvga.curr0[9]
.sym 10470 brickvga.lvl[1]
.sym 10471 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10472 brickvga.lvl[2]
.sym 10475 brickvga.curr0_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 10476 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10477 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 10478 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10481 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 10482 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 10483 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 10484 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 10488 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 10490 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 10493 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10494 brickvga.lvl[2]
.sym 10495 brickvga.curr3[4]
.sym 10496 brickvga.lvl[1]
.sym 10499 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 10500 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 10501 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 10502 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 10510 clk_pxl$SB_IO_OUT
.sym 10536 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 10537 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 10538 brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 10539 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 10540 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 10541 brickvga.curr3_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 10542 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 10543 brickvga.curr3[7]
.sym 10549 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 10550 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 10551 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 10552 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 10553 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 10554 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10555 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 10556 brickvga.curr0[5]
.sym 10557 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 10558 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 10559 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 10562 brickvga.579.Y[2]
.sym 10566 brickvga.566.S[0]
.sym 10567 brickvga.lvl[1]
.sym 10580 brickvga.curr3[6]
.sym 10581 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 10584 brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 10586 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 10588 brickvga.curr3[6]
.sym 10589 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10590 brickvga.curr3_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 10591 brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 10592 brickvga.566.S[0]
.sym 10595 brickvga.579.Y[2]
.sym 10596 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 10597 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 10599 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 10600 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 10601 brickvga.curr3[5]
.sym 10602 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10604 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 10605 brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 10607 brickvga.curr3[4]
.sym 10608 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 10610 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 10611 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 10612 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 10613 brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 10616 brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 10617 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 10618 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 10619 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 10622 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 10623 brickvga.curr3[4]
.sym 10624 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 10625 brickvga.curr3[6]
.sym 10628 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 10629 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 10630 brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 10631 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 10635 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10636 brickvga.566.S[0]
.sym 10637 brickvga.curr3[6]
.sym 10640 brickvga.curr3[4]
.sym 10641 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10642 brickvga.curr3[5]
.sym 10643 brickvga.curr3[6]
.sym 10646 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 10647 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 10648 brickvga.curr3_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 10649 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 10652 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10653 brickvga.579.Y[2]
.sym 10655 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10657 clk_pxl$SB_IO_OUT
.sym 10683 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 10684 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10685 brickvga.lvl_SB_DFFESR_Q_R[1]
.sym 10686 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 10687 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.sym 10688 brickvga.curr3[9]
.sym 10689 brickvga.curr3[8]
.sym 10690 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 10696 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10698 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 10700 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 10703 brickvga.lvl[2]
.sym 10706 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 10707 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10708 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 10709 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10710 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 10714 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 10716 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 10717 brickvga.lvl[1]
.sym 10724 brickvga.curr3[5]
.sym 10725 brickvga.579.Y[2]
.sym 10726 brickvga.lvl[2]
.sym 10728 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10729 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10730 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 10733 brickvga.lvl[1]
.sym 10736 brickvga.lvl_store[1]
.sym 10739 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 10742 brickvga.lvl_SB_DFFESR_Q_E
.sym 10744 brickvga.lvl_SB_DFFESR_Q_R[1]
.sym 10749 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 10750 brickvga.lvl_SB_DFFESR_Q_R[1]
.sym 10751 brickvga.lvl_store[2]
.sym 10756 $nextpnr_ICESTORM_LC_187$O
.sym 10759 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 10762 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10765 brickvga.lvl_store[1]
.sym 10766 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 10769 brickvga.lvl_store[2]
.sym 10772 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10776 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 10778 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 10781 brickvga.lvl[1]
.sym 10782 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10783 brickvga.lvl[2]
.sym 10790 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 10793 brickvga.curr3[5]
.sym 10794 brickvga.579.Y[2]
.sym 10795 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10800 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10801 brickvga.lvl_SB_DFFESR_Q_R[1]
.sym 10803 brickvga.lvl_SB_DFFESR_Q_E
.sym 10804 clk_pxl$SB_IO_OUT
.sym 10805 brickvga.lvl_SB_DFFESR_Q_R[1]
.sym 10830 brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 10831 brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 10832 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10833 brickvga.curr5[6]
.sym 10834 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 10835 brickvga.curr5[5]
.sym 10836 brickvga.curr5[7]
.sym 10837 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 10843 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10844 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10846 brickvga.lvl[1]
.sym 10848 brickvga.lvl[2]
.sym 10852 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10854 brickvga.lvl_SB_DFFESR_Q_R[1]
.sym 10855 brickvga.lvl[2]
.sym 10859 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10861 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10871 brickvga.566.B_AND_S[10]
.sym 10872 brickvga.lvl[1]
.sym 10873 brickvga.lvl[2]
.sym 10874 brickvga.566.S[0]
.sym 10882 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10883 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10884 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10892 brickvga.curr5[5]
.sym 10893 brickvga.curr5[7]
.sym 10896 brickvga.579.Y[2]
.sym 10900 brickvga.579.Y[2]
.sym 10904 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10905 brickvga.lvl[1]
.sym 10906 brickvga.lvl[2]
.sym 10911 brickvga.566.B_AND_S[10]
.sym 10912 brickvga.566.S[0]
.sym 10922 brickvga.lvl[1]
.sym 10923 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 10925 brickvga.lvl[2]
.sym 10928 brickvga.566.B_AND_S[10]
.sym 10934 brickvga.curr5[5]
.sym 10935 brickvga.579.Y[2]
.sym 10936 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10940 brickvga.579.Y[2]
.sym 10942 brickvga.curr5[7]
.sym 10943 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10946 brickvga.566.S[0]
.sym 10950 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 10951 clk_pxl$SB_IO_OUT
.sym 10952 brickvga.579.Y[2]
.sym 10977 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 10978 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 10979 brickvga.curr4[6]
.sym 10980 brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 10981 brickvga.curr4[2]
.sym 10982 brickvga.curr5[4]
.sym 10983 brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 10984 brickvga.curr5[8]
.sym 10990 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 10991 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 10994 brickvga.lvl[2]
.sym 10995 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 10996 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 11000 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11004 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 11005 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 11006 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 11010 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 11035 pll1.clk_locked
.sym 11054 pll1.clk_locked
.sym 11117 pll1.clk_locked
.sym 11138 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 11144 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 12502 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12503 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 12504 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 12505 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 12506 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 12507 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 12529 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 12532 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 12546 paddlevga.paddlex[6]
.sym 12548 paddlevga.paddlex[8]
.sym 12549 paddlevga.paddlex[3]
.sym 12556 $PACKER_VCC_NET
.sym 12557 paddlevga.paddlex[7]
.sym 12558 $PACKER_VCC_NET
.sym 12563 paddlevga.paddlex[5]
.sym 12566 $PACKER_VCC_NET
.sym 12568 paddlevga.paddlex[2]
.sym 12570 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12571 paddlevga.paddlex[4]
.sym 12573 $nextpnr_ICESTORM_LC_142$O
.sym 12576 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12579 right_SB_LUT4_I0_I1[1]
.sym 12581 paddlevga.paddlex[2]
.sym 12585 right_SB_LUT4_I0_I1[2]
.sym 12587 paddlevga.paddlex[3]
.sym 12591 right_SB_LUT4_I0_I1[3]
.sym 12593 $PACKER_VCC_NET
.sym 12594 paddlevga.paddlex[4]
.sym 12597 right_SB_LUT4_I0_I1[4]
.sym 12599 $PACKER_VCC_NET
.sym 12600 paddlevga.paddlex[5]
.sym 12603 right_SB_LUT4_I0_I1[5]
.sym 12606 paddlevga.paddlex[6]
.sym 12609 right_SB_LUT4_I0_I1[6]
.sym 12611 $PACKER_VCC_NET
.sym 12612 paddlevga.paddlex[7]
.sym 12615 right_SB_LUT4_I0_I1[7]
.sym 12617 $PACKER_VCC_NET
.sym 12618 paddlevga.paddlex[8]
.sym 12623 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 12624 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 12625 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12626 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 12627 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 12628 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 12629 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 12630 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 12635 paddlevga.paddlex[3]
.sym 12643 paddlevga.paddlex[5]
.sym 12645 paddlevga.paddlex[7]
.sym 12647 right_SB_LUT4_I0_O[0]
.sym 12649 $PACKER_VCC_NET
.sym 12653 paddlevga.paddlex[2]
.sym 12655 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12656 paddlevga.paddlex[4]
.sym 12658 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 12659 right_SB_LUT4_I0_I1[7]
.sym 12672 right_SB_LUT4_I0_I2[7]
.sym 12673 right_SB_LUT4_I0_I1[8]
.sym 12674 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 12676 left$SB_IO_IN
.sym 12680 right$SB_IO_IN
.sym 12687 paddlevga.paddlex[9]
.sym 12695 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 12696 $nextpnr_ICESTORM_LC_143$I3
.sym 12698 paddlevga.paddlex[9]
.sym 12706 $nextpnr_ICESTORM_LC_143$I3
.sym 12721 right$SB_IO_IN
.sym 12722 right_SB_LUT4_I0_I2[7]
.sym 12723 right_SB_LUT4_I0_I1[8]
.sym 12724 left$SB_IO_IN
.sym 12727 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 12742 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 12764 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 12766 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 12779 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 12781 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 12798 paddlevga.paddlex[2]
.sym 12799 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12800 paddlevga.paddlex[6]
.sym 12802 paddlevga.paddlex[8]
.sym 12804 paddlevga.paddlex[5]
.sym 12808 paddlevga.paddlex[4]
.sym 12809 $PACKER_VCC_NET
.sym 12813 paddlevga.paddlex[7]
.sym 12817 paddlevga.paddlex[3]
.sym 12819 $nextpnr_ICESTORM_LC_54$O
.sym 12821 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12825 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 12827 paddlevga.paddlex[2]
.sym 12831 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 12833 paddlevga.paddlex[3]
.sym 12835 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 12837 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 12839 $PACKER_VCC_NET
.sym 12840 paddlevga.paddlex[4]
.sym 12841 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 12843 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 12845 paddlevga.paddlex[5]
.sym 12846 $PACKER_VCC_NET
.sym 12847 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 12849 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 12851 paddlevga.paddlex[6]
.sym 12853 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 12855 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 12857 paddlevga.paddlex[7]
.sym 12859 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 12861 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 12863 paddlevga.paddlex[8]
.sym 12865 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 12870 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[8]
.sym 12874 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[2]
.sym 12903 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 12905 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 12913 paddlevga.paddlex[2]
.sym 12916 $PACKER_VCC_NET
.sym 12917 left$SB_IO_IN
.sym 12919 right_SB_LUT4_I0_I2[7]
.sym 12921 paddlevga.paddlex[9]
.sym 12922 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12928 paddlevga.paddlex_SB_DFFE_Q_E
.sym 12933 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 12935 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12943 paddlevga.paddlex[9]
.sym 12946 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 12949 paddlevga.paddlex[2]
.sym 12951 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12952 $PACKER_VCC_NET
.sym 12961 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 12962 right_SB_LUT4_I0_I2[7]
.sym 12963 left$SB_IO_IN
.sym 12964 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12970 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12985 paddlevga.paddlex[2]
.sym 12987 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 12989 paddlevga.paddlex_SB_DFFE_Q_E
.sym 12990 clk_pxl$SB_IO_OUT
.sym 13012 $PACKER_VCC_NET
.sym 13021 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 13035 $PACKER_VCC_NET
.sym 13038 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[2]
.sym 13043 $PACKER_VCC_NET
.sym 13049 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 13051 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 13052 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[1]
.sym 13054 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 13056 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 13058 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 13061 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[7]
.sym 13065 $nextpnr_ICESTORM_LC_121$O
.sym 13067 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[2]
.sym 13071 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 13073 $PACKER_VCC_NET
.sym 13074 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[1]
.sym 13077 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 13079 $PACKER_VCC_NET
.sym 13080 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 13083 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 13086 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 13089 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 13091 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 13092 $PACKER_VCC_NET
.sym 13095 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 13097 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 13098 $PACKER_VCC_NET
.sym 13101 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 13103 $PACKER_VCC_NET
.sym 13104 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 13107 $nextpnr_ICESTORM_LC_122$I3
.sym 13110 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[7]
.sym 13116 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 13117 ballvga.bally[7]
.sym 13118 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[1]
.sym 13119 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[7]
.sym 13120 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 13121 ballvga.bally[8]
.sym 13122 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 13135 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 13136 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 13144 right_SB_LUT4_I0_O[0]
.sym 13147 ballvga.die_SB_DFFESR_Q_E
.sym 13151 $nextpnr_ICESTORM_LC_122$I3
.sym 13158 ballvga.die_SB_DFFESR_Q_E
.sym 13176 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 13183 $PACKER_VCC_NET
.sym 13188 $nextpnr_ICESTORM_LC_122$COUT
.sym 13191 $PACKER_VCC_NET
.sym 13192 $nextpnr_ICESTORM_LC_122$I3
.sym 13198 $nextpnr_ICESTORM_LC_122$COUT
.sym 13235 ballvga.die_SB_DFFESR_Q_E
.sym 13236 clk_pxl$SB_IO_OUT
.sym 13237 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 13245 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[6]
.sym 13251 ballvga.bally[8]
.sym 13254 ballvga.die
.sym 13258 start$SB_IO_IN
.sym 13259 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 13261 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 13265 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 13267 ballvga.bally[3]
.sym 13269 ballvga.bally[6]
.sym 13271 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 13290 $PACKER_VCC_NET
.sym 13299 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 13301 ballvga.ballx[3]
.sym 13303 ballvga.ballx[6]
.sym 13307 ballvga.ballx[7]
.sym 13308 ballvga.die
.sym 13309 ballvga.ballx[4]
.sym 13314 $PACKER_VCC_NET
.sym 13321 ballvga.ballx[3]
.sym 13325 ballvga.ballx[4]
.sym 13332 ballvga.ballx[7]
.sym 13344 ballvga.ballx[6]
.sym 13355 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 13359 start$SB_IO_IN_$glb_clk
.sym 13360 ballvga.die
.sym 13363 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 13364 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 13365 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 13366 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 13367 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 13368 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 13373 ballvga.temp
.sym 13374 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 13375 ballvga.ballx[8]
.sym 13376 ballvga.ballx[3]
.sym 13378 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13379 ballvga.ballx[7]
.sym 13380 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13382 ballvga.ballx[9]
.sym 13383 ballvga.ballx[6]
.sym 13387 ballvga.bally[9]
.sym 13392 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 13405 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 13411 ballvga.ballx_SB_LUT4_O_1_I3[2]
.sym 13412 ballvga.ballx_SB_LUT4_O_1_I3[3]
.sym 13415 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 13416 $PACKER_VCC_NET
.sym 13417 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[1]
.sym 13425 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 13426 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[1]
.sym 13433 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 13434 $nextpnr_ICESTORM_LC_85$O
.sym 13436 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[1]
.sym 13440 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 13442 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[1]
.sym 13443 $PACKER_VCC_NET
.sym 13446 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 13449 ballvga.ballx_SB_LUT4_O_1_I3[2]
.sym 13452 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 13455 ballvga.ballx_SB_LUT4_O_1_I3[3]
.sym 13458 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 13461 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 13464 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 13466 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 13470 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 13472 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 13476 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I3[7]
.sym 13479 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 13484 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 13485 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 13486 ballvga.bally[3]
.sym 13487 ballvga.bally[6]
.sym 13488 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 13489 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 13490 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 13491 ballvga.bally[9]
.sym 13496 right_SB_LUT4_I0_O[3]
.sym 13500 paddlevga.paddlex_SB_DFFE_Q_E
.sym 13508 ballvga.ballx[5]
.sym 13510 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 13512 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[1]
.sym 13514 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 13515 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13520 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I3[7]
.sym 13527 ballvga.invertx_SB_DFFE_Q_E[1]
.sym 13528 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 13530 start$SB_IO_IN
.sym 13531 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[1]
.sym 13532 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 13534 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[8]
.sym 13536 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[2]
.sym 13537 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 13540 changex
.sym 13541 ballvga.ballx[7]
.sym 13542 ballvga.ballx[3]
.sym 13544 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 13546 ballvga.changex_SB_LUT4_I2_I1[0]
.sym 13548 ballvga.ballx_SB_LUT4_O_1_I3[8]
.sym 13550 ballvga.changex_SB_LUT4_I2_I1[2]
.sym 13551 ballvga.ballx[6]
.sym 13553 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 13554 ballvga.ballx[4]
.sym 13556 ballvga.ballx[9]
.sym 13557 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I3[8]
.sym 13559 ballvga.ballx_SB_LUT4_O_1_I3[8]
.sym 13564 start$SB_IO_IN
.sym 13565 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[8]
.sym 13566 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 13567 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I3[8]
.sym 13570 changex
.sym 13571 ballvga.changex_SB_LUT4_I2_I1[0]
.sym 13572 ballvga.changex_SB_LUT4_I2_I1[2]
.sym 13576 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 13577 ballvga.ballx[9]
.sym 13578 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 13583 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 13588 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 13589 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[2]
.sym 13590 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 13591 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[1]
.sym 13594 ballvga.ballx[4]
.sym 13595 ballvga.ballx[6]
.sym 13596 ballvga.ballx[7]
.sym 13597 ballvga.ballx[3]
.sym 13603 ballvga.ballx[9]
.sym 13604 ballvga.invertx_SB_DFFE_Q_E[1]
.sym 13605 clk_pxl$SB_IO_OUT
.sym 13623 ballvga.invertx_SB_DFFE_Q_E[1]
.sym 13639 ballvga.die_SB_DFFESR_Q_E
.sym 13648 ballvga.ballx[7]
.sym 13650 ballvga.ballx[6]
.sym 13652 ballvga.ballx[5]
.sym 13653 ballvga.ballx[4]
.sym 13654 ballvga.velocity[1]
.sym 13657 ballvga.ballx[3]
.sym 13660 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 13670 ballvga.ballx[8]
.sym 13676 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 13680 ballvga.velocity_SB_CARRY_I0_CO[1]
.sym 13682 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 13683 ballvga.velocity[1]
.sym 13686 ballvga.velocity_SB_CARRY_I0_CO[2]
.sym 13689 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 13690 ballvga.velocity_SB_CARRY_I0_CO[1]
.sym 13692 ballvga.velocity_SB_CARRY_I0_CO[3]
.sym 13695 ballvga.ballx[3]
.sym 13696 ballvga.velocity_SB_CARRY_I0_CO[2]
.sym 13698 ballvga.velocity_SB_CARRY_I0_CO[4]
.sym 13701 ballvga.ballx[4]
.sym 13702 ballvga.velocity_SB_CARRY_I0_CO[3]
.sym 13704 ballvga.velocity_SB_CARRY_I0_CO[5]
.sym 13707 ballvga.ballx[5]
.sym 13708 ballvga.velocity_SB_CARRY_I0_CO[4]
.sym 13710 ballvga.velocity_SB_CARRY_I0_CO[6]
.sym 13712 ballvga.ballx[6]
.sym 13714 ballvga.velocity_SB_CARRY_I0_CO[5]
.sym 13716 ballvga.velocity_SB_CARRY_I0_CO[7]
.sym 13719 ballvga.ballx[7]
.sym 13720 ballvga.velocity_SB_CARRY_I0_CO[6]
.sym 13722 ballvga.velocity_SB_CARRY_I0_CO[8]
.sym 13724 ballvga.ballx[8]
.sym 13726 ballvga.velocity_SB_CARRY_I0_CO[7]
.sym 13731 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 13732 ballvga.die_SB_DFFESR_Q_E
.sym 13733 ballvga.play_SB_DFFESR_Q_E
.sym 13734 start_SB_LUT4_I2_I3[1]
.sym 13736 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13745 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 13753 changex
.sym 13760 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13765 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 13766 ballvga.velocity_SB_CARRY_I0_CO[8]
.sym 13771 start$SB_IO_IN
.sym 13772 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 13779 ballvga.temp
.sym 13782 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13785 ballvga.temp_SB_LUT4_I3_O[0]
.sym 13794 ballvga.ballx[9]
.sym 13805 ballvga.ballx[9]
.sym 13807 ballvga.velocity_SB_CARRY_I0_CO[8]
.sym 13810 ballvga.temp_SB_LUT4_I3_O[0]
.sym 13817 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 13840 start$SB_IO_IN
.sym 13843 ballvga.temp
.sym 13850 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13851 clk_pxl$SB_IO_OUT
.sym 13873 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13874 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 13877 brickvga.lvl[1]
.sym 13879 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 13880 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 13881 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 13884 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 13887 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 13894 ballvga.ballx[8]
.sym 13895 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 13897 ballvga.ballx[3]
.sym 13898 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 13899 ballvga.ballx[5]
.sym 13900 $PACKER_VCC_NET
.sym 13902 $PACKER_VCC_NET
.sym 13903 ballvga.ballx[7]
.sym 13905 ballvga.ballx[4]
.sym 13907 ballvga.ballx[6]
.sym 13926 $nextpnr_ICESTORM_LC_193$O
.sym 13929 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 13932 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 13935 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 13936 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 13938 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 13940 ballvga.ballx[3]
.sym 13941 $PACKER_VCC_NET
.sym 13942 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 13944 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 13946 ballvga.ballx[4]
.sym 13947 $PACKER_VCC_NET
.sym 13948 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 13950 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 13952 ballvga.ballx[5]
.sym 13953 $PACKER_VCC_NET
.sym 13954 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 13956 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 13958 ballvga.ballx[6]
.sym 13959 $PACKER_VCC_NET
.sym 13960 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 13962 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 13964 $PACKER_VCC_NET
.sym 13965 ballvga.ballx[7]
.sym 13966 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 13968 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 13970 ballvga.ballx[8]
.sym 13971 $PACKER_VCC_NET
.sym 13972 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 13977 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.sym 13978 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13979 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 13980 brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 13981 brickvga.curr2_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 13982 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13983 brickvga.curr1[8]
.sym 13993 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 13999 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 14000 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 14001 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 14002 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 14004 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14006 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 14007 brickvga.curr1[8]
.sym 14012 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 14018 brickvga.curr2[0]
.sym 14020 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14021 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 14022 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 14023 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14024 brickvga.curr2[2]
.sym 14025 brickvga.curr2[4]
.sym 14027 ballvga.ballx[9]
.sym 14028 $PACKER_VCC_NET
.sym 14031 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 14032 brickvga.curr2[2]
.sym 14033 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 14034 brickvga.curr2[6]
.sym 14035 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 14036 del
.sym 14039 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14042 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 14043 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14045 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14046 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 14048 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 14050 $PACKER_VCC_NET
.sym 14051 ballvga.ballx[9]
.sym 14053 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 14056 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14057 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 14059 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 14062 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14063 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14064 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 14065 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 14068 brickvga.curr2[0]
.sym 14069 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 14070 brickvga.curr2[2]
.sym 14071 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14074 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 14075 del
.sym 14080 brickvga.curr2[4]
.sym 14081 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14082 brickvga.curr2[6]
.sym 14083 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 14086 brickvga.curr2[2]
.sym 14087 brickvga.curr2[4]
.sym 14088 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14089 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14092 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14093 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 14094 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 14095 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 14124 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 14127 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 14140 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 14141 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 14142 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 14143 brickvga.curr1[0]
.sym 14144 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 14145 brickvga.lvl[2]
.sym 14147 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 14149 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 14150 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 14151 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14155 brickvga.lvl[1]
.sym 14157 brickvga.curr2[0]
.sym 14158 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 14159 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 14160 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 14161 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14162 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 14163 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 14164 brickvga.del_SB_LUT4_I3_O[1]
.sym 14166 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 14173 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14174 brickvga.lvl[2]
.sym 14175 brickvga.lvl[1]
.sym 14176 brickvga.curr2[0]
.sym 14179 brickvga.del_SB_LUT4_I3_O[1]
.sym 14180 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 14181 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 14182 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 14185 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14186 brickvga.curr1[0]
.sym 14187 brickvga.lvl[1]
.sym 14188 brickvga.lvl[2]
.sym 14191 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 14192 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 14193 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 14194 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 14197 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14198 brickvga.lvl[2]
.sym 14199 brickvga.lvl[1]
.sym 14200 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 14203 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 14204 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 14205 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 14206 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 14209 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14210 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14211 brickvga.lvl[1]
.sym 14212 brickvga.lvl[2]
.sym 14215 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 14216 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 14217 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 14218 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 14220 clk_pxl$SB_IO_OUT
.sym 14223 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 14224 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 14225 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 14226 brickvga.curr0[4]
.sym 14227 brickvga.curr1[9]
.sym 14228 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 14229 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 14231 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14232 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14234 brickvga.curr2[4]
.sym 14235 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 14236 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14237 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14238 brickvga.curr2[0]
.sym 14241 brickvga.lvl[2]
.sym 14243 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 14244 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 14245 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 14248 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14249 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14264 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 14265 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14267 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 14268 brickvga.curr0[6]
.sym 14269 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 14270 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 14273 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 14274 brickvga.lvl[1]
.sym 14275 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 14276 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14277 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 14278 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 14279 brickvga.lvl[2]
.sym 14281 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 14282 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 14283 del
.sym 14284 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 14285 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 14286 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 14287 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 14288 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14289 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 14290 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 14291 brickvga.curr0[4]
.sym 14293 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14294 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 14296 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 14297 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 14298 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 14299 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 14304 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 14305 del
.sym 14308 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14309 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 14310 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14311 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 14314 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 14315 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 14316 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 14317 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 14320 brickvga.lvl[1]
.sym 14321 brickvga.curr0[4]
.sym 14322 brickvga.lvl[2]
.sym 14323 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14326 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 14327 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 14328 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 14329 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 14332 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14333 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 14334 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 14335 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 14338 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14339 brickvga.lvl[2]
.sym 14340 brickvga.curr0[6]
.sym 14341 brickvga.lvl[1]
.sym 14343 clk_pxl$SB_IO_OUT
.sym 14345 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 14346 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 14347 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 14348 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14349 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 14350 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 14351 brickvga.curr0[7]
.sym 14352 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 14358 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 14359 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14360 brickvga.lvl[1]
.sym 14363 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 14365 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 14367 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 14368 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14370 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14372 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 14374 brickvga.lvl[1]
.sym 14376 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14377 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 14378 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14379 del
.sym 14380 brickvga.lvl[1]
.sym 14387 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 14389 brickvga.curr0[5]
.sym 14390 brickvga.curr0[4]
.sym 14392 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 14394 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 14396 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14397 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 14398 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14399 brickvga.curr0[6]
.sym 14400 brickvga.curr0[9]
.sym 14401 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 14403 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 14405 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14406 brickvga.curr0[8]
.sym 14408 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14409 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14410 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 14413 brickvga.lvl[1]
.sym 14414 brickvga.curr0[8]
.sym 14415 brickvga.lvl[2]
.sym 14416 brickvga.curr0[7]
.sym 14417 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 14419 brickvga.lvl[2]
.sym 14420 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14421 brickvga.lvl[1]
.sym 14422 brickvga.curr0[8]
.sym 14425 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 14426 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 14427 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 14428 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 14431 brickvga.curr0[6]
.sym 14432 brickvga.curr0[7]
.sym 14433 brickvga.curr0[8]
.sym 14434 brickvga.curr0[9]
.sym 14437 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14438 brickvga.lvl[1]
.sym 14439 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 14440 brickvga.lvl[2]
.sym 14443 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14444 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 14445 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 14446 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 14449 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14450 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 14451 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 14452 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 14455 brickvga.curr0[8]
.sym 14456 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14457 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 14458 brickvga.curr0[9]
.sym 14461 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14462 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 14463 brickvga.curr0[5]
.sym 14464 brickvga.curr0[4]
.sym 14466 clk_pxl$SB_IO_OUT
.sym 14468 brickvga.curr3[0]
.sym 14469 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14470 brickvga.curr3[2]
.sym 14471 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 14472 brickvga.del_SB_LUT4_I3_1_O[1]
.sym 14473 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14474 brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 14475 brickvga.curr4[9]
.sym 14480 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 14481 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14484 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14487 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 14488 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 14511 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 14512 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 14516 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 14517 brickvga.curr3[5]
.sym 14518 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14519 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 14520 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 14521 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14523 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 14524 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14526 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 14527 brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 14528 brickvga.579.Y[2]
.sym 14529 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14530 brickvga.curr3_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 14531 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 14532 brickvga.curr3[7]
.sym 14534 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14536 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 14537 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14538 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 14542 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 14543 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14544 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 14545 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 14548 brickvga.curr3[7]
.sym 14549 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14550 brickvga.curr3[5]
.sym 14551 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 14555 brickvga.579.Y[2]
.sym 14556 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14557 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14561 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 14562 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 14563 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14566 brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 14567 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 14568 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 14569 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 14572 brickvga.579.Y[2]
.sym 14574 brickvga.curr3[7]
.sym 14575 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14578 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 14579 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 14580 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14581 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14584 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 14585 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 14586 brickvga.curr3_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 14587 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 14589 clk_pxl$SB_IO_OUT
.sym 14591 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0[0]
.sym 14592 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14593 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 14594 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 14595 brickvga.curr4[7]
.sym 14596 brickvga.curr4[8]
.sym 14597 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 14598 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 14605 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 14609 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14612 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 14617 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 14619 brickvga.curr4[6]
.sym 14623 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 14632 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 14633 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 14634 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 14635 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 14636 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14637 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14640 brickvga.curr2[0]
.sym 14641 brickvga.lvl[1]
.sym 14642 brickvga.lvl[2]
.sym 14643 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 14644 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14645 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14646 brickvga.curr3[8]
.sym 14647 brickvga.curr3[7]
.sym 14648 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 14649 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 14651 del
.sym 14652 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.sym 14653 brickvga.curr3[9]
.sym 14654 brickvga.curr3[8]
.sym 14656 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 14657 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14661 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 14662 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 14663 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 14665 brickvga.lvl[1]
.sym 14666 brickvga.lvl[2]
.sym 14667 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14668 brickvga.curr3[9]
.sym 14671 brickvga.curr3[9]
.sym 14672 brickvga.curr3[8]
.sym 14673 brickvga.curr2[0]
.sym 14674 brickvga.curr3[7]
.sym 14677 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.sym 14678 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 14679 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 14683 del
.sym 14684 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 14689 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14690 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14691 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 14692 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 14695 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 14696 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 14697 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 14698 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 14701 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 14702 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14703 brickvga.curr3[8]
.sym 14704 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 14707 brickvga.curr3[8]
.sym 14708 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 14709 brickvga.curr3[9]
.sym 14710 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14712 clk_pxl$SB_IO_OUT
.sym 14714 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[1]
.sym 14715 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 14716 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14717 brickvga.curr4[5]
.sym 14718 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 14719 brickvga.curr4_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 14720 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 14721 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 14727 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 14728 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 14729 brickvga.lvl_SB_DFFESR_Q_E
.sym 14730 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 14731 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14732 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 14733 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14734 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14736 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 14737 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 14755 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 14758 brickvga.566.S[0]
.sym 14760 brickvga.curr5[4]
.sym 14762 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 14763 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 14764 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 14766 brickvga.curr5[6]
.sym 14767 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 14768 brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 14769 brickvga.curr5_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 14770 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 14771 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14775 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14776 brickvga.curr5[5]
.sym 14777 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14778 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 14779 brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 14780 brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 14781 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14783 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 14784 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 14789 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 14790 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 14795 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14796 brickvga.566.S[0]
.sym 14797 brickvga.curr5[6]
.sym 14800 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 14801 brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 14802 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14803 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14806 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 14807 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14808 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 14809 brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 14812 brickvga.curr5[6]
.sym 14813 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 14814 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14815 brickvga.curr5[4]
.sym 14818 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 14819 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14820 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 14821 brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 14824 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14825 brickvga.curr5_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 14826 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 14827 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 14830 brickvga.curr5[4]
.sym 14831 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 14832 brickvga.curr5[5]
.sym 14833 brickvga.curr5[6]
.sym 14835 clk_pxl$SB_IO_OUT
.sym 14837 brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 14838 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 14839 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14840 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 14841 brickvga.curr4[4]
.sym 14842 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 14843 right_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 14844 brickvga.curr5[9]
.sym 14849 brickvga.lvl[1]
.sym 14853 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 14854 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14857 brickvga.lvl[1]
.sym 14858 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 14859 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 14864 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14865 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14867 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14868 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 14871 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 14878 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 14879 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14880 brickvga.curr4[6]
.sym 14881 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14883 brickvga.lvl[2]
.sym 14884 brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 14888 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14889 brickvga.lvl[1]
.sym 14891 brickvga.curr5[4]
.sym 14892 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 14893 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14894 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14895 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 14896 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 14897 brickvga.566.S[0]
.sym 14898 brickvga.curr4[2]
.sym 14902 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 14905 brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 14906 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 14907 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14909 brickvga.curr5[8]
.sym 14911 brickvga.curr5[4]
.sym 14912 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14914 brickvga.566.S[0]
.sym 14917 brickvga.566.S[0]
.sym 14918 brickvga.curr5[8]
.sym 14919 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14923 brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 14924 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 14925 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 14926 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 14929 brickvga.lvl[2]
.sym 14930 brickvga.curr4[2]
.sym 14931 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14932 brickvga.lvl[1]
.sym 14935 brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 14936 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 14937 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 14938 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 14941 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14942 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14943 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 14944 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14947 brickvga.lvl[1]
.sym 14948 brickvga.lvl[2]
.sym 14949 brickvga.curr4[6]
.sym 14950 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14953 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 14954 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14955 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 14956 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14958 clk_pxl$SB_IO_OUT
.sym 14973 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 14975 brickvga.lvl[1]
.sym 14976 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 15745 right$SB_IO_IN
.sym 16119 $PACKER_VCC_NET
.sym 16238 right$SB_IO_IN
.sym 16359 row[8]
.sym 16377 paddlevga.paddlex[3]
.sym 16383 paddlevga.paddlex[5]
.sym 16385 paddlevga.paddlex[7]
.sym 16390 paddlevga.paddlex[2]
.sym 16391 $PACKER_VCC_NET
.sym 16392 $PACKER_VCC_NET
.sym 16393 paddlevga.paddlex[4]
.sym 16400 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16401 paddlevga.paddlex[6]
.sym 16403 paddlevga.paddlex[8]
.sym 16404 $nextpnr_ICESTORM_LC_86$O
.sym 16406 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16410 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 16412 paddlevga.paddlex[2]
.sym 16413 $PACKER_VCC_NET
.sym 16416 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 16418 paddlevga.paddlex[3]
.sym 16419 $PACKER_VCC_NET
.sym 16420 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 16422 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 16425 paddlevga.paddlex[4]
.sym 16426 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 16428 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 16431 paddlevga.paddlex[5]
.sym 16432 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 16434 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 16436 paddlevga.paddlex[6]
.sym 16437 $PACKER_VCC_NET
.sym 16438 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 16440 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 16442 $PACKER_VCC_NET
.sym 16443 paddlevga.paddlex[7]
.sym 16444 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 16446 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 16448 paddlevga.paddlex[8]
.sym 16449 $PACKER_VCC_NET
.sym 16450 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 16454 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16455 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 16456 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16457 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16458 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16459 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 16460 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 16461 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 16483 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 16487 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16488 paddlevga.paddlex[9]
.sym 16490 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 16495 paddlevga.paddlex[9]
.sym 16496 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 16497 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 16498 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 16499 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 16501 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 16502 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 16503 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 16504 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 16505 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16506 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 16508 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 16509 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 16510 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 16512 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16513 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 16514 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16515 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 16517 $PACKER_VCC_NET
.sym 16519 row[8]
.sym 16520 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16521 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 16525 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 16526 paddlevga.paddlex[2]
.sym 16528 paddlevga.paddlex[9]
.sym 16530 $PACKER_VCC_NET
.sym 16531 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 16534 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 16535 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 16536 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 16537 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 16540 $PACKER_VCC_NET
.sym 16541 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16542 paddlevga.paddlex[2]
.sym 16548 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 16552 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 16553 row[8]
.sym 16554 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 16555 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16558 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 16559 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 16560 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 16561 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 16564 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 16565 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 16566 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16567 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 16570 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 16571 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 16572 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16573 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 16588 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 16591 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 16601 right_SB_LUT4_I1_O[3]
.sym 16603 $PACKER_VCC_NET
.sym 16606 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 16608 right$SB_IO_IN
.sym 16611 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 16622 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 16627 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 16628 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 16629 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 16630 row[8]
.sym 16631 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 16632 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 16633 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 16637 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 16641 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 16643 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 16644 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 16645 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 16646 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16647 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16648 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 16650 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 16652 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16653 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 16656 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 16658 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16659 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 16662 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 16664 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 16665 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 16668 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 16670 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 16671 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 16674 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[4]
.sym 16676 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 16677 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 16680 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[5]
.sym 16682 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 16683 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 16686 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[6]
.sym 16688 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 16689 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 16692 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[7]
.sym 16694 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 16695 row[8]
.sym 16701 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 16706 right_SB_LUT4_I1_O[3]
.sym 16707 $PACKER_VCC_NET
.sym 16713 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 16715 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 16718 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 16723 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 16726 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 16731 $PACKER_VCC_NET
.sym 16735 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 16736 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[7]
.sym 16741 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 16746 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 16753 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 16773 $nextpnr_ICESTORM_LC_38$I3
.sym 16775 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 16776 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 16783 $nextpnr_ICESTORM_LC_38$I3
.sym 16806 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 16838 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 16839 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[9]
.sym 16840 $PACKER_VCC_NET
.sym 16847 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16848 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16849 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 16856 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 16857 $PACKER_VCC_NET
.sym 16864 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 16866 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 16867 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[1]
.sym 16869 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 16871 $PACKER_VCC_NET
.sym 16876 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 16877 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[2]
.sym 16879 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 16882 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 16896 $nextpnr_ICESTORM_LC_87$O
.sym 16899 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 16902 ballvga.changey_SB_LUT4_I3_I2[1]
.sym 16904 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[2]
.sym 16905 $PACKER_VCC_NET
.sym 16908 ballvga.changey_SB_LUT4_I3_I2[2]
.sym 16910 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[1]
.sym 16914 ballvga.changey_SB_LUT4_I3_I2[3]
.sym 16917 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 16920 ballvga.changey_SB_LUT4_I3_I2[4]
.sym 16922 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 16926 ballvga.changey_SB_LUT4_I3_I2[5]
.sym 16928 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 16932 ballvga.changey_SB_LUT4_I3_I2[6]
.sym 16935 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 16938 ballvga.changey_SB_LUT4_I3_I2[7]
.sym 16940 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 16947 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[9]
.sym 16948 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 16949 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 16950 ballvga.bally[4]
.sym 16953 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[3]
.sym 16962 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 16964 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 16965 col[3]
.sym 16968 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 16971 ballvga.bally[4]
.sym 16973 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[6]
.sym 16975 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 16981 paddlevga.paddlex_SB_DFFE_Q_E
.sym 16982 ballvga.changey_SB_LUT4_I3_I2[7]
.sym 16990 ballvga.bally[9]
.sym 17006 ballvga.bally[6]
.sym 17007 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[7]
.sym 17009 ballvga.bally[5]
.sym 17010 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 17012 ballvga.bally[3]
.sym 17016 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 17019 $nextpnr_ICESTORM_LC_88$I3
.sym 17022 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[7]
.sym 17029 $nextpnr_ICESTORM_LC_88$I3
.sym 17033 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 17041 ballvga.bally[3]
.sym 17047 ballvga.bally[9]
.sym 17053 ballvga.bally[5]
.sym 17056 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 17062 ballvga.bally[6]
.sym 17071 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 17072 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 17073 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[5]
.sym 17074 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 17075 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 17076 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 17086 ballvga.bally[9]
.sym 17087 ballvga.bally[7]
.sym 17089 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 17093 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 17094 ballvga.bally[7]
.sym 17095 ballvga.bally[5]
.sym 17097 ballvga.bally[3]
.sym 17098 right_SB_LUT4_I1_O[3]
.sym 17099 ballvga.bally[6]
.sym 17102 ballvga.bally[8]
.sym 17103 $PACKER_VCC_NET
.sym 17110 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17116 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17119 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17121 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 17122 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 17123 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 17129 $PACKER_VCC_NET
.sym 17140 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17142 $nextpnr_ICESTORM_LC_66$O
.sym 17144 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 17148 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 17150 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 17154 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 17157 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17160 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 17162 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17163 $PACKER_VCC_NET
.sym 17166 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[4]
.sym 17168 $PACKER_VCC_NET
.sym 17169 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 17172 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[5]
.sym 17174 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17175 $PACKER_VCC_NET
.sym 17178 $nextpnr_ICESTORM_LC_67$I3
.sym 17180 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17188 $nextpnr_ICESTORM_LC_67$I3
.sym 17192 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[9]
.sym 17193 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 17194 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 17195 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 17196 right_SB_LUT4_I1_O[2]
.sym 17197 paddlevga.paddlex_SB_DFFE_Q_E
.sym 17198 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 17199 ballvga.bally[5]
.sym 17204 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 17205 ballvga.ballx[5]
.sym 17207 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17209 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 17211 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 17214 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17217 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 17219 ballvga.bally[9]
.sym 17221 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 17224 $PACKER_VCC_NET
.sym 17225 ballvga.bally[3]
.sym 17227 ballvga.bally[6]
.sym 17235 ballvga.bally[3]
.sym 17236 ballvga.bally[6]
.sym 17239 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 17241 ballvga.bally[4]
.sym 17251 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 17254 ballvga.bally[7]
.sym 17256 ballvga.bally[5]
.sym 17262 ballvga.bally[8]
.sym 17265 $nextpnr_ICESTORM_LC_79$O
.sym 17268 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 17271 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 17273 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 17277 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 17280 ballvga.bally[3]
.sym 17281 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 17283 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 17286 ballvga.bally[4]
.sym 17287 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 17289 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 17291 ballvga.bally[5]
.sym 17293 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 17295 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 17298 ballvga.bally[6]
.sym 17299 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 17301 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 17303 ballvga.bally[7]
.sym 17305 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 17307 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 17309 ballvga.bally[8]
.sym 17311 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 17317 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 17318 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 17319 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 17320 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 17321 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 17322 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 17329 right_SB_LUT4_I0_O[0]
.sym 17340 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17341 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17342 $PACKER_VCC_NET
.sym 17343 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17344 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 17345 ballvga.temp_SB_LUT4_I3_O[2]
.sym 17346 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 17350 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 17351 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 17358 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17361 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17362 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 17367 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 17369 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 17371 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 17372 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 17374 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 17375 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 17376 ballvga.diry_SB_LUT4_O_I3[0]
.sym 17377 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 17378 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 17379 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 17380 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 17382 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 17385 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17386 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 17387 ballvga.bally[9]
.sym 17389 ballvga.bally[9]
.sym 17392 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 17395 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17396 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 17397 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 17398 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 17401 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 17402 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 17403 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17404 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17407 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 17408 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17409 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 17410 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 17413 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17414 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 17415 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 17416 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 17421 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 17422 ballvga.diry_SB_LUT4_O_I3[0]
.sym 17426 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 17428 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 17431 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 17432 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17433 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 17434 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 17435 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 17436 clk_pxl$SB_IO_OUT
.sym 17437 start_SB_LUT4_I2_O[0]_$glb_sr
.sym 17438 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 17439 ballvga.temp_SB_LUT4_I3_O[2]
.sym 17440 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 17441 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 17442 ballvga.diry_SB_LUT4_O_I3[0]
.sym 17444 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 17455 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 17465 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 17481 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 17490 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17493 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 17500 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17501 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17502 $PACKER_VCC_NET
.sym 17503 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17506 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 17510 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 17511 $nextpnr_ICESTORM_LC_144$O
.sym 17513 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 17517 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 17520 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17523 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 17526 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 17529 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 17531 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 17535 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[4]
.sym 17537 $PACKER_VCC_NET
.sym 17538 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17541 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[5]
.sym 17543 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17547 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[6]
.sym 17549 $PACKER_VCC_NET
.sym 17550 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 17553 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 17556 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17574 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 17575 ballvga.ballx[4]
.sym 17583 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 17587 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.sym 17589 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 17590 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 17593 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 17597 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 17603 ballvga.temp_SB_LUT4_I3_O[2]
.sym 17604 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 17608 ballvga.temp_SB_LUT4_I3_O[0]
.sym 17611 start_SB_LUT4_I2_O[0]
.sym 17612 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 17613 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17622 start_SB_LUT4_I2_I3[1]
.sym 17629 ballvga.play_SB_DFFESR_Q_E
.sym 17632 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17634 $nextpnr_ICESTORM_LC_145$I3
.sym 17637 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17644 $nextpnr_ICESTORM_LC_145$I3
.sym 17648 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17650 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 17654 ballvga.temp_SB_LUT4_I3_O[0]
.sym 17655 ballvga.temp_SB_LUT4_I3_O[2]
.sym 17656 start_SB_LUT4_I2_I3[1]
.sym 17661 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 17671 start_SB_LUT4_I2_I3[1]
.sym 17673 start_SB_LUT4_I2_O[0]
.sym 17681 ballvga.play_SB_DFFESR_Q_E
.sym 17682 clk_pxl$SB_IO_OUT
.sym 17683 start_SB_LUT4_I2_O[0]_$glb_sr
.sym 17685 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[8]
.sym 17688 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 17690 ball_display_SB_LUT4_I2_O[2]
.sym 17691 frame_update_SB_DFFESR_Q_E
.sym 17697 start_SB_LUT4_I2_O[0]
.sym 17700 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 17702 row[8]
.sym 17703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17704 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17705 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 17706 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17707 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 17710 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 17712 $PACKER_VCC_NET
.sym 17714 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 17715 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 17726 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[2]
.sym 17727 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[3]
.sym 17729 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 17731 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[7]
.sym 17732 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 17735 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17736 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[4]
.sym 17737 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[5]
.sym 17738 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[6]
.sym 17739 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 17740 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[8]
.sym 17743 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[1]
.sym 17744 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 17749 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 17750 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 17751 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 17757 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 17759 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 17760 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[1]
.sym 17763 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 17765 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 17766 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[2]
.sym 17769 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.sym 17771 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 17772 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[3]
.sym 17775 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[4]
.sym 17777 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[4]
.sym 17778 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17781 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[5]
.sym 17783 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[5]
.sym 17784 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 17787 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[6]
.sym 17789 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[6]
.sym 17790 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 17793 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[7]
.sym 17795 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 17796 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[7]
.sym 17799 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[8]
.sym 17801 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[8]
.sym 17802 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 17823 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 17824 frame_update_SB_DFFESR_Q_E
.sym 17825 ball_display_SB_LUT4_I2_O[1]
.sym 17827 frame_update_SB_DFFESR_Q_E
.sym 17834 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17835 $PACKER_VCC_NET
.sym 17836 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 17837 brickvga.579.Y[2]
.sym 17838 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 17839 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17840 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17841 del
.sym 17842 $PACKER_VCC_NET
.sym 17843 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[8]
.sym 17848 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 17851 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 17852 brickvga.lvl[1]
.sym 17854 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 17856 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[9]
.sym 17858 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17859 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 17860 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 17863 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 17864 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 17865 brickvga.lvl[2]
.sym 17867 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 17868 brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 17870 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 17871 brickvga.curr1[8]
.sym 17873 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 17874 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 17877 brickvga.curr2_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 17878 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 17880 $nextpnr_ICESTORM_LC_29$I3
.sym 17882 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[9]
.sym 17883 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 17890 $nextpnr_ICESTORM_LC_29$I3
.sym 17893 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 17894 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17895 brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 17896 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 17899 brickvga.curr1[8]
.sym 17900 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 17901 brickvga.lvl[2]
.sym 17902 brickvga.lvl[1]
.sym 17905 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 17907 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 17911 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 17912 brickvga.lvl[1]
.sym 17913 brickvga.lvl[2]
.sym 17914 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 17917 brickvga.curr2_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 17918 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 17919 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 17920 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 17923 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 17924 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 17925 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 17926 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 17928 clk_pxl$SB_IO_OUT
.sym 17932 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 17933 del
.sym 17934 brickvga.curr2[4]
.sym 17935 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17936 brickvga.curr1[7]
.sym 17937 brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 17943 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17944 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 17945 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 17946 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17947 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 17948 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 17952 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17953 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17959 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 17963 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 17964 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 17965 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17971 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17976 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17983 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 17984 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 17994 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17996 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 17998 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 17999 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 18002 $PACKER_VCC_NET
.sym 18003 $nextpnr_ICESTORM_LC_159$O
.sym 18006 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 18009 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 18011 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18015 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 18018 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 18021 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 18024 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 18027 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 18029 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 18030 $PACKER_VCC_NET
.sym 18033 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 18036 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 18039 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 18042 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 18045 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 18048 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 18061 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 18064 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 18067 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 18068 del
.sym 18069 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18072 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 18073 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 18078 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 18079 del
.sym 18080 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18082 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18084 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 18085 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 18087 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 18089 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 18094 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 18097 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18098 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18099 brickvga.curr1[9]
.sym 18100 brickvga.curr1[7]
.sym 18101 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 18103 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 18104 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18105 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 18106 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 18107 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 18108 brickvga.curr1[8]
.sym 18109 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 18113 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18115 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 18116 brickvga.curr1[5]
.sym 18117 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 18122 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18123 brickvga.curr1[9]
.sym 18125 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18126 $nextpnr_ICESTORM_LC_160$I3
.sym 18129 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18136 $nextpnr_ICESTORM_LC_160$I3
.sym 18139 brickvga.curr1[9]
.sym 18140 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18141 brickvga.curr1[7]
.sym 18142 brickvga.curr1[8]
.sym 18145 brickvga.curr1[8]
.sym 18146 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 18147 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18148 brickvga.curr1[9]
.sym 18151 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 18152 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 18153 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 18154 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 18157 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18158 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 18159 brickvga.curr1[9]
.sym 18160 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 18163 brickvga.curr1[5]
.sym 18164 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 18165 brickvga.curr1[7]
.sym 18166 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18169 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 18172 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18174 clk_pxl$SB_IO_OUT
.sym 18177 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 18178 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 18179 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 18180 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 18181 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 18182 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 18183 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 18192 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 18193 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 18194 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 18196 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 18199 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18200 $PACKER_VCC_NET
.sym 18202 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 18203 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 18205 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 18206 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18207 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 18208 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18209 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 18210 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 18218 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 18219 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 18220 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18221 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18222 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 18223 brickvga.curr0[7]
.sym 18226 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 18228 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18229 brickvga.curr0[4]
.sym 18231 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 18234 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18235 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18236 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 18237 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 18238 brickvga.curr0[6]
.sym 18239 del
.sym 18240 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 18241 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 18242 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 18244 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 18245 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 18246 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 18247 brickvga.curr0[5]
.sym 18251 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 18252 del
.sym 18256 brickvga.curr0[6]
.sym 18257 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 18258 brickvga.curr0[4]
.sym 18259 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 18262 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 18263 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18264 brickvga.curr0[7]
.sym 18265 brickvga.curr0[5]
.sym 18268 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 18269 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18270 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 18271 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18274 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18275 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 18276 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 18277 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 18280 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 18282 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18283 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 18286 brickvga.curr0[7]
.sym 18287 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 18288 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18289 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 18292 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18293 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 18294 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18295 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 18297 clk_pxl$SB_IO_OUT
.sym 18300 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18301 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18302 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 18303 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 18304 brick_display
.sym 18305 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 18306 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 18311 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 18312 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 18315 right_SB_LUT4_I0_O[3]
.sym 18316 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 18318 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 18321 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 18322 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 18323 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 18324 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 18326 brick_display
.sym 18327 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 18329 brickvga.579.Y[2]
.sym 18333 brickvga.566.S[0]
.sym 18334 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18340 brickvga.566.S[0]
.sym 18341 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18342 brickvga.curr3[2]
.sym 18343 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 18344 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 18345 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 18347 brickvga.curr4[9]
.sym 18348 brickvga.curr3[0]
.sym 18349 brickvga.lvl[1]
.sym 18350 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 18353 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 18355 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 18356 brickvga.curr3[0]
.sym 18358 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 18359 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 18360 brickvga.del_SB_LUT4_I3_1_O[1]
.sym 18361 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18362 brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 18363 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 18367 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 18369 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 18370 brickvga.lvl[2]
.sym 18371 brickvga.curr4[9]
.sym 18373 brickvga.del_SB_LUT4_I3_1_O[1]
.sym 18374 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 18375 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 18376 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 18379 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 18380 brickvga.curr3[2]
.sym 18381 brickvga.curr3[0]
.sym 18382 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 18385 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 18386 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 18387 brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 18388 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 18391 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 18392 brickvga.lvl[1]
.sym 18393 brickvga.lvl[2]
.sym 18394 brickvga.curr4[9]
.sym 18397 brickvga.lvl[1]
.sym 18398 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 18399 brickvga.curr3[0]
.sym 18400 brickvga.lvl[2]
.sym 18403 brickvga.curr4[9]
.sym 18404 brickvga.curr3[2]
.sym 18405 brickvga.curr3[0]
.sym 18406 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 18409 brickvga.curr3[2]
.sym 18410 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18411 brickvga.566.S[0]
.sym 18415 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 18416 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 18417 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18418 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 18420 clk_pxl$SB_IO_OUT
.sym 18422 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 18423 brickvga.lvl_store[2]
.sym 18424 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 18425 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 18426 brickvga.curr4_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 18427 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18428 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 18429 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 18439 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 18440 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 18445 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18446 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18447 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 18448 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 18449 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18455 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 18457 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 18464 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18465 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18466 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 18467 brickvga.curr4[7]
.sym 18468 brickvga.curr4[8]
.sym 18469 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 18470 brickvga.curr4[9]
.sym 18471 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[1]
.sym 18472 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 18473 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 18474 brickvga.curr4[5]
.sym 18475 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 18476 brickvga.curr4[8]
.sym 18477 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 18478 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 18481 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 18483 brickvga.lvl[2]
.sym 18484 brickvga.curr4[6]
.sym 18486 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 18487 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18489 brickvga.lvl[1]
.sym 18490 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 18491 brickvga.curr4_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 18492 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18493 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 18496 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18497 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 18498 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 18499 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 18502 brickvga.curr4[8]
.sym 18503 brickvga.curr4[5]
.sym 18504 brickvga.curr4[6]
.sym 18505 brickvga.curr4[7]
.sym 18508 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 18509 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18510 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 18511 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[1]
.sym 18514 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18515 brickvga.curr4[5]
.sym 18516 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 18517 brickvga.curr4[7]
.sym 18520 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18521 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18522 brickvga.curr4[7]
.sym 18523 brickvga.curr4_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 18526 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 18527 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18528 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 18529 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 18532 brickvga.lvl[2]
.sym 18533 brickvga.lvl[1]
.sym 18534 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 18535 brickvga.curr4[8]
.sym 18538 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 18539 brickvga.curr4[8]
.sym 18540 brickvga.curr4[9]
.sym 18541 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18543 clk_pxl$SB_IO_OUT
.sym 18545 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 18546 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 18547 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 18548 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[2]
.sym 18549 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 18550 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 18551 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 18552 brickvga.curr5_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 18560 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 18563 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 18565 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 18566 brickvga.lvl_store[2]
.sym 18568 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 18569 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 18571 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 18577 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 18578 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 18588 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18589 brickvga.lvl[1]
.sym 18590 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 18591 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 18592 brickvga.curr5[7]
.sym 18593 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 18594 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[1]
.sym 18596 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 18597 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 18598 brickvga.curr4[4]
.sym 18599 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18600 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 18601 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 18602 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[1]
.sym 18603 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 18604 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18605 brickvga.curr4[5]
.sym 18606 brickvga.curr4[2]
.sym 18607 brickvga.curr4_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 18608 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 18609 brickvga.curr5[5]
.sym 18610 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18612 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 18613 brickvga.lvl[2]
.sym 18614 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 18617 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 18619 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 18620 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18621 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18622 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[1]
.sym 18625 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 18626 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18627 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 18631 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[1]
.sym 18632 brickvga.curr4[4]
.sym 18633 brickvga.curr4[2]
.sym 18634 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 18637 brickvga.curr4_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 18638 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18639 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 18640 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 18643 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 18645 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 18649 brickvga.lvl[1]
.sym 18650 brickvga.lvl[2]
.sym 18651 brickvga.curr4[5]
.sym 18652 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 18655 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18656 brickvga.curr5[5]
.sym 18657 brickvga.curr5[7]
.sym 18658 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 18661 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 18662 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18663 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 18664 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 18666 clk_pxl$SB_IO_OUT
.sym 18668 brickvga.curr4[0]
.sym 18669 brickvga.curr5[0]
.sym 18670 brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 18671 brickvga.del_SB_LUT4_I3_2_O[3]
.sym 18673 brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 18674 brickvga.curr5[2]
.sym 18675 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 18690 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 18699 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 18700 brickvga.lvl[2]
.sym 18709 brickvga.lvl[1]
.sym 18711 brickvga.curr4[6]
.sym 18712 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 18713 brickvga.curr4[2]
.sym 18715 right_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 18716 brickvga.curr5[8]
.sym 18718 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18719 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18720 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18721 brickvga.curr4[4]
.sym 18723 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 18724 brickvga.curr5[9]
.sym 18725 brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 18726 brickvga.lvl[2]
.sym 18727 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 18729 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 18730 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18731 brickvga.curr5[7]
.sym 18732 brickvga.curr5[9]
.sym 18733 brickvga.curr4[0]
.sym 18735 brickvga.579.Y[2]
.sym 18737 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 18739 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 18740 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 18742 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 18743 brickvga.lvl[2]
.sym 18744 brickvga.lvl[1]
.sym 18745 brickvga.curr4[4]
.sym 18748 brickvga.curr5[9]
.sym 18749 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 18750 brickvga.curr5[8]
.sym 18751 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18754 brickvga.curr4[2]
.sym 18755 brickvga.curr4[0]
.sym 18756 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 18757 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 18760 brickvga.curr5[8]
.sym 18761 brickvga.curr5[9]
.sym 18762 brickvga.curr4[0]
.sym 18763 brickvga.curr5[7]
.sym 18766 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 18767 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 18768 brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 18769 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18772 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 18773 brickvga.curr4[6]
.sym 18774 brickvga.curr4[4]
.sym 18775 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 18779 brickvga.579.Y[2]
.sym 18780 brickvga.curr5[9]
.sym 18781 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18784 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 18785 right_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 18786 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 18787 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18789 clk_pxl$SB_IO_OUT
.sym 18817 brickvga.579.Y[2]
.sym 19015 left$SB_IO_IN
.sym 19051 left$SB_IO_IN
.sym 19069 left$SB_IO_IN
.sym 19078 left$SB_IO_IN
.sym 19325 left$SB_IO_IN
.sym 19438 right$SB_IO_IN
.sym 19458 left$SB_IO_IN
.sym 19571 left$SB_IO_IN
.sym 19825 left$SB_IO_IN
.sym 19946 left$SB_IO_IN
.sym 20049 $PACKER_VCC_NET
.sym 20065 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 20071 left$SB_IO_IN
.sym 20188 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 20190 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 20305 right$SB_IO_IN
.sym 20313 left$SB_IO_IN
.sym 20315 row[8]
.sym 20318 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 20328 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20331 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 20334 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 20337 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 20344 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 20346 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20347 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 20348 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 20349 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 20354 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 20362 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 20368 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 20374 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 20379 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 20386 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 20389 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 20390 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 20391 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 20392 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20395 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 20404 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20418 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 20422 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 20423 $PACKER_VCC_NET
.sym 20428 $PACKER_VCC_NET
.sym 20435 $PACKER_VCC_NET
.sym 20438 left$SB_IO_IN
.sym 20450 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20452 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20453 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20456 row[8]
.sym 20458 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 20459 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20460 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 20461 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 20462 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 20463 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20464 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 20469 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 20470 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 20471 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 20473 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20476 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 20481 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 20483 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 20484 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 20487 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 20489 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 20490 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20493 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 20495 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20496 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 20499 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 20501 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 20502 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 20505 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[4]
.sym 20507 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20508 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 20511 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[5]
.sym 20513 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 20514 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20517 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[6]
.sym 20519 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20520 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 20523 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[7]
.sym 20525 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20526 row[8]
.sym 20550 row[8]
.sym 20556 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 20561 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 20563 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20567 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[7]
.sym 20573 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[8]
.sym 20574 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[6]
.sym 20575 right$SB_IO_IN
.sym 20579 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[9]
.sym 20580 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20587 row[8]
.sym 20588 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 20598 left$SB_IO_IN
.sym 20604 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[8]
.sym 20606 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20607 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 20611 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[9]
.sym 20612 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[6]
.sym 20613 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[8]
.sym 20614 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[8]
.sym 20641 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 20642 left$SB_IO_IN
.sym 20643 row[8]
.sym 20644 right$SB_IO_IN
.sym 20656 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[9]
.sym 20657 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 20659 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 20660 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 20661 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 20665 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 20670 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[6]
.sym 20682 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20685 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[9]
.sym 20687 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20688 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20689 $PACKER_VCC_NET
.sym 20696 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20698 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20701 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 20702 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[3]
.sym 20711 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20712 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20713 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[4]
.sym 20714 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20715 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[6]
.sym 20716 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[2]
.sym 20717 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[8]
.sym 20719 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 20722 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[5]
.sym 20724 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[7]
.sym 20725 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 20726 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 20727 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 20729 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20730 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 20733 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 20735 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20736 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[2]
.sym 20739 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 20741 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[3]
.sym 20742 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 20745 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[4]
.sym 20747 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[4]
.sym 20748 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 20751 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[5]
.sym 20753 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20754 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[5]
.sym 20757 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[6]
.sym 20759 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[6]
.sym 20760 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20763 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[7]
.sym 20765 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 20766 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[7]
.sym 20769 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[8]
.sym 20771 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[8]
.sym 20772 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20779 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[4]
.sym 20780 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[5]
.sym 20781 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[6]
.sym 20782 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[7]
.sym 20783 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[8]
.sym 20784 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[9]
.sym 20790 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 20794 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 20796 col[6]
.sym 20797 col[7]
.sym 20798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 20800 col[9]
.sym 20801 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 20805 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 20808 col[5]
.sym 20810 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 20811 col[4]
.sym 20813 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[8]
.sym 20823 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 20838 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 20842 ballvga.bally[3]
.sym 20846 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 20848 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20849 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[9]
.sym 20850 $nextpnr_ICESTORM_LC_39$I3
.sym 20852 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20853 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[9]
.sym 20860 $nextpnr_ICESTORM_LC_39$I3
.sym 20864 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 20869 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 20871 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 20875 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 20893 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 20895 ballvga.bally[3]
.sym 20912 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 20916 ballvga.bally[9]
.sym 20917 ballvga.bally[6]
.sym 20918 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 20919 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 20920 $PACKER_VCC_NET
.sym 20922 ballvga.bally[3]
.sym 20925 col[8]
.sym 20927 ballvga.bally[5]
.sym 20928 $PACKER_VCC_NET
.sym 20929 ballvga.bally[4]
.sym 20935 $PACKER_VCC_NET
.sym 20943 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 20944 $PACKER_VCC_NET
.sym 20952 $PACKER_VCC_NET
.sym 20953 ballvga.bally[4]
.sym 20956 ballvga.bally[5]
.sym 20959 ballvga.bally[7]
.sym 20962 ballvga.bally[3]
.sym 20964 ballvga.bally[6]
.sym 20970 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 20971 ballvga.bally[8]
.sym 20973 $nextpnr_ICESTORM_LC_98$O
.sym 20976 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 20979 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[3]
.sym 20981 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 20985 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[4]
.sym 20987 ballvga.bally[3]
.sym 20988 $PACKER_VCC_NET
.sym 20989 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[3]
.sym 20991 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[5]
.sym 20993 $PACKER_VCC_NET
.sym 20994 ballvga.bally[4]
.sym 20995 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[4]
.sym 20997 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[6]
.sym 20999 $PACKER_VCC_NET
.sym 21000 ballvga.bally[5]
.sym 21001 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[5]
.sym 21003 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[7]
.sym 21005 $PACKER_VCC_NET
.sym 21006 ballvga.bally[6]
.sym 21007 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[6]
.sym 21009 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[8]
.sym 21011 $PACKER_VCC_NET
.sym 21012 ballvga.bally[7]
.sym 21013 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[7]
.sym 21015 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[9]
.sym 21017 $PACKER_VCC_NET
.sym 21018 ballvga.bally[8]
.sym 21019 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[8]
.sym 21024 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[9]
.sym 21030 ball_display_SB_DFFE_Q_E
.sym 21040 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 21041 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21042 $PACKER_VCC_NET
.sym 21046 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[1]
.sym 21051 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 21053 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 21054 ball_display_SB_DFFE_Q_E
.sym 21055 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 21057 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 21058 ballvga.invertx_SB_DFFE_Q_E[0]
.sym 21059 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[9]
.sym 21065 right_SB_LUT4_I1_O[3]
.sym 21066 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 21067 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 21068 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 21069 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 21070 $PACKER_VCC_NET
.sym 21071 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 21073 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 21075 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 21076 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 21078 $PACKER_VCC_NET
.sym 21079 right_SB_LUT4_I0_O[0]
.sym 21080 right_SB_LUT4_I0_O[3]
.sym 21082 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 21083 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 21084 right_SB_LUT4_I1_O[2]
.sym 21085 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21087 ballvga.bally[9]
.sym 21089 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 21091 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 21092 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 21093 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21094 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 21097 $PACKER_VCC_NET
.sym 21098 ballvga.bally[9]
.sym 21100 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[9]
.sym 21103 $PACKER_VCC_NET
.sym 21105 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 21106 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 21109 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 21110 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 21111 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 21112 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21115 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 21118 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 21121 right_SB_LUT4_I0_O[0]
.sym 21122 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 21123 right_SB_LUT4_I0_O[3]
.sym 21124 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 21127 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 21128 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 21129 right_SB_LUT4_I1_O[3]
.sym 21130 right_SB_LUT4_I1_O[2]
.sym 21133 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21134 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 21135 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 21136 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 21139 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 21140 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21141 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 21142 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 21143 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 21144 clk_pxl$SB_IO_OUT
.sym 21145 start_SB_LUT4_I2_O[0]_$glb_sr
.sym 21171 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21174 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21177 start_SB_LUT4_I2_I3[1]
.sym 21181 $PACKER_VCC_NET
.sym 21187 ballvga.bally[8]
.sym 21189 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 21191 $PACKER_VCC_NET
.sym 21195 ballvga.bally[7]
.sym 21197 ballvga.bally[3]
.sym 21198 ballvga.bally[6]
.sym 21199 ballvga.bally[4]
.sym 21201 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 21202 ballvga.bally[5]
.sym 21208 $PACKER_VCC_NET
.sym 21219 $nextpnr_ICESTORM_LC_73$O
.sym 21221 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 21225 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 21227 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 21228 $PACKER_VCC_NET
.sym 21231 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 21233 ballvga.bally[3]
.sym 21234 $PACKER_VCC_NET
.sym 21235 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 21237 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 21239 $PACKER_VCC_NET
.sym 21240 ballvga.bally[4]
.sym 21241 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 21243 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 21245 $PACKER_VCC_NET
.sym 21246 ballvga.bally[5]
.sym 21247 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 21249 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 21251 ballvga.bally[6]
.sym 21252 $PACKER_VCC_NET
.sym 21253 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 21255 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 21257 ballvga.bally[7]
.sym 21258 $PACKER_VCC_NET
.sym 21259 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 21261 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 21263 ballvga.bally[8]
.sym 21264 $PACKER_VCC_NET
.sym 21265 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 21271 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 21272 ballvga.invertx_SB_DFFE_Q_E[1]
.sym 21276 ballvga.inverty
.sym 21291 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.sym 21292 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21293 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 21294 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 21295 col[5]
.sym 21296 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 21297 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 21298 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21299 frame_update_SB_DFFESR_Q_R[0]
.sym 21300 ball_display_SB_LUT4_I2_O[3]
.sym 21302 col[4]
.sym 21305 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 21311 start_SB_LUT4_I2_O[0]
.sym 21314 ballvga.diry_SB_LUT4_O_I3[0]
.sym 21317 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 21319 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 21325 $PACKER_VCC_NET
.sym 21328 ballvga.invertx_SB_DFFE_Q_E[0]
.sym 21330 start_SB_LUT4_I2_I3[1]
.sym 21333 ballvga.bally[9]
.sym 21336 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 21337 ballvga.invertx_SB_DFFE_Q_E[1]
.sym 21344 ballvga.bally[9]
.sym 21345 $PACKER_VCC_NET
.sym 21346 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 21350 ballvga.invertx_SB_DFFE_Q_E[0]
.sym 21351 start_SB_LUT4_I2_O[0]
.sym 21352 ballvga.invertx_SB_DFFE_Q_E[1]
.sym 21356 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 21357 start_SB_LUT4_I2_I3[1]
.sym 21361 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 21363 start_SB_LUT4_I2_O[0]
.sym 21364 start_SB_LUT4_I2_I3[1]
.sym 21369 ballvga.diry_SB_LUT4_O_I3[0]
.sym 21379 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 21380 start_SB_LUT4_I2_O[0]
.sym 21381 start_SB_LUT4_I2_I3[1]
.sym 21382 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 21390 ballvga.inverty_$glb_clk
.sym 21392 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 21393 frame_update_SB_DFFESR_Q_R[0]
.sym 21394 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[2]
.sym 21395 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 21396 ballvga:39[0]
.sym 21397 ballvga:39[1]
.sym 21398 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 21399 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 21413 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 21415 start_SB_LUT4_I2_O[0]
.sym 21416 $PACKER_VCC_NET
.sym 21417 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 21419 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 21421 col[8]
.sym 21423 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21425 ballvga.changey_SB_DFFESS_Q_E
.sym 21426 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21427 $PACKER_VCC_NET
.sym 21433 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21435 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21436 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21438 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21443 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 21444 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 21446 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21450 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21458 $PACKER_VCC_NET
.sym 21465 $nextpnr_ICESTORM_LC_130$O
.sym 21467 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21471 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21473 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21477 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 21479 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 21483 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21485 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21489 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[4]
.sym 21491 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21492 $PACKER_VCC_NET
.sym 21495 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[5]
.sym 21497 $PACKER_VCC_NET
.sym 21498 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21501 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[6]
.sym 21504 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 21507 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 21509 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21527 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21529 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 21530 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 21531 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21532 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21534 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21535 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 21536 ballvga.temp_SB_LUT4_I3_O[2]
.sym 21537 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21538 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 21540 ball_display_SB_LUT4_I2_O[1]
.sym 21541 ball_display_SB_LUT4_I2_O[1]
.sym 21544 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 21545 ballvga:39[1]
.sym 21546 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 21548 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 21551 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 21557 frame_update_SB_DFFESR_Q_R[0]
.sym 21565 ball_display_SB_LUT4_I2_O[1]
.sym 21567 frame_update_SB_DFFESR_Q_E
.sym 21568 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21569 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 21570 ball_display_SB_LUT4_I2_O[3]
.sym 21585 frame_update_SB_DFFESR_Q_R[0]
.sym 21586 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 21587 $PACKER_VCC_NET
.sym 21588 $nextpnr_ICESTORM_LC_131$I3
.sym 21590 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21598 $nextpnr_ICESTORM_LC_131$I3
.sym 21615 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 21616 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 21625 $PACKER_VCC_NET
.sym 21631 ball_display_SB_LUT4_I2_O[3]
.sym 21632 ball_display_SB_LUT4_I2_O[1]
.sym 21633 frame_update_SB_DFFESR_Q_R[0]
.sym 21635 frame_update_SB_DFFESR_Q_E
.sym 21636 clk_pxl$SB_IO_OUT
.sym 21637 frame_update_SB_DFFESR_Q_R[0]
.sym 21640 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[3]
.sym 21641 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 21642 ballvga.changey_SB_DFFESS_Q_E
.sym 21643 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 21644 ball_display_SB_LUT4_I2_O[0]
.sym 21645 changey
.sym 21654 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 21660 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 21662 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 21664 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21667 $PACKER_GND_NET
.sym 21668 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21669 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21670 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 21671 ball_display_SB_LUT4_I2_O[2]
.sym 21673 $PACKER_VCC_NET
.sym 21679 $PACKER_VCC_NET
.sym 21680 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21683 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21684 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21685 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21686 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21687 $PACKER_VCC_NET
.sym 21691 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21693 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 21709 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 21711 $nextpnr_ICESTORM_LC_157$O
.sym 21713 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21717 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 21719 $PACKER_VCC_NET
.sym 21720 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21723 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 21725 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21726 $PACKER_VCC_NET
.sym 21729 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 21731 $PACKER_VCC_NET
.sym 21732 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 21735 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 21737 $PACKER_VCC_NET
.sym 21738 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21741 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 21743 $PACKER_VCC_NET
.sym 21744 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21747 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 21750 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21753 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 21756 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 21761 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 21762 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 21763 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 21764 ballvga.changex_SB_DFFESS_Q_E
.sym 21765 changex
.sym 21766 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 21767 ballvga.changex_SB_DFFESS_Q_S
.sym 21768 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 21771 del
.sym 21773 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 21776 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 21777 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 21779 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 21780 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21784 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21787 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 21788 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 21789 col[5]
.sym 21790 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21792 ball_display_SB_LUT4_I2_O[3]
.sym 21793 col[4]
.sym 21794 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 21796 col[5]
.sym 21797 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 21804 brickvga.579.Y[2]
.sym 21805 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 21806 brickvga.curr2[4]
.sym 21807 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21809 brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 21815 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 21816 ball_display_SB_LUT4_I2_O[3]
.sym 21817 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21819 brickvga.lvl[2]
.sym 21820 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21821 del
.sym 21822 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 21823 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 21824 brickvga.curr1[7]
.sym 21825 brickvga.lvl[1]
.sym 21826 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 21827 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 21829 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 21830 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 21831 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 21834 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 21837 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21840 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 21843 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21849 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 21850 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 21853 del
.sym 21855 ball_display_SB_LUT4_I2_O[3]
.sym 21859 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21860 brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 21861 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 21862 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 21866 brickvga.579.Y[2]
.sym 21867 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 21868 brickvga.curr1[7]
.sym 21871 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 21872 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 21873 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 21874 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 21877 brickvga.lvl[1]
.sym 21878 brickvga.curr2[4]
.sym 21879 brickvga.lvl[2]
.sym 21880 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 21882 clk_pxl$SB_IO_OUT
.sym 21893 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 21897 ballvga.changex_SB_DFFESS_Q_S
.sym 21898 col[6]
.sym 21900 col[9]
.sym 21904 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 21905 col[7]
.sym 21906 col[5]
.sym 21908 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 21910 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[1]
.sym 21912 col[8]
.sym 21915 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 21917 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 21919 $PACKER_VCC_NET
.sym 21926 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21930 $PACKER_VCC_NET
.sym 21931 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 21934 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21935 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21936 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 21937 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21939 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21952 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21957 $nextpnr_ICESTORM_LC_178$O
.sym 21960 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21963 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 21966 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21969 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_I1[2]
.sym 21972 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 21975 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_I1[3]
.sym 21978 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21981 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_I1[4]
.sym 21983 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21987 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_I1[5]
.sym 21989 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21990 $PACKER_VCC_NET
.sym 21993 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_I1[6]
.sym 21996 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 21999 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_I1[7]
.sym 22002 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 22009 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 22010 ball_display_SB_LUT4_I2_O[3]
.sym 22011 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 22012 brick_display_SB_DFFSR_Q_R
.sym 22013 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 22014 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[1]
.sym 22024 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 22026 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 22027 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 22029 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 22031 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 22032 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 22033 ballvga:39[1]
.sym 22037 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 22040 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22041 right_SB_LUT4_I0_O[3]
.sym 22043 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_I1[7]
.sym 22049 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 22050 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22052 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 22055 right_SB_LUT4_I0_O[3]
.sym 22056 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 22059 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 22060 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22064 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 22068 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 22080 $nextpnr_ICESTORM_LC_179$I3
.sym 22082 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22090 $nextpnr_ICESTORM_LC_179$I3
.sym 22093 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22094 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 22095 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 22100 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 22102 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 22105 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 22106 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 22107 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22111 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 22113 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 22114 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22117 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 22119 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 22123 right_SB_LUT4_I0_O[3]
.sym 22124 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22125 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 22144 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 22147 col[6]
.sym 22148 col[4]
.sym 22149 col[7]
.sym 22154 $PACKER_VCC_NET
.sym 22155 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22156 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22157 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 22158 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 22159 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 22160 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 22161 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 22162 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 22163 $PACKER_GND_NET
.sym 22164 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 22165 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 22172 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 22175 $PACKER_VCC_NET
.sym 22176 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 22177 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 22180 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 22183 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 22184 brick_display_SB_DFFSR_Q_R
.sym 22186 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 22187 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 22189 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22190 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 22191 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 22194 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 22195 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0[0]
.sym 22196 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 22201 right_SB_LUT4_I0_O[3]
.sym 22203 $nextpnr_ICESTORM_LC_190$O
.sym 22206 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 22209 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 22211 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 22213 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 22216 $PACKER_VCC_NET
.sym 22217 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 22219 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 22223 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22224 right_SB_LUT4_I0_O[3]
.sym 22225 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 22228 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 22229 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0[0]
.sym 22230 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 22231 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 22234 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 22235 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 22236 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 22240 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 22242 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22243 right_SB_LUT4_I0_O[3]
.sym 22247 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 22248 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 22249 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22251 clk_pxl$SB_IO_OUT
.sym 22252 brick_display_SB_DFFSR_Q_R
.sym 22254 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[8]
.sym 22255 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 22257 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22259 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 22260 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 22267 brick_display
.sym 22272 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 22277 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 22278 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[7]
.sym 22279 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 22280 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 22281 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 22283 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 22284 brick_display
.sym 22286 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 22288 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 22294 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 22295 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 22296 brickvga.579.Y[2]
.sym 22297 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[2]
.sym 22302 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0[0]
.sym 22303 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 22304 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22307 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22314 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22316 del
.sym 22320 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 22321 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 22323 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 22325 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 22328 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 22329 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22330 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22336 brickvga.579.Y[2]
.sym 22340 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 22341 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 22342 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22345 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 22347 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22348 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22351 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 22353 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 22358 del
.sym 22359 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0[0]
.sym 22363 del
.sym 22364 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[2]
.sym 22369 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 22370 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22371 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[2]
.sym 22372 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 22373 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 22374 clk_pxl$SB_IO_OUT
.sym 22392 col[5]
.sym 22393 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 22398 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 22399 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 22404 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22407 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 22409 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22410 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 22418 brickvga.curr5[0]
.sym 22419 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 22421 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22422 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 22423 brickvga.curr5[2]
.sym 22424 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 22425 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 22426 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 22427 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 22429 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22430 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 22431 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22432 brickvga.curr5_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 22433 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22434 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 22437 brickvga.lvl[2]
.sym 22439 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 22440 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 22441 brickvga.lvl[1]
.sym 22442 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 22443 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 22445 brickvga.lvl[2]
.sym 22446 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 22447 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 22448 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 22450 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 22451 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22452 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 22453 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22456 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 22457 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 22458 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 22459 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 22462 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 22463 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 22465 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 22468 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 22469 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22470 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 22471 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 22474 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 22475 brickvga.curr5[0]
.sym 22476 brickvga.curr5[2]
.sym 22477 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 22480 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 22481 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 22482 brickvga.lvl[1]
.sym 22483 brickvga.lvl[2]
.sym 22486 brickvga.curr5_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 22487 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22488 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22489 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 22492 brickvga.lvl[1]
.sym 22493 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 22494 brickvga.lvl[2]
.sym 22495 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 22497 clk_pxl$SB_IO_OUT
.sym 22499 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[7]
.sym 22511 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22515 brick_display
.sym 22529 brickvga.lvl[1]
.sym 22531 brickvga.lvl[2]
.sym 22532 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 22534 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 22541 brickvga.curr5[0]
.sym 22542 brickvga.lvl[2]
.sym 22543 brickvga.del_SB_LUT4_I3_2_O[3]
.sym 22544 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 22546 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 22547 brickvga.lvl[1]
.sym 22548 brickvga.curr4[0]
.sym 22549 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 22550 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 22551 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 22552 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22554 brickvga.curr5[2]
.sym 22556 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 22558 brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 22561 brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 22562 brickvga.curr5[2]
.sym 22564 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22565 brickvga.curr5[0]
.sym 22567 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 22570 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 22573 brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 22574 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 22575 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 22576 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 22579 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22580 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 22581 brickvga.del_SB_LUT4_I3_2_O[3]
.sym 22582 brickvga.curr5[0]
.sym 22585 brickvga.lvl[2]
.sym 22586 brickvga.lvl[1]
.sym 22587 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 22588 brickvga.curr4[0]
.sym 22592 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 22593 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22604 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 22605 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22609 brickvga.curr5[2]
.sym 22610 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22611 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 22612 brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 22615 brickvga.curr5[0]
.sym 22616 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 22617 brickvga.curr5[2]
.sym 22618 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 22620 clk_pxl$SB_IO_OUT
.sym 22754 start$SB_IO_IN
.sym 22846 start$SB_IO_IN
.sym 22900 start$SB_IO_IN
.sym 22909 start$SB_IO_IN
.sym 23289 start$SB_IO_IN
.sym 23402 start$SB_IO_IN
.sym 23781 start$SB_IO_IN
.sym 23894 start$SB_IO_IN
.sym 24143 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24266 start$SB_IO_IN
.sym 24271 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 24373 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[9]
.sym 24374 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 24375 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 24376 $PACKER_VCC_NET
.sym 24379 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 24381 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24382 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24386 start$SB_IO_IN
.sym 24388 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24391 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24406 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24407 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24410 $PACKER_VCC_NET
.sym 24413 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24418 $PACKER_VCC_NET
.sym 24425 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 24426 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24427 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24430 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 24431 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 24435 $nextpnr_ICESTORM_LC_174$O
.sym 24438 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24441 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 24443 $PACKER_VCC_NET
.sym 24444 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24447 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 24449 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24450 $PACKER_VCC_NET
.sym 24453 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 24455 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 24456 $PACKER_VCC_NET
.sym 24459 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[4]
.sym 24461 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 24462 $PACKER_VCC_NET
.sym 24465 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[5]
.sym 24468 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24471 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[6]
.sym 24473 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24477 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[7]
.sym 24479 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 24501 row[8]
.sym 24510 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24511 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 24512 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24513 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24520 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 24521 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[7]
.sym 24528 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[4]
.sym 24529 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[5]
.sym 24530 col[9]
.sym 24531 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[7]
.sym 24532 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[8]
.sym 24533 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[9]
.sym 24534 col[6]
.sym 24536 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 24537 col[7]
.sym 24538 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[6]
.sym 24539 col[8]
.sym 24542 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 24545 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24547 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24549 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[3]
.sym 24553 col[5]
.sym 24555 col[3]
.sym 24556 col[4]
.sym 24558 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[8]
.sym 24560 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24564 $nextpnr_ICESTORM_LC_175$I3
.sym 24567 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24574 $nextpnr_ICESTORM_LC_175$I3
.sym 24577 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 24578 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 24579 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[5]
.sym 24580 col[5]
.sym 24589 col[4]
.sym 24590 col[9]
.sym 24591 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[9]
.sym 24592 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[4]
.sym 24595 col[8]
.sym 24596 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[6]
.sym 24597 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[8]
.sym 24598 col[6]
.sym 24601 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[7]
.sym 24602 col[7]
.sym 24603 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[3]
.sym 24604 col[3]
.sym 24622 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 24624 $PACKER_VCC_NET
.sym 24627 col[8]
.sym 24628 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 24630 $PACKER_VCC_NET
.sym 24637 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24642 $PACKER_VCC_NET
.sym 24653 ballvga.bally[4]
.sym 24654 ballvga.bally[3]
.sym 24655 ballvga.bally[6]
.sym 24664 ballvga.bally[9]
.sym 24669 ballvga.bally[8]
.sym 24670 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 24672 ballvga.bally[5]
.sym 24677 ballvga.bally[7]
.sym 24681 $nextpnr_ICESTORM_LC_46$O
.sym 24683 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 24687 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 24690 ballvga.bally[3]
.sym 24693 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 24696 ballvga.bally[4]
.sym 24697 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 24699 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 24702 ballvga.bally[5]
.sym 24703 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 24705 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 24708 ballvga.bally[6]
.sym 24709 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 24711 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 24714 ballvga.bally[7]
.sym 24715 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 24717 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[9]
.sym 24720 ballvga.bally[8]
.sym 24721 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 24725 ballvga.bally[9]
.sym 24727 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[9]
.sym 24745 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 24746 ball_display_SB_DFFE_Q_E
.sym 24747 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 24749 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24752 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 24753 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 24754 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24756 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24757 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 24758 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 24759 start$SB_IO_IN
.sym 24761 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 24762 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 24763 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24773 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24776 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[5]
.sym 24778 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 24779 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 24780 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24782 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 24783 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 24785 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 24788 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24790 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 24791 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24793 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 24796 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 24797 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24798 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 24799 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 24804 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 24806 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 24807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24810 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 24812 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 24813 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24816 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 24818 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 24819 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 24822 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[4]
.sym 24824 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 24825 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 24828 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[5]
.sym 24830 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24831 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[5]
.sym 24834 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[6]
.sym 24836 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 24837 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24840 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[7]
.sym 24842 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 24843 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 24846 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[8]
.sym 24848 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24849 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 24866 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[9]
.sym 24868 $PACKER_VCC_NET
.sym 24872 $PACKER_VCC_NET
.sym 24874 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24878 start$SB_IO_IN
.sym 24881 changey
.sym 24884 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 24890 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[8]
.sym 24903 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[9]
.sym 24906 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24918 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 24919 start$SB_IO_IN
.sym 24922 start_SB_LUT4_I2_I3[1]
.sym 24927 $nextpnr_ICESTORM_LC_28$I3
.sym 24929 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[9]
.sym 24930 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24937 $nextpnr_ICESTORM_LC_28$I3
.sym 24970 start$SB_IO_IN
.sym 24972 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 24973 start_SB_LUT4_I2_I3[1]
.sym 24991 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 24992 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24993 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[9]
.sym 24995 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 24996 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 25003 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25004 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 25007 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 25009 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 25020 $PACKER_VCC_NET
.sym 25021 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25022 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25023 $PACKER_VCC_NET
.sym 25025 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 25026 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 25028 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 25032 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 25035 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25042 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25050 $nextpnr_ICESTORM_LC_132$O
.sym 25052 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25056 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 25058 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25059 $PACKER_VCC_NET
.sym 25062 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 25064 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25065 $PACKER_VCC_NET
.sym 25068 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 25070 $PACKER_VCC_NET
.sym 25071 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 25074 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[4]
.sym 25076 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 25077 $PACKER_VCC_NET
.sym 25080 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[5]
.sym 25082 $PACKER_VCC_NET
.sym 25083 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25086 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[6]
.sym 25088 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 25092 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[7]
.sym 25094 $PACKER_VCC_NET
.sym 25095 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 25114 $PACKER_VCC_NET
.sym 25115 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25118 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 25119 ballvga.invertx
.sym 25120 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25125 right_SB_LUT4_I0_O[3]
.sym 25130 $PACKER_VCC_NET
.sym 25131 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25134 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25136 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[7]
.sym 25141 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25144 start_SB_LUT4_I2_I3[1]
.sym 25150 start$SB_IO_IN
.sym 25151 changey
.sym 25152 ballvga.invertx_SB_DFFE_Q_E[1]
.sym 25153 ballvga.diry_SB_LUT4_O_I3[0]
.sym 25156 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 25163 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25169 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 25173 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[8]
.sym 25176 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25179 $nextpnr_ICESTORM_LC_133$I3
.sym 25181 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25189 $nextpnr_ICESTORM_LC_133$I3
.sym 25192 start_SB_LUT4_I2_I3[1]
.sym 25194 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 25216 ballvga.diry_SB_LUT4_O_I3[0]
.sym 25217 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 25218 changey
.sym 25219 start$SB_IO_IN
.sym 25220 ballvga.invertx_SB_DFFE_Q_E[1]
.sym 25221 clk_pxl$SB_IO_OUT
.sym 25242 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 25244 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 25247 ballvga:39[0]
.sym 25248 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 25249 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 25250 ballvga.invertx_SB_DFFE_Q_E[1]
.sym 25254 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 25255 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 25256 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 25258 ballvga.inverty
.sym 25266 ballvga.temp_SB_LUT4_I3_O[2]
.sym 25268 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 25269 col[4]
.sym 25270 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 25271 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 25274 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 25276 ballvga:39[0]
.sym 25277 ballvga:39[1]
.sym 25278 col[5]
.sym 25279 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 25280 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 25281 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 25282 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 25283 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 25284 row[8]
.sym 25285 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 25286 ball_display_SB_LUT4_I2_O[2]
.sym 25288 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 25289 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 25290 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[2]
.sym 25291 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 25292 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 25293 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 25294 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25297 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 25298 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 25299 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 25300 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 25303 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[2]
.sym 25304 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 25306 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 25310 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 25311 ball_display_SB_LUT4_I2_O[2]
.sym 25312 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 25315 col[5]
.sym 25316 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 25317 col[4]
.sym 25318 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 25324 ballvga:39[0]
.sym 25328 ballvga:39[1]
.sym 25329 ballvga:39[0]
.sym 25334 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 25335 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 25336 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25339 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 25340 row[8]
.sym 25341 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 25342 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 25343 ballvga.temp_SB_LUT4_I3_O[2]
.sym 25344 clk_pxl$SB_IO_OUT
.sym 25345 start_SB_LUT4_I2_O[0]_$glb_sr
.sym 25358 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25360 ballvga:39[1]
.sym 25367 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25368 ballvga:39[0]
.sym 25369 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25371 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 25373 changey
.sym 25374 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 25378 changex
.sym 25379 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25391 $PACKER_VCC_NET
.sym 25393 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25394 $PACKER_VCC_NET
.sym 25398 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25401 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25402 $PACKER_VCC_NET
.sym 25405 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 25408 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 25413 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25414 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 25416 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 25419 $nextpnr_ICESTORM_LC_120$O
.sym 25422 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25425 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 25427 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25428 $PACKER_VCC_NET
.sym 25431 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 25433 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25434 $PACKER_VCC_NET
.sym 25437 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 25439 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 25440 $PACKER_VCC_NET
.sym 25443 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 25445 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 25446 $PACKER_VCC_NET
.sym 25449 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 25451 $PACKER_VCC_NET
.sym 25452 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25455 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[6]
.sym 25457 $PACKER_VCC_NET
.sym 25458 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 25461 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 25463 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 25481 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 25483 col[5]
.sym 25486 col[4]
.sym 25487 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25488 col[5]
.sym 25490 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 25491 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 25492 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 25493 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 25494 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 25495 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25501 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25502 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 25505 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 25510 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 25512 ballvga.changey_SB_DFFESS_Q_E
.sym 25513 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25514 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25516 ball_display_SB_LUT4_I2_O[1]
.sym 25517 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 25519 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 25521 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 25523 ball_display_SB_LUT4_I2_O[1]
.sym 25524 ball_display_SB_LUT4_I2_O[0]
.sym 25525 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 25527 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 25528 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 25529 ball_display_SB_LUT4_I2_O[3]
.sym 25531 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 25532 ball_display_SB_LUT4_I2_O[2]
.sym 25534 col[5]
.sym 25535 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[8]
.sym 25536 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[3]
.sym 25537 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 25538 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[9]
.sym 25540 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 25542 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[8]
.sym 25545 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25548 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[9]
.sym 25551 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25555 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[8]
.sym 25556 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 25557 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 25558 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[9]
.sym 25561 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[9]
.sym 25562 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 25563 col[5]
.sym 25564 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 25567 ball_display_SB_LUT4_I2_O[2]
.sym 25568 ball_display_SB_LUT4_I2_O[0]
.sym 25569 ball_display_SB_LUT4_I2_O[1]
.sym 25570 ball_display_SB_LUT4_I2_O[3]
.sym 25573 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 25574 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 25575 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[3]
.sym 25576 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 25580 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 25581 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 25582 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 25585 ball_display_SB_LUT4_I2_O[3]
.sym 25589 ballvga.changey_SB_DFFESS_Q_E
.sym 25590 clk_pxl$SB_IO_OUT
.sym 25591 ball_display_SB_LUT4_I2_O[1]
.sym 25604 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 25605 lives_display_SB_DFFSR_Q_R
.sym 25607 col[8]
.sym 25608 ballvga.changey_SB_DFFESS_Q_E
.sym 25616 col[3]
.sym 25620 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25621 right_SB_LUT4_I0_O[3]
.sym 25624 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 25625 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25634 $PACKER_GND_NET
.sym 25635 col[7]
.sym 25637 ballvga.changex_SB_DFFESS_Q_S
.sym 25638 col[5]
.sym 25639 ball_display_SB_LUT4_I2_O[0]
.sym 25640 col[6]
.sym 25641 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 25642 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 25643 ball_display_SB_LUT4_I2_O[1]
.sym 25644 ballvga.changex_SB_DFFESS_Q_E
.sym 25646 ball_display_SB_LUT4_I2_O[2]
.sym 25647 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 25648 col[9]
.sym 25655 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[1]
.sym 25657 col[8]
.sym 25658 col[4]
.sym 25663 ball_display_SB_LUT4_I2_O[3]
.sym 25666 col[4]
.sym 25668 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 25669 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 25672 col[8]
.sym 25673 col[7]
.sym 25674 col[6]
.sym 25675 col[9]
.sym 25678 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 25681 col[5]
.sym 25684 ball_display_SB_LUT4_I2_O[1]
.sym 25685 ball_display_SB_LUT4_I2_O[2]
.sym 25686 ball_display_SB_LUT4_I2_O[3]
.sym 25687 ball_display_SB_LUT4_I2_O[0]
.sym 25691 $PACKER_GND_NET
.sym 25697 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 25698 col[5]
.sym 25702 ball_display_SB_LUT4_I2_O[2]
.sym 25704 ball_display_SB_LUT4_I2_O[0]
.sym 25705 ball_display_SB_LUT4_I2_O[3]
.sym 25708 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 25711 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[1]
.sym 25712 ballvga.changex_SB_DFFESS_Q_E
.sym 25713 clk_pxl$SB_IO_OUT
.sym 25714 ballvga.changex_SB_DFFESS_Q_S
.sym 25727 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 25729 ball_display_SB_LUT4_I2_O[1]
.sym 25733 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 25735 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 25736 ballvga:39[1]
.sym 25739 ballvga.inverty
.sym 25756 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 25758 $PACKER_VCC_NET
.sym 25759 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25761 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 25766 $PACKER_VCC_NET
.sym 25767 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 25770 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 25771 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25780 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25785 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25788 $nextpnr_ICESTORM_LC_104$O
.sym 25791 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25794 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 25797 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25800 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 25802 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25803 $PACKER_VCC_NET
.sym 25806 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 25809 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 25812 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[4]
.sym 25814 $PACKER_VCC_NET
.sym 25815 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 25818 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[5]
.sym 25820 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25824 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[6]
.sym 25826 $PACKER_VCC_NET
.sym 25827 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 25830 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[7]
.sym 25833 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 25851 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 25854 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 25855 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 25856 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 25858 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 25861 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25862 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25864 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 25865 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 25868 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 25870 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 25872 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 25874 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[7]
.sym 25879 col[7]
.sym 25880 col[4]
.sym 25883 ball_display
.sym 25884 col[5]
.sym 25885 col[6]
.sym 25888 col[3]
.sym 25889 col[5]
.sym 25890 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 25891 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25893 col[6]
.sym 25894 $PACKER_VCC_NET
.sym 25896 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 25898 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25899 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 25900 brick_display
.sym 25901 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25902 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[1]
.sym 25903 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25911 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[8]
.sym 25913 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25914 $PACKER_VCC_NET
.sym 25917 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[9]
.sym 25920 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25924 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 25925 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[1]
.sym 25926 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25927 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[9]
.sym 25932 brick_display
.sym 25933 ball_display
.sym 25937 col[5]
.sym 25938 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 25939 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25943 col[7]
.sym 25944 col[6]
.sym 25945 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 25949 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 25950 col[3]
.sym 25954 col[4]
.sym 25955 col[7]
.sym 25956 col[5]
.sym 25957 col[6]
.sym 25976 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 25977 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 25979 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 25980 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 25981 brick_display
.sym 25982 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 25984 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 25985 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 25987 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 25988 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 25994 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 26004 $PACKER_VCC_NET
.sym 26006 row[8]
.sym 26012 $PACKER_VCC_NET
.sym 26013 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 26022 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 26024 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 26025 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 26028 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 26030 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 26032 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 26034 $nextpnr_ICESTORM_LC_33$O
.sym 26037 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 26040 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 26042 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 26043 $PACKER_VCC_NET
.sym 26046 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 26048 $PACKER_VCC_NET
.sym 26049 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 26052 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 26055 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 26058 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[4]
.sym 26060 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 26061 $PACKER_VCC_NET
.sym 26064 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[5]
.sym 26066 $PACKER_VCC_NET
.sym 26067 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 26070 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[6]
.sym 26072 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 26073 $PACKER_VCC_NET
.sym 26076 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[7]
.sym 26078 row[8]
.sym 26079 $PACKER_VCC_NET
.sym 26101 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 26102 row[8]
.sym 26108 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 26120 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[7]
.sym 26127 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 26128 ballvga:39[1]
.sym 26132 col[5]
.sym 26135 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 26137 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 26140 col[5]
.sym 26149 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[7]
.sym 26150 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[8]
.sym 26152 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 26157 $nextpnr_ICESTORM_LC_34$I3
.sym 26160 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 26167 $nextpnr_ICESTORM_LC_34$I3
.sym 26170 col[5]
.sym 26171 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 26173 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 26182 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 26183 col[5]
.sym 26185 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 26194 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[8]
.sym 26195 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[7]
.sym 26197 ballvga:39[1]
.sym 26200 col[5]
.sym 26201 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 26202 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 26222 right_SB_LUT4_I0_O[3]
.sym 26223 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 26228 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 26236 ballvga.inverty
.sym 26248 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 26249 $PACKER_VCC_NET
.sym 26250 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 26252 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 26253 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 26254 row[8]
.sym 26257 $PACKER_VCC_NET
.sym 26258 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 26259 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 26263 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 26280 $nextpnr_ICESTORM_LC_180$O
.sym 26283 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 26286 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 26289 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 26292 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 26295 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 26298 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 26300 $PACKER_VCC_NET
.sym 26301 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 26304 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[4]
.sym 26306 $PACKER_VCC_NET
.sym 26307 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 26310 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[5]
.sym 26312 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 26313 $PACKER_VCC_NET
.sym 26316 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[6]
.sym 26318 $PACKER_VCC_NET
.sym 26319 row[8]
.sym 26322 $nextpnr_ICESTORM_LC_181$I3
.sym 26324 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 26343 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 26347 $PACKER_GND_NET
.sym 26350 row[8]
.sym 26366 $nextpnr_ICESTORM_LC_181$I3
.sym 26407 $nextpnr_ICESTORM_LC_181$I3
.sym 26472 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 26527 start$SB_IO_IN
.sym 26549 start$SB_IO_IN
.sym 26569 start$SB_IO_IN
.sym 27522 start$SB_IO_IN
.sym 27638 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 27639 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 27640 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 27643 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 27644 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 27741 $PACKER_VCC_NET
.sym 27747 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[9]
.sym 27749 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 27789 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[9]
.sym 27832 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 27834 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 27837 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 27839 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 27841 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 27842 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 27954 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 27993 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 27994 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 28037 $PACKER_VCC_NET
.sym 28044 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28045 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28047 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28048 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 28049 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 28051 row[8]
.sym 28053 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 28054 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 28055 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28056 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28093 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 28094 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 28095 ball_display
.sym 28096 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 28097 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28098 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 28099 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 28100 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 28143 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 28146 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 28156 $PACKER_VCC_NET
.sym 28196 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[2]
.sym 28197 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[3]
.sym 28198 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[4]
.sym 28199 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[5]
.sym 28200 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[6]
.sym 28201 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[7]
.sym 28202 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[8]
.sym 28237 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 28240 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28241 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 28242 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 28244 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 28247 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 28251 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 28254 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 28303 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 28339 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28340 ballvga.ballx[8]
.sym 28341 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 28342 ballvga.ballx[3]
.sym 28343 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 28344 ballvga.ballx[9]
.sym 28345 ballvga.ballx[6]
.sym 28348 ballvga.ballx[7]
.sym 28354 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 28360 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 28361 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 28362 ballvga.ballx[4]
.sym 28444 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 28448 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 28453 start_SB_LUT4_I2_O[0]
.sym 28454 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 28455 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28456 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28457 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 28458 row[8]
.sym 28459 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 28460 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 28461 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 28463 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 28503 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 28507 start_SB_LUT4_I2_O[0]
.sym 28543 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 28547 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 28549 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28551 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 28554 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 28558 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 28564 $PACKER_VCC_NET
.sym 28565 $PACKER_VCC_NET
.sym 28654 start$SB_IO_IN
.sym 28655 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 28659 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28667 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 28705 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 28709 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 28747 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28751 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 28752 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28756 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 28761 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 28762 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 28766 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 28768 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28849 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 28850 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28852 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 28857 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 28858 col[3]
.sym 28859 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28860 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 28861 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 28863 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28865 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 28866 row[8]
.sym 28868 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 28869 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28871 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 28909 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 28910 ball_display_SB_LUT4_I2_O[1]
.sym 28911 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 28912 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28913 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 28914 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 28915 lives_display_SB_LUT4_I2_O[3]
.sym 28916 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 28952 ballvga:39[0]
.sym 28954 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 28958 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 28960 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 28962 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28966 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28968 lives_display_SB_LUT4_I2_O[3]
.sym 28969 $PACKER_VCC_NET
.sym 28970 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 28971 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 28973 $PACKER_VCC_NET
.sym 28974 ball_display_SB_LUT4_I2_O[1]
.sym 29054 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 29057 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 29058 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 29060 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 29062 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 29064 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 29067 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 29071 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 29072 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 29073 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 29075 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 29115 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 29119 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 29156 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 29157 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 29160 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 29172 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 29174 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 29259 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 29260 right_SB_LUT4_I0_O[3]
.sym 29268 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 29270 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 29271 col[6]
.sym 29272 col[8]
.sym 29274 col[9]
.sym 29275 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 29276 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 29279 col[7]
.sym 29280 row[8]
.sym 29319 valid1
.sym 29320 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 29322 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 29324 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I3[2]
.sym 29359 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 29362 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 29363 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 29364 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 29369 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 29374 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 29377 $PACKER_VCC_NET
.sym 29381 $PACKER_VCC_NET
.sym 29422 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 29463 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 29465 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 29563 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 29573 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 29697 ballvga.inverty
.sym 29719 ballvga.inverty
.sym 29877 right$SB_IO_IN
.sym 29922 right$SB_IO_IN
.sym 29940 right$SB_IO_IN
.sym 30312 right$SB_IO_IN
.sym 30809 right$SB_IO_IN
.sym 31049 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 31052 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 31053 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31054 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31057 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31194 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31198 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 31199 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31201 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31202 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31203 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 31207 $PACKER_VCC_NET
.sym 31209 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31210 $PACKER_VCC_NET
.sym 31215 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31220 $nextpnr_ICESTORM_LC_55$O
.sym 31222 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31226 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 31229 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31232 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 31235 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31238 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 31240 $PACKER_VCC_NET
.sym 31241 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 31244 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[4]
.sym 31246 $PACKER_VCC_NET
.sym 31247 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 31250 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[5]
.sym 31252 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31253 $PACKER_VCC_NET
.sym 31256 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[6]
.sym 31259 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31262 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[7]
.sym 31264 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31265 $PACKER_VCC_NET
.sym 31272 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 31304 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31306 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[7]
.sym 31313 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31325 $PACKER_VCC_NET
.sym 31333 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31343 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[8]
.sym 31345 $PACKER_VCC_NET
.sym 31346 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31349 $nextpnr_ICESTORM_LC_56$I3
.sym 31351 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31359 $nextpnr_ICESTORM_LC_56$I3
.sym 31405 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31407 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 31409 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31410 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 31414 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 31419 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 31437 $PACKER_VCC_NET
.sym 31439 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31445 $PACKER_VCC_NET
.sym 31446 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31450 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31456 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31457 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31458 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 31463 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31465 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 31466 $nextpnr_ICESTORM_LC_176$O
.sym 31468 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31472 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 31474 $PACKER_VCC_NET
.sym 31475 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31478 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_I2[2]
.sym 31480 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31481 $PACKER_VCC_NET
.sym 31484 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 31486 $PACKER_VCC_NET
.sym 31487 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 31490 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_I2[4]
.sym 31492 $PACKER_VCC_NET
.sym 31493 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 31496 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_I2[5]
.sym 31498 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31502 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_I2[6]
.sym 31504 $PACKER_VCC_NET
.sym 31505 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31508 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_I2[7]
.sym 31510 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31517 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 31527 ball_display
.sym 31531 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31533 $PACKER_VCC_NET
.sym 31536 $PACKER_VCC_NET
.sym 31540 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31541 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31542 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[1]
.sym 31543 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 31544 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 31545 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31546 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31548 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 31549 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31551 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 31552 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_I2[7]
.sym 31564 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31574 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31575 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 31579 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 31585 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 31587 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 31589 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_I2[8]
.sym 31591 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31595 $nextpnr_ICESTORM_LC_177$I3
.sym 31598 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31605 $nextpnr_ICESTORM_LC_177$I3
.sym 31608 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 31609 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 31610 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 31611 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 31652 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31658 col[3]
.sym 31680 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 31681 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[2]
.sym 31682 row[8]
.sym 31683 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 31684 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 31685 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[6]
.sym 31686 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 31687 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[8]
.sym 31688 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 31689 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31690 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[3]
.sym 31691 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[4]
.sym 31692 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[5]
.sym 31693 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 31694 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[7]
.sym 31695 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 31696 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 31697 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 31698 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 31699 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31700 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31701 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31702 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31703 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 31704 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31705 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 31706 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 31707 ball_display_SB_DFFE_Q_E
.sym 31708 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31709 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 31710 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 31711 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31713 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 31714 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[2]
.sym 31715 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 31716 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[8]
.sym 31719 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 31720 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 31721 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 31722 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 31725 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 31726 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31728 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 31731 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 31732 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 31733 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[6]
.sym 31734 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[4]
.sym 31737 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31738 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31739 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31740 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31743 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31744 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 31745 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 31746 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31749 row[8]
.sym 31750 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[3]
.sym 31751 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 31752 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[7]
.sym 31755 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[5]
.sym 31756 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 31757 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 31758 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31759 ball_display_SB_DFFE_Q_E
.sym 31760 clk_pxl$SB_IO_OUT
.sym 31763 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 31775 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31782 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 31784 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 31785 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 31787 ball_display
.sym 31792 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 31795 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.sym 31796 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31804 ballvga.ballx[5]
.sym 31807 ballvga.ballx[8]
.sym 31809 ballvga.ballx[3]
.sym 31812 ballvga.ballx[6]
.sym 31813 ballvga.ballx[7]
.sym 31817 ballvga.ballx[9]
.sym 31826 ballvga.ballx[4]
.sym 31832 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 31835 $nextpnr_ICESTORM_LC_192$O
.sym 31838 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 31841 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 31843 ballvga.ballx[3]
.sym 31845 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 31847 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 31849 ballvga.ballx[4]
.sym 31851 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 31853 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 31856 ballvga.ballx[5]
.sym 31857 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 31859 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 31862 ballvga.ballx[6]
.sym 31863 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 31865 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 31868 ballvga.ballx[7]
.sym 31869 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 31871 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 31874 ballvga.ballx[8]
.sym 31875 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 31878 ballvga.ballx[9]
.sym 31881 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 31897 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31900 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 31902 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31905 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 31907 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31908 ballvga.ballx[5]
.sym 31916 $PACKER_VCC_NET
.sym 31917 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 31919 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 31926 $PACKER_VCC_NET
.sym 31934 $PACKER_VCC_NET
.sym 31943 row[8]
.sym 31944 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 31946 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 31952 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 31953 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 31955 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 31958 $nextpnr_ICESTORM_LC_107$O
.sym 31961 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 31964 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 31966 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 31970 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 31972 $PACKER_VCC_NET
.sym 31973 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 31976 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 31978 $PACKER_VCC_NET
.sym 31979 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 31982 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[4]
.sym 31984 row[8]
.sym 31985 $PACKER_VCC_NET
.sym 31988 $nextpnr_ICESTORM_LC_108$I3
.sym 31990 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 31998 $nextpnr_ICESTORM_LC_108$I3
.sym 32009 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 32024 $PACKER_VCC_NET
.sym 32027 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 32030 $PACKER_VCC_NET
.sym 32032 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 32033 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 32034 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 32035 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 32036 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32037 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32039 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 32040 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 32041 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 32042 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32043 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 32052 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32060 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32065 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 32067 $PACKER_VCC_NET
.sym 32068 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 32070 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 32072 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 32075 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32076 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32079 $PACKER_VCC_NET
.sym 32081 $nextpnr_ICESTORM_LC_134$O
.sym 32083 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32087 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 32089 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32090 $PACKER_VCC_NET
.sym 32093 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 32095 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32096 $PACKER_VCC_NET
.sym 32099 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 32101 $PACKER_VCC_NET
.sym 32102 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 32105 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 32107 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 32108 $PACKER_VCC_NET
.sym 32111 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 32113 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32117 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 32119 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 32123 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 32125 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 32126 $PACKER_VCC_NET
.sym 32146 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32148 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32167 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 32182 start$SB_IO_IN
.sym 32185 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 32192 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 32196 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32198 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 32201 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 32202 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32204 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 32206 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32210 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 32213 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32217 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 32218 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 32219 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 32220 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 32241 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 32242 start$SB_IO_IN
.sym 32256 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 32259 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 32268 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32274 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 32275 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32276 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 32279 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32280 ball_display
.sym 32281 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 32282 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 32283 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 32284 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 32287 start_SB_LUT4_I2_O[0]
.sym 32298 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32300 $PACKER_VCC_NET
.sym 32301 $PACKER_VCC_NET
.sym 32302 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 32303 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32304 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32305 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 32306 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 32308 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 32309 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32327 $nextpnr_ICESTORM_LC_146$O
.sym 32330 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32333 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 32335 $PACKER_VCC_NET
.sym 32336 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 32339 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 32341 $PACKER_VCC_NET
.sym 32342 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 32345 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 32348 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32351 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[4]
.sym 32354 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 32357 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 32359 $PACKER_VCC_NET
.sym 32360 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 32363 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[6]
.sym 32365 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32369 $nextpnr_ICESTORM_LC_147$I3
.sym 32372 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32389 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 32391 col[9]
.sym 32392 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 32394 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32396 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 32398 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 32399 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32400 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32401 col[5]
.sym 32404 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 32405 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 32407 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 32408 $PACKER_VCC_NET
.sym 32409 $PACKER_VCC_NET
.sym 32410 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 32412 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32413 $nextpnr_ICESTORM_LC_147$I3
.sym 32434 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 32439 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 32445 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 32454 $nextpnr_ICESTORM_LC_147$I3
.sym 32475 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 32477 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 32478 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 32502 lives_display_SB_DFFSR_Q_R
.sym 32504 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 32505 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 32506 lives_display
.sym 32508 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32515 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 32516 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32517 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32519 $PACKER_VCC_NET
.sym 32520 frame_update_SB_DFFESR_Q_E
.sym 32525 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 32526 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 32527 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 32528 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32529 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 32531 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 32533 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 32534 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32535 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 32541 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32543 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 32545 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32547 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 32549 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 32552 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 32554 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32560 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32568 $PACKER_VCC_NET
.sym 32569 $PACKER_VCC_NET
.sym 32573 $nextpnr_ICESTORM_LC_14$O
.sym 32576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32579 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 32581 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 32582 $PACKER_VCC_NET
.sym 32585 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 32588 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 32591 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 32593 $PACKER_VCC_NET
.sym 32594 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32597 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 32599 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 32600 $PACKER_VCC_NET
.sym 32603 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 32605 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 32606 $PACKER_VCC_NET
.sym 32609 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 32611 $PACKER_VCC_NET
.sym 32612 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32615 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 32617 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32635 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 32637 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32639 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32642 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32643 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 32644 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 32645 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 32647 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32648 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 32649 col[6]
.sym 32650 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 32651 col[7]
.sym 32652 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 32653 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 32654 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 32655 col[3]
.sym 32656 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 32657 col[4]
.sym 32659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 32664 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 32665 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32666 col[3]
.sym 32668 col[6]
.sym 32671 col[5]
.sym 32672 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 32673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32674 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 32675 col[7]
.sym 32677 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 32678 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32681 col[3]
.sym 32682 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 32683 col[4]
.sym 32684 ball_display
.sym 32685 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 32686 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 32687 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 32692 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 32693 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 32694 lives_display_SB_LUT4_I2_O[3]
.sym 32695 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 32697 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 32698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32699 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 32700 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 32705 lives_display_SB_LUT4_I2_O[3]
.sym 32706 ball_display
.sym 32709 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 32710 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32711 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 32712 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 32715 col[5]
.sym 32716 col[6]
.sym 32717 col[4]
.sym 32718 col[7]
.sym 32721 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 32722 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 32723 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32724 col[3]
.sym 32727 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 32728 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 32729 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 32730 col[3]
.sym 32735 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 32736 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 32740 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 32741 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 32744 clk_pxl$SB_IO_OUT
.sym 32748 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 32749 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 32750 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 32751 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 32752 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 32753 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 32758 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32760 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 32761 col[7]
.sym 32762 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 32763 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 32764 col[6]
.sym 32765 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 32766 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 32767 col[5]
.sym 32768 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 32769 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 32772 ball_display
.sym 32773 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 32774 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 32775 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 32777 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 32779 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 32780 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 32781 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 32788 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32790 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32791 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32792 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 32793 $PACKER_VCC_NET
.sym 32795 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 32796 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 32797 $PACKER_VCC_NET
.sym 32798 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 32802 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32819 $nextpnr_ICESTORM_LC_84$O
.sym 32822 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32825 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 32827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32831 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 32833 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32834 $PACKER_VCC_NET
.sym 32837 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 32839 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 32840 $PACKER_VCC_NET
.sym 32843 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 32845 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 32846 $PACKER_VCC_NET
.sym 32849 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 32851 $PACKER_VCC_NET
.sym 32852 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32855 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 32857 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 32858 $PACKER_VCC_NET
.sym 32861 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 32863 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 32869 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 32870 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 32871 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 32873 lives_display_SB_LUT4_I2_O[0]
.sym 32874 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 32875 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 32876 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 32882 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32883 col[9]
.sym 32884 col[7]
.sym 32885 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 32887 row[8]
.sym 32888 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 32889 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 32890 col[5]
.sym 32891 col[8]
.sym 32892 col[6]
.sym 32896 col[5]
.sym 32897 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 32898 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 32900 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32901 $PACKER_VCC_NET
.sym 32902 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 32903 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 32905 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 32916 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 32917 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32919 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32921 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 32924 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32925 $PACKER_VCC_NET
.sym 32927 col[3]
.sym 32933 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 32939 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 32942 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 32944 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32945 $PACKER_VCC_NET
.sym 32948 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 32951 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32955 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 32956 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 32957 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 32958 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 32979 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32980 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 32981 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 32982 col[3]
.sym 33006 lives_display_SB_LUT4_I2_O[3]
.sym 33007 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 33010 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 33011 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 33012 right_SB_LUT4_I0_O[3]
.sym 33016 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 33017 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 33018 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 33019 col[3]
.sym 33020 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 33021 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 33022 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 33023 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 33025 col[3]
.sym 33026 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 33027 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 33038 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 33039 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 33040 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 33046 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 33047 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 33048 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 33051 $PACKER_VCC_NET
.sym 33052 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 33055 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 33061 $PACKER_VCC_NET
.sym 33065 $nextpnr_ICESTORM_LC_49$O
.sym 33068 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 33071 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 33073 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 33077 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 33080 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 33083 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 33086 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 33089 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 33091 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 33095 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 33097 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 33098 $PACKER_VCC_NET
.sym 33101 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 33103 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 33104 $PACKER_VCC_NET
.sym 33107 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 33109 $PACKER_VCC_NET
.sym 33110 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 33115 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 33116 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 33117 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 33118 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 33119 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 33120 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 33121 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 33122 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 33127 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 33128 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 33131 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 33132 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 33133 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 33138 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 33139 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 33143 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 33145 col[4]
.sym 33151 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 33157 col[9]
.sym 33158 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 33160 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 33162 col[6]
.sym 33163 col[8]
.sym 33167 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 33168 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 33169 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 33170 col[7]
.sym 33175 $PACKER_VCC_NET
.sym 33176 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 33179 col[3]
.sym 33182 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 33187 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 33188 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 33190 $PACKER_VCC_NET
.sym 33191 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 33194 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 33197 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 33201 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 33203 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 33204 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 33207 col[3]
.sym 33208 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 33209 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 33210 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 33219 col[7]
.sym 33222 col[6]
.sym 33231 col[8]
.sym 33232 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 33233 col[9]
.sym 33234 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 33236 clk_pxl$SB_IO_OUT
.sym 33238 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 33239 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 33241 $PACKER_GND_NET
.sym 33242 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 33245 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 33251 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 33252 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 33253 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 33256 valid1
.sym 33257 col[6]
.sym 33258 col[7]
.sym 33259 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 33267 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 33285 $PACKER_VCC_NET
.sym 33287 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 33289 row[8]
.sym 33292 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 33311 $nextpnr_ICESTORM_LC_35$O
.sym 33314 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 33317 valid1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 33319 $PACKER_VCC_NET
.sym 33320 row[8]
.sym 33323 $nextpnr_ICESTORM_LC_36$I3
.sym 33325 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 33333 $nextpnr_ICESTORM_LC_36$I3
.sym 33367 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 33376 $PACKER_GND_NET
.sym 33493 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 33495 $PACKER_VCC_NET
.sym 33505 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 33511 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 33514 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 34885 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 34886 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 34989 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 35019 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 35020 $PACKER_VCC_NET
.sym 35024 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 35025 $PACKER_VCC_NET
.sym 35028 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35029 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35032 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 35038 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35045 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35049 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35051 $nextpnr_ICESTORM_LC_70$O
.sym 35053 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35057 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 35060 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35063 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 35065 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35066 $PACKER_VCC_NET
.sym 35069 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 35071 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 35072 $PACKER_VCC_NET
.sym 35075 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[4]
.sym 35078 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 35081 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[5]
.sym 35084 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35087 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[6]
.sym 35089 $PACKER_VCC_NET
.sym 35090 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35093 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[7]
.sym 35095 $PACKER_VCC_NET
.sym 35096 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 35121 $PACKER_VCC_NET
.sym 35124 $PACKER_VCC_NET
.sym 35137 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[7]
.sym 35149 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35156 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35173 $PACKER_VCC_NET
.sym 35174 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[8]
.sym 35176 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35177 $PACKER_VCC_NET
.sym 35180 $nextpnr_ICESTORM_LC_71$I3
.sym 35183 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35190 $nextpnr_ICESTORM_LC_71$I3
.sym 35255 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 35276 $PACKER_VCC_NET
.sym 35279 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35285 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35286 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 35289 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 35290 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35291 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35293 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 35294 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35297 $nextpnr_ICESTORM_LC_139$O
.sym 35299 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35303 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 35305 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35309 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35311 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 35315 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 35318 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 35321 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 35323 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35327 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I2[5]
.sym 35329 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35333 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I2[6]
.sym 35335 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 35336 $PACKER_VCC_NET
.sym 35339 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 35341 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35349 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 35376 $PACKER_VCC_NET
.sym 35377 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35378 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35380 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35381 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 35382 $PACKER_VCC_NET
.sym 35383 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 35402 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35420 $nextpnr_ICESTORM_LC_140$I3
.sym 35422 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35430 $nextpnr_ICESTORM_LC_140$I3
.sym 35483 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 35484 col[7]
.sym 35486 col[6]
.sym 35488 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 35493 col[9]
.sym 35494 row[8]
.sym 35497 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[9]
.sym 35499 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 35517 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[1]
.sym 35523 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 35525 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 35527 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 35528 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[2]
.sym 35529 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[3]
.sym 35530 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[4]
.sym 35531 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[5]
.sym 35532 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[6]
.sym 35533 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[7]
.sym 35535 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 35536 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 35539 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 35540 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 35541 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 35542 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 35543 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 35545 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 35546 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 35549 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 35551 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[1]
.sym 35552 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 35555 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 35557 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[2]
.sym 35558 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 35561 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 35563 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[3]
.sym 35564 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 35567 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[4]
.sym 35569 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[4]
.sym 35570 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 35573 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[5]
.sym 35575 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[5]
.sym 35576 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 35579 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[6]
.sym 35581 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[6]
.sym 35582 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 35585 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[7]
.sym 35587 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[7]
.sym 35588 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 35594 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 35613 $PACKER_VCC_NET
.sym 35617 $PACKER_VCC_NET
.sym 35621 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 35622 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 35625 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 35626 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 35628 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 35629 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[7]
.sym 35640 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 35641 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[8]
.sym 35657 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[9]
.sym 35658 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.sym 35663 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[9]
.sym 35666 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[8]
.sym 35668 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[8]
.sym 35669 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 35673 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[9]
.sym 35674 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[9]
.sym 35675 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.sym 35676 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[8]
.sym 35729 $PACKER_VCC_NET
.sym 35735 $PACKER_VCC_NET
.sym 35737 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 35739 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 35744 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 35745 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 35746 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 35748 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 35751 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35761 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 35762 $PACKER_VCC_NET
.sym 35764 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 35766 row[8]
.sym 35769 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 35770 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 35772 $PACKER_VCC_NET
.sym 35775 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35777 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 35785 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 35789 $nextpnr_ICESTORM_LC_81$O
.sym 35792 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 35795 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 35797 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35801 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 35803 $PACKER_VCC_NET
.sym 35804 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 35807 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 35809 $PACKER_VCC_NET
.sym 35810 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 35813 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[4]
.sym 35816 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 35819 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[5]
.sym 35821 $PACKER_VCC_NET
.sym 35822 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 35825 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[6]
.sym 35827 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 35828 $PACKER_VCC_NET
.sym 35831 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[7]
.sym 35833 row[8]
.sym 35834 $PACKER_VCC_NET
.sym 35841 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 35864 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35865 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 35866 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 35868 $PACKER_VCC_NET
.sym 35870 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35871 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 35873 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35874 $PACKER_VCC_NET
.sym 35875 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[7]
.sym 35897 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 35900 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 35902 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 35906 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 35912 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 35915 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 35919 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 35920 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 35921 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 35922 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 35978 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 35981 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 35982 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35986 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 35987 col[4]
.sym 35991 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 35992 col[5]
.sym 35993 col[7]
.sym 35994 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 35995 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 35996 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36005 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36009 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 36010 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 36012 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36014 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 36016 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 36017 $PACKER_VCC_NET
.sym 36018 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36028 $PACKER_VCC_NET
.sym 36033 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36034 $PACKER_VCC_NET
.sym 36035 $nextpnr_ICESTORM_LC_77$O
.sym 36038 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36041 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 36043 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36047 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 36050 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36053 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 36055 $PACKER_VCC_NET
.sym 36056 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 36059 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I2[4]
.sym 36062 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 36065 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I2[5]
.sym 36067 $PACKER_VCC_NET
.sym 36068 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36071 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I2[6]
.sym 36073 $PACKER_VCC_NET
.sym 36074 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 36077 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I2[7]
.sym 36079 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 36087 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 36088 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36089 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 36101 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36103 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36109 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 36117 $PACKER_VCC_NET
.sym 36121 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I2[7]
.sym 36131 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36144 $PACKER_VCC_NET
.sym 36147 ballvga:39[0]
.sym 36153 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36157 ballvga:39[1]
.sym 36158 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I2[8]
.sym 36160 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36161 $PACKER_VCC_NET
.sym 36164 $nextpnr_ICESTORM_LC_78$I3
.sym 36166 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36174 $nextpnr_ICESTORM_LC_78$I3
.sym 36189 ballvga:39[0]
.sym 36190 ballvga:39[1]
.sym 36220 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 36222 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 36223 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36224 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 36225 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 36226 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36227 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36228 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 36230 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 36231 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36233 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 36234 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36235 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 36236 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 36238 ballvga:39[1]
.sym 36240 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 36242 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 36249 $PACKER_VCC_NET
.sym 36257 $PACKER_VCC_NET
.sym 36262 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36263 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 36264 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36266 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36268 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 36270 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 36278 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 36279 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36281 $nextpnr_ICESTORM_LC_63$O
.sym 36284 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36287 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 36289 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36290 $PACKER_VCC_NET
.sym 36293 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 36295 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36296 $PACKER_VCC_NET
.sym 36299 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 36301 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 36305 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 36307 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 36308 $PACKER_VCC_NET
.sym 36311 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 36314 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36317 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[6]
.sym 36319 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 36320 $PACKER_VCC_NET
.sym 36323 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[7]
.sym 36325 $PACKER_VCC_NET
.sym 36326 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 36333 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 36337 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 36344 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36345 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36346 col[7]
.sym 36348 col[3]
.sym 36350 col[4]
.sym 36351 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 36353 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 36354 col[6]
.sym 36355 $PACKER_VCC_NET
.sym 36356 $PACKER_VCC_NET
.sym 36357 row[8]
.sym 36358 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 36360 $PACKER_VCC_NET
.sym 36361 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 36362 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36363 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 36365 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36366 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 36367 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[7]
.sym 36374 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 36376 col[5]
.sym 36379 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 36380 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36382 col[7]
.sym 36383 $PACKER_VCC_NET
.sym 36385 col[6]
.sym 36387 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 36389 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 36392 lives_display_SB_DFFSR_Q_R
.sym 36394 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36396 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 36397 ballvga:39[0]
.sym 36398 ballvga:39[1]
.sym 36400 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 36401 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 36402 col[4]
.sym 36403 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 36404 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[8]
.sym 36406 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36407 $PACKER_VCC_NET
.sym 36410 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 36412 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36417 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 36418 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 36419 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 36420 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 36429 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 36430 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 36431 ballvga:39[0]
.sym 36432 ballvga:39[1]
.sym 36435 col[4]
.sym 36436 col[5]
.sym 36437 col[7]
.sym 36438 col[6]
.sym 36442 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 36443 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 36444 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 36452 clk_pxl$SB_IO_OUT
.sym 36453 lives_display_SB_DFFSR_Q_R
.sym 36461 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 36466 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 36467 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36469 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 36470 col[7]
.sym 36471 col[3]
.sym 36473 col[6]
.sym 36474 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36476 start_SB_LUT4_I2_O[0]
.sym 36477 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 36479 col[4]
.sym 36481 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 36482 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 36483 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 36484 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36486 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 36487 lives_display
.sym 36488 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 36505 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 36507 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 36509 $PACKER_VCC_NET
.sym 36510 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 36512 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 36514 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 36515 $PACKER_VCC_NET
.sym 36516 $PACKER_VCC_NET
.sym 36522 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 36524 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 36526 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 36527 $nextpnr_ICESTORM_LC_30$O
.sym 36530 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 36533 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 36536 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 36539 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 36541 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 36545 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 36547 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 36551 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 36553 $PACKER_VCC_NET
.sym 36554 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 36557 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 36559 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 36560 $PACKER_VCC_NET
.sym 36563 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 36565 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 36566 $PACKER_VCC_NET
.sym 36569 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 36571 $PACKER_VCC_NET
.sym 36572 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 36590 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 36591 col[6]
.sym 36592 col[9]
.sym 36597 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 36598 col[7]
.sym 36599 col[5]
.sym 36601 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 36602 $PACKER_VCC_NET
.sym 36603 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 36604 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 36605 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[8]
.sym 36606 col[9]
.sym 36607 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[8]
.sym 36608 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 36609 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 36610 col[8]
.sym 36611 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 36612 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 36613 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 36618 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 36619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36620 col[5]
.sym 36621 col[9]
.sym 36622 col[6]
.sym 36623 col[8]
.sym 36624 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36625 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 36626 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36627 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36629 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 36630 col[3]
.sym 36631 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 36632 col[7]
.sym 36633 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 36635 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36639 col[4]
.sym 36640 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 36642 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 36649 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 36650 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 36652 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 36656 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 36658 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 36663 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 36664 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 36665 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36666 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 36669 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36670 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 36671 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36672 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 36675 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 36676 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36677 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 36678 col[3]
.sym 36681 col[4]
.sym 36682 col[5]
.sym 36683 col[7]
.sym 36684 col[6]
.sym 36688 col[9]
.sym 36690 col[8]
.sym 36693 col[9]
.sym 36694 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 36695 col[8]
.sym 36696 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36702 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 36703 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 36704 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 36705 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36706 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 36707 right_SB_LUT4_I0_O[3]
.sym 36712 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36715 col[9]
.sym 36716 col[3]
.sym 36717 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36718 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 36719 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 36720 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36726 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 36727 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 36728 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 36729 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 36730 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 36731 right_SB_LUT4_I0_O[3]
.sym 36734 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 36735 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 36742 col[3]
.sym 36744 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36746 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 36747 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36748 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 36749 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 36750 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36751 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 36753 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 36754 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 36755 ball_display
.sym 36756 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 36757 lives_display
.sym 36759 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 36762 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36763 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 36765 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36766 col[9]
.sym 36768 brick_display
.sym 36769 row[8]
.sym 36770 col[8]
.sym 36771 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 36775 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 36777 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 36780 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36781 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 36782 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36783 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36787 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 36788 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 36789 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 36798 brick_display
.sym 36800 lives_display
.sym 36801 ball_display
.sym 36806 col[3]
.sym 36807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36810 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 36811 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 36812 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 36813 row[8]
.sym 36816 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 36817 col[8]
.sym 36818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36819 col[9]
.sym 36840 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36845 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36847 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 36848 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 36850 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36852 lives_display_SB_LUT4_I2_O[0]
.sym 36853 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36854 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 36855 row[8]
.sym 36857 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 36858 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 36865 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 36868 $PACKER_VCC_NET
.sym 36870 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 36872 $PACKER_VCC_NET
.sym 36875 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 36876 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 36877 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 36878 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 36879 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 36890 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 36896 $nextpnr_ICESTORM_LC_6$O
.sym 36899 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 36902 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 36904 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 36908 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 36910 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 36911 $PACKER_VCC_NET
.sym 36914 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 36916 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 36917 $PACKER_VCC_NET
.sym 36920 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 36922 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 36923 $PACKER_VCC_NET
.sym 36926 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 36928 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 36932 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[6]
.sym 36934 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 36938 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 36941 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 36946 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[3]
.sym 36947 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 36948 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 36949 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 36950 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36951 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 36952 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 36953 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 36959 brick_display
.sym 36961 VSYNC1_SB_DFFE_Q_E
.sym 36971 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 36972 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36973 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 36974 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 36975 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 36980 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 36982 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 36987 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36988 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36989 col[5]
.sym 36990 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 36991 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36993 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36994 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I3[2]
.sym 36995 col[6]
.sym 36996 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 36998 col[7]
.sym 36999 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 37000 col[3]
.sym 37002 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 37004 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 37006 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 37007 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 37008 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 37010 col[4]
.sym 37012 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 37013 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 37014 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 37018 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 37020 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 37021 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 37022 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 37023 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 37027 col[5]
.sym 37028 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 37029 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 37032 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 37033 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 37034 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 37035 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 37038 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I3[2]
.sym 37039 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 37041 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 37044 col[7]
.sym 37045 col[4]
.sym 37046 col[5]
.sym 37047 col[6]
.sym 37050 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 37051 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 37052 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 37053 col[3]
.sym 37056 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 37057 col[6]
.sym 37058 col[7]
.sym 37059 col[4]
.sym 37063 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 37064 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 37065 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 37069 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 37070 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 37071 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 37072 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[0]
.sym 37073 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 37074 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 37075 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_O[1]
.sym 37076 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 37081 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 37082 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 37089 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 37090 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 37093 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[8]
.sym 37102 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 37104 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[8]
.sym 37113 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 37114 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 37115 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 37123 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 37124 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 37125 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 37131 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 37133 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 37134 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 37137 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 37139 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 37140 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_O[1]
.sym 37141 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 37143 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 37144 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 37145 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 37146 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_O[1]
.sym 37149 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 37150 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 37151 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 37152 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 37167 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 37168 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 37170 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 37187 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 37188 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 37199 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 37211 brick_display
.sym 37215 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 37240 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 37242 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 37244 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 37247 $PACKER_VCC_NET
.sym 37254 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 37255 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 37256 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 37260 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 37262 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 37264 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 37265 $nextpnr_ICESTORM_LC_128$O
.sym 37267 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 37271 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 37273 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 37274 $PACKER_VCC_NET
.sym 37277 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 37280 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 37283 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 37285 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 37286 $PACKER_VCC_NET
.sym 37289 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[4]
.sym 37291 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 37295 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 37297 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 37302 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 37303 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 37304 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 37305 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 37338 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 37346 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 38841 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38959 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 38964 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 39073 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 39074 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 39075 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 39076 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39078 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39079 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 39081 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39089 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39096 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39102 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39113 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39115 $PACKER_VCC_NET
.sym 39118 $PACKER_VCC_NET
.sym 39119 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 39123 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39124 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39126 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39127 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 39128 $nextpnr_ICESTORM_LC_47$O
.sym 39131 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39134 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 39136 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39137 $PACKER_VCC_NET
.sym 39140 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 39142 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39146 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 39148 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 39152 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 39154 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 39155 $PACKER_VCC_NET
.sym 39158 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[5]
.sym 39161 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39164 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[6]
.sym 39166 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39167 $PACKER_VCC_NET
.sym 39170 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 39172 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39173 $PACKER_VCC_NET
.sym 39180 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 39194 row[8]
.sym 39204 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39207 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39210 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39211 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39212 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39213 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 39214 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 39241 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39243 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39251 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 39253 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39257 $nextpnr_ICESTORM_LC_48$I3
.sym 39259 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39267 $nextpnr_ICESTORM_LC_48$I3
.sym 39316 $PACKER_VCC_NET
.sym 39317 $PACKER_VCC_NET
.sym 39324 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 39325 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 39331 $PACKER_VCC_NET
.sym 39333 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39345 $PACKER_VCC_NET
.sym 39349 $PACKER_VCC_NET
.sym 39351 $PACKER_VCC_NET
.sym 39355 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39356 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39359 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39367 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39369 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 39370 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39372 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39373 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 39374 $nextpnr_ICESTORM_LC_42$O
.sym 39376 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39380 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 39383 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39386 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 39388 $PACKER_VCC_NET
.sym 39389 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 39392 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 39394 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 39395 $PACKER_VCC_NET
.sym 39398 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[4]
.sym 39400 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39404 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[5]
.sym 39406 $PACKER_VCC_NET
.sym 39407 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39410 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[6]
.sym 39413 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39416 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 39418 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39419 $PACKER_VCC_NET
.sym 39426 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I0[9]
.sym 39437 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 39439 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 39444 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39446 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39455 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 39456 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 39460 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 39471 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39497 $nextpnr_ICESTORM_LC_43$I3
.sym 39500 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39507 $nextpnr_ICESTORM_LC_43$I3
.sym 39559 $PACKER_VCC_NET
.sym 39560 $PACKER_VCC_NET
.sym 39561 $PACKER_VCC_NET
.sym 39563 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 39567 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39570 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I0[9]
.sym 39572 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 39573 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39574 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 39581 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39604 $PACKER_VCC_NET
.sym 39605 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39607 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39609 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39611 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39612 $PACKER_VCC_NET
.sym 39615 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39616 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 39617 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39619 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 39620 $nextpnr_ICESTORM_LC_94$O
.sym 39622 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39626 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2[1]
.sym 39629 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39632 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2[2]
.sym 39634 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39635 $PACKER_VCC_NET
.sym 39638 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2[3]
.sym 39640 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 39641 $PACKER_VCC_NET
.sym 39644 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2[4]
.sym 39646 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 39650 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2[5]
.sym 39652 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39653 $PACKER_VCC_NET
.sym 39656 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2[6]
.sym 39659 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39662 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2[7]
.sym 39665 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39672 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 39673 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39677 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39688 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 39689 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 39692 row[8]
.sym 39699 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39700 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39701 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39703 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39705 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 39706 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2[7]
.sym 39727 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39733 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39737 $PACKER_VCC_NET
.sym 39743 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2[8]
.sym 39745 $PACKER_VCC_NET
.sym 39746 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39749 $nextpnr_ICESTORM_LC_95$I3
.sym 39751 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39759 $nextpnr_ICESTORM_LC_95$I3
.sym 39805 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 39807 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 39808 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39809 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 39810 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39811 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 39812 ballvga.invertx
.sym 39813 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 39815 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 39817 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39819 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39823 $PACKER_VCC_NET
.sym 39824 col[6]
.sym 39825 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 39826 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 39827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39828 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39837 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39843 $PACKER_VCC_NET
.sym 39849 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39856 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39857 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 39859 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39861 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39862 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39863 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 39866 $nextpnr_ICESTORM_LC_114$O
.sym 39868 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39872 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0[1]
.sym 39874 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39878 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 39881 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39884 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0[3]
.sym 39886 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 39890 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0[4]
.sym 39892 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 39896 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0[5]
.sym 39898 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39902 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0[6]
.sym 39904 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39905 $PACKER_VCC_NET
.sym 39908 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0[7]
.sym 39910 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39918 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[9]
.sym 39919 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39920 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39921 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 39922 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39923 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 39926 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39928 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39930 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39932 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 39934 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 39935 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 39941 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39942 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 39943 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 39945 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39947 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 39952 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0[7]
.sym 39959 $PACKER_VCC_NET
.sym 39960 col[7]
.sym 39965 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39967 col[5]
.sym 39970 col[4]
.sym 39975 col[9]
.sym 39976 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39984 col[6]
.sym 39989 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0[8]
.sym 39991 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39992 $PACKER_VCC_NET
.sym 39995 $nextpnr_ICESTORM_LC_115$I3
.sym 39998 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40005 $nextpnr_ICESTORM_LC_115$I3
.sym 40009 col[9]
.sym 40014 col[6]
.sym 40015 col[7]
.sym 40016 col[4]
.sym 40017 col[5]
.sym 40051 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40052 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40053 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 40054 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 40057 $PACKER_VCC_NET
.sym 40059 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40062 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40065 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 40066 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40067 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 40068 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 40069 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40070 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40071 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 40072 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40073 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40083 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 40084 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 40086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40091 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 40093 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 40095 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 40099 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40101 $PACKER_VCC_NET
.sym 40107 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 40112 $nextpnr_ICESTORM_LC_13$O
.sym 40115 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 40118 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I3[1]
.sym 40121 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40124 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I3[2]
.sym 40127 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40130 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I3[3]
.sym 40132 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 40136 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I3[4]
.sym 40138 $PACKER_VCC_NET
.sym 40139 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 40142 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I3[5]
.sym 40145 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 40148 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I3[6]
.sym 40151 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 40154 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I3[7]
.sym 40156 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 40157 $PACKER_VCC_NET
.sym 40163 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[8]
.sym 40174 col[4]
.sym 40175 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 40178 col[5]
.sym 40180 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 40181 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40182 col[7]
.sym 40183 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 40184 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40190 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 40192 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 40198 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I3[7]
.sym 40204 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 40205 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 40209 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 40215 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 40216 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 40217 col[3]
.sym 40220 $PACKER_VCC_NET
.sym 40225 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40226 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40228 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 40235 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I3[8]
.sym 40237 $PACKER_VCC_NET
.sym 40238 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40241 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 40244 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40248 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 40249 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 40250 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 40251 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 40272 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 40273 col[3]
.sym 40274 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 40275 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 40297 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 40299 col[9]
.sym 40300 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[8]
.sym 40301 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 40303 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 40305 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 40306 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[8]
.sym 40307 col[8]
.sym 40308 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 40310 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 40311 $PACKER_VCC_NET
.sym 40315 $PACKER_VCC_NET
.sym 40318 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40319 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 40320 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40327 $PACKER_VCC_NET
.sym 40329 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40330 $PACKER_VCC_NET
.sym 40332 row[8]
.sym 40333 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 40335 $PACKER_VCC_NET
.sym 40338 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 40339 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 40341 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40342 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40358 $nextpnr_ICESTORM_LC_149$O
.sym 40361 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40364 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 40366 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 40367 $PACKER_VCC_NET
.sym 40370 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 40372 $PACKER_VCC_NET
.sym 40373 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40376 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 40378 $PACKER_VCC_NET
.sym 40379 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 40382 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 40384 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40385 $PACKER_VCC_NET
.sym 40388 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 40390 row[8]
.sym 40391 $PACKER_VCC_NET
.sym 40394 $nextpnr_ICESTORM_LC_150$I3
.sym 40396 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 40404 $nextpnr_ICESTORM_LC_150$I3
.sym 40409 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_O[3]
.sym 40424 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 40426 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 40428 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 40431 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 40432 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 40433 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 40434 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 40435 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 40436 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 40438 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40439 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[6]
.sym 40440 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 40441 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 40443 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 40449 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 40450 $PACKER_VCC_NET
.sym 40452 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40453 $PACKER_VCC_NET
.sym 40457 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40458 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40460 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40461 $PACKER_VCC_NET
.sym 40463 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 40464 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40478 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40481 $nextpnr_ICESTORM_LC_32$O
.sym 40484 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40487 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I3[1]
.sym 40489 $PACKER_VCC_NET
.sym 40490 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40493 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I3[2]
.sym 40495 $PACKER_VCC_NET
.sym 40496 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40499 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I3[3]
.sym 40501 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40502 $PACKER_VCC_NET
.sym 40505 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I3[4]
.sym 40507 $PACKER_VCC_NET
.sym 40508 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 40511 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I3[5]
.sym 40513 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40517 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I3[6]
.sym 40519 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 40520 $PACKER_VCC_NET
.sym 40523 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I3[7]
.sym 40525 $PACKER_VCC_NET
.sym 40526 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40543 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 40546 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 40548 row[8]
.sym 40550 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 40551 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 40553 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40554 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40555 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40557 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40558 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40559 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40561 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40562 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 40563 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 40565 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 40567 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I3[7]
.sym 40574 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40576 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 40577 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 40578 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40579 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 40580 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 40581 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 40582 row[8]
.sym 40583 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40584 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 40585 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40587 $PACKER_VCC_NET
.sym 40588 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40592 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 40593 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 40600 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 40601 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40602 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 40604 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I3[8]
.sym 40606 row[8]
.sym 40607 $PACKER_VCC_NET
.sym 40610 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 40613 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 40617 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 40618 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 40619 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40620 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 40623 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 40624 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40625 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 40626 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 40629 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40630 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 40631 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40632 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 40636 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40638 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40641 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 40642 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 40643 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 40647 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 40650 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40656 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 40657 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40658 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 40659 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 40660 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 40661 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 40666 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 40668 row[8]
.sym 40670 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40672 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 40673 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 40674 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40675 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 40678 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 40681 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40683 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40684 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40685 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 40686 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 40688 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 40689 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40695 $PACKER_VCC_NET
.sym 40701 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 40703 $PACKER_VCC_NET
.sym 40704 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 40705 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 40706 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 40708 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 40709 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 40710 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 40712 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 40727 $nextpnr_ICESTORM_LC_113$O
.sym 40730 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 40733 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[1]
.sym 40735 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 40736 $PACKER_VCC_NET
.sym 40739 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[2]
.sym 40741 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 40742 $PACKER_VCC_NET
.sym 40745 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[3]
.sym 40748 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 40751 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[4]
.sym 40753 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 40754 $PACKER_VCC_NET
.sym 40757 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[5]
.sym 40759 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 40760 $PACKER_VCC_NET
.sym 40763 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[6]
.sym 40765 $PACKER_VCC_NET
.sym 40766 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 40769 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[7]
.sym 40771 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 40789 $PACKER_VCC_NET
.sym 40791 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 40792 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40798 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 40799 row[8]
.sym 40802 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 40803 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40806 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 40808 $PACKER_VCC_NET
.sym 40809 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 40811 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 40812 $PACKER_VCC_NET
.sym 40813 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[7]
.sym 40820 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 40821 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40822 row[8]
.sym 40823 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 40824 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 40825 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40827 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40829 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40830 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40831 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40832 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[8]
.sym 40833 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40835 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 40837 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 40838 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40841 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40846 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 40847 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 40849 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 40852 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[8]
.sym 40854 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[7]
.sym 40857 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40859 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40860 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40863 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 40864 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40865 row[8]
.sym 40866 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40869 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40870 row[8]
.sym 40871 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40872 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 40875 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 40876 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 40877 row[8]
.sym 40882 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40884 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40887 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 40888 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 40889 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 40890 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40893 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 40894 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40895 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 40896 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40900 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 40901 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 40902 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 40904 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 40905 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 40916 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 40918 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 40919 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 40920 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[8]
.sym 40921 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 40926 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[6]
.sym 40927 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 40931 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 40932 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 40934 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 40941 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 40942 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 40943 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40944 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 40945 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 40946 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 40947 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 40948 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40949 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[3]
.sym 40950 row[8]
.sym 40951 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40952 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 40953 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40954 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40955 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 40956 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40959 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40962 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 40963 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40965 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 40968 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[0]
.sym 40974 row[8]
.sym 40975 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40976 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40977 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 40980 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 40981 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 40983 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40987 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 40988 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40992 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40993 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40994 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 40995 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 40998 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 40999 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 41000 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 41001 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 41004 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 41006 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41010 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 41011 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 41012 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 41013 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 41016 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 41017 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 41018 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[3]
.sym 41019 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[0]
.sym 41030 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[6]
.sym 41036 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 41037 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41039 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 41041 lives_display_SB_LUT4_I2_O[0]
.sym 41043 row[8]
.sym 41045 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 41047 clk_12M$SB_IO_IN
.sym 41050 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 41053 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 41058 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 41074 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 41076 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[8]
.sym 41078 $PACKER_VCC_NET
.sym 41079 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[8]
.sym 41082 $PACKER_VCC_NET
.sym 41087 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 41089 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 41091 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 41093 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 41094 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 41095 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 41096 $nextpnr_ICESTORM_LC_31$O
.sym 41099 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 41102 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 41105 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 41108 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 41110 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 41114 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.sym 41116 $PACKER_VCC_NET
.sym 41117 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 41120 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[4]
.sym 41123 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 41126 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[5]
.sym 41128 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 41129 $PACKER_VCC_NET
.sym 41132 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[6]
.sym 41135 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 41139 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[8]
.sym 41140 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[8]
.sym 41142 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[6]
.sym 41162 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 41165 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 41171 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 42666 $PACKER_VCC_NET
.sym 42671 $PACKER_VCC_NET
.sym 42764 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 42780 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 42785 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42790 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 42791 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 42793 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 42797 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 42798 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 42888 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 42911 col[6]
.sym 42913 col[7]
.sym 42916 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 42918 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 42936 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42939 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 42946 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42948 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 42949 $PACKER_VCC_NET
.sym 42953 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 42954 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 42955 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 42957 $PACKER_VCC_NET
.sym 42958 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 42959 $nextpnr_ICESTORM_LC_182$O
.sym 42961 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 42965 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 42968 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42971 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 42973 $PACKER_VCC_NET
.sym 42974 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42977 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 42979 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 42980 $PACKER_VCC_NET
.sym 42983 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 42985 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 42986 $PACKER_VCC_NET
.sym 42989 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 42992 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 42995 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 42997 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 42998 $PACKER_VCC_NET
.sym 43001 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 43003 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43004 $PACKER_VCC_NET
.sym 43025 $PACKER_VCC_NET
.sym 43032 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43034 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43035 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 43037 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 43039 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 43040 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43042 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43045 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 43052 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 43053 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43054 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 43062 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 43077 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43082 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 43084 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43088 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[9]
.sym 43090 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43095 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 43096 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 43097 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 43098 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[9]
.sym 43144 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 43147 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 43150 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43153 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 43154 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 43155 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 43158 $PACKER_VCC_NET
.sym 43161 col[4]
.sym 43162 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 43163 $PACKER_VCC_NET
.sym 43164 col[3]
.sym 43166 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43173 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43177 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43180 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 43187 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43192 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 43196 $PACKER_VCC_NET
.sym 43198 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43199 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43200 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43204 $PACKER_VCC_NET
.sym 43205 $nextpnr_ICESTORM_LC_91$O
.sym 43207 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43211 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I0[1]
.sym 43213 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43214 $PACKER_VCC_NET
.sym 43217 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I0[2]
.sym 43219 $PACKER_VCC_NET
.sym 43220 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43223 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I0[3]
.sym 43225 $PACKER_VCC_NET
.sym 43226 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 43229 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I0[4]
.sym 43231 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 43232 $PACKER_VCC_NET
.sym 43235 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I0[5]
.sym 43237 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43241 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I0[6]
.sym 43243 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43244 $PACKER_VCC_NET
.sym 43247 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I0[7]
.sym 43249 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43257 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 43267 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 43268 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 43277 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43282 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 43283 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43285 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43287 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 43289 col[3]
.sym 43290 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 43291 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I0[7]
.sym 43301 $PACKER_VCC_NET
.sym 43303 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43312 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43328 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I0[8]
.sym 43330 $PACKER_VCC_NET
.sym 43331 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43334 $nextpnr_ICESTORM_LC_92$I3
.sym 43337 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43344 $nextpnr_ICESTORM_LC_92$I3
.sym 43391 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 43393 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43399 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43402 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 43403 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 43404 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 43405 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43407 col[6]
.sym 43409 col[7]
.sym 43410 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 43413 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43422 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43423 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 43425 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43426 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43430 $PACKER_VCC_NET
.sym 43433 $PACKER_VCC_NET
.sym 43438 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43442 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 43446 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43448 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43451 $nextpnr_ICESTORM_LC_15$O
.sym 43453 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43457 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 43460 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43463 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 43465 $PACKER_VCC_NET
.sym 43466 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43469 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 43472 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 43475 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I2[4]
.sym 43477 $PACKER_VCC_NET
.sym 43478 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 43481 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I2[5]
.sym 43483 $PACKER_VCC_NET
.sym 43484 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43487 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I2[6]
.sym 43490 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43493 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I2[7]
.sym 43495 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43496 $PACKER_VCC_NET
.sym 43503 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 43506 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 43508 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 43517 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43518 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43521 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43523 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 43528 VSYNC1_SB_DFFE_Q_E
.sym 43529 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 43531 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43532 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43533 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43534 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43535 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 43537 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I2[7]
.sym 43545 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43563 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 43565 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 43573 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43574 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I2[8]
.sym 43576 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43580 $nextpnr_ICESTORM_LC_16$I3
.sym 43582 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43590 $nextpnr_ICESTORM_LC_16$I3
.sym 43593 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 43617 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 43641 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 43648 $PACKER_VCC_NET
.sym 43649 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 43650 $PACKER_VCC_NET
.sym 43651 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43653 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 43654 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[3]
.sym 43655 col[3]
.sym 43656 $PACKER_VCC_NET
.sym 43657 col[4]
.sym 43658 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43668 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43669 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43670 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 43671 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43672 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 43676 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43680 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43684 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43688 $PACKER_VCC_NET
.sym 43696 $PACKER_VCC_NET
.sym 43697 $nextpnr_ICESTORM_LC_102$O
.sym 43700 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43703 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 43705 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43706 $PACKER_VCC_NET
.sym 43709 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 43712 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43715 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 43718 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 43721 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[4]
.sym 43723 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 43724 $PACKER_VCC_NET
.sym 43727 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[5]
.sym 43729 $PACKER_VCC_NET
.sym 43730 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43733 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[6]
.sym 43735 $PACKER_VCC_NET
.sym 43736 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43739 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[7]
.sym 43742 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43748 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[3]
.sym 43750 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43751 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43759 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43761 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 43771 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43772 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43773 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 43774 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 43775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43777 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 43779 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 43781 col[3]
.sym 43783 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[7]
.sym 43789 $PACKER_VCC_NET
.sym 43791 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43806 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 43808 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43815 col[3]
.sym 43816 col[4]
.sym 43817 col[5]
.sym 43818 col[6]
.sym 43820 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[8]
.sym 43822 $PACKER_VCC_NET
.sym 43823 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43826 $nextpnr_ICESTORM_LC_103$I3
.sym 43829 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43836 $nextpnr_ICESTORM_LC_103$I3
.sym 43842 col[5]
.sym 43848 col[6]
.sym 43852 col[3]
.sym 43859 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 43865 col[4]
.sym 43872 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 43873 col[3]
.sym 43874 col[4]
.sym 43875 col[5]
.sym 43876 col[6]
.sym 43877 col[7]
.sym 43885 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43886 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 43890 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43892 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43893 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 43894 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 43895 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 43896 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 43897 col[5]
.sym 43898 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 43899 col[6]
.sym 43901 col[7]
.sym 43902 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 43914 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43915 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43920 $PACKER_VCC_NET
.sym 43922 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43923 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43924 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 43925 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43926 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 43928 $PACKER_VCC_NET
.sym 43929 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43943 $nextpnr_ICESTORM_LC_10$O
.sym 43946 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43949 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 43951 $PACKER_VCC_NET
.sym 43952 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43955 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]
.sym 43957 $PACKER_VCC_NET
.sym 43958 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 43961 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3]
.sym 43963 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 43964 $PACKER_VCC_NET
.sym 43967 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[4]
.sym 43969 $PACKER_VCC_NET
.sym 43970 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43973 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[5]
.sym 43976 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43979 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[6]
.sym 43981 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43985 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[7]
.sym 43987 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43988 $PACKER_VCC_NET
.sym 43993 col[8]
.sym 43994 col[9]
.sym 43997 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 44000 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 44003 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_O[3]
.sym 44005 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 44006 col[6]
.sym 44007 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 44008 col[3]
.sym 44010 col[7]
.sym 44011 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 44015 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 44016 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 44017 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 44020 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 44021 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 44023 col[5]
.sym 44024 VSYNC1_SB_DFFE_Q_E
.sym 44025 col[6]
.sym 44026 col[8]
.sym 44027 col[7]
.sym 44028 col[9]
.sym 44029 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[7]
.sym 44041 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 44066 $nextpnr_ICESTORM_LC_11$I3
.sym 44068 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 44076 $nextpnr_ICESTORM_LC_11$I3
.sym 44129 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 44133 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 44135 col[8]
.sym 44137 col[9]
.sym 44139 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 44142 $PACKER_VCC_NET
.sym 44144 $PACKER_VCC_NET
.sym 44145 $PACKER_VCC_NET
.sym 44147 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 44148 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 44149 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 44150 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 44151 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[3]
.sym 44159 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 44160 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 44166 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 44172 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 44174 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 44176 $PACKER_VCC_NET
.sym 44178 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 44180 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 44184 $PACKER_VCC_NET
.sym 44186 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 44188 $PACKER_VCC_NET
.sym 44189 $nextpnr_ICESTORM_LC_99$O
.sym 44191 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 44195 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I3[1]
.sym 44197 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 44198 $PACKER_VCC_NET
.sym 44201 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I3[2]
.sym 44204 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 44207 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I3[3]
.sym 44209 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 44213 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I3[4]
.sym 44215 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 44216 $PACKER_VCC_NET
.sym 44219 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I3[5]
.sym 44221 $PACKER_VCC_NET
.sym 44222 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 44225 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I3[6]
.sym 44227 $PACKER_VCC_NET
.sym 44228 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 44231 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I3[7]
.sym 44233 $PACKER_VCC_NET
.sym 44234 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 44240 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 44241 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 44242 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 44243 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 44244 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 44245 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[0]
.sym 44251 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 44252 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44253 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 44254 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 44256 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44258 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 44260 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 44261 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 44262 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 44263 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44264 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 44272 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 44274 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 44275 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I3[7]
.sym 44293 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 44294 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 44302 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[6]
.sym 44312 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I3[8]
.sym 44315 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 44319 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 44320 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[6]
.sym 44322 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I3[8]
.sym 44374 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 44375 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 44376 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44378 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 44379 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 44381 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 44382 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 44383 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 44386 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 44387 col[6]
.sym 44390 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 44391 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 44392 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 44393 col[7]
.sym 44394 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 44403 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 44404 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 44410 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 44411 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 44414 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 44415 $PACKER_VCC_NET
.sym 44416 $PACKER_VCC_NET
.sym 44419 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 44420 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44430 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44435 $nextpnr_ICESTORM_LC_72$O
.sym 44438 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 44441 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_I3[1]
.sym 44443 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 44447 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_I3[2]
.sym 44449 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44450 $PACKER_VCC_NET
.sym 44453 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_I3[3]
.sym 44455 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44456 $PACKER_VCC_NET
.sym 44459 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_I3[4]
.sym 44461 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 44462 $PACKER_VCC_NET
.sym 44465 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_I3[5]
.sym 44467 $PACKER_VCC_NET
.sym 44468 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 44471 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_I3[6]
.sym 44473 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 44474 $PACKER_VCC_NET
.sym 44477 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_I3[7]
.sym 44479 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 44480 $PACKER_VCC_NET
.sym 44485 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 44486 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 44492 VSYNC1_SB_DFFE_Q_E
.sym 44500 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 44503 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 44512 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 44514 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 44516 VSYNC1_SB_DFFE_Q_E
.sym 44518 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 44521 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_I3[7]
.sym 44529 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 44530 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 44531 $PACKER_VCC_NET
.sym 44532 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 44533 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 44536 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 44538 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44539 row[8]
.sym 44540 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44541 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 44545 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 44546 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 44549 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 44551 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 44555 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 44557 right_SB_LUT4_I0_O[3]
.sym 44558 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_I3[8]
.sym 44560 $PACKER_VCC_NET
.sym 44561 row[8]
.sym 44564 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 44566 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 44571 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 44572 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 44573 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 44574 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 44579 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 44580 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 44583 right_SB_LUT4_I0_O[3]
.sym 44584 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 44585 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 44586 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 44589 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44590 row[8]
.sym 44591 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44592 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 44596 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44598 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44603 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 44604 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 44620 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 44623 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 44630 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 44632 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 44633 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 44634 $PACKER_VCC_NET
.sym 44636 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 44639 $PACKER_VCC_NET
.sym 44641 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 44643 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 44649 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 44650 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 44655 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 44664 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 44666 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 44672 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 44675 $PACKER_VCC_NET
.sym 44676 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 44677 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 44679 $PACKER_VCC_NET
.sym 44681 $nextpnr_ICESTORM_LC_100$O
.sym 44683 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 44687 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 44689 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 44690 $PACKER_VCC_NET
.sym 44693 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 44695 $PACKER_VCC_NET
.sym 44696 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 44699 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 44702 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 44705 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I2[4]
.sym 44708 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 44711 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I2[5]
.sym 44713 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 44714 $PACKER_VCC_NET
.sym 44717 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I2[6]
.sym 44719 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 44723 $nextpnr_ICESTORM_LC_101$I3
.sym 44726 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 44732 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 44733 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44734 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.sym 44735 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 44736 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 44737 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 44738 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 44750 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 44752 clk_12M$SB_IO_IN
.sym 44754 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 44758 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 44762 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 44764 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 44765 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 44767 $nextpnr_ICESTORM_LC_101$I3
.sym 44776 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 44777 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 44778 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 44779 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 44780 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 44782 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44783 row[8]
.sym 44784 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 44785 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 44786 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_O[1]
.sym 44788 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 44790 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_O[3]
.sym 44795 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 44797 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 44798 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 44808 $nextpnr_ICESTORM_LC_101$I3
.sym 44811 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 44812 row[8]
.sym 44813 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44817 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 44818 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 44819 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 44820 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 44829 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 44830 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_O[1]
.sym 44831 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_O[3]
.sym 44832 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 44835 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 44836 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 44837 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 44838 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 44860 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 44861 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 44867 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 44869 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.sym 44872 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 44875 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 44883 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 44884 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 44886 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 44906 $PACKER_VCC_NET
.sym 44907 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 44909 $PACKER_VCC_NET
.sym 44910 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 44912 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 44919 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 44922 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 44924 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 44925 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 44927 $nextpnr_ICESTORM_LC_109$O
.sym 44930 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 44933 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[1]
.sym 44936 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 44939 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[2]
.sym 44942 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 44945 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[3]
.sym 44947 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 44948 $PACKER_VCC_NET
.sym 44951 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[4]
.sym 44953 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 44954 $PACKER_VCC_NET
.sym 44957 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[5]
.sym 44959 $PACKER_VCC_NET
.sym 44960 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 44963 $nextpnr_ICESTORM_LC_110$I3
.sym 44965 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 44973 $nextpnr_ICESTORM_LC_110$I3
.sym 44985 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 45001 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 45021 clk_12M$SB_IO_IN
.sym 45043 clk_12M$SB_IO_IN
.sym 46377 col[8]
.sym 46482 col[8]
.sym 46496 col[4]
.sym 46497 col[5]
.sym 46500 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 46506 col[3]
.sym 46606 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 46618 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 46620 col[9]
.sym 46622 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 46623 col[6]
.sym 46625 col[9]
.sym 46627 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 46629 col[7]
.sym 46636 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 46638 $PACKER_VCC_NET
.sym 46640 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 46641 $PACKER_VCC_NET
.sym 46646 $PACKER_VCC_NET
.sym 46653 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 46655 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 46661 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 46662 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 46664 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 46665 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 46667 $nextpnr_ICESTORM_LC_172$O
.sym 46670 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 46673 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 46675 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 46676 $PACKER_VCC_NET
.sym 46677 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 46679 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 46681 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 46682 $PACKER_VCC_NET
.sym 46685 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 46687 $PACKER_VCC_NET
.sym 46688 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 46691 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 46693 $PACKER_VCC_NET
.sym 46694 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 46697 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 46699 $PACKER_VCC_NET
.sym 46700 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 46703 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[6]
.sym 46705 $PACKER_VCC_NET
.sym 46706 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 46709 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 46711 $PACKER_VCC_NET
.sym 46712 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 46719 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 46729 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 46731 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 46742 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 46753 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 46761 $PACKER_VCC_NET
.sym 46774 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 46788 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 46790 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 46792 $PACKER_VCC_NET
.sym 46793 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 46796 $nextpnr_ICESTORM_LC_173$I3
.sym 46799 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 46806 $nextpnr_ICESTORM_LC_173$I3
.sym 46842 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 46843 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 46844 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 46845 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 46846 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 46847 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 46850 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 46855 $PACKER_VCC_NET
.sym 46856 $PACKER_VCC_NET
.sym 46857 $PACKER_VCC_NET
.sym 46873 col[8]
.sym 46890 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 46891 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 46894 col[6]
.sym 46895 col[9]
.sym 46896 col[7]
.sym 46897 col[8]
.sym 46898 col[4]
.sym 46899 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 46901 col[3]
.sym 46902 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 46904 col[5]
.sym 46907 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 46908 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 46909 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 46911 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 46912 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 46913 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 46915 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 46916 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 46919 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 46921 col[3]
.sym 46922 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 46925 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 46927 col[4]
.sym 46928 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 46931 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 46933 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 46934 col[5]
.sym 46937 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[4]
.sym 46939 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 46940 col[6]
.sym 46943 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[5]
.sym 46945 col[7]
.sym 46946 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 46949 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[6]
.sym 46951 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 46952 col[8]
.sym 46955 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[7]
.sym 46957 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 46958 col[9]
.sym 46963 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 46964 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 46965 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 46974 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 46978 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 46990 col[5]
.sym 46993 col[5]
.sym 46995 col[4]
.sym 46996 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 46998 col[3]
.sym 46999 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[7]
.sym 47022 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 47028 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 47029 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 47036 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[8]
.sym 47038 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 47042 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[9]
.sym 47044 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 47048 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[10]
.sym 47051 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 47054 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[11]
.sym 47056 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 47060 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[12]
.sym 47063 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 47066 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[13]
.sym 47068 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 47072 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[14]
.sym 47075 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 47078 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[15]
.sym 47080 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 47099 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47102 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 47108 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 47112 col[9]
.sym 47113 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 47114 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 47115 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47116 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47119 col[6]
.sym 47120 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 47121 col[7]
.sym 47122 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[15]
.sym 47129 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 47147 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 47152 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[17]
.sym 47159 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[16]
.sym 47162 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 47165 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[17]
.sym 47167 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 47172 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[17]
.sym 47174 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 47175 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[17]
.sym 47220 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 47223 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 47225 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 47226 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 47227 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 47230 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47234 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 47235 col[5]
.sym 47236 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 47238 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[17]
.sym 47241 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 47242 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 47250 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 47253 $PACKER_VCC_NET
.sym 47256 $PACKER_VCC_NET
.sym 47261 $PACKER_VCC_NET
.sym 47265 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 47268 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47269 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 47272 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 47273 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47277 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47278 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 47282 $nextpnr_ICESTORM_LC_12$O
.sym 47285 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47288 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 47291 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47294 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 47297 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 47300 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[3]
.sym 47302 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 47303 $PACKER_VCC_NET
.sym 47306 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[4]
.sym 47309 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 47312 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[5]
.sym 47314 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47318 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[6]
.sym 47320 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 47321 $PACKER_VCC_NET
.sym 47324 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[7]
.sym 47326 $PACKER_VCC_NET
.sym 47327 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 47336 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[19]
.sym 47341 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 47342 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 47346 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 47351 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 47354 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 47356 $PACKER_VCC_NET
.sym 47358 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 47360 col[8]
.sym 47362 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 47363 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 47364 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47365 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 47366 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 47367 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 47368 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[7]
.sym 47373 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 47375 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 47376 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47378 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 47388 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 47389 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47391 VSYNC1_SB_DFFE_Q_E
.sym 47395 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 47402 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 47405 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[8]
.sym 47408 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47411 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 47413 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 47418 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 47420 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 47421 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 47436 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47448 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 47451 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 47452 VSYNC1_SB_DFFE_Q_E
.sym 47453 clk_pxl$SB_IO_OUT
.sym 47454 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 47469 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 47470 col[3]
.sym 47480 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 47481 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 47483 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47484 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 47485 col[3]
.sym 47486 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 47487 col[4]
.sym 47489 col[5]
.sym 47490 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 47500 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47507 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 47513 $PACKER_VCC_NET
.sym 47515 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47517 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 47519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47524 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 47526 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 47527 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 47528 $nextpnr_ICESTORM_LC_93$O
.sym 47530 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47534 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 47537 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 47540 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 47542 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 47546 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 47548 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 47552 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 47554 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47558 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 47561 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 47564 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 47566 $PACKER_VCC_NET
.sym 47567 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 47570 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 47572 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47573 $PACKER_VCC_NET
.sym 47579 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[8]
.sym 47581 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 47584 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 47599 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 47601 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 47602 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47603 col[6]
.sym 47604 col[9]
.sym 47605 col[7]
.sym 47610 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 47611 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47612 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 47613 col[3]
.sym 47614 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 47628 col[8]
.sym 47629 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[9]
.sym 47634 col[7]
.sym 47649 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 47651 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 47653 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 47658 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[9]
.sym 47661 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 47671 col[7]
.sym 47676 col[8]
.sym 47713 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 47714 col[8]
.sym 47721 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 47723 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 47725 col[4]
.sym 47726 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 47727 col[5]
.sym 47728 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 47729 col[6]
.sym 47730 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[17]
.sym 47731 col[7]
.sym 47732 col[9]
.sym 47733 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 47734 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47736 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 47745 col[3]
.sym 47755 col[5]
.sym 47756 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 47760 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 47764 col[6]
.sym 47765 col[7]
.sym 47768 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47769 VSYNC1_SB_DFFE_Q_E
.sym 47770 col[4]
.sym 47771 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 47774 $nextpnr_ICESTORM_LC_141$O
.sym 47776 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 47780 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 47782 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 47786 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 47788 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47790 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 47792 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 47795 col[3]
.sym 47796 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 47798 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 47800 col[4]
.sym 47802 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 47804 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 47806 col[5]
.sym 47808 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 47810 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 47813 col[6]
.sym 47814 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 47816 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 47819 col[7]
.sym 47820 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 47821 VSYNC1_SB_DFFE_Q_E
.sym 47822 clk_pxl$SB_IO_OUT
.sym 47823 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 47838 col[5]
.sym 47839 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 47840 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 47842 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47844 col[3]
.sym 47846 col[4]
.sym 47847 $PACKER_VCC_NET
.sym 47848 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 47849 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47850 VSYNC1_SB_DFFE_Q_E
.sym 47851 col[3]
.sym 47852 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 47853 col[4]
.sym 47855 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 47856 col[8]
.sym 47857 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 47858 col[9]
.sym 47859 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 47860 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 47866 col[9]
.sym 47869 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 47871 col[6]
.sym 47872 col[7]
.sym 47876 VSYNC1_SB_DFFE_Q_E
.sym 47877 col[4]
.sym 47878 col[5]
.sym 47889 col[8]
.sym 47897 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 47899 col[8]
.sym 47901 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 47904 col[9]
.sym 47907 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 47922 col[6]
.sym 47925 col[7]
.sym 47940 col[7]
.sym 47941 col[6]
.sym 47942 col[4]
.sym 47943 col[5]
.sym 47944 VSYNC1_SB_DFFE_Q_E
.sym 47945 clk_pxl$SB_IO_OUT
.sym 47946 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 47949 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[17]
.sym 47959 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 47960 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 47963 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47964 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 47965 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 47968 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 47971 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 47973 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 47976 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 47977 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 47978 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 47980 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 47982 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 47993 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 47995 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 48001 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 48003 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 48006 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 48007 $PACKER_VCC_NET
.sym 48008 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 48009 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 48015 $PACKER_VCC_NET
.sym 48016 $PACKER_VCC_NET
.sym 48017 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 48020 $nextpnr_ICESTORM_LC_75$O
.sym 48023 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 48026 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 48028 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 48029 $PACKER_VCC_NET
.sym 48032 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 48034 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 48038 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 48040 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 48044 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 48046 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 48047 $PACKER_VCC_NET
.sym 48050 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[5]
.sym 48053 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 48056 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[6]
.sym 48058 $PACKER_VCC_NET
.sym 48059 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 48062 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 48064 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 48072 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 48073 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 48074 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 48075 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 48076 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 48077 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 48082 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 48083 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 48086 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 48087 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48088 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 48090 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 48091 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 48093 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 48094 col[3]
.sym 48097 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 48098 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 48099 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 48102 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 48103 start_SB_LUT4_I2_O[0]
.sym 48104 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 48106 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 48111 col[8]
.sym 48118 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[3]
.sym 48119 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48121 col[3]
.sym 48122 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 48123 col[4]
.sym 48124 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 48125 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 48126 col[5]
.sym 48128 col[8]
.sym 48129 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 48130 col[9]
.sym 48133 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[0]
.sym 48136 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 48138 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 48139 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 48141 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[0]
.sym 48143 $nextpnr_ICESTORM_LC_76$I3
.sym 48146 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 48153 $nextpnr_ICESTORM_LC_76$I3
.sym 48157 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 48158 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[0]
.sym 48159 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 48162 col[4]
.sym 48163 col[8]
.sym 48164 col[9]
.sym 48165 col[5]
.sym 48169 col[8]
.sym 48171 col[9]
.sym 48174 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[0]
.sym 48175 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 48176 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[3]
.sym 48177 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 48180 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 48181 col[3]
.sym 48182 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 48183 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48206 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48207 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 48208 col[7]
.sym 48209 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 48211 col[9]
.sym 48212 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 48214 col[5]
.sym 48215 row[8]
.sym 48216 col[6]
.sym 48217 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 48218 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 48220 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 48223 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 48224 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48225 col[4]
.sym 48226 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 48228 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 48237 $PACKER_VCC_NET
.sym 48239 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 48244 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 48245 $PACKER_VCC_NET
.sym 48247 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 48249 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 48257 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 48258 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 48262 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 48265 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 48266 $nextpnr_ICESTORM_LC_22$O
.sym 48268 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 48272 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 48275 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 48278 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 48280 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 48284 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 48286 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 48290 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 48292 $PACKER_VCC_NET
.sym 48293 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 48296 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 48298 $PACKER_VCC_NET
.sym 48299 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 48302 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 48305 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 48308 $nextpnr_ICESTORM_LC_23$I3
.sym 48311 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 48317 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 48318 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48320 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 48328 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 48329 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 48330 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 48333 $PACKER_VCC_NET
.sym 48335 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 48336 lives_display_SB_LUT4_I2_O[3]
.sym 48339 $PACKER_VCC_NET
.sym 48344 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 48345 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 48346 VSYNC1_SB_DFFE_Q_E
.sym 48350 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 48352 $nextpnr_ICESTORM_LC_23$I3
.sym 48363 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 48366 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 48374 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 48376 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 48378 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 48383 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 48387 $PACKER_VCC_NET
.sym 48389 $nextpnr_ICESTORM_LC_23$COUT
.sym 48391 $PACKER_VCC_NET
.sym 48393 $nextpnr_ICESTORM_LC_23$I3
.sym 48396 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 48397 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 48398 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 48399 $nextpnr_ICESTORM_LC_23$COUT
.sym 48432 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 48433 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 48434 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 48452 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 48454 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 48455 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 48460 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 48462 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 48468 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48469 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 48480 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 48484 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 48487 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 48489 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 48495 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 48499 $PACKER_VCC_NET
.sym 48502 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 48507 $PACKER_VCC_NET
.sym 48508 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 48509 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 48510 $PACKER_VCC_NET
.sym 48512 $nextpnr_ICESTORM_LC_24$O
.sym 48515 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 48518 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 48520 $PACKER_VCC_NET
.sym 48521 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 48524 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 48526 $PACKER_VCC_NET
.sym 48527 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 48530 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 48532 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 48533 $PACKER_VCC_NET
.sym 48536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 48538 $PACKER_VCC_NET
.sym 48539 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 48542 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 48544 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 48548 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 48550 $PACKER_VCC_NET
.sym 48551 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 48554 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 48556 $PACKER_VCC_NET
.sym 48557 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 48563 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 48564 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 48565 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 48566 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 48567 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 48568 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 48569 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 48580 valid1
.sym 48582 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 48587 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 48588 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 48590 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 48591 start_SB_LUT4_I2_O[0]
.sym 48594 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 48598 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 48603 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 48605 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 48607 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 48608 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 48609 $PACKER_VCC_NET
.sym 48613 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 48615 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 48616 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 48617 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 48621 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 48627 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48629 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 48631 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 48632 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 48634 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 48635 $nextpnr_ICESTORM_LC_25$I3
.sym 48638 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 48641 $nextpnr_ICESTORM_LC_25$COUT
.sym 48643 $PACKER_VCC_NET
.sym 48645 $nextpnr_ICESTORM_LC_25$I3
.sym 48650 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 48651 $nextpnr_ICESTORM_LC_25$COUT
.sym 48654 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 48655 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 48656 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 48657 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 48661 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 48662 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 48663 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 48666 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 48668 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 48672 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 48675 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 48678 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 48679 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 48680 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48681 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 48690 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[4]
.sym 48691 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 48692 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 48701 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 48702 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 48703 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 48706 $PACKER_GND_NET
.sym 48709 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 48729 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 48731 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 48732 $PACKER_VCC_NET
.sym 48733 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 48740 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 48743 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 48748 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 48750 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 48754 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 48758 $nextpnr_ICESTORM_LC_167$O
.sym 48760 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 48764 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 48766 $PACKER_VCC_NET
.sym 48767 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 48770 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 48772 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 48773 $PACKER_VCC_NET
.sym 48776 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 48778 $PACKER_VCC_NET
.sym 48779 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 48782 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 48784 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 48785 $PACKER_VCC_NET
.sym 48788 $nextpnr_ICESTORM_LC_168$I3
.sym 48791 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 48794 $nextpnr_ICESTORM_LC_168$COUT
.sym 48797 $PACKER_VCC_NET
.sym 48798 $nextpnr_ICESTORM_LC_168$I3
.sym 48802 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 48803 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 48804 $nextpnr_ICESTORM_LC_168$COUT
.sym 48826 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 48828 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 48833 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 50208 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 50209 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 50211 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50214 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 50304 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 50305 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 50306 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 50307 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 50308 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 50309 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 50334 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 50344 col[8]
.sym 50348 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 50359 col[4]
.sym 50361 col[3]
.sym 50362 col[5]
.sym 50363 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 50364 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 50365 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 50366 col[7]
.sym 50367 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50368 col[6]
.sym 50369 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 50370 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 50372 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 50373 col[9]
.sym 50374 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 50375 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 50377 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50378 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 50381 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 50383 col[3]
.sym 50384 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 50387 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 50389 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 50390 col[4]
.sym 50393 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 50395 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 50396 col[5]
.sym 50399 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[4]
.sym 50401 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 50402 col[6]
.sym 50405 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[5]
.sym 50407 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 50408 col[7]
.sym 50411 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[6]
.sym 50413 col[8]
.sym 50414 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 50417 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[7]
.sym 50419 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 50420 col[9]
.sym 50425 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 50426 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 50427 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 50430 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 50437 $PACKER_VCC_NET
.sym 50461 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[7]
.sym 50483 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 50490 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 50492 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 50498 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[8]
.sym 50500 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 50504 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[9]
.sym 50507 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 50510 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[10]
.sym 50512 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 50516 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[11]
.sym 50519 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 50522 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[12]
.sym 50524 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 50528 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[13]
.sym 50531 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 50534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[14]
.sym 50536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 50540 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[15]
.sym 50543 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 50572 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 50580 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 50584 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[15]
.sym 50591 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 50621 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[16]
.sym 50624 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 50627 $nextpnr_ICESTORM_LC_111$I3
.sym 50629 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 50637 $nextpnr_ICESTORM_LC_111$I3
.sym 50689 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 50694 col[4]
.sym 50696 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 50700 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 50701 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 50702 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 50703 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50705 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 50725 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 50728 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 50732 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 50734 $PACKER_VCC_NET
.sym 50735 $PACKER_VCC_NET
.sym 50736 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 50737 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 50739 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 50740 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 50743 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 50744 $nextpnr_ICESTORM_LC_153$O
.sym 50746 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 50750 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 50752 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 50753 $PACKER_VCC_NET
.sym 50756 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 50759 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 50760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 50762 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 50764 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 50766 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 50768 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 50771 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 50772 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 50774 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 50776 $PACKER_VCC_NET
.sym 50777 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 50778 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 50780 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 50783 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 50784 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 50786 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 50788 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 50790 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 50796 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 50805 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 50807 col[6]
.sym 50808 col[7]
.sym 50812 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 50816 col[9]
.sym 50818 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 50827 row[8]
.sym 50830 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 50836 $PACKER_VCC_NET
.sym 50843 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 50862 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 50867 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 50869 $PACKER_VCC_NET
.sym 50870 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 50871 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 50873 $nextpnr_ICESTORM_LC_154$I3
.sym 50876 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 50877 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 50883 $nextpnr_ICESTORM_LC_154$I3
.sym 50929 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 50933 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50939 col[5]
.sym 50940 $PACKER_VCC_NET
.sym 50942 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 50943 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[18]
.sym 50944 col[8]
.sym 50946 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 50947 $PACKER_VCC_NET
.sym 50948 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 50949 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 50960 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 50964 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 50965 col[3]
.sym 50968 col[5]
.sym 50970 col[4]
.sym 50971 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 50973 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 50974 col[6]
.sym 50975 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 50977 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 50981 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 50984 col[7]
.sym 50985 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 50986 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 50989 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50990 $nextpnr_ICESTORM_LC_61$O
.sym 50992 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 50996 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 50998 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50999 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 51002 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 51004 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 51005 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51008 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 51010 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 51011 col[3]
.sym 51014 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[4]
.sym 51016 col[4]
.sym 51017 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 51020 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[5]
.sym 51022 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 51023 col[5]
.sym 51026 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[6]
.sym 51028 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 51029 col[6]
.sym 51032 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[7]
.sym 51034 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 51035 col[7]
.sym 51041 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 51043 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 51052 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 51053 $PACKER_VCC_NET
.sym 51054 col[8]
.sym 51056 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 51060 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 51064 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 51065 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51067 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 51071 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 51074 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 51076 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[7]
.sym 51081 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 51090 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 51095 col[9]
.sym 51105 col[8]
.sym 51110 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 51112 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 51113 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[8]
.sym 51115 col[8]
.sym 51116 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 51119 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[9]
.sym 51121 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 51122 col[9]
.sym 51125 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[10]
.sym 51128 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 51131 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[11]
.sym 51133 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 51137 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[12]
.sym 51140 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 51143 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[13]
.sym 51145 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 51149 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[14]
.sym 51152 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 51155 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[15]
.sym 51157 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 51175 col[3]
.sym 51177 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51181 col[5]
.sym 51185 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 51186 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 51187 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 51188 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 51189 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 51190 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I0[9]
.sym 51191 $PACKER_VCC_NET
.sym 51192 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 51193 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 51194 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 51195 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51197 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 51198 $PACKER_VCC_NET
.sym 51199 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[15]
.sym 51234 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 51236 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[16]
.sym 51238 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 51242 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[17]
.sym 51245 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 51248 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[18]
.sym 51250 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 51254 $nextpnr_ICESTORM_LC_62$I3
.sym 51257 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 51264 $nextpnr_ICESTORM_LC_62$I3
.sym 51298 col[6]
.sym 51300 col[3]
.sym 51302 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 51305 col[6]
.sym 51307 col[7]
.sym 51308 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51311 col[4]
.sym 51313 col[5]
.sym 51314 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 51315 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[19]
.sym 51317 col[7]
.sym 51319 row[8]
.sym 51321 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 51331 $PACKER_VCC_NET
.sym 51336 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 51339 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 51347 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 51351 $PACKER_VCC_NET
.sym 51352 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 51353 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 51354 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 51356 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 51358 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51359 $nextpnr_ICESTORM_LC_17$O
.sym 51361 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 51365 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 51367 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 51368 $PACKER_VCC_NET
.sym 51371 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 51373 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 51374 $PACKER_VCC_NET
.sym 51377 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 51379 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51380 $PACKER_VCC_NET
.sym 51383 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[4]
.sym 51385 $PACKER_VCC_NET
.sym 51386 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 51389 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[5]
.sym 51391 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 51392 $PACKER_VCC_NET
.sym 51395 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[6]
.sym 51398 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 51401 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[7]
.sym 51403 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 51412 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 51413 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 51414 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 51415 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 51416 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 51421 col[7]
.sym 51422 col[4]
.sym 51425 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 51426 col[5]
.sym 51427 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 51428 col[6]
.sym 51429 col[9]
.sym 51431 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[18]
.sym 51436 col[8]
.sym 51437 ballvga.invertx
.sym 51438 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 51439 $PACKER_VCC_NET
.sym 51440 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 51442 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 51443 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[8]
.sym 51444 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51445 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[7]
.sym 51453 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 51455 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 51469 col[3]
.sym 51472 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 51473 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 51475 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51482 $nextpnr_ICESTORM_LC_18$I3
.sym 51484 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 51492 $nextpnr_ICESTORM_LC_18$I3
.sym 51501 col[3]
.sym 51502 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51520 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 51521 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 51522 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 51534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 51535 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 51536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 51537 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 51538 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 51539 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 51545 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 51548 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 51549 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 51550 col[9]
.sym 51553 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 51554 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 51555 col[8]
.sym 51556 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 51558 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 51560 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51561 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51563 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 51564 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 51565 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 51566 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 51567 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 51575 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51577 col[4]
.sym 51578 col[5]
.sym 51580 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 51584 col[3]
.sym 51587 col[6]
.sym 51588 col[7]
.sym 51589 col[8]
.sym 51591 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 51594 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 51596 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 51597 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 51598 col[9]
.sym 51600 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 51601 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 51603 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 51605 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 51607 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 51608 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51611 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 51613 col[3]
.sym 51614 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 51617 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 51619 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 51620 col[4]
.sym 51623 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 51625 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 51626 col[5]
.sym 51629 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[4]
.sym 51631 col[6]
.sym 51632 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 51635 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[5]
.sym 51637 col[7]
.sym 51638 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 51641 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[6]
.sym 51643 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 51644 col[8]
.sym 51647 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[7]
.sym 51649 col[9]
.sym 51650 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 51655 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 51656 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 51657 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 51658 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 51659 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 51660 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51661 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 51662 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 51670 col[7]
.sym 51673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 51674 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 51676 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 51677 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 51679 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 51680 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 51681 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 51682 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51683 $PACKER_VCC_NET
.sym 51684 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 51686 $PACKER_VCC_NET
.sym 51687 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51688 $PACKER_VCC_NET
.sym 51689 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 51690 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 51691 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[7]
.sym 51703 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 51712 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 51721 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 51728 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[8]
.sym 51730 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 51734 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[9]
.sym 51736 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 51740 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[10]
.sym 51743 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 51746 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[11]
.sym 51748 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 51752 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[12]
.sym 51755 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 51758 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[13]
.sym 51760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 51764 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[14]
.sym 51767 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 51770 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[15]
.sym 51772 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 51780 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51781 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 51782 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 51783 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 51784 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 51785 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 51791 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 51793 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 51794 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51796 col[3]
.sym 51798 col[6]
.sym 51799 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 51801 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 51802 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 51803 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 51804 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 51805 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 51806 row[8]
.sym 51807 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 51808 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 51809 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 51810 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 51813 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 51814 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[15]
.sym 51828 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 51851 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[16]
.sym 51854 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 51857 $nextpnr_ICESTORM_LC_158$I3
.sym 51859 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 51867 $nextpnr_ICESTORM_LC_158$I3
.sym 51901 row[8]
.sym 51902 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 51903 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 51906 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 51907 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 51913 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 51914 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 51916 col[6]
.sym 51917 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 51918 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 51919 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 51920 col[6]
.sym 51921 HSYNC1_SB_DFFE_Q_E
.sym 51922 col[7]
.sym 51923 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 51924 col[5]
.sym 51925 ballvga.invertx
.sym 51928 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 51930 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51932 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[18]
.sym 51934 row[8]
.sym 51935 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 51936 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 51945 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 51946 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 51947 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 51948 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 51955 $PACKER_VCC_NET
.sym 51956 $PACKER_VCC_NET
.sym 51957 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 51966 row[8]
.sym 51967 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 51974 $nextpnr_ICESTORM_LC_1$O
.sym 51976 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 51980 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 51982 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 51986 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 51988 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 51989 $PACKER_VCC_NET
.sym 51990 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 51992 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 51994 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 51996 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 51998 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 52000 $PACKER_VCC_NET
.sym 52001 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 52002 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 52004 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 52006 $PACKER_VCC_NET
.sym 52007 row[8]
.sym 52008 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 52010 $nextpnr_ICESTORM_LC_2$I3
.sym 52012 $PACKER_VCC_NET
.sym 52013 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 52014 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 52020 $nextpnr_ICESTORM_LC_2$I3
.sym 52036 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 52038 col[4]
.sym 52043 col[9]
.sym 52044 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52045 HSYNC1_SB_DFFE_Q_E
.sym 52047 col[8]
.sym 52048 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 52049 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 52050 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 52054 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 52055 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 52056 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 52057 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 52058 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 52070 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 52074 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 52076 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 52077 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 52079 $PACKER_VCC_NET
.sym 52082 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 52083 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 52085 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 52090 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 52097 $nextpnr_ICESTORM_LC_105$O
.sym 52099 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 52103 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 52105 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 52109 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 52112 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 52115 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 52117 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 52118 $PACKER_VCC_NET
.sym 52121 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 52124 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 52127 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 52130 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 52133 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 52135 $PACKER_VCC_NET
.sym 52136 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 52139 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 52142 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 52148 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 52149 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 52151 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 52152 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 52153 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52162 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 52169 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 52171 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 52172 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 52174 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 52175 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52177 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 52178 row[8]
.sym 52180 $PACKER_VCC_NET
.sym 52181 $PACKER_VCC_NET
.sym 52182 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 52183 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 52188 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 52191 $PACKER_VCC_NET
.sym 52192 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 52199 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 52206 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52220 $nextpnr_ICESTORM_LC_106$I3
.sym 52223 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 52226 $nextpnr_ICESTORM_LC_106$COUT
.sym 52229 $PACKER_VCC_NET
.sym 52230 $nextpnr_ICESTORM_LC_106$I3
.sym 52235 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 52236 $nextpnr_ICESTORM_LC_106$COUT
.sym 52245 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52247 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 52275 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O[3]
.sym 52276 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2[1]
.sym 52277 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 52283 col[3]
.sym 52288 brick_display
.sym 52291 VSYNC1_SB_DFFE_Q_E
.sym 52293 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 52294 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 52295 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 52296 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 52298 startdisplay_SB_DFFESS_Q_E
.sym 52305 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 52312 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 52319 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 52321 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 52326 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 52328 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 52330 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 52332 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 52334 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 52340 $PACKER_VCC_NET
.sym 52341 $PACKER_VCC_NET
.sym 52343 $nextpnr_ICESTORM_LC_0$O
.sym 52345 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 52349 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52351 $PACKER_VCC_NET
.sym 52352 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 52355 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 52357 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 52358 $PACKER_VCC_NET
.sym 52361 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 52363 $PACKER_VCC_NET
.sym 52364 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 52367 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[4]
.sym 52369 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 52373 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 52376 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 52379 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[6]
.sym 52381 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 52385 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 52387 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 52388 $PACKER_VCC_NET
.sym 52393 startdisplay_SB_DFFESS_Q_E
.sym 52394 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 52395 startdisplay_SB_DFFESS_Q_5_S[0]
.sym 52396 startdisplay_SB_DFFESS_Q_5_E
.sym 52397 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 52398 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 52399 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 52400 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 52410 col[4]
.sym 52417 ballvga.invertx
.sym 52429 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 52436 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 52440 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 52441 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 52443 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52444 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 52445 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 52446 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 52447 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 52449 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 52451 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 52452 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 52454 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 52456 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 52457 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 52459 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 52460 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 52462 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 52466 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 52469 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 52474 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 52475 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 52476 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 52479 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 52481 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 52482 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 52485 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 52486 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 52487 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 52488 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 52493 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52494 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 52497 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 52499 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 52500 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 52503 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 52505 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 52506 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 52509 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 52510 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 52512 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 52517 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[1]
.sym 52518 startdisplay[3]
.sym 52519 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 52520 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 52521 startdisplay[0]
.sym 52522 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 52529 brick_display
.sym 52530 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 52540 startdisplay_SB_DFFESS_Q_5_S[0]
.sym 52562 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 52569 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52570 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 52574 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 52575 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 52582 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 52583 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 52585 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52589 $nextpnr_ICESTORM_LC_52$O
.sym 52591 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 52595 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[1]
.sym 52598 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52601 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[2]
.sym 52604 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 52607 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[3]
.sym 52610 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 52613 $nextpnr_ICESTORM_LC_53$I3
.sym 52616 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 52623 $nextpnr_ICESTORM_LC_53$I3
.sym 52627 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 52629 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52632 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52633 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 52649 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[4]
.sym 52651 rgb[3]$SB_IO_OUT
.sym 52655 rgb[0]$SB_IO_OUT
.sym 52657 rgb[2]$SB_IO_OUT
.sym 52659 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52665 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 52680 rgb[3]$SB_IO_OUT
.sym 52683 start_SB_LUT4_I2_O[0]
.sym 52687 rgb[3]$SB_IO_OUT
.sym 52698 rgb[3]$SB_IO_OUT
.sym 52705 start_SB_LUT4_I2_O[0]
.sym 52878 row[8]
.sym 53916 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 53920 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 54036 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 54160 $PACKER_VCC_NET
.sym 54175 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 54178 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 54179 $PACKER_VCC_NET
.sym 54181 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 54183 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 54184 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 54186 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54187 $PACKER_VCC_NET
.sym 54190 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 54196 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 54206 $nextpnr_ICESTORM_LC_170$O
.sym 54208 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54212 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 54214 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 54218 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 54220 $PACKER_VCC_NET
.sym 54221 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 54222 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 54224 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 54226 $PACKER_VCC_NET
.sym 54227 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 54228 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 54230 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 54232 $PACKER_VCC_NET
.sym 54233 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 54234 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 54236 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 54238 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 54240 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 54242 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 54244 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 54246 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 54248 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 54250 $PACKER_VCC_NET
.sym 54251 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 54252 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 54279 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 54280 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 54285 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 54287 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 54289 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 54290 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54292 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 54301 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 54313 row[8]
.sym 54320 $PACKER_VCC_NET
.sym 54323 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 54326 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54329 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 54332 row[8]
.sym 54333 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 54335 $nextpnr_ICESTORM_LC_171$I3
.sym 54337 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 54338 $PACKER_VCC_NET
.sym 54339 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 54345 $nextpnr_ICESTORM_LC_171$I3
.sym 54362 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 54363 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54390 row[8]
.sym 54398 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 54405 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 54407 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 54410 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 54412 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54504 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 54512 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 54526 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 54527 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 54529 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 54534 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 54536 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 54547 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 54548 $PACKER_VCC_NET
.sym 54551 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 54552 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 54556 $PACKER_VCC_NET
.sym 54557 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 54559 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 54560 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 54562 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54570 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 54575 $nextpnr_ICESTORM_LC_26$O
.sym 54578 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 54581 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 54583 $PACKER_VCC_NET
.sym 54584 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 54587 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 54589 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 54590 $PACKER_VCC_NET
.sym 54593 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 54595 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 54596 $PACKER_VCC_NET
.sym 54599 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 54601 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54602 $PACKER_VCC_NET
.sym 54605 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 54607 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 54611 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 54613 $PACKER_VCC_NET
.sym 54614 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 54617 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 54620 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 54626 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 54627 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 54628 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 54629 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 54630 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 54631 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 54636 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 54637 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 54641 col[8]
.sym 54642 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[18]
.sym 54644 $PACKER_VCC_NET
.sym 54648 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 54661 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 54671 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 54677 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 54678 $PACKER_VCC_NET
.sym 54698 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 54700 $PACKER_VCC_NET
.sym 54701 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 54704 $nextpnr_ICESTORM_LC_27$I3
.sym 54707 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 54714 $nextpnr_ICESTORM_LC_27$I3
.sym 54772 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 54773 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 54774 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 54775 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 54776 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 54777 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 54781 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 54782 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54783 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 54791 $PACKER_VCC_NET
.sym 54797 $PACKER_VCC_NET
.sym 54798 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 54803 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 54805 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 54806 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 54809 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 54811 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54817 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 54820 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 54821 $nextpnr_ICESTORM_LC_80$O
.sym 54824 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 54827 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I3[1]
.sym 54829 $PACKER_VCC_NET
.sym 54830 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 54833 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I3[2]
.sym 54835 $PACKER_VCC_NET
.sym 54836 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 54839 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I3[3]
.sym 54841 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54845 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I3[4]
.sym 54847 $PACKER_VCC_NET
.sym 54848 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 54851 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I3[5]
.sym 54853 $PACKER_VCC_NET
.sym 54854 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 54857 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I3[6]
.sym 54860 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 54863 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I3[7]
.sym 54865 $PACKER_VCC_NET
.sym 54866 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 54882 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 54883 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 54884 $PACKER_VCC_NET
.sym 54885 $PACKER_VCC_NET
.sym 54888 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 54889 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 54891 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 54893 $PACKER_VCC_NET
.sym 54894 $PACKER_VCC_NET
.sym 54896 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54897 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 54901 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 54902 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 54903 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 54906 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 54907 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I3[7]
.sym 54927 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 54929 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 54935 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I0[9]
.sym 54936 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 54938 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I1[9]
.sym 54941 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 54944 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I3[8]
.sym 54946 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 54951 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I1[9]
.sym 54952 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 54953 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I0[9]
.sym 54954 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I3[8]
.sym 54964 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 54965 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 54996 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I1[9]
.sym 54999 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 55018 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 55021 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 55026 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55027 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 55035 col[6]
.sym 55040 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55042 col[8]
.sym 55045 col[7]
.sym 55048 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55050 col[3]
.sym 55052 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55053 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 55054 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 55056 col[4]
.sym 55057 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 55058 col[5]
.sym 55059 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55060 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 55062 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 55066 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 55067 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 55069 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55070 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 55073 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 55075 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55076 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55079 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 55081 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55082 col[3]
.sym 55085 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 55087 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 55088 col[4]
.sym 55091 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[4]
.sym 55093 col[5]
.sym 55094 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 55097 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[5]
.sym 55099 col[6]
.sym 55100 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 55103 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[6]
.sym 55105 col[7]
.sym 55106 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 55109 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 55111 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 55112 col[8]
.sym 55117 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55118 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 55119 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 55120 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 55121 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 55122 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 55123 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 55124 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 55130 $PACKER_VCC_NET
.sym 55132 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55133 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 55138 col[8]
.sym 55142 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 55143 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55146 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 55147 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 55150 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55153 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 55161 col[9]
.sym 55171 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 55181 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 55187 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 55190 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[8]
.sym 55192 col[9]
.sym 55193 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 55196 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[9]
.sym 55198 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 55202 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[10]
.sym 55204 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 55208 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[11]
.sym 55211 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 55214 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[12]
.sym 55216 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 55220 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[13]
.sym 55223 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 55226 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[14]
.sym 55228 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 55232 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[15]
.sym 55235 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 55241 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[4]
.sym 55242 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[5]
.sym 55243 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[6]
.sym 55244 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[7]
.sym 55245 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[8]
.sym 55246 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[9]
.sym 55247 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 55255 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 55259 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55260 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 55262 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 55266 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 55267 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 55268 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 55270 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 55272 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 55273 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55274 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55275 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 55276 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[15]
.sym 55285 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 55290 col[9]
.sym 55292 col[7]
.sym 55293 col[8]
.sym 55295 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 55296 col[5]
.sym 55298 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[4]
.sym 55301 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[7]
.sym 55302 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[8]
.sym 55304 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 55305 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 55308 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[6]
.sym 55309 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 55313 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[16]
.sym 55315 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 55319 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[17]
.sym 55322 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 55325 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 55327 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 55332 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 55333 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 55334 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 55335 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 55338 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[6]
.sym 55339 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 55340 col[7]
.sym 55346 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[8]
.sym 55350 col[9]
.sym 55351 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[8]
.sym 55356 col[8]
.sym 55357 col[5]
.sym 55358 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[4]
.sym 55359 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[7]
.sym 55363 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 55364 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 55365 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 55366 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 55367 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 55369 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 55370 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 55376 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 55378 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 55381 $PACKER_VCC_NET
.sym 55382 $PACKER_VCC_NET
.sym 55383 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55385 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55386 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55388 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 55391 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55393 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 55395 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 55396 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 55397 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 55398 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 55409 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55417 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55421 $PACKER_VCC_NET
.sym 55424 row[8]
.sym 55426 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55428 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 55429 $PACKER_VCC_NET
.sym 55430 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 55432 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 55434 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 55436 $nextpnr_ICESTORM_LC_137$O
.sym 55439 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55442 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 55445 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55448 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 55450 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 55451 $PACKER_VCC_NET
.sym 55452 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 55454 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 55457 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 55458 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 55460 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 55462 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 55463 $PACKER_VCC_NET
.sym 55464 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 55466 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 55468 $PACKER_VCC_NET
.sym 55469 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 55470 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 55472 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 55475 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55476 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 55478 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 55480 row[8]
.sym 55481 $PACKER_VCC_NET
.sym 55482 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 55488 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 55489 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 55490 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 55491 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 55492 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 55493 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 55498 col[4]
.sym 55500 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[19]
.sym 55502 col[5]
.sym 55505 row[8]
.sym 55507 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 55510 row[8]
.sym 55511 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 55512 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 55513 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55514 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 55515 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[5]
.sym 55516 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 55517 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 55518 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55519 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 55520 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 55521 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 55522 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 55529 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55531 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 55532 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 55533 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 55537 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55542 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55549 $PACKER_VCC_NET
.sym 55553 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 55559 $nextpnr_ICESTORM_LC_138$I3
.sym 55561 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 55562 $PACKER_VCC_NET
.sym 55563 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 55569 $nextpnr_ICESTORM_LC_138$I3
.sym 55572 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55580 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55585 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 55591 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 55596 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 55604 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55605 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55609 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 55610 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 55611 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 55612 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 55613 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55614 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 55615 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 55616 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 55623 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55629 col[9]
.sym 55630 $PACKER_VCC_NET
.sym 55631 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 55633 col[6]
.sym 55634 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 55635 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 55636 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 55637 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 55638 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 55639 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 55640 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55642 col[7]
.sym 55653 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 55655 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55661 HSYNC1_SB_DFFE_Q_E
.sym 55663 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 55664 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 55670 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 55671 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 55676 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55678 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55681 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55682 $nextpnr_ICESTORM_LC_169$O
.sym 55684 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55688 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 55691 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55694 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 55696 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55698 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 55700 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 55703 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 55704 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 55706 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 55709 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 55710 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 55712 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 55715 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 55716 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 55718 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 55720 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 55722 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 55724 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 55726 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55728 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 55729 HSYNC1_SB_DFFE_Q_E
.sym 55730 clk_pxl$SB_IO_OUT
.sym 55731 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 55744 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 55745 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 55746 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 55750 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55752 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 55754 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 55756 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 55757 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55758 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 55759 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 55762 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 55764 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 55765 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 55766 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 55767 col[8]
.sym 55768 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 55775 HSYNC1_SB_DFFE_Q_E
.sym 55778 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 55780 col[4]
.sym 55781 row[8]
.sym 55782 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 55784 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 55785 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[5]
.sym 55790 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55793 col[6]
.sym 55795 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 55798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55802 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 55805 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 55807 row[8]
.sym 55809 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 55813 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 55815 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 55818 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 55819 col[4]
.sym 55820 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 55821 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 55838 row[8]
.sym 55842 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55843 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[5]
.sym 55844 col[6]
.sym 55845 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55852 HSYNC1_SB_DFFE_Q_E
.sym 55853 clk_pxl$SB_IO_OUT
.sym 55854 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 55855 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7]
.sym 55856 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 55857 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 55858 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 55859 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 55860 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 55861 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 55862 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 55867 row[8]
.sym 55869 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 55870 $PACKER_VCC_NET
.sym 55871 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 55874 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 55877 $PACKER_VCC_NET
.sym 55878 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55880 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 55884 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 55887 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 55888 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55890 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 55897 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 55899 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 55901 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 55905 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 55908 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 55910 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55911 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 55913 $PACKER_VCC_NET
.sym 55921 $PACKER_VCC_NET
.sym 55922 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 55928 $nextpnr_ICESTORM_LC_57$O
.sym 55931 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 55934 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 55936 $PACKER_VCC_NET
.sym 55937 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 55940 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[2]
.sym 55942 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 55946 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.sym 55948 $PACKER_VCC_NET
.sym 55949 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55952 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[4]
.sym 55954 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 55955 $PACKER_VCC_NET
.sym 55958 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[5]
.sym 55960 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 55961 $PACKER_VCC_NET
.sym 55964 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[6]
.sym 55966 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 55967 $PACKER_VCC_NET
.sym 55970 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[7]
.sym 55973 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 55979 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 55980 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 55981 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55984 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 55991 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 55997 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 56002 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 56004 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 56005 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 56006 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 56008 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 56009 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 56010 row[8]
.sym 56012 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56013 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 56014 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[7]
.sym 56022 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 56024 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 56025 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[18]
.sym 56031 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 56033 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 56036 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 56041 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 56043 $PACKER_VCC_NET
.sym 56044 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 56045 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 56046 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 56051 $nextpnr_ICESTORM_LC_58$I3
.sym 56053 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 56057 $nextpnr_ICESTORM_LC_58$COUT
.sym 56060 $PACKER_VCC_NET
.sym 56061 $nextpnr_ICESTORM_LC_58$I3
.sym 56064 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 56067 $nextpnr_ICESTORM_LC_58$COUT
.sym 56076 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 56077 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 56078 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 56079 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 56082 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 56083 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 56084 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 56085 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[18]
.sym 56088 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 56089 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 56090 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 56091 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 56101 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 56102 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 56103 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 56104 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56106 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 56108 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 56120 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 56126 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 56129 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 56134 startdisplay_SB_DFFESS_Q_5_S[0]
.sym 56142 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 56143 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 56144 startdisplay_SB_DFFESS_Q_5_S[0]
.sym 56147 $PACKER_VCC_NET
.sym 56148 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 56149 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 56152 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 56153 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 56155 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 56156 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56157 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 56161 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56162 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 56166 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 56168 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56169 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 56174 $nextpnr_ICESTORM_LC_74$O
.sym 56177 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 56180 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_I3[1]
.sym 56182 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 56183 $PACKER_VCC_NET
.sym 56186 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_I3[2]
.sym 56189 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 56192 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_I3[3]
.sym 56195 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 56198 startdisplay_SB_DFFESS_Q_5_S[3]
.sym 56200 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 56205 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 56206 startdisplay_SB_DFFESS_Q_5_S[0]
.sym 56207 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56208 startdisplay_SB_DFFESS_Q_5_S[3]
.sym 56211 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 56212 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56213 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 56214 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56217 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 56218 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 56219 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 56220 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 56224 startdisplay[5]
.sym 56225 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 56226 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 56227 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[1]
.sym 56229 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
.sym 56231 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 56238 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[8]
.sym 56267 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 56268 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56269 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 56270 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 56271 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2[1]
.sym 56272 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 56273 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 56276 startdisplay_SB_DFFESS_Q_5_E
.sym 56277 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 56278 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O[3]
.sym 56279 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 56280 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 56285 startdisplay_SB_DFFESS_Q_5_S[0]
.sym 56288 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 56293 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 56294 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 56298 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O[3]
.sym 56299 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 56300 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 56301 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 56304 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56305 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 56306 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 56307 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 56311 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 56313 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 56316 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 56317 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 56318 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 56319 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O[3]
.sym 56322 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 56323 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 56324 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 56325 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 56328 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 56329 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 56334 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 56336 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2[1]
.sym 56337 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 56340 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 56342 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 56343 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 56344 startdisplay_SB_DFFESS_Q_5_E
.sym 56345 clk_pxl$SB_IO_OUT
.sym 56346 startdisplay_SB_DFFESS_Q_5_S[0]
.sym 56347 rgb[2]$SB_IO_OUT
.sym 56348 rgb[1]$SB_IO_OUT
.sym 56349 rgb[5]$SB_IO_OUT
.sym 56350 rgb[4]$SB_IO_OUT
.sym 56351 valid1_SB_LUT4_I3_O
.sym 56352 rgb[3]$SB_IO_OUT
.sym 56354 rgb[0]$SB_IO_OUT
.sym 56368 lives_display_SB_LUT4_I2_O[0]
.sym 56369 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 56389 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 56391 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 56392 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 56394 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 56399 startdisplay_SB_DFFESS_Q_E
.sym 56403 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56408 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 56415 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 56416 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 56418 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.sym 56428 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56429 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 56430 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 56434 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 56435 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56436 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 56441 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 56442 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 56445 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 56447 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56451 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 56452 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 56454 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 56457 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 56458 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.sym 56459 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 56460 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 56467 startdisplay_SB_DFFESS_Q_E
.sym 56468 clk_pxl$SB_IO_OUT
.sym 56469 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 56481 startdisplay_SB_DFFESS_Q_E
.sym 56492 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 56500 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.sym 56514 ballvga.invertx
.sym 56515 rgb[5]$SB_IO_OUT
.sym 56525 ballvga.invertx
.sym 56526 rgb[5]$SB_IO_OUT
.sym 57989 $PACKER_VCC_NET
.sym 57997 $PACKER_VCC_NET
.sym 58088 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 58089 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 58090 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 58091 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 58092 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 58093 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 58096 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 58120 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 58121 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 58209 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 58210 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 58211 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 58214 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 58227 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 58233 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 58244 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 58251 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 58255 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 58256 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 58259 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 58261 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 58262 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 58272 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 58279 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 58280 $PACKER_VCC_NET
.sym 58281 $PACKER_VCC_NET
.sym 58282 $nextpnr_ICESTORM_LC_183$O
.sym 58284 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 58288 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 58290 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 58294 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 58297 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 58300 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 58302 $PACKER_VCC_NET
.sym 58303 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 58306 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 58309 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 58312 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 58314 $PACKER_VCC_NET
.sym 58315 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 58318 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 58320 $PACKER_VCC_NET
.sym 58321 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 58324 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 58326 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 58343 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 58357 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 58359 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 58361 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 58363 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 58365 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 58368 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 58379 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 58381 $PACKER_VCC_NET
.sym 58391 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 58405 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 58407 $PACKER_VCC_NET
.sym 58408 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 58411 $nextpnr_ICESTORM_LC_184$I3
.sym 58413 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 58421 $nextpnr_ICESTORM_LC_184$I3
.sym 58471 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 58473 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 58478 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 58481 $PACKER_VCC_NET
.sym 58483 col[4]
.sym 58484 $PACKER_VCC_NET
.sym 58488 col[3]
.sym 58499 $PACKER_VCC_NET
.sym 58500 $PACKER_VCC_NET
.sym 58507 $PACKER_VCC_NET
.sym 58510 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 58511 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 58517 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 58518 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 58523 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 58525 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 58528 $nextpnr_ICESTORM_LC_185$O
.sym 58531 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 58534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 58536 $PACKER_VCC_NET
.sym 58537 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 58538 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 58540 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 58542 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 58543 $PACKER_VCC_NET
.sym 58544 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 58546 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 58548 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 58549 $PACKER_VCC_NET
.sym 58550 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 58552 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 58554 $PACKER_VCC_NET
.sym 58555 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 58556 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 58558 $nextpnr_ICESTORM_LC_186$I3
.sym 58560 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 58562 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 58568 $nextpnr_ICESTORM_LC_186$I3
.sym 58580 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 58589 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 58590 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 58594 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 58608 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 58611 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7]
.sym 58612 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 58613 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 58722 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 58725 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 58728 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 58742 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 58747 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 58748 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 58753 $PACKER_VCC_NET
.sym 58754 $PACKER_VCC_NET
.sym 58755 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 58756 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 58760 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 58762 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 58769 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 58774 $nextpnr_ICESTORM_LC_89$O
.sym 58776 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 58780 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I1[1]
.sym 58782 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 58786 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I1[2]
.sym 58788 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 58789 $PACKER_VCC_NET
.sym 58792 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I1[3]
.sym 58794 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 58795 $PACKER_VCC_NET
.sym 58798 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I1[4]
.sym 58800 $PACKER_VCC_NET
.sym 58801 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 58804 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I1[5]
.sym 58806 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 58807 $PACKER_VCC_NET
.sym 58810 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I1[6]
.sym 58812 $PACKER_VCC_NET
.sym 58813 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 58816 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I1[7]
.sym 58818 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 58826 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 58829 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 58836 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 58839 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 58841 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 58844 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 58849 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 58850 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 58851 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 58853 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 58855 HSYNC1_SB_DFFE_Q_E
.sym 58860 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I1[7]
.sym 58868 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 58873 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 58877 $PACKER_VCC_NET
.sym 58883 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 58897 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I1[8]
.sym 58899 $PACKER_VCC_NET
.sym 58900 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 58903 $nextpnr_ICESTORM_LC_90$I3
.sym 58906 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 58913 $nextpnr_ICESTORM_LC_90$I3
.sym 58928 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 58964 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 58971 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 58972 col[3]
.sym 58973 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 58974 col[4]
.sym 58975 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 58976 $PACKER_VCC_NET
.sym 58977 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 58978 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 58979 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 58980 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 58992 $PACKER_VCC_NET
.sym 58993 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 58994 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[9]
.sym 58997 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[4]
.sym 58998 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[5]
.sym 58999 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[6]
.sym 59000 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[7]
.sym 59001 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 59006 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59010 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 59015 HSYNC1_SB_DFFE_Q_E
.sym 59024 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 59027 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[7]
.sym 59033 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[4]
.sym 59041 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[5]
.sym 59045 $PACKER_VCC_NET
.sym 59046 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 59047 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 59054 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[9]
.sym 59059 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59064 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[6]
.sym 59067 HSYNC1_SB_DFFE_Q_E
.sym 59068 clk_pxl$SB_IO_OUT
.sym 59069 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 59071 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 59072 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59073 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 59082 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59085 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 59089 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59091 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 59092 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 59093 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 59095 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7]
.sym 59097 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 59099 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 59101 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 59103 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 59105 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 59112 $PACKER_VCC_NET
.sym 59114 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 59119 $PACKER_VCC_NET
.sym 59120 $PACKER_VCC_NET
.sym 59122 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 59128 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 59132 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 59138 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 59140 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 59142 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 59143 $nextpnr_ICESTORM_LC_188$O
.sym 59146 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 59149 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 59151 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 59153 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 59155 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 59157 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 59159 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 59161 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[4]
.sym 59163 $PACKER_VCC_NET
.sym 59164 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 59165 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 59167 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[5]
.sym 59169 $PACKER_VCC_NET
.sym 59170 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 59171 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[4]
.sym 59173 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[6]
.sym 59175 $PACKER_VCC_NET
.sym 59176 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 59177 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[5]
.sym 59179 $nextpnr_ICESTORM_LC_189$I3
.sym 59182 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 59183 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[6]
.sym 59185 $nextpnr_ICESTORM_LC_189$COUT
.sym 59188 $PACKER_VCC_NET
.sym 59189 $nextpnr_ICESTORM_LC_189$I3
.sym 59206 row[8]
.sym 59208 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 59209 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 59210 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 59211 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[5]
.sym 59212 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 59215 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 59216 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59217 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59218 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 59223 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 59225 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59227 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 59229 $nextpnr_ICESTORM_LC_189$COUT
.sym 59240 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[9]
.sym 59243 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 59244 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 59245 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 59246 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 59247 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 59248 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 59253 col[3]
.sym 59257 col[5]
.sym 59265 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 59267 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 59269 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[9]
.sym 59270 $nextpnr_ICESTORM_LC_189$COUT
.sym 59274 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 59280 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 59285 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 59291 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 59292 col[3]
.sym 59293 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 59294 col[5]
.sym 59306 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 59310 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 59331 col[3]
.sym 59332 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59333 col[7]
.sym 59334 col[6]
.sym 59337 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 59338 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 59339 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 59340 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 59341 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 59343 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 59345 col[9]
.sym 59350 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 59351 HSYNC1_SB_DFFE_Q_E
.sym 59359 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 59361 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 59362 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 59367 $PACKER_VCC_NET
.sym 59368 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 59370 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 59371 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 59373 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 59383 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 59389 $nextpnr_ICESTORM_LC_151$O
.sym 59391 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 59395 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 59397 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 59398 $PACKER_VCC_NET
.sym 59401 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 59404 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 59405 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 59407 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 59410 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 59411 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 59413 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 59415 $PACKER_VCC_NET
.sym 59416 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 59417 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 59419 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 59421 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 59422 $PACKER_VCC_NET
.sym 59423 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 59425 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 59427 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 59429 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 59431 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 59433 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 59435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 59443 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 59444 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 59445 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[11]
.sym 59446 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 59453 col[9]
.sym 59458 col[8]
.sym 59463 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 59464 $PACKER_VCC_NET
.sym 59465 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 59467 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 59468 $PACKER_VCC_NET
.sym 59469 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 59470 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 59471 $PACKER_VCC_NET
.sym 59472 col[4]
.sym 59473 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 59474 col[5]
.sym 59475 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 59480 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 59481 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 59482 $PACKER_VCC_NET
.sym 59483 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 59484 $PACKER_VCC_NET
.sym 59487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 59490 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 59492 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59494 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 59496 col[4]
.sym 59497 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 59501 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 59505 col[9]
.sym 59510 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 59511 col[8]
.sym 59512 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 59514 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 59515 $PACKER_VCC_NET
.sym 59516 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 59518 $nextpnr_ICESTORM_LC_152$I3
.sym 59521 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 59522 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 59524 $nextpnr_ICESTORM_LC_152$COUT
.sym 59527 $PACKER_VCC_NET
.sym 59528 $nextpnr_ICESTORM_LC_152$I3
.sym 59532 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 59533 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 59534 $nextpnr_ICESTORM_LC_152$COUT
.sym 59537 col[8]
.sym 59538 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 59539 col[4]
.sym 59540 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 59545 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 59550 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 59555 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59556 col[9]
.sym 59557 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 59567 HSYNC1_SB_DFFE_Q_E
.sym 59569 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 59576 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 59581 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 59586 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 59587 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 59588 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 59589 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 59590 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 59591 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7]
.sym 59592 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 59593 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 59595 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 59596 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 59597 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 59606 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 59608 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 59609 $PACKER_VCC_NET
.sym 59610 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 59612 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 59616 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 59617 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 59618 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 59620 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 59624 $PACKER_VCC_NET
.sym 59635 $nextpnr_ICESTORM_LC_20$O
.sym 59637 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 59641 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 59643 $PACKER_VCC_NET
.sym 59644 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 59647 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 59649 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 59653 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 59655 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 59659 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[4]
.sym 59662 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 59665 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[5]
.sym 59667 $PACKER_VCC_NET
.sym 59668 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 59671 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[6]
.sym 59673 $PACKER_VCC_NET
.sym 59674 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 59677 $nextpnr_ICESTORM_LC_21$I3
.sym 59680 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 59692 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 59699 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 59701 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 59704 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 59705 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 59708 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 59710 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 59711 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59713 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59714 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59715 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 59717 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 59720 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 59721 $nextpnr_ICESTORM_LC_21$I3
.sym 59726 col[7]
.sym 59727 col[6]
.sym 59729 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 59730 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 59731 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 59732 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 59733 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 59734 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 59735 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 59736 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 59737 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 59738 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 59740 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 59741 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 59742 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 59743 $PACKER_VCC_NET
.sym 59745 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 59747 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 59749 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 59753 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 59757 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 59758 $nextpnr_ICESTORM_LC_21$COUT
.sym 59760 $PACKER_VCC_NET
.sym 59762 $nextpnr_ICESTORM_LC_21$I3
.sym 59765 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 59766 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 59767 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 59768 $nextpnr_ICESTORM_LC_21$COUT
.sym 59771 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 59772 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 59773 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 59774 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 59777 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 59779 col[6]
.sym 59783 col[7]
.sym 59784 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 59789 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 59790 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 59791 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 59792 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 59795 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 59796 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 59797 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 59798 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 59803 col[6]
.sym 59804 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 59820 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 59822 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 59827 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 59828 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 59832 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 59833 col[5]
.sym 59834 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 59835 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 59836 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 59837 col[9]
.sym 59838 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 59839 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 59840 col[6]
.sym 59842 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 59843 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 59860 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 59862 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 59863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 59864 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 59866 col[3]
.sym 59867 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 59868 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59872 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 59873 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 59874 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59875 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 59880 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 59889 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59890 col[3]
.sym 59894 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 59895 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59896 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 59897 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 59902 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 59903 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 59918 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 59919 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 59920 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 59921 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 59932 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[8]
.sym 59933 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 59934 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 59935 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 59936 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 59947 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 59948 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 59953 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 59956 $PACKER_VCC_NET
.sym 59961 $PACKER_VCC_NET
.sym 59962 lives_display_SB_LUT4_I2_O[3]
.sym 59972 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 59973 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 59974 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 59975 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 59980 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59981 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 59982 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 59984 row[8]
.sym 59987 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 59990 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59991 col[4]
.sym 59992 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 59993 col[5]
.sym 59996 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 59997 col[9]
.sym 59998 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 60000 col[6]
.sym 60001 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 60002 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 60003 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 60005 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 60006 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 60007 col[9]
.sym 60008 row[8]
.sym 60011 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 60012 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 60013 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 60018 col[4]
.sym 60020 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60023 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 60024 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 60025 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 60026 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 60035 col[6]
.sym 60036 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 60037 col[5]
.sym 60038 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 60047 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 60048 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 60049 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 60050 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 60059 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[4]
.sym 60060 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 60061 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 60069 clk_12M$SB_IO_IN
.sym 60077 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 60096 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 60097 lives_display_SB_LUT4_I2_O[0]
.sym 60098 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 60102 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 60104 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 60105 lives_display_SB_LUT4_I2_O[0]
.sym 60106 startdisplay_SB_DFFESS_Q_5_E
.sym 60108 startdisplay_SB_DFFESS_Q_5_S[0]
.sym 60113 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 60114 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[1]
.sym 60115 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 60117 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 60118 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 60120 brick_display
.sym 60121 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 60122 lives_display_SB_LUT4_I2_O[3]
.sym 60125 lives_display_SB_LUT4_I2_O[1]
.sym 60126 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 60128 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 60129 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 60130 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 60131 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[1]
.sym 60134 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 60135 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 60136 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 60137 brick_display
.sym 60141 lives_display_SB_LUT4_I2_O[0]
.sym 60142 lives_display_SB_LUT4_I2_O[3]
.sym 60148 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 60149 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 60158 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 60159 lives_display_SB_LUT4_I2_O[0]
.sym 60160 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 60161 lives_display_SB_LUT4_I2_O[3]
.sym 60170 lives_display_SB_LUT4_I2_O[1]
.sym 60171 lives_display_SB_LUT4_I2_O[3]
.sym 60172 lives_display_SB_LUT4_I2_O[0]
.sym 60173 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 60174 startdisplay_SB_DFFESS_Q_5_E
.sym 60175 clk_pxl$SB_IO_OUT
.sym 60176 startdisplay_SB_DFFESS_Q_5_S[0]
.sym 60180 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 60181 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 60183 lives_display_SB_LUT4_I2_O[1]
.sym 60184 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 60192 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 60199 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 60209 valid1
.sym 60218 startdisplay[5]
.sym 60219 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 60220 valid1
.sym 60223 startdisplay[0]
.sym 60227 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[1]
.sym 60228 startdisplay[3]
.sym 60231 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
.sym 60232 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 60233 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 60238 valid1_SB_LUT4_I3_O
.sym 60240 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 60248 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 60251 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[1]
.sym 60252 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 60253 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
.sym 60257 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 60258 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 60259 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 60263 startdisplay[5]
.sym 60264 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 60266 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 60269 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 60271 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 60272 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 60275 valid1
.sym 60281 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 60283 startdisplay[3]
.sym 60284 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
.sym 60293 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 60295 startdisplay[0]
.sym 60296 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 60298 clk_pxl$SB_IO_OUT
.sym 60299 valid1_SB_LUT4_I3_O
.sym 60312 rgb[1]$SB_IO_OUT
.sym 60316 rgb[4]$SB_IO_OUT
.sym 60324 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 60325 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 60326 $PACKER_GND_NET
.sym 60333 rgb[4]$SB_IO_OUT
.sym 60371 rgb[4]$SB_IO_OUT
.sym 61822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 61824 col[3]
.sym 61825 col[4]
.sym 61828 col[5]
.sym 61942 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 61943 col[9]
.sym 61945 col[7]
.sym 61946 col[6]
.sym 61950 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 61951 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 61957 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 61963 $PACKER_VCC_NET
.sym 61966 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 61968 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 61971 $PACKER_VCC_NET
.sym 61976 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 61983 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 61984 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 61986 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 61988 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 61989 $nextpnr_ICESTORM_LC_155$O
.sym 61992 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 61995 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 61997 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 62001 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 62003 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 62005 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 62007 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 62009 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 62010 $PACKER_VCC_NET
.sym 62011 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 62013 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 62015 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62016 $PACKER_VCC_NET
.sym 62017 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 62019 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 62021 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 62022 $PACKER_VCC_NET
.sym 62023 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 62025 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 62028 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 62029 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 62031 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 62033 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 62034 $PACKER_VCC_NET
.sym 62035 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 62061 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 62066 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 62075 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 62082 $PACKER_VCC_NET
.sym 62086 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 62103 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 62107 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 62109 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 62112 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 62114 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 62115 $PACKER_VCC_NET
.sym 62116 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 62118 $nextpnr_ICESTORM_LC_156$I3
.sym 62120 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 62122 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 62128 $nextpnr_ICESTORM_LC_156$I3
.sym 62144 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 62146 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 62165 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[18]
.sym 62177 $PACKER_VCC_NET
.sym 62178 $PACKER_VCC_NET
.sym 62191 col[8]
.sym 62207 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 62210 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 62212 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62215 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 62219 col[4]
.sym 62220 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 62221 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 62224 col[9]
.sym 62226 col[7]
.sym 62227 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 62228 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 62229 col[8]
.sym 62230 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 62231 col[6]
.sym 62232 col[3]
.sym 62234 col[5]
.sym 62235 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[0]
.sym 62237 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 62238 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 62241 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[1]
.sym 62243 col[3]
.sym 62244 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 62247 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[2]
.sym 62249 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 62250 col[4]
.sym 62253 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 62255 col[5]
.sym 62256 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 62259 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[4]
.sym 62261 col[6]
.sym 62262 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62265 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[5]
.sym 62267 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 62268 col[7]
.sym 62271 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[6]
.sym 62273 col[8]
.sym 62274 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 62277 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 62279 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 62280 col[9]
.sym 62314 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 62316 col[3]
.sym 62317 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 62320 col[5]
.sym 62321 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 62330 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 62331 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 62340 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 62358 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[8]
.sym 62361 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 62364 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[9]
.sym 62367 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 62370 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[10]
.sym 62372 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 62376 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[11]
.sym 62379 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 62382 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[12]
.sym 62384 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 62388 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[13]
.sym 62391 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 62394 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[14]
.sym 62396 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 62400 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[15]
.sym 62403 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 62432 col[7]
.sym 62434 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 62435 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 62442 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 62444 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[15]
.sym 62465 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7]
.sym 62471 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 62477 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 62481 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[16]
.sym 62484 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 62487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 62489 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 62494 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7]
.sym 62495 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 62497 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 62532 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 62547 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 62548 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 62549 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 62552 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 62555 col[4]
.sym 62556 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 62557 col[5]
.sym 62574 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 62576 $PACKER_VCC_NET
.sym 62584 $PACKER_VCC_NET
.sym 62585 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 62587 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62593 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 62594 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 62598 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 62601 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 62602 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 62604 $nextpnr_ICESTORM_LC_126$O
.sym 62607 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 62610 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 62613 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 62616 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 62618 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 62622 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 62624 $PACKER_VCC_NET
.sym 62625 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 62628 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 62631 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62634 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I2[5]
.sym 62636 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 62640 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I2[6]
.sym 62642 $PACKER_VCC_NET
.sym 62643 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 62646 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 62648 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 62649 $PACKER_VCC_NET
.sym 62654 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 62655 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 62656 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 62657 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 62658 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 62659 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 62660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 62664 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 62673 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 62676 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 62685 $PACKER_VCC_NET
.sym 62686 col[8]
.sym 62687 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 62689 col[9]
.sym 62690 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 62713 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 62715 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 62719 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 62722 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 62727 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 62730 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 62733 $nextpnr_ICESTORM_LC_127$I3
.sym 62735 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 62743 $nextpnr_ICESTORM_LC_127$I3
.sym 62758 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 62759 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 62779 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 62780 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 62781 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 62782 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 62783 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 62784 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 62793 col[3]
.sym 62797 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 62802 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 62804 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 62810 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 62824 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 62830 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 62831 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 62833 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 62837 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 62838 $PACKER_VCC_NET
.sym 62840 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 62841 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62845 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 62846 $PACKER_VCC_NET
.sym 62850 $nextpnr_ICESTORM_LC_118$O
.sym 62853 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 62856 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 62859 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 62862 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 62864 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 62865 $PACKER_VCC_NET
.sym 62868 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 62870 $PACKER_VCC_NET
.sym 62871 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62874 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 62877 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 62880 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 62882 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 62883 $PACKER_VCC_NET
.sym 62886 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 62889 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 62892 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 62894 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 62895 $PACKER_VCC_NET
.sym 62900 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 62901 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[10]
.sym 62902 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 62903 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 62904 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[10]
.sym 62906 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[8]
.sym 62907 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[9]
.sym 62918 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 62926 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 62927 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 62934 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 62936 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 62941 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 62943 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 62952 HSYNC1_SB_DFFE_Q_E
.sym 62961 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 62965 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 62970 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 62973 $nextpnr_ICESTORM_LC_119$I3
.sym 62976 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 62983 $nextpnr_ICESTORM_LC_119$I3
.sym 62987 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 62988 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 62995 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 63020 HSYNC1_SB_DFFE_Q_E
.sym 63021 clk_pxl$SB_IO_OUT
.sym 63022 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 63028 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 63029 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 63030 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63035 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 63040 HSYNC1_SB_DFFE_Q_E
.sym 63041 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 63048 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 63050 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 63056 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 63064 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63065 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 63067 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 63068 $PACKER_VCC_NET
.sym 63070 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 63071 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 63073 col[6]
.sym 63074 col[3]
.sym 63075 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 63076 col[4]
.sym 63078 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 63079 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 63081 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 63086 col[7]
.sym 63090 col[5]
.sym 63096 $nextpnr_ICESTORM_LC_161$O
.sym 63098 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 63102 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[1]
.sym 63104 $PACKER_VCC_NET
.sym 63105 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 63108 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[2]
.sym 63110 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 63111 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63114 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[3]
.sym 63116 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 63117 col[3]
.sym 63120 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[4]
.sym 63122 col[4]
.sym 63123 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 63126 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[5]
.sym 63128 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 63129 col[5]
.sym 63132 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[6]
.sym 63134 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 63135 col[6]
.sym 63138 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[7]
.sym 63140 col[7]
.sym 63141 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 63158 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63159 col[5]
.sym 63161 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63162 col[3]
.sym 63164 col[4]
.sym 63166 col[3]
.sym 63167 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63170 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 63171 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 63172 col[8]
.sym 63176 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 63177 $PACKER_VCC_NET
.sym 63179 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 63181 col[4]
.sym 63182 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[7]
.sym 63193 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[11]
.sym 63194 col[9]
.sym 63195 col[8]
.sym 63200 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 63202 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 63205 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 63213 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 63219 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[8]
.sym 63221 col[8]
.sym 63222 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 63225 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[9]
.sym 63227 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 63228 col[9]
.sym 63231 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[10]
.sym 63234 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 63237 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[11]
.sym 63239 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[11]
.sym 63243 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[12]
.sym 63245 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 63249 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[13]
.sym 63252 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 63255 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[14]
.sym 63257 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 63261 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[15]
.sym 63264 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 63269 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[6]
.sym 63270 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 63271 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[4]
.sym 63272 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[8]
.sym 63273 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 63274 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[5]
.sym 63275 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[7]
.sym 63293 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 63302 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 63303 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 63305 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[15]
.sym 63311 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 63318 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 63320 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 63333 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 63342 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[16]
.sym 63344 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 63348 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[17]
.sym 63351 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 63354 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[18]
.sym 63356 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 63360 $nextpnr_ICESTORM_LC_162$I3
.sym 63363 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 63370 $nextpnr_ICESTORM_LC_162$I3
.sym 63373 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 63380 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 63385 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 63394 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 63395 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 63396 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 63397 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 63398 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 63399 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 63416 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 63417 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 63421 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 63424 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 63433 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 63440 col[7]
.sym 63445 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 63448 col[5]
.sym 63449 $PACKER_VCC_NET
.sym 63450 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 63451 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 63454 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 63459 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 63461 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 63463 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 63465 $nextpnr_ICESTORM_LC_3$O
.sym 63467 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 63471 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[1]
.sym 63473 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 63477 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[2]
.sym 63479 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 63483 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[3]
.sym 63485 $PACKER_VCC_NET
.sym 63486 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 63489 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 63491 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 63492 $PACKER_VCC_NET
.sym 63496 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 63499 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 63508 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 63509 col[5]
.sym 63510 col[7]
.sym 63511 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 63515 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 63516 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 63517 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 63519 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 63520 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[10]
.sym 63529 HSYNC1_SB_DFFE_Q_E
.sym 63534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 63536 col[7]
.sym 63539 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 63540 col[7]
.sym 63542 col[5]
.sym 63543 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 63544 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 63546 HSYNC1_SB_DFFE_Q_E
.sym 63549 col[6]
.sym 63559 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 63560 $PACKER_VCC_NET
.sym 63561 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 63563 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 63564 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7]
.sym 63567 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 63568 $PACKER_VCC_NET
.sym 63569 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 63574 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 63576 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 63581 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 63588 $nextpnr_ICESTORM_LC_125$O
.sym 63590 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 63594 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 63596 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 63600 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 63602 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 63603 $PACKER_VCC_NET
.sym 63606 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 63608 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 63612 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 63615 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 63618 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 63620 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 63621 $PACKER_VCC_NET
.sym 63624 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 63626 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 63631 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7]
.sym 63632 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 63634 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 63656 $PACKER_VCC_NET
.sym 63665 col[8]
.sym 63666 col[9]
.sym 63667 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 63669 $PACKER_VCC_NET
.sym 63670 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 63671 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 63672 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63673 col[4]
.sym 63684 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 63685 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 63688 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 63690 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 63691 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 63693 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 63694 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 63696 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 63697 $PACKER_VCC_NET
.sym 63700 $PACKER_VCC_NET
.sym 63705 $PACKER_VCC_NET
.sym 63708 $PACKER_VCC_NET
.sym 63711 $nextpnr_ICESTORM_LC_135$O
.sym 63714 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 63717 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[1]
.sym 63720 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 63723 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[2]
.sym 63726 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 63729 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[3]
.sym 63731 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 63732 $PACKER_VCC_NET
.sym 63735 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[4]
.sym 63737 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 63741 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[5]
.sym 63743 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 63744 $PACKER_VCC_NET
.sym 63747 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[6]
.sym 63749 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 63750 $PACKER_VCC_NET
.sym 63753 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[7]
.sym 63755 $PACKER_VCC_NET
.sym 63756 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 63762 VSYNC1$SB_IO_OUT
.sym 63763 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 63765 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 63768 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 63778 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63781 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 63782 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 63784 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 63797 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[7]
.sym 63802 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 63806 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 63807 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 63809 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 63810 col[7]
.sym 63811 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 63814 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 63815 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 63816 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 63817 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 63821 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 63825 col[8]
.sym 63827 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 63830 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 63831 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 63832 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63833 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 63834 $nextpnr_ICESTORM_LC_136$I3
.sym 63836 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 63844 $nextpnr_ICESTORM_LC_136$I3
.sym 63847 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 63848 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 63849 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 63850 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 63853 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63854 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 63855 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 63856 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 63859 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 63860 col[7]
.sym 63861 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 63862 col[8]
.sym 63865 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 63866 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 63867 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 63868 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 63889 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 63905 VSYNC1$SB_IO_OUT
.sym 63907 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63909 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 63914 VSYNC1_SB_DFFE_Q_E
.sym 63916 brick_display
.sym 63926 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 63927 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 63930 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[4]
.sym 63931 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 63935 $PACKER_VCC_NET
.sym 63936 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 63938 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 63941 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 63942 brick_display
.sym 63945 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 63946 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 63957 $nextpnr_ICESTORM_LC_40$O
.sym 63960 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 63963 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[1]
.sym 63965 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 63969 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[2]
.sym 63971 $PACKER_VCC_NET
.sym 63972 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 63975 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[3]
.sym 63978 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 63981 $nextpnr_ICESTORM_LC_41$I3
.sym 63984 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 63987 $nextpnr_ICESTORM_LC_41$COUT
.sym 63990 $PACKER_VCC_NET
.sym 63991 $nextpnr_ICESTORM_LC_41$I3
.sym 63994 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 63995 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 63996 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 63997 $nextpnr_ICESTORM_LC_41$COUT
.sym 64000 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[4]
.sym 64002 brick_display
.sym 64011 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 64020 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 64029 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 64036 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 64056 $PACKER_VCC_NET
.sym 64060 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 64061 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 64063 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 64064 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 64065 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 64073 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 64075 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 64076 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 64079 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[4]
.sym 64080 $nextpnr_ICESTORM_LC_50$O
.sym 64083 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 64086 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[1]
.sym 64089 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 64092 $nextpnr_ICESTORM_LC_51$I3
.sym 64095 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 64098 $nextpnr_ICESTORM_LC_51$COUT
.sym 64101 $PACKER_VCC_NET
.sym 64102 $nextpnr_ICESTORM_LC_51$I3
.sym 64105 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[4]
.sym 64107 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 64108 $nextpnr_ICESTORM_LC_51$COUT
.sym 64117 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 64118 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 64119 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 64120 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 64123 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 64124 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 64125 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 64126 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 64154 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 64155 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 64157 $PACKER_VCC_NET
.sym 64174 $PACKER_GND_NET
.sym 64191 $PACKER_GND_NET
.sym 65789 col[8]
.sym 65790 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 65791 col[3]
.sym 65792 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 65794 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 65795 col[5]
.sym 65797 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 65799 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 65800 col[4]
.sym 65801 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 65803 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 65809 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 65811 col[6]
.sym 65814 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 65816 col[7]
.sym 65819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 65820 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 65822 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 65823 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 65826 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 65828 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 65829 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 65832 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 65834 col[3]
.sym 65835 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 65838 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 65840 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 65841 col[4]
.sym 65844 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[4]
.sym 65846 col[5]
.sym 65847 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 65850 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[5]
.sym 65852 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 65853 col[6]
.sym 65856 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[6]
.sym 65858 col[7]
.sym 65859 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 65862 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[7]
.sym 65864 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 65865 col[8]
.sym 65893 col[8]
.sym 65906 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[7]
.sym 65912 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 65919 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 65921 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 65926 col[9]
.sym 65943 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 65945 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 65946 col[9]
.sym 65949 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[9]
.sym 65952 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 65955 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[10]
.sym 65957 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 65961 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[11]
.sym 65964 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 65967 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[12]
.sym 65969 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 65973 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[13]
.sym 65976 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 65979 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[14]
.sym 65981 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 65985 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[15]
.sym 65988 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 66029 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[15]
.sym 66060 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 66066 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[16]
.sym 66068 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 66072 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[17]
.sym 66075 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 66078 $nextpnr_ICESTORM_LC_129$I3
.sym 66080 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 66088 $nextpnr_ICESTORM_LC_129$I3
.sym 66253 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 66257 col[5]
.sym 66259 col[4]
.sym 66267 $PACKER_VCC_NET
.sym 66273 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 66280 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 66282 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 66285 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 66287 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 66288 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 66289 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 66299 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 66300 $PACKER_VCC_NET
.sym 66301 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66308 $PACKER_VCC_NET
.sym 66312 $nextpnr_ICESTORM_LC_4$O
.sym 66314 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 66318 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 66321 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66324 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 66327 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 66330 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 66333 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 66336 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 66338 $PACKER_VCC_NET
.sym 66339 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 66342 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 66344 $PACKER_VCC_NET
.sym 66345 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 66348 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 66350 $PACKER_VCC_NET
.sym 66351 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 66354 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 66357 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 66363 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66374 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 66376 col[9]
.sym 66381 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 66382 col[8]
.sym 66384 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 66398 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 66403 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66420 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66422 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 66435 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 66437 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 66442 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66443 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66445 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 66486 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[5]
.sym 66489 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[6]
.sym 66490 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[4]
.sym 66492 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[7]
.sym 66501 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 66509 $PACKER_VCC_NET
.sym 66510 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 66511 row[8]
.sym 66515 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 66516 $PACKER_VCC_NET
.sym 66517 $PACKER_VCC_NET
.sym 66518 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66526 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66528 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 66529 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 66530 col[4]
.sym 66531 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 66532 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 66533 col[3]
.sym 66535 col[7]
.sym 66536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 66537 col[6]
.sym 66538 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 66539 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 66540 col[5]
.sym 66541 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 66543 col[8]
.sym 66545 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 66546 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66548 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 66561 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 66565 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 66566 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 66567 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 66568 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66571 col[7]
.sym 66573 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 66577 col[5]
.sym 66578 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 66580 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 66583 col[6]
.sym 66584 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 66585 col[4]
.sym 66586 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 66590 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 66595 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 66596 col[8]
.sym 66597 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 66598 col[3]
.sym 66624 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 66625 col[6]
.sym 66630 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66641 col[5]
.sym 66667 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 66668 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 66669 $PACKER_VCC_NET
.sym 66670 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 66672 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 66673 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 66674 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 66675 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 66677 $PACKER_VCC_NET
.sym 66678 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66681 $nextpnr_ICESTORM_LC_165$O
.sym 66683 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 66687 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 66689 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 66693 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 66695 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 66697 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 66699 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 66701 $PACKER_VCC_NET
.sym 66702 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 66703 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 66705 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 66707 $PACKER_VCC_NET
.sym 66708 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 66709 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 66711 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 66714 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 66715 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 66717 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 66719 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 66721 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 66723 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 66725 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66726 $PACKER_VCC_NET
.sym 66727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 66745 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 66748 col[7]
.sym 66749 col[4]
.sym 66750 col[6]
.sym 66758 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 66762 col[9]
.sym 66765 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 66767 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 66779 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 66780 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 66781 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[10]
.sym 66783 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 66786 $PACKER_VCC_NET
.sym 66788 $PACKER_VCC_NET
.sym 66796 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 66797 row[8]
.sym 66798 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 66804 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 66806 $PACKER_VCC_NET
.sym 66807 row[8]
.sym 66808 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 66810 $nextpnr_ICESTORM_LC_166$I3
.sym 66812 $PACKER_VCC_NET
.sym 66813 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 66814 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 66820 $nextpnr_ICESTORM_LC_166$I3
.sym 66824 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[10]
.sym 66825 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 66826 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 66829 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[10]
.sym 66842 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 66849 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 66858 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 66866 col[9]
.sym 66871 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 66877 col[8]
.sym 66884 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66895 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 66898 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 66902 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 66903 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 66913 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 66915 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 66916 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 66917 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66922 col[9]
.sym 66958 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 66959 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 66964 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 66965 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 66966 col[9]
.sym 66967 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 66970 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 66971 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 66973 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66981 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 66982 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 66989 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 67001 $PACKER_VCC_NET
.sym 67002 row[8]
.sym 67008 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 67009 $PACKER_VCC_NET
.sym 67011 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 67114 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67116 col[6]
.sym 67121 col[3]
.sym 67125 col[4]
.sym 67146 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 67149 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67150 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 67151 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 67152 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 67153 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 67155 col[8]
.sym 67156 col[4]
.sym 67166 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67176 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 67182 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67183 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67186 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 67194 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 67198 col[4]
.sym 67199 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 67200 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 67201 col[8]
.sym 67204 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 67211 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 67235 col[5]
.sym 67236 col[6]
.sym 67239 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 67240 col[7]
.sym 67243 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67250 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 67252 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 67253 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67256 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[6]
.sym 67257 col[9]
.sym 67258 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[7]
.sym 67269 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67273 $PACKER_VCC_NET
.sym 67281 $PACKER_VCC_NET
.sym 67282 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 67284 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 67285 $PACKER_VCC_NET
.sym 67286 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 67290 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 67292 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67293 row[8]
.sym 67294 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 67296 $nextpnr_ICESTORM_LC_116$O
.sym 67298 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67302 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 67305 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67308 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 67310 $PACKER_VCC_NET
.sym 67311 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 67312 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 67314 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 67316 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 67317 $PACKER_VCC_NET
.sym 67318 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 67320 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 67322 $PACKER_VCC_NET
.sym 67323 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 67324 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 67326 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 67328 $PACKER_VCC_NET
.sym 67329 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 67330 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 67332 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 67334 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 67336 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 67338 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 67340 row[8]
.sym 67341 $PACKER_VCC_NET
.sym 67342 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 67350 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 67352 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[11]
.sym 67353 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[9]
.sym 67368 col[9]
.sym 67369 col[8]
.sym 67370 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 67372 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 67375 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67377 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 67382 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 67387 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 67394 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 67396 $PACKER_VCC_NET
.sym 67401 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 67412 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 67413 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 67417 col[9]
.sym 67419 $nextpnr_ICESTORM_LC_117$I3
.sym 67421 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 67422 $PACKER_VCC_NET
.sym 67423 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 67425 $nextpnr_ICESTORM_LC_117$COUT
.sym 67427 $PACKER_VCC_NET
.sym 67429 $nextpnr_ICESTORM_LC_117$I3
.sym 67432 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 67433 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 67435 $nextpnr_ICESTORM_LC_117$COUT
.sym 67444 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 67445 col[9]
.sym 67447 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 67452 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 67471 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[4]
.sym 67472 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[5]
.sym 67473 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[6]
.sym 67474 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[7]
.sym 67475 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[8]
.sym 67476 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[9]
.sym 67482 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 67493 $PACKER_VCC_NET
.sym 67494 row[8]
.sym 67496 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 67497 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 67498 $PACKER_VCC_NET
.sym 67499 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 67500 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 67501 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 67510 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 67512 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 67514 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 67520 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 67521 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 67522 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 67524 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67525 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67532 $PACKER_VCC_NET
.sym 67540 $PACKER_VCC_NET
.sym 67542 $nextpnr_ICESTORM_LC_19$O
.sym 67545 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67548 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67550 $PACKER_VCC_NET
.sym 67551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 67556 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 67557 $PACKER_VCC_NET
.sym 67560 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 67562 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 67566 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 67568 $PACKER_VCC_NET
.sym 67569 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 67572 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 67574 $PACKER_VCC_NET
.sym 67575 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 67578 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 67580 $PACKER_VCC_NET
.sym 67581 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 67584 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 67586 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 67587 $PACKER_VCC_NET
.sym 67592 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[10]
.sym 67593 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[11]
.sym 67594 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 67595 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 67598 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 67599 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 67615 col[3]
.sym 67628 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 67635 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[4]
.sym 67637 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 67640 col[4]
.sym 67641 col[9]
.sym 67645 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67648 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[9]
.sym 67651 VSYNC1_SB_DFFE_Q_E
.sym 67656 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 67659 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 67660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 67661 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 67665 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67667 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 67674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67675 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67678 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[4]
.sym 67681 col[4]
.sym 67692 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[9]
.sym 67693 col[9]
.sym 67708 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 67709 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 67710 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 67711 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 67712 VSYNC1_SB_DFFE_Q_E
.sym 67713 clk_pxl$SB_IO_OUT
.sym 67731 col[5]
.sym 67734 col[6]
.sym 67735 col[7]
.sym 67760 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 67761 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 67765 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 67766 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 67768 $PACKER_VCC_NET
.sym 67770 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 67788 $nextpnr_ICESTORM_LC_59$O
.sym 67790 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 67794 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 67796 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 67797 $PACKER_VCC_NET
.sym 67800 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 67802 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 67806 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 67808 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 67812 $nextpnr_ICESTORM_LC_60$I3
.sym 67814 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 67822 $nextpnr_ICESTORM_LC_60$I3
.sym 67884 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 67895 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 67906 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 67907 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 67911 $nextpnr_ICESTORM_LC_44$O
.sym 67914 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 67917 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 67920 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 67923 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 67925 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 67929 $nextpnr_ICESTORM_LC_45$I3
.sym 67931 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 67939 $nextpnr_ICESTORM_LC_45$I3
.sym 67988 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 68000 rgb[0]$SB_IO_OUT
.sym 68002 rgb[2]$SB_IO_OUT
.sym 68005 $PACKER_VCC_NET
.sym 68006 rgb[2]$SB_IO_OUT
.sym 68009 rgb[4]$SB_IO_OUT
.sym 68025 rgb[4]$SB_IO_OUT
.sym 68028 rgb[2]$SB_IO_OUT
.sym 68029 $PACKER_VCC_NET
.sym 68034 rgb[0]$SB_IO_OUT
.sym 68185 clk_12M$SB_IO_IN
.sym 68248 clk_12M$SB_IO_IN
.sym 68741 clk_12M$SB_IO_IN
.sym 69241 clk_12M$SB_IO_IN
.sym 69726 clk_12M$SB_IO_IN
.sym 69852 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69972 col[7]
.sym 69977 col[3]
.sym 69978 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 69979 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 69982 col[6]
.sym 70111 $PACKER_VCC_NET
.sym 70112 $PACKER_VCC_NET
.sym 70116 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 70119 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 70120 $PACKER_VCC_NET
.sym 70124 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 70129 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 70130 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 70131 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 70137 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 70138 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 70143 $nextpnr_ICESTORM_LC_96$O
.sym 70145 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 70149 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 70151 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 70152 $PACKER_VCC_NET
.sym 70155 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 70157 $PACKER_VCC_NET
.sym 70158 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 70161 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 70163 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 70167 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 70170 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 70173 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[5]
.sym 70175 $PACKER_VCC_NET
.sym 70176 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 70179 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[6]
.sym 70181 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 70182 $PACKER_VCC_NET
.sym 70185 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 70188 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 70197 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[19]
.sym 70205 $PACKER_VCC_NET
.sym 70206 $PACKER_VCC_NET
.sym 70208 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 70210 row[8]
.sym 70214 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 70217 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70218 clk_12M$SB_IO_IN
.sym 70221 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 70224 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 70225 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 70227 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 70229 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 70255 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 70266 $nextpnr_ICESTORM_LC_97$I3
.sym 70268 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 70276 $nextpnr_ICESTORM_LC_97$I3
.sym 70340 row[8]
.sym 70343 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 70344 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[19]
.sym 70348 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70349 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 70350 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 70377 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 70378 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 70384 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 70387 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 70397 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 70417 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 70423 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 70432 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 70439 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 70458 $PACKER_VCC_NET
.sym 70465 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 70466 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 70471 col[7]
.sym 70472 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 70473 col[3]
.sym 70474 col[6]
.sym 70480 col[6]
.sym 70481 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[5]
.sym 70485 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[4]
.sym 70486 col[7]
.sym 70487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[7]
.sym 70489 col[4]
.sym 70491 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 70492 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[6]
.sym 70495 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70496 col[5]
.sym 70499 col[3]
.sym 70501 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 70504 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 70509 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 70511 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 70512 $nextpnr_ICESTORM_LC_5$O
.sym 70515 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 70518 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 70520 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70521 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 70524 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 70526 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 70527 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 70530 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 70532 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 70533 col[3]
.sym 70536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[4]
.sym 70538 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[4]
.sym 70539 col[4]
.sym 70542 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[5]
.sym 70544 col[5]
.sym 70545 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[5]
.sym 70548 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[6]
.sym 70550 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[6]
.sym 70551 col[6]
.sym 70554 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[7]
.sym 70556 col[7]
.sym 70557 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[7]
.sym 70595 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70598 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[7]
.sym 70605 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 70607 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[10]
.sym 70608 col[9]
.sym 70609 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[8]
.sym 70615 col[8]
.sym 70618 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[9]
.sym 70635 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[8]
.sym 70637 col[8]
.sym 70638 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[8]
.sym 70641 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[9]
.sym 70643 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[9]
.sym 70644 col[9]
.sym 70647 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[10]
.sym 70650 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[10]
.sym 70653 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[11]
.sym 70655 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 70659 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[12]
.sym 70662 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 70665 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[13]
.sym 70667 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 70671 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[14]
.sym 70674 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 70677 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[15]
.sym 70679 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 70687 HSYNC1$SB_IO_OUT
.sym 70698 $PACKER_VCC_NET
.sym 70704 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 70710 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 70711 clk_12M$SB_IO_IN
.sym 70716 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 70719 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 70721 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[15]
.sym 70727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[19]
.sym 70752 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 70758 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[16]
.sym 70760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 70764 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[17]
.sym 70767 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 70770 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[18]
.sym 70772 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 70776 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[19]
.sym 70779 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 70784 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[19]
.sym 70786 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[19]
.sym 70821 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[19]
.sym 70829 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 70830 row[8]
.sym 70835 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70841 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[19]
.sym 70850 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[6]
.sym 70859 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[7]
.sym 70909 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[7]
.sym 70912 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[6]
.sym 70944 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[6]
.sym 70945 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[7]
.sym 70955 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[3]
.sym 70956 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 70957 col[7]
.sym 70958 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 70963 col[6]
.sym 70965 col[3]
.sym 70972 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[6]
.sym 70974 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 70976 $PACKER_VCC_NET
.sym 70977 col[5]
.sym 70978 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[7]
.sym 70979 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70980 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 70982 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[4]
.sym 70983 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70984 col[6]
.sym 70985 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[5]
.sym 70986 col[7]
.sym 70988 col[4]
.sym 70991 col[3]
.sym 71003 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 71004 $nextpnr_ICESTORM_LC_148$O
.sym 71007 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 71010 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[1]
.sym 71012 $PACKER_VCC_NET
.sym 71013 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 71016 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[2]
.sym 71018 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 71019 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71022 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[3]
.sym 71024 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71025 col[3]
.sym 71028 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[4]
.sym 71030 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[4]
.sym 71031 col[4]
.sym 71034 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[5]
.sym 71036 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[5]
.sym 71037 col[5]
.sym 71040 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[6]
.sym 71042 col[6]
.sym 71043 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[6]
.sym 71046 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[7]
.sym 71048 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[7]
.sym 71049 col[7]
.sym 71058 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 71059 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 71060 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[3]
.sym 71061 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 71082 col[8]
.sym 71085 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[11]
.sym 71087 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 71089 col[9]
.sym 71090 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[7]
.sym 71100 col[9]
.sym 71101 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[11]
.sym 71107 col[8]
.sym 71110 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[9]
.sym 71116 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[10]
.sym 71120 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 71122 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[8]
.sym 71127 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[8]
.sym 71129 col[8]
.sym 71130 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[8]
.sym 71133 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[9]
.sym 71135 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[9]
.sym 71136 col[9]
.sym 71139 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[10]
.sym 71141 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[10]
.sym 71145 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[11]
.sym 71147 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[11]
.sym 71151 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[12]
.sym 71154 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 71157 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[13]
.sym 71159 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 71163 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[14]
.sym 71166 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 71169 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[15]
.sym 71171 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 71190 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 71201 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[10]
.sym 71202 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 71203 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 71205 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 71211 clk_12M$SB_IO_IN
.sym 71213 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[15]
.sym 71219 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 71226 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 71230 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 71234 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 71240 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 71250 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[16]
.sym 71252 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 71256 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[17]
.sym 71259 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 71262 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[18]
.sym 71264 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 71268 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 71271 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 71276 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 71277 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 71278 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 71288 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 71294 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 71300 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 71301 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 71303 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[11]
.sym 71304 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 71305 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 71306 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[10]
.sym 71307 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 71327 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71328 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[8]
.sym 71342 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71349 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 71351 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71352 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 71353 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 71355 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 71361 $PACKER_VCC_NET
.sym 71362 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 71366 $PACKER_VCC_NET
.sym 71369 $PACKER_VCC_NET
.sym 71372 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 71373 $nextpnr_ICESTORM_LC_68$O
.sym 71375 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 71379 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]
.sym 71382 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71385 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 71387 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71388 $PACKER_VCC_NET
.sym 71389 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]
.sym 71391 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[4]
.sym 71393 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 71394 $PACKER_VCC_NET
.sym 71395 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 71397 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[5]
.sym 71399 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 71401 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[4]
.sym 71403 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[6]
.sym 71405 $PACKER_VCC_NET
.sym 71406 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 71407 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[5]
.sym 71409 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[7]
.sym 71412 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 71413 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[6]
.sym 71415 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[8]
.sym 71417 $PACKER_VCC_NET
.sym 71418 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 71419 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[7]
.sym 71445 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 71459 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[8]
.sym 71464 col[6]
.sym 71465 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[11]
.sym 71467 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[5]
.sym 71468 $PACKER_VCC_NET
.sym 71469 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[7]
.sym 71470 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[8]
.sym 71472 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[10]
.sym 71473 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 71474 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 71475 col[7]
.sym 71476 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[6]
.sym 71477 row[8]
.sym 71479 col[5]
.sym 71488 col[8]
.sym 71496 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[9]
.sym 71499 row[8]
.sym 71500 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[8]
.sym 71502 $nextpnr_ICESTORM_LC_69$I3
.sym 71504 $PACKER_VCC_NET
.sym 71505 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 71506 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[9]
.sym 71508 $nextpnr_ICESTORM_LC_69$COUT
.sym 71511 $PACKER_VCC_NET
.sym 71512 $nextpnr_ICESTORM_LC_69$I3
.sym 71515 col[8]
.sym 71516 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[8]
.sym 71517 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[11]
.sym 71518 $nextpnr_ICESTORM_LC_69$COUT
.sym 71533 col[6]
.sym 71534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[6]
.sym 71535 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 71536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[10]
.sym 71539 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[7]
.sym 71540 col[5]
.sym 71541 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[5]
.sym 71542 col[7]
.sym 71574 col[8]
.sym 73805 $PACKER_VCC_NET
.sym 73812 $PACKER_VCC_NET
.sym 73819 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 73821 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 73822 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 73827 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 73831 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 73832 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 73835 col[7]
.sym 73837 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 73838 $PACKER_VCC_NET
.sym 73840 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 73844 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 73845 col[6]
.sym 73847 col[5]
.sym 73849 col[4]
.sym 73850 col[3]
.sym 73851 $nextpnr_ICESTORM_LC_64$O
.sym 73853 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 73857 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 73859 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 73860 $PACKER_VCC_NET
.sym 73863 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 73865 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 73866 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 73869 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 73871 col[3]
.sym 73872 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 73875 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[4]
.sym 73877 col[4]
.sym 73878 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 73881 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[5]
.sym 73883 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 73884 col[5]
.sym 73887 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[6]
.sym 73889 col[6]
.sym 73890 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 73893 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[7]
.sym 73895 col[7]
.sym 73896 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 73913 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 73915 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 73916 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 73919 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 73920 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 73926 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 73937 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[7]
.sym 73944 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 73948 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 73956 row[8]
.sym 73964 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 73968 col[9]
.sym 73972 col[8]
.sym 73974 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[8]
.sym 73976 col[8]
.sym 73977 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 73980 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[9]
.sym 73982 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 73983 col[9]
.sym 73986 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[10]
.sym 73988 row[8]
.sym 73992 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[11]
.sym 73994 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 73998 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[12]
.sym 74001 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 74004 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[13]
.sym 74006 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 74010 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[14]
.sym 74013 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 74016 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[15]
.sym 74018 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 74060 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[15]
.sym 74094 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 74097 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[16]
.sym 74100 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 74103 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[17]
.sym 74105 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 74109 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[18]
.sym 74112 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 74115 $nextpnr_ICESTORM_LC_65$I3
.sym 74117 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 74125 $nextpnr_ICESTORM_LC_65$I3
.sym 74188 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 74192 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74194 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 74196 $PACKER_VCC_NET
.sym 74200 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 74212 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 74213 row[8]
.sym 74214 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 74215 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 74220 $nextpnr_ICESTORM_LC_7$O
.sym 74223 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 74226 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 74228 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74229 $PACKER_VCC_NET
.sym 74232 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 74234 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 74238 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 74240 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 74244 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 74247 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 74250 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 74253 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 74256 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 74258 $PACKER_VCC_NET
.sym 74259 row[8]
.sym 74262 $nextpnr_ICESTORM_LC_8$I3
.sym 74265 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 74297 $PACKER_VCC_NET
.sym 74298 $PACKER_VCC_NET
.sym 74304 $PACKER_VCC_NET
.sym 74306 $nextpnr_ICESTORM_LC_8$I3
.sym 74347 $nextpnr_ICESTORM_LC_8$I3
.sym 74427 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 74438 $PACKER_VCC_NET
.sym 74439 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 74440 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74441 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 74442 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 74443 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 74446 $PACKER_VCC_NET
.sym 74451 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74455 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 74464 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 74466 $nextpnr_ICESTORM_LC_9$O
.sym 74468 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 74472 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 74475 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74478 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 74480 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 74481 $PACKER_VCC_NET
.sym 74484 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 74486 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74487 $PACKER_VCC_NET
.sym 74490 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 74492 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 74496 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 74498 $PACKER_VCC_NET
.sym 74499 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 74502 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 74504 $PACKER_VCC_NET
.sym 74505 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 74508 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 74511 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 74529 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 74535 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 74536 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74552 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 74557 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 74564 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 74567 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 74570 row[8]
.sym 74576 $PACKER_VCC_NET
.sym 74579 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 74584 HSYNC1_SB_DFFE_Q_E
.sym 74589 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 74591 $PACKER_VCC_NET
.sym 74592 row[8]
.sym 74595 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 74598 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 74602 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 74603 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 74604 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 74605 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 74636 HSYNC1_SB_DFFE_Q_E
.sym 74637 clk_pxl$SB_IO_OUT
.sym 74664 HSYNC1$SB_IO_OUT
.sym 74670 HSYNC1_SB_DFFE_Q_E
.sym 74671 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74680 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74685 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 74688 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 74691 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 74692 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 74693 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 74698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74699 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 74700 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[3]
.sym 74702 col[7]
.sym 74703 col[3]
.sym 74704 $PACKER_VCC_NET
.sym 74706 col[6]
.sym 74707 col[5]
.sym 74708 col[4]
.sym 74712 $nextpnr_ICESTORM_LC_37$O
.sym 74714 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 74718 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 74720 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74721 $PACKER_VCC_NET
.sym 74724 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 74726 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 74727 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74730 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[3]
.sym 74732 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[3]
.sym 74733 col[3]
.sym 74736 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[4]
.sym 74738 col[4]
.sym 74739 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 74742 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[5]
.sym 74744 col[5]
.sym 74745 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 74748 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[6]
.sym 74750 col[6]
.sym 74751 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 74754 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[7]
.sym 74756 col[7]
.sym 74757 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 74784 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 74789 $PACKER_VCC_NET
.sym 74790 $PACKER_VCC_NET
.sym 74792 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74793 col[5]
.sym 74794 col[4]
.sym 74796 col[3]
.sym 74798 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[7]
.sym 74809 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[10]
.sym 74813 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 74818 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 74822 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[11]
.sym 74827 col[8]
.sym 74833 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 74834 col[9]
.sym 74835 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[8]
.sym 74837 col[8]
.sym 74838 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 74841 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[9]
.sym 74843 col[9]
.sym 74844 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 74847 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[10]
.sym 74850 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[10]
.sym 74853 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[11]
.sym 74856 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[11]
.sym 74859 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[12]
.sym 74861 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 74865 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[13]
.sym 74868 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 74871 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[14]
.sym 74873 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 74877 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[15]
.sym 74880 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 74899 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 74905 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[10]
.sym 74919 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 74921 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[15]
.sym 74926 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[19]
.sym 74930 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 74931 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[8]
.sym 74939 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 74943 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74950 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 74955 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 74958 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[16]
.sym 74960 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 74964 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[17]
.sym 74967 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 74970 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[18]
.sym 74972 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 74976 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[19]
.sym 74979 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 74983 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[19]
.sym 74985 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 74986 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[19]
.sym 74991 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74992 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 74997 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 75003 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[8]
.sym 75027 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[8]
.sym 75039 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 75049 col[8]
.sym 75056 col[9]
.sym 75058 col[6]
.sym 75059 $PACKER_VCC_NET
.sym 75060 col[7]
.sym 75062 $PACKER_VCC_NET
.sym 75063 col[5]
.sym 75064 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 75066 col[4]
.sym 75068 col[3]
.sym 75081 $nextpnr_ICESTORM_LC_163$O
.sym 75084 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 75087 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1[1]
.sym 75090 col[3]
.sym 75093 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1[2]
.sym 75095 col[4]
.sym 75096 $PACKER_VCC_NET
.sym 75099 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1[3]
.sym 75101 $PACKER_VCC_NET
.sym 75102 col[5]
.sym 75105 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1[4]
.sym 75107 $PACKER_VCC_NET
.sym 75108 col[6]
.sym 75111 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1[5]
.sym 75113 col[7]
.sym 75114 $PACKER_VCC_NET
.sym 75117 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1[6]
.sym 75119 $PACKER_VCC_NET
.sym 75120 col[8]
.sym 75123 $nextpnr_ICESTORM_LC_164$I3
.sym 75126 col[9]
.sym 75156 HSYNC1$SB_IO_OUT
.sym 75167 $nextpnr_ICESTORM_LC_164$I3
.sym 75174 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[4]
.sym 75175 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[5]
.sym 75177 col[8]
.sym 75178 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[8]
.sym 75187 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[9]
.sym 75189 col[3]
.sym 75196 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[10]
.sym 75197 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[11]
.sym 75199 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 75208 $nextpnr_ICESTORM_LC_164$I3
.sym 75211 col[3]
.sym 75212 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 75213 col[8]
.sym 75214 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[8]
.sym 75224 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[11]
.sym 75232 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[5]
.sym 75238 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[9]
.sym 75242 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[10]
.sym 75248 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[4]
.sym 75266 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 75525 VSYNC1$SB_IO_OUT
.sym 75645 HSYNC1$SB_IO_OUT
.sym 75661 rgb[1]$SB_IO_OUT
.sym 75668 rgb[0]$SB_IO_OUT
.sym 75671 rgb[1]$SB_IO_OUT
.sym 75687 rgb[1]$SB_IO_OUT
.sym 75688 rgb[0]$SB_IO_OUT
.sym 78326 HSYNC1_SB_DFFE_Q_E
.sym 78868 VSYNC1$SB_IO_OUT
.sym 78871 HSYNC1$SB_IO_OUT
.sym 78880 HSYNC1$SB_IO_OUT
.sym 78890 VSYNC1$SB_IO_OUT
.sym 90421 clk_pxl$SB_IO_OUT
.sym 94222 clk_pxl$SB_IO_OUT
.sym 94244 clk_pxl$SB_IO_OUT
.sym 94277 clk_pxl$SB_IO_OUT
.sym 94285 clk_pxl$SB_IO_OUT
.sym 94345 clk_pxl$SB_IO_OUT
.sym 103714 right_SB_LUT4_I0_I2[0]
.sym 103719 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 103722 $PACKER_VCC_NET
.sym 103723 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 103726 $PACKER_VCC_NET
.sym 103727 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 103731 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 103735 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 103739 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 103743 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 103748 $nextpnr_ICESTORM_LC_124$I3
.sym 103752 paddlevga.paddlex[7]
.sym 103753 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[5]
.sym 103754 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 103755 right_SB_LUT4_I0_I2[7]
.sym 103756 left$SB_IO_IN
.sym 103760 paddlevga.paddlex[4]
.sym 103764 paddlevga.paddlex[9]
.sym 103768 paddlevga.paddlex[5]
.sym 103772 paddlevga.paddlex[2]
.sym 103776 paddlevga.paddlex[3]
.sym 103778 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 103783 paddlevga.paddlex[2]
.sym 103784 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 103787 paddlevga.paddlex[3]
.sym 103788 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 103791 paddlevga.paddlex[4]
.sym 103792 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 103795 paddlevga.paddlex[5]
.sym 103796 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 103799 paddlevga.paddlex[6]
.sym 103800 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 103803 paddlevga.paddlex[7]
.sym 103804 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 103807 paddlevga.paddlex[8]
.sym 103808 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 103811 paddlevga.paddlex[9]
.sym 103812 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 103813 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[4]
.sym 103814 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 103815 right_SB_LUT4_I0_I2[7]
.sym 103816 left$SB_IO_IN
.sym 103817 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[6]
.sym 103818 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 103819 right_SB_LUT4_I0_I2[7]
.sym 103820 left$SB_IO_IN
.sym 103821 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[8]
.sym 103822 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 103823 right_SB_LUT4_I0_I2[7]
.sym 103824 left$SB_IO_IN
.sym 103829 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 103830 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 103831 right_SB_LUT4_I0_I2[7]
.sym 103832 left$SB_IO_IN
.sym 103833 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 103834 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 103835 right_SB_LUT4_I0_I2[7]
.sym 103836 left$SB_IO_IN
.sym 103837 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[7]
.sym 103838 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 103839 right_SB_LUT4_I0_I2[7]
.sym 103840 left$SB_IO_IN
.sym 103842 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 103846 paddlevga.paddlex[2]
.sym 103847 $PACKER_VCC_NET
.sym 103850 paddlevga.paddlex[3]
.sym 103851 $PACKER_VCC_NET
.sym 103852 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 103854 paddlevga.paddlex[4]
.sym 103855 $PACKER_VCC_NET
.sym 103856 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 103858 paddlevga.paddlex[5]
.sym 103859 $PACKER_VCC_NET
.sym 103860 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 103862 paddlevga.paddlex[6]
.sym 103863 $PACKER_VCC_NET
.sym 103864 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 103866 paddlevga.paddlex[7]
.sym 103867 $PACKER_VCC_NET
.sym 103868 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 103870 paddlevga.paddlex[8]
.sym 103871 $PACKER_VCC_NET
.sym 103872 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 103874 paddlevga.paddlex[9]
.sym 103875 $PACKER_VCC_NET
.sym 103876 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 103912 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 103938 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 103942 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 103943 $PACKER_VCC_NET
.sym 103946 ballvga.ballx[3]
.sym 103950 ballvga.ballx[4]
.sym 103954 ballvga.ballx[5]
.sym 103958 ballvga.ballx[6]
.sym 103962 ballvga.ballx[7]
.sym 103963 $PACKER_VCC_NET
.sym 103966 ballvga.ballx[8]
.sym 103967 $PACKER_VCC_NET
.sym 103970 ballvga.ballx[9]
.sym 103976 $nextpnr_ICESTORM_LC_83$I3
.sym 103978 ballvga.velocity[1]
.sym 103979 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 103982 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 103983 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 103984 $PACKER_VCC_NET
.sym 103985 ballvga.velocity_SB_LUT4_I1_O[0]
.sym 103986 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[0]
.sym 103987 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 103988 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 103996 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 103997 ballvga.velocity_SB_LUT4_I1_O[7]
.sym 103998 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[7]
.sym 103999 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 104000 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 104001 ballvga.velocity_SB_LUT4_I1_O[6]
.sym 104002 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[6]
.sym 104003 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 104004 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 104005 ballvga.velocity_SB_LUT4_I1_O[2]
.sym 104006 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[2]
.sym 104007 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 104008 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 104009 ballvga.velocity_SB_LUT4_I1_O[5]
.sym 104010 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[5]
.sym 104011 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 104012 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 104013 ballvga.velocity_SB_LUT4_I1_O[4]
.sym 104014 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[4]
.sym 104015 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 104016 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 104017 ballvga.dirx_SB_DFFR_D_Q[0]
.sym 104018 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[1]
.sym 104019 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 104020 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 104021 ballvga.velocity_SB_LUT4_I1_O[3]
.sym 104022 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[3]
.sym 104023 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 104024 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 104028 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 104029 ballvga.velocity_SB_LUT4_I1_O[8]
.sym 104030 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[8]
.sym 104031 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 104032 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 104034 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 104035 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 104038 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 104039 $PACKER_VCC_NET
.sym 104040 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[1]
.sym 104042 ballvga.ballx[3]
.sym 104043 $PACKER_VCC_NET
.sym 104044 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[2]
.sym 104046 ballvga.ballx[4]
.sym 104047 $PACKER_VCC_NET
.sym 104048 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[3]
.sym 104050 ballvga.ballx[5]
.sym 104051 $PACKER_VCC_NET
.sym 104052 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[4]
.sym 104054 ballvga.ballx[6]
.sym 104055 $PACKER_VCC_NET
.sym 104056 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[5]
.sym 104058 ballvga.ballx[7]
.sym 104059 $PACKER_VCC_NET
.sym 104060 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[6]
.sym 104062 ballvga.ballx[8]
.sym 104063 $PACKER_VCC_NET
.sym 104064 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[7]
.sym 104066 ballvga.ballx[9]
.sym 104067 $PACKER_VCC_NET
.sym 104068 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[8]
.sym 104069 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 104070 brickvga.curr2_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 104071 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 104072 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 104073 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 104074 brickvga.curr2[6]
.sym 104075 brickvga.lvl[1]
.sym 104076 brickvga.lvl[2]
.sym 104077 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 104078 brickvga.curr2[8]
.sym 104079 brickvga.lvl[1]
.sym 104080 brickvga.lvl[2]
.sym 104081 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 104082 brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 104083 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 104084 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 104085 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 104086 brickvga.curr2[2]
.sym 104087 brickvga.lvl[1]
.sym 104088 brickvga.lvl[2]
.sym 104089 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 104090 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 104091 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 104092 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 104093 brickvga.curr2[5]
.sym 104094 brickvga.lvl[2]
.sym 104095 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 104096 brickvga.lvl[1]
.sym 104099 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 104100 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 104101 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 104102 brickvga.curr2[7]
.sym 104103 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 104104 brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 104105 brickvga.lvl[1]
.sym 104106 brickvga.curr1[6]
.sym 104107 brickvga.lvl[2]
.sym 104108 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 104109 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 104110 brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 104111 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 104112 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 104113 brickvga.curr2[5]
.sym 104114 brickvga.curr2[6]
.sym 104115 brickvga.curr2[7]
.sym 104116 brickvga.curr2[8]
.sym 104117 brickvga.curr2[9]
.sym 104118 brickvga.curr2[8]
.sym 104119 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104120 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 104121 brickvga.curr2[5]
.sym 104122 brickvga.curr2[7]
.sym 104123 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 104124 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 104125 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 104126 brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 104127 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 104128 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 104129 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 104130 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 104131 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 104132 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 104133 brickvga.curr1[0]
.sym 104134 brickvga.curr1[2]
.sym 104135 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 104136 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 104138 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 104139 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 104140 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 104141 brickvga.curr2[9]
.sym 104142 brickvga.lvl[2]
.sym 104143 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 104144 brickvga.lvl[1]
.sym 104145 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 104146 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 104147 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 104148 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 104149 brickvga.curr2[9]
.sym 104150 brickvga.curr1[0]
.sym 104151 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 104152 brickvga.curr1[2]
.sym 104153 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 104154 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 104155 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 104156 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 104157 brickvga.curr1[2]
.sym 104158 brickvga.lvl[2]
.sym 104159 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 104160 brickvga.lvl[1]
.sym 104162 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 104163 brickvga.curr1[4]
.sym 104164 brickvga.566.S[0]
.sym 104165 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 104166 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 104167 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 104168 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 104169 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 104170 brickvga.curr1[4]
.sym 104171 brickvga.curr1[5]
.sym 104172 brickvga.curr1[6]
.sym 104174 brickvga.curr1[5]
.sym 104175 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 104176 brickvga.579.Y[2]
.sym 104177 brickvga.lvl[1]
.sym 104178 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 104179 brickvga.lvl[2]
.sym 104180 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 104181 brickvga.curr1[4]
.sym 104182 brickvga.curr1[6]
.sym 104183 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 104184 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 104185 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 104186 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 104187 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 104188 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 104189 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 104190 right_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 104191 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 104192 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 104193 brickvga.curr0[5]
.sym 104194 brickvga.lvl[2]
.sym 104195 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 104196 brickvga.lvl[1]
.sym 104197 brickvga.curr0[9]
.sym 104198 brickvga.lvl[2]
.sym 104199 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 104200 brickvga.lvl[1]
.sym 104201 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 104202 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 104203 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 104204 brickvga.curr0_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 104205 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 104206 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 104207 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 104208 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 104211 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 104212 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 104213 brickvga.lvl[1]
.sym 104214 brickvga.curr3[4]
.sym 104215 brickvga.lvl[2]
.sym 104216 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 104217 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 104218 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 104219 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 104220 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 104225 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 104226 brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 104227 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 104228 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 104229 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 104230 brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 104231 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 104232 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 104233 brickvga.curr3[4]
.sym 104234 brickvga.curr3[6]
.sym 104235 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 104236 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 104237 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 104238 brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 104239 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 104240 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 104242 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 104243 brickvga.curr3[6]
.sym 104244 brickvga.566.S[0]
.sym 104245 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 104246 brickvga.curr3[4]
.sym 104247 brickvga.curr3[5]
.sym 104248 brickvga.curr3[6]
.sym 104249 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 104250 brickvga.curr3_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 104251 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 104252 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 104254 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 104255 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 104256 brickvga.579.Y[2]
.sym 104258 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 104263 brickvga.lvl_store[1]
.sym 104264 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 104267 brickvga.lvl_store[2]
.sym 104268 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 104271 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 104272 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 104274 brickvga.lvl[1]
.sym 104275 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 104276 brickvga.lvl[2]
.sym 104277 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 104282 brickvga.curr3[5]
.sym 104283 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 104284 brickvga.579.Y[2]
.sym 104287 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 104288 brickvga.lvl_SB_DFFESR_Q_R[1]
.sym 104290 brickvga.lvl[2]
.sym 104291 brickvga.lvl[1]
.sym 104292 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 104295 brickvga.566.B_AND_S[10]
.sym 104296 brickvga.566.S[0]
.sym 104302 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 104303 brickvga.lvl[1]
.sym 104304 brickvga.lvl[2]
.sym 104305 brickvga.566.B_AND_S[10]
.sym 104310 brickvga.curr5[5]
.sym 104311 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 104312 brickvga.579.Y[2]
.sym 104314 brickvga.curr5[7]
.sym 104315 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 104316 brickvga.579.Y[2]
.sym 104317 brickvga.566.S[0]
.sym 104324 pll1.clk_locked
.sym 104674 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 104678 paddlevga.paddlex[2]
.sym 104682 paddlevga.paddlex[3]
.sym 104686 paddlevga.paddlex[4]
.sym 104687 $PACKER_VCC_NET
.sym 104690 paddlevga.paddlex[5]
.sym 104691 $PACKER_VCC_NET
.sym 104694 paddlevga.paddlex[6]
.sym 104698 paddlevga.paddlex[7]
.sym 104699 $PACKER_VCC_NET
.sym 104702 paddlevga.paddlex[8]
.sym 104703 $PACKER_VCC_NET
.sym 104706 paddlevga.paddlex[9]
.sym 104712 $nextpnr_ICESTORM_LC_143$I3
.sym 104721 right$SB_IO_IN
.sym 104722 right_SB_LUT4_I0_I1[8]
.sym 104723 right_SB_LUT4_I0_I2[7]
.sym 104724 left$SB_IO_IN
.sym 104728 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 104736 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 104738 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 104743 paddlevga.paddlex[2]
.sym 104747 paddlevga.paddlex[3]
.sym 104748 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 104750 $PACKER_VCC_NET
.sym 104751 paddlevga.paddlex[4]
.sym 104752 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 104754 $PACKER_VCC_NET
.sym 104755 paddlevga.paddlex[5]
.sym 104756 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 104759 paddlevga.paddlex[6]
.sym 104760 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 104763 paddlevga.paddlex[7]
.sym 104764 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 104767 paddlevga.paddlex[8]
.sym 104768 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 104771 paddlevga.paddlex[9]
.sym 104772 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 104774 paddlevga.paddlex[2]
.sym 104775 $PACKER_VCC_NET
.sym 104776 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 104781 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 104782 paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 104783 right_SB_LUT4_I0_I2[7]
.sym 104784 left$SB_IO_IN
.sym 104788 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 104799 paddlevga.paddlex[2]
.sym 104800 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 104802 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[2]
.sym 104806 $PACKER_VCC_NET
.sym 104807 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[1]
.sym 104810 $PACKER_VCC_NET
.sym 104811 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 104815 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 104818 $PACKER_VCC_NET
.sym 104819 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 104822 $PACKER_VCC_NET
.sym 104823 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 104826 $PACKER_VCC_NET
.sym 104827 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 104831 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[7]
.sym 104834 $PACKER_VCC_NET
.sym 104836 $nextpnr_ICESTORM_LC_122$I3
.sym 104840 $nextpnr_ICESTORM_LC_122$COUT
.sym 104865 $PACKER_VCC_NET
.sym 104872 ballvga.ballx[3]
.sym 104876 ballvga.ballx[4]
.sym 104880 ballvga.ballx[7]
.sym 104888 ballvga.ballx[6]
.sym 104896 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 104898 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[1]
.sym 104902 $PACKER_VCC_NET
.sym 104903 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[1]
.sym 104907 ballvga.ballx_SB_LUT4_O_1_I3[2]
.sym 104911 ballvga.ballx_SB_LUT4_O_1_I3[3]
.sym 104915 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 104919 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 104923 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 104927 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 104931 ballvga.ballx_SB_LUT4_O_1_I3[8]
.sym 104933 start$SB_IO_IN
.sym 104934 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 104935 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[8]
.sym 104936 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I3[8]
.sym 104938 ballvga.changex_SB_LUT4_I2_I1[0]
.sym 104939 changex
.sym 104940 ballvga.changex_SB_LUT4_I2_I1[2]
.sym 104942 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 104943 ballvga.ballx[9]
.sym 104944 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 104948 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 104949 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 104950 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[1]
.sym 104951 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[2]
.sym 104952 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 104953 ballvga.ballx[7]
.sym 104954 ballvga.ballx[4]
.sym 104955 ballvga.ballx[6]
.sym 104956 ballvga.ballx[3]
.sym 104960 ballvga.ballx[9]
.sym 104962 ballvga.velocity[1]
.sym 104963 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 104967 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 104968 ballvga.velocity_SB_CARRY_I0_CO[1]
.sym 104971 ballvga.ballx[3]
.sym 104972 ballvga.velocity_SB_CARRY_I0_CO[2]
.sym 104975 ballvga.ballx[4]
.sym 104976 ballvga.velocity_SB_CARRY_I0_CO[3]
.sym 104979 ballvga.ballx[5]
.sym 104980 ballvga.velocity_SB_CARRY_I0_CO[4]
.sym 104983 ballvga.ballx[6]
.sym 104984 ballvga.velocity_SB_CARRY_I0_CO[5]
.sym 104987 ballvga.ballx[7]
.sym 104988 ballvga.velocity_SB_CARRY_I0_CO[6]
.sym 104991 ballvga.ballx[8]
.sym 104992 ballvga.velocity_SB_CARRY_I0_CO[7]
.sym 104995 ballvga.ballx[9]
.sym 104996 ballvga.velocity_SB_CARRY_I0_CO[8]
.sym 104997 ballvga.temp_SB_LUT4_I3_O[0]
.sym 105004 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 105019 start$SB_IO_IN
.sym 105020 ballvga.temp
.sym 105026 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 105030 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 105032 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 105034 ballvga.ballx[3]
.sym 105035 $PACKER_VCC_NET
.sym 105036 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 105038 ballvga.ballx[4]
.sym 105039 $PACKER_VCC_NET
.sym 105040 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 105042 ballvga.ballx[5]
.sym 105043 $PACKER_VCC_NET
.sym 105044 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 105046 ballvga.ballx[6]
.sym 105047 $PACKER_VCC_NET
.sym 105048 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 105050 ballvga.ballx[7]
.sym 105051 $PACKER_VCC_NET
.sym 105052 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 105054 ballvga.ballx[8]
.sym 105055 $PACKER_VCC_NET
.sym 105056 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 105058 ballvga.ballx[9]
.sym 105059 $PACKER_VCC_NET
.sym 105060 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 105062 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 105063 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 105064 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 105065 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 105066 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 105067 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 105068 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 105069 brickvga.curr2[0]
.sym 105070 brickvga.curr2[2]
.sym 105071 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 105072 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 105075 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 105076 del
.sym 105077 brickvga.curr2[4]
.sym 105078 brickvga.curr2[6]
.sym 105079 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 105080 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 105081 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 105082 brickvga.curr2[2]
.sym 105083 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 105084 brickvga.curr2[4]
.sym 105085 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 105086 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 105087 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105088 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 105089 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 105090 brickvga.curr2[0]
.sym 105091 brickvga.lvl[1]
.sym 105092 brickvga.lvl[2]
.sym 105093 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105094 brickvga.del_SB_LUT4_I3_O[1]
.sym 105095 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 105096 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 105097 brickvga.curr1[0]
.sym 105098 brickvga.lvl[2]
.sym 105099 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 105100 brickvga.lvl[1]
.sym 105101 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 105102 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 105103 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 105104 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 105105 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 105106 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 105107 brickvga.lvl[1]
.sym 105108 brickvga.lvl[2]
.sym 105109 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 105110 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 105111 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 105112 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 105113 brickvga.lvl[1]
.sym 105114 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 105115 brickvga.lvl[2]
.sym 105116 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 105117 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 105118 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 105119 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 105120 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 105121 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 105122 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 105123 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 105124 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 105127 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 105128 del
.sym 105129 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 105130 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 105131 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 105132 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 105133 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 105134 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 105135 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 105136 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 105137 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 105138 brickvga.curr0[4]
.sym 105139 brickvga.lvl[1]
.sym 105140 brickvga.lvl[2]
.sym 105141 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 105142 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 105143 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 105144 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 105145 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 105146 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 105147 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105148 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 105149 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 105150 brickvga.curr0[6]
.sym 105151 brickvga.lvl[1]
.sym 105152 brickvga.lvl[2]
.sym 105153 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 105154 brickvga.curr0[8]
.sym 105155 brickvga.lvl[1]
.sym 105156 brickvga.lvl[2]
.sym 105157 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 105158 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 105159 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 105160 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 105161 brickvga.curr0[6]
.sym 105162 brickvga.curr0[7]
.sym 105163 brickvga.curr0[8]
.sym 105164 brickvga.curr0[9]
.sym 105165 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 105166 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 105167 brickvga.lvl[1]
.sym 105168 brickvga.lvl[2]
.sym 105169 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 105170 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 105171 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 105172 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 105173 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 105174 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 105175 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 105176 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 105177 brickvga.curr0[9]
.sym 105178 brickvga.curr0[8]
.sym 105179 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105180 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 105181 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 105182 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 105183 brickvga.curr0[4]
.sym 105184 brickvga.curr0[5]
.sym 105185 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 105186 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 105187 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105188 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 105189 brickvga.curr3[5]
.sym 105190 brickvga.curr3[7]
.sym 105191 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 105192 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 105194 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 105195 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 105196 brickvga.579.Y[2]
.sym 105198 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 105199 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 105200 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 105201 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 105202 brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 105203 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 105204 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 105206 brickvga.curr3[7]
.sym 105207 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 105208 brickvga.579.Y[2]
.sym 105209 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 105210 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 105211 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 105212 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 105213 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 105214 brickvga.curr3_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 105215 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 105216 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 105217 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 105218 brickvga.curr3[9]
.sym 105219 brickvga.lvl[1]
.sym 105220 brickvga.lvl[2]
.sym 105221 brickvga.curr3[7]
.sym 105222 brickvga.curr3[8]
.sym 105223 brickvga.curr3[9]
.sym 105224 brickvga.curr2[0]
.sym 105226 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 105227 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.sym 105228 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 105231 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 105232 del
.sym 105233 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 105234 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 105235 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 105236 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 105237 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 105238 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 105239 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 105240 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 105241 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 105242 brickvga.curr3[8]
.sym 105243 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 105244 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 105245 brickvga.curr3[9]
.sym 105246 brickvga.curr3[8]
.sym 105247 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105248 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 105251 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 105252 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 105254 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 105255 brickvga.curr5[6]
.sym 105256 brickvga.566.S[0]
.sym 105257 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 105258 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 105259 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 105260 brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 105261 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 105262 brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 105263 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 105264 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 105265 brickvga.curr5[4]
.sym 105266 brickvga.curr5[6]
.sym 105267 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 105268 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 105269 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 105270 brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 105271 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 105272 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 105273 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 105274 brickvga.curr5_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 105275 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 105276 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 105277 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 105278 brickvga.curr5[4]
.sym 105279 brickvga.curr5[5]
.sym 105280 brickvga.curr5[6]
.sym 105282 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 105283 brickvga.curr5[4]
.sym 105284 brickvga.566.S[0]
.sym 105286 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 105287 brickvga.curr5[8]
.sym 105288 brickvga.566.S[0]
.sym 105289 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 105290 brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 105291 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 105292 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
.sym 105293 brickvga.lvl[1]
.sym 105294 brickvga.curr4[2]
.sym 105295 brickvga.lvl[2]
.sym 105296 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 105297 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 105298 brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 105299 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 105300 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 105301 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 105302 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105303 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 105304 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105305 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 105306 brickvga.curr4[6]
.sym 105307 brickvga.lvl[1]
.sym 105308 brickvga.lvl[2]
.sym 105309 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 105310 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 105311 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 105312 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 105634 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 105638 paddlevga.paddlex[2]
.sym 105639 $PACKER_VCC_NET
.sym 105642 paddlevga.paddlex[3]
.sym 105643 $PACKER_VCC_NET
.sym 105644 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 105646 paddlevga.paddlex[4]
.sym 105648 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 105650 paddlevga.paddlex[5]
.sym 105652 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 105654 paddlevga.paddlex[6]
.sym 105655 $PACKER_VCC_NET
.sym 105656 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 105658 paddlevga.paddlex[7]
.sym 105659 $PACKER_VCC_NET
.sym 105660 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 105662 paddlevga.paddlex[8]
.sym 105663 $PACKER_VCC_NET
.sym 105664 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 105666 paddlevga.paddlex[9]
.sym 105667 $PACKER_VCC_NET
.sym 105668 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 105669 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 105670 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 105671 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 105672 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 105674 paddlevga.paddlex[2]
.sym 105675 $PACKER_VCC_NET
.sym 105676 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 105680 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 105681 row[8]
.sym 105682 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 105683 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 105684 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105685 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 105686 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 105687 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 105688 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 105689 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 105690 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 105691 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 105692 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 105693 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 105694 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 105695 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 105696 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 105698 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 105699 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 105702 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105703 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 105706 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 105707 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 105710 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 105711 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 105714 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 105715 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 105718 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 105719 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 105722 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 105723 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 105726 row[8]
.sym 105727 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 105730 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 105731 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 105736 $nextpnr_ICESTORM_LC_38$I3
.sym 105752 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 105762 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 105766 $PACKER_VCC_NET
.sym 105767 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[2]
.sym 105771 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[1]
.sym 105775 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 105779 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 105783 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 105787 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 105791 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 105795 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[7]
.sym 105800 $nextpnr_ICESTORM_LC_88$I3
.sym 105804 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 105808 ballvga.bally[3]
.sym 105812 ballvga.bally[9]
.sym 105816 ballvga.bally[5]
.sym 105820 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 105824 ballvga.bally[6]
.sym 105826 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 105831 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 105835 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 105838 $PACKER_VCC_NET
.sym 105839 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 105842 $PACKER_VCC_NET
.sym 105843 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 105846 $PACKER_VCC_NET
.sym 105847 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105851 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105856 $nextpnr_ICESTORM_LC_67$I3
.sym 105858 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 105863 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 105867 ballvga.bally[3]
.sym 105868 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 105871 ballvga.bally[4]
.sym 105872 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 105875 ballvga.bally[5]
.sym 105876 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 105879 ballvga.bally[6]
.sym 105880 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 105883 ballvga.bally[7]
.sym 105884 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 105887 ballvga.bally[8]
.sym 105888 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 105891 ballvga.bally[9]
.sym 105892 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 105893 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 105894 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 105895 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 105896 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105897 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 105898 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 105899 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 105900 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105901 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 105902 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 105903 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 105904 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105905 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 105906 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 105907 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 105908 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105911 ballvga.diry_SB_LUT4_O_I3[0]
.sym 105912 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 105915 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 105916 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 105917 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 105918 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 105919 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 105920 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105922 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 105927 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105931 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 105935 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 105938 $PACKER_VCC_NET
.sym 105939 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 105943 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 105946 $PACKER_VCC_NET
.sym 105947 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 105951 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105955 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105960 $nextpnr_ICESTORM_LC_145$I3
.sym 105963 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 105964 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 105966 ballvga.temp_SB_LUT4_I3_O[0]
.sym 105967 start_SB_LUT4_I2_I3[1]
.sym 105968 ballvga.temp_SB_LUT4_I3_O[2]
.sym 105969 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 105979 start_SB_LUT4_I2_O[0]
.sym 105980 start_SB_LUT4_I2_I3[1]
.sym 105986 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[1]
.sym 105987 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 105990 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[2]
.sym 105991 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 105994 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[3]
.sym 105995 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 105998 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[4]
.sym 105999 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106002 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[5]
.sym 106003 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 106006 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[6]
.sym 106007 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 106010 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[7]
.sym 106011 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 106014 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[8]
.sym 106015 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 106018 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0[9]
.sym 106019 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 106024 $nextpnr_ICESTORM_LC_29$I3
.sym 106025 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 106026 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 106027 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 106028 brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 106029 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 106030 brickvga.curr1[8]
.sym 106031 brickvga.lvl[1]
.sym 106032 brickvga.lvl[2]
.sym 106035 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 106036 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 106037 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 106038 brickvga.lvl[2]
.sym 106039 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 106040 brickvga.lvl[1]
.sym 106041 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 106042 brickvga.curr2_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 106043 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 106044 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 106045 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 106046 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 106047 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 106048 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 106050 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106055 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106059 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 106063 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 106066 $PACKER_VCC_NET
.sym 106067 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106071 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 106075 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 106079 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106083 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106088 $nextpnr_ICESTORM_LC_160$I3
.sym 106089 brickvga.curr1[7]
.sym 106090 brickvga.curr1[8]
.sym 106091 brickvga.curr1[9]
.sym 106092 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 106093 brickvga.curr1[9]
.sym 106094 brickvga.curr1[8]
.sym 106095 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 106096 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 106097 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 106098 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 106099 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 106100 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 106101 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 106102 brickvga.curr1[9]
.sym 106103 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 106104 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 106105 brickvga.curr1[5]
.sym 106106 brickvga.curr1[7]
.sym 106107 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 106108 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 106111 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 106112 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 106115 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 106116 del
.sym 106117 brickvga.curr0[4]
.sym 106118 brickvga.curr0[6]
.sym 106119 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 106120 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 106121 brickvga.curr0[5]
.sym 106122 brickvga.curr0[7]
.sym 106123 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 106124 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 106125 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 106126 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 106127 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 106128 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 106129 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 106130 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 106131 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 106132 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 106134 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 106135 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 106136 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 106137 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 106138 brickvga.curr0[7]
.sym 106139 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 106140 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 106141 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 106142 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 106143 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 106144 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 106145 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 106146 brickvga.del_SB_LUT4_I3_1_O[1]
.sym 106147 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 106148 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 106149 brickvga.curr3[0]
.sym 106150 brickvga.curr3[2]
.sym 106151 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 106152 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 106153 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 106154 brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 106155 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 106156 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 106157 brickvga.curr4[9]
.sym 106158 brickvga.lvl[2]
.sym 106159 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 106160 brickvga.lvl[1]
.sym 106161 brickvga.lvl[1]
.sym 106162 brickvga.curr3[0]
.sym 106163 brickvga.lvl[2]
.sym 106164 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 106165 brickvga.curr4[9]
.sym 106166 brickvga.curr3[0]
.sym 106167 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 106168 brickvga.curr3[2]
.sym 106170 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 106171 brickvga.curr3[2]
.sym 106172 brickvga.566.S[0]
.sym 106173 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 106174 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 106175 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 106176 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 106177 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 106178 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 106179 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 106180 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 106181 brickvga.curr4[5]
.sym 106182 brickvga.curr4[6]
.sym 106183 brickvga.curr4[7]
.sym 106184 brickvga.curr4[8]
.sym 106185 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[1]
.sym 106186 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 106187 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 106188 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 106189 brickvga.curr4[5]
.sym 106190 brickvga.curr4[7]
.sym 106191 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 106192 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 106193 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 106194 brickvga.curr4[7]
.sym 106195 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 106196 brickvga.curr4_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 106197 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 106198 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 106199 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 106200 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 106201 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 106202 brickvga.curr4[8]
.sym 106203 brickvga.lvl[1]
.sym 106204 brickvga.lvl[2]
.sym 106205 brickvga.curr4[9]
.sym 106206 brickvga.curr4[8]
.sym 106207 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 106208 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 106209 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 106210 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[1]
.sym 106211 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 106212 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 106214 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 106215 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 106216 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 106217 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[1]
.sym 106218 brickvga.curr4[2]
.sym 106219 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 106220 brickvga.curr4[4]
.sym 106221 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 106222 brickvga.curr4_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 106223 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 106224 right_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 106227 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 106228 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 106229 brickvga.curr4[5]
.sym 106230 brickvga.lvl[2]
.sym 106231 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 106232 brickvga.lvl[1]
.sym 106233 brickvga.curr5[5]
.sym 106234 brickvga.curr5[7]
.sym 106235 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 106236 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 106237 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 106238 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 106239 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 106240 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 106241 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 106242 brickvga.curr4[4]
.sym 106243 brickvga.lvl[1]
.sym 106244 brickvga.lvl[2]
.sym 106245 brickvga.curr5[9]
.sym 106246 brickvga.curr5[8]
.sym 106247 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 106248 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 106249 brickvga.curr4[0]
.sym 106250 brickvga.curr4[2]
.sym 106251 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 106252 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 106253 brickvga.curr5[7]
.sym 106254 brickvga.curr5[8]
.sym 106255 brickvga.curr5[9]
.sym 106256 brickvga.curr4[0]
.sym 106257 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 106258 brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 106259 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 106260 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 106261 brickvga.curr4[4]
.sym 106262 brickvga.curr4[6]
.sym 106263 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 106264 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 106266 brickvga.curr5[9]
.sym 106267 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 106268 brickvga.579.Y[2]
.sym 106269 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 106270 right_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 106271 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 106272 right_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 106628 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 106632 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 106636 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 106640 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 106644 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 106645 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106646 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 106647 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 106648 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 106652 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 106656 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106658 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 106659 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[0]
.sym 106662 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106663 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106666 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106667 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106670 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 106671 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106674 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 106675 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106678 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 106679 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106682 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 106683 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106686 row[8]
.sym 106687 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106690 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 106691 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106693 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[8]
.sym 106694 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[9]
.sym 106695 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[6]
.sym 106696 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[8]
.sym 106713 left$SB_IO_IN
.sym 106714 right$SB_IO_IN
.sym 106715 row[8]
.sym 106716 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 106722 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 106723 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106726 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[2]
.sym 106727 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106730 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[3]
.sym 106731 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 106734 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[4]
.sym 106735 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 106738 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[5]
.sym 106739 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106742 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[6]
.sym 106743 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 106746 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[7]
.sym 106747 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 106750 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[8]
.sym 106751 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106754 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[9]
.sym 106755 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106760 $nextpnr_ICESTORM_LC_39$I3
.sym 106764 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 106766 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 106768 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 106772 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 106783 ballvga.bally[3]
.sym 106784 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 106786 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 106790 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 106794 ballvga.bally[3]
.sym 106795 $PACKER_VCC_NET
.sym 106796 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[3]
.sym 106798 ballvga.bally[4]
.sym 106799 $PACKER_VCC_NET
.sym 106800 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[4]
.sym 106802 ballvga.bally[5]
.sym 106803 $PACKER_VCC_NET
.sym 106804 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[5]
.sym 106806 ballvga.bally[6]
.sym 106807 $PACKER_VCC_NET
.sym 106808 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[6]
.sym 106810 ballvga.bally[7]
.sym 106811 $PACKER_VCC_NET
.sym 106812 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[7]
.sym 106814 ballvga.bally[8]
.sym 106815 $PACKER_VCC_NET
.sym 106816 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[8]
.sym 106818 ballvga.bally[9]
.sym 106819 $PACKER_VCC_NET
.sym 106820 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_LUT4_O_I3[9]
.sym 106822 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 106823 $PACKER_VCC_NET
.sym 106824 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 106825 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 106826 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 106827 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 106828 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 106831 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 106832 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 106833 right_SB_LUT4_I0_O[0]
.sym 106834 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 106835 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 106836 right_SB_LUT4_I0_O[3]
.sym 106837 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 106838 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 106839 right_SB_LUT4_I1_O[2]
.sym 106840 right_SB_LUT4_I1_O[3]
.sym 106841 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 106842 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 106843 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 106844 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 106845 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 106846 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 106847 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 106848 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 106850 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 106854 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 106855 $PACKER_VCC_NET
.sym 106858 ballvga.bally[3]
.sym 106859 $PACKER_VCC_NET
.sym 106860 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 106862 ballvga.bally[4]
.sym 106863 $PACKER_VCC_NET
.sym 106864 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 106866 ballvga.bally[5]
.sym 106867 $PACKER_VCC_NET
.sym 106868 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 106870 ballvga.bally[6]
.sym 106871 $PACKER_VCC_NET
.sym 106872 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 106874 ballvga.bally[7]
.sym 106875 $PACKER_VCC_NET
.sym 106876 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 106878 ballvga.bally[8]
.sym 106879 $PACKER_VCC_NET
.sym 106880 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 106882 ballvga.bally[9]
.sym 106883 $PACKER_VCC_NET
.sym 106884 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 106886 ballvga.invertx_SB_DFFE_Q_E[0]
.sym 106887 ballvga.invertx_SB_DFFE_Q_E[1]
.sym 106888 start_SB_LUT4_I2_O[0]
.sym 106891 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 106892 start_SB_LUT4_I2_I3[1]
.sym 106894 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 106895 start_SB_LUT4_I2_O[0]
.sym 106896 start_SB_LUT4_I2_I3[1]
.sym 106900 ballvga.diry_SB_LUT4_O_I3[0]
.sym 106905 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 106906 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 106907 start_SB_LUT4_I2_O[0]
.sym 106908 start_SB_LUT4_I2_I3[1]
.sym 106914 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106919 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106923 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 106927 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 106930 $PACKER_VCC_NET
.sym 106931 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106934 $PACKER_VCC_NET
.sym 106935 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 106939 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 106943 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106947 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106952 $nextpnr_ICESTORM_LC_131$I3
.sym 106963 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 106964 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 106969 $PACKER_VCC_NET
.sym 106974 frame_update_SB_DFFESR_Q_R[0]
.sym 106975 ball_display_SB_LUT4_I2_O[1]
.sym 106976 ball_display_SB_LUT4_I2_O[3]
.sym 106978 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106982 $PACKER_VCC_NET
.sym 106983 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106986 $PACKER_VCC_NET
.sym 106987 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106990 $PACKER_VCC_NET
.sym 106991 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 106994 $PACKER_VCC_NET
.sym 106995 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 106998 $PACKER_VCC_NET
.sym 106999 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107003 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107007 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 107011 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107015 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107019 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 107020 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 107023 del
.sym 107024 ball_display_SB_LUT4_I2_O[3]
.sym 107025 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 107026 brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 107027 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 107028 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 107030 brickvga.curr1[7]
.sym 107031 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 107032 brickvga.579.Y[2]
.sym 107033 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 107034 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 107035 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 107036 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 107037 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 107038 brickvga.curr2[4]
.sym 107039 brickvga.lvl[1]
.sym 107040 brickvga.lvl[2]
.sym 107042 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107047 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107051 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 107055 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 107059 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107062 $PACKER_VCC_NET
.sym 107063 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107067 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 107071 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107075 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107080 $nextpnr_ICESTORM_LC_179$I3
.sym 107082 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 107083 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 107084 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 107087 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 107088 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 107090 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 107091 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 107092 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 107094 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 107095 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 107096 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 107099 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 107100 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 107102 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 107103 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 107104 right_SB_LUT4_I0_O[3]
.sym 107106 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 107111 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 107112 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 107114 $PACKER_VCC_NET
.sym 107115 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 107116 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 107118 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 107119 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 107120 right_SB_LUT4_I0_O[3]
.sym 107121 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0[0]
.sym 107122 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 107123 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 107124 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 107126 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 107127 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 107128 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 107130 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 107131 right_SB_LUT4_I0_O[3]
.sym 107132 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 107134 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 107135 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 107136 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 107138 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 107139 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107140 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 107141 brickvga.579.Y[2]
.sym 107146 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 107147 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 107148 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 107150 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 107151 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 107152 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107155 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 107156 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 107159 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0[0]
.sym 107160 del
.sym 107163 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[2]
.sym 107164 del
.sym 107165 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 107166 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 107167 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[2]
.sym 107168 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107169 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 107170 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 107171 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107172 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 107173 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 107174 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 107175 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 107176 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 107178 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 107179 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107180 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 107181 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 107182 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 107183 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 107184 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 107185 brickvga.curr5[0]
.sym 107186 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 107187 brickvga.curr5[2]
.sym 107188 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 107189 brickvga.lvl[1]
.sym 107190 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 107191 brickvga.lvl[2]
.sym 107192 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 107193 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 107194 brickvga.curr5_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 107195 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107196 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 107197 brickvga.lvl[1]
.sym 107198 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 107199 brickvga.lvl[2]
.sym 107200 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 107201 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 107202 brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 107203 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 107204 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 107205 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 107206 brickvga.curr5[0]
.sym 107207 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 107208 brickvga.del_SB_LUT4_I3_2_O[3]
.sym 107209 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[1]
.sym 107210 brickvga.curr4[0]
.sym 107211 brickvga.lvl[1]
.sym 107212 brickvga.lvl[2]
.sym 107215 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 107216 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107223 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107224 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 107225 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 107226 brickvga.curr5[2]
.sym 107227 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 107228 brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 107229 brickvga.curr5[0]
.sym 107230 brickvga.curr5[2]
.sym 107231 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 107232 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 107650 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107654 $PACKER_VCC_NET
.sym 107655 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107658 $PACKER_VCC_NET
.sym 107659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107662 $PACKER_VCC_NET
.sym 107663 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 107666 $PACKER_VCC_NET
.sym 107667 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 107671 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107675 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107679 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 107683 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107687 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107692 $nextpnr_ICESTORM_LC_175$I3
.sym 107693 col[5]
.sym 107694 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[5]
.sym 107695 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 107696 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 107701 col[9]
.sym 107702 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[9]
.sym 107703 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[4]
.sym 107704 col[4]
.sym 107705 col[6]
.sym 107706 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[6]
.sym 107707 col[8]
.sym 107708 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[8]
.sym 107709 col[3]
.sym 107710 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[3]
.sym 107711 col[7]
.sym 107712 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0[7]
.sym 107714 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 107719 ballvga.bally[3]
.sym 107723 ballvga.bally[4]
.sym 107724 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 107727 ballvga.bally[5]
.sym 107728 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 107731 ballvga.bally[6]
.sym 107732 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 107735 ballvga.bally[7]
.sym 107736 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 107739 ballvga.bally[8]
.sym 107740 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 107743 ballvga.bally[9]
.sym 107744 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[9]
.sym 107746 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 107747 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107750 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 107751 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107754 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 107755 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 107758 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 107759 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 107762 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[5]
.sym 107763 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107766 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 107767 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107770 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 107771 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 107774 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 107775 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107778 ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[9]
.sym 107779 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107784 $nextpnr_ICESTORM_LC_28$I3
.sym 107806 start_SB_LUT4_I2_I3[1]
.sym 107807 start$SB_IO_IN
.sym 107808 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 107810 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107814 $PACKER_VCC_NET
.sym 107815 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107818 $PACKER_VCC_NET
.sym 107819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107822 $PACKER_VCC_NET
.sym 107823 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 107826 $PACKER_VCC_NET
.sym 107827 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 107830 $PACKER_VCC_NET
.sym 107831 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107835 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107838 $PACKER_VCC_NET
.sym 107839 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 107843 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107847 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107852 $nextpnr_ICESTORM_LC_133$I3
.sym 107855 start_SB_LUT4_I2_I3[1]
.sym 107856 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 107869 start$SB_IO_IN
.sym 107870 ballvga.diry_SB_LUT4_O_I3[0]
.sym 107871 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 107872 changey
.sym 107873 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 107874 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 107875 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 107876 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 107878 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 107879 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 107880 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[2]
.sym 107882 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 107883 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 107884 ball_display_SB_LUT4_I2_O[2]
.sym 107885 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 107886 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 107887 col[4]
.sym 107888 col[5]
.sym 107892 ballvga:39[0]
.sym 107895 ballvga:39[1]
.sym 107896 ballvga:39[0]
.sym 107898 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107899 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 107900 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 107901 row[8]
.sym 107902 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 107903 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 107904 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 107906 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107910 $PACKER_VCC_NET
.sym 107911 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107914 $PACKER_VCC_NET
.sym 107915 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107918 $PACKER_VCC_NET
.sym 107919 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 107922 $PACKER_VCC_NET
.sym 107923 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 107926 $PACKER_VCC_NET
.sym 107927 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107930 $PACKER_VCC_NET
.sym 107931 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107935 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 107939 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107943 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107945 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 107946 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 107947 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[8]
.sym 107948 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[9]
.sym 107949 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[9]
.sym 107950 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 107951 col[5]
.sym 107952 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 107953 ball_display_SB_LUT4_I2_O[0]
.sym 107954 ball_display_SB_LUT4_I2_O[1]
.sym 107955 ball_display_SB_LUT4_I2_O[2]
.sym 107956 ball_display_SB_LUT4_I2_O[3]
.sym 107957 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 107958 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 107959 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 107960 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O[3]
.sym 107962 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 107963 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 107964 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 107965 ball_display_SB_LUT4_I2_O[3]
.sym 107970 col[4]
.sym 107971 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 107972 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 107973 col[9]
.sym 107974 col[6]
.sym 107975 col[8]
.sym 107976 col[7]
.sym 107979 col[5]
.sym 107980 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 107981 ball_display_SB_LUT4_I2_O[3]
.sym 107982 ball_display_SB_LUT4_I2_O[0]
.sym 107983 ball_display_SB_LUT4_I2_O[1]
.sym 107984 ball_display_SB_LUT4_I2_O[2]
.sym 107985 $PACKER_GND_NET
.sym 107991 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 107992 col[5]
.sym 107994 ball_display_SB_LUT4_I2_O[0]
.sym 107995 ball_display_SB_LUT4_I2_O[2]
.sym 107996 ball_display_SB_LUT4_I2_O[3]
.sym 107999 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 108000 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[1]
.sym 108002 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108007 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108010 $PACKER_VCC_NET
.sym 108011 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108015 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 108018 $PACKER_VCC_NET
.sym 108019 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 108023 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108026 $PACKER_VCC_NET
.sym 108027 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108031 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 108034 $PACKER_VCC_NET
.sym 108035 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108039 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108041 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 108042 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[1]
.sym 108043 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 108044 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[9]
.sym 108047 brick_display
.sym 108048 ball_display
.sym 108050 col[5]
.sym 108051 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108052 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 108054 col[6]
.sym 108055 col[7]
.sym 108056 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 108059 col[3]
.sym 108060 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 108061 col[5]
.sym 108062 col[7]
.sym 108063 col[6]
.sym 108064 col[4]
.sym 108066 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 108070 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108071 $PACKER_VCC_NET
.sym 108074 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 108075 $PACKER_VCC_NET
.sym 108078 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 108082 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 108083 $PACKER_VCC_NET
.sym 108086 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 108087 $PACKER_VCC_NET
.sym 108090 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 108091 $PACKER_VCC_NET
.sym 108094 row[8]
.sym 108095 $PACKER_VCC_NET
.sym 108098 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 108104 $nextpnr_ICESTORM_LC_34$I3
.sym 108106 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 108107 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108108 col[5]
.sym 108114 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 108115 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 108116 col[5]
.sym 108122 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[7]
.sym 108123 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[8]
.sym 108124 ballvga:39[1]
.sym 108126 col[5]
.sym 108127 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 108128 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 108130 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108134 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 108138 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 108142 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 108143 $PACKER_VCC_NET
.sym 108146 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 108147 $PACKER_VCC_NET
.sym 108150 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 108151 $PACKER_VCC_NET
.sym 108154 row[8]
.sym 108155 $PACKER_VCC_NET
.sym 108158 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 108164 $nextpnr_ICESTORM_LC_181$I3
.sym 108546 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108555 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108558 $PACKER_VCC_NET
.sym 108559 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 108562 $PACKER_VCC_NET
.sym 108563 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 108566 $PACKER_VCC_NET
.sym 108567 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108571 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108574 $PACKER_VCC_NET
.sym 108575 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 108578 $PACKER_VCC_NET
.sym 108579 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108583 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108588 $nextpnr_ICESTORM_LC_56$I3
.sym 108610 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108614 $PACKER_VCC_NET
.sym 108615 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108618 $PACKER_VCC_NET
.sym 108619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108622 $PACKER_VCC_NET
.sym 108623 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 108626 $PACKER_VCC_NET
.sym 108627 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 108631 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108634 $PACKER_VCC_NET
.sym 108635 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108639 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 108643 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108647 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108652 $nextpnr_ICESTORM_LC_177$I3
.sym 108653 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 108654 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 108655 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108656 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 108673 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 108674 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[2]
.sym 108675 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 108676 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[8]
.sym 108677 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 108678 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 108679 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 108680 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 108682 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 108683 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 108684 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 108685 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 108686 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[4]
.sym 108687 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 108688 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[6]
.sym 108689 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 108690 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 108691 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 108692 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 108693 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 108694 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 108695 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 108696 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108697 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 108698 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[3]
.sym 108699 row[8]
.sym 108700 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[7]
.sym 108701 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 108702 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[5]
.sym 108703 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108704 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 108706 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 108711 ballvga.ballx[3]
.sym 108712 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 108715 ballvga.ballx[4]
.sym 108716 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 108719 ballvga.ballx[5]
.sym 108720 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 108723 ballvga.ballx[6]
.sym 108724 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 108727 ballvga.ballx[7]
.sym 108728 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 108731 ballvga.ballx[8]
.sym 108732 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 108735 ballvga.ballx[9]
.sym 108736 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 108738 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 108742 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 108746 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 108747 $PACKER_VCC_NET
.sym 108750 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 108751 $PACKER_VCC_NET
.sym 108754 row[8]
.sym 108755 $PACKER_VCC_NET
.sym 108758 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 108764 $nextpnr_ICESTORM_LC_108$I3
.sym 108770 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108774 $PACKER_VCC_NET
.sym 108775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108778 $PACKER_VCC_NET
.sym 108779 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108782 $PACKER_VCC_NET
.sym 108783 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 108786 $PACKER_VCC_NET
.sym 108787 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 108791 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108795 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108798 $PACKER_VCC_NET
.sym 108799 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 108803 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108807 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108809 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 108810 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1[0]
.sym 108811 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 108812 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 108827 start$SB_IO_IN
.sym 108828 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 108834 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108838 $PACKER_VCC_NET
.sym 108839 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 108842 $PACKER_VCC_NET
.sym 108843 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 108847 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108851 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108854 $PACKER_VCC_NET
.sym 108855 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 108859 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108863 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108868 $nextpnr_ICESTORM_LC_147$I3
.sym 108882 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 108883 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 108884 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 108898 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108902 $PACKER_VCC_NET
.sym 108903 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 108907 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 108910 $PACKER_VCC_NET
.sym 108911 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108914 $PACKER_VCC_NET
.sym 108915 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108918 $PACKER_VCC_NET
.sym 108919 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 108922 $PACKER_VCC_NET
.sym 108923 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108927 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108929 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 108930 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 108931 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 108932 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 108935 ball_display
.sym 108936 lives_display_SB_LUT4_I2_O[3]
.sym 108937 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 108938 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 108939 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108940 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 108941 col[7]
.sym 108942 col[5]
.sym 108943 col[6]
.sym 108944 col[4]
.sym 108945 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 108946 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 108947 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 108948 col[3]
.sym 108949 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 108950 col[3]
.sym 108951 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 108952 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 108955 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 108956 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 108959 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 108960 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 108962 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108967 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108970 $PACKER_VCC_NET
.sym 108971 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108974 $PACKER_VCC_NET
.sym 108975 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 108978 $PACKER_VCC_NET
.sym 108979 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 108982 $PACKER_VCC_NET
.sym 108983 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108986 $PACKER_VCC_NET
.sym 108987 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108991 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 108994 $PACKER_VCC_NET
.sym 108995 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108999 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109001 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 109002 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 109003 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 109004 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 109017 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 109018 col[3]
.sym 109019 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 109020 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 109026 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109031 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109035 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109039 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 109043 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 109046 $PACKER_VCC_NET
.sym 109047 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109050 $PACKER_VCC_NET
.sym 109051 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109054 $PACKER_VCC_NET
.sym 109055 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 109058 $PACKER_VCC_NET
.sym 109059 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109063 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109066 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 109067 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 109068 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 109069 col[3]
.sym 109070 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 109071 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 109072 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 109079 col[7]
.sym 109080 col[6]
.sym 109085 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 109086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 109087 col[8]
.sym 109088 col[9]
.sym 109090 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 109094 row[8]
.sym 109095 $PACKER_VCC_NET
.sym 109098 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 109104 $nextpnr_ICESTORM_LC_36$I3
.sym 109506 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109511 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109514 $PACKER_VCC_NET
.sym 109515 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109518 $PACKER_VCC_NET
.sym 109519 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 109523 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 109527 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109530 $PACKER_VCC_NET
.sym 109531 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109534 $PACKER_VCC_NET
.sym 109535 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 109538 $PACKER_VCC_NET
.sym 109539 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109543 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109548 $nextpnr_ICESTORM_LC_71$I3
.sym 109570 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109575 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109579 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 109583 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 109587 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109591 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109594 $PACKER_VCC_NET
.sym 109595 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 109599 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109603 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109608 $nextpnr_ICESTORM_LC_140$I3
.sym 109634 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
.sym 109635 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 109638 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[1]
.sym 109639 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 109642 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[2]
.sym 109643 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 109646 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[3]
.sym 109647 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 109650 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[4]
.sym 109651 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 109654 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[5]
.sym 109655 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 109658 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[6]
.sym 109659 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 109662 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[7]
.sym 109663 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 109666 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I0[8]
.sym 109667 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 109669 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[9]
.sym 109670 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.sym 109671 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[9]
.sym 109672 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[8]
.sym 109698 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 109702 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109706 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 109707 $PACKER_VCC_NET
.sym 109710 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 109711 $PACKER_VCC_NET
.sym 109714 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 109718 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 109719 $PACKER_VCC_NET
.sym 109722 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 109723 $PACKER_VCC_NET
.sym 109726 row[8]
.sym 109727 $PACKER_VCC_NET
.sym 109730 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 109733 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 109734 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 109735 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 109736 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 109762 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109767 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109771 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109774 $PACKER_VCC_NET
.sym 109775 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 109779 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 109782 $PACKER_VCC_NET
.sym 109783 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109786 $PACKER_VCC_NET
.sym 109787 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109791 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 109794 $PACKER_VCC_NET
.sym 109795 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109799 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109804 $nextpnr_ICESTORM_LC_78$I3
.sym 109815 ballvga:39[1]
.sym 109816 ballvga:39[0]
.sym 109826 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109830 $PACKER_VCC_NET
.sym 109831 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109834 $PACKER_VCC_NET
.sym 109835 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109839 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 109842 $PACKER_VCC_NET
.sym 109843 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 109847 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109850 $PACKER_VCC_NET
.sym 109851 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109854 $PACKER_VCC_NET
.sym 109855 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 109858 $PACKER_VCC_NET
.sym 109859 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109863 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109865 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 109866 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 109867 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 109868 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 109873 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 109874 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 109875 ballvga:39[1]
.sym 109876 ballvga:39[0]
.sym 109877 col[5]
.sym 109878 col[4]
.sym 109879 col[6]
.sym 109880 col[7]
.sym 109882 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 109883 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 109884 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 109890 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 109895 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 109899 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 109903 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 109906 $PACKER_VCC_NET
.sym 109907 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 109910 $PACKER_VCC_NET
.sym 109911 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 109914 $PACKER_VCC_NET
.sym 109915 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 109918 $PACKER_VCC_NET
.sym 109919 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 109923 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 109927 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 109929 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 109930 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 109931 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 109932 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 109933 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 109934 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 109935 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 109936 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 109937 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 109938 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 109939 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 109940 col[3]
.sym 109941 col[4]
.sym 109942 col[5]
.sym 109943 col[6]
.sym 109944 col[7]
.sym 109947 col[9]
.sym 109948 col[8]
.sym 109949 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 109950 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 109951 col[9]
.sym 109952 col[8]
.sym 109955 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 109956 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 109957 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 109958 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109959 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 109960 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 109962 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 109963 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 109964 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 109970 brick_display
.sym 109971 lives_display
.sym 109972 ball_display
.sym 109975 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 109976 col[3]
.sym 109977 row[8]
.sym 109978 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 109979 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 109980 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 109981 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 109982 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 109983 col[9]
.sym 109984 col[8]
.sym 109986 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 109991 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 109994 $PACKER_VCC_NET
.sym 109995 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 109998 $PACKER_VCC_NET
.sym 109999 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 110002 $PACKER_VCC_NET
.sym 110003 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 110007 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 110011 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 110015 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 110017 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 110018 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 110019 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 110020 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 110022 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 110023 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 110024 col[5]
.sym 110025 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110026 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 110027 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 110028 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 110030 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 110031 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 110032 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I3[2]
.sym 110033 col[4]
.sym 110034 col[5]
.sym 110035 col[6]
.sym 110036 col[7]
.sym 110037 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 110038 col[3]
.sym 110039 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 110040 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 110041 col[4]
.sym 110042 col[6]
.sym 110043 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 110044 col[7]
.sym 110046 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110047 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 110048 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 110049 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 110050 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 110051 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 110052 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_O[1]
.sym 110053 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110054 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 110055 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110056 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 110066 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 110067 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 110068 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 110079 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 110080 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 110082 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 110086 $PACKER_VCC_NET
.sym 110087 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110091 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110094 $PACKER_VCC_NET
.sym 110095 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 110099 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110103 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110105 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 110106 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 110107 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 110108 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 110530 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110534 $PACKER_VCC_NET
.sym 110535 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110539 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110543 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 110546 $PACKER_VCC_NET
.sym 110547 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 110551 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110554 $PACKER_VCC_NET
.sym 110555 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110558 $PACKER_VCC_NET
.sym 110559 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 110563 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110567 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110572 $nextpnr_ICESTORM_LC_48$I3
.sym 110594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110599 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110602 $PACKER_VCC_NET
.sym 110603 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 110606 $PACKER_VCC_NET
.sym 110607 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 110611 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110614 $PACKER_VCC_NET
.sym 110615 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110619 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 110622 $PACKER_VCC_NET
.sym 110623 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110627 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110632 $nextpnr_ICESTORM_LC_43$I3
.sym 110658 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110663 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110666 $PACKER_VCC_NET
.sym 110667 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110670 $PACKER_VCC_NET
.sym 110671 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 110675 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 110678 $PACKER_VCC_NET
.sym 110679 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110683 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110687 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 110690 $PACKER_VCC_NET
.sym 110691 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110695 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110700 $nextpnr_ICESTORM_LC_95$I3
.sym 110722 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110727 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110731 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110735 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 110739 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 110743 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110746 $PACKER_VCC_NET
.sym 110747 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110751 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 110754 $PACKER_VCC_NET
.sym 110755 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110759 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110764 $nextpnr_ICESTORM_LC_115$I3
.sym 110768 col[9]
.sym 110769 col[5]
.sym 110770 col[6]
.sym 110771 col[4]
.sym 110772 col[7]
.sym 110786 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110791 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110795 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110799 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 110802 $PACKER_VCC_NET
.sym 110803 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 110807 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110811 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110814 $PACKER_VCC_NET
.sym 110815 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 110818 $PACKER_VCC_NET
.sym 110819 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110823 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110825 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110826 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110827 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 110828 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 110841 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 110842 col[3]
.sym 110843 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 110844 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 110850 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 110854 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 110855 $PACKER_VCC_NET
.sym 110858 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 110859 $PACKER_VCC_NET
.sym 110862 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 110863 $PACKER_VCC_NET
.sym 110866 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 110867 $PACKER_VCC_NET
.sym 110870 row[8]
.sym 110871 $PACKER_VCC_NET
.sym 110874 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 110880 $nextpnr_ICESTORM_LC_150$I3
.sym 110882 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110886 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 110887 $PACKER_VCC_NET
.sym 110890 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110891 $PACKER_VCC_NET
.sym 110894 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 110895 $PACKER_VCC_NET
.sym 110898 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 110899 $PACKER_VCC_NET
.sym 110902 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 110906 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 110907 $PACKER_VCC_NET
.sym 110910 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 110911 $PACKER_VCC_NET
.sym 110914 row[8]
.sym 110915 $PACKER_VCC_NET
.sym 110918 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 110921 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110922 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 110923 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 110924 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1[3]
.sym 110925 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 110926 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 110927 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 110928 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 110929 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 110930 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 110931 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 110932 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 110935 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 110936 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110938 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 110939 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 110940 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 110943 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 110944 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 110946 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 110950 $PACKER_VCC_NET
.sym 110951 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 110954 $PACKER_VCC_NET
.sym 110955 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 110959 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 110962 $PACKER_VCC_NET
.sym 110963 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 110966 $PACKER_VCC_NET
.sym 110967 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 110970 $PACKER_VCC_NET
.sym 110971 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 110975 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 110979 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[8]
.sym 110980 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[7]
.sym 110982 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110983 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 110984 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 110985 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110986 row[8]
.sym 110987 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 110988 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 110989 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 110990 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 110991 row[8]
.sym 110992 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110994 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 110995 row[8]
.sym 110996 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 110999 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111000 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111001 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 111002 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 111003 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 111004 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 111005 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111006 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 111007 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 111008 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 111009 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111010 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 111011 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111012 row[8]
.sym 111014 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 111015 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 111016 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 111019 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 111020 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 111021 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111022 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 111023 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 111024 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 111025 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 111026 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 111027 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 111028 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 111031 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111032 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111033 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 111034 right_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 111035 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111036 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 111037 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[0]
.sym 111038 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 111039 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 111040 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[3]
.sym 111042 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 111047 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 111051 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 111054 $PACKER_VCC_NET
.sym 111055 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111059 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 111062 $PACKER_VCC_NET
.sym 111063 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111067 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111070 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[8]
.sym 111071 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[8]
.sym 111072 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[6]
.sym 111490 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 111495 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111498 $PACKER_VCC_NET
.sym 111499 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111502 $PACKER_VCC_NET
.sym 111503 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 111506 $PACKER_VCC_NET
.sym 111507 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 111511 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 111514 $PACKER_VCC_NET
.sym 111515 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111518 $PACKER_VCC_NET
.sym 111519 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 111523 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111527 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111529 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 111530 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 111531 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 111532 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[9]
.sym 111554 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 111558 $PACKER_VCC_NET
.sym 111559 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111562 $PACKER_VCC_NET
.sym 111563 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111566 $PACKER_VCC_NET
.sym 111567 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 111570 $PACKER_VCC_NET
.sym 111571 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 111575 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 111578 $PACKER_VCC_NET
.sym 111579 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111583 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 111586 $PACKER_VCC_NET
.sym 111587 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111591 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111596 $nextpnr_ICESTORM_LC_92$I3
.sym 111618 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 111623 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111626 $PACKER_VCC_NET
.sym 111627 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111631 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 111634 $PACKER_VCC_NET
.sym 111635 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 111638 $PACKER_VCC_NET
.sym 111639 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 111643 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111646 $PACKER_VCC_NET
.sym 111647 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 111651 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111655 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111660 $nextpnr_ICESTORM_LC_16$I3
.sym 111664 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 111680 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 111682 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 111686 $PACKER_VCC_NET
.sym 111687 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111691 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111695 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 111698 $PACKER_VCC_NET
.sym 111699 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 111702 $PACKER_VCC_NET
.sym 111703 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 111706 $PACKER_VCC_NET
.sym 111707 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111711 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 111714 $PACKER_VCC_NET
.sym 111715 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111719 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111724 $nextpnr_ICESTORM_LC_103$I3
.sym 111728 col[5]
.sym 111732 col[6]
.sym 111736 col[3]
.sym 111740 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 111744 col[4]
.sym 111746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111750 $PACKER_VCC_NET
.sym 111751 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111754 $PACKER_VCC_NET
.sym 111755 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 111758 $PACKER_VCC_NET
.sym 111759 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 111762 $PACKER_VCC_NET
.sym 111763 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 111767 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111771 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 111774 $PACKER_VCC_NET
.sym 111775 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111779 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111784 $nextpnr_ICESTORM_LC_11$I3
.sym 111810 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 111814 $PACKER_VCC_NET
.sym 111815 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 111819 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 111823 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 111826 $PACKER_VCC_NET
.sym 111827 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 111830 $PACKER_VCC_NET
.sym 111831 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 111834 $PACKER_VCC_NET
.sym 111835 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 111838 $PACKER_VCC_NET
.sym 111839 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 111843 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 111846 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 111847 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[6]
.sym 111848 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I3[8]
.sym 111874 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111878 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 111882 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111883 $PACKER_VCC_NET
.sym 111886 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111887 $PACKER_VCC_NET
.sym 111890 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 111891 $PACKER_VCC_NET
.sym 111894 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111895 $PACKER_VCC_NET
.sym 111898 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 111899 $PACKER_VCC_NET
.sym 111902 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 111903 $PACKER_VCC_NET
.sym 111906 row[8]
.sym 111907 $PACKER_VCC_NET
.sym 111910 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 111913 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 111914 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 111915 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 111916 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 111919 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111920 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 111921 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111922 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 111923 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 111924 right_SB_LUT4_I0_O[3]
.sym 111925 row[8]
.sym 111926 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111927 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111928 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 111931 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111932 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111935 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 111936 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1[2]
.sym 111938 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 111942 $PACKER_VCC_NET
.sym 111943 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 111946 $PACKER_VCC_NET
.sym 111947 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 111951 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 111955 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 111958 $PACKER_VCC_NET
.sym 111959 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 111963 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 111967 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 111972 $nextpnr_ICESTORM_LC_101$I3
.sym 111974 row[8]
.sym 111975 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 111976 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 111977 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 111978 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 111979 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 111980 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 111985 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 111986 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_O[1]
.sym 111987 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_O[2]
.sym 111988 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_O[3]
.sym 111989 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111990 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 111991 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 111992 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 112002 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 112007 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112011 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 112014 $PACKER_VCC_NET
.sym 112015 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 112018 $PACKER_VCC_NET
.sym 112019 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 112022 $PACKER_VCC_NET
.sym 112023 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 112027 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 112032 $nextpnr_ICESTORM_LC_110$I3
.sym 112418 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 112422 $PACKER_VCC_NET
.sym 112423 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 112424 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 112426 $PACKER_VCC_NET
.sym 112427 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 112430 $PACKER_VCC_NET
.sym 112431 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 112434 $PACKER_VCC_NET
.sym 112435 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112438 $PACKER_VCC_NET
.sym 112439 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 112442 $PACKER_VCC_NET
.sym 112443 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 112446 $PACKER_VCC_NET
.sym 112447 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 112450 $PACKER_VCC_NET
.sym 112451 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 112455 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 112460 $nextpnr_ICESTORM_LC_173$I3
.sym 112482 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 112483 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 112486 col[3]
.sym 112487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 112490 col[4]
.sym 112491 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 112494 col[5]
.sym 112495 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 112498 col[6]
.sym 112499 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 112502 col[7]
.sym 112503 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 112506 col[8]
.sym 112507 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 112510 col[9]
.sym 112511 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 112515 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 112519 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 112523 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 112527 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 112531 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 112535 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 112539 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 112543 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 112547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 112551 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 112554 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 112555 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[17]
.sym 112556 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[17]
.sym 112578 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 112583 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112587 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112590 $PACKER_VCC_NET
.sym 112591 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 112595 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 112599 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 112602 $PACKER_VCC_NET
.sym 112603 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 112606 $PACKER_VCC_NET
.sym 112607 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 112611 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 112615 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 112618 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 112619 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 112620 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 112629 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 112639 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 112640 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 112642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112647 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112651 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 112655 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 112659 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 112663 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 112666 $PACKER_VCC_NET
.sym 112667 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 112670 $PACKER_VCC_NET
.sym 112671 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 112675 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 112679 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[9]
.sym 112680 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 112688 col[7]
.sym 112692 col[8]
.sym 112706 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 112711 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 112715 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 112716 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 112719 col[3]
.sym 112720 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 112723 col[4]
.sym 112724 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 112727 col[5]
.sym 112728 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 112731 col[6]
.sym 112732 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 112735 col[7]
.sym 112736 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 112739 col[8]
.sym 112740 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 112743 col[9]
.sym 112744 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 112755 col[6]
.sym 112756 col[7]
.sym 112765 col[4]
.sym 112766 col[5]
.sym 112767 col[6]
.sym 112768 col[7]
.sym 112770 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 112774 $PACKER_VCC_NET
.sym 112775 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 112779 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 112783 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112786 $PACKER_VCC_NET
.sym 112787 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 112791 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 112794 $PACKER_VCC_NET
.sym 112795 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 112799 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 112803 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 112808 $nextpnr_ICESTORM_LC_76$I3
.sym 112810 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 112811 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[0]
.sym 112812 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 112813 col[9]
.sym 112814 col[4]
.sym 112815 col[5]
.sym 112816 col[8]
.sym 112819 col[9]
.sym 112820 col[8]
.sym 112821 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[0]
.sym 112822 right_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 112823 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 112824 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[3]
.sym 112825 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 112826 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 112827 col[3]
.sym 112828 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 112834 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 112839 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 112843 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112847 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 112850 $PACKER_VCC_NET
.sym 112851 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 112854 $PACKER_VCC_NET
.sym 112855 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 112859 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 112863 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 112866 $PACKER_VCC_NET
.sym 112868 $nextpnr_ICESTORM_LC_23$I3
.sym 112869 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 112870 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 112871 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 112872 $nextpnr_ICESTORM_LC_23$COUT
.sym 112894 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 112895 right_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 112896 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 112898 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 112902 $PACKER_VCC_NET
.sym 112903 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 112906 $PACKER_VCC_NET
.sym 112907 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 112910 $PACKER_VCC_NET
.sym 112911 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112914 $PACKER_VCC_NET
.sym 112915 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 112919 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 112922 $PACKER_VCC_NET
.sym 112923 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 112926 $PACKER_VCC_NET
.sym 112927 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 112931 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 112934 $PACKER_VCC_NET
.sym 112936 $nextpnr_ICESTORM_LC_25$I3
.sym 112939 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 112940 $nextpnr_ICESTORM_LC_25$COUT
.sym 112941 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 112942 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 112943 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 112944 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 112946 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 112947 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 112948 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 112951 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 112952 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 112955 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 112956 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 112957 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 112958 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 112959 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 112960 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 112962 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112966 $PACKER_VCC_NET
.sym 112967 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 112970 $PACKER_VCC_NET
.sym 112971 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 112974 $PACKER_VCC_NET
.sym 112975 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 112978 $PACKER_VCC_NET
.sym 112979 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 112983 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 112986 $PACKER_VCC_NET
.sym 112988 $nextpnr_ICESTORM_LC_168$I3
.sym 112990 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 112991 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 112992 $nextpnr_ICESTORM_LC_168$COUT
.sym 113346 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113347 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113350 col[3]
.sym 113351 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 113354 col[4]
.sym 113355 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 113358 col[5]
.sym 113359 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 113362 col[6]
.sym 113363 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 113366 col[7]
.sym 113367 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 113370 col[8]
.sym 113371 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 113374 col[9]
.sym 113375 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 113379 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 113383 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 113387 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 113391 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 113395 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 113399 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 113403 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 113407 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 113411 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 113415 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 113420 $nextpnr_ICESTORM_LC_111$I3
.sym 113442 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 113446 $PACKER_VCC_NET
.sym 113447 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 113451 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 113452 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 113455 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 113456 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 113459 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113460 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 113462 $PACKER_VCC_NET
.sym 113463 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 113464 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 113467 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 113468 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 113471 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 113472 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 113474 $PACKER_VCC_NET
.sym 113475 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 113476 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 113479 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 113480 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 113484 $nextpnr_ICESTORM_LC_154$I3
.sym 113506 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 113510 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113511 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 113514 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113515 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 113518 col[3]
.sym 113519 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 113522 col[4]
.sym 113523 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 113526 col[5]
.sym 113527 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 113530 col[6]
.sym 113531 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 113534 col[7]
.sym 113535 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 113538 col[8]
.sym 113539 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 113542 col[9]
.sym 113543 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 113547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 113551 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 113555 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 113559 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 113563 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 113567 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 113571 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 113575 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 113579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 113583 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 113588 $nextpnr_ICESTORM_LC_62$I3
.sym 113602 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 113606 $PACKER_VCC_NET
.sym 113607 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 113610 $PACKER_VCC_NET
.sym 113611 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 113614 $PACKER_VCC_NET
.sym 113615 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113618 $PACKER_VCC_NET
.sym 113619 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 113622 $PACKER_VCC_NET
.sym 113623 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 113627 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 113631 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 113635 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 113640 $nextpnr_ICESTORM_LC_18$I3
.sym 113647 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113648 col[3]
.sym 113658 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 113659 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 113660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 113666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113667 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 113670 col[3]
.sym 113671 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 113674 col[4]
.sym 113675 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 113678 col[5]
.sym 113679 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 113682 col[6]
.sym 113683 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 113686 col[7]
.sym 113687 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 113690 col[8]
.sym 113691 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 113694 col[9]
.sym 113695 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 113699 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 113703 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 113707 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 113711 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 113715 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 113719 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 113723 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 113727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 113731 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 113735 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 113740 $nextpnr_ICESTORM_LC_158$I3
.sym 113762 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 113766 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 113770 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 113771 $PACKER_VCC_NET
.sym 113772 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 113774 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 113776 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 113778 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 113779 $PACKER_VCC_NET
.sym 113780 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 113782 row[8]
.sym 113783 $PACKER_VCC_NET
.sym 113784 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 113786 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 113787 $PACKER_VCC_NET
.sym 113788 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 113792 $nextpnr_ICESTORM_LC_2$I3
.sym 113794 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 113799 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 113803 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 113806 $PACKER_VCC_NET
.sym 113807 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113811 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 113815 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 113818 $PACKER_VCC_NET
.sym 113819 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 113823 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 113827 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 113830 $PACKER_VCC_NET
.sym 113832 $nextpnr_ICESTORM_LC_106$I3
.sym 113835 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 113836 $nextpnr_ICESTORM_LC_106$COUT
.sym 113843 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 113844 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113858 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 113862 $PACKER_VCC_NET
.sym 113863 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 113866 $PACKER_VCC_NET
.sym 113867 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 113870 $PACKER_VCC_NET
.sym 113871 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113875 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 113879 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 113883 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 113886 $PACKER_VCC_NET
.sym 113887 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 113891 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 113894 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 113895 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 113896 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 113898 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 113899 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 113900 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 113901 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 113902 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 113903 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 113904 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 113907 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 113908 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113910 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 113911 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 113912 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 113914 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113915 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 113916 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 113918 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 113919 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 113920 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 113922 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 113927 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 113931 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 113935 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 113939 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 113944 $nextpnr_ICESTORM_LC_53$I3
.sym 113947 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113948 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 113951 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113952 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 114306 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114310 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114314 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114315 $PACKER_VCC_NET
.sym 114316 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 114318 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 114319 $PACKER_VCC_NET
.sym 114320 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 114322 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 114323 $PACKER_VCC_NET
.sym 114324 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 114326 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 114328 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 114330 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 114332 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 114334 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 114335 $PACKER_VCC_NET
.sym 114336 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 114338 row[8]
.sym 114340 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 114342 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 114343 $PACKER_VCC_NET
.sym 114344 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 114348 $nextpnr_ICESTORM_LC_171$I3
.sym 114358 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114360 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114402 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 114406 $PACKER_VCC_NET
.sym 114407 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 114410 $PACKER_VCC_NET
.sym 114411 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 114414 $PACKER_VCC_NET
.sym 114415 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 114418 $PACKER_VCC_NET
.sym 114419 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114423 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 114426 $PACKER_VCC_NET
.sym 114427 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 114431 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 114434 $PACKER_VCC_NET
.sym 114435 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 114439 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 114444 $nextpnr_ICESTORM_LC_27$I3
.sym 114466 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 114470 $PACKER_VCC_NET
.sym 114471 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 114474 $PACKER_VCC_NET
.sym 114475 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 114479 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114482 $PACKER_VCC_NET
.sym 114483 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 114486 $PACKER_VCC_NET
.sym 114487 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 114491 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 114494 $PACKER_VCC_NET
.sym 114495 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 114499 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 114501 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I0[9]
.sym 114502 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I1[9]
.sym 114503 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 114504 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I2_I3[8]
.sym 114510 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 114512 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 114530 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 114531 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114534 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114535 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114538 col[3]
.sym 114539 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114542 col[4]
.sym 114543 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 114546 col[5]
.sym 114547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 114550 col[6]
.sym 114551 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 114554 col[7]
.sym 114555 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 114558 col[8]
.sym 114559 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 114562 col[9]
.sym 114563 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 114567 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 114571 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 114575 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 114579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 114583 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 114587 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 114591 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 114595 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 114599 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 114603 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 114605 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 114606 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 114607 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 114608 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 114610 col[7]
.sym 114611 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[6]
.sym 114612 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 114616 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[8]
.sym 114619 col[9]
.sym 114620 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[8]
.sym 114621 col[5]
.sym 114622 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[4]
.sym 114623 col[8]
.sym 114624 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[7]
.sym 114626 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114630 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114634 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 114635 $PACKER_VCC_NET
.sym 114636 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 114638 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 114640 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 114642 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 114643 $PACKER_VCC_NET
.sym 114644 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 114646 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 114647 $PACKER_VCC_NET
.sym 114648 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 114650 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 114652 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 114654 row[8]
.sym 114655 $PACKER_VCC_NET
.sym 114656 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 114658 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 114659 $PACKER_VCC_NET
.sym 114660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 114664 $nextpnr_ICESTORM_LC_138$I3
.sym 114668 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 114672 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114676 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 114680 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 114684 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 114686 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114688 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114690 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114695 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114699 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114700 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 114703 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 114704 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 114707 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 114708 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 114711 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 114712 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 114715 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 114716 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 114719 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 114720 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 114723 row[8]
.sym 114724 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 114727 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 114728 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 114729 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 114730 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 114731 col[4]
.sym 114732 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 114744 row[8]
.sym 114745 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114746 col[6]
.sym 114747 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[5]
.sym 114748 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114754 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 114758 $PACKER_VCC_NET
.sym 114759 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 114763 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 114766 $PACKER_VCC_NET
.sym 114767 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114770 $PACKER_VCC_NET
.sym 114771 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 114774 $PACKER_VCC_NET
.sym 114775 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 114778 $PACKER_VCC_NET
.sym 114779 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 114783 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 114787 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 114790 $PACKER_VCC_NET
.sym 114792 $nextpnr_ICESTORM_LC_58$I3
.sym 114795 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 114796 $nextpnr_ICESTORM_LC_58$COUT
.sym 114801 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 114802 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 114803 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 114804 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 114805 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[18]
.sym 114806 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 114807 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 114808 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 114809 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 114810 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 114811 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 114812 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 114818 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 114822 $PACKER_VCC_NET
.sym 114823 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 114827 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 114831 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 114835 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 114837 startdisplay_SB_DFFESS_Q_5_S[0]
.sym 114838 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 114839 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114840 startdisplay_SB_DFFESS_Q_5_S[3]
.sym 114841 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 114842 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114843 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114844 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 114845 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 114846 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 114847 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 114848 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 114849 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 114850 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 114851 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 114852 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O[3]
.sym 114853 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114854 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 114855 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 114856 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 114859 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 114860 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 114861 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 114862 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 114863 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 114864 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O[3]
.sym 114865 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 114866 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 114867 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 114868 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 114871 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 114872 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 114874 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 114875 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2[1]
.sym 114876 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 114878 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 114879 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 114880 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 114886 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 114887 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 114888 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 114890 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 114891 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 114892 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 114895 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 114896 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 114899 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 114900 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 114902 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 114903 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 114904 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 114905 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 114906 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 114907 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.sym 114908 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 115330 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 115335 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 115339 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 115342 $PACKER_VCC_NET
.sym 115343 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 115347 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 115350 $PACKER_VCC_NET
.sym 115351 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 115354 $PACKER_VCC_NET
.sym 115355 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 115359 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 115362 $PACKER_VCC_NET
.sym 115363 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 115367 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 115372 $nextpnr_ICESTORM_LC_184$I3
.sym 115394 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 115398 $PACKER_VCC_NET
.sym 115399 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 115400 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 115402 $PACKER_VCC_NET
.sym 115403 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 115404 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 115406 $PACKER_VCC_NET
.sym 115407 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 115408 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 115410 $PACKER_VCC_NET
.sym 115411 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 115412 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 115415 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 115416 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 115420 $nextpnr_ICESTORM_LC_186$I3
.sym 115458 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 115463 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 115466 $PACKER_VCC_NET
.sym 115467 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 115470 $PACKER_VCC_NET
.sym 115471 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 115474 $PACKER_VCC_NET
.sym 115475 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 115478 $PACKER_VCC_NET
.sym 115479 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 115482 $PACKER_VCC_NET
.sym 115483 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 115487 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 115490 $PACKER_VCC_NET
.sym 115491 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 115495 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 115500 $nextpnr_ICESTORM_LC_90$I3
.sym 115512 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 115521 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 115528 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[7]
.sym 115532 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[4]
.sym 115536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[5]
.sym 115538 $PACKER_VCC_NET
.sym 115539 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 115540 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 115544 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[9]
.sym 115548 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 115552 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[6]
.sym 115554 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 115559 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 115560 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 115563 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 115564 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 115566 $PACKER_VCC_NET
.sym 115567 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 115568 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 115570 $PACKER_VCC_NET
.sym 115571 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 115572 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[4]
.sym 115574 $PACKER_VCC_NET
.sym 115575 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 115576 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[5]
.sym 115579 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 115580 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[6]
.sym 115582 $PACKER_VCC_NET
.sym 115584 $nextpnr_ICESTORM_LC_189$I3
.sym 115586 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 115587 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[9]
.sym 115588 $nextpnr_ICESTORM_LC_189$COUT
.sym 115592 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 115596 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 115600 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 115601 col[5]
.sym 115602 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 115603 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 115604 col[3]
.sym 115612 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 115616 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 115618 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 115622 $PACKER_VCC_NET
.sym 115623 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 115627 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 115628 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 115631 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 115632 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 115634 $PACKER_VCC_NET
.sym 115635 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 115636 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 115638 $PACKER_VCC_NET
.sym 115639 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 115640 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 115643 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 115644 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 115647 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 115648 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 115650 $PACKER_VCC_NET
.sym 115651 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 115652 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 115655 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 115656 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 115658 $PACKER_VCC_NET
.sym 115660 $nextpnr_ICESTORM_LC_152$I3
.sym 115662 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 115663 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 115664 $nextpnr_ICESTORM_LC_152$COUT
.sym 115665 col[4]
.sym 115666 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 115667 col[8]
.sym 115668 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 115672 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 115676 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 115678 col[9]
.sym 115679 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 115680 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115682 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 115686 $PACKER_VCC_NET
.sym 115687 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 115691 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 115695 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 115699 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 115702 $PACKER_VCC_NET
.sym 115703 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 115706 $PACKER_VCC_NET
.sym 115707 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 115711 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 115714 $PACKER_VCC_NET
.sym 115716 $nextpnr_ICESTORM_LC_21$I3
.sym 115717 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 115718 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 115719 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 115720 $nextpnr_ICESTORM_LC_21$COUT
.sym 115721 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 115722 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 115723 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 115724 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 115727 col[6]
.sym 115728 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 115731 col[7]
.sym 115732 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 115733 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 115734 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 115735 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 115736 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 115737 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 115738 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 115739 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 115740 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 115743 col[6]
.sym 115744 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 115751 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 115752 col[3]
.sym 115753 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 115754 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 115755 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 115756 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 115759 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 115760 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 115769 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 115770 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 115771 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 115772 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 115777 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 115778 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 115779 col[9]
.sym 115780 row[8]
.sym 115782 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 115783 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 115784 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 115787 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115788 col[4]
.sym 115789 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 115790 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 115791 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 115792 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 115797 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 115798 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 115799 col[5]
.sym 115800 col[6]
.sym 115805 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 115806 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 115807 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 115808 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 115809 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 115810 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[1]
.sym 115811 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[2]
.sym 115812 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 115813 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 115814 brick_display
.sym 115815 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 115816 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 115819 lives_display_SB_LUT4_I2_O[3]
.sym 115820 lives_display_SB_LUT4_I2_O[0]
.sym 115823 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 115824 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 115829 lives_display_SB_LUT4_I2_O[0]
.sym 115830 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 115831 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 115832 lives_display_SB_LUT4_I2_O[3]
.sym 115837 lives_display_SB_LUT4_I2_O[0]
.sym 115838 lives_display_SB_LUT4_I2_O[1]
.sym 115839 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 115840 lives_display_SB_LUT4_I2_O[3]
.sym 115842 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 115843 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[1]
.sym 115844 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
.sym 115846 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 115847 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 115848 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 115850 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 115851 startdisplay[5]
.sym 115852 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 115854 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 115855 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 115856 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 115860 valid1
.sym 115862 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 115863 startdisplay[3]
.sym 115864 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
.sym 115870 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 115871 startdisplay[0]
.sym 115872 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 116258 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 116263 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 116267 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 116268 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 116270 $PACKER_VCC_NET
.sym 116271 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 116272 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 116274 $PACKER_VCC_NET
.sym 116275 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116276 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 116278 $PACKER_VCC_NET
.sym 116279 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 116280 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 116283 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 116284 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 116286 $PACKER_VCC_NET
.sym 116287 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 116288 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 116290 $PACKER_VCC_NET
.sym 116291 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 116292 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 116295 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 116296 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 116300 $nextpnr_ICESTORM_LC_156$I3
.sym 116311 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 116312 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 116322 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116323 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 116326 col[3]
.sym 116327 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 116330 col[4]
.sym 116331 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116334 col[5]
.sym 116335 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 116338 col[6]
.sym 116339 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116342 col[7]
.sym 116343 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 116346 col[8]
.sym 116347 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 116350 col[9]
.sym 116351 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 116355 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 116359 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 116363 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 116367 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 116371 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 116375 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 116379 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 116383 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 116387 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 116391 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 116394 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7]
.sym 116395 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 116396 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 116418 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 116423 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 116427 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 116430 $PACKER_VCC_NET
.sym 116431 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 116435 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116439 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 116442 $PACKER_VCC_NET
.sym 116443 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 116446 $PACKER_VCC_NET
.sym 116447 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 116451 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 116455 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 116460 $nextpnr_ICESTORM_LC_127$I3
.sym 116470 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 116472 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 116482 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 116487 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 116490 $PACKER_VCC_NET
.sym 116491 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 116494 $PACKER_VCC_NET
.sym 116495 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116499 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 116502 $PACKER_VCC_NET
.sym 116503 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 116507 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 116510 $PACKER_VCC_NET
.sym 116511 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 116515 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 116520 $nextpnr_ICESTORM_LC_119$I3
.sym 116523 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 116524 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 116528 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 116546 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 116550 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 116551 $PACKER_VCC_NET
.sym 116554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116555 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 116558 col[3]
.sym 116559 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 116562 col[4]
.sym 116563 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 116566 col[5]
.sym 116567 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 116570 col[6]
.sym 116571 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 116574 col[7]
.sym 116575 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 116578 col[8]
.sym 116579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 116582 col[9]
.sym 116583 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 116587 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 116591 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[11]
.sym 116595 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 116599 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 116603 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 116607 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 116611 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 116615 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 116619 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 116623 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[12]
.sym 116628 $nextpnr_ICESTORM_LC_162$I3
.sym 116632 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 116636 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 116640 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 116642 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 116647 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 116651 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 116654 $PACKER_VCC_NET
.sym 116655 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 116658 $PACKER_VCC_NET
.sym 116659 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 116663 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 116664 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 116669 col[5]
.sym 116670 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 116671 col[7]
.sym 116672 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 116674 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 116679 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116682 $PACKER_VCC_NET
.sym 116683 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 116687 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 116691 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 116694 $PACKER_VCC_NET
.sym 116695 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 116699 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 116702 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7]
.sym 116703 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 116704 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 116706 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I2[0]
.sym 116711 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I3[0]
.sym 116715 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2[0]
.sym 116718 $PACKER_VCC_NET
.sym 116719 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116723 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_I3[0]
.sym 116726 $PACKER_VCC_NET
.sym 116727 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 116730 $PACKER_VCC_NET
.sym 116731 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 116734 $PACKER_VCC_NET
.sym 116735 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[6]
.sym 116739 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 116744 $nextpnr_ICESTORM_LC_136$I3
.sym 116745 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 116746 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 116747 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 116748 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 116749 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 116750 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 116751 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116752 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 116753 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 116754 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 116755 col[8]
.sym 116756 col[7]
.sym 116757 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 116758 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 116759 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 116760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 116770 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 116775 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 116778 $PACKER_VCC_NET
.sym 116779 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 116783 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 116787 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 116790 $PACKER_VCC_NET
.sym 116792 $nextpnr_ICESTORM_LC_41$I3
.sym 116793 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 116794 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 116795 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 116796 $nextpnr_ICESTORM_LC_41$COUT
.sym 116799 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[4]
.sym 116800 brick_display
.sym 116802 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 116807 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 116811 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 116814 $PACKER_VCC_NET
.sym 116816 $nextpnr_ICESTORM_LC_51$I3
.sym 116818 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 116819 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[4]
.sym 116820 $nextpnr_ICESTORM_LC_51$COUT
.sym 116825 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 116826 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 116827 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 116828 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 116829 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 116830 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 116831 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 116832 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 117218 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 117219 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 117222 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117223 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 117226 col[3]
.sym 117227 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 117230 col[4]
.sym 117231 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 117234 col[5]
.sym 117235 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 117238 col[6]
.sym 117239 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 117242 col[7]
.sym 117243 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 117246 col[8]
.sym 117247 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 117250 col[9]
.sym 117251 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 117255 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 117259 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 117263 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 117267 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 117271 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 117275 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 117279 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 117283 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 117287 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 117291 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[10]
.sym 117296 $nextpnr_ICESTORM_LC_129$I3
.sym 117346 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 117351 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117355 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 117359 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 117362 $PACKER_VCC_NET
.sym 117363 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 117366 $PACKER_VCC_NET
.sym 117367 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 117370 $PACKER_VCC_NET
.sym 117371 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 117375 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 117379 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 117382 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 117383 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117384 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117412 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 117413 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 117414 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 117415 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 117416 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 117419 col[7]
.sym 117420 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 117421 col[5]
.sym 117422 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 117423 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 117424 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117425 col[4]
.sym 117426 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 117427 col[6]
.sym 117428 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 117432 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 117433 col[8]
.sym 117434 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 117435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 117436 col[3]
.sym 117442 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 117446 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 117450 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117452 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 117454 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 117455 $PACKER_VCC_NET
.sym 117456 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 117458 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 117459 $PACKER_VCC_NET
.sym 117460 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 117462 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 117464 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 117466 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 117468 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 117470 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 117471 $PACKER_VCC_NET
.sym 117472 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 117474 row[8]
.sym 117475 $PACKER_VCC_NET
.sym 117476 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 117478 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 117479 $PACKER_VCC_NET
.sym 117480 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 117484 $nextpnr_ICESTORM_LC_166$I3
.sym 117486 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[10]
.sym 117487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 117488 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 117492 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[10]
.sym 117500 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 117504 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 117527 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 117528 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 117529 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 117530 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 117531 col[9]
.sym 117532 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 117534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 117535 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 117536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 117572 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 117574 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117576 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 117580 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 117584 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 117585 col[4]
.sym 117586 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 117587 col[8]
.sym 117588 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 117592 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 117596 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 117602 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 117606 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117610 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 117611 $PACKER_VCC_NET
.sym 117612 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 117614 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 117615 $PACKER_VCC_NET
.sym 117616 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 117618 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 117619 $PACKER_VCC_NET
.sym 117620 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 117622 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 117623 $PACKER_VCC_NET
.sym 117624 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 117626 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 117628 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 117630 row[8]
.sym 117631 $PACKER_VCC_NET
.sym 117632 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 117634 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 117635 $PACKER_VCC_NET
.sym 117636 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 117638 $PACKER_VCC_NET
.sym 117640 $nextpnr_ICESTORM_LC_117$I3
.sym 117642 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 117643 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 117644 $nextpnr_ICESTORM_LC_117$COUT
.sym 117650 col[9]
.sym 117651 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 117652 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 117656 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 117666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 117670 $PACKER_VCC_NET
.sym 117671 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117674 $PACKER_VCC_NET
.sym 117675 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 117679 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 117682 $PACKER_VCC_NET
.sym 117683 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 117686 $PACKER_VCC_NET
.sym 117687 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 117690 $PACKER_VCC_NET
.sym 117691 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 117694 $PACKER_VCC_NET
.sym 117695 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 117699 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 117703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117704 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 117707 col[4]
.sym 117708 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[4]
.sym 117715 col[9]
.sym 117716 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[9]
.sym 117725 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 117726 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 117727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 117728 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 117730 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 117734 $PACKER_VCC_NET
.sym 117735 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 117739 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 117743 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 117747 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 117752 $nextpnr_ICESTORM_LC_60$I3
.sym 117762 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 117767 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 117771 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 117775 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 117780 $nextpnr_ICESTORM_LC_45$I3
.sym 118306 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 118310 $PACKER_VCC_NET
.sym 118311 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 118314 $PACKER_VCC_NET
.sym 118315 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 118319 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 118323 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 118326 $PACKER_VCC_NET
.sym 118327 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 118330 $PACKER_VCC_NET
.sym 118331 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 118335 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 118339 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 118344 $nextpnr_ICESTORM_LC_97$I3
.sym 118376 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 118388 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 118392 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 118400 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 118402 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 118406 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118407 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 118410 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 118411 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 118414 col[3]
.sym 118415 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 118418 col[4]
.sym 118419 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[4]
.sym 118422 col[5]
.sym 118423 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[5]
.sym 118426 col[6]
.sym 118427 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[6]
.sym 118430 col[7]
.sym 118431 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[7]
.sym 118434 col[8]
.sym 118435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[8]
.sym 118438 col[9]
.sym 118439 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[9]
.sym 118443 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[10]
.sym 118447 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 118451 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 118455 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 118459 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 118463 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 118467 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 118471 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 118475 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 118479 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 118483 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[19]
.sym 118484 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[19]
.sym 118516 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[7]
.sym 118520 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[6]
.sym 118530 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 118534 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118535 $PACKER_VCC_NET
.sym 118538 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 118539 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 118542 col[3]
.sym 118543 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118546 col[4]
.sym 118547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[4]
.sym 118550 col[5]
.sym 118551 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[5]
.sym 118554 col[6]
.sym 118555 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[6]
.sym 118558 col[7]
.sym 118559 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[7]
.sym 118562 col[8]
.sym 118563 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[8]
.sym 118566 col[9]
.sym 118567 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[9]
.sym 118571 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[10]
.sym 118575 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[11]
.sym 118579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 118583 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 118587 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 118591 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 118595 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 118599 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 118603 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 118607 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 118610 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 118611 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 118612 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 118620 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 118624 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 118626 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 118630 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118634 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 118635 $PACKER_VCC_NET
.sym 118636 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]
.sym 118638 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 118639 $PACKER_VCC_NET
.sym 118640 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 118642 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 118644 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[4]
.sym 118646 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 118647 $PACKER_VCC_NET
.sym 118648 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[5]
.sym 118650 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 118652 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[6]
.sym 118654 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 118655 $PACKER_VCC_NET
.sym 118656 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[7]
.sym 118658 row[8]
.sym 118660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[8]
.sym 118662 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 118663 $PACKER_VCC_NET
.sym 118664 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[9]
.sym 118666 $PACKER_VCC_NET
.sym 118668 $nextpnr_ICESTORM_LC_69$I3
.sym 118669 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[8]
.sym 118670 col[8]
.sym 118671 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[11]
.sym 118672 $nextpnr_ICESTORM_LC_69$COUT
.sym 118681 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[10]
.sym 118682 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[6]
.sym 118683 col[6]
.sym 118684 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 118685 col[5]
.sym 118686 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[5]
.sym 118687 col[7]
.sym 118688 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[7]
.sym 119234 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 119238 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 119239 $PACKER_VCC_NET
.sym 119242 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 119243 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 119246 col[3]
.sym 119247 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119250 col[4]
.sym 119251 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 119254 col[5]
.sym 119255 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 119258 col[6]
.sym 119259 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 119262 col[7]
.sym 119263 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 119266 col[8]
.sym 119267 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 119270 col[9]
.sym 119271 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 119275 row[8]
.sym 119279 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 119283 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 119287 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 119291 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 119295 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 119299 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 119303 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 119307 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 119311 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 119316 $nextpnr_ICESTORM_LC_65$I3
.sym 119330 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 119334 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 119335 $PACKER_VCC_NET
.sym 119338 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 119342 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 119346 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 119350 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 119354 row[8]
.sym 119355 $PACKER_VCC_NET
.sym 119358 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 119364 $nextpnr_ICESTORM_LC_8$I3
.sym 119394 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 119398 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119402 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 119403 $PACKER_VCC_NET
.sym 119406 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 119407 $PACKER_VCC_NET
.sym 119410 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 119414 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 119415 $PACKER_VCC_NET
.sym 119418 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 119419 $PACKER_VCC_NET
.sym 119422 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 119426 row[8]
.sym 119427 $PACKER_VCC_NET
.sym 119430 right_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I2[7]
.sym 119433 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 119434 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 119435 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 119436 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 119458 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 119462 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 119463 $PACKER_VCC_NET
.sym 119466 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 119467 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 119470 col[3]
.sym 119471 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[3]
.sym 119474 col[4]
.sym 119475 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 119478 col[5]
.sym 119479 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 119482 col[6]
.sym 119483 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 119486 col[7]
.sym 119487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 119490 col[8]
.sym 119491 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 119494 col[9]
.sym 119495 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 119499 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[10]
.sym 119503 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[11]
.sym 119507 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 119511 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 119515 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 119519 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 119523 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 119527 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 119531 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 119535 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 119538 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 119539 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[19]
.sym 119540 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[19]
.sym 119542 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119544 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 119548 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 119552 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[8]
.sym 119554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 119558 col[3]
.sym 119562 col[4]
.sym 119563 $PACKER_VCC_NET
.sym 119566 col[5]
.sym 119567 $PACKER_VCC_NET
.sym 119570 col[6]
.sym 119571 $PACKER_VCC_NET
.sym 119574 col[7]
.sym 119575 $PACKER_VCC_NET
.sym 119578 col[8]
.sym 119579 $PACKER_VCC_NET
.sym 119582 col[9]
.sym 119588 $nextpnr_ICESTORM_LC_164$I3
.sym 119589 col[8]
.sym 119590 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[8]
.sym 119591 col[3]
.sym 119592 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 119600 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[11]
.sym 119604 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[5]
.sym 119608 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[9]
.sym 119612 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[10]
.sym 119616 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[4]
.sym 123576 clk_pxl$SB_IO_OUT
