 
****************************************
Report : qor
Design : fir
Version: R-2020.09-SP5-1
Date   : Fri Aug 12 12:45:59 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:         92.40
  Critical Path Slack:           7.60
  Critical Path Clk Period:    100.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         29
  Leaf Cell Count:                 91
  Buf/Inv Cell Count:               1
  Buf Cell Count:                   0
  Inv Cell Count:                   1
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        63
  Sequential Cell Count:           28
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       33.914881
  Noncombinational Area:    35.782655
  Buf/Inv Area:              0.147456
  Total Buffer Area:             0.00
  Total Inverter Area:           0.15
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:                69.697536
  Design Area:              69.697536


  Design Rules
  -----------------------------------
  Total Number of Nets:           147
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: redhat003

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.34
  Logic Optimization:                  0.05
  Mapping Optimization:                0.04
  -----------------------------------------
  Overall Compile Time:                0.66
  Overall Compile Wall Clock Time:     1.02

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
