//
// Generated by Bluespec Compiler, version 2022.01-36-ga6304315 (build a6304315)
//
// On Tue Oct  4 10:37:21 CEST 2022
//
//
// Ports:
// Name                         I/O  size props
// spi0_io_mosi                   O     1 reg
// spi0_io_sclk                   O     1
// spi0_io_nss                    O     1 reg
// spi1_io_mosi                   O     1 reg
// spi1_io_sclk                   O     1
// spi1_io_nss                    O     1 reg
// uart0_io_SOUT                  O     1 reg
// i2c_out_scl_out                O     1 reg
// i2c_out_scl_out_en             O     1
// i2c_out_sda_out                O     1 reg
// i2c_out_sda_out_en             O     1
// gpio_io_gpio_out               O    16 reg
// gpio_io_gpio_out_en            O    16 reg
// wire_tdo                       O     1
// resetpc                        I    32
// CLK_tck_clk                    I     1 clock
// RST_N_trst                     I     1 reset
// CLK                            I     1 clock
// RST_N                          I     1 reset
// spi0_io_miso_dat               I     1
// spi1_io_miso_dat               I     1
// uart0_io_SIN                   I     1 reg
// i2c_out_scl_in_in              I     1 reg
// i2c_out_sda_in_in              I     1 reg
// gpio_io_gpio_in_inp            I    16 reg
// wire_tms_tms_in                I     1
// wire_tdi_tdi_in                I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkSoc(resetpc,
	     CLK_tck_clk,
	     RST_N_trst,
	     CLK,
	     RST_N,

	     spi0_io_mosi,

	     spi0_io_sclk,

	     spi0_io_nss,

	     spi0_io_miso_dat,

	     spi1_io_mosi,

	     spi1_io_sclk,

	     spi1_io_nss,

	     spi1_io_miso_dat,

	     uart0_io_SIN,

	     uart0_io_SOUT,

	     i2c_out_scl_out,

	     i2c_out_scl_in_in,

	     i2c_out_scl_out_en,

	     i2c_out_sda_out,

	     i2c_out_sda_in_in,

	     i2c_out_sda_out_en,

	     gpio_io_gpio_in_inp,

	     gpio_io_gpio_out,

	     gpio_io_gpio_out_en,

	     wire_tms_tms_in,

	     wire_tdi_tdi_in,

	     wire_tdo);
  input  [31 : 0] resetpc;
  input  CLK_tck_clk;
  input  RST_N_trst;
  input  CLK;
  input  RST_N;

  // value method spi0_io_mosi
  output spi0_io_mosi;

  // value method spi0_io_sclk
  output spi0_io_sclk;

  // value method spi0_io_nss
  output spi0_io_nss;

  // action method spi0_io_miso
  input  spi0_io_miso_dat;

  // value method spi1_io_mosi
  output spi1_io_mosi;

  // value method spi1_io_sclk
  output spi1_io_sclk;

  // value method spi1_io_nss
  output spi1_io_nss;

  // action method spi1_io_miso
  input  spi1_io_miso_dat;

  // action method uart0_io_sin
  input  uart0_io_SIN;

  // value method uart0_io_sout
  output uart0_io_SOUT;

  // value method i2c_out_scl_out
  output i2c_out_scl_out;

  // action method i2c_out_scl_in
  input  i2c_out_scl_in_in;

  // value method i2c_out_scl_out_en
  output i2c_out_scl_out_en;

  // value method i2c_out_sda_out
  output i2c_out_sda_out;

  // action method i2c_out_sda_in
  input  i2c_out_sda_in_in;

  // value method i2c_out_sda_out_en
  output i2c_out_sda_out_en;

  // action method gpio_io_gpio_in
  input  [15 : 0] gpio_io_gpio_in_inp;

  // value method gpio_io_gpio_out
  output [15 : 0] gpio_io_gpio_out;

  // value method gpio_io_gpio_out_en
  output [15 : 0] gpio_io_gpio_out_en;

  // action method wire_tms
  input  wire_tms_tms_in;

  // action method wire_tdi
  input  wire_tdi_tdi_in;

  // value method wire_tdo
  output wire_tdo;

  // signals for module outputs
  wire [15 : 0] gpio_io_gpio_out, gpio_io_gpio_out_en;
  wire i2c_out_scl_out,
       i2c_out_scl_out_en,
       i2c_out_sda_out,
       i2c_out_sda_out_en,
       spi0_io_mosi,
       spi0_io_nss,
       spi0_io_sclk,
       spi1_io_mosi,
       spi1_io_nss,
       spi1_io_sclk,
       uart0_io_SOUT,
       wire_tdo;

  // inlined wires
  wire clint_clint_wr_mtimecmp_written_whas;

  // register clint_clint_msip
  reg clint_clint_msip;
  wire clint_clint_msip_D_IN, clint_clint_msip_EN;

  // register clint_clint_mtip
  reg clint_clint_mtip;
  wire clint_clint_mtip_D_IN, clint_clint_mtip_EN;

  // register clint_clint_rg_tick
  reg [3 : 0] clint_clint_rg_tick;
  wire [3 : 0] clint_clint_rg_tick_D_IN;
  wire clint_clint_rg_tick_EN;

  // register clint_clint_rgmtime
  reg [63 : 0] clint_clint_rgmtime;
  wire [63 : 0] clint_clint_rgmtime_D_IN;
  wire clint_clint_rgmtime_EN;

  // register clint_clint_rgmtimecmp
  reg [63 : 0] clint_clint_rgmtimecmp;
  wire [63 : 0] clint_clint_rgmtimecmp_D_IN;
  wire clint_clint_rgmtimecmp_EN;

  // register debug_memory_instr_array_0
  reg [31 : 0] debug_memory_instr_array_0;
  wire [31 : 0] debug_memory_instr_array_0_D_IN;
  wire debug_memory_instr_array_0_EN;

  // register debug_memory_instr_array_1
  reg [31 : 0] debug_memory_instr_array_1;
  wire [31 : 0] debug_memory_instr_array_1_D_IN;
  wire debug_memory_instr_array_1_EN;

  // register debug_memory_instr_array_2
  reg [31 : 0] debug_memory_instr_array_2;
  wire [31 : 0] debug_memory_instr_array_2_D_IN;
  wire debug_memory_instr_array_2_EN;

  // register debug_memory_instr_array_3
  reg [31 : 0] debug_memory_instr_array_3;
  wire [31 : 0] debug_memory_instr_array_3_D_IN;
  wire debug_memory_instr_array_3_EN;

  // register tdi
  reg tdi;
  wire tdi_D_IN, tdi_EN;

  // register tdo
  reg tdo;
  wire tdo_D_IN, tdo_EN;

  // register tms
  reg tms;
  wire tms_D_IN, tms_EN;

  // ports of submodule bootrom
  wire [31 : 0] bootrom_slave_m_arvalid_araddr,
		bootrom_slave_m_awvalid_awaddr,
		bootrom_slave_m_wvalid_wdata,
		bootrom_slave_rdata;
  wire [3 : 0] bootrom_slave_m_wvalid_wstrb;
  wire [2 : 0] bootrom_slave_m_arvalid_arprot, bootrom_slave_m_awvalid_awprot;
  wire [1 : 0] bootrom_slave_bresp,
	       bootrom_slave_m_arvalid_arsize,
	       bootrom_slave_m_awvalid_awsize,
	       bootrom_slave_rresp;
  wire bootrom_slave_arready,
       bootrom_slave_awready,
       bootrom_slave_bvalid,
       bootrom_slave_m_arvalid_arvalid,
       bootrom_slave_m_awvalid_awvalid,
       bootrom_slave_m_bready_bready,
       bootrom_slave_m_rready_rready,
       bootrom_slave_m_wvalid_wvalid,
       bootrom_slave_rvalid,
       bootrom_slave_wready;

  // ports of submodule clint_s_xactor_f_rd_addr
  wire [36 : 0] clint_s_xactor_f_rd_addr_D_IN, clint_s_xactor_f_rd_addr_D_OUT;
  wire clint_s_xactor_f_rd_addr_CLR,
       clint_s_xactor_f_rd_addr_DEQ,
       clint_s_xactor_f_rd_addr_EMPTY_N,
       clint_s_xactor_f_rd_addr_ENQ,
       clint_s_xactor_f_rd_addr_FULL_N;

  // ports of submodule clint_s_xactor_f_rd_data
  wire [33 : 0] clint_s_xactor_f_rd_data_D_IN, clint_s_xactor_f_rd_data_D_OUT;
  wire clint_s_xactor_f_rd_data_CLR,
       clint_s_xactor_f_rd_data_DEQ,
       clint_s_xactor_f_rd_data_EMPTY_N,
       clint_s_xactor_f_rd_data_ENQ,
       clint_s_xactor_f_rd_data_FULL_N;

  // ports of submodule clint_s_xactor_f_wr_addr
  wire [36 : 0] clint_s_xactor_f_wr_addr_D_IN, clint_s_xactor_f_wr_addr_D_OUT;
  wire clint_s_xactor_f_wr_addr_CLR,
       clint_s_xactor_f_wr_addr_DEQ,
       clint_s_xactor_f_wr_addr_EMPTY_N,
       clint_s_xactor_f_wr_addr_ENQ,
       clint_s_xactor_f_wr_addr_FULL_N;

  // ports of submodule clint_s_xactor_f_wr_data
  wire [35 : 0] clint_s_xactor_f_wr_data_D_IN, clint_s_xactor_f_wr_data_D_OUT;
  wire clint_s_xactor_f_wr_data_CLR,
       clint_s_xactor_f_wr_data_DEQ,
       clint_s_xactor_f_wr_data_EMPTY_N,
       clint_s_xactor_f_wr_data_ENQ,
       clint_s_xactor_f_wr_data_FULL_N;

  // ports of submodule clint_s_xactor_f_wr_resp
  wire [1 : 0] clint_s_xactor_f_wr_resp_D_IN, clint_s_xactor_f_wr_resp_D_OUT;
  wire clint_s_xactor_f_wr_resp_CLR,
       clint_s_xactor_f_wr_resp_DEQ,
       clint_s_xactor_f_wr_resp_EMPTY_N,
       clint_s_xactor_f_wr_resp_ENQ,
       clint_s_xactor_f_wr_resp_FULL_N;

  // ports of submodule debug_memory_s_xactor_f_rd_addr
  wire [36 : 0] debug_memory_s_xactor_f_rd_addr_D_IN,
		debug_memory_s_xactor_f_rd_addr_D_OUT;
  wire debug_memory_s_xactor_f_rd_addr_CLR,
       debug_memory_s_xactor_f_rd_addr_DEQ,
       debug_memory_s_xactor_f_rd_addr_EMPTY_N,
       debug_memory_s_xactor_f_rd_addr_ENQ,
       debug_memory_s_xactor_f_rd_addr_FULL_N;

  // ports of submodule debug_memory_s_xactor_f_rd_data
  wire [33 : 0] debug_memory_s_xactor_f_rd_data_D_IN,
		debug_memory_s_xactor_f_rd_data_D_OUT;
  wire debug_memory_s_xactor_f_rd_data_CLR,
       debug_memory_s_xactor_f_rd_data_DEQ,
       debug_memory_s_xactor_f_rd_data_EMPTY_N,
       debug_memory_s_xactor_f_rd_data_ENQ,
       debug_memory_s_xactor_f_rd_data_FULL_N;

  // ports of submodule debug_memory_s_xactor_f_wr_addr
  wire [36 : 0] debug_memory_s_xactor_f_wr_addr_D_IN;
  wire debug_memory_s_xactor_f_wr_addr_CLR,
       debug_memory_s_xactor_f_wr_addr_DEQ,
       debug_memory_s_xactor_f_wr_addr_EMPTY_N,
       debug_memory_s_xactor_f_wr_addr_ENQ,
       debug_memory_s_xactor_f_wr_addr_FULL_N;

  // ports of submodule debug_memory_s_xactor_f_wr_data
  wire [35 : 0] debug_memory_s_xactor_f_wr_data_D_IN;
  wire debug_memory_s_xactor_f_wr_data_CLR,
       debug_memory_s_xactor_f_wr_data_DEQ,
       debug_memory_s_xactor_f_wr_data_EMPTY_N,
       debug_memory_s_xactor_f_wr_data_ENQ,
       debug_memory_s_xactor_f_wr_data_FULL_N;

  // ports of submodule debug_memory_s_xactor_f_wr_resp
  wire [1 : 0] debug_memory_s_xactor_f_wr_resp_D_IN,
	       debug_memory_s_xactor_f_wr_resp_D_OUT;
  wire debug_memory_s_xactor_f_wr_resp_CLR,
       debug_memory_s_xactor_f_wr_resp_DEQ,
       debug_memory_s_xactor_f_wr_resp_EMPTY_N,
       debug_memory_s_xactor_f_wr_resp_ENQ,
       debug_memory_s_xactor_f_wr_resp_FULL_N;

  // ports of submodule debug_module
  wire [46 : 0] debug_module_hart_abstractOperation;
  wire [40 : 0] debug_module_dtm_putCommand_put;
  wire [33 : 0] debug_module_dtm_getResponse_get;
  wire [31 : 0] debug_module_debug_master_araddr,
		debug_module_debug_master_awaddr,
		debug_module_debug_master_m_rvalid_rdata,
		debug_module_debug_master_wdata,
		debug_module_hart_abstractReadResponse_abstractResponse;
  wire [3 : 0] debug_module_debug_master_wstrb;
  wire [2 : 0] debug_module_debug_master_arprot,
	       debug_module_debug_master_awprot;
  wire [1 : 0] debug_module_debug_master_arsize,
	       debug_module_debug_master_awsize,
	       debug_module_debug_master_m_bvalid_bresp,
	       debug_module_debug_master_m_rvalid_rresp;
  wire debug_module_EN_dtm_getResponse_get,
       debug_module_EN_dtm_putCommand_put,
       debug_module_EN_hart_abstractOperation,
       debug_module_EN_hart_abstractReadResponse,
       debug_module_RDY_dtm_getResponse_get,
       debug_module_RDY_dtm_putCommand_put,
       debug_module_RDY_hart_abstractOperation,
       debug_module_RDY_hart_abstractReadResponse,
       debug_module_debug_master_arvalid,
       debug_module_debug_master_awvalid,
       debug_module_debug_master_bready,
       debug_module_debug_master_m_arready_arready,
       debug_module_debug_master_m_awready_awready,
       debug_module_debug_master_m_bvalid_bvalid,
       debug_module_debug_master_m_rvalid_rvalid,
       debug_module_debug_master_m_wready_wready,
       debug_module_debug_master_rready,
       debug_module_debug_master_wvalid,
       debug_module_hart_dm_active,
       debug_module_hart_haltRequest,
       debug_module_hart_hart_reset,
       debug_module_hart_resumeRequest,
       debug_module_hart_set_halted_halted,
       debug_module_hart_set_have_reset_have_reset,
       debug_module_hart_set_unavailable_unavailable;

  // ports of submodule eclass
  wire [63 : 0] eclass_sb_clint_mtime_put;
  wire [46 : 0] eclass_debug_server_abstractOperation_cmd;
  wire [31 : 0] eclass_debug_server_abstractReadResponse,
		eclass_master_d_araddr,
		eclass_master_d_awaddr,
		eclass_master_d_m_rvalid_rdata,
		eclass_master_d_wdata,
		eclass_master_i_araddr,
		eclass_master_i_awaddr,
		eclass_master_i_m_rvalid_rdata,
		eclass_master_i_wdata;
  wire [3 : 0] eclass_master_d_wstrb, eclass_master_i_wstrb;
  wire [2 : 0] eclass_master_d_arprot,
	       eclass_master_d_awprot,
	       eclass_master_i_arprot,
	       eclass_master_i_awprot;
  wire [1 : 0] eclass_master_d_arsize,
	       eclass_master_d_awsize,
	       eclass_master_d_m_bvalid_bresp,
	       eclass_master_d_m_rvalid_rresp,
	       eclass_master_i_arsize,
	       eclass_master_i_awsize,
	       eclass_master_i_m_bvalid_bresp,
	       eclass_master_i_m_rvalid_rresp;
  wire eclass_EN_debug_server_abstractOperation,
       eclass_EN_debug_server_abstractReadResponse,
       eclass_EN_sb_clint_msip_put,
       eclass_EN_sb_clint_mtime_put,
       eclass_EN_sb_clint_mtip_put,
       eclass_EN_sb_ext_interrupt_put,
       eclass_RDY_debug_server_abstractOperation,
       eclass_RDY_debug_server_abstractReadResponse,
       eclass_debug_server_dm_active_dm_active,
       eclass_debug_server_haltRequest_halt_request,
       eclass_debug_server_hartReset_hart_reset_v,
       eclass_debug_server_has_reset,
       eclass_debug_server_is_halted,
       eclass_debug_server_is_unavailable,
       eclass_debug_server_resumeRequest_resume_request,
       eclass_master_d_arvalid,
       eclass_master_d_awvalid,
       eclass_master_d_bready,
       eclass_master_d_m_arready_arready,
       eclass_master_d_m_awready_awready,
       eclass_master_d_m_bvalid_bvalid,
       eclass_master_d_m_rvalid_rvalid,
       eclass_master_d_m_wready_wready,
       eclass_master_d_rready,
       eclass_master_d_wvalid,
       eclass_master_i_arvalid,
       eclass_master_i_awvalid,
       eclass_master_i_bready,
       eclass_master_i_m_arready_arready,
       eclass_master_i_m_awready_awready,
       eclass_master_i_m_bvalid_bvalid,
       eclass_master_i_m_rvalid_rvalid,
       eclass_master_i_m_wready_wready,
       eclass_master_i_rready,
       eclass_master_i_wvalid,
       eclass_sb_clint_msip_put,
       eclass_sb_clint_mtip_put,
       eclass_sb_ext_interrupt_put;

  // ports of submodule err_slave_s_xactor_f_rd_addr
  wire [36 : 0] err_slave_s_xactor_f_rd_addr_D_IN;
  wire err_slave_s_xactor_f_rd_addr_CLR,
       err_slave_s_xactor_f_rd_addr_DEQ,
       err_slave_s_xactor_f_rd_addr_EMPTY_N,
       err_slave_s_xactor_f_rd_addr_ENQ,
       err_slave_s_xactor_f_rd_addr_FULL_N;

  // ports of submodule err_slave_s_xactor_f_rd_data
  wire [33 : 0] err_slave_s_xactor_f_rd_data_D_IN,
		err_slave_s_xactor_f_rd_data_D_OUT;
  wire err_slave_s_xactor_f_rd_data_CLR,
       err_slave_s_xactor_f_rd_data_DEQ,
       err_slave_s_xactor_f_rd_data_EMPTY_N,
       err_slave_s_xactor_f_rd_data_ENQ,
       err_slave_s_xactor_f_rd_data_FULL_N;

  // ports of submodule err_slave_s_xactor_f_wr_addr
  wire [36 : 0] err_slave_s_xactor_f_wr_addr_D_IN;
  wire err_slave_s_xactor_f_wr_addr_CLR,
       err_slave_s_xactor_f_wr_addr_DEQ,
       err_slave_s_xactor_f_wr_addr_EMPTY_N,
       err_slave_s_xactor_f_wr_addr_ENQ,
       err_slave_s_xactor_f_wr_addr_FULL_N;

  // ports of submodule err_slave_s_xactor_f_wr_data
  wire [35 : 0] err_slave_s_xactor_f_wr_data_D_IN;
  wire err_slave_s_xactor_f_wr_data_CLR,
       err_slave_s_xactor_f_wr_data_DEQ,
       err_slave_s_xactor_f_wr_data_EMPTY_N,
       err_slave_s_xactor_f_wr_data_ENQ,
       err_slave_s_xactor_f_wr_data_FULL_N;

  // ports of submodule err_slave_s_xactor_f_wr_resp
  wire [1 : 0] err_slave_s_xactor_f_wr_resp_D_IN,
	       err_slave_s_xactor_f_wr_resp_D_OUT;
  wire err_slave_s_xactor_f_wr_resp_CLR,
       err_slave_s_xactor_f_wr_resp_DEQ,
       err_slave_s_xactor_f_wr_resp_EMPTY_N,
       err_slave_s_xactor_f_wr_resp_ENQ,
       err_slave_s_xactor_f_wr_resp_FULL_N;

  // ports of submodule fabric_v_f_rd_err_user_0
  wire fabric_v_f_rd_err_user_0_CLR,
       fabric_v_f_rd_err_user_0_DEQ,
       fabric_v_f_rd_err_user_0_ENQ;

  // ports of submodule fabric_v_f_rd_err_user_1
  wire fabric_v_f_rd_err_user_1_CLR,
       fabric_v_f_rd_err_user_1_DEQ,
       fabric_v_f_rd_err_user_1_ENQ;

  // ports of submodule fabric_v_f_rd_err_user_2
  wire fabric_v_f_rd_err_user_2_CLR,
       fabric_v_f_rd_err_user_2_DEQ,
       fabric_v_f_rd_err_user_2_ENQ;

  // ports of submodule fabric_v_f_rd_mis_0
  reg [1 : 0] fabric_v_f_rd_mis_0_D_IN;
  wire [1 : 0] fabric_v_f_rd_mis_0_D_OUT;
  wire fabric_v_f_rd_mis_0_CLR,
       fabric_v_f_rd_mis_0_DEQ,
       fabric_v_f_rd_mis_0_EMPTY_N,
       fabric_v_f_rd_mis_0_ENQ,
       fabric_v_f_rd_mis_0_FULL_N;

  // ports of submodule fabric_v_f_rd_mis_1
  reg [1 : 0] fabric_v_f_rd_mis_1_D_IN;
  wire [1 : 0] fabric_v_f_rd_mis_1_D_OUT;
  wire fabric_v_f_rd_mis_1_CLR,
       fabric_v_f_rd_mis_1_DEQ,
       fabric_v_f_rd_mis_1_EMPTY_N,
       fabric_v_f_rd_mis_1_ENQ,
       fabric_v_f_rd_mis_1_FULL_N;

  // ports of submodule fabric_v_f_rd_mis_2
  reg [1 : 0] fabric_v_f_rd_mis_2_D_IN;
  wire [1 : 0] fabric_v_f_rd_mis_2_D_OUT;
  wire fabric_v_f_rd_mis_2_CLR,
       fabric_v_f_rd_mis_2_DEQ,
       fabric_v_f_rd_mis_2_EMPTY_N,
       fabric_v_f_rd_mis_2_ENQ,
       fabric_v_f_rd_mis_2_FULL_N;

  // ports of submodule fabric_v_f_rd_mis_3
  wire [1 : 0] fabric_v_f_rd_mis_3_D_IN, fabric_v_f_rd_mis_3_D_OUT;
  wire fabric_v_f_rd_mis_3_CLR,
       fabric_v_f_rd_mis_3_DEQ,
       fabric_v_f_rd_mis_3_EMPTY_N,
       fabric_v_f_rd_mis_3_ENQ;

  // ports of submodule fabric_v_f_rd_mis_4
  reg [1 : 0] fabric_v_f_rd_mis_4_D_IN;
  wire [1 : 0] fabric_v_f_rd_mis_4_D_OUT;
  wire fabric_v_f_rd_mis_4_CLR,
       fabric_v_f_rd_mis_4_DEQ,
       fabric_v_f_rd_mis_4_EMPTY_N,
       fabric_v_f_rd_mis_4_ENQ,
       fabric_v_f_rd_mis_4_FULL_N;

  // ports of submodule fabric_v_f_rd_mis_5
  reg [1 : 0] fabric_v_f_rd_mis_5_D_IN;
  wire [1 : 0] fabric_v_f_rd_mis_5_D_OUT;
  wire fabric_v_f_rd_mis_5_CLR,
       fabric_v_f_rd_mis_5_DEQ,
       fabric_v_f_rd_mis_5_EMPTY_N,
       fabric_v_f_rd_mis_5_ENQ,
       fabric_v_f_rd_mis_5_FULL_N;

  // ports of submodule fabric_v_f_rd_mis_6
  reg [1 : 0] fabric_v_f_rd_mis_6_D_IN;
  wire [1 : 0] fabric_v_f_rd_mis_6_D_OUT;
  wire fabric_v_f_rd_mis_6_CLR,
       fabric_v_f_rd_mis_6_DEQ,
       fabric_v_f_rd_mis_6_EMPTY_N,
       fabric_v_f_rd_mis_6_ENQ,
       fabric_v_f_rd_mis_6_FULL_N;

  // ports of submodule fabric_v_f_rd_mis_7
  reg [1 : 0] fabric_v_f_rd_mis_7_D_IN;
  wire [1 : 0] fabric_v_f_rd_mis_7_D_OUT;
  wire fabric_v_f_rd_mis_7_CLR,
       fabric_v_f_rd_mis_7_DEQ,
       fabric_v_f_rd_mis_7_EMPTY_N,
       fabric_v_f_rd_mis_7_ENQ,
       fabric_v_f_rd_mis_7_FULL_N;

  // ports of submodule fabric_v_f_rd_mis_8
  reg [1 : 0] fabric_v_f_rd_mis_8_D_IN;
  wire [1 : 0] fabric_v_f_rd_mis_8_D_OUT;
  wire fabric_v_f_rd_mis_8_CLR,
       fabric_v_f_rd_mis_8_DEQ,
       fabric_v_f_rd_mis_8_EMPTY_N,
       fabric_v_f_rd_mis_8_ENQ,
       fabric_v_f_rd_mis_8_FULL_N;

  // ports of submodule fabric_v_f_rd_mis_9
  reg [1 : 0] fabric_v_f_rd_mis_9_D_IN;
  wire [1 : 0] fabric_v_f_rd_mis_9_D_OUT;
  wire fabric_v_f_rd_mis_9_CLR,
       fabric_v_f_rd_mis_9_DEQ,
       fabric_v_f_rd_mis_9_EMPTY_N,
       fabric_v_f_rd_mis_9_ENQ,
       fabric_v_f_rd_mis_9_FULL_N;

  // ports of submodule fabric_v_f_rd_sjs_0
  reg [3 : 0] fabric_v_f_rd_sjs_0_D_IN;
  wire [3 : 0] fabric_v_f_rd_sjs_0_D_OUT;
  wire fabric_v_f_rd_sjs_0_CLR,
       fabric_v_f_rd_sjs_0_DEQ,
       fabric_v_f_rd_sjs_0_EMPTY_N,
       fabric_v_f_rd_sjs_0_ENQ,
       fabric_v_f_rd_sjs_0_FULL_N;

  // ports of submodule fabric_v_f_rd_sjs_1
  reg [3 : 0] fabric_v_f_rd_sjs_1_D_IN;
  wire [3 : 0] fabric_v_f_rd_sjs_1_D_OUT;
  wire fabric_v_f_rd_sjs_1_CLR,
       fabric_v_f_rd_sjs_1_DEQ,
       fabric_v_f_rd_sjs_1_EMPTY_N,
       fabric_v_f_rd_sjs_1_ENQ,
       fabric_v_f_rd_sjs_1_FULL_N;

  // ports of submodule fabric_v_f_rd_sjs_2
  reg [3 : 0] fabric_v_f_rd_sjs_2_D_IN;
  wire [3 : 0] fabric_v_f_rd_sjs_2_D_OUT;
  wire fabric_v_f_rd_sjs_2_CLR,
       fabric_v_f_rd_sjs_2_DEQ,
       fabric_v_f_rd_sjs_2_EMPTY_N,
       fabric_v_f_rd_sjs_2_ENQ,
       fabric_v_f_rd_sjs_2_FULL_N;

  // ports of submodule fabric_v_f_wr_err_user_0
  wire fabric_v_f_wr_err_user_0_CLR,
       fabric_v_f_wr_err_user_0_DEQ,
       fabric_v_f_wr_err_user_0_ENQ;

  // ports of submodule fabric_v_f_wr_err_user_1
  wire fabric_v_f_wr_err_user_1_CLR,
       fabric_v_f_wr_err_user_1_DEQ,
       fabric_v_f_wr_err_user_1_ENQ;

  // ports of submodule fabric_v_f_wr_err_user_2
  wire fabric_v_f_wr_err_user_2_CLR,
       fabric_v_f_wr_err_user_2_DEQ,
       fabric_v_f_wr_err_user_2_ENQ;

  // ports of submodule fabric_v_f_wr_mis_0
  reg [1 : 0] fabric_v_f_wr_mis_0_D_IN;
  wire [1 : 0] fabric_v_f_wr_mis_0_D_OUT;
  wire fabric_v_f_wr_mis_0_CLR,
       fabric_v_f_wr_mis_0_DEQ,
       fabric_v_f_wr_mis_0_EMPTY_N,
       fabric_v_f_wr_mis_0_ENQ,
       fabric_v_f_wr_mis_0_FULL_N;

  // ports of submodule fabric_v_f_wr_mis_1
  reg [1 : 0] fabric_v_f_wr_mis_1_D_IN;
  wire [1 : 0] fabric_v_f_wr_mis_1_D_OUT;
  wire fabric_v_f_wr_mis_1_CLR,
       fabric_v_f_wr_mis_1_DEQ,
       fabric_v_f_wr_mis_1_EMPTY_N,
       fabric_v_f_wr_mis_1_ENQ,
       fabric_v_f_wr_mis_1_FULL_N;

  // ports of submodule fabric_v_f_wr_mis_2
  reg [1 : 0] fabric_v_f_wr_mis_2_D_IN;
  wire [1 : 0] fabric_v_f_wr_mis_2_D_OUT;
  wire fabric_v_f_wr_mis_2_CLR,
       fabric_v_f_wr_mis_2_DEQ,
       fabric_v_f_wr_mis_2_EMPTY_N,
       fabric_v_f_wr_mis_2_ENQ,
       fabric_v_f_wr_mis_2_FULL_N;

  // ports of submodule fabric_v_f_wr_mis_3
  wire [1 : 0] fabric_v_f_wr_mis_3_D_IN, fabric_v_f_wr_mis_3_D_OUT;
  wire fabric_v_f_wr_mis_3_CLR,
       fabric_v_f_wr_mis_3_DEQ,
       fabric_v_f_wr_mis_3_EMPTY_N,
       fabric_v_f_wr_mis_3_ENQ;

  // ports of submodule fabric_v_f_wr_mis_4
  reg [1 : 0] fabric_v_f_wr_mis_4_D_IN;
  wire [1 : 0] fabric_v_f_wr_mis_4_D_OUT;
  wire fabric_v_f_wr_mis_4_CLR,
       fabric_v_f_wr_mis_4_DEQ,
       fabric_v_f_wr_mis_4_EMPTY_N,
       fabric_v_f_wr_mis_4_ENQ,
       fabric_v_f_wr_mis_4_FULL_N;

  // ports of submodule fabric_v_f_wr_mis_5
  reg [1 : 0] fabric_v_f_wr_mis_5_D_IN;
  wire [1 : 0] fabric_v_f_wr_mis_5_D_OUT;
  wire fabric_v_f_wr_mis_5_CLR,
       fabric_v_f_wr_mis_5_DEQ,
       fabric_v_f_wr_mis_5_EMPTY_N,
       fabric_v_f_wr_mis_5_ENQ,
       fabric_v_f_wr_mis_5_FULL_N;

  // ports of submodule fabric_v_f_wr_mis_6
  reg [1 : 0] fabric_v_f_wr_mis_6_D_IN;
  wire [1 : 0] fabric_v_f_wr_mis_6_D_OUT;
  wire fabric_v_f_wr_mis_6_CLR,
       fabric_v_f_wr_mis_6_DEQ,
       fabric_v_f_wr_mis_6_EMPTY_N,
       fabric_v_f_wr_mis_6_ENQ,
       fabric_v_f_wr_mis_6_FULL_N;

  // ports of submodule fabric_v_f_wr_mis_7
  reg [1 : 0] fabric_v_f_wr_mis_7_D_IN;
  wire [1 : 0] fabric_v_f_wr_mis_7_D_OUT;
  wire fabric_v_f_wr_mis_7_CLR,
       fabric_v_f_wr_mis_7_DEQ,
       fabric_v_f_wr_mis_7_EMPTY_N,
       fabric_v_f_wr_mis_7_ENQ,
       fabric_v_f_wr_mis_7_FULL_N;

  // ports of submodule fabric_v_f_wr_mis_8
  reg [1 : 0] fabric_v_f_wr_mis_8_D_IN;
  wire [1 : 0] fabric_v_f_wr_mis_8_D_OUT;
  wire fabric_v_f_wr_mis_8_CLR,
       fabric_v_f_wr_mis_8_DEQ,
       fabric_v_f_wr_mis_8_EMPTY_N,
       fabric_v_f_wr_mis_8_ENQ,
       fabric_v_f_wr_mis_8_FULL_N;

  // ports of submodule fabric_v_f_wr_mis_9
  reg [1 : 0] fabric_v_f_wr_mis_9_D_IN;
  wire [1 : 0] fabric_v_f_wr_mis_9_D_OUT;
  wire fabric_v_f_wr_mis_9_CLR,
       fabric_v_f_wr_mis_9_DEQ,
       fabric_v_f_wr_mis_9_EMPTY_N,
       fabric_v_f_wr_mis_9_ENQ,
       fabric_v_f_wr_mis_9_FULL_N;

  // ports of submodule fabric_v_f_wr_sjs_0
  reg [3 : 0] fabric_v_f_wr_sjs_0_D_IN;
  wire [3 : 0] fabric_v_f_wr_sjs_0_D_OUT;
  wire fabric_v_f_wr_sjs_0_CLR,
       fabric_v_f_wr_sjs_0_DEQ,
       fabric_v_f_wr_sjs_0_EMPTY_N,
       fabric_v_f_wr_sjs_0_ENQ,
       fabric_v_f_wr_sjs_0_FULL_N;

  // ports of submodule fabric_v_f_wr_sjs_1
  reg [3 : 0] fabric_v_f_wr_sjs_1_D_IN;
  wire [3 : 0] fabric_v_f_wr_sjs_1_D_OUT;
  wire fabric_v_f_wr_sjs_1_CLR,
       fabric_v_f_wr_sjs_1_DEQ,
       fabric_v_f_wr_sjs_1_EMPTY_N,
       fabric_v_f_wr_sjs_1_ENQ,
       fabric_v_f_wr_sjs_1_FULL_N;

  // ports of submodule fabric_v_f_wr_sjs_2
  reg [3 : 0] fabric_v_f_wr_sjs_2_D_IN;
  wire [3 : 0] fabric_v_f_wr_sjs_2_D_OUT;
  wire fabric_v_f_wr_sjs_2_CLR,
       fabric_v_f_wr_sjs_2_DEQ,
       fabric_v_f_wr_sjs_2_EMPTY_N,
       fabric_v_f_wr_sjs_2_ENQ,
       fabric_v_f_wr_sjs_2_FULL_N;

  // ports of submodule fabric_xactors_from_masters_0_f_rd_addr
  wire [36 : 0] fabric_xactors_from_masters_0_f_rd_addr_D_IN,
		fabric_xactors_from_masters_0_f_rd_addr_D_OUT;
  wire fabric_xactors_from_masters_0_f_rd_addr_CLR,
       fabric_xactors_from_masters_0_f_rd_addr_DEQ,
       fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N,
       fabric_xactors_from_masters_0_f_rd_addr_ENQ,
       fabric_xactors_from_masters_0_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_from_masters_0_f_rd_data
  reg [33 : 0] fabric_xactors_from_masters_0_f_rd_data_D_IN;
  wire [33 : 0] fabric_xactors_from_masters_0_f_rd_data_D_OUT;
  wire fabric_xactors_from_masters_0_f_rd_data_CLR,
       fabric_xactors_from_masters_0_f_rd_data_DEQ,
       fabric_xactors_from_masters_0_f_rd_data_EMPTY_N,
       fabric_xactors_from_masters_0_f_rd_data_ENQ,
       fabric_xactors_from_masters_0_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_from_masters_0_f_wr_addr
  wire [36 : 0] fabric_xactors_from_masters_0_f_wr_addr_D_IN,
		fabric_xactors_from_masters_0_f_wr_addr_D_OUT;
  wire fabric_xactors_from_masters_0_f_wr_addr_CLR,
       fabric_xactors_from_masters_0_f_wr_addr_DEQ,
       fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N,
       fabric_xactors_from_masters_0_f_wr_addr_ENQ,
       fabric_xactors_from_masters_0_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_from_masters_0_f_wr_data
  wire [35 : 0] fabric_xactors_from_masters_0_f_wr_data_D_IN,
		fabric_xactors_from_masters_0_f_wr_data_D_OUT;
  wire fabric_xactors_from_masters_0_f_wr_data_CLR,
       fabric_xactors_from_masters_0_f_wr_data_DEQ,
       fabric_xactors_from_masters_0_f_wr_data_EMPTY_N,
       fabric_xactors_from_masters_0_f_wr_data_ENQ,
       fabric_xactors_from_masters_0_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_from_masters_0_f_wr_resp
  reg [1 : 0] fabric_xactors_from_masters_0_f_wr_resp_D_IN;
  wire [1 : 0] fabric_xactors_from_masters_0_f_wr_resp_D_OUT;
  wire fabric_xactors_from_masters_0_f_wr_resp_CLR,
       fabric_xactors_from_masters_0_f_wr_resp_DEQ,
       fabric_xactors_from_masters_0_f_wr_resp_EMPTY_N,
       fabric_xactors_from_masters_0_f_wr_resp_ENQ,
       fabric_xactors_from_masters_0_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_from_masters_1_f_rd_addr
  wire [36 : 0] fabric_xactors_from_masters_1_f_rd_addr_D_IN,
		fabric_xactors_from_masters_1_f_rd_addr_D_OUT;
  wire fabric_xactors_from_masters_1_f_rd_addr_CLR,
       fabric_xactors_from_masters_1_f_rd_addr_DEQ,
       fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N,
       fabric_xactors_from_masters_1_f_rd_addr_ENQ,
       fabric_xactors_from_masters_1_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_from_masters_1_f_rd_data
  reg [33 : 0] fabric_xactors_from_masters_1_f_rd_data_D_IN;
  wire [33 : 0] fabric_xactors_from_masters_1_f_rd_data_D_OUT;
  wire fabric_xactors_from_masters_1_f_rd_data_CLR,
       fabric_xactors_from_masters_1_f_rd_data_DEQ,
       fabric_xactors_from_masters_1_f_rd_data_EMPTY_N,
       fabric_xactors_from_masters_1_f_rd_data_ENQ,
       fabric_xactors_from_masters_1_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_from_masters_1_f_wr_addr
  wire [36 : 0] fabric_xactors_from_masters_1_f_wr_addr_D_IN,
		fabric_xactors_from_masters_1_f_wr_addr_D_OUT;
  wire fabric_xactors_from_masters_1_f_wr_addr_CLR,
       fabric_xactors_from_masters_1_f_wr_addr_DEQ,
       fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N,
       fabric_xactors_from_masters_1_f_wr_addr_ENQ,
       fabric_xactors_from_masters_1_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_from_masters_1_f_wr_data
  wire [35 : 0] fabric_xactors_from_masters_1_f_wr_data_D_IN,
		fabric_xactors_from_masters_1_f_wr_data_D_OUT;
  wire fabric_xactors_from_masters_1_f_wr_data_CLR,
       fabric_xactors_from_masters_1_f_wr_data_DEQ,
       fabric_xactors_from_masters_1_f_wr_data_EMPTY_N,
       fabric_xactors_from_masters_1_f_wr_data_ENQ,
       fabric_xactors_from_masters_1_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_from_masters_1_f_wr_resp
  reg [1 : 0] fabric_xactors_from_masters_1_f_wr_resp_D_IN;
  wire [1 : 0] fabric_xactors_from_masters_1_f_wr_resp_D_OUT;
  wire fabric_xactors_from_masters_1_f_wr_resp_CLR,
       fabric_xactors_from_masters_1_f_wr_resp_DEQ,
       fabric_xactors_from_masters_1_f_wr_resp_EMPTY_N,
       fabric_xactors_from_masters_1_f_wr_resp_ENQ,
       fabric_xactors_from_masters_1_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_from_masters_2_f_rd_addr
  wire [36 : 0] fabric_xactors_from_masters_2_f_rd_addr_D_IN,
		fabric_xactors_from_masters_2_f_rd_addr_D_OUT;
  wire fabric_xactors_from_masters_2_f_rd_addr_CLR,
       fabric_xactors_from_masters_2_f_rd_addr_DEQ,
       fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N,
       fabric_xactors_from_masters_2_f_rd_addr_ENQ,
       fabric_xactors_from_masters_2_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_from_masters_2_f_rd_data
  reg [33 : 0] fabric_xactors_from_masters_2_f_rd_data_D_IN;
  wire [33 : 0] fabric_xactors_from_masters_2_f_rd_data_D_OUT;
  wire fabric_xactors_from_masters_2_f_rd_data_CLR,
       fabric_xactors_from_masters_2_f_rd_data_DEQ,
       fabric_xactors_from_masters_2_f_rd_data_EMPTY_N,
       fabric_xactors_from_masters_2_f_rd_data_ENQ,
       fabric_xactors_from_masters_2_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_from_masters_2_f_wr_addr
  wire [36 : 0] fabric_xactors_from_masters_2_f_wr_addr_D_IN,
		fabric_xactors_from_masters_2_f_wr_addr_D_OUT;
  wire fabric_xactors_from_masters_2_f_wr_addr_CLR,
       fabric_xactors_from_masters_2_f_wr_addr_DEQ,
       fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N,
       fabric_xactors_from_masters_2_f_wr_addr_ENQ,
       fabric_xactors_from_masters_2_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_from_masters_2_f_wr_data
  wire [35 : 0] fabric_xactors_from_masters_2_f_wr_data_D_IN,
		fabric_xactors_from_masters_2_f_wr_data_D_OUT;
  wire fabric_xactors_from_masters_2_f_wr_data_CLR,
       fabric_xactors_from_masters_2_f_wr_data_DEQ,
       fabric_xactors_from_masters_2_f_wr_data_EMPTY_N,
       fabric_xactors_from_masters_2_f_wr_data_ENQ,
       fabric_xactors_from_masters_2_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_from_masters_2_f_wr_resp
  reg [1 : 0] fabric_xactors_from_masters_2_f_wr_resp_D_IN;
  wire [1 : 0] fabric_xactors_from_masters_2_f_wr_resp_D_OUT;
  wire fabric_xactors_from_masters_2_f_wr_resp_CLR,
       fabric_xactors_from_masters_2_f_wr_resp_DEQ,
       fabric_xactors_from_masters_2_f_wr_resp_EMPTY_N,
       fabric_xactors_from_masters_2_f_wr_resp_ENQ,
       fabric_xactors_from_masters_2_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_0_f_rd_addr
  reg [36 : 0] fabric_xactors_to_slaves_0_f_rd_addr_D_IN;
  wire [36 : 0] fabric_xactors_to_slaves_0_f_rd_addr_D_OUT;
  wire fabric_xactors_to_slaves_0_f_rd_addr_CLR,
       fabric_xactors_to_slaves_0_f_rd_addr_DEQ,
       fabric_xactors_to_slaves_0_f_rd_addr_EMPTY_N,
       fabric_xactors_to_slaves_0_f_rd_addr_ENQ,
       fabric_xactors_to_slaves_0_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_0_f_rd_data
  wire [33 : 0] fabric_xactors_to_slaves_0_f_rd_data_D_IN,
		fabric_xactors_to_slaves_0_f_rd_data_D_OUT;
  wire fabric_xactors_to_slaves_0_f_rd_data_CLR,
       fabric_xactors_to_slaves_0_f_rd_data_DEQ,
       fabric_xactors_to_slaves_0_f_rd_data_EMPTY_N,
       fabric_xactors_to_slaves_0_f_rd_data_ENQ,
       fabric_xactors_to_slaves_0_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_0_f_wr_addr
  reg [36 : 0] fabric_xactors_to_slaves_0_f_wr_addr_D_IN;
  wire [36 : 0] fabric_xactors_to_slaves_0_f_wr_addr_D_OUT;
  wire fabric_xactors_to_slaves_0_f_wr_addr_CLR,
       fabric_xactors_to_slaves_0_f_wr_addr_DEQ,
       fabric_xactors_to_slaves_0_f_wr_addr_EMPTY_N,
       fabric_xactors_to_slaves_0_f_wr_addr_ENQ,
       fabric_xactors_to_slaves_0_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_0_f_wr_data
  reg [35 : 0] fabric_xactors_to_slaves_0_f_wr_data_D_IN;
  wire [35 : 0] fabric_xactors_to_slaves_0_f_wr_data_D_OUT;
  wire fabric_xactors_to_slaves_0_f_wr_data_CLR,
       fabric_xactors_to_slaves_0_f_wr_data_DEQ,
       fabric_xactors_to_slaves_0_f_wr_data_EMPTY_N,
       fabric_xactors_to_slaves_0_f_wr_data_ENQ,
       fabric_xactors_to_slaves_0_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_0_f_wr_resp
  wire [1 : 0] fabric_xactors_to_slaves_0_f_wr_resp_D_IN,
	       fabric_xactors_to_slaves_0_f_wr_resp_D_OUT;
  wire fabric_xactors_to_slaves_0_f_wr_resp_CLR,
       fabric_xactors_to_slaves_0_f_wr_resp_DEQ,
       fabric_xactors_to_slaves_0_f_wr_resp_EMPTY_N,
       fabric_xactors_to_slaves_0_f_wr_resp_ENQ,
       fabric_xactors_to_slaves_0_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_1_f_rd_addr
  reg [36 : 0] fabric_xactors_to_slaves_1_f_rd_addr_D_IN;
  wire [36 : 0] fabric_xactors_to_slaves_1_f_rd_addr_D_OUT;
  wire fabric_xactors_to_slaves_1_f_rd_addr_CLR,
       fabric_xactors_to_slaves_1_f_rd_addr_DEQ,
       fabric_xactors_to_slaves_1_f_rd_addr_EMPTY_N,
       fabric_xactors_to_slaves_1_f_rd_addr_ENQ,
       fabric_xactors_to_slaves_1_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_1_f_rd_data
  wire [33 : 0] fabric_xactors_to_slaves_1_f_rd_data_D_IN,
		fabric_xactors_to_slaves_1_f_rd_data_D_OUT;
  wire fabric_xactors_to_slaves_1_f_rd_data_CLR,
       fabric_xactors_to_slaves_1_f_rd_data_DEQ,
       fabric_xactors_to_slaves_1_f_rd_data_EMPTY_N,
       fabric_xactors_to_slaves_1_f_rd_data_ENQ,
       fabric_xactors_to_slaves_1_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_1_f_wr_addr
  reg [36 : 0] fabric_xactors_to_slaves_1_f_wr_addr_D_IN;
  wire [36 : 0] fabric_xactors_to_slaves_1_f_wr_addr_D_OUT;
  wire fabric_xactors_to_slaves_1_f_wr_addr_CLR,
       fabric_xactors_to_slaves_1_f_wr_addr_DEQ,
       fabric_xactors_to_slaves_1_f_wr_addr_EMPTY_N,
       fabric_xactors_to_slaves_1_f_wr_addr_ENQ,
       fabric_xactors_to_slaves_1_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_1_f_wr_data
  reg [35 : 0] fabric_xactors_to_slaves_1_f_wr_data_D_IN;
  wire [35 : 0] fabric_xactors_to_slaves_1_f_wr_data_D_OUT;
  wire fabric_xactors_to_slaves_1_f_wr_data_CLR,
       fabric_xactors_to_slaves_1_f_wr_data_DEQ,
       fabric_xactors_to_slaves_1_f_wr_data_EMPTY_N,
       fabric_xactors_to_slaves_1_f_wr_data_ENQ,
       fabric_xactors_to_slaves_1_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_1_f_wr_resp
  wire [1 : 0] fabric_xactors_to_slaves_1_f_wr_resp_D_IN,
	       fabric_xactors_to_slaves_1_f_wr_resp_D_OUT;
  wire fabric_xactors_to_slaves_1_f_wr_resp_CLR,
       fabric_xactors_to_slaves_1_f_wr_resp_DEQ,
       fabric_xactors_to_slaves_1_f_wr_resp_EMPTY_N,
       fabric_xactors_to_slaves_1_f_wr_resp_ENQ,
       fabric_xactors_to_slaves_1_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_2_f_rd_addr
  reg [36 : 0] fabric_xactors_to_slaves_2_f_rd_addr_D_IN;
  wire [36 : 0] fabric_xactors_to_slaves_2_f_rd_addr_D_OUT;
  wire fabric_xactors_to_slaves_2_f_rd_addr_CLR,
       fabric_xactors_to_slaves_2_f_rd_addr_DEQ,
       fabric_xactors_to_slaves_2_f_rd_addr_EMPTY_N,
       fabric_xactors_to_slaves_2_f_rd_addr_ENQ,
       fabric_xactors_to_slaves_2_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_2_f_rd_data
  wire [33 : 0] fabric_xactors_to_slaves_2_f_rd_data_D_IN,
		fabric_xactors_to_slaves_2_f_rd_data_D_OUT;
  wire fabric_xactors_to_slaves_2_f_rd_data_CLR,
       fabric_xactors_to_slaves_2_f_rd_data_DEQ,
       fabric_xactors_to_slaves_2_f_rd_data_EMPTY_N,
       fabric_xactors_to_slaves_2_f_rd_data_ENQ,
       fabric_xactors_to_slaves_2_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_2_f_wr_addr
  reg [36 : 0] fabric_xactors_to_slaves_2_f_wr_addr_D_IN;
  wire [36 : 0] fabric_xactors_to_slaves_2_f_wr_addr_D_OUT;
  wire fabric_xactors_to_slaves_2_f_wr_addr_CLR,
       fabric_xactors_to_slaves_2_f_wr_addr_DEQ,
       fabric_xactors_to_slaves_2_f_wr_addr_EMPTY_N,
       fabric_xactors_to_slaves_2_f_wr_addr_ENQ,
       fabric_xactors_to_slaves_2_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_2_f_wr_data
  reg [35 : 0] fabric_xactors_to_slaves_2_f_wr_data_D_IN;
  wire [35 : 0] fabric_xactors_to_slaves_2_f_wr_data_D_OUT;
  wire fabric_xactors_to_slaves_2_f_wr_data_CLR,
       fabric_xactors_to_slaves_2_f_wr_data_DEQ,
       fabric_xactors_to_slaves_2_f_wr_data_EMPTY_N,
       fabric_xactors_to_slaves_2_f_wr_data_ENQ,
       fabric_xactors_to_slaves_2_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_2_f_wr_resp
  wire [1 : 0] fabric_xactors_to_slaves_2_f_wr_resp_D_IN,
	       fabric_xactors_to_slaves_2_f_wr_resp_D_OUT;
  wire fabric_xactors_to_slaves_2_f_wr_resp_CLR,
       fabric_xactors_to_slaves_2_f_wr_resp_DEQ,
       fabric_xactors_to_slaves_2_f_wr_resp_EMPTY_N,
       fabric_xactors_to_slaves_2_f_wr_resp_ENQ,
       fabric_xactors_to_slaves_2_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_3_f_rd_addr
  wire [36 : 0] fabric_xactors_to_slaves_3_f_rd_addr_D_IN;
  wire fabric_xactors_to_slaves_3_f_rd_addr_CLR,
       fabric_xactors_to_slaves_3_f_rd_addr_DEQ,
       fabric_xactors_to_slaves_3_f_rd_addr_ENQ;

  // ports of submodule fabric_xactors_to_slaves_3_f_rd_data
  wire [33 : 0] fabric_xactors_to_slaves_3_f_rd_data_D_IN,
		fabric_xactors_to_slaves_3_f_rd_data_D_OUT;
  wire fabric_xactors_to_slaves_3_f_rd_data_CLR,
       fabric_xactors_to_slaves_3_f_rd_data_DEQ,
       fabric_xactors_to_slaves_3_f_rd_data_EMPTY_N,
       fabric_xactors_to_slaves_3_f_rd_data_ENQ;

  // ports of submodule fabric_xactors_to_slaves_3_f_wr_addr
  wire [36 : 0] fabric_xactors_to_slaves_3_f_wr_addr_D_IN;
  wire fabric_xactors_to_slaves_3_f_wr_addr_CLR,
       fabric_xactors_to_slaves_3_f_wr_addr_DEQ,
       fabric_xactors_to_slaves_3_f_wr_addr_ENQ;

  // ports of submodule fabric_xactors_to_slaves_3_f_wr_data
  wire [35 : 0] fabric_xactors_to_slaves_3_f_wr_data_D_IN;
  wire fabric_xactors_to_slaves_3_f_wr_data_CLR,
       fabric_xactors_to_slaves_3_f_wr_data_DEQ,
       fabric_xactors_to_slaves_3_f_wr_data_ENQ;

  // ports of submodule fabric_xactors_to_slaves_3_f_wr_resp
  wire [1 : 0] fabric_xactors_to_slaves_3_f_wr_resp_D_IN,
	       fabric_xactors_to_slaves_3_f_wr_resp_D_OUT;
  wire fabric_xactors_to_slaves_3_f_wr_resp_CLR,
       fabric_xactors_to_slaves_3_f_wr_resp_DEQ,
       fabric_xactors_to_slaves_3_f_wr_resp_EMPTY_N,
       fabric_xactors_to_slaves_3_f_wr_resp_ENQ;

  // ports of submodule fabric_xactors_to_slaves_4_f_rd_addr
  reg [36 : 0] fabric_xactors_to_slaves_4_f_rd_addr_D_IN;
  wire [36 : 0] fabric_xactors_to_slaves_4_f_rd_addr_D_OUT;
  wire fabric_xactors_to_slaves_4_f_rd_addr_CLR,
       fabric_xactors_to_slaves_4_f_rd_addr_DEQ,
       fabric_xactors_to_slaves_4_f_rd_addr_EMPTY_N,
       fabric_xactors_to_slaves_4_f_rd_addr_ENQ,
       fabric_xactors_to_slaves_4_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_4_f_rd_data
  wire [33 : 0] fabric_xactors_to_slaves_4_f_rd_data_D_IN,
		fabric_xactors_to_slaves_4_f_rd_data_D_OUT;
  wire fabric_xactors_to_slaves_4_f_rd_data_CLR,
       fabric_xactors_to_slaves_4_f_rd_data_DEQ,
       fabric_xactors_to_slaves_4_f_rd_data_EMPTY_N,
       fabric_xactors_to_slaves_4_f_rd_data_ENQ,
       fabric_xactors_to_slaves_4_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_4_f_wr_addr
  reg [36 : 0] fabric_xactors_to_slaves_4_f_wr_addr_D_IN;
  wire [36 : 0] fabric_xactors_to_slaves_4_f_wr_addr_D_OUT;
  wire fabric_xactors_to_slaves_4_f_wr_addr_CLR,
       fabric_xactors_to_slaves_4_f_wr_addr_DEQ,
       fabric_xactors_to_slaves_4_f_wr_addr_EMPTY_N,
       fabric_xactors_to_slaves_4_f_wr_addr_ENQ,
       fabric_xactors_to_slaves_4_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_4_f_wr_data
  reg [35 : 0] fabric_xactors_to_slaves_4_f_wr_data_D_IN;
  wire [35 : 0] fabric_xactors_to_slaves_4_f_wr_data_D_OUT;
  wire fabric_xactors_to_slaves_4_f_wr_data_CLR,
       fabric_xactors_to_slaves_4_f_wr_data_DEQ,
       fabric_xactors_to_slaves_4_f_wr_data_EMPTY_N,
       fabric_xactors_to_slaves_4_f_wr_data_ENQ,
       fabric_xactors_to_slaves_4_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_4_f_wr_resp
  wire [1 : 0] fabric_xactors_to_slaves_4_f_wr_resp_D_IN,
	       fabric_xactors_to_slaves_4_f_wr_resp_D_OUT;
  wire fabric_xactors_to_slaves_4_f_wr_resp_CLR,
       fabric_xactors_to_slaves_4_f_wr_resp_DEQ,
       fabric_xactors_to_slaves_4_f_wr_resp_EMPTY_N,
       fabric_xactors_to_slaves_4_f_wr_resp_ENQ,
       fabric_xactors_to_slaves_4_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_5_f_rd_addr
  reg [36 : 0] fabric_xactors_to_slaves_5_f_rd_addr_D_IN;
  wire [36 : 0] fabric_xactors_to_slaves_5_f_rd_addr_D_OUT;
  wire fabric_xactors_to_slaves_5_f_rd_addr_CLR,
       fabric_xactors_to_slaves_5_f_rd_addr_DEQ,
       fabric_xactors_to_slaves_5_f_rd_addr_EMPTY_N,
       fabric_xactors_to_slaves_5_f_rd_addr_ENQ,
       fabric_xactors_to_slaves_5_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_5_f_rd_data
  wire [33 : 0] fabric_xactors_to_slaves_5_f_rd_data_D_IN,
		fabric_xactors_to_slaves_5_f_rd_data_D_OUT;
  wire fabric_xactors_to_slaves_5_f_rd_data_CLR,
       fabric_xactors_to_slaves_5_f_rd_data_DEQ,
       fabric_xactors_to_slaves_5_f_rd_data_EMPTY_N,
       fabric_xactors_to_slaves_5_f_rd_data_ENQ,
       fabric_xactors_to_slaves_5_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_5_f_wr_addr
  reg [36 : 0] fabric_xactors_to_slaves_5_f_wr_addr_D_IN;
  wire [36 : 0] fabric_xactors_to_slaves_5_f_wr_addr_D_OUT;
  wire fabric_xactors_to_slaves_5_f_wr_addr_CLR,
       fabric_xactors_to_slaves_5_f_wr_addr_DEQ,
       fabric_xactors_to_slaves_5_f_wr_addr_EMPTY_N,
       fabric_xactors_to_slaves_5_f_wr_addr_ENQ,
       fabric_xactors_to_slaves_5_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_5_f_wr_data
  reg [35 : 0] fabric_xactors_to_slaves_5_f_wr_data_D_IN;
  wire [35 : 0] fabric_xactors_to_slaves_5_f_wr_data_D_OUT;
  wire fabric_xactors_to_slaves_5_f_wr_data_CLR,
       fabric_xactors_to_slaves_5_f_wr_data_DEQ,
       fabric_xactors_to_slaves_5_f_wr_data_EMPTY_N,
       fabric_xactors_to_slaves_5_f_wr_data_ENQ,
       fabric_xactors_to_slaves_5_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_5_f_wr_resp
  wire [1 : 0] fabric_xactors_to_slaves_5_f_wr_resp_D_IN,
	       fabric_xactors_to_slaves_5_f_wr_resp_D_OUT;
  wire fabric_xactors_to_slaves_5_f_wr_resp_CLR,
       fabric_xactors_to_slaves_5_f_wr_resp_DEQ,
       fabric_xactors_to_slaves_5_f_wr_resp_EMPTY_N,
       fabric_xactors_to_slaves_5_f_wr_resp_ENQ,
       fabric_xactors_to_slaves_5_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_6_f_rd_addr
  reg [36 : 0] fabric_xactors_to_slaves_6_f_rd_addr_D_IN;
  wire [36 : 0] fabric_xactors_to_slaves_6_f_rd_addr_D_OUT;
  wire fabric_xactors_to_slaves_6_f_rd_addr_CLR,
       fabric_xactors_to_slaves_6_f_rd_addr_DEQ,
       fabric_xactors_to_slaves_6_f_rd_addr_EMPTY_N,
       fabric_xactors_to_slaves_6_f_rd_addr_ENQ,
       fabric_xactors_to_slaves_6_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_6_f_rd_data
  wire [33 : 0] fabric_xactors_to_slaves_6_f_rd_data_D_IN,
		fabric_xactors_to_slaves_6_f_rd_data_D_OUT;
  wire fabric_xactors_to_slaves_6_f_rd_data_CLR,
       fabric_xactors_to_slaves_6_f_rd_data_DEQ,
       fabric_xactors_to_slaves_6_f_rd_data_EMPTY_N,
       fabric_xactors_to_slaves_6_f_rd_data_ENQ,
       fabric_xactors_to_slaves_6_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_6_f_wr_addr
  reg [36 : 0] fabric_xactors_to_slaves_6_f_wr_addr_D_IN;
  wire [36 : 0] fabric_xactors_to_slaves_6_f_wr_addr_D_OUT;
  wire fabric_xactors_to_slaves_6_f_wr_addr_CLR,
       fabric_xactors_to_slaves_6_f_wr_addr_DEQ,
       fabric_xactors_to_slaves_6_f_wr_addr_EMPTY_N,
       fabric_xactors_to_slaves_6_f_wr_addr_ENQ,
       fabric_xactors_to_slaves_6_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_6_f_wr_data
  reg [35 : 0] fabric_xactors_to_slaves_6_f_wr_data_D_IN;
  wire [35 : 0] fabric_xactors_to_slaves_6_f_wr_data_D_OUT;
  wire fabric_xactors_to_slaves_6_f_wr_data_CLR,
       fabric_xactors_to_slaves_6_f_wr_data_DEQ,
       fabric_xactors_to_slaves_6_f_wr_data_EMPTY_N,
       fabric_xactors_to_slaves_6_f_wr_data_ENQ,
       fabric_xactors_to_slaves_6_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_6_f_wr_resp
  wire [1 : 0] fabric_xactors_to_slaves_6_f_wr_resp_D_IN,
	       fabric_xactors_to_slaves_6_f_wr_resp_D_OUT;
  wire fabric_xactors_to_slaves_6_f_wr_resp_CLR,
       fabric_xactors_to_slaves_6_f_wr_resp_DEQ,
       fabric_xactors_to_slaves_6_f_wr_resp_EMPTY_N,
       fabric_xactors_to_slaves_6_f_wr_resp_ENQ,
       fabric_xactors_to_slaves_6_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_7_f_rd_addr
  reg [36 : 0] fabric_xactors_to_slaves_7_f_rd_addr_D_IN;
  wire [36 : 0] fabric_xactors_to_slaves_7_f_rd_addr_D_OUT;
  wire fabric_xactors_to_slaves_7_f_rd_addr_CLR,
       fabric_xactors_to_slaves_7_f_rd_addr_DEQ,
       fabric_xactors_to_slaves_7_f_rd_addr_EMPTY_N,
       fabric_xactors_to_slaves_7_f_rd_addr_ENQ,
       fabric_xactors_to_slaves_7_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_7_f_rd_data
  wire [33 : 0] fabric_xactors_to_slaves_7_f_rd_data_D_IN,
		fabric_xactors_to_slaves_7_f_rd_data_D_OUT;
  wire fabric_xactors_to_slaves_7_f_rd_data_CLR,
       fabric_xactors_to_slaves_7_f_rd_data_DEQ,
       fabric_xactors_to_slaves_7_f_rd_data_EMPTY_N,
       fabric_xactors_to_slaves_7_f_rd_data_ENQ,
       fabric_xactors_to_slaves_7_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_7_f_wr_addr
  reg [36 : 0] fabric_xactors_to_slaves_7_f_wr_addr_D_IN;
  wire [36 : 0] fabric_xactors_to_slaves_7_f_wr_addr_D_OUT;
  wire fabric_xactors_to_slaves_7_f_wr_addr_CLR,
       fabric_xactors_to_slaves_7_f_wr_addr_DEQ,
       fabric_xactors_to_slaves_7_f_wr_addr_EMPTY_N,
       fabric_xactors_to_slaves_7_f_wr_addr_ENQ,
       fabric_xactors_to_slaves_7_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_7_f_wr_data
  reg [35 : 0] fabric_xactors_to_slaves_7_f_wr_data_D_IN;
  wire [35 : 0] fabric_xactors_to_slaves_7_f_wr_data_D_OUT;
  wire fabric_xactors_to_slaves_7_f_wr_data_CLR,
       fabric_xactors_to_slaves_7_f_wr_data_DEQ,
       fabric_xactors_to_slaves_7_f_wr_data_EMPTY_N,
       fabric_xactors_to_slaves_7_f_wr_data_ENQ,
       fabric_xactors_to_slaves_7_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_7_f_wr_resp
  wire [1 : 0] fabric_xactors_to_slaves_7_f_wr_resp_D_IN,
	       fabric_xactors_to_slaves_7_f_wr_resp_D_OUT;
  wire fabric_xactors_to_slaves_7_f_wr_resp_CLR,
       fabric_xactors_to_slaves_7_f_wr_resp_DEQ,
       fabric_xactors_to_slaves_7_f_wr_resp_EMPTY_N,
       fabric_xactors_to_slaves_7_f_wr_resp_ENQ,
       fabric_xactors_to_slaves_7_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_8_f_rd_addr
  reg [36 : 0] fabric_xactors_to_slaves_8_f_rd_addr_D_IN;
  wire [36 : 0] fabric_xactors_to_slaves_8_f_rd_addr_D_OUT;
  wire fabric_xactors_to_slaves_8_f_rd_addr_CLR,
       fabric_xactors_to_slaves_8_f_rd_addr_DEQ,
       fabric_xactors_to_slaves_8_f_rd_addr_EMPTY_N,
       fabric_xactors_to_slaves_8_f_rd_addr_ENQ,
       fabric_xactors_to_slaves_8_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_8_f_rd_data
  wire [33 : 0] fabric_xactors_to_slaves_8_f_rd_data_D_IN,
		fabric_xactors_to_slaves_8_f_rd_data_D_OUT;
  wire fabric_xactors_to_slaves_8_f_rd_data_CLR,
       fabric_xactors_to_slaves_8_f_rd_data_DEQ,
       fabric_xactors_to_slaves_8_f_rd_data_EMPTY_N,
       fabric_xactors_to_slaves_8_f_rd_data_ENQ,
       fabric_xactors_to_slaves_8_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_8_f_wr_addr
  reg [36 : 0] fabric_xactors_to_slaves_8_f_wr_addr_D_IN;
  wire [36 : 0] fabric_xactors_to_slaves_8_f_wr_addr_D_OUT;
  wire fabric_xactors_to_slaves_8_f_wr_addr_CLR,
       fabric_xactors_to_slaves_8_f_wr_addr_DEQ,
       fabric_xactors_to_slaves_8_f_wr_addr_EMPTY_N,
       fabric_xactors_to_slaves_8_f_wr_addr_ENQ,
       fabric_xactors_to_slaves_8_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_8_f_wr_data
  reg [35 : 0] fabric_xactors_to_slaves_8_f_wr_data_D_IN;
  wire [35 : 0] fabric_xactors_to_slaves_8_f_wr_data_D_OUT;
  wire fabric_xactors_to_slaves_8_f_wr_data_CLR,
       fabric_xactors_to_slaves_8_f_wr_data_DEQ,
       fabric_xactors_to_slaves_8_f_wr_data_EMPTY_N,
       fabric_xactors_to_slaves_8_f_wr_data_ENQ,
       fabric_xactors_to_slaves_8_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_8_f_wr_resp
  wire [1 : 0] fabric_xactors_to_slaves_8_f_wr_resp_D_IN,
	       fabric_xactors_to_slaves_8_f_wr_resp_D_OUT;
  wire fabric_xactors_to_slaves_8_f_wr_resp_CLR,
       fabric_xactors_to_slaves_8_f_wr_resp_DEQ,
       fabric_xactors_to_slaves_8_f_wr_resp_EMPTY_N,
       fabric_xactors_to_slaves_8_f_wr_resp_ENQ,
       fabric_xactors_to_slaves_8_f_wr_resp_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_9_f_rd_addr
  reg [36 : 0] fabric_xactors_to_slaves_9_f_rd_addr_D_IN;
  wire [36 : 0] fabric_xactors_to_slaves_9_f_rd_addr_D_OUT;
  wire fabric_xactors_to_slaves_9_f_rd_addr_CLR,
       fabric_xactors_to_slaves_9_f_rd_addr_DEQ,
       fabric_xactors_to_slaves_9_f_rd_addr_EMPTY_N,
       fabric_xactors_to_slaves_9_f_rd_addr_ENQ,
       fabric_xactors_to_slaves_9_f_rd_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_9_f_rd_data
  wire [33 : 0] fabric_xactors_to_slaves_9_f_rd_data_D_IN,
		fabric_xactors_to_slaves_9_f_rd_data_D_OUT;
  wire fabric_xactors_to_slaves_9_f_rd_data_CLR,
       fabric_xactors_to_slaves_9_f_rd_data_DEQ,
       fabric_xactors_to_slaves_9_f_rd_data_EMPTY_N,
       fabric_xactors_to_slaves_9_f_rd_data_ENQ,
       fabric_xactors_to_slaves_9_f_rd_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_9_f_wr_addr
  reg [36 : 0] fabric_xactors_to_slaves_9_f_wr_addr_D_IN;
  wire [36 : 0] fabric_xactors_to_slaves_9_f_wr_addr_D_OUT;
  wire fabric_xactors_to_slaves_9_f_wr_addr_CLR,
       fabric_xactors_to_slaves_9_f_wr_addr_DEQ,
       fabric_xactors_to_slaves_9_f_wr_addr_EMPTY_N,
       fabric_xactors_to_slaves_9_f_wr_addr_ENQ,
       fabric_xactors_to_slaves_9_f_wr_addr_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_9_f_wr_data
  reg [35 : 0] fabric_xactors_to_slaves_9_f_wr_data_D_IN;
  wire [35 : 0] fabric_xactors_to_slaves_9_f_wr_data_D_OUT;
  wire fabric_xactors_to_slaves_9_f_wr_data_CLR,
       fabric_xactors_to_slaves_9_f_wr_data_DEQ,
       fabric_xactors_to_slaves_9_f_wr_data_EMPTY_N,
       fabric_xactors_to_slaves_9_f_wr_data_ENQ,
       fabric_xactors_to_slaves_9_f_wr_data_FULL_N;

  // ports of submodule fabric_xactors_to_slaves_9_f_wr_resp
  wire [1 : 0] fabric_xactors_to_slaves_9_f_wr_resp_D_IN,
	       fabric_xactors_to_slaves_9_f_wr_resp_D_OUT;
  wire fabric_xactors_to_slaves_9_f_wr_resp_CLR,
       fabric_xactors_to_slaves_9_f_wr_resp_DEQ,
       fabric_xactors_to_slaves_9_f_wr_resp_EMPTY_N,
       fabric_xactors_to_slaves_9_f_wr_resp_ENQ,
       fabric_xactors_to_slaves_9_f_wr_resp_FULL_N;

  // ports of submodule gpio
  wire [31 : 0] gpio_slave_m_arvalid_araddr,
		gpio_slave_m_awvalid_awaddr,
		gpio_slave_m_wvalid_wdata,
		gpio_slave_rdata;
  wire [15 : 0] gpio_1io_gpio_in_inp, gpio_1io_gpio_out, gpio_1io_gpio_out_en;
  wire [3 : 0] gpio_slave_m_wvalid_wstrb;
  wire [2 : 0] gpio_slave_m_arvalid_arprot, gpio_slave_m_awvalid_awprot;
  wire [1 : 0] gpio_slave_bresp,
	       gpio_slave_m_arvalid_arsize,
	       gpio_slave_m_awvalid_awsize,
	       gpio_slave_rresp;
  wire gpio_slave_arready,
       gpio_slave_awready,
       gpio_slave_bvalid,
       gpio_slave_m_arvalid_arvalid,
       gpio_slave_m_awvalid_awvalid,
       gpio_slave_m_bready_bready,
       gpio_slave_m_rready_rready,
       gpio_slave_m_wvalid_wvalid,
       gpio_slave_rvalid,
       gpio_slave_wready;

  // ports of submodule i2c
  wire [31 : 0] i2c_slave_m_arvalid_araddr,
		i2c_slave_m_awvalid_awaddr,
		i2c_slave_m_wvalid_wdata,
		i2c_slave_rdata;
  wire [3 : 0] i2c_slave_m_wvalid_wstrb;
  wire [2 : 0] i2c_slave_m_arvalid_arprot, i2c_slave_m_awvalid_awprot;
  wire [1 : 0] i2c_slave_bresp,
	       i2c_slave_m_arvalid_arsize,
	       i2c_slave_m_awvalid_awsize,
	       i2c_slave_rresp;
  wire i2c_io_scl_in_in,
       i2c_io_scl_out,
       i2c_io_scl_out_en,
       i2c_io_sda_in_in,
       i2c_io_sda_out,
       i2c_io_sda_out_en,
       i2c_slave_arready,
       i2c_slave_awready,
       i2c_slave_bvalid,
       i2c_slave_m_arvalid_arvalid,
       i2c_slave_m_awvalid_awvalid,
       i2c_slave_m_bready_bready,
       i2c_slave_m_rready_rready,
       i2c_slave_m_wvalid_wvalid,
       i2c_slave_rvalid,
       i2c_slave_wready;

  // ports of submodule jtag_tap
  wire [39 : 0] jtag_tap_request_to_dm;
  wire [33 : 0] jtag_tap_response_from_dm_responsedm;
  wire jtag_tap_EN_bs_chain_i,
       jtag_tap_EN_debug_tdi_i,
       jtag_tap_EN_request_to_dm,
       jtag_tap_EN_response_from_dm,
       jtag_tap_RDY_request_to_dm,
       jtag_tap_RDY_response_from_dm,
       jtag_tap_bs_chain_i_bs_chain,
       jtag_tap_debug_tdi_i_debug_tdi,
       jtag_tap_tdi_i_tdi,
       jtag_tap_tdo,
       jtag_tap_tms_i_tms;

  // ports of submodule spi0
  wire [31 : 0] spi0_slave_m_arvalid_araddr,
		spi0_slave_m_awvalid_awaddr,
		spi0_slave_m_wvalid_wdata,
		spi0_slave_rdata;
  wire [3 : 0] spi0_slave_m_wvalid_wstrb;
  wire [2 : 0] spi0_slave_m_arvalid_arprot, spi0_slave_m_awvalid_awprot;
  wire [1 : 0] spi0_slave_bresp,
	       spi0_slave_m_arvalid_arsize,
	       spi0_slave_m_awvalid_awsize,
	       spi0_slave_rresp;
  wire spi0_1io_miso_dat,
       spi0_1io_mosi,
       spi0_1io_nss,
       spi0_1io_sclk,
       spi0_slave_arready,
       spi0_slave_awready,
       spi0_slave_bvalid,
       spi0_slave_m_arvalid_arvalid,
       spi0_slave_m_awvalid_awvalid,
       spi0_slave_m_bready_bready,
       spi0_slave_m_rready_rready,
       spi0_slave_m_wvalid_wvalid,
       spi0_slave_rvalid,
       spi0_slave_wready;

  // ports of submodule spi1
  wire [31 : 0] spi1_slave_m_arvalid_araddr,
		spi1_slave_m_awvalid_awaddr,
		spi1_slave_m_wvalid_wdata,
		spi1_slave_rdata;
  wire [3 : 0] spi1_slave_m_wvalid_wstrb;
  wire [2 : 0] spi1_slave_m_arvalid_arprot, spi1_slave_m_awvalid_awprot;
  wire [1 : 0] spi1_slave_bresp,
	       spi1_slave_m_arvalid_arsize,
	       spi1_slave_m_awvalid_awsize,
	       spi1_slave_rresp;
  wire spi1_1io_miso_dat,
       spi1_1io_mosi,
       spi1_1io_nss,
       spi1_1io_sclk,
       spi1_slave_arready,
       spi1_slave_awready,
       spi1_slave_bvalid,
       spi1_slave_m_arvalid_arvalid,
       spi1_slave_m_awvalid_awvalid,
       spi1_slave_m_bready_bready,
       spi1_slave_m_rready_rready,
       spi1_slave_m_wvalid_wvalid,
       spi1_slave_rvalid,
       spi1_slave_wready;

  // ports of submodule sync_request_to_dm
  wire [40 : 0] sync_request_to_dm_dD_OUT, sync_request_to_dm_sD_IN;
  wire sync_request_to_dm_dDEQ,
       sync_request_to_dm_dEMPTY_N,
       sync_request_to_dm_sENQ,
       sync_request_to_dm_sFULL_N;

  // ports of submodule sync_response_from_dm
  wire [33 : 0] sync_response_from_dm_dD_OUT, sync_response_from_dm_sD_IN;
  wire sync_response_from_dm_dDEQ,
       sync_response_from_dm_dEMPTY_N,
       sync_response_from_dm_sENQ,
       sync_response_from_dm_sFULL_N;

  // ports of submodule uart0
  wire [31 : 0] uart0_slave_m_arvalid_araddr,
		uart0_slave_m_awvalid_awaddr,
		uart0_slave_m_wvalid_wdata,
		uart0_slave_rdata;
  wire [3 : 0] uart0_slave_m_wvalid_wstrb;
  wire [2 : 0] uart0_slave_m_arvalid_arprot, uart0_slave_m_awvalid_awprot;
  wire [1 : 0] uart0_slave_bresp,
	       uart0_slave_m_arvalid_arsize,
	       uart0_slave_m_awvalid_awsize,
	       uart0_slave_rresp;
  wire uart0_1io_SIN,
       uart0_1io_SOUT,
       uart0_slave_arready,
       uart0_slave_awready,
       uart0_slave_bvalid,
       uart0_slave_m_arvalid_arvalid,
       uart0_slave_m_awvalid_awvalid,
       uart0_slave_m_bready_bready,
       uart0_slave_m_rready_rready,
       uart0_slave_m_wvalid_wvalid,
       uart0_slave_rvalid,
       uart0_slave_wready;

  // rule scheduling signals
  wire CAN_FIRE_RL_assign_jtag_inputs,
       CAN_FIRE_RL_assign_jtag_output,
       CAN_FIRE_RL_clint_axi_read_transaction,
       CAN_FIRE_RL_clint_axi_write_transaction,
       CAN_FIRE_RL_clint_clint_clear_interrupt,
       CAN_FIRE_RL_clint_clint_generate_time_interrupt,
       CAN_FIRE_RL_clint_clint_increment_timer,
       CAN_FIRE_RL_connect_available,
       CAN_FIRE_RL_connect_debug_response_to_syncfifo,
       CAN_FIRE_RL_connect_dm_active,
       CAN_FIRE_RL_connect_halt_req,
       CAN_FIRE_RL_connect_halted,
       CAN_FIRE_RL_connect_hart_reset,
       CAN_FIRE_RL_connect_has_reset,
       CAN_FIRE_RL_connect_resume_req,
       CAN_FIRE_RL_connect_tap_request_to_syncfifo,
       CAN_FIRE_RL_debug_memory_receive_write,
       CAN_FIRE_RL_debug_memory_recieve_read,
       CAN_FIRE_RL_drive_gpio_to_plic,
       CAN_FIRE_RL_err_slave_receive_read_request,
       CAN_FIRE_RL_err_slave_receive_write_request,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_28,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_29,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_28,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_29,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_28,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_29,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9,
       CAN_FIRE_RL_mkConnectionGetPut,
       CAN_FIRE_RL_mkConnectionGetPut_1,
       CAN_FIRE_RL_mkConnectionGetPut_2,
       CAN_FIRE_RL_operation,
       CAN_FIRE_RL_read_synced_request_to_dm,
       CAN_FIRE_RL_read_synced_response_from_dm,
       CAN_FIRE_RL_response,
       CAN_FIRE_RL_rl_rd_addr_channel,
       CAN_FIRE_RL_rl_rd_addr_channel_1,
       CAN_FIRE_RL_rl_rd_addr_channel_10,
       CAN_FIRE_RL_rl_rd_addr_channel_11,
       CAN_FIRE_RL_rl_rd_addr_channel_2,
       CAN_FIRE_RL_rl_rd_addr_channel_3,
       CAN_FIRE_RL_rl_rd_addr_channel_4,
       CAN_FIRE_RL_rl_rd_addr_channel_5,
       CAN_FIRE_RL_rl_rd_addr_channel_6,
       CAN_FIRE_RL_rl_rd_addr_channel_7,
       CAN_FIRE_RL_rl_rd_addr_channel_8,
       CAN_FIRE_RL_rl_rd_addr_channel_9,
       CAN_FIRE_RL_rl_rd_data_channel,
       CAN_FIRE_RL_rl_rd_data_channel_1,
       CAN_FIRE_RL_rl_rd_data_channel_10,
       CAN_FIRE_RL_rl_rd_data_channel_11,
       CAN_FIRE_RL_rl_rd_data_channel_2,
       CAN_FIRE_RL_rl_rd_data_channel_3,
       CAN_FIRE_RL_rl_rd_data_channel_4,
       CAN_FIRE_RL_rl_rd_data_channel_5,
       CAN_FIRE_RL_rl_rd_data_channel_6,
       CAN_FIRE_RL_rl_rd_data_channel_7,
       CAN_FIRE_RL_rl_rd_data_channel_8,
       CAN_FIRE_RL_rl_rd_data_channel_9,
       CAN_FIRE_RL_rl_wr_addr_channel,
       CAN_FIRE_RL_rl_wr_addr_channel_1,
       CAN_FIRE_RL_rl_wr_addr_channel_10,
       CAN_FIRE_RL_rl_wr_addr_channel_11,
       CAN_FIRE_RL_rl_wr_addr_channel_2,
       CAN_FIRE_RL_rl_wr_addr_channel_3,
       CAN_FIRE_RL_rl_wr_addr_channel_4,
       CAN_FIRE_RL_rl_wr_addr_channel_5,
       CAN_FIRE_RL_rl_wr_addr_channel_6,
       CAN_FIRE_RL_rl_wr_addr_channel_7,
       CAN_FIRE_RL_rl_wr_addr_channel_8,
       CAN_FIRE_RL_rl_wr_addr_channel_9,
       CAN_FIRE_RL_rl_wr_data_channel,
       CAN_FIRE_RL_rl_wr_data_channel_1,
       CAN_FIRE_RL_rl_wr_data_channel_10,
       CAN_FIRE_RL_rl_wr_data_channel_11,
       CAN_FIRE_RL_rl_wr_data_channel_2,
       CAN_FIRE_RL_rl_wr_data_channel_3,
       CAN_FIRE_RL_rl_wr_data_channel_4,
       CAN_FIRE_RL_rl_wr_data_channel_5,
       CAN_FIRE_RL_rl_wr_data_channel_6,
       CAN_FIRE_RL_rl_wr_data_channel_7,
       CAN_FIRE_RL_rl_wr_data_channel_8,
       CAN_FIRE_RL_rl_wr_data_channel_9,
       CAN_FIRE_RL_rl_wr_response_channel,
       CAN_FIRE_RL_rl_wr_response_channel_1,
       CAN_FIRE_RL_rl_wr_response_channel_10,
       CAN_FIRE_RL_rl_wr_response_channel_11,
       CAN_FIRE_RL_rl_wr_response_channel_2,
       CAN_FIRE_RL_rl_wr_response_channel_3,
       CAN_FIRE_RL_rl_wr_response_channel_4,
       CAN_FIRE_RL_rl_wr_response_channel_5,
       CAN_FIRE_RL_rl_wr_response_channel_6,
       CAN_FIRE_RL_rl_wr_response_channel_7,
       CAN_FIRE_RL_rl_wr_response_channel_8,
       CAN_FIRE_RL_rl_wr_response_channel_9,
       CAN_FIRE_gpio_io_gpio_in,
       CAN_FIRE_i2c_out_scl_in,
       CAN_FIRE_i2c_out_sda_in,
       CAN_FIRE_spi0_io_miso,
       CAN_FIRE_spi1_io_miso,
       CAN_FIRE_uart0_io_sin,
       CAN_FIRE_wire_tdi,
       CAN_FIRE_wire_tms,
       WILL_FIRE_RL_assign_jtag_inputs,
       WILL_FIRE_RL_assign_jtag_output,
       WILL_FIRE_RL_clint_axi_read_transaction,
       WILL_FIRE_RL_clint_axi_write_transaction,
       WILL_FIRE_RL_clint_clint_clear_interrupt,
       WILL_FIRE_RL_clint_clint_generate_time_interrupt,
       WILL_FIRE_RL_clint_clint_increment_timer,
       WILL_FIRE_RL_connect_available,
       WILL_FIRE_RL_connect_debug_response_to_syncfifo,
       WILL_FIRE_RL_connect_dm_active,
       WILL_FIRE_RL_connect_halt_req,
       WILL_FIRE_RL_connect_halted,
       WILL_FIRE_RL_connect_hart_reset,
       WILL_FIRE_RL_connect_has_reset,
       WILL_FIRE_RL_connect_resume_req,
       WILL_FIRE_RL_connect_tap_request_to_syncfifo,
       WILL_FIRE_RL_debug_memory_receive_write,
       WILL_FIRE_RL_debug_memory_recieve_read,
       WILL_FIRE_RL_drive_gpio_to_plic,
       WILL_FIRE_RL_err_slave_receive_read_request,
       WILL_FIRE_RL_err_slave_receive_write_request,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_28,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_29,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_28,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_29,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_28,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_29,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9,
       WILL_FIRE_RL_mkConnectionGetPut,
       WILL_FIRE_RL_mkConnectionGetPut_1,
       WILL_FIRE_RL_mkConnectionGetPut_2,
       WILL_FIRE_RL_operation,
       WILL_FIRE_RL_read_synced_request_to_dm,
       WILL_FIRE_RL_read_synced_response_from_dm,
       WILL_FIRE_RL_response,
       WILL_FIRE_RL_rl_rd_addr_channel,
       WILL_FIRE_RL_rl_rd_addr_channel_1,
       WILL_FIRE_RL_rl_rd_addr_channel_10,
       WILL_FIRE_RL_rl_rd_addr_channel_11,
       WILL_FIRE_RL_rl_rd_addr_channel_2,
       WILL_FIRE_RL_rl_rd_addr_channel_3,
       WILL_FIRE_RL_rl_rd_addr_channel_4,
       WILL_FIRE_RL_rl_rd_addr_channel_5,
       WILL_FIRE_RL_rl_rd_addr_channel_6,
       WILL_FIRE_RL_rl_rd_addr_channel_7,
       WILL_FIRE_RL_rl_rd_addr_channel_8,
       WILL_FIRE_RL_rl_rd_addr_channel_9,
       WILL_FIRE_RL_rl_rd_data_channel,
       WILL_FIRE_RL_rl_rd_data_channel_1,
       WILL_FIRE_RL_rl_rd_data_channel_10,
       WILL_FIRE_RL_rl_rd_data_channel_11,
       WILL_FIRE_RL_rl_rd_data_channel_2,
       WILL_FIRE_RL_rl_rd_data_channel_3,
       WILL_FIRE_RL_rl_rd_data_channel_4,
       WILL_FIRE_RL_rl_rd_data_channel_5,
       WILL_FIRE_RL_rl_rd_data_channel_6,
       WILL_FIRE_RL_rl_rd_data_channel_7,
       WILL_FIRE_RL_rl_rd_data_channel_8,
       WILL_FIRE_RL_rl_rd_data_channel_9,
       WILL_FIRE_RL_rl_wr_addr_channel,
       WILL_FIRE_RL_rl_wr_addr_channel_1,
       WILL_FIRE_RL_rl_wr_addr_channel_10,
       WILL_FIRE_RL_rl_wr_addr_channel_11,
       WILL_FIRE_RL_rl_wr_addr_channel_2,
       WILL_FIRE_RL_rl_wr_addr_channel_3,
       WILL_FIRE_RL_rl_wr_addr_channel_4,
       WILL_FIRE_RL_rl_wr_addr_channel_5,
       WILL_FIRE_RL_rl_wr_addr_channel_6,
       WILL_FIRE_RL_rl_wr_addr_channel_7,
       WILL_FIRE_RL_rl_wr_addr_channel_8,
       WILL_FIRE_RL_rl_wr_addr_channel_9,
       WILL_FIRE_RL_rl_wr_data_channel,
       WILL_FIRE_RL_rl_wr_data_channel_1,
       WILL_FIRE_RL_rl_wr_data_channel_10,
       WILL_FIRE_RL_rl_wr_data_channel_11,
       WILL_FIRE_RL_rl_wr_data_channel_2,
       WILL_FIRE_RL_rl_wr_data_channel_3,
       WILL_FIRE_RL_rl_wr_data_channel_4,
       WILL_FIRE_RL_rl_wr_data_channel_5,
       WILL_FIRE_RL_rl_wr_data_channel_6,
       WILL_FIRE_RL_rl_wr_data_channel_7,
       WILL_FIRE_RL_rl_wr_data_channel_8,
       WILL_FIRE_RL_rl_wr_data_channel_9,
       WILL_FIRE_RL_rl_wr_response_channel,
       WILL_FIRE_RL_rl_wr_response_channel_1,
       WILL_FIRE_RL_rl_wr_response_channel_10,
       WILL_FIRE_RL_rl_wr_response_channel_11,
       WILL_FIRE_RL_rl_wr_response_channel_2,
       WILL_FIRE_RL_rl_wr_response_channel_3,
       WILL_FIRE_RL_rl_wr_response_channel_4,
       WILL_FIRE_RL_rl_wr_response_channel_5,
       WILL_FIRE_RL_rl_wr_response_channel_6,
       WILL_FIRE_RL_rl_wr_response_channel_7,
       WILL_FIRE_RL_rl_wr_response_channel_8,
       WILL_FIRE_RL_rl_wr_response_channel_9,
       WILL_FIRE_gpio_io_gpio_in,
       WILL_FIRE_i2c_out_scl_in,
       WILL_FIRE_i2c_out_sda_in,
       WILL_FIRE_spi0_io_miso,
       WILL_FIRE_spi1_io_miso,
       WILL_FIRE_uart0_io_sin,
       WILL_FIRE_wire_tdi,
       WILL_FIRE_wire_tms;

  // inputs to muxes for submodule ports
  wire MUX_clint_clint_mtip_write_1__VAL_1;

  // remaining internal signals
  reg [63 : 0] CASE_clint_s_xactor_f_wr_addrD_OUT_BITS_1_TO__ETC__q1,
	       mask__h57573,
	       x__h47810;
  reg [31 : 0] CASE_debug_memory_s_xactor_f_rd_addrD_OUT_BIT_ETC__q2,
	       data__h57574;
  wire [127 : 0] line__h59983, line__h59984;
  wire [63 : 0] _theResult_____2__h47614,
		_theResult___snd__h47669,
		_theResult___snd__h47736,
		_theResult___snd__h47803,
		datamask__h57577,
		mask__h57576,
		notmask__h57578,
		temp___1__h47664,
		temp___1__h48262,
		temp__h47613,
		temp__h47832,
		temp__h57142,
		x__h58838;
  wire [31 : 0] data__h60022, data__h60705;
  wire [6 : 0] x__h60532;
  wire [5 : 0] shift_amt__h47610, shift_amt__h57575;
  wire fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d434,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d435,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d438,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d439,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d442,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d443,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d446,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d447,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d450,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d451,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d454,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d455,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d458,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d460,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d463,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d465,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d467,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d494,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d496,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d507,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d517,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d528,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d530,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d539,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d541,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d544,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d546,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d548,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d559,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d561,
       fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d563,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d100,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d113,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d127,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d129,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d14,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d141,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d143,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d146,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d148,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d15,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d150,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d164,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d166,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d168,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d19,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d22,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d23,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d26,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d27,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d30,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d31,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d34,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d35,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d38,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d40,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d43,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d45,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d47,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d84,
       fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d86,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d573,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d574,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d577,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d578,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d581,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d582,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d585,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d586,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d589,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d590,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d593,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d594,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d597,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d599,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d602,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d604,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d606,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d624,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d626,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d634,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d641,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d649,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d651,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d657,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d659,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d662,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d664,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d666,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d674,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d676,
       fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d678,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d181,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d182,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d185,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d186,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d189,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d190,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d193,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d194,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d197,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d198,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d201,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d202,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d205,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d207,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d210,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d212,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d214,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d236,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d238,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d247,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d255,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d264,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d266,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d273,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d275,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d278,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d280,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d282,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d291,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d293,
       fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d295,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d688,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d689,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d692,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d693,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d696,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d697,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d700,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d701,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d704,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d705,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d708,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d709,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d712,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d714,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d717,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d719,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d721,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d739,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d741,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d749,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d756,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d764,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d766,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d772,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d774,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d777,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d779,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d781,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d789,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d791,
       fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d793,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d308,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d309,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d312,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d313,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d316,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d317,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d320,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d321,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d324,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d325,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d328,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d329,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d332,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d334,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d337,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d339,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d341,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d363,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d365,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d374,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d382,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d391,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d393,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d400,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d402,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d405,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d407,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d409,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d418,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d420,
       fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d422;

  // value method spi0_io_mosi
  assign spi0_io_mosi = spi0_1io_mosi ;

  // value method spi0_io_sclk
  assign spi0_io_sclk = spi0_1io_sclk ;

  // value method spi0_io_nss
  assign spi0_io_nss = spi0_1io_nss ;

  // action method spi0_io_miso
  assign CAN_FIRE_spi0_io_miso = 1'd1 ;
  assign WILL_FIRE_spi0_io_miso = 1'd1 ;

  // value method spi1_io_mosi
  assign spi1_io_mosi = spi1_1io_mosi ;

  // value method spi1_io_sclk
  assign spi1_io_sclk = spi1_1io_sclk ;

  // value method spi1_io_nss
  assign spi1_io_nss = spi1_1io_nss ;

  // action method spi1_io_miso
  assign CAN_FIRE_spi1_io_miso = 1'd1 ;
  assign WILL_FIRE_spi1_io_miso = 1'd1 ;

  // action method uart0_io_sin
  assign CAN_FIRE_uart0_io_sin = 1'd1 ;
  assign WILL_FIRE_uart0_io_sin = 1'd1 ;

  // value method uart0_io_sout
  assign uart0_io_SOUT = uart0_1io_SOUT ;

  // value method i2c_out_scl_out
  assign i2c_out_scl_out = i2c_io_scl_out ;

  // action method i2c_out_scl_in
  assign CAN_FIRE_i2c_out_scl_in = 1'd1 ;
  assign WILL_FIRE_i2c_out_scl_in = 1'd1 ;

  // value method i2c_out_scl_out_en
  assign i2c_out_scl_out_en = i2c_io_scl_out_en ;

  // value method i2c_out_sda_out
  assign i2c_out_sda_out = i2c_io_sda_out ;

  // action method i2c_out_sda_in
  assign CAN_FIRE_i2c_out_sda_in = 1'd1 ;
  assign WILL_FIRE_i2c_out_sda_in = 1'd1 ;

  // value method i2c_out_sda_out_en
  assign i2c_out_sda_out_en = i2c_io_sda_out_en ;

  // action method gpio_io_gpio_in
  assign CAN_FIRE_gpio_io_gpio_in = 1'd1 ;
  assign WILL_FIRE_gpio_io_gpio_in = 1'd1 ;

  // value method gpio_io_gpio_out
  assign gpio_io_gpio_out = gpio_1io_gpio_out ;

  // value method gpio_io_gpio_out_en
  assign gpio_io_gpio_out_en = gpio_1io_gpio_out_en ;

  // action method wire_tms
  assign CAN_FIRE_wire_tms = 1'd1 ;
  assign WILL_FIRE_wire_tms = 1'd1 ;

  // action method wire_tdi
  assign CAN_FIRE_wire_tdi = 1'd1 ;
  assign WILL_FIRE_wire_tdi = 1'd1 ;

  // value method wire_tdo
  assign wire_tdo = tdo ;

  // submodule bootrom
  mkbootrom bootrom(.CLK(CLK),
		    .RST_N(RST_N),
		    .slave_m_arvalid_araddr(bootrom_slave_m_arvalid_araddr),
		    .slave_m_arvalid_arprot(bootrom_slave_m_arvalid_arprot),
		    .slave_m_arvalid_arsize(bootrom_slave_m_arvalid_arsize),
		    .slave_m_arvalid_arvalid(bootrom_slave_m_arvalid_arvalid),
		    .slave_m_awvalid_awaddr(bootrom_slave_m_awvalid_awaddr),
		    .slave_m_awvalid_awprot(bootrom_slave_m_awvalid_awprot),
		    .slave_m_awvalid_awsize(bootrom_slave_m_awvalid_awsize),
		    .slave_m_awvalid_awvalid(bootrom_slave_m_awvalid_awvalid),
		    .slave_m_bready_bready(bootrom_slave_m_bready_bready),
		    .slave_m_rready_rready(bootrom_slave_m_rready_rready),
		    .slave_m_wvalid_wdata(bootrom_slave_m_wvalid_wdata),
		    .slave_m_wvalid_wstrb(bootrom_slave_m_wvalid_wstrb),
		    .slave_m_wvalid_wvalid(bootrom_slave_m_wvalid_wvalid),
		    .slave_awready(bootrom_slave_awready),
		    .slave_wready(bootrom_slave_wready),
		    .slave_bvalid(bootrom_slave_bvalid),
		    .slave_bresp(bootrom_slave_bresp),
		    .slave_arready(bootrom_slave_arready),
		    .slave_rvalid(bootrom_slave_rvalid),
		    .slave_rresp(bootrom_slave_rresp),
		    .slave_rdata(bootrom_slave_rdata));

  // submodule clint_s_xactor_f_rd_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) clint_s_xactor_f_rd_addr(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(clint_s_xactor_f_rd_addr_D_IN),
						   .ENQ(clint_s_xactor_f_rd_addr_ENQ),
						   .DEQ(clint_s_xactor_f_rd_addr_DEQ),
						   .CLR(clint_s_xactor_f_rd_addr_CLR),
						   .D_OUT(clint_s_xactor_f_rd_addr_D_OUT),
						   .FULL_N(clint_s_xactor_f_rd_addr_FULL_N),
						   .EMPTY_N(clint_s_xactor_f_rd_addr_EMPTY_N));

  // submodule clint_s_xactor_f_rd_data
  FIFO2 #(.width(32'd34),
	  .guarded(1'd1)) clint_s_xactor_f_rd_data(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(clint_s_xactor_f_rd_data_D_IN),
						   .ENQ(clint_s_xactor_f_rd_data_ENQ),
						   .DEQ(clint_s_xactor_f_rd_data_DEQ),
						   .CLR(clint_s_xactor_f_rd_data_CLR),
						   .D_OUT(clint_s_xactor_f_rd_data_D_OUT),
						   .FULL_N(clint_s_xactor_f_rd_data_FULL_N),
						   .EMPTY_N(clint_s_xactor_f_rd_data_EMPTY_N));

  // submodule clint_s_xactor_f_wr_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) clint_s_xactor_f_wr_addr(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(clint_s_xactor_f_wr_addr_D_IN),
						   .ENQ(clint_s_xactor_f_wr_addr_ENQ),
						   .DEQ(clint_s_xactor_f_wr_addr_DEQ),
						   .CLR(clint_s_xactor_f_wr_addr_CLR),
						   .D_OUT(clint_s_xactor_f_wr_addr_D_OUT),
						   .FULL_N(clint_s_xactor_f_wr_addr_FULL_N),
						   .EMPTY_N(clint_s_xactor_f_wr_addr_EMPTY_N));

  // submodule clint_s_xactor_f_wr_data
  FIFO2 #(.width(32'd36),
	  .guarded(1'd1)) clint_s_xactor_f_wr_data(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(clint_s_xactor_f_wr_data_D_IN),
						   .ENQ(clint_s_xactor_f_wr_data_ENQ),
						   .DEQ(clint_s_xactor_f_wr_data_DEQ),
						   .CLR(clint_s_xactor_f_wr_data_CLR),
						   .D_OUT(clint_s_xactor_f_wr_data_D_OUT),
						   .FULL_N(clint_s_xactor_f_wr_data_FULL_N),
						   .EMPTY_N(clint_s_xactor_f_wr_data_EMPTY_N));

  // submodule clint_s_xactor_f_wr_resp
  FIFO2 #(.width(32'd2), .guarded(1'd1)) clint_s_xactor_f_wr_resp(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(clint_s_xactor_f_wr_resp_D_IN),
								  .ENQ(clint_s_xactor_f_wr_resp_ENQ),
								  .DEQ(clint_s_xactor_f_wr_resp_DEQ),
								  .CLR(clint_s_xactor_f_wr_resp_CLR),
								  .D_OUT(clint_s_xactor_f_wr_resp_D_OUT),
								  .FULL_N(clint_s_xactor_f_wr_resp_FULL_N),
								  .EMPTY_N(clint_s_xactor_f_wr_resp_EMPTY_N));

  // submodule debug_memory_s_xactor_f_rd_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) debug_memory_s_xactor_f_rd_addr(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(debug_memory_s_xactor_f_rd_addr_D_IN),
							  .ENQ(debug_memory_s_xactor_f_rd_addr_ENQ),
							  .DEQ(debug_memory_s_xactor_f_rd_addr_DEQ),
							  .CLR(debug_memory_s_xactor_f_rd_addr_CLR),
							  .D_OUT(debug_memory_s_xactor_f_rd_addr_D_OUT),
							  .FULL_N(debug_memory_s_xactor_f_rd_addr_FULL_N),
							  .EMPTY_N(debug_memory_s_xactor_f_rd_addr_EMPTY_N));

  // submodule debug_memory_s_xactor_f_rd_data
  FIFO2 #(.width(32'd34),
	  .guarded(1'd1)) debug_memory_s_xactor_f_rd_data(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(debug_memory_s_xactor_f_rd_data_D_IN),
							  .ENQ(debug_memory_s_xactor_f_rd_data_ENQ),
							  .DEQ(debug_memory_s_xactor_f_rd_data_DEQ),
							  .CLR(debug_memory_s_xactor_f_rd_data_CLR),
							  .D_OUT(debug_memory_s_xactor_f_rd_data_D_OUT),
							  .FULL_N(debug_memory_s_xactor_f_rd_data_FULL_N),
							  .EMPTY_N(debug_memory_s_xactor_f_rd_data_EMPTY_N));

  // submodule debug_memory_s_xactor_f_wr_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) debug_memory_s_xactor_f_wr_addr(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(debug_memory_s_xactor_f_wr_addr_D_IN),
							  .ENQ(debug_memory_s_xactor_f_wr_addr_ENQ),
							  .DEQ(debug_memory_s_xactor_f_wr_addr_DEQ),
							  .CLR(debug_memory_s_xactor_f_wr_addr_CLR),
							  .D_OUT(),
							  .FULL_N(debug_memory_s_xactor_f_wr_addr_FULL_N),
							  .EMPTY_N(debug_memory_s_xactor_f_wr_addr_EMPTY_N));

  // submodule debug_memory_s_xactor_f_wr_data
  FIFO2 #(.width(32'd36),
	  .guarded(1'd1)) debug_memory_s_xactor_f_wr_data(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(debug_memory_s_xactor_f_wr_data_D_IN),
							  .ENQ(debug_memory_s_xactor_f_wr_data_ENQ),
							  .DEQ(debug_memory_s_xactor_f_wr_data_DEQ),
							  .CLR(debug_memory_s_xactor_f_wr_data_CLR),
							  .D_OUT(),
							  .FULL_N(debug_memory_s_xactor_f_wr_data_FULL_N),
							  .EMPTY_N(debug_memory_s_xactor_f_wr_data_EMPTY_N));

  // submodule debug_memory_s_xactor_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) debug_memory_s_xactor_f_wr_resp(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(debug_memory_s_xactor_f_wr_resp_D_IN),
							  .ENQ(debug_memory_s_xactor_f_wr_resp_ENQ),
							  .DEQ(debug_memory_s_xactor_f_wr_resp_DEQ),
							  .CLR(debug_memory_s_xactor_f_wr_resp_CLR),
							  .D_OUT(debug_memory_s_xactor_f_wr_resp_D_OUT),
							  .FULL_N(debug_memory_s_xactor_f_wr_resp_FULL_N),
							  .EMPTY_N(debug_memory_s_xactor_f_wr_resp_EMPTY_N));

  // submodule debug_module
  mkriscvDebug013 debug_module(.CLK(CLK),
			       .RST_N(RST_N),
			       .debug_master_m_arready_arready(debug_module_debug_master_m_arready_arready),
			       .debug_master_m_awready_awready(debug_module_debug_master_m_awready_awready),
			       .debug_master_m_bvalid_bresp(debug_module_debug_master_m_bvalid_bresp),
			       .debug_master_m_bvalid_bvalid(debug_module_debug_master_m_bvalid_bvalid),
			       .debug_master_m_rvalid_rdata(debug_module_debug_master_m_rvalid_rdata),
			       .debug_master_m_rvalid_rresp(debug_module_debug_master_m_rvalid_rresp),
			       .debug_master_m_rvalid_rvalid(debug_module_debug_master_m_rvalid_rvalid),
			       .debug_master_m_wready_wready(debug_module_debug_master_m_wready_wready),
			       .dtm_putCommand_put(debug_module_dtm_putCommand_put),
			       .hart_abstractReadResponse_abstractResponse(debug_module_hart_abstractReadResponse_abstractResponse),
			       .hart_set_halted_halted(debug_module_hart_set_halted_halted),
			       .hart_set_have_reset_have_reset(debug_module_hart_set_have_reset_have_reset),
			       .hart_set_unavailable_unavailable(debug_module_hart_set_unavailable_unavailable),
			       .EN_dtm_putCommand_put(debug_module_EN_dtm_putCommand_put),
			       .EN_dtm_getResponse_get(debug_module_EN_dtm_getResponse_get),
			       .EN_hart_abstractOperation(debug_module_EN_hart_abstractOperation),
			       .EN_hart_abstractReadResponse(debug_module_EN_hart_abstractReadResponse),
			       .RDY_dtm_putCommand_put(debug_module_RDY_dtm_putCommand_put),
			       .dtm_getResponse_get(debug_module_dtm_getResponse_get),
			       .RDY_dtm_getResponse_get(debug_module_RDY_dtm_getResponse_get),
			       .hart_abstractOperation(debug_module_hart_abstractOperation),
			       .RDY_hart_abstractOperation(debug_module_RDY_hart_abstractOperation),
			       .RDY_hart_abstractReadResponse(debug_module_RDY_hart_abstractReadResponse),
			       .hart_haltRequest(debug_module_hart_haltRequest),
			       .hart_resumeRequest(debug_module_hart_resumeRequest),
			       .hart_hart_reset(debug_module_hart_hart_reset),
			       .hart_dm_active(debug_module_hart_dm_active),
			       .debug_master_awvalid(debug_module_debug_master_awvalid),
			       .debug_master_awaddr(debug_module_debug_master_awaddr),
			       .debug_master_awprot(debug_module_debug_master_awprot),
			       .debug_master_awsize(debug_module_debug_master_awsize),
			       .debug_master_wvalid(debug_module_debug_master_wvalid),
			       .debug_master_wdata(debug_module_debug_master_wdata),
			       .debug_master_wstrb(debug_module_debug_master_wstrb),
			       .debug_master_bready(debug_module_debug_master_bready),
			       .debug_master_arvalid(debug_module_debug_master_arvalid),
			       .debug_master_araddr(debug_module_debug_master_araddr),
			       .debug_master_arprot(debug_module_debug_master_arprot),
			       .debug_master_arsize(debug_module_debug_master_arsize),
			       .debug_master_rready(debug_module_debug_master_rready),
			       .getNDMReset(),
			       .RDY_getNDMReset(),
			       .RST_N_dtm_dmactive_reset(),
			       .RST_N_dmactive_reset());

  // submodule eclass
  mkeclass_axi4lite eclass(.resetpc(resetpc),
			   .CLK(CLK),
			   .RST_N(RST_N),
			   .debug_server_abstractOperation_cmd(eclass_debug_server_abstractOperation_cmd),
			   .debug_server_dm_active_dm_active(eclass_debug_server_dm_active_dm_active),
			   .debug_server_haltRequest_halt_request(eclass_debug_server_haltRequest_halt_request),
			   .debug_server_hartReset_hart_reset_v(eclass_debug_server_hartReset_hart_reset_v),
			   .debug_server_resumeRequest_resume_request(eclass_debug_server_resumeRequest_resume_request),
			   .master_d_m_arready_arready(eclass_master_d_m_arready_arready),
			   .master_d_m_awready_awready(eclass_master_d_m_awready_awready),
			   .master_d_m_bvalid_bresp(eclass_master_d_m_bvalid_bresp),
			   .master_d_m_bvalid_bvalid(eclass_master_d_m_bvalid_bvalid),
			   .master_d_m_rvalid_rdata(eclass_master_d_m_rvalid_rdata),
			   .master_d_m_rvalid_rresp(eclass_master_d_m_rvalid_rresp),
			   .master_d_m_rvalid_rvalid(eclass_master_d_m_rvalid_rvalid),
			   .master_d_m_wready_wready(eclass_master_d_m_wready_wready),
			   .master_i_m_arready_arready(eclass_master_i_m_arready_arready),
			   .master_i_m_awready_awready(eclass_master_i_m_awready_awready),
			   .master_i_m_bvalid_bresp(eclass_master_i_m_bvalid_bresp),
			   .master_i_m_bvalid_bvalid(eclass_master_i_m_bvalid_bvalid),
			   .master_i_m_rvalid_rdata(eclass_master_i_m_rvalid_rdata),
			   .master_i_m_rvalid_rresp(eclass_master_i_m_rvalid_rresp),
			   .master_i_m_rvalid_rvalid(eclass_master_i_m_rvalid_rvalid),
			   .master_i_m_wready_wready(eclass_master_i_m_wready_wready),
			   .sb_clint_msip_put(eclass_sb_clint_msip_put),
			   .sb_clint_mtime_put(eclass_sb_clint_mtime_put),
			   .sb_clint_mtip_put(eclass_sb_clint_mtip_put),
			   .sb_ext_interrupt_put(eclass_sb_ext_interrupt_put),
			   .EN_sb_clint_msip_put(eclass_EN_sb_clint_msip_put),
			   .EN_sb_clint_mtip_put(eclass_EN_sb_clint_mtip_put),
			   .EN_sb_clint_mtime_put(eclass_EN_sb_clint_mtime_put),
			   .EN_sb_ext_interrupt_put(eclass_EN_sb_ext_interrupt_put),
			   .EN_debug_server_abstractOperation(eclass_EN_debug_server_abstractOperation),
			   .EN_debug_server_abstractReadResponse(eclass_EN_debug_server_abstractReadResponse),
			   .master_d_awvalid(eclass_master_d_awvalid),
			   .master_d_awaddr(eclass_master_d_awaddr),
			   .master_d_awprot(eclass_master_d_awprot),
			   .master_d_awsize(eclass_master_d_awsize),
			   .master_d_wvalid(eclass_master_d_wvalid),
			   .master_d_wdata(eclass_master_d_wdata),
			   .master_d_wstrb(eclass_master_d_wstrb),
			   .master_d_bready(eclass_master_d_bready),
			   .master_d_arvalid(eclass_master_d_arvalid),
			   .master_d_araddr(eclass_master_d_araddr),
			   .master_d_arprot(eclass_master_d_arprot),
			   .master_d_arsize(eclass_master_d_arsize),
			   .master_d_rready(eclass_master_d_rready),
			   .master_i_awvalid(eclass_master_i_awvalid),
			   .master_i_awaddr(eclass_master_i_awaddr),
			   .master_i_awprot(eclass_master_i_awprot),
			   .master_i_awsize(eclass_master_i_awsize),
			   .master_i_wvalid(eclass_master_i_wvalid),
			   .master_i_wdata(eclass_master_i_wdata),
			   .master_i_wstrb(eclass_master_i_wstrb),
			   .master_i_bready(eclass_master_i_bready),
			   .master_i_arvalid(eclass_master_i_arvalid),
			   .master_i_araddr(eclass_master_i_araddr),
			   .master_i_arprot(eclass_master_i_arprot),
			   .master_i_arsize(eclass_master_i_arsize),
			   .master_i_rready(eclass_master_i_rready),
			   .RDY_sb_clint_msip_put(),
			   .RDY_sb_clint_mtip_put(),
			   .RDY_sb_clint_mtime_put(),
			   .RDY_sb_ext_interrupt_put(),
			   .RDY_debug_server_abstractOperation(eclass_RDY_debug_server_abstractOperation),
			   .debug_server_abstractReadResponse(eclass_debug_server_abstractReadResponse),
			   .RDY_debug_server_abstractReadResponse(eclass_RDY_debug_server_abstractReadResponse),
			   .debug_server_has_reset(eclass_debug_server_has_reset),
			   .debug_server_is_halted(eclass_debug_server_is_halted),
			   .debug_server_is_unavailable(eclass_debug_server_is_unavailable));

  // submodule err_slave_s_xactor_f_rd_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) err_slave_s_xactor_f_rd_addr(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(err_slave_s_xactor_f_rd_addr_D_IN),
						       .ENQ(err_slave_s_xactor_f_rd_addr_ENQ),
						       .DEQ(err_slave_s_xactor_f_rd_addr_DEQ),
						       .CLR(err_slave_s_xactor_f_rd_addr_CLR),
						       .D_OUT(),
						       .FULL_N(err_slave_s_xactor_f_rd_addr_FULL_N),
						       .EMPTY_N(err_slave_s_xactor_f_rd_addr_EMPTY_N));

  // submodule err_slave_s_xactor_f_rd_data
  FIFO2 #(.width(32'd34),
	  .guarded(1'd1)) err_slave_s_xactor_f_rd_data(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(err_slave_s_xactor_f_rd_data_D_IN),
						       .ENQ(err_slave_s_xactor_f_rd_data_ENQ),
						       .DEQ(err_slave_s_xactor_f_rd_data_DEQ),
						       .CLR(err_slave_s_xactor_f_rd_data_CLR),
						       .D_OUT(err_slave_s_xactor_f_rd_data_D_OUT),
						       .FULL_N(err_slave_s_xactor_f_rd_data_FULL_N),
						       .EMPTY_N(err_slave_s_xactor_f_rd_data_EMPTY_N));

  // submodule err_slave_s_xactor_f_wr_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) err_slave_s_xactor_f_wr_addr(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(err_slave_s_xactor_f_wr_addr_D_IN),
						       .ENQ(err_slave_s_xactor_f_wr_addr_ENQ),
						       .DEQ(err_slave_s_xactor_f_wr_addr_DEQ),
						       .CLR(err_slave_s_xactor_f_wr_addr_CLR),
						       .D_OUT(),
						       .FULL_N(err_slave_s_xactor_f_wr_addr_FULL_N),
						       .EMPTY_N(err_slave_s_xactor_f_wr_addr_EMPTY_N));

  // submodule err_slave_s_xactor_f_wr_data
  FIFO2 #(.width(32'd36),
	  .guarded(1'd1)) err_slave_s_xactor_f_wr_data(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(err_slave_s_xactor_f_wr_data_D_IN),
						       .ENQ(err_slave_s_xactor_f_wr_data_ENQ),
						       .DEQ(err_slave_s_xactor_f_wr_data_DEQ),
						       .CLR(err_slave_s_xactor_f_wr_data_CLR),
						       .D_OUT(),
						       .FULL_N(err_slave_s_xactor_f_wr_data_FULL_N),
						       .EMPTY_N(err_slave_s_xactor_f_wr_data_EMPTY_N));

  // submodule err_slave_s_xactor_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) err_slave_s_xactor_f_wr_resp(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(err_slave_s_xactor_f_wr_resp_D_IN),
						       .ENQ(err_slave_s_xactor_f_wr_resp_ENQ),
						       .DEQ(err_slave_s_xactor_f_wr_resp_DEQ),
						       .CLR(err_slave_s_xactor_f_wr_resp_CLR),
						       .D_OUT(err_slave_s_xactor_f_wr_resp_D_OUT),
						       .FULL_N(err_slave_s_xactor_f_wr_resp_FULL_N),
						       .EMPTY_N(err_slave_s_xactor_f_wr_resp_EMPTY_N));

  // submodule fabric_v_f_rd_err_user_0
  FIFO20 #(.guarded(1'd1)) fabric_v_f_rd_err_user_0(.RST(RST_N),
						    .CLK(CLK),
						    .ENQ(fabric_v_f_rd_err_user_0_ENQ),
						    .DEQ(fabric_v_f_rd_err_user_0_DEQ),
						    .CLR(fabric_v_f_rd_err_user_0_CLR),
						    .FULL_N(),
						    .EMPTY_N());

  // submodule fabric_v_f_rd_err_user_1
  FIFO20 #(.guarded(1'd1)) fabric_v_f_rd_err_user_1(.RST(RST_N),
						    .CLK(CLK),
						    .ENQ(fabric_v_f_rd_err_user_1_ENQ),
						    .DEQ(fabric_v_f_rd_err_user_1_DEQ),
						    .CLR(fabric_v_f_rd_err_user_1_CLR),
						    .FULL_N(),
						    .EMPTY_N());

  // submodule fabric_v_f_rd_err_user_2
  FIFO20 #(.guarded(1'd1)) fabric_v_f_rd_err_user_2(.RST(RST_N),
						    .CLK(CLK),
						    .ENQ(fabric_v_f_rd_err_user_2_ENQ),
						    .DEQ(fabric_v_f_rd_err_user_2_DEQ),
						    .CLR(fabric_v_f_rd_err_user_2_CLR),
						    .FULL_N(),
						    .EMPTY_N());

  // submodule fabric_v_f_rd_mis_0
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_rd_mis_0(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_mis_0_D_IN),
							     .ENQ(fabric_v_f_rd_mis_0_ENQ),
							     .DEQ(fabric_v_f_rd_mis_0_DEQ),
							     .CLR(fabric_v_f_rd_mis_0_CLR),
							     .D_OUT(fabric_v_f_rd_mis_0_D_OUT),
							     .FULL_N(fabric_v_f_rd_mis_0_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_mis_0_EMPTY_N));

  // submodule fabric_v_f_rd_mis_1
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_rd_mis_1(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_mis_1_D_IN),
							     .ENQ(fabric_v_f_rd_mis_1_ENQ),
							     .DEQ(fabric_v_f_rd_mis_1_DEQ),
							     .CLR(fabric_v_f_rd_mis_1_CLR),
							     .D_OUT(fabric_v_f_rd_mis_1_D_OUT),
							     .FULL_N(fabric_v_f_rd_mis_1_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_mis_1_EMPTY_N));

  // submodule fabric_v_f_rd_mis_2
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_rd_mis_2(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_mis_2_D_IN),
							     .ENQ(fabric_v_f_rd_mis_2_ENQ),
							     .DEQ(fabric_v_f_rd_mis_2_DEQ),
							     .CLR(fabric_v_f_rd_mis_2_CLR),
							     .D_OUT(fabric_v_f_rd_mis_2_D_OUT),
							     .FULL_N(fabric_v_f_rd_mis_2_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_mis_2_EMPTY_N));

  // submodule fabric_v_f_rd_mis_3
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_rd_mis_3(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_mis_3_D_IN),
							     .ENQ(fabric_v_f_rd_mis_3_ENQ),
							     .DEQ(fabric_v_f_rd_mis_3_DEQ),
							     .CLR(fabric_v_f_rd_mis_3_CLR),
							     .D_OUT(fabric_v_f_rd_mis_3_D_OUT),
							     .FULL_N(),
							     .EMPTY_N(fabric_v_f_rd_mis_3_EMPTY_N));

  // submodule fabric_v_f_rd_mis_4
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_rd_mis_4(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_mis_4_D_IN),
							     .ENQ(fabric_v_f_rd_mis_4_ENQ),
							     .DEQ(fabric_v_f_rd_mis_4_DEQ),
							     .CLR(fabric_v_f_rd_mis_4_CLR),
							     .D_OUT(fabric_v_f_rd_mis_4_D_OUT),
							     .FULL_N(fabric_v_f_rd_mis_4_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_mis_4_EMPTY_N));

  // submodule fabric_v_f_rd_mis_5
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_rd_mis_5(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_mis_5_D_IN),
							     .ENQ(fabric_v_f_rd_mis_5_ENQ),
							     .DEQ(fabric_v_f_rd_mis_5_DEQ),
							     .CLR(fabric_v_f_rd_mis_5_CLR),
							     .D_OUT(fabric_v_f_rd_mis_5_D_OUT),
							     .FULL_N(fabric_v_f_rd_mis_5_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_mis_5_EMPTY_N));

  // submodule fabric_v_f_rd_mis_6
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_rd_mis_6(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_mis_6_D_IN),
							     .ENQ(fabric_v_f_rd_mis_6_ENQ),
							     .DEQ(fabric_v_f_rd_mis_6_DEQ),
							     .CLR(fabric_v_f_rd_mis_6_CLR),
							     .D_OUT(fabric_v_f_rd_mis_6_D_OUT),
							     .FULL_N(fabric_v_f_rd_mis_6_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_mis_6_EMPTY_N));

  // submodule fabric_v_f_rd_mis_7
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_rd_mis_7(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_mis_7_D_IN),
							     .ENQ(fabric_v_f_rd_mis_7_ENQ),
							     .DEQ(fabric_v_f_rd_mis_7_DEQ),
							     .CLR(fabric_v_f_rd_mis_7_CLR),
							     .D_OUT(fabric_v_f_rd_mis_7_D_OUT),
							     .FULL_N(fabric_v_f_rd_mis_7_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_mis_7_EMPTY_N));

  // submodule fabric_v_f_rd_mis_8
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_rd_mis_8(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_mis_8_D_IN),
							     .ENQ(fabric_v_f_rd_mis_8_ENQ),
							     .DEQ(fabric_v_f_rd_mis_8_DEQ),
							     .CLR(fabric_v_f_rd_mis_8_CLR),
							     .D_OUT(fabric_v_f_rd_mis_8_D_OUT),
							     .FULL_N(fabric_v_f_rd_mis_8_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_mis_8_EMPTY_N));

  // submodule fabric_v_f_rd_mis_9
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_rd_mis_9(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_mis_9_D_IN),
							     .ENQ(fabric_v_f_rd_mis_9_ENQ),
							     .DEQ(fabric_v_f_rd_mis_9_DEQ),
							     .CLR(fabric_v_f_rd_mis_9_CLR),
							     .D_OUT(fabric_v_f_rd_mis_9_D_OUT),
							     .FULL_N(fabric_v_f_rd_mis_9_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_mis_9_EMPTY_N));

  // submodule fabric_v_f_rd_sjs_0
  FIFO2 #(.width(32'd4), .guarded(1'd1)) fabric_v_f_rd_sjs_0(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_sjs_0_D_IN),
							     .ENQ(fabric_v_f_rd_sjs_0_ENQ),
							     .DEQ(fabric_v_f_rd_sjs_0_DEQ),
							     .CLR(fabric_v_f_rd_sjs_0_CLR),
							     .D_OUT(fabric_v_f_rd_sjs_0_D_OUT),
							     .FULL_N(fabric_v_f_rd_sjs_0_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_sjs_0_EMPTY_N));

  // submodule fabric_v_f_rd_sjs_1
  FIFO2 #(.width(32'd4), .guarded(1'd1)) fabric_v_f_rd_sjs_1(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_sjs_1_D_IN),
							     .ENQ(fabric_v_f_rd_sjs_1_ENQ),
							     .DEQ(fabric_v_f_rd_sjs_1_DEQ),
							     .CLR(fabric_v_f_rd_sjs_1_CLR),
							     .D_OUT(fabric_v_f_rd_sjs_1_D_OUT),
							     .FULL_N(fabric_v_f_rd_sjs_1_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_sjs_1_EMPTY_N));

  // submodule fabric_v_f_rd_sjs_2
  FIFO2 #(.width(32'd4), .guarded(1'd1)) fabric_v_f_rd_sjs_2(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_rd_sjs_2_D_IN),
							     .ENQ(fabric_v_f_rd_sjs_2_ENQ),
							     .DEQ(fabric_v_f_rd_sjs_2_DEQ),
							     .CLR(fabric_v_f_rd_sjs_2_CLR),
							     .D_OUT(fabric_v_f_rd_sjs_2_D_OUT),
							     .FULL_N(fabric_v_f_rd_sjs_2_FULL_N),
							     .EMPTY_N(fabric_v_f_rd_sjs_2_EMPTY_N));

  // submodule fabric_v_f_wr_err_user_0
  FIFO20 #(.guarded(1'd1)) fabric_v_f_wr_err_user_0(.RST(RST_N),
						    .CLK(CLK),
						    .ENQ(fabric_v_f_wr_err_user_0_ENQ),
						    .DEQ(fabric_v_f_wr_err_user_0_DEQ),
						    .CLR(fabric_v_f_wr_err_user_0_CLR),
						    .FULL_N(),
						    .EMPTY_N());

  // submodule fabric_v_f_wr_err_user_1
  FIFO20 #(.guarded(1'd1)) fabric_v_f_wr_err_user_1(.RST(RST_N),
						    .CLK(CLK),
						    .ENQ(fabric_v_f_wr_err_user_1_ENQ),
						    .DEQ(fabric_v_f_wr_err_user_1_DEQ),
						    .CLR(fabric_v_f_wr_err_user_1_CLR),
						    .FULL_N(),
						    .EMPTY_N());

  // submodule fabric_v_f_wr_err_user_2
  FIFO20 #(.guarded(1'd1)) fabric_v_f_wr_err_user_2(.RST(RST_N),
						    .CLK(CLK),
						    .ENQ(fabric_v_f_wr_err_user_2_ENQ),
						    .DEQ(fabric_v_f_wr_err_user_2_DEQ),
						    .CLR(fabric_v_f_wr_err_user_2_CLR),
						    .FULL_N(),
						    .EMPTY_N());

  // submodule fabric_v_f_wr_mis_0
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_wr_mis_0(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_mis_0_D_IN),
							     .ENQ(fabric_v_f_wr_mis_0_ENQ),
							     .DEQ(fabric_v_f_wr_mis_0_DEQ),
							     .CLR(fabric_v_f_wr_mis_0_CLR),
							     .D_OUT(fabric_v_f_wr_mis_0_D_OUT),
							     .FULL_N(fabric_v_f_wr_mis_0_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_mis_0_EMPTY_N));

  // submodule fabric_v_f_wr_mis_1
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_wr_mis_1(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_mis_1_D_IN),
							     .ENQ(fabric_v_f_wr_mis_1_ENQ),
							     .DEQ(fabric_v_f_wr_mis_1_DEQ),
							     .CLR(fabric_v_f_wr_mis_1_CLR),
							     .D_OUT(fabric_v_f_wr_mis_1_D_OUT),
							     .FULL_N(fabric_v_f_wr_mis_1_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_mis_1_EMPTY_N));

  // submodule fabric_v_f_wr_mis_2
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_wr_mis_2(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_mis_2_D_IN),
							     .ENQ(fabric_v_f_wr_mis_2_ENQ),
							     .DEQ(fabric_v_f_wr_mis_2_DEQ),
							     .CLR(fabric_v_f_wr_mis_2_CLR),
							     .D_OUT(fabric_v_f_wr_mis_2_D_OUT),
							     .FULL_N(fabric_v_f_wr_mis_2_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_mis_2_EMPTY_N));

  // submodule fabric_v_f_wr_mis_3
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_wr_mis_3(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_mis_3_D_IN),
							     .ENQ(fabric_v_f_wr_mis_3_ENQ),
							     .DEQ(fabric_v_f_wr_mis_3_DEQ),
							     .CLR(fabric_v_f_wr_mis_3_CLR),
							     .D_OUT(fabric_v_f_wr_mis_3_D_OUT),
							     .FULL_N(),
							     .EMPTY_N(fabric_v_f_wr_mis_3_EMPTY_N));

  // submodule fabric_v_f_wr_mis_4
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_wr_mis_4(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_mis_4_D_IN),
							     .ENQ(fabric_v_f_wr_mis_4_ENQ),
							     .DEQ(fabric_v_f_wr_mis_4_DEQ),
							     .CLR(fabric_v_f_wr_mis_4_CLR),
							     .D_OUT(fabric_v_f_wr_mis_4_D_OUT),
							     .FULL_N(fabric_v_f_wr_mis_4_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_mis_4_EMPTY_N));

  // submodule fabric_v_f_wr_mis_5
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_wr_mis_5(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_mis_5_D_IN),
							     .ENQ(fabric_v_f_wr_mis_5_ENQ),
							     .DEQ(fabric_v_f_wr_mis_5_DEQ),
							     .CLR(fabric_v_f_wr_mis_5_CLR),
							     .D_OUT(fabric_v_f_wr_mis_5_D_OUT),
							     .FULL_N(fabric_v_f_wr_mis_5_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_mis_5_EMPTY_N));

  // submodule fabric_v_f_wr_mis_6
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_wr_mis_6(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_mis_6_D_IN),
							     .ENQ(fabric_v_f_wr_mis_6_ENQ),
							     .DEQ(fabric_v_f_wr_mis_6_DEQ),
							     .CLR(fabric_v_f_wr_mis_6_CLR),
							     .D_OUT(fabric_v_f_wr_mis_6_D_OUT),
							     .FULL_N(fabric_v_f_wr_mis_6_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_mis_6_EMPTY_N));

  // submodule fabric_v_f_wr_mis_7
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_wr_mis_7(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_mis_7_D_IN),
							     .ENQ(fabric_v_f_wr_mis_7_ENQ),
							     .DEQ(fabric_v_f_wr_mis_7_DEQ),
							     .CLR(fabric_v_f_wr_mis_7_CLR),
							     .D_OUT(fabric_v_f_wr_mis_7_D_OUT),
							     .FULL_N(fabric_v_f_wr_mis_7_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_mis_7_EMPTY_N));

  // submodule fabric_v_f_wr_mis_8
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_wr_mis_8(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_mis_8_D_IN),
							     .ENQ(fabric_v_f_wr_mis_8_ENQ),
							     .DEQ(fabric_v_f_wr_mis_8_DEQ),
							     .CLR(fabric_v_f_wr_mis_8_CLR),
							     .D_OUT(fabric_v_f_wr_mis_8_D_OUT),
							     .FULL_N(fabric_v_f_wr_mis_8_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_mis_8_EMPTY_N));

  // submodule fabric_v_f_wr_mis_9
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fabric_v_f_wr_mis_9(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_mis_9_D_IN),
							     .ENQ(fabric_v_f_wr_mis_9_ENQ),
							     .DEQ(fabric_v_f_wr_mis_9_DEQ),
							     .CLR(fabric_v_f_wr_mis_9_CLR),
							     .D_OUT(fabric_v_f_wr_mis_9_D_OUT),
							     .FULL_N(fabric_v_f_wr_mis_9_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_mis_9_EMPTY_N));

  // submodule fabric_v_f_wr_sjs_0
  FIFO2 #(.width(32'd4), .guarded(1'd1)) fabric_v_f_wr_sjs_0(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_sjs_0_D_IN),
							     .ENQ(fabric_v_f_wr_sjs_0_ENQ),
							     .DEQ(fabric_v_f_wr_sjs_0_DEQ),
							     .CLR(fabric_v_f_wr_sjs_0_CLR),
							     .D_OUT(fabric_v_f_wr_sjs_0_D_OUT),
							     .FULL_N(fabric_v_f_wr_sjs_0_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_sjs_0_EMPTY_N));

  // submodule fabric_v_f_wr_sjs_1
  FIFO2 #(.width(32'd4), .guarded(1'd1)) fabric_v_f_wr_sjs_1(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_sjs_1_D_IN),
							     .ENQ(fabric_v_f_wr_sjs_1_ENQ),
							     .DEQ(fabric_v_f_wr_sjs_1_DEQ),
							     .CLR(fabric_v_f_wr_sjs_1_CLR),
							     .D_OUT(fabric_v_f_wr_sjs_1_D_OUT),
							     .FULL_N(fabric_v_f_wr_sjs_1_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_sjs_1_EMPTY_N));

  // submodule fabric_v_f_wr_sjs_2
  FIFO2 #(.width(32'd4), .guarded(1'd1)) fabric_v_f_wr_sjs_2(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fabric_v_f_wr_sjs_2_D_IN),
							     .ENQ(fabric_v_f_wr_sjs_2_ENQ),
							     .DEQ(fabric_v_f_wr_sjs_2_DEQ),
							     .CLR(fabric_v_f_wr_sjs_2_CLR),
							     .D_OUT(fabric_v_f_wr_sjs_2_D_OUT),
							     .FULL_N(fabric_v_f_wr_sjs_2_FULL_N),
							     .EMPTY_N(fabric_v_f_wr_sjs_2_EMPTY_N));

  // submodule fabric_xactors_from_masters_0_f_rd_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_from_masters_0_f_rd_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_0_f_rd_addr_D_IN),
								  .ENQ(fabric_xactors_from_masters_0_f_rd_addr_ENQ),
								  .DEQ(fabric_xactors_from_masters_0_f_rd_addr_DEQ),
								  .CLR(fabric_xactors_from_masters_0_f_rd_addr_CLR),
								  .D_OUT(fabric_xactors_from_masters_0_f_rd_addr_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_0_f_rd_addr_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_from_masters_0_f_rd_data
  FIFO2 #(.width(32'd34),
	  .guarded(1'd1)) fabric_xactors_from_masters_0_f_rd_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_0_f_rd_data_D_IN),
								  .ENQ(fabric_xactors_from_masters_0_f_rd_data_ENQ),
								  .DEQ(fabric_xactors_from_masters_0_f_rd_data_DEQ),
								  .CLR(fabric_xactors_from_masters_0_f_rd_data_CLR),
								  .D_OUT(fabric_xactors_from_masters_0_f_rd_data_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_0_f_rd_data_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_0_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_from_masters_0_f_wr_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_from_masters_0_f_wr_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_0_f_wr_addr_D_IN),
								  .ENQ(fabric_xactors_from_masters_0_f_wr_addr_ENQ),
								  .DEQ(fabric_xactors_from_masters_0_f_wr_addr_DEQ),
								  .CLR(fabric_xactors_from_masters_0_f_wr_addr_CLR),
								  .D_OUT(fabric_xactors_from_masters_0_f_wr_addr_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_0_f_wr_addr_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_from_masters_0_f_wr_data
  FIFO2 #(.width(32'd36),
	  .guarded(1'd1)) fabric_xactors_from_masters_0_f_wr_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_0_f_wr_data_D_IN),
								  .ENQ(fabric_xactors_from_masters_0_f_wr_data_ENQ),
								  .DEQ(fabric_xactors_from_masters_0_f_wr_data_DEQ),
								  .CLR(fabric_xactors_from_masters_0_f_wr_data_CLR),
								  .D_OUT(fabric_xactors_from_masters_0_f_wr_data_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_0_f_wr_data_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_0_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_from_masters_0_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) fabric_xactors_from_masters_0_f_wr_resp(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_0_f_wr_resp_D_IN),
								  .ENQ(fabric_xactors_from_masters_0_f_wr_resp_ENQ),
								  .DEQ(fabric_xactors_from_masters_0_f_wr_resp_DEQ),
								  .CLR(fabric_xactors_from_masters_0_f_wr_resp_CLR),
								  .D_OUT(fabric_xactors_from_masters_0_f_wr_resp_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_0_f_wr_resp_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_0_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_from_masters_1_f_rd_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_from_masters_1_f_rd_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_1_f_rd_addr_D_IN),
								  .ENQ(fabric_xactors_from_masters_1_f_rd_addr_ENQ),
								  .DEQ(fabric_xactors_from_masters_1_f_rd_addr_DEQ),
								  .CLR(fabric_xactors_from_masters_1_f_rd_addr_CLR),
								  .D_OUT(fabric_xactors_from_masters_1_f_rd_addr_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_1_f_rd_addr_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_from_masters_1_f_rd_data
  FIFO2 #(.width(32'd34),
	  .guarded(1'd1)) fabric_xactors_from_masters_1_f_rd_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_1_f_rd_data_D_IN),
								  .ENQ(fabric_xactors_from_masters_1_f_rd_data_ENQ),
								  .DEQ(fabric_xactors_from_masters_1_f_rd_data_DEQ),
								  .CLR(fabric_xactors_from_masters_1_f_rd_data_CLR),
								  .D_OUT(fabric_xactors_from_masters_1_f_rd_data_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_1_f_rd_data_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_1_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_from_masters_1_f_wr_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_from_masters_1_f_wr_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_1_f_wr_addr_D_IN),
								  .ENQ(fabric_xactors_from_masters_1_f_wr_addr_ENQ),
								  .DEQ(fabric_xactors_from_masters_1_f_wr_addr_DEQ),
								  .CLR(fabric_xactors_from_masters_1_f_wr_addr_CLR),
								  .D_OUT(fabric_xactors_from_masters_1_f_wr_addr_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_1_f_wr_addr_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_from_masters_1_f_wr_data
  FIFO2 #(.width(32'd36),
	  .guarded(1'd1)) fabric_xactors_from_masters_1_f_wr_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_1_f_wr_data_D_IN),
								  .ENQ(fabric_xactors_from_masters_1_f_wr_data_ENQ),
								  .DEQ(fabric_xactors_from_masters_1_f_wr_data_DEQ),
								  .CLR(fabric_xactors_from_masters_1_f_wr_data_CLR),
								  .D_OUT(fabric_xactors_from_masters_1_f_wr_data_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_1_f_wr_data_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_1_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_from_masters_1_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) fabric_xactors_from_masters_1_f_wr_resp(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_1_f_wr_resp_D_IN),
								  .ENQ(fabric_xactors_from_masters_1_f_wr_resp_ENQ),
								  .DEQ(fabric_xactors_from_masters_1_f_wr_resp_DEQ),
								  .CLR(fabric_xactors_from_masters_1_f_wr_resp_CLR),
								  .D_OUT(fabric_xactors_from_masters_1_f_wr_resp_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_1_f_wr_resp_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_1_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_from_masters_2_f_rd_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_from_masters_2_f_rd_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_2_f_rd_addr_D_IN),
								  .ENQ(fabric_xactors_from_masters_2_f_rd_addr_ENQ),
								  .DEQ(fabric_xactors_from_masters_2_f_rd_addr_DEQ),
								  .CLR(fabric_xactors_from_masters_2_f_rd_addr_CLR),
								  .D_OUT(fabric_xactors_from_masters_2_f_rd_addr_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_2_f_rd_addr_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_from_masters_2_f_rd_data
  FIFO2 #(.width(32'd34),
	  .guarded(1'd1)) fabric_xactors_from_masters_2_f_rd_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_2_f_rd_data_D_IN),
								  .ENQ(fabric_xactors_from_masters_2_f_rd_data_ENQ),
								  .DEQ(fabric_xactors_from_masters_2_f_rd_data_DEQ),
								  .CLR(fabric_xactors_from_masters_2_f_rd_data_CLR),
								  .D_OUT(fabric_xactors_from_masters_2_f_rd_data_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_2_f_rd_data_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_2_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_from_masters_2_f_wr_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_from_masters_2_f_wr_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_2_f_wr_addr_D_IN),
								  .ENQ(fabric_xactors_from_masters_2_f_wr_addr_ENQ),
								  .DEQ(fabric_xactors_from_masters_2_f_wr_addr_DEQ),
								  .CLR(fabric_xactors_from_masters_2_f_wr_addr_CLR),
								  .D_OUT(fabric_xactors_from_masters_2_f_wr_addr_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_2_f_wr_addr_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_from_masters_2_f_wr_data
  FIFO2 #(.width(32'd36),
	  .guarded(1'd1)) fabric_xactors_from_masters_2_f_wr_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_2_f_wr_data_D_IN),
								  .ENQ(fabric_xactors_from_masters_2_f_wr_data_ENQ),
								  .DEQ(fabric_xactors_from_masters_2_f_wr_data_DEQ),
								  .CLR(fabric_xactors_from_masters_2_f_wr_data_CLR),
								  .D_OUT(fabric_xactors_from_masters_2_f_wr_data_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_2_f_wr_data_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_2_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_from_masters_2_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) fabric_xactors_from_masters_2_f_wr_resp(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(fabric_xactors_from_masters_2_f_wr_resp_D_IN),
								  .ENQ(fabric_xactors_from_masters_2_f_wr_resp_ENQ),
								  .DEQ(fabric_xactors_from_masters_2_f_wr_resp_DEQ),
								  .CLR(fabric_xactors_from_masters_2_f_wr_resp_CLR),
								  .D_OUT(fabric_xactors_from_masters_2_f_wr_resp_D_OUT),
								  .FULL_N(fabric_xactors_from_masters_2_f_wr_resp_FULL_N),
								  .EMPTY_N(fabric_xactors_from_masters_2_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_to_slaves_0_f_rd_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_0_f_rd_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_0_f_rd_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_0_f_rd_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_0_f_rd_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_0_f_rd_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_0_f_rd_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_0_f_rd_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_0_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_0_f_rd_data
  FIFO2 #(.width(32'd34),
	  .guarded(1'd1)) fabric_xactors_to_slaves_0_f_rd_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_0_f_rd_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_0_f_rd_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_0_f_rd_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_0_f_rd_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_0_f_rd_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_0_f_rd_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_0_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_0_f_wr_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_0_f_wr_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_0_f_wr_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_0_f_wr_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_0_f_wr_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_0_f_wr_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_0_f_wr_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_0_f_wr_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_0_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_0_f_wr_data
  FIFO2 #(.width(32'd36),
	  .guarded(1'd1)) fabric_xactors_to_slaves_0_f_wr_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_0_f_wr_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_0_f_wr_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_0_f_wr_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_0_f_wr_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_0_f_wr_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_0_f_wr_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_0_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_0_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) fabric_xactors_to_slaves_0_f_wr_resp(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_0_f_wr_resp_D_IN),
							       .ENQ(fabric_xactors_to_slaves_0_f_wr_resp_ENQ),
							       .DEQ(fabric_xactors_to_slaves_0_f_wr_resp_DEQ),
							       .CLR(fabric_xactors_to_slaves_0_f_wr_resp_CLR),
							       .D_OUT(fabric_xactors_to_slaves_0_f_wr_resp_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_0_f_wr_resp_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_0_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_to_slaves_1_f_rd_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_1_f_rd_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_1_f_rd_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_1_f_rd_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_1_f_rd_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_1_f_rd_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_1_f_rd_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_1_f_rd_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_1_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_1_f_rd_data
  FIFO2 #(.width(32'd34),
	  .guarded(1'd1)) fabric_xactors_to_slaves_1_f_rd_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_1_f_rd_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_1_f_rd_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_1_f_rd_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_1_f_rd_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_1_f_rd_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_1_f_rd_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_1_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_1_f_wr_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_1_f_wr_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_1_f_wr_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_1_f_wr_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_1_f_wr_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_1_f_wr_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_1_f_wr_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_1_f_wr_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_1_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_1_f_wr_data
  FIFO2 #(.width(32'd36),
	  .guarded(1'd1)) fabric_xactors_to_slaves_1_f_wr_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_1_f_wr_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_1_f_wr_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_1_f_wr_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_1_f_wr_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_1_f_wr_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_1_f_wr_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_1_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_1_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) fabric_xactors_to_slaves_1_f_wr_resp(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_1_f_wr_resp_D_IN),
							       .ENQ(fabric_xactors_to_slaves_1_f_wr_resp_ENQ),
							       .DEQ(fabric_xactors_to_slaves_1_f_wr_resp_DEQ),
							       .CLR(fabric_xactors_to_slaves_1_f_wr_resp_CLR),
							       .D_OUT(fabric_xactors_to_slaves_1_f_wr_resp_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_1_f_wr_resp_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_1_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_to_slaves_2_f_rd_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_2_f_rd_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_2_f_rd_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_2_f_rd_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_2_f_rd_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_2_f_rd_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_2_f_rd_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_2_f_rd_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_2_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_2_f_rd_data
  FIFO2 #(.width(32'd34),
	  .guarded(1'd1)) fabric_xactors_to_slaves_2_f_rd_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_2_f_rd_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_2_f_rd_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_2_f_rd_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_2_f_rd_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_2_f_rd_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_2_f_rd_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_2_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_2_f_wr_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_2_f_wr_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_2_f_wr_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_2_f_wr_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_2_f_wr_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_2_f_wr_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_2_f_wr_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_2_f_wr_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_2_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_2_f_wr_data
  FIFO2 #(.width(32'd36),
	  .guarded(1'd1)) fabric_xactors_to_slaves_2_f_wr_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_2_f_wr_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_2_f_wr_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_2_f_wr_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_2_f_wr_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_2_f_wr_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_2_f_wr_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_2_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_2_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) fabric_xactors_to_slaves_2_f_wr_resp(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_2_f_wr_resp_D_IN),
							       .ENQ(fabric_xactors_to_slaves_2_f_wr_resp_ENQ),
							       .DEQ(fabric_xactors_to_slaves_2_f_wr_resp_DEQ),
							       .CLR(fabric_xactors_to_slaves_2_f_wr_resp_CLR),
							       .D_OUT(fabric_xactors_to_slaves_2_f_wr_resp_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_2_f_wr_resp_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_2_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_to_slaves_3_f_rd_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_3_f_rd_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_3_f_rd_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_3_f_rd_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_3_f_rd_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_3_f_rd_addr_CLR),
							       .D_OUT(),
							       .FULL_N(),
							       .EMPTY_N());

  // submodule fabric_xactors_to_slaves_3_f_rd_data
  FIFO2 #(.width(32'd34),
	  .guarded(1'd1)) fabric_xactors_to_slaves_3_f_rd_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_3_f_rd_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_3_f_rd_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_3_f_rd_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_3_f_rd_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_3_f_rd_data_D_OUT),
							       .FULL_N(),
							       .EMPTY_N(fabric_xactors_to_slaves_3_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_3_f_wr_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_3_f_wr_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_3_f_wr_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_3_f_wr_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_3_f_wr_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_3_f_wr_addr_CLR),
							       .D_OUT(),
							       .FULL_N(),
							       .EMPTY_N());

  // submodule fabric_xactors_to_slaves_3_f_wr_data
  FIFO2 #(.width(32'd36),
	  .guarded(1'd1)) fabric_xactors_to_slaves_3_f_wr_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_3_f_wr_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_3_f_wr_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_3_f_wr_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_3_f_wr_data_CLR),
							       .D_OUT(),
							       .FULL_N(),
							       .EMPTY_N());

  // submodule fabric_xactors_to_slaves_3_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) fabric_xactors_to_slaves_3_f_wr_resp(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_3_f_wr_resp_D_IN),
							       .ENQ(fabric_xactors_to_slaves_3_f_wr_resp_ENQ),
							       .DEQ(fabric_xactors_to_slaves_3_f_wr_resp_DEQ),
							       .CLR(fabric_xactors_to_slaves_3_f_wr_resp_CLR),
							       .D_OUT(fabric_xactors_to_slaves_3_f_wr_resp_D_OUT),
							       .FULL_N(),
							       .EMPTY_N(fabric_xactors_to_slaves_3_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_to_slaves_4_f_rd_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_4_f_rd_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_4_f_rd_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_4_f_rd_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_4_f_rd_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_4_f_rd_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_4_f_rd_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_4_f_rd_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_4_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_4_f_rd_data
  FIFO2 #(.width(32'd34),
	  .guarded(1'd1)) fabric_xactors_to_slaves_4_f_rd_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_4_f_rd_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_4_f_rd_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_4_f_rd_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_4_f_rd_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_4_f_rd_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_4_f_rd_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_4_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_4_f_wr_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_4_f_wr_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_4_f_wr_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_4_f_wr_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_4_f_wr_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_4_f_wr_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_4_f_wr_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_4_f_wr_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_4_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_4_f_wr_data
  FIFO2 #(.width(32'd36),
	  .guarded(1'd1)) fabric_xactors_to_slaves_4_f_wr_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_4_f_wr_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_4_f_wr_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_4_f_wr_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_4_f_wr_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_4_f_wr_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_4_f_wr_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_4_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_4_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) fabric_xactors_to_slaves_4_f_wr_resp(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_4_f_wr_resp_D_IN),
							       .ENQ(fabric_xactors_to_slaves_4_f_wr_resp_ENQ),
							       .DEQ(fabric_xactors_to_slaves_4_f_wr_resp_DEQ),
							       .CLR(fabric_xactors_to_slaves_4_f_wr_resp_CLR),
							       .D_OUT(fabric_xactors_to_slaves_4_f_wr_resp_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_4_f_wr_resp_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_4_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_to_slaves_5_f_rd_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_5_f_rd_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_5_f_rd_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_5_f_rd_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_5_f_rd_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_5_f_rd_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_5_f_rd_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_5_f_rd_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_5_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_5_f_rd_data
  FIFO2 #(.width(32'd34),
	  .guarded(1'd1)) fabric_xactors_to_slaves_5_f_rd_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_5_f_rd_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_5_f_rd_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_5_f_rd_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_5_f_rd_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_5_f_rd_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_5_f_rd_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_5_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_5_f_wr_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_5_f_wr_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_5_f_wr_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_5_f_wr_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_5_f_wr_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_5_f_wr_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_5_f_wr_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_5_f_wr_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_5_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_5_f_wr_data
  FIFO2 #(.width(32'd36),
	  .guarded(1'd1)) fabric_xactors_to_slaves_5_f_wr_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_5_f_wr_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_5_f_wr_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_5_f_wr_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_5_f_wr_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_5_f_wr_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_5_f_wr_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_5_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_5_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) fabric_xactors_to_slaves_5_f_wr_resp(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_5_f_wr_resp_D_IN),
							       .ENQ(fabric_xactors_to_slaves_5_f_wr_resp_ENQ),
							       .DEQ(fabric_xactors_to_slaves_5_f_wr_resp_DEQ),
							       .CLR(fabric_xactors_to_slaves_5_f_wr_resp_CLR),
							       .D_OUT(fabric_xactors_to_slaves_5_f_wr_resp_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_5_f_wr_resp_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_5_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_to_slaves_6_f_rd_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_6_f_rd_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_6_f_rd_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_6_f_rd_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_6_f_rd_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_6_f_rd_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_6_f_rd_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_6_f_rd_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_6_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_6_f_rd_data
  FIFO2 #(.width(32'd34),
	  .guarded(1'd1)) fabric_xactors_to_slaves_6_f_rd_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_6_f_rd_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_6_f_rd_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_6_f_rd_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_6_f_rd_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_6_f_rd_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_6_f_rd_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_6_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_6_f_wr_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_6_f_wr_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_6_f_wr_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_6_f_wr_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_6_f_wr_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_6_f_wr_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_6_f_wr_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_6_f_wr_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_6_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_6_f_wr_data
  FIFO2 #(.width(32'd36),
	  .guarded(1'd1)) fabric_xactors_to_slaves_6_f_wr_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_6_f_wr_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_6_f_wr_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_6_f_wr_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_6_f_wr_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_6_f_wr_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_6_f_wr_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_6_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_6_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) fabric_xactors_to_slaves_6_f_wr_resp(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_6_f_wr_resp_D_IN),
							       .ENQ(fabric_xactors_to_slaves_6_f_wr_resp_ENQ),
							       .DEQ(fabric_xactors_to_slaves_6_f_wr_resp_DEQ),
							       .CLR(fabric_xactors_to_slaves_6_f_wr_resp_CLR),
							       .D_OUT(fabric_xactors_to_slaves_6_f_wr_resp_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_6_f_wr_resp_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_6_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_to_slaves_7_f_rd_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_7_f_rd_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_7_f_rd_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_7_f_rd_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_7_f_rd_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_7_f_rd_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_7_f_rd_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_7_f_rd_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_7_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_7_f_rd_data
  FIFO2 #(.width(32'd34),
	  .guarded(1'd1)) fabric_xactors_to_slaves_7_f_rd_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_7_f_rd_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_7_f_rd_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_7_f_rd_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_7_f_rd_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_7_f_rd_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_7_f_rd_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_7_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_7_f_wr_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_7_f_wr_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_7_f_wr_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_7_f_wr_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_7_f_wr_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_7_f_wr_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_7_f_wr_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_7_f_wr_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_7_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_7_f_wr_data
  FIFO2 #(.width(32'd36),
	  .guarded(1'd1)) fabric_xactors_to_slaves_7_f_wr_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_7_f_wr_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_7_f_wr_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_7_f_wr_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_7_f_wr_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_7_f_wr_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_7_f_wr_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_7_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_7_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) fabric_xactors_to_slaves_7_f_wr_resp(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_7_f_wr_resp_D_IN),
							       .ENQ(fabric_xactors_to_slaves_7_f_wr_resp_ENQ),
							       .DEQ(fabric_xactors_to_slaves_7_f_wr_resp_DEQ),
							       .CLR(fabric_xactors_to_slaves_7_f_wr_resp_CLR),
							       .D_OUT(fabric_xactors_to_slaves_7_f_wr_resp_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_7_f_wr_resp_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_7_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_to_slaves_8_f_rd_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_8_f_rd_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_8_f_rd_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_8_f_rd_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_8_f_rd_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_8_f_rd_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_8_f_rd_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_8_f_rd_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_8_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_8_f_rd_data
  FIFO2 #(.width(32'd34),
	  .guarded(1'd1)) fabric_xactors_to_slaves_8_f_rd_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_8_f_rd_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_8_f_rd_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_8_f_rd_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_8_f_rd_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_8_f_rd_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_8_f_rd_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_8_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_8_f_wr_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_8_f_wr_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_8_f_wr_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_8_f_wr_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_8_f_wr_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_8_f_wr_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_8_f_wr_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_8_f_wr_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_8_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_8_f_wr_data
  FIFO2 #(.width(32'd36),
	  .guarded(1'd1)) fabric_xactors_to_slaves_8_f_wr_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_8_f_wr_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_8_f_wr_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_8_f_wr_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_8_f_wr_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_8_f_wr_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_8_f_wr_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_8_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_8_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) fabric_xactors_to_slaves_8_f_wr_resp(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_8_f_wr_resp_D_IN),
							       .ENQ(fabric_xactors_to_slaves_8_f_wr_resp_ENQ),
							       .DEQ(fabric_xactors_to_slaves_8_f_wr_resp_DEQ),
							       .CLR(fabric_xactors_to_slaves_8_f_wr_resp_CLR),
							       .D_OUT(fabric_xactors_to_slaves_8_f_wr_resp_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_8_f_wr_resp_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_8_f_wr_resp_EMPTY_N));

  // submodule fabric_xactors_to_slaves_9_f_rd_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_9_f_rd_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_9_f_rd_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_9_f_rd_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_9_f_rd_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_9_f_rd_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_9_f_rd_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_9_f_rd_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_9_f_rd_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_9_f_rd_data
  FIFO2 #(.width(32'd34),
	  .guarded(1'd1)) fabric_xactors_to_slaves_9_f_rd_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_9_f_rd_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_9_f_rd_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_9_f_rd_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_9_f_rd_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_9_f_rd_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_9_f_rd_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_9_f_rd_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_9_f_wr_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) fabric_xactors_to_slaves_9_f_wr_addr(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_9_f_wr_addr_D_IN),
							       .ENQ(fabric_xactors_to_slaves_9_f_wr_addr_ENQ),
							       .DEQ(fabric_xactors_to_slaves_9_f_wr_addr_DEQ),
							       .CLR(fabric_xactors_to_slaves_9_f_wr_addr_CLR),
							       .D_OUT(fabric_xactors_to_slaves_9_f_wr_addr_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_9_f_wr_addr_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_9_f_wr_addr_EMPTY_N));

  // submodule fabric_xactors_to_slaves_9_f_wr_data
  FIFO2 #(.width(32'd36),
	  .guarded(1'd1)) fabric_xactors_to_slaves_9_f_wr_data(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_9_f_wr_data_D_IN),
							       .ENQ(fabric_xactors_to_slaves_9_f_wr_data_ENQ),
							       .DEQ(fabric_xactors_to_slaves_9_f_wr_data_DEQ),
							       .CLR(fabric_xactors_to_slaves_9_f_wr_data_CLR),
							       .D_OUT(fabric_xactors_to_slaves_9_f_wr_data_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_9_f_wr_data_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_9_f_wr_data_EMPTY_N));

  // submodule fabric_xactors_to_slaves_9_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) fabric_xactors_to_slaves_9_f_wr_resp(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fabric_xactors_to_slaves_9_f_wr_resp_D_IN),
							       .ENQ(fabric_xactors_to_slaves_9_f_wr_resp_ENQ),
							       .DEQ(fabric_xactors_to_slaves_9_f_wr_resp_DEQ),
							       .CLR(fabric_xactors_to_slaves_9_f_wr_resp_CLR),
							       .D_OUT(fabric_xactors_to_slaves_9_f_wr_resp_D_OUT),
							       .FULL_N(fabric_xactors_to_slaves_9_f_wr_resp_FULL_N),
							       .EMPTY_N(fabric_xactors_to_slaves_9_f_wr_resp_EMPTY_N));

  // submodule gpio
  mkgpio gpio(.CLK(CLK),
	      .RST_N(RST_N),
	      .io_gpio_in_inp(gpio_1io_gpio_in_inp),
	      .slave_m_arvalid_araddr(gpio_slave_m_arvalid_araddr),
	      .slave_m_arvalid_arprot(gpio_slave_m_arvalid_arprot),
	      .slave_m_arvalid_arsize(gpio_slave_m_arvalid_arsize),
	      .slave_m_arvalid_arvalid(gpio_slave_m_arvalid_arvalid),
	      .slave_m_awvalid_awaddr(gpio_slave_m_awvalid_awaddr),
	      .slave_m_awvalid_awprot(gpio_slave_m_awvalid_awprot),
	      .slave_m_awvalid_awsize(gpio_slave_m_awvalid_awsize),
	      .slave_m_awvalid_awvalid(gpio_slave_m_awvalid_awvalid),
	      .slave_m_bready_bready(gpio_slave_m_bready_bready),
	      .slave_m_rready_rready(gpio_slave_m_rready_rready),
	      .slave_m_wvalid_wdata(gpio_slave_m_wvalid_wdata),
	      .slave_m_wvalid_wstrb(gpio_slave_m_wvalid_wstrb),
	      .slave_m_wvalid_wvalid(gpio_slave_m_wvalid_wvalid),
	      .slave_awready(gpio_slave_awready),
	      .slave_wready(gpio_slave_wready),
	      .slave_bvalid(gpio_slave_bvalid),
	      .slave_bresp(gpio_slave_bresp),
	      .slave_arready(gpio_slave_arready),
	      .slave_rvalid(gpio_slave_rvalid),
	      .slave_rresp(gpio_slave_rresp),
	      .slave_rdata(gpio_slave_rdata),
	      .sb_gpio_to_plic_get(),
	      .io_gpio_out(gpio_1io_gpio_out),
	      .RDY_io_gpio_out(),
	      .io_gpio_out_en(gpio_1io_gpio_out_en),
	      .RDY_io_gpio_out_en());

  // submodule i2c
  mki2c i2c(.CLK(CLK),
	    .RST_N(RST_N),
	    .io_scl_in_in(i2c_io_scl_in_in),
	    .io_sda_in_in(i2c_io_sda_in_in),
	    .slave_m_arvalid_araddr(i2c_slave_m_arvalid_araddr),
	    .slave_m_arvalid_arprot(i2c_slave_m_arvalid_arprot),
	    .slave_m_arvalid_arsize(i2c_slave_m_arvalid_arsize),
	    .slave_m_arvalid_arvalid(i2c_slave_m_arvalid_arvalid),
	    .slave_m_awvalid_awaddr(i2c_slave_m_awvalid_awaddr),
	    .slave_m_awvalid_awprot(i2c_slave_m_awvalid_awprot),
	    .slave_m_awvalid_awsize(i2c_slave_m_awvalid_awsize),
	    .slave_m_awvalid_awvalid(i2c_slave_m_awvalid_awvalid),
	    .slave_m_bready_bready(i2c_slave_m_bready_bready),
	    .slave_m_rready_rready(i2c_slave_m_rready_rready),
	    .slave_m_wvalid_wdata(i2c_slave_m_wvalid_wdata),
	    .slave_m_wvalid_wstrb(i2c_slave_m_wvalid_wstrb),
	    .slave_m_wvalid_wvalid(i2c_slave_m_wvalid_wvalid),
	    .slave_awready(i2c_slave_awready),
	    .slave_wready(i2c_slave_wready),
	    .slave_bvalid(i2c_slave_bvalid),
	    .slave_bresp(i2c_slave_bresp),
	    .slave_arready(i2c_slave_arready),
	    .slave_rvalid(i2c_slave_rvalid),
	    .slave_rresp(i2c_slave_rresp),
	    .slave_rdata(i2c_slave_rdata),
	    .io_scl_out(i2c_io_scl_out),
	    .io_scl_out_en(i2c_io_scl_out_en),
	    .io_sda_out(i2c_io_sda_out),
	    .io_sda_out_en(i2c_io_sda_out_en),
	    .isint(),
	    .RDY_isint(),
	    .timerint(),
	    .RDY_timerint(),
	    .isber(),
	    .RDY_isber());

  // submodule jtag_tap
  mkjtagdtm jtag_tap(.CLK(CLK_tck_clk),
		     .RST_N(RST_N_trst),
		     .bs_chain_i_bs_chain(jtag_tap_bs_chain_i_bs_chain),
		     .debug_tdi_i_debug_tdi(jtag_tap_debug_tdi_i_debug_tdi),
		     .response_from_dm_responsedm(jtag_tap_response_from_dm_responsedm),
		     .tdi_i_tdi(jtag_tap_tdi_i_tdi),
		     .tms_i_tms(jtag_tap_tms_i_tms),
		     .EN_debug_tdi_i(jtag_tap_EN_debug_tdi_i),
		     .EN_bs_chain_i(jtag_tap_EN_bs_chain_i),
		     .EN_response_from_dm(jtag_tap_EN_response_from_dm),
		     .EN_request_to_dm(jtag_tap_EN_request_to_dm),
		     .RDY_debug_tdi_i(),
		     .RDY_bs_chain_i(),
		     .tdo(jtag_tap_tdo),
		     .tdo_oe(),
		     .RDY_tdo_oe(),
		     .shift_dr(),
		     .RDY_shift_dr(),
		     .pause_dr(),
		     .RDY_pause_dr(),
		     .update_dr(),
		     .RDY_update_dr(),
		     .capture_dr(),
		     .RDY_capture_dr(),
		     .extest_select(),
		     .RDY_extest_select(),
		     .sample_preload_select(),
		     .RDY_sample_preload_select(),
		     .debug_select(),
		     .RDY_debug_select(),
		     .debug_tdo(),
		     .RDY_debug_tdo(),
		     .RDY_response_from_dm(jtag_tap_RDY_response_from_dm),
		     .request_to_dm(jtag_tap_request_to_dm),
		     .RDY_request_to_dm(jtag_tap_RDY_request_to_dm));

  // submodule spi0
  mkspi spi0(.CLK(CLK),
	     .RST_N(RST_N),
	     .io_miso_dat(spi0_1io_miso_dat),
	     .slave_m_arvalid_araddr(spi0_slave_m_arvalid_araddr),
	     .slave_m_arvalid_arprot(spi0_slave_m_arvalid_arprot),
	     .slave_m_arvalid_arsize(spi0_slave_m_arvalid_arsize),
	     .slave_m_arvalid_arvalid(spi0_slave_m_arvalid_arvalid),
	     .slave_m_awvalid_awaddr(spi0_slave_m_awvalid_awaddr),
	     .slave_m_awvalid_awprot(spi0_slave_m_awvalid_awprot),
	     .slave_m_awvalid_awsize(spi0_slave_m_awvalid_awsize),
	     .slave_m_awvalid_awvalid(spi0_slave_m_awvalid_awvalid),
	     .slave_m_bready_bready(spi0_slave_m_bready_bready),
	     .slave_m_rready_rready(spi0_slave_m_rready_rready),
	     .slave_m_wvalid_wdata(spi0_slave_m_wvalid_wdata),
	     .slave_m_wvalid_wstrb(spi0_slave_m_wvalid_wstrb),
	     .slave_m_wvalid_wvalid(spi0_slave_m_wvalid_wvalid),
	     .io_mosi(spi0_1io_mosi),
	     .io_sclk(spi0_1io_sclk),
	     .io_nss(spi0_1io_nss),
	     .slave_awready(spi0_slave_awready),
	     .slave_wready(spi0_slave_wready),
	     .slave_bvalid(spi0_slave_bvalid),
	     .slave_bresp(spi0_slave_bresp),
	     .slave_arready(spi0_slave_arready),
	     .slave_rvalid(spi0_slave_rvalid),
	     .slave_rresp(spi0_slave_rresp),
	     .slave_rdata(spi0_slave_rdata));

  // submodule spi1
  mkspi spi1(.CLK(CLK),
	     .RST_N(RST_N),
	     .io_miso_dat(spi1_1io_miso_dat),
	     .slave_m_arvalid_araddr(spi1_slave_m_arvalid_araddr),
	     .slave_m_arvalid_arprot(spi1_slave_m_arvalid_arprot),
	     .slave_m_arvalid_arsize(spi1_slave_m_arvalid_arsize),
	     .slave_m_arvalid_arvalid(spi1_slave_m_arvalid_arvalid),
	     .slave_m_awvalid_awaddr(spi1_slave_m_awvalid_awaddr),
	     .slave_m_awvalid_awprot(spi1_slave_m_awvalid_awprot),
	     .slave_m_awvalid_awsize(spi1_slave_m_awvalid_awsize),
	     .slave_m_awvalid_awvalid(spi1_slave_m_awvalid_awvalid),
	     .slave_m_bready_bready(spi1_slave_m_bready_bready),
	     .slave_m_rready_rready(spi1_slave_m_rready_rready),
	     .slave_m_wvalid_wdata(spi1_slave_m_wvalid_wdata),
	     .slave_m_wvalid_wstrb(spi1_slave_m_wvalid_wstrb),
	     .slave_m_wvalid_wvalid(spi1_slave_m_wvalid_wvalid),
	     .io_mosi(spi1_1io_mosi),
	     .io_sclk(spi1_1io_sclk),
	     .io_nss(spi1_1io_nss),
	     .slave_awready(spi1_slave_awready),
	     .slave_wready(spi1_slave_wready),
	     .slave_bvalid(spi1_slave_bvalid),
	     .slave_bresp(spi1_slave_bresp),
	     .slave_arready(spi1_slave_arready),
	     .slave_rvalid(spi1_slave_rvalid),
	     .slave_rresp(spi1_slave_rresp),
	     .slave_rdata(spi1_slave_rdata));

  // submodule sync_request_to_dm
  SyncFIFO1 #(.dataWidth(32'd41)) sync_request_to_dm(.sCLK(CLK_tck_clk),
						     .dCLK(CLK),
						     .sRST(RST_N_trst),
						     .sD_IN(sync_request_to_dm_sD_IN),
						     .sENQ(sync_request_to_dm_sENQ),
						     .dDEQ(sync_request_to_dm_dDEQ),
						     .sFULL_N(sync_request_to_dm_sFULL_N),
						     .dEMPTY_N(sync_request_to_dm_dEMPTY_N),
						     .dD_OUT(sync_request_to_dm_dD_OUT));

  // submodule sync_response_from_dm
  SyncFIFO1 #(.dataWidth(32'd34)) sync_response_from_dm(.sCLK(CLK),
							.dCLK(CLK_tck_clk),
							.sRST(RST_N),
							.sD_IN(sync_response_from_dm_sD_IN),
							.sENQ(sync_response_from_dm_sENQ),
							.dDEQ(sync_response_from_dm_dDEQ),
							.sFULL_N(sync_response_from_dm_sFULL_N),
							.dEMPTY_N(sync_response_from_dm_dEMPTY_N),
							.dD_OUT(sync_response_from_dm_dD_OUT));

  // submodule uart0
  mkuart uart0(.CLK(CLK),
	       .RST_N(RST_N),
	       .io_SIN(uart0_1io_SIN),
	       .slave_m_arvalid_araddr(uart0_slave_m_arvalid_araddr),
	       .slave_m_arvalid_arprot(uart0_slave_m_arvalid_arprot),
	       .slave_m_arvalid_arsize(uart0_slave_m_arvalid_arsize),
	       .slave_m_arvalid_arvalid(uart0_slave_m_arvalid_arvalid),
	       .slave_m_awvalid_awaddr(uart0_slave_m_awvalid_awaddr),
	       .slave_m_awvalid_awprot(uart0_slave_m_awvalid_awprot),
	       .slave_m_awvalid_awsize(uart0_slave_m_awvalid_awsize),
	       .slave_m_awvalid_awvalid(uart0_slave_m_awvalid_awvalid),
	       .slave_m_bready_bready(uart0_slave_m_bready_bready),
	       .slave_m_rready_rready(uart0_slave_m_rready_rready),
	       .slave_m_wvalid_wdata(uart0_slave_m_wvalid_wdata),
	       .slave_m_wvalid_wstrb(uart0_slave_m_wvalid_wstrb),
	       .slave_m_wvalid_wvalid(uart0_slave_m_wvalid_wvalid),
	       .slave_awready(uart0_slave_awready),
	       .slave_wready(uart0_slave_wready),
	       .slave_bvalid(uart0_slave_bvalid),
	       .slave_bresp(uart0_slave_bresp),
	       .slave_arready(uart0_slave_arready),
	       .slave_rvalid(uart0_slave_rvalid),
	       .slave_rresp(uart0_slave_rresp),
	       .slave_rdata(uart0_slave_rdata),
	       .io_SOUT(uart0_1io_SOUT));

  // rule RL_assign_jtag_inputs
  assign CAN_FIRE_RL_assign_jtag_inputs = 1'd1 ;
  assign WILL_FIRE_RL_assign_jtag_inputs = 1'd1 ;

  // rule RL_assign_jtag_output
  assign CAN_FIRE_RL_assign_jtag_output = 1'd1 ;
  assign WILL_FIRE_RL_assign_jtag_output = 1'd1 ;

  // rule RL_connect_tap_request_to_syncfifo
  assign CAN_FIRE_RL_connect_tap_request_to_syncfifo =
	     sync_request_to_dm_sFULL_N && jtag_tap_RDY_request_to_dm ;
  assign WILL_FIRE_RL_connect_tap_request_to_syncfifo =
	     CAN_FIRE_RL_connect_tap_request_to_syncfifo ;

  // rule RL_drive_gpio_to_plic
  assign CAN_FIRE_RL_drive_gpio_to_plic = 1'd1 ;
  assign WILL_FIRE_RL_drive_gpio_to_plic = 1'd1 ;

  // rule RL_connect_debug_response_to_syncfifo
  assign CAN_FIRE_RL_connect_debug_response_to_syncfifo =
	     sync_response_from_dm_sFULL_N &&
	     debug_module_RDY_dtm_getResponse_get ;
  assign WILL_FIRE_RL_connect_debug_response_to_syncfifo =
	     CAN_FIRE_RL_connect_debug_response_to_syncfifo ;

  // rule RL_read_synced_response_from_dm
  assign CAN_FIRE_RL_read_synced_response_from_dm =
	     sync_response_from_dm_dEMPTY_N && jtag_tap_RDY_response_from_dm ;
  assign WILL_FIRE_RL_read_synced_response_from_dm =
	     CAN_FIRE_RL_read_synced_response_from_dm ;

  // rule RL_response
  assign CAN_FIRE_RL_response =
	     debug_module_RDY_hart_abstractReadResponse &&
	     eclass_RDY_debug_server_abstractReadResponse ;
  assign WILL_FIRE_RL_response =
	     CAN_FIRE_RL_response && !WILL_FIRE_RL_read_synced_request_to_dm ;

  // rule RL_connect_halt_req
  assign CAN_FIRE_RL_connect_halt_req = 1'd1 ;
  assign WILL_FIRE_RL_connect_halt_req = 1'd1 ;

  // rule RL_connect_resume_req
  assign CAN_FIRE_RL_connect_resume_req = 1'd1 ;
  assign WILL_FIRE_RL_connect_resume_req = 1'd1 ;

  // rule RL_connect_hart_reset
  assign CAN_FIRE_RL_connect_hart_reset = 1'd1 ;
  assign WILL_FIRE_RL_connect_hart_reset = 1'd1 ;

  // rule RL_connect_dm_active
  assign CAN_FIRE_RL_connect_dm_active = 1'd1 ;
  assign WILL_FIRE_RL_connect_dm_active = 1'd1 ;

  // rule RL_read_synced_request_to_dm
  assign CAN_FIRE_RL_read_synced_request_to_dm =
	     sync_request_to_dm_dEMPTY_N &&
	     debug_module_RDY_dtm_putCommand_put ;
  assign WILL_FIRE_RL_read_synced_request_to_dm =
	     CAN_FIRE_RL_read_synced_request_to_dm ;

  // rule RL_connect_halted
  assign CAN_FIRE_RL_connect_halted = 1'd1 ;
  assign WILL_FIRE_RL_connect_halted = 1'd1 ;

  // rule RL_connect_available
  assign CAN_FIRE_RL_connect_available = 1'd1 ;
  assign WILL_FIRE_RL_connect_available = 1'd1 ;

  // rule RL_operation
  assign CAN_FIRE_RL_operation =
	     debug_module_RDY_hart_abstractOperation &&
	     eclass_RDY_debug_server_abstractOperation ;
  assign WILL_FIRE_RL_operation = CAN_FIRE_RL_operation ;

  // rule RL_connect_has_reset
  assign CAN_FIRE_RL_connect_has_reset = 1'd1 ;
  assign WILL_FIRE_RL_connect_has_reset = 1'd1 ;

  // rule RL_rl_wr_addr_channel
  assign CAN_FIRE_RL_rl_wr_addr_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel = 1'd1 ;

  // rule RL_rl_wr_data_channel
  assign CAN_FIRE_RL_rl_wr_data_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel = 1'd1 ;

  // rule RL_rl_wr_response_channel
  assign CAN_FIRE_RL_rl_wr_response_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel = 1'd1 ;

  // rule RL_rl_rd_addr_channel
  assign CAN_FIRE_RL_rl_rd_addr_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel = 1'd1 ;

  // rule RL_rl_rd_data_channel
  assign CAN_FIRE_RL_rl_rd_data_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel = 1'd1 ;

  // rule RL_rl_wr_addr_channel_1
  assign CAN_FIRE_RL_rl_wr_addr_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_1 = 1'd1 ;

  // rule RL_rl_wr_data_channel_1
  assign CAN_FIRE_RL_rl_wr_data_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_1 = 1'd1 ;

  // rule RL_rl_wr_response_channel_1
  assign CAN_FIRE_RL_rl_wr_response_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_1 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_1
  assign CAN_FIRE_RL_rl_rd_addr_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_1 = 1'd1 ;

  // rule RL_rl_rd_data_channel_1
  assign CAN_FIRE_RL_rl_rd_data_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_1 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_2
  assign CAN_FIRE_RL_rl_wr_addr_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_2 = 1'd1 ;

  // rule RL_rl_wr_data_channel_2
  assign CAN_FIRE_RL_rl_wr_data_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_2 = 1'd1 ;

  // rule RL_rl_wr_response_channel_2
  assign CAN_FIRE_RL_rl_wr_response_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_2 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_2
  assign CAN_FIRE_RL_rl_rd_addr_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_2 = 1'd1 ;

  // rule RL_rl_rd_data_channel_2
  assign CAN_FIRE_RL_rl_rd_data_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_2 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_3
  assign CAN_FIRE_RL_rl_wr_addr_channel_3 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_3 = 1'd1 ;

  // rule RL_rl_wr_data_channel_3
  assign CAN_FIRE_RL_rl_wr_data_channel_3 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_3 = 1'd1 ;

  // rule RL_rl_wr_response_channel_3
  assign CAN_FIRE_RL_rl_wr_response_channel_3 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_3 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_3
  assign CAN_FIRE_RL_rl_rd_addr_channel_3 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_3 = 1'd1 ;

  // rule RL_rl_rd_data_channel_3
  assign CAN_FIRE_RL_rl_rd_data_channel_3 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_3 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_4
  assign CAN_FIRE_RL_rl_wr_addr_channel_4 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_4 = 1'd1 ;

  // rule RL_rl_wr_data_channel_4
  assign CAN_FIRE_RL_rl_wr_data_channel_4 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_4 = 1'd1 ;

  // rule RL_rl_wr_response_channel_4
  assign CAN_FIRE_RL_rl_wr_response_channel_4 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_4 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_4
  assign CAN_FIRE_RL_rl_rd_addr_channel_4 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_4 = 1'd1 ;

  // rule RL_rl_rd_data_channel_4
  assign CAN_FIRE_RL_rl_rd_data_channel_4 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_4 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_5
  assign CAN_FIRE_RL_rl_wr_addr_channel_5 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_5 = 1'd1 ;

  // rule RL_rl_wr_data_channel_5
  assign CAN_FIRE_RL_rl_wr_data_channel_5 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_5 = 1'd1 ;

  // rule RL_rl_wr_response_channel_5
  assign CAN_FIRE_RL_rl_wr_response_channel_5 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_5 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_5
  assign CAN_FIRE_RL_rl_rd_addr_channel_5 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_5 = 1'd1 ;

  // rule RL_rl_rd_data_channel_5
  assign CAN_FIRE_RL_rl_rd_data_channel_5 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_5 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_6
  assign CAN_FIRE_RL_rl_wr_addr_channel_6 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_6 = 1'd1 ;

  // rule RL_rl_wr_data_channel_6
  assign CAN_FIRE_RL_rl_wr_data_channel_6 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_6 = 1'd1 ;

  // rule RL_rl_wr_response_channel_6
  assign CAN_FIRE_RL_rl_wr_response_channel_6 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_6 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_6
  assign CAN_FIRE_RL_rl_rd_addr_channel_6 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_6 = 1'd1 ;

  // rule RL_rl_rd_data_channel_6
  assign CAN_FIRE_RL_rl_rd_data_channel_6 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_6 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_7
  assign CAN_FIRE_RL_rl_wr_addr_channel_7 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_7 = 1'd1 ;

  // rule RL_rl_wr_data_channel_7
  assign CAN_FIRE_RL_rl_wr_data_channel_7 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_7 = 1'd1 ;

  // rule RL_rl_wr_response_channel_7
  assign CAN_FIRE_RL_rl_wr_response_channel_7 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_7 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_7
  assign CAN_FIRE_RL_rl_rd_addr_channel_7 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_7 = 1'd1 ;

  // rule RL_rl_rd_data_channel_7
  assign CAN_FIRE_RL_rl_rd_data_channel_7 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_7 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_8
  assign CAN_FIRE_RL_rl_wr_addr_channel_8 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_8 = 1'd1 ;

  // rule RL_rl_wr_data_channel_8
  assign CAN_FIRE_RL_rl_wr_data_channel_8 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_8 = 1'd1 ;

  // rule RL_rl_wr_response_channel_8
  assign CAN_FIRE_RL_rl_wr_response_channel_8 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_8 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_8
  assign CAN_FIRE_RL_rl_rd_addr_channel_8 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_8 = 1'd1 ;

  // rule RL_rl_rd_data_channel_8
  assign CAN_FIRE_RL_rl_rd_data_channel_8 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_8 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_9
  assign CAN_FIRE_RL_rl_wr_addr_channel_9 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_9 = 1'd1 ;

  // rule RL_rl_wr_data_channel_9
  assign CAN_FIRE_RL_rl_wr_data_channel_9 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_9 = 1'd1 ;

  // rule RL_rl_wr_response_channel_9
  assign CAN_FIRE_RL_rl_wr_response_channel_9 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_9 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_9
  assign CAN_FIRE_RL_rl_rd_addr_channel_9 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_9 = 1'd1 ;

  // rule RL_rl_rd_data_channel_9
  assign CAN_FIRE_RL_rl_rd_data_channel_9 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_9 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_10
  assign CAN_FIRE_RL_rl_wr_addr_channel_10 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_10 = 1'd1 ;

  // rule RL_rl_wr_data_channel_10
  assign CAN_FIRE_RL_rl_wr_data_channel_10 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_10 = 1'd1 ;

  // rule RL_rl_wr_response_channel_10
  assign CAN_FIRE_RL_rl_wr_response_channel_10 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_10 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_10
  assign CAN_FIRE_RL_rl_rd_addr_channel_10 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_10 = 1'd1 ;

  // rule RL_rl_rd_data_channel_10
  assign CAN_FIRE_RL_rl_rd_data_channel_10 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_10 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_11
  assign CAN_FIRE_RL_rl_wr_addr_channel_11 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_11 = 1'd1 ;

  // rule RL_rl_wr_data_channel_11
  assign CAN_FIRE_RL_rl_wr_data_channel_11 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_11 = 1'd1 ;

  // rule RL_rl_wr_response_channel_11
  assign CAN_FIRE_RL_rl_wr_response_channel_11 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_11 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_11
  assign CAN_FIRE_RL_rl_rd_addr_channel_11 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_11 = 1'd1 ;

  // rule RL_rl_rd_data_channel_11
  assign CAN_FIRE_RL_rl_rd_data_channel_11 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_11 = 1'd1 ;

  // rule RL_mkConnectionGetPut
  assign CAN_FIRE_RL_mkConnectionGetPut = 1'd1 ;
  assign WILL_FIRE_RL_mkConnectionGetPut = 1'd1 ;

  // rule RL_mkConnectionGetPut_1
  assign CAN_FIRE_RL_mkConnectionGetPut_1 = 1'd1 ;
  assign WILL_FIRE_RL_mkConnectionGetPut_1 = 1'd1 ;

  // rule RL_mkConnectionGetPut_2
  assign CAN_FIRE_RL_mkConnectionGetPut_2 = 1'd1 ;
  assign WILL_FIRE_RL_mkConnectionGetPut_2 = 1'd1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave =
	     fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_0_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_0_FULL_N &&
	     fabric_v_f_wr_sjs_0_FULL_N &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d47 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_1
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 =
	     fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_1_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_1_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_1_FULL_N &&
	     !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d14 &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d15 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_2
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 =
	     fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_2_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_2_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_2_FULL_N &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d14 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d15) &&
	     !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18 &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d19 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_4
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 =
	     fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_4_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_4_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_4_FULL_N &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d14 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d15) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d86 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_5
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 =
	     fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_5_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_5_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_5_FULL_N &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d100 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_6
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 =
	     fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_6_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_6_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_6_FULL_N &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d14 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d15) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d113 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_7
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 =
	     fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_7_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_7_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_7_FULL_N &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d129 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_8
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 =
	     fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_8_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_8_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_8_FULL_N &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d14 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d15) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d150 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_9
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 =
	     fabric_xactors_from_masters_0_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_9_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_9_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_9_FULL_N &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d14 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d15) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d168 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_10
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 =
	     fabric_xactors_to_slaves_0_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_0_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_0_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d214 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_11
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 =
	     fabric_xactors_to_slaves_1_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_1_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_1_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_FULL_N &&
	     !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d181 &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d182 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_12
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 =
	     fabric_xactors_to_slaves_2_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_2_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_2_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_FULL_N &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d181 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d182) &&
	     !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d185 &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d186 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_14
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 =
	     fabric_xactors_to_slaves_4_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_4_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_4_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_FULL_N &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d181 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d182) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d238 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_15
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 =
	     fabric_xactors_to_slaves_5_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_5_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_5_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d247 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_16
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 =
	     fabric_xactors_to_slaves_6_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_6_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_6_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_FULL_N &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d181 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d182) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d255 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_17
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 =
	     fabric_xactors_to_slaves_7_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_7_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_7_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d266 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_18
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 =
	     fabric_xactors_to_slaves_8_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_8_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_8_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_FULL_N &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d181 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d182) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d282 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_19
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 =
	     fabric_xactors_to_slaves_9_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_9_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_9_FULL_N &&
	     fabric_xactors_from_masters_1_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_FULL_N &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d181 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d182) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d295 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_20
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 =
	     fabric_xactors_to_slaves_0_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_0_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_0_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d341 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_21
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 =
	     fabric_xactors_to_slaves_1_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_1_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_1_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_FULL_N &&
	     !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d308 &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d309 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_22
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 =
	     fabric_xactors_to_slaves_2_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_2_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_2_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_FULL_N &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d308 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d309) &&
	     !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d312 &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d313 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_24
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 =
	     fabric_xactors_to_slaves_4_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_4_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_4_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_FULL_N &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d308 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d309) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d365 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_25
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 =
	     fabric_xactors_to_slaves_5_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_5_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_5_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d374 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_26
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 =
	     fabric_xactors_to_slaves_6_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_6_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_6_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_FULL_N &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d308 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d309) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d382 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_27
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 =
	     fabric_xactors_to_slaves_7_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_7_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_7_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d393 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_28
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28 =
	     fabric_xactors_to_slaves_8_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_8_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_8_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_FULL_N &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d308 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d309) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d409 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_29
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29 =
	     fabric_xactors_to_slaves_9_f_wr_addr_FULL_N &&
	     fabric_xactors_to_slaves_9_f_wr_data_FULL_N &&
	     fabric_v_f_wr_mis_9_FULL_N &&
	     fabric_xactors_from_masters_2_f_wr_addr_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_data_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_FULL_N &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d308 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d309) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d422 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave =
	     fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_0_FULL_N &&
	     fabric_v_f_rd_sjs_0_FULL_N &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d467 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_1
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 =
	     fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_1_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_1_FULL_N &&
	     !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d434 &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d435 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_2
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 =
	     fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_2_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_2_FULL_N &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d434 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d435) &&
	     !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d438 &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d439 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_4
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 =
	     fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_4_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_4_FULL_N &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d434 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d435) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d496 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_5
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 =
	     fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_5_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_5_FULL_N &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d507 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_6
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 =
	     fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_6_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_6_FULL_N &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d434 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d435) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d517 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_7
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 =
	     fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_7_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_7_FULL_N &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d530 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_8
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 =
	     fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_8_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_8_FULL_N &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d434 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d435) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d548 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_9
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 =
	     fabric_xactors_from_masters_0_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_0_FULL_N &&
	     fabric_xactors_to_slaves_9_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_9_FULL_N &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d434 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d435) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d563 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_10
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 =
	     fabric_xactors_to_slaves_0_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_0_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d606 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_11
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 =
	     fabric_xactors_to_slaves_1_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_1_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_FULL_N &&
	     !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d573 &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d574 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_12
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 =
	     fabric_xactors_to_slaves_2_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_2_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_FULL_N &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d573 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d574) &&
	     !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d577 &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d578 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_14
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 =
	     fabric_xactors_to_slaves_4_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_4_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_FULL_N &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d573 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d574) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d626 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_15
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 =
	     fabric_xactors_to_slaves_5_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_5_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d634 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_16
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 =
	     fabric_xactors_to_slaves_6_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_6_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_FULL_N &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d573 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d574) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d641 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_17
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 =
	     fabric_xactors_to_slaves_7_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_7_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d651 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_18
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 =
	     fabric_xactors_to_slaves_8_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_8_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_FULL_N &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d573 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d574) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d666 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_19
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 =
	     fabric_xactors_to_slaves_9_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_9_FULL_N &&
	     fabric_xactors_from_masters_1_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_FULL_N &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d573 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d574) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d678 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_20
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 =
	     fabric_xactors_to_slaves_0_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_0_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d721 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_21
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 =
	     fabric_xactors_to_slaves_1_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_1_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_FULL_N &&
	     !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d688 &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d689 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_22
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 =
	     fabric_xactors_to_slaves_2_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_2_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_FULL_N &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d688 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d689) &&
	     !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d692 &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d693 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_24
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 =
	     fabric_xactors_to_slaves_4_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_4_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_FULL_N &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d688 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d689) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d741 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_25
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 =
	     fabric_xactors_to_slaves_5_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_5_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d749 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_26
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 =
	     fabric_xactors_to_slaves_6_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_6_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_FULL_N &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d688 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d689) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d756 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_27
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27 =
	     fabric_xactors_to_slaves_7_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_7_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d766 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_28
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_28 =
	     fabric_xactors_to_slaves_8_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_8_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_FULL_N &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d688 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d689) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d781 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_28 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_28 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_29
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_29 =
	     fabric_xactors_to_slaves_9_f_rd_addr_FULL_N &&
	     fabric_v_f_rd_mis_9_FULL_N &&
	     fabric_xactors_from_masters_2_f_rd_addr_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_FULL_N &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d688 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d689) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d793 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_29 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_29 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master =
	     fabric_v_f_wr_mis_0_EMPTY_N && fabric_v_f_wr_sjs_0_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_wr_resp_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_0_D_OUT == 2'd0 &&
	     fabric_v_f_wr_sjs_0_D_OUT == 4'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_1
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 =
	     fabric_v_f_wr_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_1_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_mis_1_D_OUT == 2'd0 &&
	     fabric_v_f_wr_sjs_0_D_OUT == 4'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_2
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 =
	     fabric_v_f_wr_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_2_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_mis_2_D_OUT == 2'd0 &&
	     fabric_v_f_wr_sjs_0_D_OUT == 4'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_3
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 =
	     fabric_v_f_wr_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_3_EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_mis_3_D_OUT == 2'd0 &&
	     fabric_v_f_wr_sjs_0_D_OUT == 4'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_4
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 =
	     fabric_v_f_wr_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_4_EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_mis_4_D_OUT == 2'd0 &&
	     fabric_v_f_wr_sjs_0_D_OUT == 4'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_5
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 =
	     fabric_v_f_wr_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_5_EMPTY_N &&
	     fabric_xactors_to_slaves_5_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_mis_5_D_OUT == 2'd0 &&
	     fabric_v_f_wr_sjs_0_D_OUT == 4'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_6
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 =
	     fabric_v_f_wr_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_6_EMPTY_N &&
	     fabric_xactors_to_slaves_6_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_mis_6_D_OUT == 2'd0 &&
	     fabric_v_f_wr_sjs_0_D_OUT == 4'd6 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_7
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 =
	     fabric_v_f_wr_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_7_EMPTY_N &&
	     fabric_xactors_to_slaves_7_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_mis_7_D_OUT == 2'd0 &&
	     fabric_v_f_wr_sjs_0_D_OUT == 4'd7 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_8
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 =
	     fabric_v_f_wr_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_8_EMPTY_N &&
	     fabric_xactors_to_slaves_8_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_mis_8_D_OUT == 2'd0 &&
	     fabric_v_f_wr_sjs_0_D_OUT == 4'd8 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_9
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 =
	     fabric_v_f_wr_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_9_EMPTY_N &&
	     fabric_xactors_to_slaves_9_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_mis_9_D_OUT == 2'd0 &&
	     fabric_v_f_wr_sjs_0_D_OUT == 4'd9 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_10
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 =
	     fabric_v_f_wr_mis_0_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_0_D_OUT == 2'd1 &&
	     fabric_v_f_wr_sjs_1_D_OUT == 4'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_11
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 =
	     fabric_v_f_wr_mis_1_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_1_D_OUT == 2'd1 &&
	     fabric_v_f_wr_sjs_1_D_OUT == 4'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_12
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 =
	     fabric_v_f_wr_mis_2_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_2_D_OUT == 2'd1 &&
	     fabric_v_f_wr_sjs_1_D_OUT == 4'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_13
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 =
	     fabric_v_f_wr_mis_3_EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_3_D_OUT == 2'd1 &&
	     fabric_v_f_wr_sjs_1_D_OUT == 4'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_14
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 =
	     fabric_v_f_wr_mis_4_EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_4_D_OUT == 2'd1 &&
	     fabric_v_f_wr_sjs_1_D_OUT == 4'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_15
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 =
	     fabric_v_f_wr_mis_5_EMPTY_N &&
	     fabric_xactors_to_slaves_5_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_5_D_OUT == 2'd1 &&
	     fabric_v_f_wr_sjs_1_D_OUT == 4'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_16
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 =
	     fabric_v_f_wr_mis_6_EMPTY_N &&
	     fabric_xactors_to_slaves_6_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_6_D_OUT == 2'd1 &&
	     fabric_v_f_wr_sjs_1_D_OUT == 4'd6 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_17
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 =
	     fabric_v_f_wr_mis_7_EMPTY_N &&
	     fabric_xactors_to_slaves_7_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_7_D_OUT == 2'd1 &&
	     fabric_v_f_wr_sjs_1_D_OUT == 4'd7 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_18
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 =
	     fabric_v_f_wr_mis_8_EMPTY_N &&
	     fabric_xactors_to_slaves_8_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_8_D_OUT == 2'd1 &&
	     fabric_v_f_wr_sjs_1_D_OUT == 4'd8 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_19
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 =
	     fabric_v_f_wr_mis_9_EMPTY_N &&
	     fabric_xactors_to_slaves_9_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_9_D_OUT == 2'd1 &&
	     fabric_v_f_wr_sjs_1_D_OUT == 4'd9 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_20
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 =
	     fabric_v_f_wr_mis_0_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_0_D_OUT == 2'd2 &&
	     fabric_v_f_wr_sjs_2_D_OUT == 4'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_21
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 =
	     fabric_v_f_wr_mis_1_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_1_D_OUT == 2'd2 &&
	     fabric_v_f_wr_sjs_2_D_OUT == 4'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_22
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 =
	     fabric_v_f_wr_mis_2_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_2_D_OUT == 2'd2 &&
	     fabric_v_f_wr_sjs_2_D_OUT == 4'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_23
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 =
	     fabric_v_f_wr_mis_3_EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_3_D_OUT == 2'd2 &&
	     fabric_v_f_wr_sjs_2_D_OUT == 4'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_24
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 =
	     fabric_v_f_wr_mis_4_EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_4_D_OUT == 2'd2 &&
	     fabric_v_f_wr_sjs_2_D_OUT == 4'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_25
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 =
	     fabric_v_f_wr_mis_5_EMPTY_N &&
	     fabric_xactors_to_slaves_5_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_5_D_OUT == 2'd2 &&
	     fabric_v_f_wr_sjs_2_D_OUT == 4'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_26
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 =
	     fabric_v_f_wr_mis_6_EMPTY_N &&
	     fabric_xactors_to_slaves_6_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_6_D_OUT == 2'd2 &&
	     fabric_v_f_wr_sjs_2_D_OUT == 4'd6 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_27
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27 =
	     fabric_v_f_wr_mis_7_EMPTY_N &&
	     fabric_xactors_to_slaves_7_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_7_D_OUT == 2'd2 &&
	     fabric_v_f_wr_sjs_2_D_OUT == 4'd7 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_28
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_28 =
	     fabric_v_f_wr_mis_8_EMPTY_N &&
	     fabric_xactors_to_slaves_8_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_8_D_OUT == 2'd2 &&
	     fabric_v_f_wr_sjs_2_D_OUT == 4'd8 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_28 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_28 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_29
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_29 =
	     fabric_v_f_wr_mis_9_EMPTY_N &&
	     fabric_xactors_to_slaves_9_f_wr_resp_EMPTY_N &&
	     fabric_v_f_wr_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_wr_resp_FULL_N &&
	     fabric_v_f_wr_mis_9_D_OUT == 2'd2 &&
	     fabric_v_f_wr_sjs_2_D_OUT == 4'd9 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_29 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_29 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master =
	     fabric_v_f_rd_mis_0_EMPTY_N && fabric_v_f_rd_sjs_0_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_rd_data_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_0_D_OUT == 2'd0 &&
	     fabric_v_f_rd_sjs_0_D_OUT == 4'd0 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_1
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 =
	     fabric_v_f_rd_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_1_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_mis_1_D_OUT == 2'd0 &&
	     fabric_v_f_rd_sjs_0_D_OUT == 4'd1 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_2
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 =
	     fabric_v_f_rd_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_2_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_mis_2_D_OUT == 2'd0 &&
	     fabric_v_f_rd_sjs_0_D_OUT == 4'd2 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_3
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 =
	     fabric_v_f_rd_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_3_EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_mis_3_D_OUT == 2'd0 &&
	     fabric_v_f_rd_sjs_0_D_OUT == 4'd3 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_4
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 =
	     fabric_v_f_rd_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_4_EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_mis_4_D_OUT == 2'd0 &&
	     fabric_v_f_rd_sjs_0_D_OUT == 4'd4 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_5
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 =
	     fabric_v_f_rd_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_5_EMPTY_N &&
	     fabric_xactors_to_slaves_5_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_mis_5_D_OUT == 2'd0 &&
	     fabric_v_f_rd_sjs_0_D_OUT == 4'd5 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_6
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 =
	     fabric_v_f_rd_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_6_EMPTY_N &&
	     fabric_xactors_to_slaves_6_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_mis_6_D_OUT == 2'd0 &&
	     fabric_v_f_rd_sjs_0_D_OUT == 4'd6 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_7
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 =
	     fabric_v_f_rd_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_7_EMPTY_N &&
	     fabric_xactors_to_slaves_7_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_mis_7_D_OUT == 2'd0 &&
	     fabric_v_f_rd_sjs_0_D_OUT == 4'd7 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_8
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 =
	     fabric_v_f_rd_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_8_EMPTY_N &&
	     fabric_xactors_to_slaves_8_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_mis_8_D_OUT == 2'd0 &&
	     fabric_v_f_rd_sjs_0_D_OUT == 4'd8 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_9
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 =
	     fabric_v_f_rd_sjs_0_EMPTY_N &&
	     fabric_xactors_from_masters_0_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_9_EMPTY_N &&
	     fabric_xactors_to_slaves_9_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_mis_9_D_OUT == 2'd0 &&
	     fabric_v_f_rd_sjs_0_D_OUT == 4'd9 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_10
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 =
	     fabric_v_f_rd_mis_0_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_0_D_OUT == 2'd1 &&
	     fabric_v_f_rd_sjs_1_D_OUT == 4'd0 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_11
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 =
	     fabric_v_f_rd_mis_1_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_1_D_OUT == 2'd1 &&
	     fabric_v_f_rd_sjs_1_D_OUT == 4'd1 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_12
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 =
	     fabric_v_f_rd_mis_2_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_2_D_OUT == 2'd1 &&
	     fabric_v_f_rd_sjs_1_D_OUT == 4'd2 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_13
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 =
	     fabric_v_f_rd_mis_3_EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_3_D_OUT == 2'd1 &&
	     fabric_v_f_rd_sjs_1_D_OUT == 4'd3 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_14
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 =
	     fabric_v_f_rd_mis_4_EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_4_D_OUT == 2'd1 &&
	     fabric_v_f_rd_sjs_1_D_OUT == 4'd4 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_15
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 =
	     fabric_v_f_rd_mis_5_EMPTY_N &&
	     fabric_xactors_to_slaves_5_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_5_D_OUT == 2'd1 &&
	     fabric_v_f_rd_sjs_1_D_OUT == 4'd5 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_16
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 =
	     fabric_v_f_rd_mis_6_EMPTY_N &&
	     fabric_xactors_to_slaves_6_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_6_D_OUT == 2'd1 &&
	     fabric_v_f_rd_sjs_1_D_OUT == 4'd6 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_17
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 =
	     fabric_v_f_rd_mis_7_EMPTY_N &&
	     fabric_xactors_to_slaves_7_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_7_D_OUT == 2'd1 &&
	     fabric_v_f_rd_sjs_1_D_OUT == 4'd7 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_18
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 =
	     fabric_v_f_rd_mis_8_EMPTY_N &&
	     fabric_xactors_to_slaves_8_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_8_D_OUT == 2'd1 &&
	     fabric_v_f_rd_sjs_1_D_OUT == 4'd8 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_19
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 =
	     fabric_v_f_rd_mis_9_EMPTY_N &&
	     fabric_xactors_to_slaves_9_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_1_EMPTY_N &&
	     fabric_xactors_from_masters_1_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_9_D_OUT == 2'd1 &&
	     fabric_v_f_rd_sjs_1_D_OUT == 4'd9 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_20
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 =
	     fabric_v_f_rd_mis_0_EMPTY_N &&
	     fabric_xactors_to_slaves_0_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_0_D_OUT == 2'd2 &&
	     fabric_v_f_rd_sjs_2_D_OUT == 4'd0 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_21
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 =
	     fabric_v_f_rd_mis_1_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_1_D_OUT == 2'd2 &&
	     fabric_v_f_rd_sjs_2_D_OUT == 4'd1 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_22
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 =
	     fabric_v_f_rd_mis_2_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_2_D_OUT == 2'd2 &&
	     fabric_v_f_rd_sjs_2_D_OUT == 4'd2 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_23
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 =
	     fabric_v_f_rd_mis_3_EMPTY_N &&
	     fabric_xactors_to_slaves_3_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_3_D_OUT == 2'd2 &&
	     fabric_v_f_rd_sjs_2_D_OUT == 4'd3 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_24
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 =
	     fabric_v_f_rd_mis_4_EMPTY_N &&
	     fabric_xactors_to_slaves_4_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_4_D_OUT == 2'd2 &&
	     fabric_v_f_rd_sjs_2_D_OUT == 4'd4 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_25
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 =
	     fabric_v_f_rd_mis_5_EMPTY_N &&
	     fabric_xactors_to_slaves_5_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_5_D_OUT == 2'd2 &&
	     fabric_v_f_rd_sjs_2_D_OUT == 4'd5 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_26
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 =
	     fabric_v_f_rd_mis_6_EMPTY_N &&
	     fabric_xactors_to_slaves_6_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_6_D_OUT == 2'd2 &&
	     fabric_v_f_rd_sjs_2_D_OUT == 4'd6 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_27
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27 =
	     fabric_v_f_rd_mis_7_EMPTY_N &&
	     fabric_xactors_to_slaves_7_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_7_D_OUT == 2'd2 &&
	     fabric_v_f_rd_sjs_2_D_OUT == 4'd7 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_28
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_28 =
	     fabric_v_f_rd_mis_8_EMPTY_N &&
	     fabric_xactors_to_slaves_8_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_8_D_OUT == 2'd2 &&
	     fabric_v_f_rd_sjs_2_D_OUT == 4'd8 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_28 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_28 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_29
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_29 =
	     fabric_v_f_rd_mis_9_EMPTY_N &&
	     fabric_xactors_to_slaves_9_f_rd_data_EMPTY_N &&
	     fabric_v_f_rd_sjs_2_EMPTY_N &&
	     fabric_xactors_from_masters_2_f_rd_data_FULL_N &&
	     fabric_v_f_rd_mis_9_D_OUT == 2'd2 &&
	     fabric_v_f_rd_sjs_2_D_OUT == 4'd9 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_29 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_29 ;

  // rule RL_clint_axi_read_transaction
  assign CAN_FIRE_RL_clint_axi_read_transaction =
	     clint_s_xactor_f_rd_addr_EMPTY_N &&
	     clint_s_xactor_f_rd_data_FULL_N ;
  assign WILL_FIRE_RL_clint_axi_read_transaction =
	     CAN_FIRE_RL_clint_axi_read_transaction ;

  // rule RL_clint_axi_write_transaction
  assign CAN_FIRE_RL_clint_axi_write_transaction =
	     clint_s_xactor_f_wr_addr_EMPTY_N &&
	     clint_s_xactor_f_wr_data_EMPTY_N &&
	     clint_s_xactor_f_wr_resp_FULL_N ;
  assign WILL_FIRE_RL_clint_axi_write_transaction =
	     CAN_FIRE_RL_clint_axi_write_transaction ;

  // rule RL_clint_clint_generate_time_interrupt
  assign CAN_FIRE_RL_clint_clint_generate_time_interrupt =
	     !clint_clint_wr_mtimecmp_written_whas ;
  assign WILL_FIRE_RL_clint_clint_generate_time_interrupt =
	     CAN_FIRE_RL_clint_clint_generate_time_interrupt &&
	     !WILL_FIRE_RL_clint_axi_write_transaction ;

  // rule RL_clint_clint_clear_interrupt
  assign CAN_FIRE_RL_clint_clint_clear_interrupt =
	     clint_clint_wr_mtimecmp_written_whas ;
  assign WILL_FIRE_RL_clint_clint_clear_interrupt =
	     clint_clint_wr_mtimecmp_written_whas ;

  // rule RL_clint_clint_increment_timer
  assign CAN_FIRE_RL_clint_clint_increment_timer = 1'd1 ;
  assign WILL_FIRE_RL_clint_clint_increment_timer = 1'd1 ;

  // rule RL_debug_memory_recieve_read
  assign CAN_FIRE_RL_debug_memory_recieve_read =
	     debug_memory_s_xactor_f_rd_addr_EMPTY_N &&
	     debug_memory_s_xactor_f_rd_data_FULL_N ;
  assign WILL_FIRE_RL_debug_memory_recieve_read =
	     CAN_FIRE_RL_debug_memory_recieve_read ;

  // rule RL_debug_memory_receive_write
  assign CAN_FIRE_RL_debug_memory_receive_write =
	     debug_memory_s_xactor_f_wr_addr_EMPTY_N &&
	     debug_memory_s_xactor_f_wr_data_EMPTY_N &&
	     debug_memory_s_xactor_f_wr_resp_FULL_N ;
  assign WILL_FIRE_RL_debug_memory_receive_write =
	     CAN_FIRE_RL_debug_memory_receive_write ;

  // rule RL_err_slave_receive_read_request
  assign CAN_FIRE_RL_err_slave_receive_read_request =
	     err_slave_s_xactor_f_rd_addr_EMPTY_N &&
	     err_slave_s_xactor_f_rd_data_FULL_N ;
  assign WILL_FIRE_RL_err_slave_receive_read_request =
	     CAN_FIRE_RL_err_slave_receive_read_request ;

  // rule RL_err_slave_receive_write_request
  assign CAN_FIRE_RL_err_slave_receive_write_request =
	     err_slave_s_xactor_f_wr_addr_EMPTY_N &&
	     err_slave_s_xactor_f_wr_data_EMPTY_N &&
	     err_slave_s_xactor_f_wr_resp_FULL_N ;
  assign WILL_FIRE_RL_err_slave_receive_write_request =
	     CAN_FIRE_RL_err_slave_receive_write_request ;

  // inputs to muxes for submodule ports
  assign MUX_clint_clint_mtip_write_1__VAL_1 =
	     clint_clint_rgmtime >= clint_clint_rgmtimecmp ;

  // inlined wires
  assign clint_clint_wr_mtimecmp_written_whas =
	     WILL_FIRE_RL_clint_axi_write_transaction &&
	     clint_s_xactor_f_wr_addr_D_OUT[20:5] >= 16'h4000 &&
	     clint_s_xactor_f_wr_addr_D_OUT[20:5] <= 16'd16391 ;

  // register clint_clint_msip
  assign clint_clint_msip_D_IN = data__h57574[0] ;
  assign clint_clint_msip_EN =
	     WILL_FIRE_RL_clint_axi_write_transaction &&
	     clint_s_xactor_f_wr_addr_D_OUT[20:5] == 16'h0 ;

  // register clint_clint_mtip
  assign clint_clint_mtip_D_IN =
	     WILL_FIRE_RL_clint_clint_generate_time_interrupt &&
	     MUX_clint_clint_mtip_write_1__VAL_1 ;
  assign clint_clint_mtip_EN =
	     WILL_FIRE_RL_clint_clint_generate_time_interrupt ||
	     clint_clint_wr_mtimecmp_written_whas ;

  // register clint_clint_rg_tick
  assign clint_clint_rg_tick_D_IN = clint_clint_rg_tick + 4'd1 ;
  assign clint_clint_rg_tick_EN = 1'd1 ;

  // register clint_clint_rgmtime
  assign clint_clint_rgmtime_D_IN = clint_clint_rgmtime + 64'd1 ;
  assign clint_clint_rgmtime_EN = clint_clint_rg_tick == 4'd0 ;

  // register clint_clint_rgmtimecmp
  assign clint_clint_rgmtimecmp_D_IN = x__h58838 | datamask__h57577 ;
  assign clint_clint_rgmtimecmp_EN = clint_clint_wr_mtimecmp_written_whas ;

  // register debug_memory_instr_array_0
  assign debug_memory_instr_array_0_D_IN = 32'h0 ;
  assign debug_memory_instr_array_0_EN = 1'b0 ;

  // register debug_memory_instr_array_1
  assign debug_memory_instr_array_1_D_IN = 32'h0 ;
  assign debug_memory_instr_array_1_EN = 1'b0 ;

  // register debug_memory_instr_array_2
  assign debug_memory_instr_array_2_D_IN = 32'h0 ;
  assign debug_memory_instr_array_2_EN = 1'b0 ;

  // register debug_memory_instr_array_3
  assign debug_memory_instr_array_3_D_IN = 32'h0 ;
  assign debug_memory_instr_array_3_EN = 1'b0 ;

  // register tdi
  assign tdi_D_IN = wire_tdi_tdi_in ;
  assign tdi_EN = 1'd1 ;

  // register tdo
  assign tdo_D_IN = jtag_tap_tdo ;
  assign tdo_EN = 1'd1 ;

  // register tms
  assign tms_D_IN = wire_tms_tms_in ;
  assign tms_EN = 1'd1 ;

  // submodule bootrom
  assign bootrom_slave_m_arvalid_araddr =
	     fabric_xactors_to_slaves_0_f_rd_addr_D_OUT[36:5] ;
  assign bootrom_slave_m_arvalid_arprot =
	     fabric_xactors_to_slaves_0_f_rd_addr_D_OUT[4:2] ;
  assign bootrom_slave_m_arvalid_arsize =
	     fabric_xactors_to_slaves_0_f_rd_addr_D_OUT[1:0] ;
  assign bootrom_slave_m_arvalid_arvalid =
	     fabric_xactors_to_slaves_0_f_rd_addr_EMPTY_N ;
  assign bootrom_slave_m_awvalid_awaddr =
	     fabric_xactors_to_slaves_0_f_wr_addr_D_OUT[36:5] ;
  assign bootrom_slave_m_awvalid_awprot =
	     fabric_xactors_to_slaves_0_f_wr_addr_D_OUT[4:2] ;
  assign bootrom_slave_m_awvalid_awsize =
	     fabric_xactors_to_slaves_0_f_wr_addr_D_OUT[1:0] ;
  assign bootrom_slave_m_awvalid_awvalid =
	     fabric_xactors_to_slaves_0_f_wr_addr_EMPTY_N ;
  assign bootrom_slave_m_bready_bready =
	     fabric_xactors_to_slaves_0_f_wr_resp_FULL_N ;
  assign bootrom_slave_m_rready_rready =
	     fabric_xactors_to_slaves_0_f_rd_data_FULL_N ;
  assign bootrom_slave_m_wvalid_wdata =
	     fabric_xactors_to_slaves_0_f_wr_data_D_OUT[35:4] ;
  assign bootrom_slave_m_wvalid_wstrb =
	     fabric_xactors_to_slaves_0_f_wr_data_D_OUT[3:0] ;
  assign bootrom_slave_m_wvalid_wvalid =
	     fabric_xactors_to_slaves_0_f_wr_data_EMPTY_N ;

  // submodule clint_s_xactor_f_rd_addr
  assign clint_s_xactor_f_rd_addr_D_IN =
	     fabric_xactors_to_slaves_1_f_rd_addr_D_OUT ;
  assign clint_s_xactor_f_rd_addr_ENQ =
	     fabric_xactors_to_slaves_1_f_rd_addr_EMPTY_N &&
	     clint_s_xactor_f_rd_addr_FULL_N ;
  assign clint_s_xactor_f_rd_addr_DEQ =
	     CAN_FIRE_RL_clint_axi_read_transaction ;
  assign clint_s_xactor_f_rd_addr_CLR = 1'b0 ;

  // submodule clint_s_xactor_f_rd_data
  assign clint_s_xactor_f_rd_data_D_IN =
	     { (clint_s_xactor_f_rd_addr_D_OUT[20:5] == 16'h0 ||
		clint_s_xactor_f_rd_addr_D_OUT[20:5] >= 16'h4000 &&
		clint_s_xactor_f_rd_addr_D_OUT[20:5] <= 16'd16391 ||
		clint_s_xactor_f_rd_addr_D_OUT[20:5] >= 16'hBFF8 &&
		clint_s_xactor_f_rd_addr_D_OUT[20:5] <= 16'd49151) ?
		 2'd0 :
		 2'd2,
	       x__h47810[31:0] } ;
  assign clint_s_xactor_f_rd_data_ENQ =
	     CAN_FIRE_RL_clint_axi_read_transaction ;
  assign clint_s_xactor_f_rd_data_DEQ =
	     fabric_xactors_to_slaves_1_f_rd_data_FULL_N &&
	     clint_s_xactor_f_rd_data_EMPTY_N ;
  assign clint_s_xactor_f_rd_data_CLR = 1'b0 ;

  // submodule clint_s_xactor_f_wr_addr
  assign clint_s_xactor_f_wr_addr_D_IN =
	     fabric_xactors_to_slaves_1_f_wr_addr_D_OUT ;
  assign clint_s_xactor_f_wr_addr_ENQ =
	     fabric_xactors_to_slaves_1_f_wr_addr_EMPTY_N &&
	     clint_s_xactor_f_wr_addr_FULL_N ;
  assign clint_s_xactor_f_wr_addr_DEQ =
	     CAN_FIRE_RL_clint_axi_write_transaction ;
  assign clint_s_xactor_f_wr_addr_CLR = 1'b0 ;

  // submodule clint_s_xactor_f_wr_data
  assign clint_s_xactor_f_wr_data_D_IN =
	     fabric_xactors_to_slaves_1_f_wr_data_D_OUT ;
  assign clint_s_xactor_f_wr_data_ENQ =
	     fabric_xactors_to_slaves_1_f_wr_data_EMPTY_N &&
	     clint_s_xactor_f_wr_data_FULL_N ;
  assign clint_s_xactor_f_wr_data_DEQ =
	     CAN_FIRE_RL_clint_axi_write_transaction ;
  assign clint_s_xactor_f_wr_data_CLR = 1'b0 ;

  // submodule clint_s_xactor_f_wr_resp
  assign clint_s_xactor_f_wr_resp_D_IN =
	     (clint_s_xactor_f_wr_addr_D_OUT[20:5] == 16'h0 ||
	      clint_s_xactor_f_wr_addr_D_OUT[20:5] >= 16'h4000 &&
	      clint_s_xactor_f_wr_addr_D_OUT[20:5] <= 16'd16391) ?
	       2'd0 :
	       2'd2 ;
  assign clint_s_xactor_f_wr_resp_ENQ =
	     CAN_FIRE_RL_clint_axi_write_transaction ;
  assign clint_s_xactor_f_wr_resp_DEQ =
	     fabric_xactors_to_slaves_1_f_wr_resp_FULL_N &&
	     clint_s_xactor_f_wr_resp_EMPTY_N ;
  assign clint_s_xactor_f_wr_resp_CLR = 1'b0 ;

  // submodule debug_memory_s_xactor_f_rd_addr
  assign debug_memory_s_xactor_f_rd_addr_D_IN =
	     fabric_xactors_to_slaves_2_f_rd_addr_D_OUT ;
  assign debug_memory_s_xactor_f_rd_addr_ENQ =
	     fabric_xactors_to_slaves_2_f_rd_addr_EMPTY_N &&
	     debug_memory_s_xactor_f_rd_addr_FULL_N ;
  assign debug_memory_s_xactor_f_rd_addr_DEQ =
	     CAN_FIRE_RL_debug_memory_recieve_read ;
  assign debug_memory_s_xactor_f_rd_addr_CLR = 1'b0 ;

  // submodule debug_memory_s_xactor_f_rd_data
  assign debug_memory_s_xactor_f_rd_data_D_IN =
	     { 2'd0, CASE_debug_memory_s_xactor_f_rd_addrD_OUT_BIT_ETC__q2 } ;
  assign debug_memory_s_xactor_f_rd_data_ENQ =
	     CAN_FIRE_RL_debug_memory_recieve_read ;
  assign debug_memory_s_xactor_f_rd_data_DEQ =
	     fabric_xactors_to_slaves_2_f_rd_data_FULL_N &&
	     debug_memory_s_xactor_f_rd_data_EMPTY_N ;
  assign debug_memory_s_xactor_f_rd_data_CLR = 1'b0 ;

  // submodule debug_memory_s_xactor_f_wr_addr
  assign debug_memory_s_xactor_f_wr_addr_D_IN =
	     fabric_xactors_to_slaves_2_f_wr_addr_D_OUT ;
  assign debug_memory_s_xactor_f_wr_addr_ENQ =
	     fabric_xactors_to_slaves_2_f_wr_addr_EMPTY_N &&
	     debug_memory_s_xactor_f_wr_addr_FULL_N ;
  assign debug_memory_s_xactor_f_wr_addr_DEQ =
	     CAN_FIRE_RL_debug_memory_receive_write ;
  assign debug_memory_s_xactor_f_wr_addr_CLR = 1'b0 ;

  // submodule debug_memory_s_xactor_f_wr_data
  assign debug_memory_s_xactor_f_wr_data_D_IN =
	     fabric_xactors_to_slaves_2_f_wr_data_D_OUT ;
  assign debug_memory_s_xactor_f_wr_data_ENQ =
	     fabric_xactors_to_slaves_2_f_wr_data_EMPTY_N &&
	     debug_memory_s_xactor_f_wr_data_FULL_N ;
  assign debug_memory_s_xactor_f_wr_data_DEQ =
	     CAN_FIRE_RL_debug_memory_receive_write ;
  assign debug_memory_s_xactor_f_wr_data_CLR = 1'b0 ;

  // submodule debug_memory_s_xactor_f_wr_resp
  assign debug_memory_s_xactor_f_wr_resp_D_IN = 2'd2 ;
  assign debug_memory_s_xactor_f_wr_resp_ENQ =
	     CAN_FIRE_RL_debug_memory_receive_write ;
  assign debug_memory_s_xactor_f_wr_resp_DEQ =
	     fabric_xactors_to_slaves_2_f_wr_resp_FULL_N &&
	     debug_memory_s_xactor_f_wr_resp_EMPTY_N ;
  assign debug_memory_s_xactor_f_wr_resp_CLR = 1'b0 ;

  // submodule debug_module
  assign debug_module_debug_master_m_arready_arready =
	     fabric_xactors_from_masters_0_f_rd_addr_FULL_N ;
  assign debug_module_debug_master_m_awready_awready =
	     fabric_xactors_from_masters_0_f_wr_addr_FULL_N ;
  assign debug_module_debug_master_m_bvalid_bresp =
	     fabric_xactors_from_masters_0_f_wr_resp_D_OUT ;
  assign debug_module_debug_master_m_bvalid_bvalid =
	     fabric_xactors_from_masters_0_f_wr_resp_EMPTY_N ;
  assign debug_module_debug_master_m_rvalid_rdata =
	     fabric_xactors_from_masters_0_f_rd_data_D_OUT[31:0] ;
  assign debug_module_debug_master_m_rvalid_rresp =
	     fabric_xactors_from_masters_0_f_rd_data_D_OUT[33:32] ;
  assign debug_module_debug_master_m_rvalid_rvalid =
	     fabric_xactors_from_masters_0_f_rd_data_EMPTY_N ;
  assign debug_module_debug_master_m_wready_wready =
	     fabric_xactors_from_masters_0_f_wr_data_FULL_N ;
  assign debug_module_dtm_putCommand_put = sync_request_to_dm_dD_OUT ;
  assign debug_module_hart_abstractReadResponse_abstractResponse =
	     eclass_debug_server_abstractReadResponse ;
  assign debug_module_hart_set_halted_halted = eclass_debug_server_is_halted ;
  assign debug_module_hart_set_have_reset_have_reset =
	     eclass_debug_server_has_reset ;
  assign debug_module_hart_set_unavailable_unavailable =
	     eclass_debug_server_is_unavailable ;
  assign debug_module_EN_dtm_putCommand_put =
	     CAN_FIRE_RL_read_synced_request_to_dm ;
  assign debug_module_EN_dtm_getResponse_get =
	     CAN_FIRE_RL_connect_debug_response_to_syncfifo ;
  assign debug_module_EN_hart_abstractOperation = CAN_FIRE_RL_operation ;
  assign debug_module_EN_hart_abstractReadResponse = WILL_FIRE_RL_response ;

  // submodule eclass
  assign eclass_debug_server_abstractOperation_cmd =
	     debug_module_hart_abstractOperation ;
  assign eclass_debug_server_dm_active_dm_active =
	     debug_module_hart_dm_active ;
  assign eclass_debug_server_haltRequest_halt_request =
	     debug_module_hart_dm_active && debug_module_hart_haltRequest ;
  assign eclass_debug_server_hartReset_hart_reset_v =
	     debug_module_hart_dm_active && debug_module_hart_hart_reset ;
  assign eclass_debug_server_resumeRequest_resume_request =
	     debug_module_hart_dm_active && debug_module_hart_resumeRequest ;
  assign eclass_master_d_m_arready_arready =
	     fabric_xactors_from_masters_1_f_rd_addr_FULL_N ;
  assign eclass_master_d_m_awready_awready =
	     fabric_xactors_from_masters_1_f_wr_addr_FULL_N ;
  assign eclass_master_d_m_bvalid_bresp =
	     fabric_xactors_from_masters_1_f_wr_resp_D_OUT ;
  assign eclass_master_d_m_bvalid_bvalid =
	     fabric_xactors_from_masters_1_f_wr_resp_EMPTY_N ;
  assign eclass_master_d_m_rvalid_rdata =
	     fabric_xactors_from_masters_1_f_rd_data_D_OUT[31:0] ;
  assign eclass_master_d_m_rvalid_rresp =
	     fabric_xactors_from_masters_1_f_rd_data_D_OUT[33:32] ;
  assign eclass_master_d_m_rvalid_rvalid =
	     fabric_xactors_from_masters_1_f_rd_data_EMPTY_N ;
  assign eclass_master_d_m_wready_wready =
	     fabric_xactors_from_masters_1_f_wr_data_FULL_N ;
  assign eclass_master_i_m_arready_arready =
	     fabric_xactors_from_masters_2_f_rd_addr_FULL_N ;
  assign eclass_master_i_m_awready_awready =
	     fabric_xactors_from_masters_2_f_wr_addr_FULL_N ;
  assign eclass_master_i_m_bvalid_bresp =
	     fabric_xactors_from_masters_2_f_wr_resp_D_OUT ;
  assign eclass_master_i_m_bvalid_bvalid =
	     fabric_xactors_from_masters_2_f_wr_resp_EMPTY_N ;
  assign eclass_master_i_m_rvalid_rdata =
	     fabric_xactors_from_masters_2_f_rd_data_D_OUT[31:0] ;
  assign eclass_master_i_m_rvalid_rresp =
	     fabric_xactors_from_masters_2_f_rd_data_D_OUT[33:32] ;
  assign eclass_master_i_m_rvalid_rvalid =
	     fabric_xactors_from_masters_2_f_rd_data_EMPTY_N ;
  assign eclass_master_i_m_wready_wready =
	     fabric_xactors_from_masters_2_f_wr_data_FULL_N ;
  assign eclass_sb_clint_msip_put = clint_clint_msip ;
  assign eclass_sb_clint_mtime_put = clint_clint_rgmtime ;
  assign eclass_sb_clint_mtip_put = clint_clint_mtip ;
  assign eclass_sb_ext_interrupt_put = 1'b0 ;
  assign eclass_EN_sb_clint_msip_put = 1'd1 ;
  assign eclass_EN_sb_clint_mtip_put = 1'd1 ;
  assign eclass_EN_sb_clint_mtime_put = 1'd1 ;
  assign eclass_EN_sb_ext_interrupt_put = 1'b0 ;
  assign eclass_EN_debug_server_abstractOperation = CAN_FIRE_RL_operation ;
  assign eclass_EN_debug_server_abstractReadResponse = WILL_FIRE_RL_response ;

  // submodule err_slave_s_xactor_f_rd_addr
  assign err_slave_s_xactor_f_rd_addr_D_IN =
	     fabric_xactors_to_slaves_9_f_rd_addr_D_OUT ;
  assign err_slave_s_xactor_f_rd_addr_ENQ =
	     fabric_xactors_to_slaves_9_f_rd_addr_EMPTY_N &&
	     err_slave_s_xactor_f_rd_addr_FULL_N ;
  assign err_slave_s_xactor_f_rd_addr_DEQ =
	     CAN_FIRE_RL_err_slave_receive_read_request ;
  assign err_slave_s_xactor_f_rd_addr_CLR = 1'b0 ;

  // submodule err_slave_s_xactor_f_rd_data
  assign err_slave_s_xactor_f_rd_data_D_IN = 34'h300000000 ;
  assign err_slave_s_xactor_f_rd_data_ENQ =
	     CAN_FIRE_RL_err_slave_receive_read_request ;
  assign err_slave_s_xactor_f_rd_data_DEQ =
	     fabric_xactors_to_slaves_9_f_rd_data_FULL_N &&
	     err_slave_s_xactor_f_rd_data_EMPTY_N ;
  assign err_slave_s_xactor_f_rd_data_CLR = 1'b0 ;

  // submodule err_slave_s_xactor_f_wr_addr
  assign err_slave_s_xactor_f_wr_addr_D_IN =
	     fabric_xactors_to_slaves_9_f_wr_addr_D_OUT ;
  assign err_slave_s_xactor_f_wr_addr_ENQ =
	     fabric_xactors_to_slaves_9_f_wr_addr_EMPTY_N &&
	     err_slave_s_xactor_f_wr_addr_FULL_N ;
  assign err_slave_s_xactor_f_wr_addr_DEQ =
	     CAN_FIRE_RL_err_slave_receive_write_request ;
  assign err_slave_s_xactor_f_wr_addr_CLR = 1'b0 ;

  // submodule err_slave_s_xactor_f_wr_data
  assign err_slave_s_xactor_f_wr_data_D_IN =
	     fabric_xactors_to_slaves_9_f_wr_data_D_OUT ;
  assign err_slave_s_xactor_f_wr_data_ENQ =
	     fabric_xactors_to_slaves_9_f_wr_data_EMPTY_N &&
	     err_slave_s_xactor_f_wr_data_FULL_N ;
  assign err_slave_s_xactor_f_wr_data_DEQ =
	     CAN_FIRE_RL_err_slave_receive_write_request ;
  assign err_slave_s_xactor_f_wr_data_CLR = 1'b0 ;

  // submodule err_slave_s_xactor_f_wr_resp
  assign err_slave_s_xactor_f_wr_resp_D_IN = 2'd3 ;
  assign err_slave_s_xactor_f_wr_resp_ENQ =
	     CAN_FIRE_RL_err_slave_receive_write_request ;
  assign err_slave_s_xactor_f_wr_resp_DEQ =
	     fabric_xactors_to_slaves_9_f_wr_resp_FULL_N &&
	     err_slave_s_xactor_f_wr_resp_EMPTY_N ;
  assign err_slave_s_xactor_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_err_user_0
  assign fabric_v_f_rd_err_user_0_ENQ = 1'b0 ;
  assign fabric_v_f_rd_err_user_0_DEQ = 1'b0 ;
  assign fabric_v_f_rd_err_user_0_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_err_user_1
  assign fabric_v_f_rd_err_user_1_ENQ = 1'b0 ;
  assign fabric_v_f_rd_err_user_1_DEQ = 1'b0 ;
  assign fabric_v_f_rd_err_user_1_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_err_user_2
  assign fabric_v_f_rd_err_user_2_ENQ = 1'b0 ;
  assign fabric_v_f_rd_err_user_2_DEQ = 1'b0 ;
  assign fabric_v_f_rd_err_user_2_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_mis_0
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave:
	  fabric_v_f_rd_mis_0_D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10:
	  fabric_v_f_rd_mis_0_D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20:
	  fabric_v_f_rd_mis_0_D_IN = 2'd2;
      default: fabric_v_f_rd_mis_0_D_IN = 2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_0_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 ;
  assign fabric_v_f_rd_mis_0_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master ;
  assign fabric_v_f_rd_mis_0_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_mis_1
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1:
	  fabric_v_f_rd_mis_1_D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11:
	  fabric_v_f_rd_mis_1_D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21:
	  fabric_v_f_rd_mis_1_D_IN = 2'd2;
      default: fabric_v_f_rd_mis_1_D_IN = 2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_1_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 ;
  assign fabric_v_f_rd_mis_1_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 ;
  assign fabric_v_f_rd_mis_1_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_mis_2
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2:
	  fabric_v_f_rd_mis_2_D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12:
	  fabric_v_f_rd_mis_2_D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22:
	  fabric_v_f_rd_mis_2_D_IN = 2'd2;
      default: fabric_v_f_rd_mis_2_D_IN = 2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_2_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 ;
  assign fabric_v_f_rd_mis_2_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 ;
  assign fabric_v_f_rd_mis_2_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_mis_3
  assign fabric_v_f_rd_mis_3_D_IN = 2'h0 ;
  assign fabric_v_f_rd_mis_3_ENQ = 1'b0 ;
  assign fabric_v_f_rd_mis_3_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 ;
  assign fabric_v_f_rd_mis_3_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_mis_4
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4:
	  fabric_v_f_rd_mis_4_D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14:
	  fabric_v_f_rd_mis_4_D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24:
	  fabric_v_f_rd_mis_4_D_IN = 2'd2;
      default: fabric_v_f_rd_mis_4_D_IN = 2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_4_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 ;
  assign fabric_v_f_rd_mis_4_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 ;
  assign fabric_v_f_rd_mis_4_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_mis_5
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5:
	  fabric_v_f_rd_mis_5_D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15:
	  fabric_v_f_rd_mis_5_D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25:
	  fabric_v_f_rd_mis_5_D_IN = 2'd2;
      default: fabric_v_f_rd_mis_5_D_IN = 2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_5_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 ;
  assign fabric_v_f_rd_mis_5_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 ;
  assign fabric_v_f_rd_mis_5_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_mis_6
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6:
	  fabric_v_f_rd_mis_6_D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16:
	  fabric_v_f_rd_mis_6_D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26:
	  fabric_v_f_rd_mis_6_D_IN = 2'd2;
      default: fabric_v_f_rd_mis_6_D_IN = 2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_6_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 ;
  assign fabric_v_f_rd_mis_6_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 ;
  assign fabric_v_f_rd_mis_6_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_mis_7
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7:
	  fabric_v_f_rd_mis_7_D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17:
	  fabric_v_f_rd_mis_7_D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27:
	  fabric_v_f_rd_mis_7_D_IN = 2'd2;
      default: fabric_v_f_rd_mis_7_D_IN = 2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_7_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27 ;
  assign fabric_v_f_rd_mis_7_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 ;
  assign fabric_v_f_rd_mis_7_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_mis_8
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_28)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8:
	  fabric_v_f_rd_mis_8_D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18:
	  fabric_v_f_rd_mis_8_D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_28:
	  fabric_v_f_rd_mis_8_D_IN = 2'd2;
      default: fabric_v_f_rd_mis_8_D_IN = 2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_8_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_28 ;
  assign fabric_v_f_rd_mis_8_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_28 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 ;
  assign fabric_v_f_rd_mis_8_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_mis_9
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_29)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9:
	  fabric_v_f_rd_mis_9_D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19:
	  fabric_v_f_rd_mis_9_D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_29:
	  fabric_v_f_rd_mis_9_D_IN = 2'd2;
      default: fabric_v_f_rd_mis_9_D_IN = 2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_9_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_29 ;
  assign fabric_v_f_rd_mis_9_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_29 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 ;
  assign fabric_v_f_rd_mis_9_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_sjs_0
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave:
	  fabric_v_f_rd_sjs_0_D_IN = 4'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1:
	  fabric_v_f_rd_sjs_0_D_IN = 4'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2:
	  fabric_v_f_rd_sjs_0_D_IN = 4'd2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4:
	  fabric_v_f_rd_sjs_0_D_IN = 4'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5:
	  fabric_v_f_rd_sjs_0_D_IN = 4'd5;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6:
	  fabric_v_f_rd_sjs_0_D_IN = 4'd6;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7:
	  fabric_v_f_rd_sjs_0_D_IN = 4'd7;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8:
	  fabric_v_f_rd_sjs_0_D_IN = 4'd8;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9:
	  fabric_v_f_rd_sjs_0_D_IN = 4'd9;
      default: fabric_v_f_rd_sjs_0_D_IN = 4'bxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_sjs_0_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ;
  assign fabric_v_f_rd_sjs_0_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master ;
  assign fabric_v_f_rd_sjs_0_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_sjs_1
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10:
	  fabric_v_f_rd_sjs_1_D_IN = 4'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11:
	  fabric_v_f_rd_sjs_1_D_IN = 4'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12:
	  fabric_v_f_rd_sjs_1_D_IN = 4'd2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14:
	  fabric_v_f_rd_sjs_1_D_IN = 4'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15:
	  fabric_v_f_rd_sjs_1_D_IN = 4'd5;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16:
	  fabric_v_f_rd_sjs_1_D_IN = 4'd6;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17:
	  fabric_v_f_rd_sjs_1_D_IN = 4'd7;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18:
	  fabric_v_f_rd_sjs_1_D_IN = 4'd8;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19:
	  fabric_v_f_rd_sjs_1_D_IN = 4'd9;
      default: fabric_v_f_rd_sjs_1_D_IN = 4'bxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_sjs_1_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 ;
  assign fabric_v_f_rd_sjs_1_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 ;
  assign fabric_v_f_rd_sjs_1_CLR = 1'b0 ;

  // submodule fabric_v_f_rd_sjs_2
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_28 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_29)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20:
	  fabric_v_f_rd_sjs_2_D_IN = 4'd0;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21:
	  fabric_v_f_rd_sjs_2_D_IN = 4'd1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22:
	  fabric_v_f_rd_sjs_2_D_IN = 4'd2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24:
	  fabric_v_f_rd_sjs_2_D_IN = 4'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25:
	  fabric_v_f_rd_sjs_2_D_IN = 4'd5;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26:
	  fabric_v_f_rd_sjs_2_D_IN = 4'd6;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27:
	  fabric_v_f_rd_sjs_2_D_IN = 4'd7;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_28:
	  fabric_v_f_rd_sjs_2_D_IN = 4'd8;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_29:
	  fabric_v_f_rd_sjs_2_D_IN = 4'd9;
      default: fabric_v_f_rd_sjs_2_D_IN = 4'bxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_sjs_2_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_28 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_29 ;
  assign fabric_v_f_rd_sjs_2_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_29 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_28 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 ;
  assign fabric_v_f_rd_sjs_2_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_err_user_0
  assign fabric_v_f_wr_err_user_0_ENQ = 1'b0 ;
  assign fabric_v_f_wr_err_user_0_DEQ = 1'b0 ;
  assign fabric_v_f_wr_err_user_0_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_err_user_1
  assign fabric_v_f_wr_err_user_1_ENQ = 1'b0 ;
  assign fabric_v_f_wr_err_user_1_DEQ = 1'b0 ;
  assign fabric_v_f_wr_err_user_1_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_err_user_2
  assign fabric_v_f_wr_err_user_2_ENQ = 1'b0 ;
  assign fabric_v_f_wr_err_user_2_DEQ = 1'b0 ;
  assign fabric_v_f_wr_err_user_2_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_mis_0
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave:
	  fabric_v_f_wr_mis_0_D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10:
	  fabric_v_f_wr_mis_0_D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20:
	  fabric_v_f_wr_mis_0_D_IN = 2'd2;
      default: fabric_v_f_wr_mis_0_D_IN = 2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_0_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 ;
  assign fabric_v_f_wr_mis_0_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master ;
  assign fabric_v_f_wr_mis_0_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_mis_1
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1:
	  fabric_v_f_wr_mis_1_D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11:
	  fabric_v_f_wr_mis_1_D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21:
	  fabric_v_f_wr_mis_1_D_IN = 2'd2;
      default: fabric_v_f_wr_mis_1_D_IN = 2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_1_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 ;
  assign fabric_v_f_wr_mis_1_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ;
  assign fabric_v_f_wr_mis_1_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_mis_2
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2:
	  fabric_v_f_wr_mis_2_D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12:
	  fabric_v_f_wr_mis_2_D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22:
	  fabric_v_f_wr_mis_2_D_IN = 2'd2;
      default: fabric_v_f_wr_mis_2_D_IN = 2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_2_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 ;
  assign fabric_v_f_wr_mis_2_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ;
  assign fabric_v_f_wr_mis_2_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_mis_3
  assign fabric_v_f_wr_mis_3_D_IN = 2'h0 ;
  assign fabric_v_f_wr_mis_3_ENQ = 1'b0 ;
  assign fabric_v_f_wr_mis_3_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ;
  assign fabric_v_f_wr_mis_3_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_mis_4
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4:
	  fabric_v_f_wr_mis_4_D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14:
	  fabric_v_f_wr_mis_4_D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24:
	  fabric_v_f_wr_mis_4_D_IN = 2'd2;
      default: fabric_v_f_wr_mis_4_D_IN = 2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_4_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 ;
  assign fabric_v_f_wr_mis_4_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ;
  assign fabric_v_f_wr_mis_4_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_mis_5
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5:
	  fabric_v_f_wr_mis_5_D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15:
	  fabric_v_f_wr_mis_5_D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25:
	  fabric_v_f_wr_mis_5_D_IN = 2'd2;
      default: fabric_v_f_wr_mis_5_D_IN = 2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_5_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 ;
  assign fabric_v_f_wr_mis_5_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ;
  assign fabric_v_f_wr_mis_5_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_mis_6
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6:
	  fabric_v_f_wr_mis_6_D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16:
	  fabric_v_f_wr_mis_6_D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26:
	  fabric_v_f_wr_mis_6_D_IN = 2'd2;
      default: fabric_v_f_wr_mis_6_D_IN = 2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_6_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 ;
  assign fabric_v_f_wr_mis_6_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ;
  assign fabric_v_f_wr_mis_6_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_mis_7
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7:
	  fabric_v_f_wr_mis_7_D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17:
	  fabric_v_f_wr_mis_7_D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27:
	  fabric_v_f_wr_mis_7_D_IN = 2'd2;
      default: fabric_v_f_wr_mis_7_D_IN = 2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_7_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 ;
  assign fabric_v_f_wr_mis_7_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ;
  assign fabric_v_f_wr_mis_7_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_mis_8
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8:
	  fabric_v_f_wr_mis_8_D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18:
	  fabric_v_f_wr_mis_8_D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28:
	  fabric_v_f_wr_mis_8_D_IN = 2'd2;
      default: fabric_v_f_wr_mis_8_D_IN = 2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_8_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28 ;
  assign fabric_v_f_wr_mis_8_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_28 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ;
  assign fabric_v_f_wr_mis_8_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_mis_9
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9:
	  fabric_v_f_wr_mis_9_D_IN = 2'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19:
	  fabric_v_f_wr_mis_9_D_IN = 2'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29:
	  fabric_v_f_wr_mis_9_D_IN = 2'd2;
      default: fabric_v_f_wr_mis_9_D_IN = 2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_9_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29 ;
  assign fabric_v_f_wr_mis_9_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_29 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ;
  assign fabric_v_f_wr_mis_9_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_sjs_0
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave:
	  fabric_v_f_wr_sjs_0_D_IN = 4'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1:
	  fabric_v_f_wr_sjs_0_D_IN = 4'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2:
	  fabric_v_f_wr_sjs_0_D_IN = 4'd2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4:
	  fabric_v_f_wr_sjs_0_D_IN = 4'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5:
	  fabric_v_f_wr_sjs_0_D_IN = 4'd5;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6:
	  fabric_v_f_wr_sjs_0_D_IN = 4'd6;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7:
	  fabric_v_f_wr_sjs_0_D_IN = 4'd7;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8:
	  fabric_v_f_wr_sjs_0_D_IN = 4'd8;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9:
	  fabric_v_f_wr_sjs_0_D_IN = 4'd9;
      default: fabric_v_f_wr_sjs_0_D_IN = 4'bxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_sjs_0_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ;
  assign fabric_v_f_wr_sjs_0_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master ;
  assign fabric_v_f_wr_sjs_0_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_sjs_1
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10:
	  fabric_v_f_wr_sjs_1_D_IN = 4'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11:
	  fabric_v_f_wr_sjs_1_D_IN = 4'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12:
	  fabric_v_f_wr_sjs_1_D_IN = 4'd2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14:
	  fabric_v_f_wr_sjs_1_D_IN = 4'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15:
	  fabric_v_f_wr_sjs_1_D_IN = 4'd5;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16:
	  fabric_v_f_wr_sjs_1_D_IN = 4'd6;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17:
	  fabric_v_f_wr_sjs_1_D_IN = 4'd7;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18:
	  fabric_v_f_wr_sjs_1_D_IN = 4'd8;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19:
	  fabric_v_f_wr_sjs_1_D_IN = 4'd9;
      default: fabric_v_f_wr_sjs_1_D_IN = 4'bxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_sjs_1_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 ;
  assign fabric_v_f_wr_sjs_1_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ;
  assign fabric_v_f_wr_sjs_1_CLR = 1'b0 ;

  // submodule fabric_v_f_wr_sjs_2
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20:
	  fabric_v_f_wr_sjs_2_D_IN = 4'd0;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21:
	  fabric_v_f_wr_sjs_2_D_IN = 4'd1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22:
	  fabric_v_f_wr_sjs_2_D_IN = 4'd2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24:
	  fabric_v_f_wr_sjs_2_D_IN = 4'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25:
	  fabric_v_f_wr_sjs_2_D_IN = 4'd5;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26:
	  fabric_v_f_wr_sjs_2_D_IN = 4'd6;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27:
	  fabric_v_f_wr_sjs_2_D_IN = 4'd7;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28:
	  fabric_v_f_wr_sjs_2_D_IN = 4'd8;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29:
	  fabric_v_f_wr_sjs_2_D_IN = 4'd9;
      default: fabric_v_f_wr_sjs_2_D_IN = 4'bxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_sjs_2_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29 ;
  assign fabric_v_f_wr_sjs_2_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_29 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_28 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 ;
  assign fabric_v_f_wr_sjs_2_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_0_f_rd_addr
  assign fabric_xactors_from_masters_0_f_rd_addr_D_IN =
	     { debug_module_debug_master_araddr,
	       debug_module_debug_master_arprot,
	       debug_module_debug_master_arsize } ;
  assign fabric_xactors_from_masters_0_f_rd_addr_ENQ =
	     debug_module_debug_master_arvalid &&
	     fabric_xactors_from_masters_0_f_rd_addr_FULL_N ;
  assign fabric_xactors_from_masters_0_f_rd_addr_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ;
  assign fabric_xactors_from_masters_0_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_0_f_rd_data
  always@(WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master or
	  fabric_xactors_to_slaves_0_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 or
	  fabric_xactors_to_slaves_1_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 or
	  fabric_xactors_to_slaves_2_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 or
	  fabric_xactors_to_slaves_3_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 or
	  fabric_xactors_to_slaves_4_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 or
	  fabric_xactors_to_slaves_5_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 or
	  fabric_xactors_to_slaves_6_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 or
	  fabric_xactors_to_slaves_7_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 or
	  fabric_xactors_to_slaves_8_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 or
	  fabric_xactors_to_slaves_9_f_rd_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master:
	  fabric_xactors_from_masters_0_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_0_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1:
	  fabric_xactors_from_masters_0_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_1_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2:
	  fabric_xactors_from_masters_0_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_2_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3:
	  fabric_xactors_from_masters_0_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_3_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4:
	  fabric_xactors_from_masters_0_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_4_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5:
	  fabric_xactors_from_masters_0_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_5_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6:
	  fabric_xactors_from_masters_0_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_6_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7:
	  fabric_xactors_from_masters_0_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_7_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8:
	  fabric_xactors_from_masters_0_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_8_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9:
	  fabric_xactors_from_masters_0_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_9_f_rd_data_D_OUT;
      default: fabric_xactors_from_masters_0_f_rd_data_D_IN =
		   34'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_0_f_rd_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 ;
  assign fabric_xactors_from_masters_0_f_rd_data_DEQ =
	     debug_module_debug_master_rready &&
	     fabric_xactors_from_masters_0_f_rd_data_EMPTY_N ;
  assign fabric_xactors_from_masters_0_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_0_f_wr_addr
  assign fabric_xactors_from_masters_0_f_wr_addr_D_IN =
	     { debug_module_debug_master_awaddr,
	       debug_module_debug_master_awprot,
	       debug_module_debug_master_awsize } ;
  assign fabric_xactors_from_masters_0_f_wr_addr_ENQ =
	     debug_module_debug_master_awvalid &&
	     fabric_xactors_from_masters_0_f_wr_addr_FULL_N ;
  assign fabric_xactors_from_masters_0_f_wr_addr_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;
  assign fabric_xactors_from_masters_0_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_0_f_wr_data
  assign fabric_xactors_from_masters_0_f_wr_data_D_IN =
	     { debug_module_debug_master_wdata,
	       debug_module_debug_master_wstrb } ;
  assign fabric_xactors_from_masters_0_f_wr_data_ENQ =
	     debug_module_debug_master_wvalid &&
	     fabric_xactors_from_masters_0_f_wr_data_FULL_N ;
  assign fabric_xactors_from_masters_0_f_wr_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ;
  assign fabric_xactors_from_masters_0_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_0_f_wr_resp
  always@(WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master or
	  fabric_xactors_to_slaves_0_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 or
	  fabric_xactors_to_slaves_1_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 or
	  fabric_xactors_to_slaves_2_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 or
	  fabric_xactors_to_slaves_3_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 or
	  fabric_xactors_to_slaves_4_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 or
	  fabric_xactors_to_slaves_5_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 or
	  fabric_xactors_to_slaves_6_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 or
	  fabric_xactors_to_slaves_7_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 or
	  fabric_xactors_to_slaves_8_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 or
	  fabric_xactors_to_slaves_9_f_wr_resp_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master:
	  fabric_xactors_from_masters_0_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_0_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1:
	  fabric_xactors_from_masters_0_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_1_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2:
	  fabric_xactors_from_masters_0_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_2_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3:
	  fabric_xactors_from_masters_0_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_3_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4:
	  fabric_xactors_from_masters_0_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_4_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5:
	  fabric_xactors_from_masters_0_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_5_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6:
	  fabric_xactors_from_masters_0_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_6_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7:
	  fabric_xactors_from_masters_0_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_7_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8:
	  fabric_xactors_from_masters_0_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_8_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9:
	  fabric_xactors_from_masters_0_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_9_f_wr_resp_D_OUT;
      default: fabric_xactors_from_masters_0_f_wr_resp_D_IN =
		   2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_0_f_wr_resp_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ;
  assign fabric_xactors_from_masters_0_f_wr_resp_DEQ =
	     debug_module_debug_master_bready &&
	     fabric_xactors_from_masters_0_f_wr_resp_EMPTY_N ;
  assign fabric_xactors_from_masters_0_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_1_f_rd_addr
  assign fabric_xactors_from_masters_1_f_rd_addr_D_IN =
	     { eclass_master_d_araddr,
	       eclass_master_d_arprot,
	       eclass_master_d_arsize } ;
  assign fabric_xactors_from_masters_1_f_rd_addr_ENQ =
	     eclass_master_d_arvalid &&
	     fabric_xactors_from_masters_1_f_rd_addr_FULL_N ;
  assign fabric_xactors_from_masters_1_f_rd_addr_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_1_f_rd_data
  always@(WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 or
	  fabric_xactors_to_slaves_0_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 or
	  fabric_xactors_to_slaves_1_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 or
	  fabric_xactors_to_slaves_2_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 or
	  fabric_xactors_to_slaves_3_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 or
	  fabric_xactors_to_slaves_4_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 or
	  fabric_xactors_to_slaves_5_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 or
	  fabric_xactors_to_slaves_6_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 or
	  fabric_xactors_to_slaves_7_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 or
	  fabric_xactors_to_slaves_8_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 or
	  fabric_xactors_to_slaves_9_f_rd_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10:
	  fabric_xactors_from_masters_1_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_0_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11:
	  fabric_xactors_from_masters_1_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_1_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12:
	  fabric_xactors_from_masters_1_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_2_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13:
	  fabric_xactors_from_masters_1_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_3_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14:
	  fabric_xactors_from_masters_1_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_4_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15:
	  fabric_xactors_from_masters_1_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_5_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16:
	  fabric_xactors_from_masters_1_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_6_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17:
	  fabric_xactors_from_masters_1_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_7_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18:
	  fabric_xactors_from_masters_1_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_8_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19:
	  fabric_xactors_from_masters_1_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_9_f_rd_data_D_OUT;
      default: fabric_xactors_from_masters_1_f_rd_data_D_IN =
		   34'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_1_f_rd_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 ;
  assign fabric_xactors_from_masters_1_f_rd_data_DEQ =
	     eclass_master_d_rready &&
	     fabric_xactors_from_masters_1_f_rd_data_EMPTY_N ;
  assign fabric_xactors_from_masters_1_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_1_f_wr_addr
  assign fabric_xactors_from_masters_1_f_wr_addr_D_IN =
	     { eclass_master_d_awaddr,
	       eclass_master_d_awprot,
	       eclass_master_d_awsize } ;
  assign fabric_xactors_from_masters_1_f_wr_addr_ENQ =
	     eclass_master_d_awvalid &&
	     fabric_xactors_from_masters_1_f_wr_addr_FULL_N ;
  assign fabric_xactors_from_masters_1_f_wr_addr_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_1_f_wr_data
  assign fabric_xactors_from_masters_1_f_wr_data_D_IN =
	     { eclass_master_d_wdata, eclass_master_d_wstrb } ;
  assign fabric_xactors_from_masters_1_f_wr_data_ENQ =
	     eclass_master_d_wvalid &&
	     fabric_xactors_from_masters_1_f_wr_data_FULL_N ;
  assign fabric_xactors_from_masters_1_f_wr_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ;
  assign fabric_xactors_from_masters_1_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_1_f_wr_resp
  always@(WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 or
	  fabric_xactors_to_slaves_0_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 or
	  fabric_xactors_to_slaves_1_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 or
	  fabric_xactors_to_slaves_2_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 or
	  fabric_xactors_to_slaves_3_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 or
	  fabric_xactors_to_slaves_4_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 or
	  fabric_xactors_to_slaves_5_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 or
	  fabric_xactors_to_slaves_6_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 or
	  fabric_xactors_to_slaves_7_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 or
	  fabric_xactors_to_slaves_8_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 or
	  fabric_xactors_to_slaves_9_f_wr_resp_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10:
	  fabric_xactors_from_masters_1_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_0_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11:
	  fabric_xactors_from_masters_1_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_1_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12:
	  fabric_xactors_from_masters_1_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_2_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13:
	  fabric_xactors_from_masters_1_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_3_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14:
	  fabric_xactors_from_masters_1_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_4_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15:
	  fabric_xactors_from_masters_1_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_5_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16:
	  fabric_xactors_from_masters_1_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_6_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17:
	  fabric_xactors_from_masters_1_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_7_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18:
	  fabric_xactors_from_masters_1_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_8_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19:
	  fabric_xactors_from_masters_1_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_9_f_wr_resp_D_OUT;
      default: fabric_xactors_from_masters_1_f_wr_resp_D_IN =
		   2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_1_f_wr_resp_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 ;
  assign fabric_xactors_from_masters_1_f_wr_resp_DEQ =
	     eclass_master_d_bready &&
	     fabric_xactors_from_masters_1_f_wr_resp_EMPTY_N ;
  assign fabric_xactors_from_masters_1_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_2_f_rd_addr
  assign fabric_xactors_from_masters_2_f_rd_addr_D_IN =
	     { eclass_master_i_araddr,
	       eclass_master_i_arprot,
	       eclass_master_i_arsize } ;
  assign fabric_xactors_from_masters_2_f_rd_addr_ENQ =
	     eclass_master_i_arvalid &&
	     fabric_xactors_from_masters_2_f_rd_addr_FULL_N ;
  assign fabric_xactors_from_masters_2_f_rd_addr_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_29 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_28 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_2_f_rd_data
  always@(WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 or
	  fabric_xactors_to_slaves_0_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 or
	  fabric_xactors_to_slaves_1_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 or
	  fabric_xactors_to_slaves_2_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 or
	  fabric_xactors_to_slaves_3_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 or
	  fabric_xactors_to_slaves_4_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 or
	  fabric_xactors_to_slaves_5_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 or
	  fabric_xactors_to_slaves_6_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27 or
	  fabric_xactors_to_slaves_7_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_28 or
	  fabric_xactors_to_slaves_8_f_rd_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_29 or
	  fabric_xactors_to_slaves_9_f_rd_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20:
	  fabric_xactors_from_masters_2_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_0_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21:
	  fabric_xactors_from_masters_2_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_1_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22:
	  fabric_xactors_from_masters_2_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_2_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23:
	  fabric_xactors_from_masters_2_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_3_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24:
	  fabric_xactors_from_masters_2_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_4_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25:
	  fabric_xactors_from_masters_2_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_5_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26:
	  fabric_xactors_from_masters_2_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_6_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27:
	  fabric_xactors_from_masters_2_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_7_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_28:
	  fabric_xactors_from_masters_2_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_8_f_rd_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_29:
	  fabric_xactors_from_masters_2_f_rd_data_D_IN =
	      fabric_xactors_to_slaves_9_f_rd_data_D_OUT;
      default: fabric_xactors_from_masters_2_f_rd_data_D_IN =
		   34'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_2_f_rd_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_28 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_29 ;
  assign fabric_xactors_from_masters_2_f_rd_data_DEQ =
	     eclass_master_i_rready &&
	     fabric_xactors_from_masters_2_f_rd_data_EMPTY_N ;
  assign fabric_xactors_from_masters_2_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_2_f_wr_addr
  assign fabric_xactors_from_masters_2_f_wr_addr_D_IN =
	     { eclass_master_i_awaddr,
	       eclass_master_i_awprot,
	       eclass_master_i_awsize } ;
  assign fabric_xactors_from_masters_2_f_wr_addr_ENQ =
	     eclass_master_i_awvalid &&
	     fabric_xactors_from_masters_2_f_wr_addr_FULL_N ;
  assign fabric_xactors_from_masters_2_f_wr_addr_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_2_f_wr_data
  assign fabric_xactors_from_masters_2_f_wr_data_D_IN =
	     { eclass_master_i_wdata, eclass_master_i_wstrb } ;
  assign fabric_xactors_from_masters_2_f_wr_data_ENQ =
	     eclass_master_i_wvalid &&
	     fabric_xactors_from_masters_2_f_wr_data_FULL_N ;
  assign fabric_xactors_from_masters_2_f_wr_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 ;
  assign fabric_xactors_from_masters_2_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_from_masters_2_f_wr_resp
  always@(WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 or
	  fabric_xactors_to_slaves_0_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 or
	  fabric_xactors_to_slaves_1_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 or
	  fabric_xactors_to_slaves_2_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 or
	  fabric_xactors_to_slaves_3_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 or
	  fabric_xactors_to_slaves_4_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 or
	  fabric_xactors_to_slaves_5_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 or
	  fabric_xactors_to_slaves_6_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27 or
	  fabric_xactors_to_slaves_7_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_28 or
	  fabric_xactors_to_slaves_8_f_wr_resp_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_29 or
	  fabric_xactors_to_slaves_9_f_wr_resp_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20:
	  fabric_xactors_from_masters_2_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_0_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21:
	  fabric_xactors_from_masters_2_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_1_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22:
	  fabric_xactors_from_masters_2_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_2_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23:
	  fabric_xactors_from_masters_2_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_3_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24:
	  fabric_xactors_from_masters_2_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_4_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25:
	  fabric_xactors_from_masters_2_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_5_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26:
	  fabric_xactors_from_masters_2_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_6_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27:
	  fabric_xactors_from_masters_2_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_7_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_28:
	  fabric_xactors_from_masters_2_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_8_f_wr_resp_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_29:
	  fabric_xactors_from_masters_2_f_wr_resp_D_IN =
	      fabric_xactors_to_slaves_9_f_wr_resp_D_OUT;
      default: fabric_xactors_from_masters_2_f_wr_resp_D_IN =
		   2'bxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_2_f_wr_resp_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_28 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_29 ;
  assign fabric_xactors_from_masters_2_f_wr_resp_DEQ =
	     eclass_master_i_bready &&
	     fabric_xactors_from_masters_2_f_wr_resp_EMPTY_N ;
  assign fabric_xactors_from_masters_2_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_0_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave or
	  fabric_xactors_from_masters_0_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 or
	  fabric_xactors_from_masters_1_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 or
	  fabric_xactors_from_masters_2_f_rd_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave:
	  fabric_xactors_to_slaves_0_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10:
	  fabric_xactors_to_slaves_0_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20:
	  fabric_xactors_to_slaves_0_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr_D_OUT;
      default: fabric_xactors_to_slaves_0_f_rd_addr_D_IN =
		   37'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_0_f_rd_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 ;
  assign fabric_xactors_to_slaves_0_f_rd_addr_DEQ =
	     fabric_xactors_to_slaves_0_f_rd_addr_EMPTY_N &&
	     bootrom_slave_arready ;
  assign fabric_xactors_to_slaves_0_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_0_f_rd_data
  assign fabric_xactors_to_slaves_0_f_rd_data_D_IN =
	     { bootrom_slave_rresp, bootrom_slave_rdata } ;
  assign fabric_xactors_to_slaves_0_f_rd_data_ENQ =
	     bootrom_slave_rvalid &&
	     fabric_xactors_to_slaves_0_f_rd_data_FULL_N ;
  assign fabric_xactors_to_slaves_0_f_rd_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master ;
  assign fabric_xactors_to_slaves_0_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_0_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave or
	  fabric_xactors_from_masters_0_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 or
	  fabric_xactors_from_masters_1_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 or
	  fabric_xactors_from_masters_2_f_wr_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave:
	  fabric_xactors_to_slaves_0_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10:
	  fabric_xactors_to_slaves_0_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20:
	  fabric_xactors_to_slaves_0_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr_D_OUT;
      default: fabric_xactors_to_slaves_0_f_wr_addr_D_IN =
		   37'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_0_f_wr_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 ;
  assign fabric_xactors_to_slaves_0_f_wr_addr_DEQ =
	     fabric_xactors_to_slaves_0_f_wr_addr_EMPTY_N &&
	     bootrom_slave_awready ;
  assign fabric_xactors_to_slaves_0_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_0_f_wr_data
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave or
	  fabric_xactors_from_masters_0_f_wr_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 or
	  fabric_xactors_from_masters_1_f_wr_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 or
	  fabric_xactors_from_masters_2_f_wr_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave:
	  fabric_xactors_to_slaves_0_f_wr_data_D_IN =
	      fabric_xactors_from_masters_0_f_wr_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10:
	  fabric_xactors_to_slaves_0_f_wr_data_D_IN =
	      fabric_xactors_from_masters_1_f_wr_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20:
	  fabric_xactors_to_slaves_0_f_wr_data_D_IN =
	      fabric_xactors_from_masters_2_f_wr_data_D_OUT;
      default: fabric_xactors_to_slaves_0_f_wr_data_D_IN =
		   36'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_0_f_wr_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_20 ;
  assign fabric_xactors_to_slaves_0_f_wr_data_DEQ =
	     fabric_xactors_to_slaves_0_f_wr_data_EMPTY_N &&
	     bootrom_slave_wready ;
  assign fabric_xactors_to_slaves_0_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_0_f_wr_resp
  assign fabric_xactors_to_slaves_0_f_wr_resp_D_IN = bootrom_slave_bresp ;
  assign fabric_xactors_to_slaves_0_f_wr_resp_ENQ =
	     bootrom_slave_bvalid &&
	     fabric_xactors_to_slaves_0_f_wr_resp_FULL_N ;
  assign fabric_xactors_to_slaves_0_f_wr_resp_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master ;
  assign fabric_xactors_to_slaves_0_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_1_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 or
	  fabric_xactors_from_masters_0_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 or
	  fabric_xactors_from_masters_1_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 or
	  fabric_xactors_from_masters_2_f_rd_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1:
	  fabric_xactors_to_slaves_1_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11:
	  fabric_xactors_to_slaves_1_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21:
	  fabric_xactors_to_slaves_1_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr_D_OUT;
      default: fabric_xactors_to_slaves_1_f_rd_addr_D_IN =
		   37'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_1_f_rd_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 ;
  assign fabric_xactors_to_slaves_1_f_rd_addr_DEQ =
	     fabric_xactors_to_slaves_1_f_rd_addr_EMPTY_N &&
	     clint_s_xactor_f_rd_addr_FULL_N ;
  assign fabric_xactors_to_slaves_1_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_1_f_rd_data
  assign fabric_xactors_to_slaves_1_f_rd_data_D_IN =
	     clint_s_xactor_f_rd_data_D_OUT ;
  assign fabric_xactors_to_slaves_1_f_rd_data_ENQ =
	     clint_s_xactor_f_rd_data_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_rd_data_FULL_N ;
  assign fabric_xactors_to_slaves_1_f_rd_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 ;
  assign fabric_xactors_to_slaves_1_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_1_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 or
	  fabric_xactors_from_masters_0_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 or
	  fabric_xactors_from_masters_1_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 or
	  fabric_xactors_from_masters_2_f_wr_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1:
	  fabric_xactors_to_slaves_1_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11:
	  fabric_xactors_to_slaves_1_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21:
	  fabric_xactors_to_slaves_1_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr_D_OUT;
      default: fabric_xactors_to_slaves_1_f_wr_addr_D_IN =
		   37'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_1_f_wr_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 ;
  assign fabric_xactors_to_slaves_1_f_wr_addr_DEQ =
	     fabric_xactors_to_slaves_1_f_wr_addr_EMPTY_N &&
	     clint_s_xactor_f_wr_addr_FULL_N ;
  assign fabric_xactors_to_slaves_1_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_1_f_wr_data
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 or
	  fabric_xactors_from_masters_0_f_wr_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 or
	  fabric_xactors_from_masters_1_f_wr_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 or
	  fabric_xactors_from_masters_2_f_wr_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1:
	  fabric_xactors_to_slaves_1_f_wr_data_D_IN =
	      fabric_xactors_from_masters_0_f_wr_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11:
	  fabric_xactors_to_slaves_1_f_wr_data_D_IN =
	      fabric_xactors_from_masters_1_f_wr_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21:
	  fabric_xactors_to_slaves_1_f_wr_data_D_IN =
	      fabric_xactors_from_masters_2_f_wr_data_D_OUT;
      default: fabric_xactors_to_slaves_1_f_wr_data_D_IN =
		   36'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_1_f_wr_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_21 ;
  assign fabric_xactors_to_slaves_1_f_wr_data_DEQ =
	     fabric_xactors_to_slaves_1_f_wr_data_EMPTY_N &&
	     clint_s_xactor_f_wr_data_FULL_N ;
  assign fabric_xactors_to_slaves_1_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_1_f_wr_resp
  assign fabric_xactors_to_slaves_1_f_wr_resp_D_IN =
	     clint_s_xactor_f_wr_resp_D_OUT ;
  assign fabric_xactors_to_slaves_1_f_wr_resp_ENQ =
	     clint_s_xactor_f_wr_resp_EMPTY_N &&
	     fabric_xactors_to_slaves_1_f_wr_resp_FULL_N ;
  assign fabric_xactors_to_slaves_1_f_wr_resp_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ;
  assign fabric_xactors_to_slaves_1_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_2_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 or
	  fabric_xactors_from_masters_0_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 or
	  fabric_xactors_from_masters_1_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 or
	  fabric_xactors_from_masters_2_f_rd_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2:
	  fabric_xactors_to_slaves_2_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12:
	  fabric_xactors_to_slaves_2_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22:
	  fabric_xactors_to_slaves_2_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr_D_OUT;
      default: fabric_xactors_to_slaves_2_f_rd_addr_D_IN =
		   37'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_2_f_rd_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 ;
  assign fabric_xactors_to_slaves_2_f_rd_addr_DEQ =
	     fabric_xactors_to_slaves_2_f_rd_addr_EMPTY_N &&
	     debug_memory_s_xactor_f_rd_addr_FULL_N ;
  assign fabric_xactors_to_slaves_2_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_2_f_rd_data
  assign fabric_xactors_to_slaves_2_f_rd_data_D_IN =
	     debug_memory_s_xactor_f_rd_data_D_OUT ;
  assign fabric_xactors_to_slaves_2_f_rd_data_ENQ =
	     debug_memory_s_xactor_f_rd_data_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_rd_data_FULL_N ;
  assign fabric_xactors_to_slaves_2_f_rd_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 ;
  assign fabric_xactors_to_slaves_2_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_2_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 or
	  fabric_xactors_from_masters_0_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 or
	  fabric_xactors_from_masters_1_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 or
	  fabric_xactors_from_masters_2_f_wr_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2:
	  fabric_xactors_to_slaves_2_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12:
	  fabric_xactors_to_slaves_2_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22:
	  fabric_xactors_to_slaves_2_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr_D_OUT;
      default: fabric_xactors_to_slaves_2_f_wr_addr_D_IN =
		   37'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_2_f_wr_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 ;
  assign fabric_xactors_to_slaves_2_f_wr_addr_DEQ =
	     fabric_xactors_to_slaves_2_f_wr_addr_EMPTY_N &&
	     debug_memory_s_xactor_f_wr_addr_FULL_N ;
  assign fabric_xactors_to_slaves_2_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_2_f_wr_data
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 or
	  fabric_xactors_from_masters_0_f_wr_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 or
	  fabric_xactors_from_masters_1_f_wr_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 or
	  fabric_xactors_from_masters_2_f_wr_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2:
	  fabric_xactors_to_slaves_2_f_wr_data_D_IN =
	      fabric_xactors_from_masters_0_f_wr_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12:
	  fabric_xactors_to_slaves_2_f_wr_data_D_IN =
	      fabric_xactors_from_masters_1_f_wr_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22:
	  fabric_xactors_to_slaves_2_f_wr_data_D_IN =
	      fabric_xactors_from_masters_2_f_wr_data_D_OUT;
      default: fabric_xactors_to_slaves_2_f_wr_data_D_IN =
		   36'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_2_f_wr_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_22 ;
  assign fabric_xactors_to_slaves_2_f_wr_data_DEQ =
	     fabric_xactors_to_slaves_2_f_wr_data_EMPTY_N &&
	     debug_memory_s_xactor_f_wr_data_FULL_N ;
  assign fabric_xactors_to_slaves_2_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_2_f_wr_resp
  assign fabric_xactors_to_slaves_2_f_wr_resp_D_IN =
	     debug_memory_s_xactor_f_wr_resp_D_OUT ;
  assign fabric_xactors_to_slaves_2_f_wr_resp_ENQ =
	     debug_memory_s_xactor_f_wr_resp_EMPTY_N &&
	     fabric_xactors_to_slaves_2_f_wr_resp_FULL_N ;
  assign fabric_xactors_to_slaves_2_f_wr_resp_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ;
  assign fabric_xactors_to_slaves_2_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_3_f_rd_addr
  assign fabric_xactors_to_slaves_3_f_rd_addr_D_IN = 37'h0 ;
  assign fabric_xactors_to_slaves_3_f_rd_addr_ENQ = 1'b0 ;
  assign fabric_xactors_to_slaves_3_f_rd_addr_DEQ = 1'b0 ;
  assign fabric_xactors_to_slaves_3_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_3_f_rd_data
  assign fabric_xactors_to_slaves_3_f_rd_data_D_IN = 34'h0 ;
  assign fabric_xactors_to_slaves_3_f_rd_data_ENQ = 1'b0 ;
  assign fabric_xactors_to_slaves_3_f_rd_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 ;
  assign fabric_xactors_to_slaves_3_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_3_f_wr_addr
  assign fabric_xactors_to_slaves_3_f_wr_addr_D_IN = 37'h0 ;
  assign fabric_xactors_to_slaves_3_f_wr_addr_ENQ = 1'b0 ;
  assign fabric_xactors_to_slaves_3_f_wr_addr_DEQ = 1'b0 ;
  assign fabric_xactors_to_slaves_3_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_3_f_wr_data
  assign fabric_xactors_to_slaves_3_f_wr_data_D_IN = 36'h0 ;
  assign fabric_xactors_to_slaves_3_f_wr_data_ENQ = 1'b0 ;
  assign fabric_xactors_to_slaves_3_f_wr_data_DEQ = 1'b0 ;
  assign fabric_xactors_to_slaves_3_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_3_f_wr_resp
  assign fabric_xactors_to_slaves_3_f_wr_resp_D_IN = 2'h0 ;
  assign fabric_xactors_to_slaves_3_f_wr_resp_ENQ = 1'b0 ;
  assign fabric_xactors_to_slaves_3_f_wr_resp_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ;
  assign fabric_xactors_to_slaves_3_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_4_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 or
	  fabric_xactors_from_masters_0_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 or
	  fabric_xactors_from_masters_1_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 or
	  fabric_xactors_from_masters_2_f_rd_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4:
	  fabric_xactors_to_slaves_4_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14:
	  fabric_xactors_to_slaves_4_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24:
	  fabric_xactors_to_slaves_4_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr_D_OUT;
      default: fabric_xactors_to_slaves_4_f_rd_addr_D_IN =
		   37'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_4_f_rd_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 ;
  assign fabric_xactors_to_slaves_4_f_rd_addr_DEQ =
	     fabric_xactors_to_slaves_4_f_rd_addr_EMPTY_N &&
	     uart0_slave_arready ;
  assign fabric_xactors_to_slaves_4_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_4_f_rd_data
  assign fabric_xactors_to_slaves_4_f_rd_data_D_IN =
	     { uart0_slave_rresp, uart0_slave_rdata } ;
  assign fabric_xactors_to_slaves_4_f_rd_data_ENQ =
	     uart0_slave_rvalid &&
	     fabric_xactors_to_slaves_4_f_rd_data_FULL_N ;
  assign fabric_xactors_to_slaves_4_f_rd_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 ;
  assign fabric_xactors_to_slaves_4_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_4_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 or
	  fabric_xactors_from_masters_0_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 or
	  fabric_xactors_from_masters_1_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 or
	  fabric_xactors_from_masters_2_f_wr_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4:
	  fabric_xactors_to_slaves_4_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14:
	  fabric_xactors_to_slaves_4_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24:
	  fabric_xactors_to_slaves_4_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr_D_OUT;
      default: fabric_xactors_to_slaves_4_f_wr_addr_D_IN =
		   37'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_4_f_wr_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 ;
  assign fabric_xactors_to_slaves_4_f_wr_addr_DEQ =
	     fabric_xactors_to_slaves_4_f_wr_addr_EMPTY_N &&
	     uart0_slave_awready ;
  assign fabric_xactors_to_slaves_4_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_4_f_wr_data
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 or
	  fabric_xactors_from_masters_0_f_wr_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 or
	  fabric_xactors_from_masters_1_f_wr_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 or
	  fabric_xactors_from_masters_2_f_wr_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4:
	  fabric_xactors_to_slaves_4_f_wr_data_D_IN =
	      fabric_xactors_from_masters_0_f_wr_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14:
	  fabric_xactors_to_slaves_4_f_wr_data_D_IN =
	      fabric_xactors_from_masters_1_f_wr_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24:
	  fabric_xactors_to_slaves_4_f_wr_data_D_IN =
	      fabric_xactors_from_masters_2_f_wr_data_D_OUT;
      default: fabric_xactors_to_slaves_4_f_wr_data_D_IN =
		   36'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_4_f_wr_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_24 ;
  assign fabric_xactors_to_slaves_4_f_wr_data_DEQ =
	     fabric_xactors_to_slaves_4_f_wr_data_EMPTY_N &&
	     uart0_slave_wready ;
  assign fabric_xactors_to_slaves_4_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_4_f_wr_resp
  assign fabric_xactors_to_slaves_4_f_wr_resp_D_IN = uart0_slave_bresp ;
  assign fabric_xactors_to_slaves_4_f_wr_resp_ENQ =
	     uart0_slave_bvalid &&
	     fabric_xactors_to_slaves_4_f_wr_resp_FULL_N ;
  assign fabric_xactors_to_slaves_4_f_wr_resp_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ;
  assign fabric_xactors_to_slaves_4_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_5_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 or
	  fabric_xactors_from_masters_0_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 or
	  fabric_xactors_from_masters_1_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 or
	  fabric_xactors_from_masters_2_f_rd_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5:
	  fabric_xactors_to_slaves_5_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15:
	  fabric_xactors_to_slaves_5_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25:
	  fabric_xactors_to_slaves_5_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr_D_OUT;
      default: fabric_xactors_to_slaves_5_f_rd_addr_D_IN =
		   37'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_5_f_rd_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 ;
  assign fabric_xactors_to_slaves_5_f_rd_addr_DEQ =
	     fabric_xactors_to_slaves_5_f_rd_addr_EMPTY_N &&
	     spi0_slave_arready ;
  assign fabric_xactors_to_slaves_5_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_5_f_rd_data
  assign fabric_xactors_to_slaves_5_f_rd_data_D_IN =
	     { spi0_slave_rresp, spi0_slave_rdata } ;
  assign fabric_xactors_to_slaves_5_f_rd_data_ENQ =
	     spi0_slave_rvalid &&
	     fabric_xactors_to_slaves_5_f_rd_data_FULL_N ;
  assign fabric_xactors_to_slaves_5_f_rd_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 ;
  assign fabric_xactors_to_slaves_5_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_5_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 or
	  fabric_xactors_from_masters_0_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 or
	  fabric_xactors_from_masters_1_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 or
	  fabric_xactors_from_masters_2_f_wr_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5:
	  fabric_xactors_to_slaves_5_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15:
	  fabric_xactors_to_slaves_5_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25:
	  fabric_xactors_to_slaves_5_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr_D_OUT;
      default: fabric_xactors_to_slaves_5_f_wr_addr_D_IN =
		   37'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_5_f_wr_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 ;
  assign fabric_xactors_to_slaves_5_f_wr_addr_DEQ =
	     fabric_xactors_to_slaves_5_f_wr_addr_EMPTY_N &&
	     spi0_slave_awready ;
  assign fabric_xactors_to_slaves_5_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_5_f_wr_data
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 or
	  fabric_xactors_from_masters_0_f_wr_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 or
	  fabric_xactors_from_masters_1_f_wr_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 or
	  fabric_xactors_from_masters_2_f_wr_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5:
	  fabric_xactors_to_slaves_5_f_wr_data_D_IN =
	      fabric_xactors_from_masters_0_f_wr_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15:
	  fabric_xactors_to_slaves_5_f_wr_data_D_IN =
	      fabric_xactors_from_masters_1_f_wr_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25:
	  fabric_xactors_to_slaves_5_f_wr_data_D_IN =
	      fabric_xactors_from_masters_2_f_wr_data_D_OUT;
      default: fabric_xactors_to_slaves_5_f_wr_data_D_IN =
		   36'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_5_f_wr_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_25 ;
  assign fabric_xactors_to_slaves_5_f_wr_data_DEQ =
	     fabric_xactors_to_slaves_5_f_wr_data_EMPTY_N &&
	     spi0_slave_wready ;
  assign fabric_xactors_to_slaves_5_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_5_f_wr_resp
  assign fabric_xactors_to_slaves_5_f_wr_resp_D_IN = spi0_slave_bresp ;
  assign fabric_xactors_to_slaves_5_f_wr_resp_ENQ =
	     spi0_slave_bvalid &&
	     fabric_xactors_to_slaves_5_f_wr_resp_FULL_N ;
  assign fabric_xactors_to_slaves_5_f_wr_resp_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ;
  assign fabric_xactors_to_slaves_5_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_6_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 or
	  fabric_xactors_from_masters_0_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 or
	  fabric_xactors_from_masters_1_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 or
	  fabric_xactors_from_masters_2_f_rd_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6:
	  fabric_xactors_to_slaves_6_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16:
	  fabric_xactors_to_slaves_6_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26:
	  fabric_xactors_to_slaves_6_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr_D_OUT;
      default: fabric_xactors_to_slaves_6_f_rd_addr_D_IN =
		   37'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_6_f_rd_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 ;
  assign fabric_xactors_to_slaves_6_f_rd_addr_DEQ =
	     fabric_xactors_to_slaves_6_f_rd_addr_EMPTY_N &&
	     spi1_slave_arready ;
  assign fabric_xactors_to_slaves_6_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_6_f_rd_data
  assign fabric_xactors_to_slaves_6_f_rd_data_D_IN =
	     { spi1_slave_rresp, spi1_slave_rdata } ;
  assign fabric_xactors_to_slaves_6_f_rd_data_ENQ =
	     spi1_slave_rvalid &&
	     fabric_xactors_to_slaves_6_f_rd_data_FULL_N ;
  assign fabric_xactors_to_slaves_6_f_rd_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 ;
  assign fabric_xactors_to_slaves_6_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_6_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 or
	  fabric_xactors_from_masters_0_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 or
	  fabric_xactors_from_masters_1_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 or
	  fabric_xactors_from_masters_2_f_wr_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6:
	  fabric_xactors_to_slaves_6_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16:
	  fabric_xactors_to_slaves_6_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26:
	  fabric_xactors_to_slaves_6_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr_D_OUT;
      default: fabric_xactors_to_slaves_6_f_wr_addr_D_IN =
		   37'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_6_f_wr_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 ;
  assign fabric_xactors_to_slaves_6_f_wr_addr_DEQ =
	     fabric_xactors_to_slaves_6_f_wr_addr_EMPTY_N &&
	     spi1_slave_awready ;
  assign fabric_xactors_to_slaves_6_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_6_f_wr_data
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 or
	  fabric_xactors_from_masters_0_f_wr_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 or
	  fabric_xactors_from_masters_1_f_wr_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 or
	  fabric_xactors_from_masters_2_f_wr_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6:
	  fabric_xactors_to_slaves_6_f_wr_data_D_IN =
	      fabric_xactors_from_masters_0_f_wr_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16:
	  fabric_xactors_to_slaves_6_f_wr_data_D_IN =
	      fabric_xactors_from_masters_1_f_wr_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26:
	  fabric_xactors_to_slaves_6_f_wr_data_D_IN =
	      fabric_xactors_from_masters_2_f_wr_data_D_OUT;
      default: fabric_xactors_to_slaves_6_f_wr_data_D_IN =
		   36'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_6_f_wr_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_26 ;
  assign fabric_xactors_to_slaves_6_f_wr_data_DEQ =
	     fabric_xactors_to_slaves_6_f_wr_data_EMPTY_N &&
	     spi1_slave_wready ;
  assign fabric_xactors_to_slaves_6_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_6_f_wr_resp
  assign fabric_xactors_to_slaves_6_f_wr_resp_D_IN = spi1_slave_bresp ;
  assign fabric_xactors_to_slaves_6_f_wr_resp_ENQ =
	     spi1_slave_bvalid &&
	     fabric_xactors_to_slaves_6_f_wr_resp_FULL_N ;
  assign fabric_xactors_to_slaves_6_f_wr_resp_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ;
  assign fabric_xactors_to_slaves_6_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_7_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 or
	  fabric_xactors_from_masters_0_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 or
	  fabric_xactors_from_masters_1_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27 or
	  fabric_xactors_from_masters_2_f_rd_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7:
	  fabric_xactors_to_slaves_7_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17:
	  fabric_xactors_to_slaves_7_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27:
	  fabric_xactors_to_slaves_7_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr_D_OUT;
      default: fabric_xactors_to_slaves_7_f_rd_addr_D_IN =
		   37'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_7_f_rd_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27 ;
  assign fabric_xactors_to_slaves_7_f_rd_addr_DEQ =
	     fabric_xactors_to_slaves_7_f_rd_addr_EMPTY_N &&
	     i2c_slave_arready ;
  assign fabric_xactors_to_slaves_7_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_7_f_rd_data
  assign fabric_xactors_to_slaves_7_f_rd_data_D_IN =
	     { i2c_slave_rresp, i2c_slave_rdata } ;
  assign fabric_xactors_to_slaves_7_f_rd_data_ENQ =
	     i2c_slave_rvalid && fabric_xactors_to_slaves_7_f_rd_data_FULL_N ;
  assign fabric_xactors_to_slaves_7_f_rd_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_27 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 ;
  assign fabric_xactors_to_slaves_7_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_7_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 or
	  fabric_xactors_from_masters_0_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 or
	  fabric_xactors_from_masters_1_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 or
	  fabric_xactors_from_masters_2_f_wr_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7:
	  fabric_xactors_to_slaves_7_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17:
	  fabric_xactors_to_slaves_7_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27:
	  fabric_xactors_to_slaves_7_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr_D_OUT;
      default: fabric_xactors_to_slaves_7_f_wr_addr_D_IN =
		   37'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_7_f_wr_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 ;
  assign fabric_xactors_to_slaves_7_f_wr_addr_DEQ =
	     fabric_xactors_to_slaves_7_f_wr_addr_EMPTY_N &&
	     i2c_slave_awready ;
  assign fabric_xactors_to_slaves_7_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_7_f_wr_data
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 or
	  fabric_xactors_from_masters_0_f_wr_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 or
	  fabric_xactors_from_masters_1_f_wr_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 or
	  fabric_xactors_from_masters_2_f_wr_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7:
	  fabric_xactors_to_slaves_7_f_wr_data_D_IN =
	      fabric_xactors_from_masters_0_f_wr_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17:
	  fabric_xactors_to_slaves_7_f_wr_data_D_IN =
	      fabric_xactors_from_masters_1_f_wr_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27:
	  fabric_xactors_to_slaves_7_f_wr_data_D_IN =
	      fabric_xactors_from_masters_2_f_wr_data_D_OUT;
      default: fabric_xactors_to_slaves_7_f_wr_data_D_IN =
		   36'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_7_f_wr_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_27 ;
  assign fabric_xactors_to_slaves_7_f_wr_data_DEQ =
	     fabric_xactors_to_slaves_7_f_wr_data_EMPTY_N &&
	     i2c_slave_wready ;
  assign fabric_xactors_to_slaves_7_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_7_f_wr_resp
  assign fabric_xactors_to_slaves_7_f_wr_resp_D_IN = i2c_slave_bresp ;
  assign fabric_xactors_to_slaves_7_f_wr_resp_ENQ =
	     i2c_slave_bvalid && fabric_xactors_to_slaves_7_f_wr_resp_FULL_N ;
  assign fabric_xactors_to_slaves_7_f_wr_resp_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_27 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ;
  assign fabric_xactors_to_slaves_7_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_8_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 or
	  fabric_xactors_from_masters_0_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 or
	  fabric_xactors_from_masters_1_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_28 or
	  fabric_xactors_from_masters_2_f_rd_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8:
	  fabric_xactors_to_slaves_8_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18:
	  fabric_xactors_to_slaves_8_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_28:
	  fabric_xactors_to_slaves_8_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr_D_OUT;
      default: fabric_xactors_to_slaves_8_f_rd_addr_D_IN =
		   37'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_8_f_rd_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_28 ;
  assign fabric_xactors_to_slaves_8_f_rd_addr_DEQ =
	     fabric_xactors_to_slaves_8_f_rd_addr_EMPTY_N &&
	     gpio_slave_arready ;
  assign fabric_xactors_to_slaves_8_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_8_f_rd_data
  assign fabric_xactors_to_slaves_8_f_rd_data_D_IN =
	     { gpio_slave_rresp, gpio_slave_rdata } ;
  assign fabric_xactors_to_slaves_8_f_rd_data_ENQ =
	     gpio_slave_rvalid &&
	     fabric_xactors_to_slaves_8_f_rd_data_FULL_N ;
  assign fabric_xactors_to_slaves_8_f_rd_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_28 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 ;
  assign fabric_xactors_to_slaves_8_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_8_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 or
	  fabric_xactors_from_masters_0_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 or
	  fabric_xactors_from_masters_1_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28 or
	  fabric_xactors_from_masters_2_f_wr_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8:
	  fabric_xactors_to_slaves_8_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18:
	  fabric_xactors_to_slaves_8_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28:
	  fabric_xactors_to_slaves_8_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr_D_OUT;
      default: fabric_xactors_to_slaves_8_f_wr_addr_D_IN =
		   37'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_8_f_wr_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28 ;
  assign fabric_xactors_to_slaves_8_f_wr_addr_DEQ =
	     fabric_xactors_to_slaves_8_f_wr_addr_EMPTY_N &&
	     gpio_slave_awready ;
  assign fabric_xactors_to_slaves_8_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_8_f_wr_data
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 or
	  fabric_xactors_from_masters_0_f_wr_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 or
	  fabric_xactors_from_masters_1_f_wr_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28 or
	  fabric_xactors_from_masters_2_f_wr_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8:
	  fabric_xactors_to_slaves_8_f_wr_data_D_IN =
	      fabric_xactors_from_masters_0_f_wr_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18:
	  fabric_xactors_to_slaves_8_f_wr_data_D_IN =
	      fabric_xactors_from_masters_1_f_wr_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28:
	  fabric_xactors_to_slaves_8_f_wr_data_D_IN =
	      fabric_xactors_from_masters_2_f_wr_data_D_OUT;
      default: fabric_xactors_to_slaves_8_f_wr_data_D_IN =
		   36'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_8_f_wr_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_28 ;
  assign fabric_xactors_to_slaves_8_f_wr_data_DEQ =
	     fabric_xactors_to_slaves_8_f_wr_data_EMPTY_N &&
	     gpio_slave_wready ;
  assign fabric_xactors_to_slaves_8_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_8_f_wr_resp
  assign fabric_xactors_to_slaves_8_f_wr_resp_D_IN = gpio_slave_bresp ;
  assign fabric_xactors_to_slaves_8_f_wr_resp_ENQ =
	     gpio_slave_bvalid &&
	     fabric_xactors_to_slaves_8_f_wr_resp_FULL_N ;
  assign fabric_xactors_to_slaves_8_f_wr_resp_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_28 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ;
  assign fabric_xactors_to_slaves_8_f_wr_resp_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_9_f_rd_addr
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 or
	  fabric_xactors_from_masters_0_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 or
	  fabric_xactors_from_masters_1_f_rd_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_29 or
	  fabric_xactors_from_masters_2_f_rd_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9:
	  fabric_xactors_to_slaves_9_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_0_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19:
	  fabric_xactors_to_slaves_9_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_1_f_rd_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_29:
	  fabric_xactors_to_slaves_9_f_rd_addr_D_IN =
	      fabric_xactors_from_masters_2_f_rd_addr_D_OUT;
      default: fabric_xactors_to_slaves_9_f_rd_addr_D_IN =
		   37'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_9_f_rd_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_29 ;
  assign fabric_xactors_to_slaves_9_f_rd_addr_DEQ =
	     fabric_xactors_to_slaves_9_f_rd_addr_EMPTY_N &&
	     err_slave_s_xactor_f_rd_addr_FULL_N ;
  assign fabric_xactors_to_slaves_9_f_rd_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_9_f_rd_data
  assign fabric_xactors_to_slaves_9_f_rd_data_D_IN =
	     err_slave_s_xactor_f_rd_data_D_OUT ;
  assign fabric_xactors_to_slaves_9_f_rd_data_ENQ =
	     err_slave_s_xactor_f_rd_data_EMPTY_N &&
	     fabric_xactors_to_slaves_9_f_rd_data_FULL_N ;
  assign fabric_xactors_to_slaves_9_f_rd_data_DEQ =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_29 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 ;
  assign fabric_xactors_to_slaves_9_f_rd_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_9_f_wr_addr
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 or
	  fabric_xactors_from_masters_0_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 or
	  fabric_xactors_from_masters_1_f_wr_addr_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29 or
	  fabric_xactors_from_masters_2_f_wr_addr_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9:
	  fabric_xactors_to_slaves_9_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_0_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19:
	  fabric_xactors_to_slaves_9_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_1_f_wr_addr_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29:
	  fabric_xactors_to_slaves_9_f_wr_addr_D_IN =
	      fabric_xactors_from_masters_2_f_wr_addr_D_OUT;
      default: fabric_xactors_to_slaves_9_f_wr_addr_D_IN =
		   37'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_9_f_wr_addr_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29 ;
  assign fabric_xactors_to_slaves_9_f_wr_addr_DEQ =
	     fabric_xactors_to_slaves_9_f_wr_addr_EMPTY_N &&
	     err_slave_s_xactor_f_wr_addr_FULL_N ;
  assign fabric_xactors_to_slaves_9_f_wr_addr_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_9_f_wr_data
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 or
	  fabric_xactors_from_masters_0_f_wr_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 or
	  fabric_xactors_from_masters_1_f_wr_data_D_OUT or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29 or
	  fabric_xactors_from_masters_2_f_wr_data_D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9:
	  fabric_xactors_to_slaves_9_f_wr_data_D_IN =
	      fabric_xactors_from_masters_0_f_wr_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19:
	  fabric_xactors_to_slaves_9_f_wr_data_D_IN =
	      fabric_xactors_from_masters_1_f_wr_data_D_OUT;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29:
	  fabric_xactors_to_slaves_9_f_wr_data_D_IN =
	      fabric_xactors_from_masters_2_f_wr_data_D_OUT;
      default: fabric_xactors_to_slaves_9_f_wr_data_D_IN =
		   36'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_9_f_wr_data_ENQ =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_29 ;
  assign fabric_xactors_to_slaves_9_f_wr_data_DEQ =
	     fabric_xactors_to_slaves_9_f_wr_data_EMPTY_N &&
	     err_slave_s_xactor_f_wr_data_FULL_N ;
  assign fabric_xactors_to_slaves_9_f_wr_data_CLR = 1'b0 ;

  // submodule fabric_xactors_to_slaves_9_f_wr_resp
  assign fabric_xactors_to_slaves_9_f_wr_resp_D_IN =
	     err_slave_s_xactor_f_wr_resp_D_OUT ;
  assign fabric_xactors_to_slaves_9_f_wr_resp_ENQ =
	     err_slave_s_xactor_f_wr_resp_EMPTY_N &&
	     fabric_xactors_to_slaves_9_f_wr_resp_FULL_N ;
  assign fabric_xactors_to_slaves_9_f_wr_resp_DEQ =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_29 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ;
  assign fabric_xactors_to_slaves_9_f_wr_resp_CLR = 1'b0 ;

  // submodule gpio
  assign gpio_1io_gpio_in_inp = gpio_io_gpio_in_inp ;
  assign gpio_slave_m_arvalid_araddr =
	     fabric_xactors_to_slaves_8_f_rd_addr_D_OUT[36:5] ;
  assign gpio_slave_m_arvalid_arprot =
	     fabric_xactors_to_slaves_8_f_rd_addr_D_OUT[4:2] ;
  assign gpio_slave_m_arvalid_arsize =
	     fabric_xactors_to_slaves_8_f_rd_addr_D_OUT[1:0] ;
  assign gpio_slave_m_arvalid_arvalid =
	     fabric_xactors_to_slaves_8_f_rd_addr_EMPTY_N ;
  assign gpio_slave_m_awvalid_awaddr =
	     fabric_xactors_to_slaves_8_f_wr_addr_D_OUT[36:5] ;
  assign gpio_slave_m_awvalid_awprot =
	     fabric_xactors_to_slaves_8_f_wr_addr_D_OUT[4:2] ;
  assign gpio_slave_m_awvalid_awsize =
	     fabric_xactors_to_slaves_8_f_wr_addr_D_OUT[1:0] ;
  assign gpio_slave_m_awvalid_awvalid =
	     fabric_xactors_to_slaves_8_f_wr_addr_EMPTY_N ;
  assign gpio_slave_m_bready_bready =
	     fabric_xactors_to_slaves_8_f_wr_resp_FULL_N ;
  assign gpio_slave_m_rready_rready =
	     fabric_xactors_to_slaves_8_f_rd_data_FULL_N ;
  assign gpio_slave_m_wvalid_wdata =
	     fabric_xactors_to_slaves_8_f_wr_data_D_OUT[35:4] ;
  assign gpio_slave_m_wvalid_wstrb =
	     fabric_xactors_to_slaves_8_f_wr_data_D_OUT[3:0] ;
  assign gpio_slave_m_wvalid_wvalid =
	     fabric_xactors_to_slaves_8_f_wr_data_EMPTY_N ;

  // submodule i2c
  assign i2c_io_scl_in_in = i2c_out_scl_in_in ;
  assign i2c_io_sda_in_in = i2c_out_sda_in_in ;
  assign i2c_slave_m_arvalid_araddr =
	     fabric_xactors_to_slaves_7_f_rd_addr_D_OUT[36:5] ;
  assign i2c_slave_m_arvalid_arprot =
	     fabric_xactors_to_slaves_7_f_rd_addr_D_OUT[4:2] ;
  assign i2c_slave_m_arvalid_arsize =
	     fabric_xactors_to_slaves_7_f_rd_addr_D_OUT[1:0] ;
  assign i2c_slave_m_arvalid_arvalid =
	     fabric_xactors_to_slaves_7_f_rd_addr_EMPTY_N ;
  assign i2c_slave_m_awvalid_awaddr =
	     fabric_xactors_to_slaves_7_f_wr_addr_D_OUT[36:5] ;
  assign i2c_slave_m_awvalid_awprot =
	     fabric_xactors_to_slaves_7_f_wr_addr_D_OUT[4:2] ;
  assign i2c_slave_m_awvalid_awsize =
	     fabric_xactors_to_slaves_7_f_wr_addr_D_OUT[1:0] ;
  assign i2c_slave_m_awvalid_awvalid =
	     fabric_xactors_to_slaves_7_f_wr_addr_EMPTY_N ;
  assign i2c_slave_m_bready_bready =
	     fabric_xactors_to_slaves_7_f_wr_resp_FULL_N ;
  assign i2c_slave_m_rready_rready =
	     fabric_xactors_to_slaves_7_f_rd_data_FULL_N ;
  assign i2c_slave_m_wvalid_wdata =
	     fabric_xactors_to_slaves_7_f_wr_data_D_OUT[35:4] ;
  assign i2c_slave_m_wvalid_wstrb =
	     fabric_xactors_to_slaves_7_f_wr_data_D_OUT[3:0] ;
  assign i2c_slave_m_wvalid_wvalid =
	     fabric_xactors_to_slaves_7_f_wr_data_EMPTY_N ;

  // submodule jtag_tap
  assign jtag_tap_bs_chain_i_bs_chain = 1'd0 ;
  assign jtag_tap_debug_tdi_i_debug_tdi = 1'd0 ;
  assign jtag_tap_response_from_dm_responsedm = sync_response_from_dm_dD_OUT ;
  assign jtag_tap_tdi_i_tdi = tdi ;
  assign jtag_tap_tms_i_tms = tms ;
  assign jtag_tap_EN_debug_tdi_i = 1'd1 ;
  assign jtag_tap_EN_bs_chain_i = 1'd1 ;
  assign jtag_tap_EN_response_from_dm =
	     CAN_FIRE_RL_read_synced_response_from_dm ;
  assign jtag_tap_EN_request_to_dm =
	     CAN_FIRE_RL_connect_tap_request_to_syncfifo ;

  // submodule spi0
  assign spi0_1io_miso_dat = spi0_io_miso_dat ;
  assign spi0_slave_m_arvalid_araddr =
	     fabric_xactors_to_slaves_5_f_rd_addr_D_OUT[36:5] ;
  assign spi0_slave_m_arvalid_arprot =
	     fabric_xactors_to_slaves_5_f_rd_addr_D_OUT[4:2] ;
  assign spi0_slave_m_arvalid_arsize =
	     fabric_xactors_to_slaves_5_f_rd_addr_D_OUT[1:0] ;
  assign spi0_slave_m_arvalid_arvalid =
	     fabric_xactors_to_slaves_5_f_rd_addr_EMPTY_N ;
  assign spi0_slave_m_awvalid_awaddr =
	     fabric_xactors_to_slaves_5_f_wr_addr_D_OUT[36:5] ;
  assign spi0_slave_m_awvalid_awprot =
	     fabric_xactors_to_slaves_5_f_wr_addr_D_OUT[4:2] ;
  assign spi0_slave_m_awvalid_awsize =
	     fabric_xactors_to_slaves_5_f_wr_addr_D_OUT[1:0] ;
  assign spi0_slave_m_awvalid_awvalid =
	     fabric_xactors_to_slaves_5_f_wr_addr_EMPTY_N ;
  assign spi0_slave_m_bready_bready =
	     fabric_xactors_to_slaves_5_f_wr_resp_FULL_N ;
  assign spi0_slave_m_rready_rready =
	     fabric_xactors_to_slaves_5_f_rd_data_FULL_N ;
  assign spi0_slave_m_wvalid_wdata =
	     fabric_xactors_to_slaves_5_f_wr_data_D_OUT[35:4] ;
  assign spi0_slave_m_wvalid_wstrb =
	     fabric_xactors_to_slaves_5_f_wr_data_D_OUT[3:0] ;
  assign spi0_slave_m_wvalid_wvalid =
	     fabric_xactors_to_slaves_5_f_wr_data_EMPTY_N ;

  // submodule spi1
  assign spi1_1io_miso_dat = spi1_io_miso_dat ;
  assign spi1_slave_m_arvalid_araddr =
	     fabric_xactors_to_slaves_6_f_rd_addr_D_OUT[36:5] ;
  assign spi1_slave_m_arvalid_arprot =
	     fabric_xactors_to_slaves_6_f_rd_addr_D_OUT[4:2] ;
  assign spi1_slave_m_arvalid_arsize =
	     fabric_xactors_to_slaves_6_f_rd_addr_D_OUT[1:0] ;
  assign spi1_slave_m_arvalid_arvalid =
	     fabric_xactors_to_slaves_6_f_rd_addr_EMPTY_N ;
  assign spi1_slave_m_awvalid_awaddr =
	     fabric_xactors_to_slaves_6_f_wr_addr_D_OUT[36:5] ;
  assign spi1_slave_m_awvalid_awprot =
	     fabric_xactors_to_slaves_6_f_wr_addr_D_OUT[4:2] ;
  assign spi1_slave_m_awvalid_awsize =
	     fabric_xactors_to_slaves_6_f_wr_addr_D_OUT[1:0] ;
  assign spi1_slave_m_awvalid_awvalid =
	     fabric_xactors_to_slaves_6_f_wr_addr_EMPTY_N ;
  assign spi1_slave_m_bready_bready =
	     fabric_xactors_to_slaves_6_f_wr_resp_FULL_N ;
  assign spi1_slave_m_rready_rready =
	     fabric_xactors_to_slaves_6_f_rd_data_FULL_N ;
  assign spi1_slave_m_wvalid_wdata =
	     fabric_xactors_to_slaves_6_f_wr_data_D_OUT[35:4] ;
  assign spi1_slave_m_wvalid_wstrb =
	     fabric_xactors_to_slaves_6_f_wr_data_D_OUT[3:0] ;
  assign spi1_slave_m_wvalid_wvalid =
	     fabric_xactors_to_slaves_6_f_wr_data_EMPTY_N ;

  // submodule sync_request_to_dm
  assign sync_request_to_dm_sD_IN = { 1'd0, jtag_tap_request_to_dm } ;
  assign sync_request_to_dm_sENQ =
	     CAN_FIRE_RL_connect_tap_request_to_syncfifo ;
  assign sync_request_to_dm_dDEQ = CAN_FIRE_RL_read_synced_request_to_dm ;

  // submodule sync_response_from_dm
  assign sync_response_from_dm_sD_IN = debug_module_dtm_getResponse_get ;
  assign sync_response_from_dm_sENQ =
	     CAN_FIRE_RL_connect_debug_response_to_syncfifo ;
  assign sync_response_from_dm_dDEQ =
	     CAN_FIRE_RL_read_synced_response_from_dm ;

  // submodule uart0
  assign uart0_1io_SIN = uart0_io_SIN ;
  assign uart0_slave_m_arvalid_araddr =
	     fabric_xactors_to_slaves_4_f_rd_addr_D_OUT[36:5] ;
  assign uart0_slave_m_arvalid_arprot =
	     fabric_xactors_to_slaves_4_f_rd_addr_D_OUT[4:2] ;
  assign uart0_slave_m_arvalid_arsize =
	     fabric_xactors_to_slaves_4_f_rd_addr_D_OUT[1:0] ;
  assign uart0_slave_m_arvalid_arvalid =
	     fabric_xactors_to_slaves_4_f_rd_addr_EMPTY_N ;
  assign uart0_slave_m_awvalid_awaddr =
	     fabric_xactors_to_slaves_4_f_wr_addr_D_OUT[36:5] ;
  assign uart0_slave_m_awvalid_awprot =
	     fabric_xactors_to_slaves_4_f_wr_addr_D_OUT[4:2] ;
  assign uart0_slave_m_awvalid_awsize =
	     fabric_xactors_to_slaves_4_f_wr_addr_D_OUT[1:0] ;
  assign uart0_slave_m_awvalid_awvalid =
	     fabric_xactors_to_slaves_4_f_wr_addr_EMPTY_N ;
  assign uart0_slave_m_bready_bready =
	     fabric_xactors_to_slaves_4_f_wr_resp_FULL_N ;
  assign uart0_slave_m_rready_rready =
	     fabric_xactors_to_slaves_4_f_rd_data_FULL_N ;
  assign uart0_slave_m_wvalid_wdata =
	     fabric_xactors_to_slaves_4_f_wr_data_D_OUT[35:4] ;
  assign uart0_slave_m_wvalid_wstrb =
	     fabric_xactors_to_slaves_4_f_wr_data_D_OUT[3:0] ;
  assign uart0_slave_m_wvalid_wvalid =
	     fabric_xactors_to_slaves_4_f_wr_data_EMPTY_N ;

  // remaining internal signals
  assign _theResult_____2__h47614 =
	     (clint_s_xactor_f_rd_addr_D_OUT[1:0] == 2'd0) ?
	       temp___1__h48262 :
	       temp__h47613 ;
  assign _theResult___snd__h47669 =
	     (clint_s_xactor_f_rd_addr_D_OUT[20:5] == 16'h0) ?
	       temp___1__h47664 :
	       _theResult___snd__h47736 ;
  assign _theResult___snd__h47736 =
	     (clint_s_xactor_f_rd_addr_D_OUT[20:5] >= 16'h4000 &&
	      clint_s_xactor_f_rd_addr_D_OUT[20:5] <= 16'd16391) ?
	       clint_clint_rgmtimecmp :
	       _theResult___snd__h47803 ;
  assign _theResult___snd__h47803 =
	     (clint_s_xactor_f_rd_addr_D_OUT[20:5] >= 16'hBFF8 &&
	      clint_s_xactor_f_rd_addr_D_OUT[20:5] <= 16'd49151) ?
	       clint_clint_rgmtime :
	       64'd0 ;
  assign data__h60022 = {4{line__h59984[7:0]}} ;
  assign data__h60705 = {2{line__h59984[15:0]}} ;
  assign datamask__h57577 =
	     CASE_clint_s_xactor_f_wr_addrD_OUT_BITS_1_TO__ETC__q1 &
	     mask__h57576 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d434 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[36:5] <
	     32'h02000000 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d435 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[36:5] <=
	     32'h020BFFFF ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d438 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[36:5] <
	     32'h00000010 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d439 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[36:5] <=
	     32'h0000001F ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d442 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[36:5] <
	     32'h00003100 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d443 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[36:5] <=
	     32'h000031FF ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d446 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[36:5] <
	     32'h00003200 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d447 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[36:5] <=
	     32'h000032FF ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d450 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[36:5] <
	     32'h00003300 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d451 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[36:5] <=
	     32'h000033FF ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d454 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[36:5] <
	     32'h00003000 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d455 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[36:5] <=
	     32'h000030FF ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d458 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[36:5] <
	     32'h00001000 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d460 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[36:5] <=
	     32'h000013FF ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d463 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d450 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d451) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d454 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d455) &&
	     !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d458 &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d460 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d465 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d442 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d443) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d446 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d447) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d463 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d467 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d434 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d435) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d438 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d439) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d465 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d494 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d446 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d447) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d450 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d451) &&
	     !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d454 &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d455 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d496 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d438 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d439) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d442 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d443) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d494 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d507 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d434 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d435) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d438 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d439) &&
	     !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d442 &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d443 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d517 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d438 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d439) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d442 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d443) &&
	     !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d446 &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d447 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d528 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d442 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d443) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d446 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d447) &&
	     !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d450 &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d451 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d530 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d434 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d435) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d438 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d439) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d528 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d539 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[36:5] <
	     32'h00003400 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d541 =
	     fabric_xactors_from_masters_0_f_rd_addr_D_OUT[36:5] <=
	     32'h000034FF ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d544 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d454 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d455) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d458 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d460) &&
	     !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d539 &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d541 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d546 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d446 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d447) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d450 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d451) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d544 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d548 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d438 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d439) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d442 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d443) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d546 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d559 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d454 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d455) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d458 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d460) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d539 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d541) ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d561 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d446 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d447) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d450 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d451) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d559 ;
  assign fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d563 =
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d438 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d439) &&
	     (fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d442 ||
	      !fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d443) &&
	     fabric_xactors_from_masters_0_f_rd_addr_first__ETC___d561 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d100 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d14 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d15) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d19) &&
	     !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d22 &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d23 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d113 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d19) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d22 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d23) &&
	     !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d26 &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d27 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d127 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d22 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d23) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d26 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d27) &&
	     !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d30 &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d31 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d129 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d14 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d15) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d19) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d127 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d14 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[36:5] <
	     32'h02000000 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d141 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[36:5] <
	     32'h00003400 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d143 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[36:5] <=
	     32'h000034FF ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d146 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d34 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d35) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d38 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d40) &&
	     !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d141 &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d143 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d148 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d26 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d27) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d30 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d31) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d146 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d15 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[36:5] <=
	     32'h020BFFFF ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d150 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d19) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d22 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d23) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d148 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d164 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d34 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d35) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d38 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d40) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d141 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d143) ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d166 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d26 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d27) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d30 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d31) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d164 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d168 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d19) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d22 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d23) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d166 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[36:5] <
	     32'h00000010 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d19 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[36:5] <=
	     32'h0000001F ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d22 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[36:5] <
	     32'h00003100 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d23 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[36:5] <=
	     32'h000031FF ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d26 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[36:5] <
	     32'h00003200 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d27 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[36:5] <=
	     32'h000032FF ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d30 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[36:5] <
	     32'h00003300 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d31 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[36:5] <=
	     32'h000033FF ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d34 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[36:5] <
	     32'h00003000 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d35 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[36:5] <=
	     32'h000030FF ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d38 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[36:5] <
	     32'h00001000 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d40 =
	     fabric_xactors_from_masters_0_f_wr_addr_D_OUT[36:5] <=
	     32'h000013FF ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d43 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d30 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d31) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d34 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d35) &&
	     !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d38 &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d40 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d45 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d22 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d23) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d26 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d27) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d43 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d47 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d14 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d15) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d19) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d45 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d84 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d26 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d27) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d30 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d31) &&
	     !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d34 &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d35 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d86 =
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d18 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d19) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d22 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d23) &&
	     fabric_xactors_from_masters_0_f_wr_addr_first__ETC___d84 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d573 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[36:5] <
	     32'h02000000 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d574 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[36:5] <=
	     32'h020BFFFF ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d577 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[36:5] <
	     32'h00000010 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d578 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[36:5] <=
	     32'h0000001F ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d581 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[36:5] <
	     32'h00003100 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d582 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[36:5] <=
	     32'h000031FF ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d585 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[36:5] <
	     32'h00003200 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d586 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[36:5] <=
	     32'h000032FF ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d589 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[36:5] <
	     32'h00003300 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d590 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[36:5] <=
	     32'h000033FF ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d593 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[36:5] <
	     32'h00003000 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d594 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[36:5] <=
	     32'h000030FF ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d597 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[36:5] <
	     32'h00001000 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d599 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[36:5] <=
	     32'h000013FF ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d602 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d589 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d590) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d593 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d594) &&
	     !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d597 &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d599 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d604 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d581 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d582) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d585 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d586) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d602 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d606 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d573 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d574) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d577 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d578) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d604 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d624 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d585 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d586) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d589 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d590) &&
	     !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d593 &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d594 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d626 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d577 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d578) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d581 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d582) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d624 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d634 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d573 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d574) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d577 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d578) &&
	     !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d581 &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d582 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d641 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d577 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d578) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d581 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d582) &&
	     !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d585 &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d586 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d649 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d581 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d582) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d585 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d586) &&
	     !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d589 &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d590 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d651 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d573 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d574) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d577 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d578) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d649 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d657 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[36:5] <
	     32'h00003400 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d659 =
	     fabric_xactors_from_masters_1_f_rd_addr_D_OUT[36:5] <=
	     32'h000034FF ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d662 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d593 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d594) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d597 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d599) &&
	     !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d657 &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d659 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d664 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d585 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d586) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d589 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d590) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d662 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d666 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d577 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d578) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d581 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d582) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d664 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d674 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d593 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d594) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d597 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d599) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d657 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d659) ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d676 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d585 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d586) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d589 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d590) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d674 ;
  assign fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d678 =
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d577 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d578) &&
	     (fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d581 ||
	      !fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d582) &&
	     fabric_xactors_from_masters_1_f_rd_addr_first__ETC___d676 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d181 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[36:5] <
	     32'h02000000 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d182 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[36:5] <=
	     32'h020BFFFF ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d185 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[36:5] <
	     32'h00000010 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d186 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[36:5] <=
	     32'h0000001F ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d189 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[36:5] <
	     32'h00003100 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d190 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[36:5] <=
	     32'h000031FF ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d193 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[36:5] <
	     32'h00003200 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d194 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[36:5] <=
	     32'h000032FF ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d197 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[36:5] <
	     32'h00003300 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d198 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[36:5] <=
	     32'h000033FF ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d201 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[36:5] <
	     32'h00003000 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d202 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[36:5] <=
	     32'h000030FF ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d205 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[36:5] <
	     32'h00001000 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d207 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[36:5] <=
	     32'h000013FF ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d210 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d197 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d198) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d201 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d202) &&
	     !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d205 &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d207 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d212 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d189 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d190) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d193 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d194) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d210 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d214 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d181 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d182) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d185 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d186) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d212 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d236 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d193 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d194) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d197 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d198) &&
	     !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d201 &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d202 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d238 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d185 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d186) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d189 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d190) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d236 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d247 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d181 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d182) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d185 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d186) &&
	     !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d189 &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d190 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d255 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d185 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d186) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d189 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d190) &&
	     !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d193 &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d194 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d264 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d189 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d190) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d193 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d194) &&
	     !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d197 &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d198 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d266 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d181 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d182) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d185 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d186) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d264 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d273 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[36:5] <
	     32'h00003400 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d275 =
	     fabric_xactors_from_masters_1_f_wr_addr_D_OUT[36:5] <=
	     32'h000034FF ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d278 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d201 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d202) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d205 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d207) &&
	     !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d273 &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d275 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d280 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d193 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d194) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d197 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d198) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d278 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d282 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d185 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d186) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d189 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d190) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d280 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d291 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d201 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d202) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d205 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d207) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d273 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d275) ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d293 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d193 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d194) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d197 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d198) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d291 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d295 =
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d185 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d186) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d189 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d190) &&
	     fabric_xactors_from_masters_1_f_wr_addr_first__ETC___d293 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d688 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[36:5] <
	     32'h02000000 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d689 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[36:5] <=
	     32'h020BFFFF ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d692 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[36:5] <
	     32'h00000010 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d693 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[36:5] <=
	     32'h0000001F ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d696 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[36:5] <
	     32'h00003100 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d697 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[36:5] <=
	     32'h000031FF ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d700 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[36:5] <
	     32'h00003200 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d701 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[36:5] <=
	     32'h000032FF ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d704 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[36:5] <
	     32'h00003300 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d705 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[36:5] <=
	     32'h000033FF ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d708 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[36:5] <
	     32'h00003000 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d709 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[36:5] <=
	     32'h000030FF ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d712 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[36:5] <
	     32'h00001000 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d714 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[36:5] <=
	     32'h000013FF ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d717 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d704 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d705) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d708 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d709) &&
	     !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d712 &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d714 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d719 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d696 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d697) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d700 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d701) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d717 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d721 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d688 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d689) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d692 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d693) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d719 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d739 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d700 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d701) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d704 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d705) &&
	     !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d708 &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d709 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d741 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d692 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d693) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d696 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d697) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d739 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d749 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d688 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d689) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d692 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d693) &&
	     !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d696 &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d697 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d756 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d692 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d693) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d696 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d697) &&
	     !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d700 &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d701 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d764 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d696 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d697) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d700 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d701) &&
	     !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d704 &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d705 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d766 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d688 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d689) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d692 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d693) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d764 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d772 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[36:5] <
	     32'h00003400 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d774 =
	     fabric_xactors_from_masters_2_f_rd_addr_D_OUT[36:5] <=
	     32'h000034FF ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d777 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d708 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d709) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d712 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d714) &&
	     !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d772 &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d774 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d779 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d700 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d701) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d704 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d705) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d777 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d781 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d692 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d693) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d696 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d697) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d779 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d789 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d708 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d709) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d712 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d714) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d772 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d774) ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d791 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d700 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d701) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d704 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d705) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d789 ;
  assign fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d793 =
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d692 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d693) &&
	     (fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d696 ||
	      !fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d697) &&
	     fabric_xactors_from_masters_2_f_rd_addr_first__ETC___d791 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d308 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[36:5] <
	     32'h02000000 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d309 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[36:5] <=
	     32'h020BFFFF ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d312 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[36:5] <
	     32'h00000010 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d313 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[36:5] <=
	     32'h0000001F ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d316 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[36:5] <
	     32'h00003100 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d317 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[36:5] <=
	     32'h000031FF ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d320 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[36:5] <
	     32'h00003200 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d321 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[36:5] <=
	     32'h000032FF ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d324 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[36:5] <
	     32'h00003300 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d325 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[36:5] <=
	     32'h000033FF ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d328 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[36:5] <
	     32'h00003000 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d329 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[36:5] <=
	     32'h000030FF ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d332 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[36:5] <
	     32'h00001000 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d334 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[36:5] <=
	     32'h000013FF ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d337 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d324 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d325) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d328 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d329) &&
	     !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d332 &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d334 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d339 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d316 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d317) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d320 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d321) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d337 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d341 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d308 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d309) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d312 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d313) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d339 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d363 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d320 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d321) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d324 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d325) &&
	     !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d328 &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d329 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d365 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d312 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d313) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d316 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d317) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d363 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d374 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d308 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d309) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d312 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d313) &&
	     !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d316 &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d317 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d382 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d312 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d313) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d316 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d317) &&
	     !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d320 &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d321 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d391 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d316 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d317) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d320 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d321) &&
	     !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d324 &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d325 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d393 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d308 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d309) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d312 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d313) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d391 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d400 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[36:5] <
	     32'h00003400 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d402 =
	     fabric_xactors_from_masters_2_f_wr_addr_D_OUT[36:5] <=
	     32'h000034FF ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d405 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d328 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d329) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d332 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d334) &&
	     !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d400 &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d402 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d407 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d320 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d321) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d324 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d325) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d405 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d409 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d312 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d313) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d316 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d317) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d407 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d418 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d328 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d329) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d332 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d334) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d400 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d402) ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d420 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d320 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d321) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d324 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d325) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d418 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d422 =
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d312 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d313) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d316 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d317) &&
	     fabric_xactors_from_masters_2_f_wr_addr_first__ETC___d420 ;
  assign line__h59983 =
	     { debug_memory_instr_array_3,
	       debug_memory_instr_array_2,
	       debug_memory_instr_array_1,
	       debug_memory_instr_array_0 } ;
  assign line__h59984 = line__h59983 >> x__h60532 ;
  assign mask__h57576 = mask__h57573 << shift_amt__h57575 ;
  assign notmask__h57578 = ~mask__h57576 ;
  assign shift_amt__h47610 = { clint_s_xactor_f_rd_addr_D_OUT[7:5], 3'd0 } ;
  assign shift_amt__h57575 = { clint_s_xactor_f_wr_addr_D_OUT[7:5], 3'd0 } ;
  assign temp___1__h47664 = {64{clint_clint_msip}} ;
  assign temp___1__h48262 = {8{temp__h47613[7:0]}} ;
  assign temp__h47613 = _theResult___snd__h47669 >> shift_amt__h47610 ;
  assign temp__h47832 = {4{_theResult_____2__h47614[15:0]}} ;
  assign temp__h57142 = {2{_theResult_____2__h47614[31:0]}} ;
  assign x__h58838 = clint_clint_rgmtimecmp & notmask__h57578 ;
  assign x__h60532 = { debug_memory_s_xactor_f_rd_addr_D_OUT[8:5], 3'b0 } ;
  always@(clint_s_xactor_f_wr_addr_D_OUT or clint_s_xactor_f_wr_data_D_OUT)
  begin
    case (clint_s_xactor_f_wr_addr_D_OUT[1:0])
      2'd0: data__h57574 = {4{clint_s_xactor_f_wr_data_D_OUT[11:4]}};
      2'd1: data__h57574 = {2{clint_s_xactor_f_wr_data_D_OUT[19:4]}};
      default: data__h57574 = clint_s_xactor_f_wr_data_D_OUT[35:4];
    endcase
  end
  always@(clint_s_xactor_f_wr_addr_D_OUT)
  begin
    case (clint_s_xactor_f_wr_addr_D_OUT[1:0])
      2'd0: mask__h57573 = 64'h00000000000000FF;
      2'd1: mask__h57573 = 64'h000000000000FFFF;
      2'd2: mask__h57573 = 64'h00000000FFFFFFFF;
      2'd3: mask__h57573 = 64'hFFFFFFFFFFFFFFFF;
    endcase
  end
  always@(clint_s_xactor_f_wr_addr_D_OUT or clint_s_xactor_f_wr_data_D_OUT)
  begin
    case (clint_s_xactor_f_wr_addr_D_OUT[1:0])
      2'd0:
	  CASE_clint_s_xactor_f_wr_addrD_OUT_BITS_1_TO__ETC__q1 =
	      {8{clint_s_xactor_f_wr_data_D_OUT[11:4]}};
      2'd1:
	  CASE_clint_s_xactor_f_wr_addrD_OUT_BITS_1_TO__ETC__q1 =
	      {4{clint_s_xactor_f_wr_data_D_OUT[19:4]}};
      default: CASE_clint_s_xactor_f_wr_addrD_OUT_BITS_1_TO__ETC__q1 =
		   {2{clint_s_xactor_f_wr_data_D_OUT[35:4]}};
    endcase
  end
  always@(clint_s_xactor_f_rd_addr_D_OUT or
	  temp__h47613 or temp___1__h48262 or temp__h47832 or temp__h57142)
  begin
    case (clint_s_xactor_f_rd_addr_D_OUT[1:0])
      2'd0: x__h47810 = temp___1__h48262;
      2'd1: x__h47810 = temp__h47832;
      2'd2: x__h47810 = temp__h57142;
      2'd3: x__h47810 = temp__h47613;
    endcase
  end
  always@(debug_memory_s_xactor_f_rd_addr_D_OUT or
	  line__h59984 or data__h60022 or data__h60705)
  begin
    case (debug_memory_s_xactor_f_rd_addr_D_OUT[1:0])
      2'd0:
	  CASE_debug_memory_s_xactor_f_rd_addrD_OUT_BIT_ETC__q2 =
	      data__h60022;
      2'd1:
	  CASE_debug_memory_s_xactor_f_rd_addrD_OUT_BIT_ETC__q2 =
	      data__h60705;
      default: CASE_debug_memory_s_xactor_f_rd_addrD_OUT_BIT_ETC__q2 =
		   line__h59984[31:0];
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        clint_clint_msip <= `BSV_ASSIGNMENT_DELAY 1'd0;
	clint_clint_mtip <= `BSV_ASSIGNMENT_DELAY 1'd0;
	clint_clint_rg_tick <= `BSV_ASSIGNMENT_DELAY 4'd0;
	clint_clint_rgmtime <= `BSV_ASSIGNMENT_DELAY 64'd0;
	clint_clint_rgmtimecmp <= `BSV_ASSIGNMENT_DELAY 64'd0;
	debug_memory_instr_array_0 <= `BSV_ASSIGNMENT_DELAY 32'h0000100F;
	debug_memory_instr_array_1 <= `BSV_ASSIGNMENT_DELAY 32'h00000013;
	debug_memory_instr_array_2 <= `BSV_ASSIGNMENT_DELAY 32'hFFDFF06F;
	debug_memory_instr_array_3 <= `BSV_ASSIGNMENT_DELAY 32'h0000006F;
	tdi <= `BSV_ASSIGNMENT_DELAY 1'd0;
	tms <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (clint_clint_msip_EN)
	  clint_clint_msip <= `BSV_ASSIGNMENT_DELAY clint_clint_msip_D_IN;
	if (clint_clint_mtip_EN)
	  clint_clint_mtip <= `BSV_ASSIGNMENT_DELAY clint_clint_mtip_D_IN;
	if (clint_clint_rg_tick_EN)
	  clint_clint_rg_tick <= `BSV_ASSIGNMENT_DELAY
	      clint_clint_rg_tick_D_IN;
	if (clint_clint_rgmtime_EN)
	  clint_clint_rgmtime <= `BSV_ASSIGNMENT_DELAY
	      clint_clint_rgmtime_D_IN;
	if (clint_clint_rgmtimecmp_EN)
	  clint_clint_rgmtimecmp <= `BSV_ASSIGNMENT_DELAY
	      clint_clint_rgmtimecmp_D_IN;
	if (debug_memory_instr_array_0_EN)
	  debug_memory_instr_array_0 <= `BSV_ASSIGNMENT_DELAY
	      debug_memory_instr_array_0_D_IN;
	if (debug_memory_instr_array_1_EN)
	  debug_memory_instr_array_1 <= `BSV_ASSIGNMENT_DELAY
	      debug_memory_instr_array_1_D_IN;
	if (debug_memory_instr_array_2_EN)
	  debug_memory_instr_array_2 <= `BSV_ASSIGNMENT_DELAY
	      debug_memory_instr_array_2_D_IN;
	if (debug_memory_instr_array_3_EN)
	  debug_memory_instr_array_3 <= `BSV_ASSIGNMENT_DELAY
	      debug_memory_instr_array_3_D_IN;
	if (tdi_EN) tdi <= `BSV_ASSIGNMENT_DELAY tdi_D_IN;
	if (tms_EN) tms <= `BSV_ASSIGNMENT_DELAY tms_D_IN;
      end
  end

  always@(posedge CLK_tck_clk)
  begin
    if (RST_N_trst == `BSV_RESET_VALUE)
      begin
        tdo <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (tdo_EN) tdo <= `BSV_ASSIGNMENT_DELAY tdo_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    clint_clint_msip = 1'h0;
    clint_clint_mtip = 1'h0;
    clint_clint_rg_tick = 4'hA;
    clint_clint_rgmtime = 64'hAAAAAAAAAAAAAAAA;
    clint_clint_rgmtimecmp = 64'hAAAAAAAAAAAAAAAA;
    debug_memory_instr_array_0 = 32'hAAAAAAAA;
    debug_memory_instr_array_1 = 32'hAAAAAAAA;
    debug_memory_instr_array_2 = 32'hAAAAAAAA;
    debug_memory_instr_array_3 = 32'hAAAAAAAA;
    tdi = 1'h0;
    tdo = 1'h0;
    tms = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkSoc

