// Seed: 1771502358
module module_0 #(
    parameter id_1 = 32'd13
) ();
  wire _id_1;
  integer id_2;
  assign id_2[id_1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  module_0 modCall_1 ();
  inout reg id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire  id_10;
  logic id_11 = id_1 == 1;
  always @(*) id_6 <= 1;
endmodule
