|top_level
Clk => Clk.IN13
Rst_n => Rst_n.IN10
Rs232_Rx => Rs232_Rx.IN1
Rs232_Tx <= UART_Byte_Tx:UART_Byte_Tx.Rs232_Tx
Key_in[0] => Key_in[0].IN1
Key_in[1] => Key_in[1].IN1
led[0] <= <GND>
led[1] <= <GND>
in_a => in_a.IN1
in_b => in_b.IN1
ADC_SCLK <= Clk.DB_MAX_OUTPUT_PORT_TYPE
ADC_DOUT[0] => ADC_DOUT[0].IN1
ADC_DOUT[1] => ADC_DOUT[1].IN1
ADC_DOUT[2] => ADC_DOUT[2].IN1
ADC_DOUT[3] => ADC_DOUT[3].IN1
ADC_DOUT[4] => ADC_DOUT[4].IN1
ADC_DOUT[5] => ADC_DOUT[5].IN1
ADC_DOUT[6] => ADC_DOUT[6].IN1
ADC_DOUT[7] => ADC_DOUT[7].IN1
ADC_SCLK_1 <= Clk.DB_MAX_OUTPUT_PORT_TYPE
ADC_DOUT_1[0] => ADC_DOUT_1[0].IN1
ADC_DOUT_1[1] => ADC_DOUT_1[1].IN1
ADC_DOUT_1[2] => ADC_DOUT_1[2].IN1
ADC_DOUT_1[3] => ADC_DOUT_1[3].IN1
ADC_DOUT_1[4] => ADC_DOUT_1[4].IN1
ADC_DOUT_1[5] => ADC_DOUT_1[5].IN1
ADC_DOUT_1[6] => ADC_DOUT_1[6].IN1
ADC_DOUT_1[7] => ADC_DOUT_1[7].IN1
DAC_DIN[0] <= tlv5618:tlv5618.DIN
DAC_DIN[1] <= tlv5618:tlv5618.DIN
DAC_DIN[2] <= tlv5618:tlv5618.DIN
DAC_DIN[3] <= tlv5618:tlv5618.DIN
DAC_DIN[4] <= tlv5618:tlv5618.DIN
DAC_DIN[5] <= tlv5618:tlv5618.DIN
DAC_DIN[6] <= tlv5618:tlv5618.DIN
DAC_DIN[7] <= tlv5618:tlv5618.DIN
DAC_SCLK <= tlv5618:tlv5618.daCLK
led_out <= <GND>
eth_rxc => eth_rxc.IN1
eth_rxd[0] => ~NO_FANOUT~
eth_rxd[1] => ~NO_FANOUT~
eth_rxd[2] => ~NO_FANOUT~
eth_rxd[3] => ~NO_FANOUT~
eth_rxdv => eth_rxdv.IN1
requs[0] <= <GND>
requs[1] <= <GND>
requs[2] <= <GND>
requs[3] <= DDS:DDS.EN_11
requs[4] <= <GND>
requs[5] <= <GND>
requs[6] <= DDS:DDS.EN_11
requs[7] <= <GND>
eth_gtxc <= AD9226_RGMII:AD9226_RGMII.eth_gtxc
eth_txd[0] <= eth_txd[0].DB_MAX_OUTPUT_PORT_TYPE
eth_txd[1] <= eth_txd[1].DB_MAX_OUTPUT_PORT_TYPE
eth_txd[2] <= eth_txd[2].DB_MAX_OUTPUT_PORT_TYPE
eth_txd[3] <= eth_txd[3].DB_MAX_OUTPUT_PORT_TYPE
eth_txen <= AD9226_RGMII:AD9226_RGMII.eth_txen
eth_rst_n <= AD9226_RGMII:AD9226_RGMII.eth_rst_n
eth_mdc <> AD9226_RGMII:AD9226_RGMII.eth_mdc
eth_mdio <> AD9226_RGMII:AD9226_RGMII.eth_mdio


|top_level|AD9226_RGMII:AD9226_RGMII
Clk => Clk.IN7
reset_n => reset_n.IN8
eth_rxc => eth_rxc.IN1
eth_rxd[0] => eth_rxd[0].IN1
eth_rxd[1] => eth_rxd[1].IN1
eth_rxd[2] => eth_rxd[2].IN1
eth_rxd[3] => eth_rxd[3].IN1
eth_rxdv => eth_rxdv.IN1
ad_in1[0] => ad_in1[0].IN1
ad_in1[1] => ad_in1[1].IN1
ad_in1[2] => ad_in1[2].IN1
ad_in1[3] => ad_in1[3].IN1
ad_in1[4] => ad_in1[4].IN1
ad_in1[5] => ad_in1[5].IN1
ad_in1[6] => ad_in1[6].IN1
ad_in1[7] => ad_in1[7].IN1
ad_in2[0] => ad_in2[0].IN1
ad_in2[1] => ad_in2[1].IN1
ad_in2[2] => ad_in2[2].IN1
ad_in2[3] => ad_in2[3].IN1
ad_in2[4] => ad_in2[4].IN1
ad_in2[5] => ad_in2[5].IN1
ad_in2[6] => ad_in2[6].IN1
ad_in2[7] => ad_in2[7].IN1
ad_clk1 <= Clk.DB_MAX_OUTPUT_PORT_TYPE
ad_clk2 <= Clk.DB_MAX_OUTPUT_PORT_TYPE
led <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
eth_gtxc <= gmii_to_rgmii:u_gmii_to_rgmii.rgmii_gtxc
eth_txd[0] <= gmii_to_rgmii:u_gmii_to_rgmii.rgmii_txd
eth_txd[1] <= gmii_to_rgmii:u_gmii_to_rgmii.rgmii_txd
eth_txd[2] <= gmii_to_rgmii:u_gmii_to_rgmii.rgmii_txd
eth_txd[3] <= gmii_to_rgmii:u_gmii_to_rgmii.rgmii_txd
eth_txen <= gmii_to_rgmii:u_gmii_to_rgmii.rgmii_txen
eth_rst_n <= phy_config:phy_config_inst.phy_rst_n
eth_mdc <> phy_config:phy_config_inst.mdc
eth_mdio <> phy_config:phy_config_inst.mdio


|top_level|AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst
clk => mdc_clk.CLK
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_cnt[4].CLK
clk => div_cnt[5].CLK
clk => div_cnt[6].CLK
clk => div_cnt[7].CLK
clk => div_cnt[8].CLK
clk => div_cnt[9].CLK
clk => div_cnt[10].CLK
clk => div_cnt[11].CLK
clk => div_cnt[12].CLK
clk => div_cnt[13].CLK
clk => div_cnt[14].CLK
clk => div_cnt[15].CLK
clk => div_cnt[16].CLK
clk => div_cnt[17].CLK
clk => div_cnt[18].CLK
clk => div_cnt[19].CLK
rst_n => div_cnt[0].ACLR
rst_n => div_cnt[1].ACLR
rst_n => div_cnt[2].ACLR
rst_n => div_cnt[3].ACLR
rst_n => div_cnt[4].ACLR
rst_n => div_cnt[5].ACLR
rst_n => div_cnt[6].ACLR
rst_n => div_cnt[7].ACLR
rst_n => div_cnt[8].ACLR
rst_n => div_cnt[9].ACLR
rst_n => div_cnt[10].ACLR
rst_n => div_cnt[11].ACLR
rst_n => div_cnt[12].ACLR
rst_n => div_cnt[13].ACLR
rst_n => div_cnt[14].ACLR
rst_n => div_cnt[15].ACLR
rst_n => div_cnt[16].ACLR
rst_n => div_cnt[17].ACLR
rst_n => div_cnt[18].ACLR
rst_n => div_cnt[19].ACLR
rst_n => mdc_clk.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
rst_n => cnt[13].ACLR
rst_n => cnt[14].ACLR
rst_n => cnt[15].ACLR
phy_rst_n <= phy_rst_n.DB_MAX_OUTPUT_PORT_TYPE
mdc <= mdc.DB_MAX_OUTPUT_PORT_TYPE
mdio <> mdio_bit_shift:u_mdio_bit_shift.mdio
phy_init <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift
mdc => cnt[0].CLK
mdc => cnt[1].CLK
mdc => cnt[2].CLK
mdc => cnt[3].CLK
mdc => cnt[4].CLK
mdc => cnt[5].CLK
mdc => done~reg0.CLK
mdc => mdio_oe.CLK
mdc => mdio_o.CLK
mdio <> mdio
rst_n => cnt[0].PRESET
rst_n => cnt[1].PRESET
rst_n => cnt[2].PRESET
rst_n => cnt[3].PRESET
rst_n => cnt[4].PRESET
rst_n => cnt[5].PRESET
rst_n => done~reg0.ACLR
rst_n => mdio_oe.PRESET
rst_n => mdio_o.PRESET
if_read => Mux0.IN7
if_read => Mux0.IN5
if_read => Mux0.IN6
if_read => Selector0.IN2
phy_addr[0] => Mux0.IN12
phy_addr[1] => Mux0.IN11
phy_addr[2] => Mux0.IN10
phy_addr[3] => Mux0.IN9
phy_addr[4] => Mux0.IN8
mdio_data[0] => Mux0.IN33
mdio_data[1] => Mux0.IN32
mdio_data[2] => Mux0.IN31
mdio_data[3] => Mux0.IN30
mdio_data[4] => Mux0.IN29
mdio_data[5] => Mux0.IN28
mdio_data[6] => Mux0.IN27
mdio_data[7] => Mux0.IN26
mdio_data[8] => Mux0.IN25
mdio_data[9] => Mux0.IN24
mdio_data[10] => Mux0.IN23
mdio_data[11] => Mux0.IN22
mdio_data[12] => Mux0.IN21
mdio_data[13] => Mux0.IN20
mdio_data[14] => Mux0.IN19
mdio_data[15] => Mux0.IN18
mdio_data[16] => Mux0.IN17
mdio_data[17] => Mux0.IN16
mdio_data[18] => Mux0.IN15
mdio_data[19] => Mux0.IN14
mdio_data[20] => Mux0.IN13
mdio_data[21] => ~NO_FANOUT~
mdio_data[22] => ~NO_FANOUT~
mdio_data[23] => ~NO_FANOUT~
start => cnt.OUTPUTSELECT
start => cnt.OUTPUTSELECT
start => cnt.OUTPUTSELECT
start => cnt.OUTPUTSELECT
start => cnt.OUTPUTSELECT
start => cnt.OUTPUTSELECT
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|rx_pll:rx_pll
inclk0 => ~NO_FANOUT~
c0 <= <GND>


|top_level|AD9226_RGMII:AD9226_RGMII|rgmii_to_gmii:u_rgmii_to_gmii
rgmii_rxc => rgmii_rxc.IN2
rgmii_rxd[0] => rgmii_rxd[0].IN1
rgmii_rxd[1] => rgmii_rxd[1].IN1
rgmii_rxd[2] => rgmii_rxd[2].IN1
rgmii_rxd[3] => rgmii_rxd[3].IN1
rgmii_rxdv => rgmii_rxdv.IN1
gmii_rxc <= rgmii_rxc.DB_MAX_OUTPUT_PORT_TYPE
gmii_rxd[0] <= ddi_x4:ddi_x4_inst.dataout_l
gmii_rxd[1] <= ddi_x4:ddi_x4_inst.dataout_l
gmii_rxd[2] <= ddi_x4:ddi_x4_inst.dataout_l
gmii_rxd[3] <= ddi_x4:ddi_x4_inst.dataout_l
gmii_rxd[4] <= ddi_x4:ddi_x4_inst.dataout_h
gmii_rxd[5] <= ddi_x4:ddi_x4_inst.dataout_h
gmii_rxd[6] <= ddi_x4:ddi_x4_inst.dataout_h
gmii_rxd[7] <= ddi_x4:ddi_x4_inst.dataout_h
gmii_rxdv <= ddi_x1:ddi_x1_inst.dataout_l


|top_level|AD9226_RGMII:AD9226_RGMII|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst
datain[0] => datain[0].IN1
datain[1] => datain[1].IN1
datain[2] => datain[2].IN1
datain[3] => datain[3].IN1
inclock => inclock.IN1
dataout_h[0] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[1] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[2] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[3] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_l[0] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[1] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[2] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[3] <= altddio_in:ALTDDIO_IN_component.dataout_l


|top_level|AD9226_RGMII:AD9226_RGMII|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component
datain[0] => ddio_in_bhf:auto_generated.datain[0]
datain[1] => ddio_in_bhf:auto_generated.datain[1]
datain[2] => ddio_in_bhf:auto_generated.datain[2]
datain[3] => ddio_in_bhf:auto_generated.datain[3]
inclock => ddio_in_bhf:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_bhf:auto_generated.dataout_h[0]
dataout_h[1] <= ddio_in_bhf:auto_generated.dataout_h[1]
dataout_h[2] <= ddio_in_bhf:auto_generated.dataout_h[2]
dataout_h[3] <= ddio_in_bhf:auto_generated.dataout_h[3]
dataout_l[0] <= ddio_in_bhf:auto_generated.dataout_l[0]
dataout_l[1] <= ddio_in_bhf:auto_generated.dataout_l[1]
dataout_l[2] <= ddio_in_bhf:auto_generated.dataout_l[2]
dataout_l[3] <= ddio_in_bhf:auto_generated.dataout_l[3]


|top_level|AD9226_RGMII:AD9226_RGMII|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
datain[1] => input_cell_h[1].DATAIN
datain[1] => input_cell_l[1].DATAIN
datain[2] => input_cell_h[2].DATAIN
datain[2] => input_cell_l[2].DATAIN
datain[3] => input_cell_h[3].DATAIN
datain[3] => input_cell_l[3].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[1] <= input_cell_h[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[2] <= input_cell_h[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[3] <= input_cell_h[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[1] <= input_latch_l[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[2] <= input_latch_l[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[3] <= input_latch_l[3].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[3].IN0
inclock => input_cell_h[3].CLK
inclock => input_cell_h[2].CLK
inclock => input_cell_h[1].CLK
inclock => input_cell_h[0].CLK
inclock => input_latch_l[3].CLK
inclock => input_latch_l[2].CLK
inclock => input_latch_l[1].CLK
inclock => input_latch_l[0].CLK


|top_level|AD9226_RGMII:AD9226_RGMII|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst
datain[0] => datain[0].IN1
inclock => inclock.IN1
dataout_h[0] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_l[0] <= altddio_in:ALTDDIO_IN_component.dataout_l


|top_level|AD9226_RGMII:AD9226_RGMII|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component
datain[0] => ddio_in_8hf:auto_generated.datain[0]
inclock => ddio_in_8hf:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_8hf:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_8hf:auto_generated.dataout_l[0]


|top_level|AD9226_RGMII:AD9226_RGMII|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii
gmii_gtxc => gmii_gtxc.IN3
gmii_txd[0] => gmii_txd[0].IN1
gmii_txd[1] => gmii_txd[1].IN1
gmii_txd[2] => gmii_txd[2].IN1
gmii_txd[3] => gmii_txd[3].IN1
gmii_txd[4] => gmii_txd[4].IN1
gmii_txd[5] => gmii_txd[5].IN1
gmii_txd[6] => gmii_txd[6].IN1
gmii_txd[7] => gmii_txd[7].IN1
gmii_txen => gmii_txen.IN2
rgmii_gtxc <= ddo_x1:ddo_x1_clk.dataout
rgmii_txd[0] <= ddo_x4:ddo_x4_inst.dataout
rgmii_txd[1] <= ddo_x4:ddo_x4_inst.dataout
rgmii_txd[2] <= ddo_x4:ddo_x4_inst.dataout
rgmii_txd[3] <= ddo_x4:ddo_x4_inst.dataout
rgmii_txen <= ddo_x1:ddo_x1_inst.dataout


|top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst
datain_h[0] => datain_h[0].IN1
datain_h[1] => datain_h[1].IN1
datain_h[2] => datain_h[2].IN1
datain_h[3] => datain_h[3].IN1
datain_l[0] => datain_l[0].IN1
datain_l[1] => datain_l[1].IN1
datain_l[2] => datain_l[2].IN1
datain_l[3] => datain_l[3].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout
dataout[1] <= altddio_out:ALTDDIO_OUT_component.dataout
dataout[2] <= altddio_out:ALTDDIO_OUT_component.dataout
dataout[3] <= altddio_out:ALTDDIO_OUT_component.dataout


|top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_s9j:auto_generated.datain_h[0]
datain_h[1] => ddio_out_s9j:auto_generated.datain_h[1]
datain_h[2] => ddio_out_s9j:auto_generated.datain_h[2]
datain_h[3] => ddio_out_s9j:auto_generated.datain_h[3]
datain_l[0] => ddio_out_s9j:auto_generated.datain_l[0]
datain_l[1] => ddio_out_s9j:auto_generated.datain_l[1]
datain_l[2] => ddio_out_s9j:auto_generated.datain_l[2]
datain_l[3] => ddio_out_s9j:auto_generated.datain_l[3]
outclock => ddio_out_s9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_s9j:auto_generated.dataout[0]
dataout[1] <> ddio_out_s9j:auto_generated.dataout[1]
dataout[2] <> ddio_out_s9j:auto_generated.dataout[2]
dataout[3] <> ddio_out_s9j:auto_generated.dataout[3]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>


|top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
dataout[1] <= ddio_outa[1].DATAOUT
dataout[2] <= ddio_outa[2].DATAOUT
dataout[3] <= ddio_outa[3].DATAOUT
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout


|top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_p9j:auto_generated.datain_h[0]
datain_l[0] => ddio_out_p9j:auto_generated.datain_l[0]
outclock => ddio_out_p9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_p9j:auto_generated.dataout[0]
oe_out[0] <= <GND>


|top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout


|top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_p9j:auto_generated.datain_h[0]
datain_l[0] => ddio_out_p9j:auto_generated.datain_l[0]
outclock => ddio_out_p9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_p9j:auto_generated.dataout[0]
oe_out[0] <= <GND>


|top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|top_level|AD9226_RGMII:AD9226_RGMII|eth_udp_rx_gmii:eth_udp_rx_gmii
reset_n => reset_n.IN2
local_mac[0] => local_mac_reg[0].DATAIN
local_mac[1] => local_mac_reg[1].DATAIN
local_mac[2] => local_mac_reg[2].DATAIN
local_mac[3] => local_mac_reg[3].DATAIN
local_mac[4] => local_mac_reg[4].DATAIN
local_mac[5] => local_mac_reg[5].DATAIN
local_mac[6] => local_mac_reg[6].DATAIN
local_mac[7] => local_mac_reg[7].DATAIN
local_mac[8] => local_mac_reg[8].DATAIN
local_mac[9] => local_mac_reg[9].DATAIN
local_mac[10] => local_mac_reg[10].DATAIN
local_mac[11] => local_mac_reg[11].DATAIN
local_mac[12] => local_mac_reg[12].DATAIN
local_mac[13] => local_mac_reg[13].DATAIN
local_mac[14] => local_mac_reg[14].DATAIN
local_mac[15] => local_mac_reg[15].DATAIN
local_mac[16] => local_mac_reg[16].DATAIN
local_mac[17] => local_mac_reg[17].DATAIN
local_mac[18] => local_mac_reg[18].DATAIN
local_mac[19] => local_mac_reg[19].DATAIN
local_mac[20] => local_mac_reg[20].DATAIN
local_mac[21] => local_mac_reg[21].DATAIN
local_mac[22] => local_mac_reg[22].DATAIN
local_mac[23] => local_mac_reg[23].DATAIN
local_mac[24] => local_mac_reg[24].DATAIN
local_mac[25] => local_mac_reg[25].DATAIN
local_mac[26] => local_mac_reg[26].DATAIN
local_mac[27] => local_mac_reg[27].DATAIN
local_mac[28] => local_mac_reg[28].DATAIN
local_mac[29] => local_mac_reg[29].DATAIN
local_mac[30] => local_mac_reg[30].DATAIN
local_mac[31] => local_mac_reg[31].DATAIN
local_mac[32] => local_mac_reg[32].DATAIN
local_mac[33] => local_mac_reg[33].DATAIN
local_mac[34] => local_mac_reg[34].DATAIN
local_mac[35] => local_mac_reg[35].DATAIN
local_mac[36] => local_mac_reg[36].DATAIN
local_mac[37] => local_mac_reg[37].DATAIN
local_mac[38] => local_mac_reg[38].DATAIN
local_mac[39] => local_mac_reg[39].DATAIN
local_mac[40] => local_mac_reg[40].DATAIN
local_mac[41] => local_mac_reg[41].DATAIN
local_mac[42] => local_mac_reg[42].DATAIN
local_mac[43] => local_mac_reg[43].DATAIN
local_mac[44] => local_mac_reg[44].DATAIN
local_mac[45] => local_mac_reg[45].DATAIN
local_mac[46] => local_mac_reg[46].DATAIN
local_mac[47] => local_mac_reg[47].DATAIN
local_ip[0] => local_ip_reg[0].DATAIN
local_ip[1] => local_ip_reg[1].DATAIN
local_ip[2] => local_ip_reg[2].DATAIN
local_ip[3] => local_ip_reg[3].DATAIN
local_ip[4] => local_ip_reg[4].DATAIN
local_ip[5] => local_ip_reg[5].DATAIN
local_ip[6] => local_ip_reg[6].DATAIN
local_ip[7] => local_ip_reg[7].DATAIN
local_ip[8] => local_ip_reg[8].DATAIN
local_ip[9] => local_ip_reg[9].DATAIN
local_ip[10] => local_ip_reg[10].DATAIN
local_ip[11] => local_ip_reg[11].DATAIN
local_ip[12] => local_ip_reg[12].DATAIN
local_ip[13] => local_ip_reg[13].DATAIN
local_ip[14] => local_ip_reg[14].DATAIN
local_ip[15] => local_ip_reg[15].DATAIN
local_ip[16] => local_ip_reg[16].DATAIN
local_ip[17] => local_ip_reg[17].DATAIN
local_ip[18] => local_ip_reg[18].DATAIN
local_ip[19] => local_ip_reg[19].DATAIN
local_ip[20] => local_ip_reg[20].DATAIN
local_ip[21] => local_ip_reg[21].DATAIN
local_ip[22] => local_ip_reg[22].DATAIN
local_ip[23] => local_ip_reg[23].DATAIN
local_ip[24] => local_ip_reg[24].DATAIN
local_ip[25] => local_ip_reg[25].DATAIN
local_ip[26] => local_ip_reg[26].DATAIN
local_ip[27] => local_ip_reg[27].DATAIN
local_ip[28] => local_ip_reg[28].DATAIN
local_ip[29] => local_ip_reg[29].DATAIN
local_ip[30] => local_ip_reg[30].DATAIN
local_ip[31] => local_ip_reg[31].DATAIN
local_port[0] => local_port_reg[0].DATAIN
local_port[1] => local_port_reg[1].DATAIN
local_port[2] => local_port_reg[2].DATAIN
local_port[3] => local_port_reg[3].DATAIN
local_port[4] => local_port_reg[4].DATAIN
local_port[5] => local_port_reg[5].DATAIN
local_port[6] => local_port_reg[6].DATAIN
local_port[7] => local_port_reg[7].DATAIN
local_port[8] => local_port_reg[8].DATAIN
local_port[9] => local_port_reg[9].DATAIN
local_port[10] => local_port_reg[10].DATAIN
local_port[11] => local_port_reg[11].DATAIN
local_port[12] => local_port_reg[12].DATAIN
local_port[13] => local_port_reg[13].DATAIN
local_port[14] => local_port_reg[14].DATAIN
local_port[15] => local_port_reg[15].DATAIN
clk125m_o <= gmii_rx_clk.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[0] <= exter_mac[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[1] <= exter_mac[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[2] <= exter_mac[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[3] <= exter_mac[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[4] <= exter_mac[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[5] <= exter_mac[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[6] <= exter_mac[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[7] <= exter_mac[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[8] <= exter_mac[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[9] <= exter_mac[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[10] <= exter_mac[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[11] <= exter_mac[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[12] <= exter_mac[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[13] <= exter_mac[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[14] <= exter_mac[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[15] <= exter_mac[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[16] <= exter_mac[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[17] <= exter_mac[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[18] <= exter_mac[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[19] <= exter_mac[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[20] <= exter_mac[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[21] <= exter_mac[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[22] <= exter_mac[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[23] <= exter_mac[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[24] <= exter_mac[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[25] <= exter_mac[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[26] <= exter_mac[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[27] <= exter_mac[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[28] <= exter_mac[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[29] <= exter_mac[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[30] <= exter_mac[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[31] <= exter_mac[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[32] <= exter_mac[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[33] <= exter_mac[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[34] <= exter_mac[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[35] <= exter_mac[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[36] <= exter_mac[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[37] <= exter_mac[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[38] <= exter_mac[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[39] <= exter_mac[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[40] <= exter_mac[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[41] <= exter_mac[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[42] <= exter_mac[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[43] <= exter_mac[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[44] <= exter_mac[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[45] <= exter_mac[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[46] <= exter_mac[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_mac[47] <= exter_mac[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[0] <= exter_ip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[1] <= exter_ip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[2] <= exter_ip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[3] <= exter_ip[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[4] <= exter_ip[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[5] <= exter_ip[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[6] <= exter_ip[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[7] <= exter_ip[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[8] <= exter_ip[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[9] <= exter_ip[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[10] <= exter_ip[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[11] <= exter_ip[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[12] <= exter_ip[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[13] <= exter_ip[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[14] <= exter_ip[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[15] <= exter_ip[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[16] <= exter_ip[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[17] <= exter_ip[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[18] <= exter_ip[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[19] <= exter_ip[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[20] <= exter_ip[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[21] <= exter_ip[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[22] <= exter_ip[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[23] <= exter_ip[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[24] <= exter_ip[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[25] <= exter_ip[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[26] <= exter_ip[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[27] <= exter_ip[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[28] <= exter_ip[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[29] <= exter_ip[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[30] <= exter_ip[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_ip[31] <= exter_ip[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[0] <= exter_port[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[1] <= exter_port[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[2] <= exter_port[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[3] <= exter_port[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[4] <= exter_port[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[5] <= exter_port[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[6] <= exter_port[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[7] <= exter_port[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[8] <= exter_port[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[9] <= exter_port[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[10] <= exter_port[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[11] <= exter_port[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[12] <= exter_port[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[13] <= exter_port[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[14] <= exter_port[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exter_port[15] <= exter_port[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[0] <= rx_data_length[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[1] <= rx_data_length[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[2] <= rx_data_length[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[3] <= rx_data_length[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[4] <= rx_data_length[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[5] <= rx_data_length[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[6] <= rx_data_length[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[7] <= rx_data_length[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[8] <= rx_data_length[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[9] <= rx_data_length[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[10] <= rx_data_length[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[11] <= rx_data_length[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[12] <= rx_data_length[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[13] <= rx_data_length[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[14] <= rx_data_length[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[15] <= rx_data_length[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_overflow_i => always22.IN0
payload_valid_o <= payload_valid_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
payload_dat_o[0] <= payload_dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
payload_dat_o[1] <= payload_dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
payload_dat_o[2] <= payload_dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
payload_dat_o[3] <= payload_dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
payload_dat_o[4] <= payload_dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
payload_dat_o[5] <= payload_dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
payload_dat_o[6] <= payload_dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
payload_dat_o[7] <= payload_dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_pkt_done <= one_pkt_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
pkt_error <= pkt_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_crc_check[0] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[1] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[2] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[3] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[4] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[5] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[6] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[7] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[8] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[9] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[10] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[11] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[12] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[13] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[14] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[15] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[16] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[17] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[18] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[19] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[20] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[21] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[22] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[23] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[24] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[25] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[26] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[27] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[28] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[29] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[30] <= crc32_d8:crc32_d8.crc_result
debug_crc_check[31] <= crc32_d8:crc32_d8.crc_result
gmii_rx_clk => gmii_rx_clk.IN2
gmii_rxdv => reg_gmii_rxdv.DATAIN
gmii_rxd[0] => reg_gmii_rxd[0].DATAIN
gmii_rxd[1] => reg_gmii_rxd[1].DATAIN
gmii_rxd[2] => reg_gmii_rxd[2].DATAIN
gmii_rxd[3] => reg_gmii_rxd[3].DATAIN
gmii_rxd[4] => reg_gmii_rxd[4].DATAIN
gmii_rxd[5] => reg_gmii_rxd[5].DATAIN
gmii_rxd[6] => reg_gmii_rxd[6].DATAIN
gmii_rxd[7] => reg_gmii_rxd[7].DATAIN


|top_level|AD9226_RGMII:AD9226_RGMII|eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum
clk => suma[0].CLK
clk => suma[1].CLK
clk => suma[2].CLK
clk => suma[3].CLK
clk => suma[4].CLK
clk => suma[5].CLK
clk => suma[6].CLK
clk => suma[7].CLK
clk => suma[8].CLK
clk => suma[9].CLK
clk => suma[10].CLK
clk => suma[11].CLK
clk => suma[12].CLK
clk => suma[13].CLK
clk => suma[14].CLK
clk => suma[15].CLK
clk => suma[16].CLK
clk => suma[17].CLK
clk => suma[18].CLK
clk => suma[19].CLK
clk => suma[20].CLK
clk => suma[21].CLK
clk => suma[22].CLK
clk => suma[23].CLK
clk => suma[24].CLK
clk => suma[25].CLK
clk => suma[26].CLK
clk => suma[27].CLK
clk => suma[28].CLK
clk => suma[29].CLK
clk => suma[30].CLK
clk => suma[31].CLK
reset_n => suma[0].ACLR
reset_n => suma[1].ACLR
reset_n => suma[2].ACLR
reset_n => suma[3].ACLR
reset_n => suma[4].ACLR
reset_n => suma[5].ACLR
reset_n => suma[6].ACLR
reset_n => suma[7].ACLR
reset_n => suma[8].ACLR
reset_n => suma[9].ACLR
reset_n => suma[10].ACLR
reset_n => suma[11].ACLR
reset_n => suma[12].ACLR
reset_n => suma[13].ACLR
reset_n => suma[14].ACLR
reset_n => suma[15].ACLR
reset_n => suma[16].ACLR
reset_n => suma[17].ACLR
reset_n => suma[18].ACLR
reset_n => suma[19].ACLR
reset_n => suma[20].ACLR
reset_n => suma[21].ACLR
reset_n => suma[22].ACLR
reset_n => suma[23].ACLR
reset_n => suma[24].ACLR
reset_n => suma[25].ACLR
reset_n => suma[26].ACLR
reset_n => suma[27].ACLR
reset_n => suma[28].ACLR
reset_n => suma[29].ACLR
reset_n => suma[30].ACLR
reset_n => suma[31].ACLR
cal_en => suma[0].ENA
cal_en => suma[31].ENA
cal_en => suma[30].ENA
cal_en => suma[29].ENA
cal_en => suma[28].ENA
cal_en => suma[27].ENA
cal_en => suma[26].ENA
cal_en => suma[25].ENA
cal_en => suma[24].ENA
cal_en => suma[23].ENA
cal_en => suma[22].ENA
cal_en => suma[21].ENA
cal_en => suma[20].ENA
cal_en => suma[19].ENA
cal_en => suma[18].ENA
cal_en => suma[17].ENA
cal_en => suma[16].ENA
cal_en => suma[15].ENA
cal_en => suma[14].ENA
cal_en => suma[13].ENA
cal_en => suma[12].ENA
cal_en => suma[11].ENA
cal_en => suma[10].ENA
cal_en => suma[9].ENA
cal_en => suma[8].ENA
cal_en => suma[7].ENA
cal_en => suma[6].ENA
cal_en => suma[5].ENA
cal_en => suma[4].ENA
cal_en => suma[3].ENA
cal_en => suma[2].ENA
cal_en => suma[1].ENA
IP_ver[0] => Add0.IN4
IP_ver[1] => Add0.IN3
IP_ver[2] => Add0.IN2
IP_ver[3] => Add0.IN1
IP_hdr_len[0] => Add0.IN8
IP_hdr_len[1] => Add0.IN7
IP_hdr_len[2] => Add0.IN6
IP_hdr_len[3] => Add0.IN5
IP_tos[0] => Add0.IN16
IP_tos[1] => Add0.IN15
IP_tos[2] => Add0.IN14
IP_tos[3] => Add0.IN13
IP_tos[4] => Add0.IN12
IP_tos[5] => Add0.IN11
IP_tos[6] => Add0.IN10
IP_tos[7] => Add0.IN9
IP_total_len[0] => Add0.IN32
IP_total_len[1] => Add0.IN31
IP_total_len[2] => Add0.IN30
IP_total_len[3] => Add0.IN29
IP_total_len[4] => Add0.IN28
IP_total_len[5] => Add0.IN27
IP_total_len[6] => Add0.IN26
IP_total_len[7] => Add0.IN25
IP_total_len[8] => Add0.IN24
IP_total_len[9] => Add0.IN23
IP_total_len[10] => Add0.IN22
IP_total_len[11] => Add0.IN21
IP_total_len[12] => Add0.IN20
IP_total_len[13] => Add0.IN19
IP_total_len[14] => Add0.IN18
IP_total_len[15] => Add0.IN17
IP_id[0] => Add1.IN34
IP_id[1] => Add1.IN33
IP_id[2] => Add1.IN32
IP_id[3] => Add1.IN31
IP_id[4] => Add1.IN30
IP_id[5] => Add1.IN29
IP_id[6] => Add1.IN28
IP_id[7] => Add1.IN27
IP_id[8] => Add1.IN26
IP_id[9] => Add1.IN25
IP_id[10] => Add1.IN24
IP_id[11] => Add1.IN23
IP_id[12] => Add1.IN22
IP_id[13] => Add1.IN21
IP_id[14] => Add1.IN20
IP_id[15] => Add1.IN19
IP_rsv => Add2.IN21
IP_df => Add2.IN22
IP_mf => Add2.IN23
IP_frag_offset[0] => Add2.IN36
IP_frag_offset[1] => Add2.IN35
IP_frag_offset[2] => Add2.IN34
IP_frag_offset[3] => Add2.IN33
IP_frag_offset[4] => Add2.IN32
IP_frag_offset[5] => Add2.IN31
IP_frag_offset[6] => Add2.IN30
IP_frag_offset[7] => Add2.IN29
IP_frag_offset[8] => Add2.IN28
IP_frag_offset[9] => Add2.IN27
IP_frag_offset[10] => Add2.IN26
IP_frag_offset[11] => Add2.IN25
IP_frag_offset[12] => Add2.IN24
IP_ttl[0] => Add3.IN30
IP_ttl[1] => Add3.IN29
IP_ttl[2] => Add3.IN28
IP_ttl[3] => Add3.IN27
IP_ttl[4] => Add3.IN26
IP_ttl[5] => Add3.IN25
IP_ttl[6] => Add3.IN24
IP_ttl[7] => Add3.IN23
IP_protocol[0] => Add3.IN38
IP_protocol[1] => Add3.IN37
IP_protocol[2] => Add3.IN36
IP_protocol[3] => Add3.IN35
IP_protocol[4] => Add3.IN34
IP_protocol[5] => Add3.IN33
IP_protocol[6] => Add3.IN32
IP_protocol[7] => Add3.IN31
src_ip[0] => Add5.IN42
src_ip[1] => Add5.IN41
src_ip[2] => Add5.IN40
src_ip[3] => Add5.IN39
src_ip[4] => Add5.IN38
src_ip[5] => Add5.IN37
src_ip[6] => Add5.IN36
src_ip[7] => Add5.IN35
src_ip[8] => Add5.IN34
src_ip[9] => Add5.IN33
src_ip[10] => Add5.IN32
src_ip[11] => Add5.IN31
src_ip[12] => Add5.IN30
src_ip[13] => Add5.IN29
src_ip[14] => Add5.IN28
src_ip[15] => Add5.IN27
src_ip[16] => Add4.IN40
src_ip[17] => Add4.IN39
src_ip[18] => Add4.IN38
src_ip[19] => Add4.IN37
src_ip[20] => Add4.IN36
src_ip[21] => Add4.IN35
src_ip[22] => Add4.IN34
src_ip[23] => Add4.IN33
src_ip[24] => Add4.IN32
src_ip[25] => Add4.IN31
src_ip[26] => Add4.IN30
src_ip[27] => Add4.IN29
src_ip[28] => Add4.IN28
src_ip[29] => Add4.IN27
src_ip[30] => Add4.IN26
src_ip[31] => Add4.IN25
dst_ip[0] => Add7.IN46
dst_ip[1] => Add7.IN45
dst_ip[2] => Add7.IN44
dst_ip[3] => Add7.IN43
dst_ip[4] => Add7.IN42
dst_ip[5] => Add7.IN41
dst_ip[6] => Add7.IN40
dst_ip[7] => Add7.IN39
dst_ip[8] => Add7.IN38
dst_ip[9] => Add7.IN37
dst_ip[10] => Add7.IN36
dst_ip[11] => Add7.IN35
dst_ip[12] => Add7.IN34
dst_ip[13] => Add7.IN33
dst_ip[14] => Add7.IN32
dst_ip[15] => Add7.IN31
dst_ip[16] => Add6.IN44
dst_ip[17] => Add6.IN43
dst_ip[18] => Add6.IN42
dst_ip[19] => Add6.IN41
dst_ip[20] => Add6.IN40
dst_ip[21] => Add6.IN39
dst_ip[22] => Add6.IN38
dst_ip[23] => Add6.IN37
dst_ip[24] => Add6.IN36
dst_ip[25] => Add6.IN35
dst_ip[26] => Add6.IN34
dst_ip[27] => Add6.IN33
dst_ip[28] => Add6.IN32
dst_ip[29] => Add6.IN31
dst_ip[30] => Add6.IN30
dst_ip[31] => Add6.IN29
checksum[0] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[1] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[2] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[3] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[4] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[5] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[6] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[7] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[8] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[9] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[10] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[11] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[12] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[13] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[14] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[15] <= Add9.DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|eth_udp_rx_gmii:eth_udp_rx_gmii|crc32_d8:crc32_d8
clk => crc_result_o[0].CLK
clk => crc_result_o[1].CLK
clk => crc_result_o[2].CLK
clk => crc_result_o[3].CLK
clk => crc_result_o[4].CLK
clk => crc_result_o[5].CLK
clk => crc_result_o[6].CLK
clk => crc_result_o[7].CLK
clk => crc_result_o[8].CLK
clk => crc_result_o[9].CLK
clk => crc_result_o[10].CLK
clk => crc_result_o[11].CLK
clk => crc_result_o[12].CLK
clk => crc_result_o[13].CLK
clk => crc_result_o[14].CLK
clk => crc_result_o[15].CLK
clk => crc_result_o[16].CLK
clk => crc_result_o[17].CLK
clk => crc_result_o[18].CLK
clk => crc_result_o[19].CLK
clk => crc_result_o[20].CLK
clk => crc_result_o[21].CLK
clk => crc_result_o[22].CLK
clk => crc_result_o[23].CLK
clk => crc_result_o[24].CLK
clk => crc_result_o[25].CLK
clk => crc_result_o[26].CLK
clk => crc_result_o[27].CLK
clk => crc_result_o[28].CLK
clk => crc_result_o[29].CLK
clk => crc_result_o[30].CLK
clk => crc_result_o[31].CLK
reset_n => crc_result_o[0].PRESET
reset_n => crc_result_o[1].PRESET
reset_n => crc_result_o[2].PRESET
reset_n => crc_result_o[3].PRESET
reset_n => crc_result_o[4].PRESET
reset_n => crc_result_o[5].PRESET
reset_n => crc_result_o[6].PRESET
reset_n => crc_result_o[7].PRESET
reset_n => crc_result_o[8].PRESET
reset_n => crc_result_o[9].PRESET
reset_n => crc_result_o[10].PRESET
reset_n => crc_result_o[11].PRESET
reset_n => crc_result_o[12].PRESET
reset_n => crc_result_o[13].PRESET
reset_n => crc_result_o[14].PRESET
reset_n => crc_result_o[15].PRESET
reset_n => crc_result_o[16].PRESET
reset_n => crc_result_o[17].PRESET
reset_n => crc_result_o[18].PRESET
reset_n => crc_result_o[19].PRESET
reset_n => crc_result_o[20].PRESET
reset_n => crc_result_o[21].PRESET
reset_n => crc_result_o[22].PRESET
reset_n => crc_result_o[23].PRESET
reset_n => crc_result_o[24].PRESET
reset_n => crc_result_o[25].PRESET
reset_n => crc_result_o[26].PRESET
reset_n => crc_result_o[27].PRESET
reset_n => crc_result_o[28].PRESET
reset_n => crc_result_o[29].PRESET
reset_n => crc_result_o[30].PRESET
reset_n => crc_result_o[31].PRESET
data[0] => newcrc.IN0
data[0] => newcrc.IN0
data[0] => newcrc.IN0
data[0] => newcrc.IN0
data[0] => newcrc.IN0
data[1] => newcrc.IN0
data[1] => newcrc.IN0
data[1] => newcrc.IN0
data[1] => newcrc.IN0
data[1] => newcrc.IN1
data[2] => newcrc.IN0
data[2] => newcrc.IN1
data[2] => newcrc.IN0
data[2] => newcrc.IN1
data[2] => newcrc.IN1
data[2] => newcrc.IN1
data[2] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN0
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN0
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_result[0] <= crc_result_o[31].DB_MAX_OUTPUT_PORT_TYPE
crc_result[1] <= crc_result_o[30].DB_MAX_OUTPUT_PORT_TYPE
crc_result[2] <= crc_result_o[29].DB_MAX_OUTPUT_PORT_TYPE
crc_result[3] <= crc_result_o[28].DB_MAX_OUTPUT_PORT_TYPE
crc_result[4] <= crc_result_o[27].DB_MAX_OUTPUT_PORT_TYPE
crc_result[5] <= crc_result_o[26].DB_MAX_OUTPUT_PORT_TYPE
crc_result[6] <= crc_result_o[25].DB_MAX_OUTPUT_PORT_TYPE
crc_result[7] <= crc_result_o[24].DB_MAX_OUTPUT_PORT_TYPE
crc_result[8] <= crc_result_o[23].DB_MAX_OUTPUT_PORT_TYPE
crc_result[9] <= crc_result_o[22].DB_MAX_OUTPUT_PORT_TYPE
crc_result[10] <= crc_result_o[21].DB_MAX_OUTPUT_PORT_TYPE
crc_result[11] <= crc_result_o[20].DB_MAX_OUTPUT_PORT_TYPE
crc_result[12] <= crc_result_o[19].DB_MAX_OUTPUT_PORT_TYPE
crc_result[13] <= crc_result_o[18].DB_MAX_OUTPUT_PORT_TYPE
crc_result[14] <= crc_result_o[17].DB_MAX_OUTPUT_PORT_TYPE
crc_result[15] <= crc_result_o[16].DB_MAX_OUTPUT_PORT_TYPE
crc_result[16] <= crc_result_o[15].DB_MAX_OUTPUT_PORT_TYPE
crc_result[17] <= crc_result_o[14].DB_MAX_OUTPUT_PORT_TYPE
crc_result[18] <= crc_result_o[13].DB_MAX_OUTPUT_PORT_TYPE
crc_result[19] <= crc_result_o[12].DB_MAX_OUTPUT_PORT_TYPE
crc_result[20] <= crc_result_o[11].DB_MAX_OUTPUT_PORT_TYPE
crc_result[21] <= crc_result_o[10].DB_MAX_OUTPUT_PORT_TYPE
crc_result[22] <= crc_result_o[9].DB_MAX_OUTPUT_PORT_TYPE
crc_result[23] <= crc_result_o[8].DB_MAX_OUTPUT_PORT_TYPE
crc_result[24] <= crc_result_o[7].DB_MAX_OUTPUT_PORT_TYPE
crc_result[25] <= crc_result_o[6].DB_MAX_OUTPUT_PORT_TYPE
crc_result[26] <= crc_result_o[5].DB_MAX_OUTPUT_PORT_TYPE
crc_result[27] <= crc_result_o[4].DB_MAX_OUTPUT_PORT_TYPE
crc_result[28] <= crc_result_o[3].DB_MAX_OUTPUT_PORT_TYPE
crc_result[29] <= crc_result_o[2].DB_MAX_OUTPUT_PORT_TYPE
crc_result[30] <= crc_result_o[1].DB_MAX_OUTPUT_PORT_TYPE
crc_result[31] <= crc_result_o[0].DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component
data[0] => dcfifo_gjf1:auto_generated.data[0]
data[1] => dcfifo_gjf1:auto_generated.data[1]
data[2] => dcfifo_gjf1:auto_generated.data[2]
data[3] => dcfifo_gjf1:auto_generated.data[3]
data[4] => dcfifo_gjf1:auto_generated.data[4]
data[5] => dcfifo_gjf1:auto_generated.data[5]
data[6] => dcfifo_gjf1:auto_generated.data[6]
data[7] => dcfifo_gjf1:auto_generated.data[7]
q[0] <= dcfifo_gjf1:auto_generated.q[0]
q[1] <= dcfifo_gjf1:auto_generated.q[1]
q[2] <= dcfifo_gjf1:auto_generated.q[2]
q[3] <= dcfifo_gjf1:auto_generated.q[3]
q[4] <= dcfifo_gjf1:auto_generated.q[4]
q[5] <= dcfifo_gjf1:auto_generated.q[5]
q[6] <= dcfifo_gjf1:auto_generated.q[6]
q[7] <= dcfifo_gjf1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_gjf1:auto_generated.rdclk
rdreq => dcfifo_gjf1:auto_generated.rdreq
wrclk => dcfifo_gjf1:auto_generated.wrclk
wrreq => dcfifo_gjf1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_gjf1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_gjf1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated
data[0] => altsyncram_d421:fifo_ram.data_a[0]
data[1] => altsyncram_d421:fifo_ram.data_a[1]
data[2] => altsyncram_d421:fifo_ram.data_a[2]
data[3] => altsyncram_d421:fifo_ram.data_a[3]
data[4] => altsyncram_d421:fifo_ram.data_a[4]
data[5] => altsyncram_d421:fifo_ram.data_a[5]
data[6] => altsyncram_d421:fifo_ram.data_a[6]
data[7] => altsyncram_d421:fifo_ram.data_a[7]
q[0] <= altsyncram_d421:fifo_ram.q_b[0]
q[1] <= altsyncram_d421:fifo_ram.q_b[1]
q[2] <= altsyncram_d421:fifo_ram.q_b[2]
q[3] <= altsyncram_d421:fifo_ram.q_b[3]
q[4] <= altsyncram_d421:fifo_ram.q_b[4]
q[5] <= altsyncram_d421:fifo_ram.q_b[5]
q[6] <= altsyncram_d421:fifo_ram.q_b[6]
q[7] <= altsyncram_d421:fifo_ram.q_b[7]
rdclk => a_graycounter_4p6:rdptr_g1p.clock
rdclk => altsyncram_d421:fifo_ram.clock1
rdclk => alt_synch_pipe_qal:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_07c:wrptr_g1p.clock
wrclk => altsyncram_d421:fifo_ram.clock0
wrclk => alt_synch_pipe_ral:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp
clock => dffpipe_b09:dffpipe12.clock
d[0] => dffpipe_b09:dffpipe12.d[0]
d[1] => dffpipe_b09:dffpipe12.d[1]
d[2] => dffpipe_b09:dffpipe12.d[2]
d[3] => dffpipe_b09:dffpipe12.d[3]
d[4] => dffpipe_b09:dffpipe12.d[4]
d[5] => dffpipe_b09:dffpipe12.d[5]
d[6] => dffpipe_b09:dffpipe12.d[6]
d[7] => dffpipe_b09:dffpipe12.d[7]
d[8] => dffpipe_b09:dffpipe12.d[8]
d[9] => dffpipe_b09:dffpipe12.d[9]
d[10] => dffpipe_b09:dffpipe12.d[10]
q[0] <= dffpipe_b09:dffpipe12.q[0]
q[1] <= dffpipe_b09:dffpipe12.q[1]
q[2] <= dffpipe_b09:dffpipe12.q[2]
q[3] <= dffpipe_b09:dffpipe12.q[3]
q[4] <= dffpipe_b09:dffpipe12.q[4]
q[5] <= dffpipe_b09:dffpipe12.q[5]
q[6] <= dffpipe_b09:dffpipe12.q[6]
q[7] <= dffpipe_b09:dffpipe12.q[7]
q[8] <= dffpipe_b09:dffpipe12.q[8]
q[9] <= dffpipe_b09:dffpipe12.q[9]
q[10] <= dffpipe_b09:dffpipe12.q[10]


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp
clock => dffpipe_c09:dffpipe15.clock
d[0] => dffpipe_c09:dffpipe15.d[0]
d[1] => dffpipe_c09:dffpipe15.d[1]
d[2] => dffpipe_c09:dffpipe15.d[2]
d[3] => dffpipe_c09:dffpipe15.d[3]
d[4] => dffpipe_c09:dffpipe15.d[4]
d[5] => dffpipe_c09:dffpipe15.d[5]
d[6] => dffpipe_c09:dffpipe15.d[6]
d[7] => dffpipe_c09:dffpipe15.d[7]
d[8] => dffpipe_c09:dffpipe15.d[8]
d[9] => dffpipe_c09:dffpipe15.d[9]
d[10] => dffpipe_c09:dffpipe15.d[10]
q[0] <= dffpipe_c09:dffpipe15.q[0]
q[1] <= dffpipe_c09:dffpipe15.q[1]
q[2] <= dffpipe_c09:dffpipe15.q[2]
q[3] <= dffpipe_c09:dffpipe15.q[3]
q[4] <= dffpipe_c09:dffpipe15.q[4]
q[5] <= dffpipe_c09:dffpipe15.q[5]
q[6] <= dffpipe_c09:dffpipe15.q[6]
q[7] <= dffpipe_c09:dffpipe15.q[7]
q[8] <= dffpipe_c09:dffpipe15.q[8]
q[9] <= dffpipe_c09:dffpipe15.q[9]
q[10] <= dffpipe_c09:dffpipe15.q[10]


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|cmpr_o76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|cmpr_o76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|top_level|AD9226_RGMII:AD9226_RGMII|eth_cmd:eth_cmd
clk => cmdvalid~reg0.CLK
clk => cmd_data[0]~reg0.CLK
clk => cmd_data[1]~reg0.CLK
clk => cmd_data[2]~reg0.CLK
clk => cmd_data[3]~reg0.CLK
clk => cmd_data[4]~reg0.CLK
clk => cmd_data[5]~reg0.CLK
clk => cmd_data[6]~reg0.CLK
clk => cmd_data[7]~reg0.CLK
clk => cmd_data[8]~reg0.CLK
clk => cmd_data[9]~reg0.CLK
clk => cmd_data[10]~reg0.CLK
clk => cmd_data[11]~reg0.CLK
clk => cmd_data[12]~reg0.CLK
clk => cmd_data[13]~reg0.CLK
clk => cmd_data[14]~reg0.CLK
clk => cmd_data[15]~reg0.CLK
clk => cmd_data[16]~reg0.CLK
clk => cmd_data[17]~reg0.CLK
clk => cmd_data[18]~reg0.CLK
clk => cmd_data[19]~reg0.CLK
clk => cmd_data[20]~reg0.CLK
clk => cmd_data[21]~reg0.CLK
clk => cmd_data[22]~reg0.CLK
clk => cmd_data[23]~reg0.CLK
clk => cmd_data[24]~reg0.CLK
clk => cmd_data[25]~reg0.CLK
clk => cmd_data[26]~reg0.CLK
clk => cmd_data[27]~reg0.CLK
clk => cmd_data[28]~reg0.CLK
clk => cmd_data[29]~reg0.CLK
clk => cmd_data[30]~reg0.CLK
clk => cmd_data[31]~reg0.CLK
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => fifo_rx_done.CLK
clk => data_0[0][0].CLK
clk => data_0[0][1].CLK
clk => data_0[0][2].CLK
clk => data_0[0][3].CLK
clk => data_0[0][4].CLK
clk => data_0[0][5].CLK
clk => data_0[0][6].CLK
clk => data_0[0][7].CLK
clk => data_0[1][0].CLK
clk => data_0[1][1].CLK
clk => data_0[1][2].CLK
clk => data_0[1][3].CLK
clk => data_0[1][4].CLK
clk => data_0[1][5].CLK
clk => data_0[1][6].CLK
clk => data_0[1][7].CLK
clk => data_0[2][0].CLK
clk => data_0[2][1].CLK
clk => data_0[2][2].CLK
clk => data_0[2][3].CLK
clk => data_0[2][4].CLK
clk => data_0[2][5].CLK
clk => data_0[2][6].CLK
clk => data_0[2][7].CLK
clk => data_0[3][0].CLK
clk => data_0[3][1].CLK
clk => data_0[3][2].CLK
clk => data_0[3][3].CLK
clk => data_0[3][4].CLK
clk => data_0[3][5].CLK
clk => data_0[3][6].CLK
clk => data_0[3][7].CLK
clk => data_0[4][0].CLK
clk => data_0[4][1].CLK
clk => data_0[4][2].CLK
clk => data_0[4][3].CLK
clk => data_0[4][4].CLK
clk => data_0[4][5].CLK
clk => data_0[4][6].CLK
clk => data_0[4][7].CLK
clk => data_0[5][0].CLK
clk => data_0[5][1].CLK
clk => data_0[5][2].CLK
clk => data_0[5][3].CLK
clk => data_0[5][4].CLK
clk => data_0[5][5].CLK
clk => data_0[5][6].CLK
clk => data_0[5][7].CLK
clk => data_0[6][0].CLK
clk => data_0[6][1].CLK
clk => data_0[6][2].CLK
clk => data_0[6][3].CLK
clk => data_0[6][4].CLK
clk => data_0[6][5].CLK
clk => data_0[6][6].CLK
clk => data_0[6][7].CLK
clk => data_0[7][0].CLK
clk => data_0[7][1].CLK
clk => data_0[7][2].CLK
clk => data_0[7][3].CLK
clk => data_0[7][4].CLK
clk => data_0[7][5].CLK
clk => data_0[7][6].CLK
clk => data_0[7][7].CLK
clk => fifo_rd_req~reg0.CLK
reset_n => cmdvalid~reg0.ACLR
reset_n => cmd_data[0]~reg0.ACLR
reset_n => cmd_data[1]~reg0.ACLR
reset_n => cmd_data[2]~reg0.ACLR
reset_n => cmd_data[3]~reg0.ACLR
reset_n => cmd_data[4]~reg0.ACLR
reset_n => cmd_data[5]~reg0.ACLR
reset_n => cmd_data[6]~reg0.ACLR
reset_n => cmd_data[7]~reg0.ACLR
reset_n => cmd_data[8]~reg0.ACLR
reset_n => cmd_data[9]~reg0.ACLR
reset_n => cmd_data[10]~reg0.ACLR
reset_n => cmd_data[11]~reg0.ACLR
reset_n => cmd_data[12]~reg0.ACLR
reset_n => cmd_data[13]~reg0.ACLR
reset_n => cmd_data[14]~reg0.ACLR
reset_n => cmd_data[15]~reg0.ACLR
reset_n => cmd_data[16]~reg0.ACLR
reset_n => cmd_data[17]~reg0.ACLR
reset_n => cmd_data[18]~reg0.ACLR
reset_n => cmd_data[19]~reg0.ACLR
reset_n => cmd_data[20]~reg0.ACLR
reset_n => cmd_data[21]~reg0.ACLR
reset_n => cmd_data[22]~reg0.ACLR
reset_n => cmd_data[23]~reg0.ACLR
reset_n => cmd_data[24]~reg0.ACLR
reset_n => cmd_data[25]~reg0.ACLR
reset_n => cmd_data[26]~reg0.ACLR
reset_n => cmd_data[27]~reg0.ACLR
reset_n => cmd_data[28]~reg0.ACLR
reset_n => cmd_data[29]~reg0.ACLR
reset_n => cmd_data[30]~reg0.ACLR
reset_n => cmd_data[31]~reg0.ACLR
reset_n => address[0]~reg0.ACLR
reset_n => address[1]~reg0.ACLR
reset_n => address[2]~reg0.ACLR
reset_n => address[3]~reg0.ACLR
reset_n => address[4]~reg0.ACLR
reset_n => address[5]~reg0.ACLR
reset_n => address[6]~reg0.ACLR
reset_n => address[7]~reg0.ACLR
reset_n => fifo_rd_req~reg0.ACLR
rx_empty => fifo_rd_req~reg0.DATAIN
fifodout[0] => data_0[7][0].DATAIN
fifodout[1] => data_0[7][1].DATAIN
fifodout[2] => data_0[7][2].DATAIN
fifodout[3] => data_0[7][3].DATAIN
fifodout[4] => data_0[7][4].DATAIN
fifodout[5] => data_0[7][5].DATAIN
fifodout[6] => data_0[7][6].DATAIN
fifodout[7] => data_0[7][7].DATAIN
fifo_rd_req <= fifo_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdvalid <= cmdvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[0] <= cmd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[1] <= cmd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[2] <= cmd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[3] <= cmd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[4] <= cmd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[5] <= cmd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[6] <= cmd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[7] <= cmd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[8] <= cmd_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[9] <= cmd_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[10] <= cmd_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[11] <= cmd_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[12] <= cmd_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[13] <= cmd_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[14] <= cmd_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[15] <= cmd_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[16] <= cmd_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[17] <= cmd_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[18] <= cmd_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[19] <= cmd_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[20] <= cmd_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[21] <= cmd_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[22] <= cmd_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[23] <= cmd_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[24] <= cmd_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[25] <= cmd_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[26] <= cmd_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[27] <= cmd_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[28] <= cmd_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[29] <= cmd_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[30] <= cmd_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data[31] <= cmd_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|cmd_rx:cmd_rx_0
clk => ADC_Speed_Set[0]~reg0.CLK
clk => ADC_Speed_Set[1]~reg0.CLK
clk => ADC_Speed_Set[2]~reg0.CLK
clk => ADC_Speed_Set[3]~reg0.CLK
clk => ADC_Speed_Set[4]~reg0.CLK
clk => ADC_Speed_Set[5]~reg0.CLK
clk => ADC_Speed_Set[6]~reg0.CLK
clk => ADC_Speed_Set[7]~reg0.CLK
clk => ADC_Speed_Set[8]~reg0.CLK
clk => ADC_Speed_Set[9]~reg0.CLK
clk => ADC_Speed_Set[10]~reg0.CLK
clk => ADC_Speed_Set[11]~reg0.CLK
clk => ADC_Speed_Set[12]~reg0.CLK
clk => ADC_Speed_Set[13]~reg0.CLK
clk => ADC_Speed_Set[14]~reg0.CLK
clk => ADC_Speed_Set[15]~reg0.CLK
clk => ADC_Speed_Set[16]~reg0.CLK
clk => ADC_Speed_Set[17]~reg0.CLK
clk => ADC_Speed_Set[18]~reg0.CLK
clk => ADC_Speed_Set[19]~reg0.CLK
clk => ADC_Speed_Set[20]~reg0.CLK
clk => ADC_Speed_Set[21]~reg0.CLK
clk => ADC_Speed_Set[22]~reg0.CLK
clk => ADC_Speed_Set[23]~reg0.CLK
clk => ADC_Speed_Set[24]~reg0.CLK
clk => ADC_Speed_Set[25]~reg0.CLK
clk => ADC_Speed_Set[26]~reg0.CLK
clk => ADC_Speed_Set[27]~reg0.CLK
clk => ADC_Speed_Set[28]~reg0.CLK
clk => ADC_Speed_Set[29]~reg0.CLK
clk => ADC_Speed_Set[30]~reg0.CLK
clk => ADC_Speed_Set[31]~reg0.CLK
clk => RestartReq~reg0.CLK
clk => DataNum[0]~reg0.CLK
clk => DataNum[1]~reg0.CLK
clk => DataNum[2]~reg0.CLK
clk => DataNum[3]~reg0.CLK
clk => DataNum[4]~reg0.CLK
clk => DataNum[5]~reg0.CLK
clk => DataNum[6]~reg0.CLK
clk => DataNum[7]~reg0.CLK
clk => DataNum[8]~reg0.CLK
clk => DataNum[9]~reg0.CLK
clk => DataNum[10]~reg0.CLK
clk => DataNum[11]~reg0.CLK
clk => DataNum[12]~reg0.CLK
clk => DataNum[13]~reg0.CLK
clk => DataNum[14]~reg0.CLK
clk => DataNum[15]~reg0.CLK
clk => DataNum[16]~reg0.CLK
clk => DataNum[17]~reg0.CLK
clk => DataNum[18]~reg0.CLK
clk => DataNum[19]~reg0.CLK
clk => DataNum[20]~reg0.CLK
clk => DataNum[21]~reg0.CLK
clk => DataNum[22]~reg0.CLK
clk => DataNum[23]~reg0.CLK
clk => DataNum[24]~reg0.CLK
clk => DataNum[25]~reg0.CLK
clk => DataNum[26]~reg0.CLK
clk => DataNum[27]~reg0.CLK
clk => DataNum[28]~reg0.CLK
clk => DataNum[29]~reg0.CLK
clk => DataNum[30]~reg0.CLK
clk => DataNum[31]~reg0.CLK
clk => ChannelSel[0]~reg0.CLK
clk => ChannelSel[1]~reg0.CLK
reset_n => ADC_Speed_Set[0]~reg0.ACLR
reset_n => ADC_Speed_Set[1]~reg0.ACLR
reset_n => ADC_Speed_Set[2]~reg0.ACLR
reset_n => ADC_Speed_Set[3]~reg0.ACLR
reset_n => ADC_Speed_Set[4]~reg0.ACLR
reset_n => ADC_Speed_Set[5]~reg0.ACLR
reset_n => ADC_Speed_Set[6]~reg0.ACLR
reset_n => ADC_Speed_Set[7]~reg0.ACLR
reset_n => ADC_Speed_Set[8]~reg0.ACLR
reset_n => ADC_Speed_Set[9]~reg0.ACLR
reset_n => ADC_Speed_Set[10]~reg0.ACLR
reset_n => ADC_Speed_Set[11]~reg0.ACLR
reset_n => ADC_Speed_Set[12]~reg0.ACLR
reset_n => ADC_Speed_Set[13]~reg0.ACLR
reset_n => ADC_Speed_Set[14]~reg0.ACLR
reset_n => ADC_Speed_Set[15]~reg0.ACLR
reset_n => ADC_Speed_Set[16]~reg0.ACLR
reset_n => ADC_Speed_Set[17]~reg0.ACLR
reset_n => ADC_Speed_Set[18]~reg0.ACLR
reset_n => ADC_Speed_Set[19]~reg0.ACLR
reset_n => ADC_Speed_Set[20]~reg0.ACLR
reset_n => ADC_Speed_Set[21]~reg0.ACLR
reset_n => ADC_Speed_Set[22]~reg0.ACLR
reset_n => ADC_Speed_Set[23]~reg0.ACLR
reset_n => ADC_Speed_Set[24]~reg0.ACLR
reset_n => ADC_Speed_Set[25]~reg0.ACLR
reset_n => ADC_Speed_Set[26]~reg0.ACLR
reset_n => ADC_Speed_Set[27]~reg0.ACLR
reset_n => ADC_Speed_Set[28]~reg0.ACLR
reset_n => ADC_Speed_Set[29]~reg0.ACLR
reset_n => ADC_Speed_Set[30]~reg0.ACLR
reset_n => ADC_Speed_Set[31]~reg0.ACLR
reset_n => RestartReq~reg0.ACLR
reset_n => DataNum[0]~reg0.ACLR
reset_n => DataNum[1]~reg0.ACLR
reset_n => DataNum[2]~reg0.ACLR
reset_n => DataNum[3]~reg0.ACLR
reset_n => DataNum[4]~reg0.ACLR
reset_n => DataNum[5]~reg0.ACLR
reset_n => DataNum[6]~reg0.ACLR
reset_n => DataNum[7]~reg0.ACLR
reset_n => DataNum[8]~reg0.ACLR
reset_n => DataNum[9]~reg0.ACLR
reset_n => DataNum[10]~reg0.ACLR
reset_n => DataNum[11]~reg0.ACLR
reset_n => DataNum[12]~reg0.ACLR
reset_n => DataNum[13]~reg0.ACLR
reset_n => DataNum[14]~reg0.ACLR
reset_n => DataNum[15]~reg0.ACLR
reset_n => DataNum[16]~reg0.ACLR
reset_n => DataNum[17]~reg0.ACLR
reset_n => DataNum[18]~reg0.ACLR
reset_n => DataNum[19]~reg0.ACLR
reset_n => DataNum[20]~reg0.ACLR
reset_n => DataNum[21]~reg0.ACLR
reset_n => DataNum[22]~reg0.ACLR
reset_n => DataNum[23]~reg0.ACLR
reset_n => DataNum[24]~reg0.ACLR
reset_n => DataNum[25]~reg0.ACLR
reset_n => DataNum[26]~reg0.ACLR
reset_n => DataNum[27]~reg0.ACLR
reset_n => DataNum[28]~reg0.ACLR
reset_n => DataNum[29]~reg0.ACLR
reset_n => DataNum[30]~reg0.ACLR
reset_n => DataNum[31]~reg0.ACLR
reset_n => ChannelSel[0]~reg0.ACLR
reset_n => ChannelSel[1]~reg0.ACLR
cmdvalid => RestartReq.OUTPUTSELECT
cmdvalid => ADC_Speed_Set[0]~reg0.ENA
cmdvalid => ChannelSel[1]~reg0.ENA
cmdvalid => ChannelSel[0]~reg0.ENA
cmdvalid => DataNum[31]~reg0.ENA
cmdvalid => DataNum[30]~reg0.ENA
cmdvalid => DataNum[29]~reg0.ENA
cmdvalid => DataNum[28]~reg0.ENA
cmdvalid => DataNum[27]~reg0.ENA
cmdvalid => DataNum[26]~reg0.ENA
cmdvalid => DataNum[25]~reg0.ENA
cmdvalid => DataNum[24]~reg0.ENA
cmdvalid => DataNum[23]~reg0.ENA
cmdvalid => DataNum[22]~reg0.ENA
cmdvalid => DataNum[21]~reg0.ENA
cmdvalid => DataNum[20]~reg0.ENA
cmdvalid => DataNum[19]~reg0.ENA
cmdvalid => DataNum[18]~reg0.ENA
cmdvalid => DataNum[17]~reg0.ENA
cmdvalid => DataNum[16]~reg0.ENA
cmdvalid => DataNum[15]~reg0.ENA
cmdvalid => DataNum[14]~reg0.ENA
cmdvalid => DataNum[13]~reg0.ENA
cmdvalid => DataNum[12]~reg0.ENA
cmdvalid => DataNum[11]~reg0.ENA
cmdvalid => DataNum[10]~reg0.ENA
cmdvalid => DataNum[9]~reg0.ENA
cmdvalid => DataNum[8]~reg0.ENA
cmdvalid => DataNum[7]~reg0.ENA
cmdvalid => DataNum[6]~reg0.ENA
cmdvalid => DataNum[5]~reg0.ENA
cmdvalid => DataNum[4]~reg0.ENA
cmdvalid => DataNum[3]~reg0.ENA
cmdvalid => DataNum[2]~reg0.ENA
cmdvalid => DataNum[1]~reg0.ENA
cmdvalid => DataNum[0]~reg0.ENA
cmdvalid => ADC_Speed_Set[31]~reg0.ENA
cmdvalid => ADC_Speed_Set[30]~reg0.ENA
cmdvalid => ADC_Speed_Set[29]~reg0.ENA
cmdvalid => ADC_Speed_Set[28]~reg0.ENA
cmdvalid => ADC_Speed_Set[27]~reg0.ENA
cmdvalid => ADC_Speed_Set[26]~reg0.ENA
cmdvalid => ADC_Speed_Set[25]~reg0.ENA
cmdvalid => ADC_Speed_Set[24]~reg0.ENA
cmdvalid => ADC_Speed_Set[23]~reg0.ENA
cmdvalid => ADC_Speed_Set[22]~reg0.ENA
cmdvalid => ADC_Speed_Set[21]~reg0.ENA
cmdvalid => ADC_Speed_Set[20]~reg0.ENA
cmdvalid => ADC_Speed_Set[19]~reg0.ENA
cmdvalid => ADC_Speed_Set[18]~reg0.ENA
cmdvalid => ADC_Speed_Set[17]~reg0.ENA
cmdvalid => ADC_Speed_Set[16]~reg0.ENA
cmdvalid => ADC_Speed_Set[15]~reg0.ENA
cmdvalid => ADC_Speed_Set[14]~reg0.ENA
cmdvalid => ADC_Speed_Set[13]~reg0.ENA
cmdvalid => ADC_Speed_Set[12]~reg0.ENA
cmdvalid => ADC_Speed_Set[11]~reg0.ENA
cmdvalid => ADC_Speed_Set[10]~reg0.ENA
cmdvalid => ADC_Speed_Set[9]~reg0.ENA
cmdvalid => ADC_Speed_Set[8]~reg0.ENA
cmdvalid => ADC_Speed_Set[7]~reg0.ENA
cmdvalid => ADC_Speed_Set[6]~reg0.ENA
cmdvalid => ADC_Speed_Set[5]~reg0.ENA
cmdvalid => ADC_Speed_Set[4]~reg0.ENA
cmdvalid => ADC_Speed_Set[3]~reg0.ENA
cmdvalid => ADC_Speed_Set[2]~reg0.ENA
cmdvalid => ADC_Speed_Set[1]~reg0.ENA
cmd_addr[0] => Decoder0.IN7
cmd_addr[1] => Decoder0.IN6
cmd_addr[2] => Decoder0.IN5
cmd_addr[3] => Decoder0.IN4
cmd_addr[4] => Decoder0.IN3
cmd_addr[5] => Decoder0.IN2
cmd_addr[6] => Decoder0.IN1
cmd_addr[7] => Decoder0.IN0
cmd_data[0] => ADC_Speed_Set.DATAB
cmd_data[0] => DataNum.DATAB
cmd_data[0] => ChannelSel.DATAB
cmd_data[1] => ADC_Speed_Set.DATAB
cmd_data[1] => DataNum.DATAB
cmd_data[1] => ChannelSel.DATAB
cmd_data[2] => ADC_Speed_Set.DATAB
cmd_data[2] => DataNum.DATAB
cmd_data[3] => ADC_Speed_Set.DATAB
cmd_data[3] => DataNum.DATAB
cmd_data[4] => ADC_Speed_Set.DATAB
cmd_data[4] => DataNum.DATAB
cmd_data[5] => ADC_Speed_Set.DATAB
cmd_data[5] => DataNum.DATAB
cmd_data[6] => ADC_Speed_Set.DATAB
cmd_data[6] => DataNum.DATAB
cmd_data[7] => ADC_Speed_Set.DATAB
cmd_data[7] => DataNum.DATAB
cmd_data[8] => ADC_Speed_Set.DATAB
cmd_data[8] => DataNum.DATAB
cmd_data[9] => ADC_Speed_Set.DATAB
cmd_data[9] => DataNum.DATAB
cmd_data[10] => ADC_Speed_Set.DATAB
cmd_data[10] => DataNum.DATAB
cmd_data[11] => ADC_Speed_Set.DATAB
cmd_data[11] => DataNum.DATAB
cmd_data[12] => ADC_Speed_Set.DATAB
cmd_data[12] => DataNum.DATAB
cmd_data[13] => ADC_Speed_Set.DATAB
cmd_data[13] => DataNum.DATAB
cmd_data[14] => ADC_Speed_Set.DATAB
cmd_data[14] => DataNum.DATAB
cmd_data[15] => ADC_Speed_Set.DATAB
cmd_data[15] => DataNum.DATAB
cmd_data[16] => ADC_Speed_Set.DATAB
cmd_data[16] => DataNum.DATAB
cmd_data[17] => ADC_Speed_Set.DATAB
cmd_data[17] => DataNum.DATAB
cmd_data[18] => ADC_Speed_Set.DATAB
cmd_data[18] => DataNum.DATAB
cmd_data[19] => ADC_Speed_Set.DATAB
cmd_data[19] => DataNum.DATAB
cmd_data[20] => ADC_Speed_Set.DATAB
cmd_data[20] => DataNum.DATAB
cmd_data[21] => ADC_Speed_Set.DATAB
cmd_data[21] => DataNum.DATAB
cmd_data[22] => ADC_Speed_Set.DATAB
cmd_data[22] => DataNum.DATAB
cmd_data[23] => ADC_Speed_Set.DATAB
cmd_data[23] => DataNum.DATAB
cmd_data[24] => ADC_Speed_Set.DATAB
cmd_data[24] => DataNum.DATAB
cmd_data[25] => ADC_Speed_Set.DATAB
cmd_data[25] => DataNum.DATAB
cmd_data[26] => ADC_Speed_Set.DATAB
cmd_data[26] => DataNum.DATAB
cmd_data[27] => ADC_Speed_Set.DATAB
cmd_data[27] => DataNum.DATAB
cmd_data[28] => ADC_Speed_Set.DATAB
cmd_data[28] => DataNum.DATAB
cmd_data[29] => ADC_Speed_Set.DATAB
cmd_data[29] => DataNum.DATAB
cmd_data[30] => ADC_Speed_Set.DATAB
cmd_data[30] => DataNum.DATAB
cmd_data[31] => ADC_Speed_Set.DATAB
cmd_data[31] => DataNum.DATAB
ChannelSel[0] <= ChannelSel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ChannelSel[1] <= ChannelSel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[0] <= DataNum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[1] <= DataNum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[2] <= DataNum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[3] <= DataNum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[4] <= DataNum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[5] <= DataNum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[6] <= DataNum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[7] <= DataNum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[8] <= DataNum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[9] <= DataNum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[10] <= DataNum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[11] <= DataNum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[12] <= DataNum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[13] <= DataNum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[14] <= DataNum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[15] <= DataNum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[16] <= DataNum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[17] <= DataNum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[18] <= DataNum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[19] <= DataNum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[20] <= DataNum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[21] <= DataNum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[22] <= DataNum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[23] <= DataNum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[24] <= DataNum[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[25] <= DataNum[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[26] <= DataNum[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[27] <= DataNum[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[28] <= DataNum[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[29] <= DataNum[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[30] <= DataNum[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataNum[31] <= DataNum[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[0] <= ADC_Speed_Set[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[1] <= ADC_Speed_Set[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[2] <= ADC_Speed_Set[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[3] <= ADC_Speed_Set[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[4] <= ADC_Speed_Set[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[5] <= ADC_Speed_Set[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[6] <= ADC_Speed_Set[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[7] <= ADC_Speed_Set[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[8] <= ADC_Speed_Set[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[9] <= ADC_Speed_Set[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[10] <= ADC_Speed_Set[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[11] <= ADC_Speed_Set[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[12] <= ADC_Speed_Set[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[13] <= ADC_Speed_Set[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[14] <= ADC_Speed_Set[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[15] <= ADC_Speed_Set[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[16] <= ADC_Speed_Set[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[17] <= ADC_Speed_Set[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[18] <= ADC_Speed_Set[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[19] <= ADC_Speed_Set[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[20] <= ADC_Speed_Set[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[21] <= ADC_Speed_Set[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[22] <= ADC_Speed_Set[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[23] <= ADC_Speed_Set[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[24] <= ADC_Speed_Set[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[25] <= ADC_Speed_Set[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[26] <= ADC_Speed_Set[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[27] <= ADC_Speed_Set[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[28] <= ADC_Speed_Set[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[29] <= ADC_Speed_Set[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[30] <= ADC_Speed_Set[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Speed_Set[31] <= ADC_Speed_Set[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RestartReq <= RestartReq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|speed_ctrl:speed_ctrl_0
clk => data_cnt[0].CLK
clk => data_cnt[1].CLK
clk => data_cnt[2].CLK
clk => data_cnt[3].CLK
clk => data_cnt[4].CLK
clk => data_cnt[5].CLK
clk => data_cnt[6].CLK
clk => data_cnt[7].CLK
clk => data_cnt[8].CLK
clk => data_cnt[9].CLK
clk => data_cnt[10].CLK
clk => data_cnt[11].CLK
clk => data_cnt[12].CLK
clk => data_cnt[13].CLK
clk => data_cnt[14].CLK
clk => data_cnt[15].CLK
clk => data_cnt[16].CLK
clk => data_cnt[17].CLK
clk => data_cnt[18].CLK
clk => data_cnt[19].CLK
clk => data_cnt[20].CLK
clk => data_cnt[21].CLK
clk => data_cnt[22].CLK
clk => data_cnt[23].CLK
clk => data_cnt[24].CLK
clk => data_cnt[25].CLK
clk => data_cnt[26].CLK
clk => data_cnt[27].CLK
clk => data_cnt[28].CLK
clk => data_cnt[29].CLK
clk => data_cnt[30].CLK
clk => data_cnt[31].CLK
clk => adc_data_en~reg0.CLK
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_cnt[4].CLK
clk => div_cnt[5].CLK
clk => div_cnt[6].CLK
clk => div_cnt[7].CLK
clk => div_cnt[8].CLK
clk => div_cnt[9].CLK
clk => div_cnt[10].CLK
clk => div_cnt[11].CLK
clk => div_cnt[12].CLK
clk => div_cnt[13].CLK
clk => div_cnt[14].CLK
clk => div_cnt[15].CLK
clk => div_cnt[16].CLK
clk => div_cnt[17].CLK
clk => div_cnt[18].CLK
clk => div_cnt[19].CLK
clk => div_cnt[20].CLK
clk => div_cnt[21].CLK
clk => div_cnt[22].CLK
clk => div_cnt[23].CLK
clk => div_cnt[24].CLK
clk => div_cnt[25].CLK
clk => div_cnt[26].CLK
clk => div_cnt[27].CLK
clk => div_cnt[28].CLK
clk => div_cnt[29].CLK
clk => div_cnt[30].CLK
clk => div_cnt[31].CLK
clk => sample_en~reg0.CLK
clk => state~5.DATAIN
reset_n => data_cnt[0].ACLR
reset_n => data_cnt[1].ACLR
reset_n => data_cnt[2].ACLR
reset_n => data_cnt[3].ACLR
reset_n => data_cnt[4].ACLR
reset_n => data_cnt[5].ACLR
reset_n => data_cnt[6].ACLR
reset_n => data_cnt[7].ACLR
reset_n => data_cnt[8].ACLR
reset_n => data_cnt[9].ACLR
reset_n => data_cnt[10].ACLR
reset_n => data_cnt[11].ACLR
reset_n => data_cnt[12].ACLR
reset_n => data_cnt[13].ACLR
reset_n => data_cnt[14].ACLR
reset_n => data_cnt[15].ACLR
reset_n => data_cnt[16].ACLR
reset_n => data_cnt[17].ACLR
reset_n => data_cnt[18].ACLR
reset_n => data_cnt[19].ACLR
reset_n => data_cnt[20].ACLR
reset_n => data_cnt[21].ACLR
reset_n => data_cnt[22].ACLR
reset_n => data_cnt[23].ACLR
reset_n => data_cnt[24].ACLR
reset_n => data_cnt[25].ACLR
reset_n => data_cnt[26].ACLR
reset_n => data_cnt[27].ACLR
reset_n => data_cnt[28].ACLR
reset_n => data_cnt[29].ACLR
reset_n => data_cnt[30].ACLR
reset_n => data_cnt[31].ACLR
reset_n => adc_data_en~reg0.ACLR
reset_n => div_cnt[0].ACLR
reset_n => div_cnt[1].ACLR
reset_n => div_cnt[2].ACLR
reset_n => div_cnt[3].ACLR
reset_n => div_cnt[4].ACLR
reset_n => div_cnt[5].ACLR
reset_n => div_cnt[6].ACLR
reset_n => div_cnt[7].ACLR
reset_n => div_cnt[8].ACLR
reset_n => div_cnt[9].ACLR
reset_n => div_cnt[10].ACLR
reset_n => div_cnt[11].ACLR
reset_n => div_cnt[12].ACLR
reset_n => div_cnt[13].ACLR
reset_n => div_cnt[14].ACLR
reset_n => div_cnt[15].ACLR
reset_n => div_cnt[16].ACLR
reset_n => div_cnt[17].ACLR
reset_n => div_cnt[18].ACLR
reset_n => div_cnt[19].ACLR
reset_n => div_cnt[20].ACLR
reset_n => div_cnt[21].ACLR
reset_n => div_cnt[22].ACLR
reset_n => div_cnt[23].ACLR
reset_n => div_cnt[24].ACLR
reset_n => div_cnt[25].ACLR
reset_n => div_cnt[26].ACLR
reset_n => div_cnt[27].ACLR
reset_n => div_cnt[28].ACLR
reset_n => div_cnt[29].ACLR
reset_n => div_cnt[30].ACLR
reset_n => div_cnt[31].ACLR
reset_n => sample_en~reg0.ACLR
reset_n => state~7.DATAIN
ad_sample => Selector0.IN2
ad_sample => Selector2.IN3
ad_sample => Selector1.IN1
div_set[0] => LessThan1.IN64
div_set[0] => Add3.IN64
div_set[1] => LessThan1.IN63
div_set[1] => Add3.IN63
div_set[2] => LessThan1.IN62
div_set[2] => Add3.IN62
div_set[3] => LessThan1.IN61
div_set[3] => Add3.IN61
div_set[4] => LessThan1.IN60
div_set[4] => Add3.IN60
div_set[5] => LessThan1.IN59
div_set[5] => Add3.IN59
div_set[6] => LessThan1.IN58
div_set[6] => Add3.IN58
div_set[7] => LessThan1.IN57
div_set[7] => Add3.IN57
div_set[8] => LessThan1.IN56
div_set[8] => Add3.IN56
div_set[9] => LessThan1.IN55
div_set[9] => Add3.IN55
div_set[10] => LessThan1.IN54
div_set[10] => Add3.IN54
div_set[11] => LessThan1.IN53
div_set[11] => Add3.IN53
div_set[12] => LessThan1.IN52
div_set[12] => Add3.IN52
div_set[13] => LessThan1.IN51
div_set[13] => Add3.IN51
div_set[14] => LessThan1.IN50
div_set[14] => Add3.IN50
div_set[15] => LessThan1.IN49
div_set[15] => Add3.IN49
div_set[16] => LessThan1.IN48
div_set[16] => Add3.IN48
div_set[17] => LessThan1.IN47
div_set[17] => Add3.IN47
div_set[18] => LessThan1.IN46
div_set[18] => Add3.IN46
div_set[19] => LessThan1.IN45
div_set[19] => Add3.IN45
div_set[20] => LessThan1.IN44
div_set[20] => Add3.IN44
div_set[21] => LessThan1.IN43
div_set[21] => Add3.IN43
div_set[22] => LessThan1.IN42
div_set[22] => Add3.IN42
div_set[23] => LessThan1.IN41
div_set[23] => Add3.IN41
div_set[24] => LessThan1.IN40
div_set[24] => Add3.IN40
div_set[25] => LessThan1.IN39
div_set[25] => Add3.IN39
div_set[26] => LessThan1.IN38
div_set[26] => Add3.IN38
div_set[27] => LessThan1.IN37
div_set[27] => Add3.IN37
div_set[28] => LessThan1.IN36
div_set[28] => Add3.IN36
div_set[29] => LessThan1.IN35
div_set[29] => Add3.IN35
div_set[30] => LessThan1.IN34
div_set[30] => Add3.IN34
div_set[31] => LessThan1.IN33
div_set[31] => Add3.IN33
number_data[0] => Add1.IN64
number_data[0] => LessThan3.IN64
number_data[1] => Add1.IN63
number_data[1] => LessThan3.IN63
number_data[2] => Add1.IN62
number_data[2] => LessThan3.IN62
number_data[3] => Add1.IN61
number_data[3] => LessThan3.IN61
number_data[4] => Add1.IN60
number_data[4] => LessThan3.IN60
number_data[5] => Add1.IN59
number_data[5] => LessThan3.IN59
number_data[6] => Add1.IN58
number_data[6] => LessThan3.IN58
number_data[7] => Add1.IN57
number_data[7] => LessThan3.IN57
number_data[8] => Add1.IN56
number_data[8] => LessThan3.IN56
number_data[9] => Add1.IN55
number_data[9] => LessThan3.IN55
number_data[10] => Add1.IN54
number_data[10] => LessThan3.IN54
number_data[11] => Add1.IN53
number_data[11] => LessThan3.IN53
number_data[12] => Add1.IN52
number_data[12] => LessThan3.IN52
number_data[13] => Add1.IN51
number_data[13] => LessThan3.IN51
number_data[14] => Add1.IN50
number_data[14] => LessThan3.IN50
number_data[15] => Add1.IN49
number_data[15] => LessThan3.IN49
number_data[16] => Add1.IN48
number_data[16] => LessThan3.IN48
number_data[17] => Add1.IN47
number_data[17] => LessThan3.IN47
number_data[18] => Add1.IN46
number_data[18] => LessThan3.IN46
number_data[19] => Add1.IN45
number_data[19] => LessThan3.IN45
number_data[20] => Add1.IN44
number_data[20] => LessThan3.IN44
number_data[21] => Add1.IN43
number_data[21] => LessThan3.IN43
number_data[22] => Add1.IN42
number_data[22] => LessThan3.IN42
number_data[23] => Add1.IN41
number_data[23] => LessThan3.IN41
number_data[24] => Add1.IN40
number_data[24] => LessThan3.IN40
number_data[25] => Add1.IN39
number_data[25] => LessThan3.IN39
number_data[26] => Add1.IN38
number_data[26] => LessThan3.IN38
number_data[27] => Add1.IN37
number_data[27] => LessThan3.IN37
number_data[28] => Add1.IN36
number_data[28] => LessThan3.IN36
number_data[29] => Add1.IN35
number_data[29] => LessThan3.IN35
number_data[30] => Add1.IN34
number_data[30] => LessThan3.IN34
number_data[31] => Add1.IN33
number_data[31] => LessThan3.IN33
sample_en <= sample_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data_en <= adc_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0
clk => ad_out[0]~reg0.CLK
clk => ad_out[1]~reg0.CLK
clk => ad_out[2]~reg0.CLK
clk => ad_out[3]~reg0.CLK
clk => ad_out[4]~reg0.CLK
clk => ad_out[5]~reg0.CLK
clk => ad_out[6]~reg0.CLK
clk => ad_out[7]~reg0.CLK
clk => ad_out[8]~reg0.CLK
clk => ad_out[9]~reg0.CLK
clk => ad_out[10]~reg0.CLK
clk => ad_out[11]~reg0.CLK
clk => ad_out[12]~reg0.CLK
clk => ad_out[13]~reg0.CLK
clk => ad_out[14]~reg0.CLK
clk => ad_out[15]~reg0.CLK
clk => adc_test_data[0].CLK
clk => adc_test_data[1].CLK
clk => adc_test_data[2].CLK
clk => adc_test_data[3].CLK
clk => adc_test_data[4].CLK
clk => adc_test_data[5].CLK
clk => adc_test_data[6].CLK
clk => adc_test_data[7].CLK
clk => adc_test_data[8].CLK
clk => adc_test_data[9].CLK
clk => adc_test_data[10].CLK
clk => adc_test_data[11].CLK
clk => ad_out_valid~reg0.CLK
reset_n => ad_out[0]~reg0.ACLR
reset_n => ad_out[1]~reg0.ACLR
reset_n => ad_out[2]~reg0.ACLR
reset_n => ad_out[3]~reg0.ACLR
reset_n => ad_out[4]~reg0.ACLR
reset_n => ad_out[5]~reg0.ACLR
reset_n => ad_out[6]~reg0.ACLR
reset_n => ad_out[7]~reg0.ACLR
reset_n => ad_out[8]~reg0.ACLR
reset_n => ad_out[9]~reg0.ACLR
reset_n => ad_out[10]~reg0.ACLR
reset_n => ad_out[11]~reg0.ACLR
reset_n => ad_out[12]~reg0.ACLR
reset_n => ad_out[13]~reg0.ACLR
reset_n => ad_out[14]~reg0.ACLR
reset_n => ad_out[15]~reg0.ACLR
reset_n => ad_out_valid~reg0.ACLR
ad_data_en => adc_test_data.OUTPUTSELECT
ad_data_en => adc_test_data.OUTPUTSELECT
ad_data_en => adc_test_data.OUTPUTSELECT
ad_data_en => adc_test_data.OUTPUTSELECT
ad_data_en => adc_test_data.OUTPUTSELECT
ad_data_en => adc_test_data.OUTPUTSELECT
ad_data_en => adc_test_data.OUTPUTSELECT
ad_data_en => adc_test_data.OUTPUTSELECT
ad_data_en => adc_test_data.OUTPUTSELECT
ad_data_en => adc_test_data.OUTPUTSELECT
ad_data_en => adc_test_data.OUTPUTSELECT
ad_data_en => adc_test_data.OUTPUTSELECT
ad_data_en => always2.IN1
ad_data_en => always2.IN1
ad_data_en => always2.IN1
ad_data_en => ad_out_valid~reg0.DATAIN
ch_sel[0] => Equal0.IN0
ch_sel[0] => Equal1.IN1
ch_sel[0] => Equal2.IN1
ch_sel[1] => Equal0.IN1
ch_sel[1] => Equal1.IN0
ch_sel[1] => Equal2.IN0
ad_in1[0] => ad_out.DATAB
ad_in1[0] => ad_out.DATAB
ad_in1[1] => ad_out.DATAB
ad_in1[1] => ad_out.DATAB
ad_in1[2] => ad_out.DATAB
ad_in1[2] => ad_out.DATAB
ad_in1[3] => ad_out.DATAB
ad_in1[3] => ad_out.DATAB
ad_in1[4] => ad_out.DATAB
ad_in1[4] => ad_out.DATAB
ad_in1[5] => ad_out.DATAB
ad_in1[5] => ad_out.DATAB
ad_in1[6] => ad_out.DATAB
ad_in1[6] => ad_out.DATAB
ad_in1[7] => ad_out.DATAB
ad_in1[7] => ad_out.DATAB
ad_in2[0] => ad_out.DATAB
ad_in2[0] => ad_out.DATAB
ad_in2[1] => ad_out.DATAB
ad_in2[1] => ad_out.DATAB
ad_in2[2] => ad_out.DATAB
ad_in2[2] => ad_out.DATAB
ad_in2[3] => ad_out.DATAB
ad_in2[3] => ad_out.DATAB
ad_in2[4] => ad_out.DATAB
ad_in2[4] => ad_out.DATAB
ad_in2[5] => ad_out.DATAB
ad_in2[5] => ad_out.DATAB
ad_in2[6] => ad_out.DATAB
ad_in2[6] => ad_out.DATAB
ad_in2[7] => ad_out.DATAB
ad_in2[7] => ad_out.DATAB
ad_out[0] <= ad_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[1] <= ad_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[2] <= ad_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[3] <= ad_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[4] <= ad_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[5] <= ad_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[6] <= ad_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[7] <= ad_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[8] <= ad_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[9] <= ad_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[10] <= ad_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[11] <= ad_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[12] <= ad_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[13] <= ad_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[14] <= ad_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out[15] <= ad_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_out_valid <= ad_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => ~NO_FANOUT~
data[0] => dcfifo_h7k1:auto_generated.data[0]
data[1] => dcfifo_h7k1:auto_generated.data[1]
data[2] => dcfifo_h7k1:auto_generated.data[2]
data[3] => dcfifo_h7k1:auto_generated.data[3]
data[4] => dcfifo_h7k1:auto_generated.data[4]
data[5] => dcfifo_h7k1:auto_generated.data[5]
data[6] => dcfifo_h7k1:auto_generated.data[6]
data[7] => dcfifo_h7k1:auto_generated.data[7]
data[8] => dcfifo_h7k1:auto_generated.data[8]
data[9] => dcfifo_h7k1:auto_generated.data[9]
data[10] => dcfifo_h7k1:auto_generated.data[10]
data[11] => dcfifo_h7k1:auto_generated.data[11]
data[12] => dcfifo_h7k1:auto_generated.data[12]
data[13] => dcfifo_h7k1:auto_generated.data[13]
data[14] => dcfifo_h7k1:auto_generated.data[14]
data[15] => dcfifo_h7k1:auto_generated.data[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_h7k1:auto_generated.q[0]
q[1] <= dcfifo_h7k1:auto_generated.q[1]
q[2] <= dcfifo_h7k1:auto_generated.q[2]
q[3] <= dcfifo_h7k1:auto_generated.q[3]
q[4] <= dcfifo_h7k1:auto_generated.q[4]
q[5] <= dcfifo_h7k1:auto_generated.q[5]
q[6] <= dcfifo_h7k1:auto_generated.q[6]
q[7] <= dcfifo_h7k1:auto_generated.q[7]
rdclk => dcfifo_h7k1:auto_generated.rdclk
rdempty <= dcfifo_h7k1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_h7k1:auto_generated.rdreq
rdusedw[0] <= dcfifo_h7k1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_h7k1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_h7k1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_h7k1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_h7k1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_h7k1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_h7k1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_h7k1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_h7k1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_h7k1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_h7k1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_h7k1:auto_generated.rdusedw[11]
rdusedw[12] <= dcfifo_h7k1:auto_generated.rdusedw[12]
rdusedw[13] <= dcfifo_h7k1:auto_generated.rdusedw[13]
rdusedw[14] <= dcfifo_h7k1:auto_generated.rdusedw[14]
rdusedw[15] <= dcfifo_h7k1:auto_generated.rdusedw[15]
wrclk => dcfifo_h7k1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_h7k1:auto_generated.wrfull
wrreq => dcfifo_h7k1:auto_generated.wrreq
wrusedw[0] <= dcfifo_h7k1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_h7k1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_h7k1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_h7k1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_h7k1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_h7k1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_h7k1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_h7k1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_h7k1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_h7k1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_h7k1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_h7k1:auto_generated.wrusedw[11]
wrusedw[12] <= dcfifo_h7k1:auto_generated.wrusedw[12]
wrusedw[13] <= dcfifo_h7k1:auto_generated.wrusedw[13]
wrusedw[14] <= dcfifo_h7k1:auto_generated.wrusedw[14]


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated
aclr => ~NO_FANOUT~
data[0] => altsyncram_bqu:fifo_ram.data_a[0]
data[1] => altsyncram_bqu:fifo_ram.data_a[1]
data[2] => altsyncram_bqu:fifo_ram.data_a[2]
data[3] => altsyncram_bqu:fifo_ram.data_a[3]
data[4] => altsyncram_bqu:fifo_ram.data_a[4]
data[5] => altsyncram_bqu:fifo_ram.data_a[5]
data[6] => altsyncram_bqu:fifo_ram.data_a[6]
data[7] => altsyncram_bqu:fifo_ram.data_a[7]
data[8] => altsyncram_bqu:fifo_ram.data_a[8]
data[9] => altsyncram_bqu:fifo_ram.data_a[9]
data[10] => altsyncram_bqu:fifo_ram.data_a[10]
data[11] => altsyncram_bqu:fifo_ram.data_a[11]
data[12] => altsyncram_bqu:fifo_ram.data_a[12]
data[13] => altsyncram_bqu:fifo_ram.data_a[13]
data[14] => altsyncram_bqu:fifo_ram.data_a[14]
data[15] => altsyncram_bqu:fifo_ram.data_a[15]
q[0] <= altsyncram_bqu:fifo_ram.q_b[0]
q[1] <= altsyncram_bqu:fifo_ram.q_b[1]
q[2] <= altsyncram_bqu:fifo_ram.q_b[2]
q[3] <= altsyncram_bqu:fifo_ram.q_b[3]
q[4] <= altsyncram_bqu:fifo_ram.q_b[4]
q[5] <= altsyncram_bqu:fifo_ram.q_b[5]
q[6] <= altsyncram_bqu:fifo_ram.q_b[6]
q[7] <= altsyncram_bqu:fifo_ram.q_b[7]
rdclk => a_graycounter_7p6:rdptr_g1p.clock
rdclk => altsyncram_bqu:fifo_ram.clock1
rdclk => dffpipe_pu8:rdfull_reg.clock
rdclk => dffpipe_f09:rs_brp.clock
rdclk => dffpipe_e09:rs_bwp.clock
rdclk => alt_synch_pipe_ual:rs_dgwp.clock
rdclk => cntr_old:cntr_b.clock
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[14].CLK
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_t76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[15] <= dffpipe_pu8:rdfull_reg.q[0]
wrclk => a_graycounter_47c:wrptr_g1p.clock
wrclk => altsyncram_bqu:fifo_ram.clock0
wrclk => dffpipe_pu8:wrfull_reg.clock
wrclk => dffpipe_e09:ws_brp.clock
wrclk => dffpipe_e09:ws_bwp.clock
wrclk => alt_synch_pipe_val:ws_dgrp.clock
wrclk => delayed_wrptr_g[14].CLK
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[14].CLK
wrclk => wrptr_g[13].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[12] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[13] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[14] <= dffpipe_pu8:wrfull_reg.q[0]


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_gray2bin_bib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
bin[14] <= gray[14].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN0
gray[13] => xor13.IN1
gray[14] => bin[14].DATAIN
gray[14] => xor13.IN0


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_gray2bin_bib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
bin[14] <= gray[14].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN0
gray[13] => xor13.IN1
gray[14] => bin[14].DATAIN
gray[14] => xor13.IN0


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_gray2bin_bib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
bin[14] <= gray[14].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN0
gray[13] => xor13.IN1
gray[14] => bin[14].DATAIN
gray[14] => xor13.IN0


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_gray2bin_bib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
bin[14] <= gray[14].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN0
gray[13] => xor13.IN1
gray[14] => bin[14].DATAIN
gray[14] => xor13.IN0


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p
clock => counter7a[14].CLK
clock => counter7a[13].CLK
clock => counter7a[12].CLK
clock => counter7a[11].CLK
clock => counter7a[10].CLK
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
clock => sub_parity6a3.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter7a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter7a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter7a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter7a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter7a[14].DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => counter8a13.CLK
clock => counter8a14.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter8a13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter8a14.DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[9] => ram_block11a16.PORTAADDR9
address_a[9] => ram_block11a17.PORTAADDR9
address_a[9] => ram_block11a18.PORTAADDR9
address_a[9] => ram_block11a19.PORTAADDR9
address_a[9] => ram_block11a20.PORTAADDR9
address_a[9] => ram_block11a21.PORTAADDR9
address_a[9] => ram_block11a22.PORTAADDR9
address_a[9] => ram_block11a23.PORTAADDR9
address_a[9] => ram_block11a24.PORTAADDR9
address_a[9] => ram_block11a25.PORTAADDR9
address_a[9] => ram_block11a26.PORTAADDR9
address_a[9] => ram_block11a27.PORTAADDR9
address_a[9] => ram_block11a28.PORTAADDR9
address_a[9] => ram_block11a29.PORTAADDR9
address_a[9] => ram_block11a30.PORTAADDR9
address_a[9] => ram_block11a31.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[10] => ram_block11a16.PORTAADDR10
address_a[10] => ram_block11a17.PORTAADDR10
address_a[10] => ram_block11a18.PORTAADDR10
address_a[10] => ram_block11a19.PORTAADDR10
address_a[10] => ram_block11a20.PORTAADDR10
address_a[10] => ram_block11a21.PORTAADDR10
address_a[10] => ram_block11a22.PORTAADDR10
address_a[10] => ram_block11a23.PORTAADDR10
address_a[10] => ram_block11a24.PORTAADDR10
address_a[10] => ram_block11a25.PORTAADDR10
address_a[10] => ram_block11a26.PORTAADDR10
address_a[10] => ram_block11a27.PORTAADDR10
address_a[10] => ram_block11a28.PORTAADDR10
address_a[10] => ram_block11a29.PORTAADDR10
address_a[10] => ram_block11a30.PORTAADDR10
address_a[10] => ram_block11a31.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_a[11] => ram_block11a8.PORTAADDR11
address_a[11] => ram_block11a9.PORTAADDR11
address_a[11] => ram_block11a10.PORTAADDR11
address_a[11] => ram_block11a11.PORTAADDR11
address_a[11] => ram_block11a12.PORTAADDR11
address_a[11] => ram_block11a13.PORTAADDR11
address_a[11] => ram_block11a14.PORTAADDR11
address_a[11] => ram_block11a15.PORTAADDR11
address_a[11] => ram_block11a16.PORTAADDR11
address_a[11] => ram_block11a17.PORTAADDR11
address_a[11] => ram_block11a18.PORTAADDR11
address_a[11] => ram_block11a19.PORTAADDR11
address_a[11] => ram_block11a20.PORTAADDR11
address_a[11] => ram_block11a21.PORTAADDR11
address_a[11] => ram_block11a22.PORTAADDR11
address_a[11] => ram_block11a23.PORTAADDR11
address_a[11] => ram_block11a24.PORTAADDR11
address_a[11] => ram_block11a25.PORTAADDR11
address_a[11] => ram_block11a26.PORTAADDR11
address_a[11] => ram_block11a27.PORTAADDR11
address_a[11] => ram_block11a28.PORTAADDR11
address_a[11] => ram_block11a29.PORTAADDR11
address_a[11] => ram_block11a30.PORTAADDR11
address_a[11] => ram_block11a31.PORTAADDR11
address_a[12] => decode_d87:decode12.data[0]
address_a[12] => decode_d87:wren_decode_a.data[0]
address_a[13] => decode_d87:decode12.data[1]
address_a[13] => decode_d87:wren_decode_a.data[1]
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[9] => ram_block11a16.PORTBADDR9
address_b[9] => ram_block11a17.PORTBADDR9
address_b[9] => ram_block11a18.PORTBADDR9
address_b[9] => ram_block11a19.PORTBADDR9
address_b[9] => ram_block11a20.PORTBADDR9
address_b[9] => ram_block11a21.PORTBADDR9
address_b[9] => ram_block11a22.PORTBADDR9
address_b[9] => ram_block11a23.PORTBADDR9
address_b[9] => ram_block11a24.PORTBADDR9
address_b[9] => ram_block11a25.PORTBADDR9
address_b[9] => ram_block11a26.PORTBADDR9
address_b[9] => ram_block11a27.PORTBADDR9
address_b[9] => ram_block11a28.PORTBADDR9
address_b[9] => ram_block11a29.PORTBADDR9
address_b[9] => ram_block11a30.PORTBADDR9
address_b[9] => ram_block11a31.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[10] => ram_block11a16.PORTBADDR10
address_b[10] => ram_block11a17.PORTBADDR10
address_b[10] => ram_block11a18.PORTBADDR10
address_b[10] => ram_block11a19.PORTBADDR10
address_b[10] => ram_block11a20.PORTBADDR10
address_b[10] => ram_block11a21.PORTBADDR10
address_b[10] => ram_block11a22.PORTBADDR10
address_b[10] => ram_block11a23.PORTBADDR10
address_b[10] => ram_block11a24.PORTBADDR10
address_b[10] => ram_block11a25.PORTBADDR10
address_b[10] => ram_block11a26.PORTBADDR10
address_b[10] => ram_block11a27.PORTBADDR10
address_b[10] => ram_block11a28.PORTBADDR10
address_b[10] => ram_block11a29.PORTBADDR10
address_b[10] => ram_block11a30.PORTBADDR10
address_b[10] => ram_block11a31.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
address_b[11] => ram_block11a8.PORTBADDR11
address_b[11] => ram_block11a9.PORTBADDR11
address_b[11] => ram_block11a10.PORTBADDR11
address_b[11] => ram_block11a11.PORTBADDR11
address_b[11] => ram_block11a12.PORTBADDR11
address_b[11] => ram_block11a13.PORTBADDR11
address_b[11] => ram_block11a14.PORTBADDR11
address_b[11] => ram_block11a15.PORTBADDR11
address_b[11] => ram_block11a16.PORTBADDR11
address_b[11] => ram_block11a17.PORTBADDR11
address_b[11] => ram_block11a18.PORTBADDR11
address_b[11] => ram_block11a19.PORTBADDR11
address_b[11] => ram_block11a20.PORTBADDR11
address_b[11] => ram_block11a21.PORTBADDR11
address_b[11] => ram_block11a22.PORTBADDR11
address_b[11] => ram_block11a23.PORTBADDR11
address_b[11] => ram_block11a24.PORTBADDR11
address_b[11] => ram_block11a25.PORTBADDR11
address_b[11] => ram_block11a26.PORTBADDR11
address_b[11] => ram_block11a27.PORTBADDR11
address_b[11] => ram_block11a28.PORTBADDR11
address_b[11] => ram_block11a29.PORTBADDR11
address_b[11] => ram_block11a30.PORTBADDR11
address_b[11] => ram_block11a31.PORTBADDR11
address_b[12] => ram_block11a0.PORTBADDR12
address_b[12] => ram_block11a1.PORTBADDR12
address_b[12] => ram_block11a2.PORTBADDR12
address_b[12] => ram_block11a3.PORTBADDR12
address_b[12] => ram_block11a4.PORTBADDR12
address_b[12] => ram_block11a5.PORTBADDR12
address_b[12] => ram_block11a6.PORTBADDR12
address_b[12] => ram_block11a7.PORTBADDR12
address_b[12] => ram_block11a8.PORTBADDR12
address_b[12] => ram_block11a9.PORTBADDR12
address_b[12] => ram_block11a10.PORTBADDR12
address_b[12] => ram_block11a11.PORTBADDR12
address_b[12] => ram_block11a12.PORTBADDR12
address_b[12] => ram_block11a13.PORTBADDR12
address_b[12] => ram_block11a14.PORTBADDR12
address_b[12] => ram_block11a15.PORTBADDR12
address_b[12] => ram_block11a16.PORTBADDR12
address_b[12] => ram_block11a17.PORTBADDR12
address_b[12] => ram_block11a18.PORTBADDR12
address_b[12] => ram_block11a19.PORTBADDR12
address_b[12] => ram_block11a20.PORTBADDR12
address_b[12] => ram_block11a21.PORTBADDR12
address_b[12] => ram_block11a22.PORTBADDR12
address_b[12] => ram_block11a23.PORTBADDR12
address_b[12] => ram_block11a24.PORTBADDR12
address_b[12] => ram_block11a25.PORTBADDR12
address_b[12] => ram_block11a26.PORTBADDR12
address_b[12] => ram_block11a27.PORTBADDR12
address_b[12] => ram_block11a28.PORTBADDR12
address_b[12] => ram_block11a29.PORTBADDR12
address_b[12] => ram_block11a30.PORTBADDR12
address_b[12] => ram_block11a31.PORTBADDR12
address_b[13] => _.IN0
address_b[13] => addr_store_b[0].DATAIN
address_b[13] => _.IN0
address_b[13] => addrstall_reg_b[0].DATAIN
address_b[14] => _.IN0
address_b[14] => addr_store_b[1].DATAIN
address_b[14] => _.IN0
address_b[14] => addrstall_reg_b[1].DATAIN
addressstall_b => addr_store_b[1].IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => addrstall_reg_b[1].IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => addr_store_b[1].CLK
clock1 => addr_store_b[0].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => addrstall_reg_b[1].CLK
clock1 => addrstall_reg_b[0].CLK
data_a[0] => ram_block11a0.PORTADATAIN
data_a[0] => ram_block11a8.PORTADATAIN
data_a[0] => ram_block11a16.PORTADATAIN
data_a[0] => ram_block11a24.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[1] => ram_block11a9.PORTADATAIN
data_a[1] => ram_block11a17.PORTADATAIN
data_a[1] => ram_block11a25.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[2] => ram_block11a10.PORTADATAIN
data_a[2] => ram_block11a18.PORTADATAIN
data_a[2] => ram_block11a26.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[3] => ram_block11a11.PORTADATAIN
data_a[3] => ram_block11a19.PORTADATAIN
data_a[3] => ram_block11a27.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[4] => ram_block11a12.PORTADATAIN
data_a[4] => ram_block11a20.PORTADATAIN
data_a[4] => ram_block11a28.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[5] => ram_block11a13.PORTADATAIN
data_a[5] => ram_block11a21.PORTADATAIN
data_a[5] => ram_block11a29.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[6] => ram_block11a14.PORTADATAIN
data_a[6] => ram_block11a22.PORTADATAIN
data_a[6] => ram_block11a30.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[7] => ram_block11a15.PORTADATAIN
data_a[7] => ram_block11a23.PORTADATAIN
data_a[7] => ram_block11a31.PORTADATAIN
data_a[8] => ram_block11a0.PORTADATAIN1
data_a[8] => ram_block11a8.PORTADATAIN1
data_a[8] => ram_block11a16.PORTADATAIN1
data_a[8] => ram_block11a24.PORTADATAIN1
data_a[9] => ram_block11a1.PORTADATAIN1
data_a[9] => ram_block11a9.PORTADATAIN1
data_a[9] => ram_block11a17.PORTADATAIN1
data_a[9] => ram_block11a25.PORTADATAIN1
data_a[10] => ram_block11a2.PORTADATAIN1
data_a[10] => ram_block11a10.PORTADATAIN1
data_a[10] => ram_block11a18.PORTADATAIN1
data_a[10] => ram_block11a26.PORTADATAIN1
data_a[11] => ram_block11a3.PORTADATAIN1
data_a[11] => ram_block11a11.PORTADATAIN1
data_a[11] => ram_block11a19.PORTADATAIN1
data_a[11] => ram_block11a27.PORTADATAIN1
data_a[12] => ram_block11a4.PORTADATAIN1
data_a[12] => ram_block11a12.PORTADATAIN1
data_a[12] => ram_block11a20.PORTADATAIN1
data_a[12] => ram_block11a28.PORTADATAIN1
data_a[13] => ram_block11a5.PORTADATAIN1
data_a[13] => ram_block11a13.PORTADATAIN1
data_a[13] => ram_block11a21.PORTADATAIN1
data_a[13] => ram_block11a29.PORTADATAIN1
data_a[14] => ram_block11a6.PORTADATAIN1
data_a[14] => ram_block11a14.PORTADATAIN1
data_a[14] => ram_block11a22.PORTADATAIN1
data_a[14] => ram_block11a30.PORTADATAIN1
data_a[15] => ram_block11a7.PORTADATAIN1
data_a[15] => ram_block11a15.PORTADATAIN1
data_a[15] => ram_block11a23.PORTADATAIN1
data_a[15] => ram_block11a31.PORTADATAIN1
q_b[0] <= mux_t28:mux13.result[0]
q_b[1] <= mux_t28:mux13.result[1]
q_b[2] <= mux_t28:mux13.result[2]
q_b[3] <= mux_t28:mux13.result[3]
q_b[4] <= mux_t28:mux13.result[4]
q_b[5] <= mux_t28:mux13.result[5]
q_b[6] <= mux_t28:mux13.result[6]
q_b[7] <= mux_t28:mux13.result[7]
wren_a => decode_d87:decode12.enable
wren_a => decode_d87:wren_decode_a.enable


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|decode_d87:decode12
data[0] => w_anode723w[1].IN0
data[0] => w_anode736w[1].IN1
data[0] => w_anode744w[1].IN0
data[0] => w_anode752w[1].IN1
data[1] => w_anode723w[2].IN0
data[1] => w_anode736w[2].IN0
data[1] => w_anode744w[2].IN1
data[1] => w_anode752w[2].IN1
enable => w_anode723w[1].IN0
enable => w_anode736w[1].IN0
enable => w_anode744w[1].IN0
enable => w_anode752w[1].IN0
eq[0] <= w_anode723w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode736w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode744w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode752w[2].DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|decode_6k6:rden_decode_b
data[0] => w_anode761w[1].IN0
data[0] => w_anode775w[1].IN1
data[0] => w_anode784w[1].IN0
data[0] => w_anode793w[1].IN1
data[1] => w_anode761w[2].IN0
data[1] => w_anode775w[2].IN0
data[1] => w_anode784w[2].IN1
data[1] => w_anode793w[2].IN1
eq[0] <= w_anode761w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode775w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode784w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode793w[2].DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|decode_d87:wren_decode_a
data[0] => w_anode723w[1].IN0
data[0] => w_anode736w[1].IN1
data[0] => w_anode744w[1].IN0
data[0] => w_anode752w[1].IN1
data[1] => w_anode723w[2].IN0
data[1] => w_anode736w[2].IN0
data[1] => w_anode744w[2].IN1
data[1] => w_anode752w[2].IN1
enable => w_anode723w[1].IN0
enable => w_anode736w[1].IN0
enable => w_anode744w[1].IN0
enable => w_anode752w[1].IN0
eq[0] <= w_anode723w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode736w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode744w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode752w[2].DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|mux_t28:mux13
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_pu8:rdfull_reg
clock => dffe14a[0].CLK
d[0] => dffe14a[0].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_f09:rs_brp
clock => dffe15a[15].CLK
clock => dffe15a[14].CLK
clock => dffe15a[13].CLK
clock => dffe15a[12].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
d[12] => dffe15a[12].IN0
d[13] => dffe15a[13].IN0
d[14] => dffe15a[14].IN0
d[15] => dffe15a[15].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe15a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe15a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe15a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe15a[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_e09:rs_bwp
clock => dffe16a[14].CLK
clock => dffe16a[13].CLK
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
d[13] => dffe16a[13].IN0
d[14] => dffe16a[14].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe16a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe16a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe16a[14].DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp
clock => dffpipe_g09:dffpipe17.clock
d[0] => dffpipe_g09:dffpipe17.d[0]
d[1] => dffpipe_g09:dffpipe17.d[1]
d[2] => dffpipe_g09:dffpipe17.d[2]
d[3] => dffpipe_g09:dffpipe17.d[3]
d[4] => dffpipe_g09:dffpipe17.d[4]
d[5] => dffpipe_g09:dffpipe17.d[5]
d[6] => dffpipe_g09:dffpipe17.d[6]
d[7] => dffpipe_g09:dffpipe17.d[7]
d[8] => dffpipe_g09:dffpipe17.d[8]
d[9] => dffpipe_g09:dffpipe17.d[9]
d[10] => dffpipe_g09:dffpipe17.d[10]
d[11] => dffpipe_g09:dffpipe17.d[11]
d[12] => dffpipe_g09:dffpipe17.d[12]
d[13] => dffpipe_g09:dffpipe17.d[13]
d[14] => dffpipe_g09:dffpipe17.d[14]
q[0] <= dffpipe_g09:dffpipe17.q[0]
q[1] <= dffpipe_g09:dffpipe17.q[1]
q[2] <= dffpipe_g09:dffpipe17.q[2]
q[3] <= dffpipe_g09:dffpipe17.q[3]
q[4] <= dffpipe_g09:dffpipe17.q[4]
q[5] <= dffpipe_g09:dffpipe17.q[5]
q[6] <= dffpipe_g09:dffpipe17.q[6]
q[7] <= dffpipe_g09:dffpipe17.q[7]
q[8] <= dffpipe_g09:dffpipe17.q[8]
q[9] <= dffpipe_g09:dffpipe17.q[9]
q[10] <= dffpipe_g09:dffpipe17.q[10]
q[11] <= dffpipe_g09:dffpipe17.q[11]
q[12] <= dffpipe_g09:dffpipe17.q[12]
q[13] <= dffpipe_g09:dffpipe17.q[13]
q[14] <= dffpipe_g09:dffpipe17.q[14]


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17
clock => dffe18a[14].CLK
clock => dffe18a[13].CLK
clock => dffe18a[12].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[14].CLK
clock => dffe19a[13].CLK
clock => dffe19a[12].CLK
clock => dffe19a[11].CLK
clock => dffe19a[10].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
d[10] => dffe18a[10].IN0
d[11] => dffe18a[11].IN0
d[12] => dffe18a[12].IN0
d[13] => dffe18a[13].IN0
d[14] => dffe18a[14].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe19a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe19a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe19a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe19a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe19a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe19a[14].DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_pu8:wrfull_reg
clock => dffe14a[0].CLK
d[0] => dffe14a[0].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_e09:ws_brp
clock => dffe16a[14].CLK
clock => dffe16a[13].CLK
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
d[13] => dffe16a[13].IN0
d[14] => dffe16a[14].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe16a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe16a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe16a[14].DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_e09:ws_bwp
clock => dffe16a[14].CLK
clock => dffe16a[13].CLK
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
d[13] => dffe16a[13].IN0
d[14] => dffe16a[14].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe16a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe16a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe16a[14].DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp
clock => dffpipe_h09:dffpipe20.clock
d[0] => dffpipe_h09:dffpipe20.d[0]
d[1] => dffpipe_h09:dffpipe20.d[1]
d[2] => dffpipe_h09:dffpipe20.d[2]
d[3] => dffpipe_h09:dffpipe20.d[3]
d[4] => dffpipe_h09:dffpipe20.d[4]
d[5] => dffpipe_h09:dffpipe20.d[5]
d[6] => dffpipe_h09:dffpipe20.d[6]
d[7] => dffpipe_h09:dffpipe20.d[7]
d[8] => dffpipe_h09:dffpipe20.d[8]
d[9] => dffpipe_h09:dffpipe20.d[9]
d[10] => dffpipe_h09:dffpipe20.d[10]
d[11] => dffpipe_h09:dffpipe20.d[11]
d[12] => dffpipe_h09:dffpipe20.d[12]
d[13] => dffpipe_h09:dffpipe20.d[13]
d[14] => dffpipe_h09:dffpipe20.d[14]
q[0] <= dffpipe_h09:dffpipe20.q[0]
q[1] <= dffpipe_h09:dffpipe20.q[1]
q[2] <= dffpipe_h09:dffpipe20.q[2]
q[3] <= dffpipe_h09:dffpipe20.q[3]
q[4] <= dffpipe_h09:dffpipe20.q[4]
q[5] <= dffpipe_h09:dffpipe20.q[5]
q[6] <= dffpipe_h09:dffpipe20.q[6]
q[7] <= dffpipe_h09:dffpipe20.q[7]
q[8] <= dffpipe_h09:dffpipe20.q[8]
q[9] <= dffpipe_h09:dffpipe20.q[9]
q[10] <= dffpipe_h09:dffpipe20.q[10]
q[11] <= dffpipe_h09:dffpipe20.q[11]
q[12] <= dffpipe_h09:dffpipe20.q[12]
q[13] <= dffpipe_h09:dffpipe20.q[13]
q[14] <= dffpipe_h09:dffpipe20.q[14]


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20
clock => dffe21a[14].CLK
clock => dffe21a[13].CLK
clock => dffe21a[12].CLK
clock => dffe21a[11].CLK
clock => dffe21a[10].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clock => dffe22a[14].CLK
clock => dffe22a[13].CLK
clock => dffe22a[12].CLK
clock => dffe22a[11].CLK
clock => dffe22a[10].CLK
clock => dffe22a[9].CLK
clock => dffe22a[8].CLK
clock => dffe22a[7].CLK
clock => dffe22a[6].CLK
clock => dffe22a[5].CLK
clock => dffe22a[4].CLK
clock => dffe22a[3].CLK
clock => dffe22a[2].CLK
clock => dffe22a[1].CLK
clock => dffe22a[0].CLK
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
d[10] => dffe21a[10].IN0
d[11] => dffe21a[11].IN0
d[12] => dffe21a[12].IN0
d[13] => dffe21a[13].IN0
d[14] => dffe21a[14].IN0
q[0] <= dffe22a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe22a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe22a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe22a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe22a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe22a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe22a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe22a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe22a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe22a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe22a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe22a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe22a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe22a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe22a[14].DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|cmpr_s76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|cmpr_t76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|cmpr_s76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1


|top_level|AD9226_RGMII:AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|cntr_old:cntr_b
clock => counter_reg_bit0.CLK
cnt_en => _.IN1
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|eth_send_ctrl:eth_send_ctrl
clk125M => cnt_dly_time[0].CLK
clk125M => cnt_dly_time[1].CLK
clk125M => cnt_dly_time[2].CLK
clk125M => cnt_dly_time[3].CLK
clk125M => cnt_dly_time[4].CLK
clk125M => cnt_dly_time[5].CLK
clk125M => cnt_dly_time[6].CLK
clk125M => cnt_dly_time[7].CLK
clk125M => cnt_dly_time[8].CLK
clk125M => cnt_dly_time[9].CLK
clk125M => cnt_dly_time[10].CLK
clk125M => cnt_dly_time[11].CLK
clk125M => cnt_dly_time[12].CLK
clk125M => cnt_dly_time[13].CLK
clk125M => cnt_dly_time[14].CLK
clk125M => cnt_dly_time[15].CLK
clk125M => cnt_dly_time[16].CLK
clk125M => cnt_dly_time[17].CLK
clk125M => cnt_dly_time[18].CLK
clk125M => cnt_dly_time[19].CLK
clk125M => cnt_dly_time[20].CLK
clk125M => cnt_dly_time[21].CLK
clk125M => cnt_dly_time[22].CLK
clk125M => cnt_dly_time[23].CLK
clk125M => cnt_dly_time[24].CLK
clk125M => cnt_dly_time[25].CLK
clk125M => cnt_dly_time[26].CLK
clk125M => cnt_dly_time[27].CLK
clk125M => cnt_dly_time[28].CLK
clk125M => tx_en_pulse~reg0.CLK
clk125M => lenth_Num[0].CLK
clk125M => lenth_Num[1].CLK
clk125M => lenth_Num[2].CLK
clk125M => lenth_Num[3].CLK
clk125M => lenth_Num[4].CLK
clk125M => lenth_Num[5].CLK
clk125M => lenth_Num[6].CLK
clk125M => lenth_Num[7].CLK
clk125M => lenth_Num[8].CLK
clk125M => lenth_Num[9].CLK
clk125M => lenth_Num[10].CLK
clk125M => lenth_Num[11].CLK
clk125M => lenth_Num[12].CLK
clk125M => lenth_Num[13].CLK
clk125M => lenth_Num[14].CLK
clk125M => lenth_Num[15].CLK
clk125M => lenth_val[0]~reg0.CLK
clk125M => lenth_val[1]~reg0.CLK
clk125M => lenth_val[2]~reg0.CLK
clk125M => lenth_val[3]~reg0.CLK
clk125M => lenth_val[4]~reg0.CLK
clk125M => lenth_val[5]~reg0.CLK
clk125M => lenth_val[6]~reg0.CLK
clk125M => lenth_val[7]~reg0.CLK
clk125M => lenth_val[8]~reg0.CLK
clk125M => lenth_val[9]~reg0.CLK
clk125M => lenth_val[10]~reg0.CLK
clk125M => lenth_val[11]~reg0.CLK
clk125M => lenth_val[12]~reg0.CLK
clk125M => lenth_val[13]~reg0.CLK
clk125M => lenth_val[14]~reg0.CLK
clk125M => lenth_val[15]~reg0.CLK
clk125M => state_0~1.DATAIN
clk125M => state~5.DATAIN
udp_gmii_rst_n => lenth_Num[0].ACLR
udp_gmii_rst_n => lenth_Num[1].ACLR
udp_gmii_rst_n => lenth_Num[2].ACLR
udp_gmii_rst_n => lenth_Num[3].ACLR
udp_gmii_rst_n => lenth_Num[4].ACLR
udp_gmii_rst_n => lenth_Num[5].ACLR
udp_gmii_rst_n => lenth_Num[6].ACLR
udp_gmii_rst_n => lenth_Num[7].ACLR
udp_gmii_rst_n => lenth_Num[8].ACLR
udp_gmii_rst_n => lenth_Num[9].ACLR
udp_gmii_rst_n => lenth_Num[10].ACLR
udp_gmii_rst_n => lenth_Num[11].ACLR
udp_gmii_rst_n => lenth_Num[12].ACLR
udp_gmii_rst_n => lenth_Num[13].ACLR
udp_gmii_rst_n => lenth_Num[14].ACLR
udp_gmii_rst_n => lenth_Num[15].ACLR
udp_gmii_rst_n => lenth_val[0]~reg0.ACLR
udp_gmii_rst_n => lenth_val[1]~reg0.ACLR
udp_gmii_rst_n => lenth_val[2]~reg0.ACLR
udp_gmii_rst_n => lenth_val[3]~reg0.ACLR
udp_gmii_rst_n => lenth_val[4]~reg0.ACLR
udp_gmii_rst_n => lenth_val[5]~reg0.ACLR
udp_gmii_rst_n => lenth_val[6]~reg0.ACLR
udp_gmii_rst_n => lenth_val[7]~reg0.ACLR
udp_gmii_rst_n => lenth_val[8]~reg0.ACLR
udp_gmii_rst_n => lenth_val[9]~reg0.ACLR
udp_gmii_rst_n => lenth_val[10]~reg0.ACLR
udp_gmii_rst_n => lenth_val[11]~reg0.ACLR
udp_gmii_rst_n => lenth_val[12]~reg0.ACLR
udp_gmii_rst_n => lenth_val[13]~reg0.ACLR
udp_gmii_rst_n => lenth_val[14]~reg0.ACLR
udp_gmii_rst_n => lenth_val[15]~reg0.ACLR
udp_gmii_rst_n => cnt_dly_time[0].ACLR
udp_gmii_rst_n => cnt_dly_time[1].ACLR
udp_gmii_rst_n => cnt_dly_time[2].ACLR
udp_gmii_rst_n => cnt_dly_time[3].ACLR
udp_gmii_rst_n => cnt_dly_time[4].ACLR
udp_gmii_rst_n => cnt_dly_time[5].ACLR
udp_gmii_rst_n => cnt_dly_time[6].ACLR
udp_gmii_rst_n => cnt_dly_time[7].ACLR
udp_gmii_rst_n => cnt_dly_time[8].ACLR
udp_gmii_rst_n => cnt_dly_time[9].ACLR
udp_gmii_rst_n => cnt_dly_time[10].ACLR
udp_gmii_rst_n => cnt_dly_time[11].ACLR
udp_gmii_rst_n => cnt_dly_time[12].ACLR
udp_gmii_rst_n => cnt_dly_time[13].ACLR
udp_gmii_rst_n => cnt_dly_time[14].ACLR
udp_gmii_rst_n => cnt_dly_time[15].ACLR
udp_gmii_rst_n => cnt_dly_time[16].ACLR
udp_gmii_rst_n => cnt_dly_time[17].ACLR
udp_gmii_rst_n => cnt_dly_time[18].ACLR
udp_gmii_rst_n => cnt_dly_time[19].ACLR
udp_gmii_rst_n => cnt_dly_time[20].ACLR
udp_gmii_rst_n => cnt_dly_time[21].ACLR
udp_gmii_rst_n => cnt_dly_time[22].ACLR
udp_gmii_rst_n => cnt_dly_time[23].ACLR
udp_gmii_rst_n => cnt_dly_time[24].ACLR
udp_gmii_rst_n => cnt_dly_time[25].ACLR
udp_gmii_rst_n => cnt_dly_time[26].ACLR
udp_gmii_rst_n => cnt_dly_time[27].ACLR
udp_gmii_rst_n => cnt_dly_time[28].ACLR
udp_gmii_rst_n => tx_en_pulse~reg0.ACLR
udp_gmii_rst_n => state_0~3.DATAIN
udp_gmii_rst_n => state~7.DATAIN
fifordempty => always1.IN1
eth_tx_done => lenth_Num.OUTPUTSELECT
eth_tx_done => lenth_Num.OUTPUTSELECT
eth_tx_done => lenth_Num.OUTPUTSELECT
eth_tx_done => lenth_Num.OUTPUTSELECT
eth_tx_done => lenth_Num.OUTPUTSELECT
eth_tx_done => lenth_Num.OUTPUTSELECT
eth_tx_done => lenth_Num.OUTPUTSELECT
eth_tx_done => lenth_Num.OUTPUTSELECT
eth_tx_done => lenth_Num.OUTPUTSELECT
eth_tx_done => lenth_Num.OUTPUTSELECT
eth_tx_done => lenth_Num.OUTPUTSELECT
eth_tx_done => state.OUTPUTSELECT
eth_tx_done => state.OUTPUTSELECT
eth_tx_done => state.OUTPUTSELECT
eth_tx_done => state.OUTPUTSELECT
eth_tx_done => lenth_val.OUTPUTSELECT
eth_tx_done => lenth_val.OUTPUTSELECT
eth_tx_done => lenth_val.OUTPUTSELECT
eth_tx_done => lenth_val.OUTPUTSELECT
eth_tx_done => lenth_val.OUTPUTSELECT
eth_tx_done => lenth_val.OUTPUTSELECT
eth_tx_done => lenth_val.OUTPUTSELECT
eth_tx_done => lenth_val.OUTPUTSELECT
eth_tx_done => lenth_val.OUTPUTSELECT
eth_tx_done => lenth_val.OUTPUTSELECT
eth_tx_done => lenth_val.OUTPUTSELECT
eth_tx_done => lenth_val.OUTPUTSELECT
eth_tx_done => lenth_val.OUTPUTSELECT
eth_tx_done => lenth_val.OUTPUTSELECT
eth_tx_done => lenth_val.OUTPUTSELECT
eth_tx_done => lenth_Num.OUTPUTSELECT
eth_tx_done => state.OUTPUTSELECT
eth_tx_done => state.OUTPUTSELECT
eth_tx_done => Selector38.IN2
eth_tx_done => Selector37.IN2
rd_data_count[0] => LessThan2.IN16
rd_data_count[1] => LessThan2.IN15
rd_data_count[2] => LessThan2.IN14
rd_data_count[3] => LessThan2.IN13
rd_data_count[4] => LessThan2.IN12
rd_data_count[5] => LessThan2.IN11
rd_data_count[6] => LessThan2.IN10
rd_data_count[7] => LessThan2.IN9
rd_data_count[8] => LessThan2.IN8
rd_data_count[9] => LessThan2.IN7
rd_data_count[10] => LessThan2.IN6
rd_data_count[11] => LessThan2.IN5
rd_data_count[12] => LessThan2.IN4
rd_data_count[13] => LessThan2.IN3
rd_data_count[14] => LessThan2.IN2
Number_d1[0] => LessThan0.IN32
Number_d1[0] => lenth_val.DATAA
Number_d1[0] => lenth_Num.DATAB
Number_d1[1] => LessThan0.IN31
Number_d1[1] => lenth_val.DATAA
Number_d1[1] => lenth_Num.DATAB
Number_d1[2] => LessThan0.IN30
Number_d1[2] => lenth_val.DATAA
Number_d1[2] => lenth_Num.DATAB
Number_d1[3] => LessThan0.IN29
Number_d1[3] => lenth_val.DATAA
Number_d1[3] => lenth_Num.DATAB
Number_d1[4] => LessThan0.IN28
Number_d1[4] => lenth_val.DATAA
Number_d1[4] => lenth_Num.DATAB
Number_d1[5] => LessThan0.IN27
Number_d1[5] => lenth_val.DATAA
Number_d1[5] => lenth_Num.DATAB
Number_d1[6] => LessThan0.IN26
Number_d1[6] => lenth_val.DATAA
Number_d1[6] => lenth_Num.DATAB
Number_d1[7] => LessThan0.IN25
Number_d1[7] => lenth_val.DATAA
Number_d1[7] => lenth_Num.DATAB
Number_d1[8] => LessThan0.IN24
Number_d1[8] => lenth_val.DATAA
Number_d1[8] => lenth_Num.DATAB
Number_d1[9] => LessThan0.IN23
Number_d1[9] => lenth_val.DATAA
Number_d1[9] => lenth_Num.DATAB
Number_d1[10] => LessThan0.IN22
Number_d1[10] => lenth_val.DATAA
Number_d1[10] => lenth_Num.DATAB
Number_d1[11] => LessThan0.IN21
Number_d1[11] => lenth_val.DATAA
Number_d1[11] => lenth_Num.DATAB
Number_d1[12] => LessThan0.IN20
Number_d1[12] => lenth_val.DATAA
Number_d1[12] => lenth_Num.DATAB
Number_d1[13] => LessThan0.IN19
Number_d1[13] => lenth_val.DATAA
Number_d1[13] => lenth_Num.DATAB
Number_d1[14] => LessThan0.IN18
Number_d1[14] => lenth_val.DATAA
Number_d1[14] => lenth_Num.DATAB
Number_d1[15] => LessThan0.IN17
Number_d1[15] => lenth_Num.DATAB
RestartReq_0_d1 => lenth_val.OUTPUTSELECT
RestartReq_0_d1 => lenth_val.OUTPUTSELECT
RestartReq_0_d1 => lenth_val.OUTPUTSELECT
RestartReq_0_d1 => lenth_val.OUTPUTSELECT
RestartReq_0_d1 => lenth_val.OUTPUTSELECT
RestartReq_0_d1 => lenth_val.OUTPUTSELECT
RestartReq_0_d1 => lenth_val.OUTPUTSELECT
RestartReq_0_d1 => lenth_val.OUTPUTSELECT
RestartReq_0_d1 => lenth_val.OUTPUTSELECT
RestartReq_0_d1 => lenth_val.OUTPUTSELECT
RestartReq_0_d1 => lenth_val.OUTPUTSELECT
RestartReq_0_d1 => lenth_val.OUTPUTSELECT
RestartReq_0_d1 => lenth_val.OUTPUTSELECT
RestartReq_0_d1 => lenth_val.OUTPUTSELECT
RestartReq_0_d1 => lenth_val.OUTPUTSELECT
RestartReq_0_d1 => lenth_val.OUTPUTSELECT
RestartReq_0_d1 => lenth_Num.OUTPUTSELECT
RestartReq_0_d1 => lenth_Num.OUTPUTSELECT
RestartReq_0_d1 => lenth_Num.OUTPUTSELECT
RestartReq_0_d1 => lenth_Num.OUTPUTSELECT
RestartReq_0_d1 => lenth_Num.OUTPUTSELECT
RestartReq_0_d1 => lenth_Num.OUTPUTSELECT
RestartReq_0_d1 => lenth_Num.OUTPUTSELECT
RestartReq_0_d1 => lenth_Num.OUTPUTSELECT
RestartReq_0_d1 => lenth_Num.OUTPUTSELECT
RestartReq_0_d1 => lenth_Num.OUTPUTSELECT
RestartReq_0_d1 => lenth_Num.OUTPUTSELECT
RestartReq_0_d1 => lenth_Num.OUTPUTSELECT
RestartReq_0_d1 => lenth_Num.OUTPUTSELECT
RestartReq_0_d1 => lenth_Num.OUTPUTSELECT
RestartReq_0_d1 => lenth_Num.OUTPUTSELECT
RestartReq_0_d1 => lenth_Num.OUTPUTSELECT
RestartReq_0_d1 => state.OUTPUTSELECT
RestartReq_0_d1 => state.OUTPUTSELECT
RestartReq_0_d1 => state.OUTPUTSELECT
RestartReq_0_d1 => state.OUTPUTSELECT
lenth_val[0] <= lenth_val[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lenth_val[1] <= lenth_val[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lenth_val[2] <= lenth_val[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lenth_val[3] <= lenth_val[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lenth_val[4] <= lenth_val[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lenth_val[5] <= lenth_val[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lenth_val[6] <= lenth_val[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lenth_val[7] <= lenth_val[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lenth_val[8] <= lenth_val[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lenth_val[9] <= lenth_val[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lenth_val[10] <= lenth_val[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lenth_val[11] <= lenth_val[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lenth_val[12] <= lenth_val[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lenth_val[13] <= lenth_val[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lenth_val[14] <= lenth_val[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lenth_val[15] <= lenth_val[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_en_pulse <= tx_en_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|eth_udp_tx_gmii:eth_udp_tx_gmii
clk125M => clk125M.IN2
reset_n => reset_n.IN2
tx_en_pulse => tx_en_pulse.IN1
tx_done <= tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
dst_mac[0] => dst_mac_reg[0].DATAIN
dst_mac[1] => dst_mac_reg[1].DATAIN
dst_mac[2] => dst_mac_reg[2].DATAIN
dst_mac[3] => dst_mac_reg[3].DATAIN
dst_mac[4] => dst_mac_reg[4].DATAIN
dst_mac[5] => dst_mac_reg[5].DATAIN
dst_mac[6] => dst_mac_reg[6].DATAIN
dst_mac[7] => dst_mac_reg[7].DATAIN
dst_mac[8] => dst_mac_reg[8].DATAIN
dst_mac[9] => dst_mac_reg[9].DATAIN
dst_mac[10] => dst_mac_reg[10].DATAIN
dst_mac[11] => dst_mac_reg[11].DATAIN
dst_mac[12] => dst_mac_reg[12].DATAIN
dst_mac[13] => dst_mac_reg[13].DATAIN
dst_mac[14] => dst_mac_reg[14].DATAIN
dst_mac[15] => dst_mac_reg[15].DATAIN
dst_mac[16] => dst_mac_reg[16].DATAIN
dst_mac[17] => dst_mac_reg[17].DATAIN
dst_mac[18] => dst_mac_reg[18].DATAIN
dst_mac[19] => dst_mac_reg[19].DATAIN
dst_mac[20] => dst_mac_reg[20].DATAIN
dst_mac[21] => dst_mac_reg[21].DATAIN
dst_mac[22] => dst_mac_reg[22].DATAIN
dst_mac[23] => dst_mac_reg[23].DATAIN
dst_mac[24] => dst_mac_reg[24].DATAIN
dst_mac[25] => dst_mac_reg[25].DATAIN
dst_mac[26] => dst_mac_reg[26].DATAIN
dst_mac[27] => dst_mac_reg[27].DATAIN
dst_mac[28] => dst_mac_reg[28].DATAIN
dst_mac[29] => dst_mac_reg[29].DATAIN
dst_mac[30] => dst_mac_reg[30].DATAIN
dst_mac[31] => dst_mac_reg[31].DATAIN
dst_mac[32] => dst_mac_reg[32].DATAIN
dst_mac[33] => dst_mac_reg[33].DATAIN
dst_mac[34] => dst_mac_reg[34].DATAIN
dst_mac[35] => dst_mac_reg[35].DATAIN
dst_mac[36] => dst_mac_reg[36].DATAIN
dst_mac[37] => dst_mac_reg[37].DATAIN
dst_mac[38] => dst_mac_reg[38].DATAIN
dst_mac[39] => dst_mac_reg[39].DATAIN
dst_mac[40] => dst_mac_reg[40].DATAIN
dst_mac[41] => dst_mac_reg[41].DATAIN
dst_mac[42] => dst_mac_reg[42].DATAIN
dst_mac[43] => dst_mac_reg[43].DATAIN
dst_mac[44] => dst_mac_reg[44].DATAIN
dst_mac[45] => dst_mac_reg[45].DATAIN
dst_mac[46] => dst_mac_reg[46].DATAIN
dst_mac[47] => dst_mac_reg[47].DATAIN
src_mac[0] => src_mac_reg[0].DATAIN
src_mac[1] => src_mac_reg[1].DATAIN
src_mac[2] => src_mac_reg[2].DATAIN
src_mac[3] => src_mac_reg[3].DATAIN
src_mac[4] => src_mac_reg[4].DATAIN
src_mac[5] => src_mac_reg[5].DATAIN
src_mac[6] => src_mac_reg[6].DATAIN
src_mac[7] => src_mac_reg[7].DATAIN
src_mac[8] => src_mac_reg[8].DATAIN
src_mac[9] => src_mac_reg[9].DATAIN
src_mac[10] => src_mac_reg[10].DATAIN
src_mac[11] => src_mac_reg[11].DATAIN
src_mac[12] => src_mac_reg[12].DATAIN
src_mac[13] => src_mac_reg[13].DATAIN
src_mac[14] => src_mac_reg[14].DATAIN
src_mac[15] => src_mac_reg[15].DATAIN
src_mac[16] => src_mac_reg[16].DATAIN
src_mac[17] => src_mac_reg[17].DATAIN
src_mac[18] => src_mac_reg[18].DATAIN
src_mac[19] => src_mac_reg[19].DATAIN
src_mac[20] => src_mac_reg[20].DATAIN
src_mac[21] => src_mac_reg[21].DATAIN
src_mac[22] => src_mac_reg[22].DATAIN
src_mac[23] => src_mac_reg[23].DATAIN
src_mac[24] => src_mac_reg[24].DATAIN
src_mac[25] => src_mac_reg[25].DATAIN
src_mac[26] => src_mac_reg[26].DATAIN
src_mac[27] => src_mac_reg[27].DATAIN
src_mac[28] => src_mac_reg[28].DATAIN
src_mac[29] => src_mac_reg[29].DATAIN
src_mac[30] => src_mac_reg[30].DATAIN
src_mac[31] => src_mac_reg[31].DATAIN
src_mac[32] => src_mac_reg[32].DATAIN
src_mac[33] => src_mac_reg[33].DATAIN
src_mac[34] => src_mac_reg[34].DATAIN
src_mac[35] => src_mac_reg[35].DATAIN
src_mac[36] => src_mac_reg[36].DATAIN
src_mac[37] => src_mac_reg[37].DATAIN
src_mac[38] => src_mac_reg[38].DATAIN
src_mac[39] => src_mac_reg[39].DATAIN
src_mac[40] => src_mac_reg[40].DATAIN
src_mac[41] => src_mac_reg[41].DATAIN
src_mac[42] => src_mac_reg[42].DATAIN
src_mac[43] => src_mac_reg[43].DATAIN
src_mac[44] => src_mac_reg[44].DATAIN
src_mac[45] => src_mac_reg[45].DATAIN
src_mac[46] => src_mac_reg[46].DATAIN
src_mac[47] => src_mac_reg[47].DATAIN
dst_ip[0] => dst_ip[0].IN1
dst_ip[1] => dst_ip[1].IN1
dst_ip[2] => dst_ip[2].IN1
dst_ip[3] => dst_ip[3].IN1
dst_ip[4] => dst_ip[4].IN1
dst_ip[5] => dst_ip[5].IN1
dst_ip[6] => dst_ip[6].IN1
dst_ip[7] => dst_ip[7].IN1
dst_ip[8] => dst_ip[8].IN1
dst_ip[9] => dst_ip[9].IN1
dst_ip[10] => dst_ip[10].IN1
dst_ip[11] => dst_ip[11].IN1
dst_ip[12] => dst_ip[12].IN1
dst_ip[13] => dst_ip[13].IN1
dst_ip[14] => dst_ip[14].IN1
dst_ip[15] => dst_ip[15].IN1
dst_ip[16] => dst_ip[16].IN1
dst_ip[17] => dst_ip[17].IN1
dst_ip[18] => dst_ip[18].IN1
dst_ip[19] => dst_ip[19].IN1
dst_ip[20] => dst_ip[20].IN1
dst_ip[21] => dst_ip[21].IN1
dst_ip[22] => dst_ip[22].IN1
dst_ip[23] => dst_ip[23].IN1
dst_ip[24] => dst_ip[24].IN1
dst_ip[25] => dst_ip[25].IN1
dst_ip[26] => dst_ip[26].IN1
dst_ip[27] => dst_ip[27].IN1
dst_ip[28] => dst_ip[28].IN1
dst_ip[29] => dst_ip[29].IN1
dst_ip[30] => dst_ip[30].IN1
dst_ip[31] => dst_ip[31].IN1
src_ip[0] => src_ip[0].IN1
src_ip[1] => src_ip[1].IN1
src_ip[2] => src_ip[2].IN1
src_ip[3] => src_ip[3].IN1
src_ip[4] => src_ip[4].IN1
src_ip[5] => src_ip[5].IN1
src_ip[6] => src_ip[6].IN1
src_ip[7] => src_ip[7].IN1
src_ip[8] => src_ip[8].IN1
src_ip[9] => src_ip[9].IN1
src_ip[10] => src_ip[10].IN1
src_ip[11] => src_ip[11].IN1
src_ip[12] => src_ip[12].IN1
src_ip[13] => src_ip[13].IN1
src_ip[14] => src_ip[14].IN1
src_ip[15] => src_ip[15].IN1
src_ip[16] => src_ip[16].IN1
src_ip[17] => src_ip[17].IN1
src_ip[18] => src_ip[18].IN1
src_ip[19] => src_ip[19].IN1
src_ip[20] => src_ip[20].IN1
src_ip[21] => src_ip[21].IN1
src_ip[22] => src_ip[22].IN1
src_ip[23] => src_ip[23].IN1
src_ip[24] => src_ip[24].IN1
src_ip[25] => src_ip[25].IN1
src_ip[26] => src_ip[26].IN1
src_ip[27] => src_ip[27].IN1
src_ip[28] => src_ip[28].IN1
src_ip[29] => src_ip[29].IN1
src_ip[30] => src_ip[30].IN1
src_ip[31] => src_ip[31].IN1
dst_port[0] => dst_port_reg[0].DATAIN
dst_port[1] => dst_port_reg[1].DATAIN
dst_port[2] => dst_port_reg[2].DATAIN
dst_port[3] => dst_port_reg[3].DATAIN
dst_port[4] => dst_port_reg[4].DATAIN
dst_port[5] => dst_port_reg[5].DATAIN
dst_port[6] => dst_port_reg[6].DATAIN
dst_port[7] => dst_port_reg[7].DATAIN
dst_port[8] => dst_port_reg[8].DATAIN
dst_port[9] => dst_port_reg[9].DATAIN
dst_port[10] => dst_port_reg[10].DATAIN
dst_port[11] => dst_port_reg[11].DATAIN
dst_port[12] => dst_port_reg[12].DATAIN
dst_port[13] => dst_port_reg[13].DATAIN
dst_port[14] => dst_port_reg[14].DATAIN
dst_port[15] => dst_port_reg[15].DATAIN
src_port[0] => src_port_reg[0].DATAIN
src_port[1] => src_port_reg[1].DATAIN
src_port[2] => src_port_reg[2].DATAIN
src_port[3] => src_port_reg[3].DATAIN
src_port[4] => src_port_reg[4].DATAIN
src_port[5] => src_port_reg[5].DATAIN
src_port[6] => src_port_reg[6].DATAIN
src_port[7] => src_port_reg[7].DATAIN
src_port[8] => src_port_reg[8].DATAIN
src_port[9] => src_port_reg[9].DATAIN
src_port[10] => src_port_reg[10].DATAIN
src_port[11] => src_port_reg[11].DATAIN
src_port[12] => src_port_reg[12].DATAIN
src_port[13] => src_port_reg[13].DATAIN
src_port[14] => src_port_reg[14].DATAIN
src_port[15] => src_port_reg[15].DATAIN
data_length[0] => IP_total_len[0].IN1
data_length[1] => IP_total_len[1].IN1
data_length[2] => Add1.IN28
data_length[2] => data_length_reg[2].DATAIN
data_length[2] => udp_length_reg[2].DATAIN
data_length[3] => Add0.IN26
data_length[3] => data_length_reg[3].DATAIN
data_length[4] => Add0.IN25
data_length[4] => data_length_reg[4].DATAIN
data_length[5] => Add0.IN24
data_length[5] => data_length_reg[5].DATAIN
data_length[6] => Add0.IN23
data_length[6] => data_length_reg[6].DATAIN
data_length[7] => Add0.IN22
data_length[7] => data_length_reg[7].DATAIN
data_length[8] => Add0.IN21
data_length[8] => data_length_reg[8].DATAIN
data_length[9] => Add0.IN20
data_length[9] => data_length_reg[9].DATAIN
data_length[10] => Add0.IN19
data_length[10] => data_length_reg[10].DATAIN
data_length[11] => Add0.IN18
data_length[11] => data_length_reg[11].DATAIN
data_length[12] => Add0.IN17
data_length[12] => data_length_reg[12].DATAIN
data_length[13] => Add0.IN16
data_length[13] => data_length_reg[13].DATAIN
data_length[14] => Add0.IN15
data_length[14] => data_length_reg[14].DATAIN
data_length[15] => Add0.IN14
data_length[15] => data_length_reg[15].DATAIN
payload_req_o <= payload_req_o.DB_MAX_OUTPUT_PORT_TYPE
payload_dat_i[0] => Selector15.IN6
payload_dat_i[1] => Selector14.IN5
payload_dat_i[2] => Selector13.IN6
payload_dat_i[3] => Selector12.IN5
payload_dat_i[4] => Selector11.IN6
payload_dat_i[5] => Selector10.IN5
payload_dat_i[6] => Selector9.IN6
payload_dat_i[7] => Selector8.IN6
gmii_tx_clk <= clk125M.DB_MAX_OUTPUT_PORT_TYPE
gmii_txen <= gmii_txen~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[0] <= gmii_txd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[1] <= gmii_txd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[2] <= gmii_txd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[3] <= gmii_txd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[4] <= gmii_txd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[5] <= gmii_txd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[6] <= gmii_txd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[7] <= gmii_txd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum
clk => suma[0].CLK
clk => suma[1].CLK
clk => suma[2].CLK
clk => suma[3].CLK
clk => suma[4].CLK
clk => suma[5].CLK
clk => suma[6].CLK
clk => suma[7].CLK
clk => suma[8].CLK
clk => suma[9].CLK
clk => suma[10].CLK
clk => suma[11].CLK
clk => suma[12].CLK
clk => suma[13].CLK
clk => suma[14].CLK
clk => suma[15].CLK
clk => suma[16].CLK
clk => suma[17].CLK
clk => suma[18].CLK
clk => suma[19].CLK
clk => suma[20].CLK
clk => suma[21].CLK
clk => suma[22].CLK
clk => suma[23].CLK
clk => suma[24].CLK
clk => suma[25].CLK
clk => suma[26].CLK
clk => suma[27].CLK
clk => suma[28].CLK
clk => suma[29].CLK
clk => suma[30].CLK
clk => suma[31].CLK
reset_n => suma[0].ACLR
reset_n => suma[1].ACLR
reset_n => suma[2].ACLR
reset_n => suma[3].ACLR
reset_n => suma[4].ACLR
reset_n => suma[5].ACLR
reset_n => suma[6].ACLR
reset_n => suma[7].ACLR
reset_n => suma[8].ACLR
reset_n => suma[9].ACLR
reset_n => suma[10].ACLR
reset_n => suma[11].ACLR
reset_n => suma[12].ACLR
reset_n => suma[13].ACLR
reset_n => suma[14].ACLR
reset_n => suma[15].ACLR
reset_n => suma[16].ACLR
reset_n => suma[17].ACLR
reset_n => suma[18].ACLR
reset_n => suma[19].ACLR
reset_n => suma[20].ACLR
reset_n => suma[21].ACLR
reset_n => suma[22].ACLR
reset_n => suma[23].ACLR
reset_n => suma[24].ACLR
reset_n => suma[25].ACLR
reset_n => suma[26].ACLR
reset_n => suma[27].ACLR
reset_n => suma[28].ACLR
reset_n => suma[29].ACLR
reset_n => suma[30].ACLR
reset_n => suma[31].ACLR
cal_en => suma[0].ENA
cal_en => suma[31].ENA
cal_en => suma[30].ENA
cal_en => suma[29].ENA
cal_en => suma[28].ENA
cal_en => suma[27].ENA
cal_en => suma[26].ENA
cal_en => suma[25].ENA
cal_en => suma[24].ENA
cal_en => suma[23].ENA
cal_en => suma[22].ENA
cal_en => suma[21].ENA
cal_en => suma[20].ENA
cal_en => suma[19].ENA
cal_en => suma[18].ENA
cal_en => suma[17].ENA
cal_en => suma[16].ENA
cal_en => suma[15].ENA
cal_en => suma[14].ENA
cal_en => suma[13].ENA
cal_en => suma[12].ENA
cal_en => suma[11].ENA
cal_en => suma[10].ENA
cal_en => suma[9].ENA
cal_en => suma[8].ENA
cal_en => suma[7].ENA
cal_en => suma[6].ENA
cal_en => suma[5].ENA
cal_en => suma[4].ENA
cal_en => suma[3].ENA
cal_en => suma[2].ENA
cal_en => suma[1].ENA
IP_ver[0] => Add0.IN4
IP_ver[1] => Add0.IN3
IP_ver[2] => Add0.IN2
IP_ver[3] => Add0.IN1
IP_hdr_len[0] => Add0.IN8
IP_hdr_len[1] => Add0.IN7
IP_hdr_len[2] => Add0.IN6
IP_hdr_len[3] => Add0.IN5
IP_tos[0] => Add0.IN16
IP_tos[1] => Add0.IN15
IP_tos[2] => Add0.IN14
IP_tos[3] => Add0.IN13
IP_tos[4] => Add0.IN12
IP_tos[5] => Add0.IN11
IP_tos[6] => Add0.IN10
IP_tos[7] => Add0.IN9
IP_total_len[0] => Add0.IN32
IP_total_len[1] => Add0.IN31
IP_total_len[2] => Add0.IN30
IP_total_len[3] => Add0.IN29
IP_total_len[4] => Add0.IN28
IP_total_len[5] => Add0.IN27
IP_total_len[6] => Add0.IN26
IP_total_len[7] => Add0.IN25
IP_total_len[8] => Add0.IN24
IP_total_len[9] => Add0.IN23
IP_total_len[10] => Add0.IN22
IP_total_len[11] => Add0.IN21
IP_total_len[12] => Add0.IN20
IP_total_len[13] => Add0.IN19
IP_total_len[14] => Add0.IN18
IP_total_len[15] => Add0.IN17
IP_id[0] => Add1.IN34
IP_id[1] => Add1.IN33
IP_id[2] => Add1.IN32
IP_id[3] => Add1.IN31
IP_id[4] => Add1.IN30
IP_id[5] => Add1.IN29
IP_id[6] => Add1.IN28
IP_id[7] => Add1.IN27
IP_id[8] => Add1.IN26
IP_id[9] => Add1.IN25
IP_id[10] => Add1.IN24
IP_id[11] => Add1.IN23
IP_id[12] => Add1.IN22
IP_id[13] => Add1.IN21
IP_id[14] => Add1.IN20
IP_id[15] => Add1.IN19
IP_rsv => Add2.IN21
IP_df => Add2.IN22
IP_mf => Add2.IN23
IP_frag_offset[0] => Add2.IN36
IP_frag_offset[1] => Add2.IN35
IP_frag_offset[2] => Add2.IN34
IP_frag_offset[3] => Add2.IN33
IP_frag_offset[4] => Add2.IN32
IP_frag_offset[5] => Add2.IN31
IP_frag_offset[6] => Add2.IN30
IP_frag_offset[7] => Add2.IN29
IP_frag_offset[8] => Add2.IN28
IP_frag_offset[9] => Add2.IN27
IP_frag_offset[10] => Add2.IN26
IP_frag_offset[11] => Add2.IN25
IP_frag_offset[12] => Add2.IN24
IP_ttl[0] => Add3.IN30
IP_ttl[1] => Add3.IN29
IP_ttl[2] => Add3.IN28
IP_ttl[3] => Add3.IN27
IP_ttl[4] => Add3.IN26
IP_ttl[5] => Add3.IN25
IP_ttl[6] => Add3.IN24
IP_ttl[7] => Add3.IN23
IP_protocol[0] => Add3.IN38
IP_protocol[1] => Add3.IN37
IP_protocol[2] => Add3.IN36
IP_protocol[3] => Add3.IN35
IP_protocol[4] => Add3.IN34
IP_protocol[5] => Add3.IN33
IP_protocol[6] => Add3.IN32
IP_protocol[7] => Add3.IN31
src_ip[0] => Add5.IN42
src_ip[1] => Add5.IN41
src_ip[2] => Add5.IN40
src_ip[3] => Add5.IN39
src_ip[4] => Add5.IN38
src_ip[5] => Add5.IN37
src_ip[6] => Add5.IN36
src_ip[7] => Add5.IN35
src_ip[8] => Add5.IN34
src_ip[9] => Add5.IN33
src_ip[10] => Add5.IN32
src_ip[11] => Add5.IN31
src_ip[12] => Add5.IN30
src_ip[13] => Add5.IN29
src_ip[14] => Add5.IN28
src_ip[15] => Add5.IN27
src_ip[16] => Add4.IN40
src_ip[17] => Add4.IN39
src_ip[18] => Add4.IN38
src_ip[19] => Add4.IN37
src_ip[20] => Add4.IN36
src_ip[21] => Add4.IN35
src_ip[22] => Add4.IN34
src_ip[23] => Add4.IN33
src_ip[24] => Add4.IN32
src_ip[25] => Add4.IN31
src_ip[26] => Add4.IN30
src_ip[27] => Add4.IN29
src_ip[28] => Add4.IN28
src_ip[29] => Add4.IN27
src_ip[30] => Add4.IN26
src_ip[31] => Add4.IN25
dst_ip[0] => Add7.IN46
dst_ip[1] => Add7.IN45
dst_ip[2] => Add7.IN44
dst_ip[3] => Add7.IN43
dst_ip[4] => Add7.IN42
dst_ip[5] => Add7.IN41
dst_ip[6] => Add7.IN40
dst_ip[7] => Add7.IN39
dst_ip[8] => Add7.IN38
dst_ip[9] => Add7.IN37
dst_ip[10] => Add7.IN36
dst_ip[11] => Add7.IN35
dst_ip[12] => Add7.IN34
dst_ip[13] => Add7.IN33
dst_ip[14] => Add7.IN32
dst_ip[15] => Add7.IN31
dst_ip[16] => Add6.IN44
dst_ip[17] => Add6.IN43
dst_ip[18] => Add6.IN42
dst_ip[19] => Add6.IN41
dst_ip[20] => Add6.IN40
dst_ip[21] => Add6.IN39
dst_ip[22] => Add6.IN38
dst_ip[23] => Add6.IN37
dst_ip[24] => Add6.IN36
dst_ip[25] => Add6.IN35
dst_ip[26] => Add6.IN34
dst_ip[27] => Add6.IN33
dst_ip[28] => Add6.IN32
dst_ip[29] => Add6.IN31
dst_ip[30] => Add6.IN30
dst_ip[31] => Add6.IN29
checksum[0] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[1] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[2] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[3] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[4] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[5] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[6] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[7] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[8] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[9] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[10] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[11] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[12] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[13] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[14] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
checksum[15] <= Add9.DB_MAX_OUTPUT_PORT_TYPE


|top_level|AD9226_RGMII:AD9226_RGMII|eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8
clk => crc_result_o[0].CLK
clk => crc_result_o[1].CLK
clk => crc_result_o[2].CLK
clk => crc_result_o[3].CLK
clk => crc_result_o[4].CLK
clk => crc_result_o[5].CLK
clk => crc_result_o[6].CLK
clk => crc_result_o[7].CLK
clk => crc_result_o[8].CLK
clk => crc_result_o[9].CLK
clk => crc_result_o[10].CLK
clk => crc_result_o[11].CLK
clk => crc_result_o[12].CLK
clk => crc_result_o[13].CLK
clk => crc_result_o[14].CLK
clk => crc_result_o[15].CLK
clk => crc_result_o[16].CLK
clk => crc_result_o[17].CLK
clk => crc_result_o[18].CLK
clk => crc_result_o[19].CLK
clk => crc_result_o[20].CLK
clk => crc_result_o[21].CLK
clk => crc_result_o[22].CLK
clk => crc_result_o[23].CLK
clk => crc_result_o[24].CLK
clk => crc_result_o[25].CLK
clk => crc_result_o[26].CLK
clk => crc_result_o[27].CLK
clk => crc_result_o[28].CLK
clk => crc_result_o[29].CLK
clk => crc_result_o[30].CLK
clk => crc_result_o[31].CLK
reset_n => crc_result_o[0].PRESET
reset_n => crc_result_o[1].PRESET
reset_n => crc_result_o[2].PRESET
reset_n => crc_result_o[3].PRESET
reset_n => crc_result_o[4].PRESET
reset_n => crc_result_o[5].PRESET
reset_n => crc_result_o[6].PRESET
reset_n => crc_result_o[7].PRESET
reset_n => crc_result_o[8].PRESET
reset_n => crc_result_o[9].PRESET
reset_n => crc_result_o[10].PRESET
reset_n => crc_result_o[11].PRESET
reset_n => crc_result_o[12].PRESET
reset_n => crc_result_o[13].PRESET
reset_n => crc_result_o[14].PRESET
reset_n => crc_result_o[15].PRESET
reset_n => crc_result_o[16].PRESET
reset_n => crc_result_o[17].PRESET
reset_n => crc_result_o[18].PRESET
reset_n => crc_result_o[19].PRESET
reset_n => crc_result_o[20].PRESET
reset_n => crc_result_o[21].PRESET
reset_n => crc_result_o[22].PRESET
reset_n => crc_result_o[23].PRESET
reset_n => crc_result_o[24].PRESET
reset_n => crc_result_o[25].PRESET
reset_n => crc_result_o[26].PRESET
reset_n => crc_result_o[27].PRESET
reset_n => crc_result_o[28].PRESET
reset_n => crc_result_o[29].PRESET
reset_n => crc_result_o[30].PRESET
reset_n => crc_result_o[31].PRESET
data[0] => newcrc.IN0
data[0] => newcrc.IN0
data[0] => newcrc.IN0
data[0] => newcrc.IN0
data[0] => newcrc.IN0
data[1] => newcrc.IN0
data[1] => newcrc.IN0
data[1] => newcrc.IN0
data[1] => newcrc.IN0
data[1] => newcrc.IN1
data[2] => newcrc.IN0
data[2] => newcrc.IN1
data[2] => newcrc.IN0
data[2] => newcrc.IN1
data[2] => newcrc.IN1
data[2] => newcrc.IN1
data[2] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN0
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[3] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[4] => newcrc.IN0
data[4] => newcrc.IN1
data[4] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[5] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[6] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
data[7] => newcrc.IN1
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_init => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_en => crc_result_o.OUTPUTSELECT
crc_result[0] <= crc_result_o[31].DB_MAX_OUTPUT_PORT_TYPE
crc_result[1] <= crc_result_o[30].DB_MAX_OUTPUT_PORT_TYPE
crc_result[2] <= crc_result_o[29].DB_MAX_OUTPUT_PORT_TYPE
crc_result[3] <= crc_result_o[28].DB_MAX_OUTPUT_PORT_TYPE
crc_result[4] <= crc_result_o[27].DB_MAX_OUTPUT_PORT_TYPE
crc_result[5] <= crc_result_o[26].DB_MAX_OUTPUT_PORT_TYPE
crc_result[6] <= crc_result_o[25].DB_MAX_OUTPUT_PORT_TYPE
crc_result[7] <= crc_result_o[24].DB_MAX_OUTPUT_PORT_TYPE
crc_result[8] <= crc_result_o[23].DB_MAX_OUTPUT_PORT_TYPE
crc_result[9] <= crc_result_o[22].DB_MAX_OUTPUT_PORT_TYPE
crc_result[10] <= crc_result_o[21].DB_MAX_OUTPUT_PORT_TYPE
crc_result[11] <= crc_result_o[20].DB_MAX_OUTPUT_PORT_TYPE
crc_result[12] <= crc_result_o[19].DB_MAX_OUTPUT_PORT_TYPE
crc_result[13] <= crc_result_o[18].DB_MAX_OUTPUT_PORT_TYPE
crc_result[14] <= crc_result_o[17].DB_MAX_OUTPUT_PORT_TYPE
crc_result[15] <= crc_result_o[16].DB_MAX_OUTPUT_PORT_TYPE
crc_result[16] <= crc_result_o[15].DB_MAX_OUTPUT_PORT_TYPE
crc_result[17] <= crc_result_o[14].DB_MAX_OUTPUT_PORT_TYPE
crc_result[18] <= crc_result_o[13].DB_MAX_OUTPUT_PORT_TYPE
crc_result[19] <= crc_result_o[12].DB_MAX_OUTPUT_PORT_TYPE
crc_result[20] <= crc_result_o[11].DB_MAX_OUTPUT_PORT_TYPE
crc_result[21] <= crc_result_o[10].DB_MAX_OUTPUT_PORT_TYPE
crc_result[22] <= crc_result_o[9].DB_MAX_OUTPUT_PORT_TYPE
crc_result[23] <= crc_result_o[8].DB_MAX_OUTPUT_PORT_TYPE
crc_result[24] <= crc_result_o[7].DB_MAX_OUTPUT_PORT_TYPE
crc_result[25] <= crc_result_o[6].DB_MAX_OUTPUT_PORT_TYPE
crc_result[26] <= crc_result_o[5].DB_MAX_OUTPUT_PORT_TYPE
crc_result[27] <= crc_result_o[4].DB_MAX_OUTPUT_PORT_TYPE
crc_result[28] <= crc_result_o[3].DB_MAX_OUTPUT_PORT_TYPE
crc_result[29] <= crc_result_o[2].DB_MAX_OUTPUT_PORT_TYPE
crc_result[30] <= crc_result_o[1].DB_MAX_OUTPUT_PORT_TYPE
crc_result[31] <= crc_result_o[0].DB_MAX_OUTPUT_PORT_TYPE


|top_level|encode:encode
Clk => ~NO_FANOUT~
Rst_n => ~NO_FANOUT~
in_a => always0.IN0
in_a => always0.IN0
in_a => always0.IN0
in_b => always0.IN1
in_b => always0.IN1
in_b => always0.IN1
position[0] <= position[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
position[1] <= position[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
position[2] <= position[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
position[3] <= position[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
position[4] <= position[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
position[5] <= position[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
position[6] <= position[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
position[7] <= position[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


|top_level|Uart_Byte_Rx:Uart_Byte_Rx
Clk => Clk.IN1
Rst_n => Rst_n.IN1
Baud_Set[0] => Baud_Set[0].IN1
Baud_Set[1] => Baud_Set[1].IN1
Baud_Set[2] => Baud_Set[2].IN1
Rs232_Rx => Add1.IN2
Rs232_Rx => Add2.IN2
Rs232_Rx => Add3.IN2
Rs232_Rx => Add4.IN2
Rs232_Rx => Add5.IN2
Rs232_Rx => Add6.IN2
Rs232_Rx => Add7.IN2
Rs232_Rx => Add8.IN2
Rs232_Rx => Rs232_Rx0.DATAIN
Rx_Byte[0] <= Rx_Byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Byte[1] <= Rx_Byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Byte[2] <= Rx_Byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Byte[3] <= Rx_Byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Byte[4] <= Rx_Byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Byte[5] <= Rx_Byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Byte[6] <= Rx_Byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Byte[7] <= Rx_Byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Done <= Rx_Done.DB_MAX_OUTPUT_PORT_TYPE


|top_level|Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen
Clk => Sample_Clk~reg0.CLK
Clk => Count[0].CLK
Clk => Count[1].CLK
Clk => Count[2].CLK
Clk => Count[3].CLK
Clk => Count[4].CLK
Clk => Count[5].CLK
Clk => Count[6].CLK
Clk => Count[7].CLK
Clk => Count[8].CLK
Clk => Count[9].CLK
Clk => n_state.CLK
Clk => BPS_EN.CLK
Clk => BPS_PARA[0].CLK
Clk => BPS_PARA[1].CLK
Clk => BPS_PARA[2].CLK
Clk => BPS_PARA[3].CLK
Clk => BPS_PARA[4].CLK
Clk => BPS_PARA[5].CLK
Clk => BPS_PARA[6].CLK
Clk => BPS_PARA[7].CLK
Clk => BPS_PARA[8].CLK
Clk => BPS_PARA[9].CLK
Clk => BPS_PARA[10].CLK
Clk => BPS_PARA[11].CLK
Clk => BPS_PARA[12].CLK
Clk => BPS_PARA[13].CLK
Clk => BPS_PARA[14].CLK
Clk => BPS_PARA[15].CLK
Clk => BPS_PARA[16].CLK
Clk => BPS_PARA[17].CLK
Clk => BPS_PARA[18].CLK
Clk => BPS_PARA[19].CLK
Clk => BPS_PARA[20].CLK
Clk => BPS_PARA[21].CLK
Clk => BPS_PARA[22].CLK
Clk => BPS_PARA[23].CLK
Clk => BPS_PARA[24].CLK
Clk => BPS_PARA[25].CLK
Clk => BPS_PARA[26].CLK
Clk => BPS_PARA[27].CLK
Clk => BPS_PARA[28].CLK
Clk => BPS_PARA[29].CLK
Clk => BPS_PARA[30].CLK
Clk => BPS_PARA[31].CLK
Rst_n => BPS_PARA[0].PRESET
Rst_n => BPS_PARA[1].ACLR
Rst_n => BPS_PARA[2].ACLR
Rst_n => BPS_PARA[3].ACLR
Rst_n => BPS_PARA[4].ACLR
Rst_n => BPS_PARA[5].ACLR
Rst_n => BPS_PARA[6].PRESET
Rst_n => BPS_PARA[7].ACLR
Rst_n => BPS_PARA[8].ACLR
Rst_n => BPS_PARA[9].PRESET
Rst_n => BPS_PARA[10].ACLR
Rst_n => BPS_PARA[11].ACLR
Rst_n => BPS_PARA[12].ACLR
Rst_n => BPS_PARA[13].ACLR
Rst_n => BPS_PARA[14].ACLR
Rst_n => BPS_PARA[15].ACLR
Rst_n => BPS_PARA[16].ACLR
Rst_n => BPS_PARA[17].ACLR
Rst_n => BPS_PARA[18].ACLR
Rst_n => BPS_PARA[19].ACLR
Rst_n => BPS_PARA[20].ACLR
Rst_n => BPS_PARA[21].ACLR
Rst_n => BPS_PARA[22].ACLR
Rst_n => BPS_PARA[23].ACLR
Rst_n => BPS_PARA[24].ACLR
Rst_n => BPS_PARA[25].ACLR
Rst_n => BPS_PARA[26].ACLR
Rst_n => BPS_PARA[27].ACLR
Rst_n => BPS_PARA[28].ACLR
Rst_n => BPS_PARA[29].ACLR
Rst_n => BPS_PARA[30].ACLR
Rst_n => BPS_PARA[31].ACLR
Rst_n => Sample_Clk~reg0.ACLR
Rst_n => n_state.ACLR
Rst_n => BPS_EN.ACLR
Rst_n => Count[0].ACLR
Rst_n => Count[1].ACLR
Rst_n => Count[2].ACLR
Rst_n => Count[3].ACLR
Rst_n => Count[4].ACLR
Rst_n => Count[5].ACLR
Rst_n => Count[6].ACLR
Rst_n => Count[7].ACLR
Rst_n => Count[8].ACLR
Rst_n => Count[9].ACLR
Baud_Set[0] => Decoder0.IN2
Baud_Set[1] => Decoder0.IN1
Baud_Set[2] => Decoder0.IN0
Rx_Done => BPS_EN.DATAB
Sample_Clk <= Sample_Clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
Byte_En => BPS_EN.DATAA


|top_level|CMD:CMD
Clk => m_wrdata[0]~reg0.CLK
Clk => m_wrdata[1]~reg0.CLK
Clk => m_wrdata[2]~reg0.CLK
Clk => m_wrdata[3]~reg0.CLK
Clk => m_wrdata[4]~reg0.CLK
Clk => m_wrdata[5]~reg0.CLK
Clk => m_wrdata[6]~reg0.CLK
Clk => m_wrdata[7]~reg0.CLK
Clk => m_wrdata[8]~reg0.CLK
Clk => m_wrdata[9]~reg0.CLK
Clk => m_wrdata[10]~reg0.CLK
Clk => m_wrdata[11]~reg0.CLK
Clk => m_wrdata[12]~reg0.CLK
Clk => m_wrdata[13]~reg0.CLK
Clk => m_wrdata[14]~reg0.CLK
Clk => m_wrdata[15]~reg0.CLK
Clk => m_addr[0]~reg0.CLK
Clk => m_addr[1]~reg0.CLK
Clk => m_addr[2]~reg0.CLK
Clk => m_addr[3]~reg0.CLK
Clk => m_addr[4]~reg0.CLK
Clk => m_addr[5]~reg0.CLK
Clk => m_addr[6]~reg0.CLK
Clk => m_addr[7]~reg0.CLK
Clk => m_wr~reg0.CLK
Clk => CMD_Valid.CLK
Clk => reg_CMD_DATA[0].CLK
Clk => reg_CMD_DATA[1].CLK
Clk => reg_CMD_DATA[2].CLK
Clk => reg_CMD_DATA[3].CLK
Clk => reg_CMD_DATA[4].CLK
Clk => reg_CMD_DATA[5].CLK
Clk => reg_CMD_DATA[6].CLK
Clk => reg_CMD_DATA[7].CLK
Clk => reg_CMD_DATA[8].CLK
Clk => reg_CMD_DATA[9].CLK
Clk => reg_CMD_DATA[10].CLK
Clk => reg_CMD_DATA[11].CLK
Clk => reg_CMD_DATA[12].CLK
Clk => reg_CMD_DATA[13].CLK
Clk => reg_CMD_DATA[14].CLK
Clk => reg_CMD_DATA[15].CLK
Clk => reg_CMD_DATA[16].CLK
Clk => reg_CMD_DATA[17].CLK
Clk => reg_CMD_DATA[18].CLK
Clk => reg_CMD_DATA[19].CLK
Clk => reg_CMD_DATA[20].CLK
Clk => reg_CMD_DATA[21].CLK
Clk => reg_CMD_DATA[22].CLK
Clk => reg_CMD_DATA[23].CLK
Clk => state~1.DATAIN
Rst_n => CMD_Valid.ACLR
Rst_n => reg_CMD_DATA[0].ACLR
Rst_n => reg_CMD_DATA[1].ACLR
Rst_n => reg_CMD_DATA[2].ACLR
Rst_n => reg_CMD_DATA[3].ACLR
Rst_n => reg_CMD_DATA[4].ACLR
Rst_n => reg_CMD_DATA[5].ACLR
Rst_n => reg_CMD_DATA[6].ACLR
Rst_n => reg_CMD_DATA[7].ACLR
Rst_n => reg_CMD_DATA[8].ACLR
Rst_n => reg_CMD_DATA[9].ACLR
Rst_n => reg_CMD_DATA[10].ACLR
Rst_n => reg_CMD_DATA[11].ACLR
Rst_n => reg_CMD_DATA[12].ACLR
Rst_n => reg_CMD_DATA[13].ACLR
Rst_n => reg_CMD_DATA[14].ACLR
Rst_n => reg_CMD_DATA[15].ACLR
Rst_n => reg_CMD_DATA[16].ACLR
Rst_n => reg_CMD_DATA[17].ACLR
Rst_n => reg_CMD_DATA[18].ACLR
Rst_n => reg_CMD_DATA[19].ACLR
Rst_n => reg_CMD_DATA[20].ACLR
Rst_n => reg_CMD_DATA[21].ACLR
Rst_n => reg_CMD_DATA[22].ACLR
Rst_n => reg_CMD_DATA[23].ACLR
Rst_n => m_wrdata[0]~reg0.ACLR
Rst_n => m_wrdata[1]~reg0.ACLR
Rst_n => m_wrdata[2]~reg0.ACLR
Rst_n => m_wrdata[3]~reg0.ACLR
Rst_n => m_wrdata[4]~reg0.ACLR
Rst_n => m_wrdata[5]~reg0.ACLR
Rst_n => m_wrdata[6]~reg0.ACLR
Rst_n => m_wrdata[7]~reg0.ACLR
Rst_n => m_wrdata[8]~reg0.ACLR
Rst_n => m_wrdata[9]~reg0.ACLR
Rst_n => m_wrdata[10]~reg0.ACLR
Rst_n => m_wrdata[11]~reg0.ACLR
Rst_n => m_wrdata[12]~reg0.ACLR
Rst_n => m_wrdata[13]~reg0.ACLR
Rst_n => m_wrdata[14]~reg0.ACLR
Rst_n => m_wrdata[15]~reg0.ACLR
Rst_n => m_addr[0]~reg0.ACLR
Rst_n => m_addr[1]~reg0.ACLR
Rst_n => m_addr[2]~reg0.ACLR
Rst_n => m_addr[3]~reg0.ACLR
Rst_n => m_addr[4]~reg0.ACLR
Rst_n => m_addr[5]~reg0.ACLR
Rst_n => m_addr[6]~reg0.ACLR
Rst_n => m_addr[7]~reg0.ACLR
Rst_n => m_wr~reg0.ACLR
Rst_n => state~3.DATAIN
Rx_Byte[0] => reg_CMD_DATA.DATAB
Rx_Byte[0] => reg_CMD_DATA.DATAB
Rx_Byte[0] => reg_CMD_DATA.DATAB
Rx_Byte[0] => Equal0.IN7
Rx_Byte[0] => Equal1.IN1
Rx_Byte[0] => Equal2.IN7
Rx_Byte[1] => reg_CMD_DATA.DATAB
Rx_Byte[1] => reg_CMD_DATA.DATAB
Rx_Byte[1] => reg_CMD_DATA.DATAB
Rx_Byte[1] => Equal0.IN3
Rx_Byte[1] => Equal1.IN0
Rx_Byte[1] => Equal2.IN6
Rx_Byte[2] => reg_CMD_DATA.DATAB
Rx_Byte[2] => reg_CMD_DATA.DATAB
Rx_Byte[2] => reg_CMD_DATA.DATAB
Rx_Byte[2] => Equal0.IN6
Rx_Byte[2] => Equal1.IN7
Rx_Byte[2] => Equal2.IN5
Rx_Byte[3] => reg_CMD_DATA.DATAB
Rx_Byte[3] => reg_CMD_DATA.DATAB
Rx_Byte[3] => reg_CMD_DATA.DATAB
Rx_Byte[3] => Equal0.IN2
Rx_Byte[3] => Equal1.IN6
Rx_Byte[3] => Equal2.IN1
Rx_Byte[4] => reg_CMD_DATA.DATAB
Rx_Byte[4] => reg_CMD_DATA.DATAB
Rx_Byte[4] => reg_CMD_DATA.DATAB
Rx_Byte[4] => Equal0.IN5
Rx_Byte[4] => Equal1.IN5
Rx_Byte[4] => Equal2.IN4
Rx_Byte[5] => reg_CMD_DATA.DATAB
Rx_Byte[5] => reg_CMD_DATA.DATAB
Rx_Byte[5] => reg_CMD_DATA.DATAB
Rx_Byte[5] => Equal0.IN1
Rx_Byte[5] => Equal1.IN4
Rx_Byte[5] => Equal2.IN3
Rx_Byte[6] => reg_CMD_DATA.DATAB
Rx_Byte[6] => reg_CMD_DATA.DATAB
Rx_Byte[6] => reg_CMD_DATA.DATAB
Rx_Byte[6] => Equal0.IN4
Rx_Byte[6] => Equal1.IN3
Rx_Byte[6] => Equal2.IN2
Rx_Byte[7] => reg_CMD_DATA.DATAB
Rx_Byte[7] => reg_CMD_DATA.DATAB
Rx_Byte[7] => reg_CMD_DATA.DATAB
Rx_Byte[7] => Equal0.IN0
Rx_Byte[7] => Equal1.IN2
Rx_Byte[7] => Equal2.IN0
Rx_Int => state.OUTPUTSELECT
Rx_Int => state.OUTPUTSELECT
Rx_Int => state.OUTPUTSELECT
Rx_Int => state.OUTPUTSELECT
Rx_Int => state.OUTPUTSELECT
Rx_Int => state.OUTPUTSELECT
Rx_Int => CMD_Valid.OUTPUTSELECT
Rx_Int => reg_CMD_DATA[23].ENA
Rx_Int => reg_CMD_DATA[22].ENA
Rx_Int => reg_CMD_DATA[21].ENA
Rx_Int => reg_CMD_DATA[20].ENA
Rx_Int => reg_CMD_DATA[19].ENA
Rx_Int => reg_CMD_DATA[18].ENA
Rx_Int => reg_CMD_DATA[17].ENA
Rx_Int => reg_CMD_DATA[16].ENA
Rx_Int => reg_CMD_DATA[15].ENA
Rx_Int => reg_CMD_DATA[14].ENA
Rx_Int => reg_CMD_DATA[13].ENA
Rx_Int => reg_CMD_DATA[12].ENA
Rx_Int => reg_CMD_DATA[11].ENA
Rx_Int => reg_CMD_DATA[10].ENA
Rx_Int => reg_CMD_DATA[9].ENA
Rx_Int => reg_CMD_DATA[8].ENA
Rx_Int => reg_CMD_DATA[7].ENA
Rx_Int => reg_CMD_DATA[6].ENA
Rx_Int => reg_CMD_DATA[5].ENA
Rx_Int => reg_CMD_DATA[4].ENA
Rx_Int => reg_CMD_DATA[3].ENA
Rx_Int => reg_CMD_DATA[2].ENA
Rx_Int => reg_CMD_DATA[1].ENA
Rx_Int => reg_CMD_DATA[0].ENA
m_wr <= m_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_addr[0] <= m_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_addr[1] <= m_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_addr[2] <= m_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_addr[3] <= m_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_addr[4] <= m_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_addr[5] <= m_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_addr[6] <= m_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_addr[7] <= m_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[0] <= m_wrdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[1] <= m_wrdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[2] <= m_wrdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[3] <= m_wrdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[4] <= m_wrdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[5] <= m_wrdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[6] <= m_wrdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[7] <= m_wrdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[8] <= m_wrdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[9] <= m_wrdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[10] <= m_wrdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[11] <= m_wrdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[12] <= m_wrdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[13] <= m_wrdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[14] <= m_wrdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wrdata[15] <= m_wrdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|UART_Byte_Tx:UART_Byte_Tx
Clk => Clk.IN1
Rst_n => Rst_n.IN1
Byte_En => Byte_En.IN1
Baud_Set[0] => Baud_Set[0].IN1
Baud_Set[1] => Baud_Set[1].IN1
Baud_Set[2] => Baud_Set[2].IN1
Data_Byte[0] => Data[0].DATAIN
Data_Byte[1] => Data[1].DATAIN
Data_Byte[2] => Data[2].DATAIN
Data_Byte[3] => Data[3].DATAIN
Data_Byte[4] => Data[4].DATAIN
Data_Byte[5] => Data[5].DATAIN
Data_Byte[6] => Data[6].DATAIN
Data_Byte[7] => Data[7].DATAIN
Tx_Done <= Tx_Done.DB_MAX_OUTPUT_PORT_TYPE
Rs232_Tx <= Rs232_Tx~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst
Clk => Bps_Clk~reg0.CLK
Clk => Count[0].CLK
Clk => Count[1].CLK
Clk => Count[2].CLK
Clk => Count[3].CLK
Clk => Count[4].CLK
Clk => Count[5].CLK
Clk => Count[6].CLK
Clk => Count[7].CLK
Clk => Count[8].CLK
Clk => Count[9].CLK
Clk => Count[10].CLK
Clk => Count[11].CLK
Clk => Count[12].CLK
Clk => n_state.CLK
Clk => BPS_EN.CLK
Clk => BPS_PARA[0].CLK
Clk => BPS_PARA[1].CLK
Clk => BPS_PARA[2].CLK
Clk => BPS_PARA[3].CLK
Clk => BPS_PARA[4].CLK
Clk => BPS_PARA[5].CLK
Clk => BPS_PARA[6].CLK
Clk => BPS_PARA[7].CLK
Clk => BPS_PARA[8].CLK
Clk => BPS_PARA[9].CLK
Clk => BPS_PARA[10].CLK
Clk => BPS_PARA[11].CLK
Clk => BPS_PARA[12].CLK
Clk => BPS_PARA[13].CLK
Clk => BPS_PARA[14].CLK
Clk => BPS_PARA[15].CLK
Clk => BPS_PARA[16].CLK
Clk => BPS_PARA[17].CLK
Clk => BPS_PARA[18].CLK
Clk => BPS_PARA[19].CLK
Clk => BPS_PARA[20].CLK
Clk => BPS_PARA[21].CLK
Clk => BPS_PARA[22].CLK
Clk => BPS_PARA[23].CLK
Clk => BPS_PARA[24].CLK
Clk => BPS_PARA[25].CLK
Clk => BPS_PARA[26].CLK
Clk => BPS_PARA[27].CLK
Clk => BPS_PARA[28].CLK
Clk => BPS_PARA[29].CLK
Clk => BPS_PARA[30].CLK
Clk => BPS_PARA[31].CLK
Rst_n => BPS_PARA[0].PRESET
Rst_n => BPS_PARA[1].PRESET
Rst_n => BPS_PARA[2].PRESET
Rst_n => BPS_PARA[3].ACLR
Rst_n => BPS_PARA[4].PRESET
Rst_n => BPS_PARA[5].ACLR
Rst_n => BPS_PARA[6].PRESET
Rst_n => BPS_PARA[7].ACLR
Rst_n => BPS_PARA[8].ACLR
Rst_n => BPS_PARA[9].ACLR
Rst_n => BPS_PARA[10].PRESET
Rst_n => BPS_PARA[11].ACLR
Rst_n => BPS_PARA[12].PRESET
Rst_n => BPS_PARA[13].ACLR
Rst_n => BPS_PARA[14].ACLR
Rst_n => BPS_PARA[15].ACLR
Rst_n => BPS_PARA[16].ACLR
Rst_n => BPS_PARA[17].ACLR
Rst_n => BPS_PARA[18].ACLR
Rst_n => BPS_PARA[19].ACLR
Rst_n => BPS_PARA[20].ACLR
Rst_n => BPS_PARA[21].ACLR
Rst_n => BPS_PARA[22].ACLR
Rst_n => BPS_PARA[23].ACLR
Rst_n => BPS_PARA[24].ACLR
Rst_n => BPS_PARA[25].ACLR
Rst_n => BPS_PARA[26].ACLR
Rst_n => BPS_PARA[27].ACLR
Rst_n => BPS_PARA[28].ACLR
Rst_n => BPS_PARA[29].ACLR
Rst_n => BPS_PARA[30].ACLR
Rst_n => BPS_PARA[31].ACLR
Rst_n => Bps_Clk~reg0.ACLR
Rst_n => n_state.ACLR
Rst_n => BPS_EN.ACLR
Rst_n => Count[0].ACLR
Rst_n => Count[1].ACLR
Rst_n => Count[2].ACLR
Rst_n => Count[3].ACLR
Rst_n => Count[4].ACLR
Rst_n => Count[5].ACLR
Rst_n => Count[6].ACLR
Rst_n => Count[7].ACLR
Rst_n => Count[8].ACLR
Rst_n => Count[9].ACLR
Rst_n => Count[10].ACLR
Rst_n => Count[11].ACLR
Rst_n => Count[12].ACLR
Baud_Set[0] => Decoder0.IN2
Baud_Set[0] => Decoder1.IN1
Baud_Set[1] => Decoder0.IN1
Baud_Set[1] => Decoder2.IN1
Baud_Set[2] => Decoder0.IN0
Baud_Set[2] => Decoder1.IN0
Baud_Set[2] => Decoder2.IN0
Tx_Done => BPS_EN.DATAB
Bps_Clk <= Bps_Clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
Byte_En => BPS_EN.DATAA


|top_level|UART_Tx_Ctrl:UART_Tx_Ctrl
Clk => Byte_En~reg0.CLK
Clk => Baud_Set[0]~reg0.CLK
Clk => Baud_Set[1]~reg0.CLK
Clk => Baud_Set[2]~reg0.CLK
Clk => En_Tx.CLK
Rst_n => Baud_Set[0]~reg0.ACLR
Rst_n => Baud_Set[1]~reg0.ACLR
Rst_n => Baud_Set[2]~reg0.ACLR
Rst_n => Byte_En~reg0.ACLR
Rst_n => En_Tx.PRESET
m_wr => always0.IN1
m_addr[0] => Equal0.IN7
m_addr[1] => Equal0.IN6
m_addr[2] => Equal0.IN0
m_addr[3] => Equal0.IN5
m_addr[4] => Equal0.IN4
m_addr[5] => Equal0.IN3
m_addr[6] => Equal0.IN2
m_addr[7] => Equal0.IN1
m_wrdata[0] => En_Tx.DATAIN
m_wrdata[1] => ~NO_FANOUT~
m_wrdata[2] => ~NO_FANOUT~
m_wrdata[3] => ~NO_FANOUT~
m_wrdata[4] => ~NO_FANOUT~
m_wrdata[5] => ~NO_FANOUT~
m_wrdata[6] => ~NO_FANOUT~
m_wrdata[7] => ~NO_FANOUT~
m_wrdata[8] => ~NO_FANOUT~
m_wrdata[9] => ~NO_FANOUT~
m_wrdata[10] => ~NO_FANOUT~
m_wrdata[11] => ~NO_FANOUT~
m_wrdata[12] => ~NO_FANOUT~
m_wrdata[13] => ~NO_FANOUT~
m_wrdata[14] => ~NO_FANOUT~
m_wrdata[15] => ~NO_FANOUT~
ADC_Flag => always2.IN1
ADC_Flag => Byte_En.DATAB
Byte_En <= Byte_En~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_Done => ~NO_FANOUT~
Baud_Set[0] <= Baud_Set[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Baud_Set[1] <= Baud_Set[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Baud_Set[2] <= Baud_Set[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|DDS:DDS
Clk => Clk.IN1
Rst_n => Rst_n.IN1
m_wr => always0.IN1
m_wr => always1.IN1
m_wr => always1.IN1
m_wr => always2.IN1
m_wr => always3.IN1
m_wr => always3.IN1
m_wr => always4.IN1
m_wr => always5.IN1
m_addr[0] => Equal0.IN7
m_addr[0] => Equal1.IN7
m_addr[0] => Equal2.IN2
m_addr[0] => Equal3.IN1
m_addr[0] => Equal4.IN7
m_addr[0] => Equal5.IN2
m_addr[0] => Equal6.IN7
m_addr[0] => Equal7.IN1
m_addr[1] => Equal0.IN1
m_addr[1] => Equal1.IN6
m_addr[1] => Equal2.IN1
m_addr[1] => Equal3.IN7
m_addr[1] => Equal4.IN1
m_addr[1] => Equal5.IN1
m_addr[1] => Equal6.IN6
m_addr[1] => Equal7.IN7
m_addr[2] => Equal0.IN0
m_addr[2] => Equal1.IN5
m_addr[2] => Equal2.IN0
m_addr[2] => Equal3.IN6
m_addr[2] => Equal4.IN6
m_addr[2] => Equal5.IN7
m_addr[2] => Equal6.IN1
m_addr[2] => Equal7.IN0
m_addr[3] => Equal0.IN6
m_addr[3] => Equal1.IN0
m_addr[3] => Equal2.IN7
m_addr[3] => Equal3.IN0
m_addr[3] => Equal4.IN0
m_addr[3] => Equal5.IN0
m_addr[3] => Equal6.IN0
m_addr[3] => Equal7.IN6
m_addr[4] => Equal0.IN5
m_addr[4] => Equal1.IN4
m_addr[4] => Equal2.IN6
m_addr[4] => Equal3.IN5
m_addr[4] => Equal4.IN5
m_addr[4] => Equal5.IN6
m_addr[4] => Equal6.IN5
m_addr[4] => Equal7.IN5
m_addr[5] => Equal0.IN4
m_addr[5] => Equal1.IN3
m_addr[5] => Equal2.IN5
m_addr[5] => Equal3.IN4
m_addr[5] => Equal4.IN4
m_addr[5] => Equal5.IN5
m_addr[5] => Equal6.IN4
m_addr[5] => Equal7.IN4
m_addr[6] => Equal0.IN3
m_addr[6] => Equal1.IN2
m_addr[6] => Equal2.IN4
m_addr[6] => Equal3.IN3
m_addr[6] => Equal4.IN3
m_addr[6] => Equal5.IN4
m_addr[6] => Equal6.IN3
m_addr[6] => Equal7.IN3
m_addr[7] => Equal0.IN2
m_addr[7] => Equal1.IN1
m_addr[7] => Equal2.IN3
m_addr[7] => Equal3.IN2
m_addr[7] => Equal4.IN2
m_addr[7] => Equal5.IN3
m_addr[7] => Equal6.IN2
m_addr[7] => Equal7.IN2
m_wrdata[0] => DDS_En.DATAB
m_wrdata[0] => reg_Fword_H.DATAB
m_wrdata[0] => reg_Fword_L.DATAB
m_wrdata[0] => reg_Pword.DATAB
m_wrdata[0] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[0] => time_count.DATAB
m_wrdata[0] => DDS_Sample_Cnt_Max_L[0].DATAIN
m_wrdata[0] => DDS_Sample_En.DATAIN
m_wrdata[1] => reg_Fword_H.DATAB
m_wrdata[1] => reg_Fword_L.DATAB
m_wrdata[1] => reg_Pword.DATAB
m_wrdata[1] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[1] => time_count.DATAB
m_wrdata[1] => DDS_Sample_Cnt_Max_L[1].DATAIN
m_wrdata[2] => reg_Fword_H.DATAB
m_wrdata[2] => reg_Fword_L.DATAB
m_wrdata[2] => reg_Pword.DATAB
m_wrdata[2] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[2] => time_count.DATAB
m_wrdata[2] => DDS_Sample_Cnt_Max_L[2].DATAIN
m_wrdata[3] => reg_Fword_H.DATAB
m_wrdata[3] => reg_Fword_L.DATAB
m_wrdata[3] => reg_Pword.DATAB
m_wrdata[3] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[3] => time_count.DATAB
m_wrdata[3] => DDS_Sample_Cnt_Max_L[3].DATAIN
m_wrdata[4] => reg_Fword_H.DATAB
m_wrdata[4] => reg_Fword_L.DATAB
m_wrdata[4] => reg_Pword.DATAB
m_wrdata[4] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[4] => time_count.DATAB
m_wrdata[4] => DDS_Sample_Cnt_Max_L[4].DATAIN
m_wrdata[5] => reg_Fword_H.DATAB
m_wrdata[5] => reg_Fword_L.DATAB
m_wrdata[5] => reg_Pword.DATAB
m_wrdata[5] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[5] => time_count.DATAB
m_wrdata[5] => DDS_Sample_Cnt_Max_L[5].DATAIN
m_wrdata[6] => reg_Fword_H.DATAB
m_wrdata[6] => reg_Fword_L.DATAB
m_wrdata[6] => reg_Pword.DATAB
m_wrdata[6] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[6] => time_count.DATAB
m_wrdata[6] => DDS_Sample_Cnt_Max_L[6].DATAIN
m_wrdata[7] => reg_Fword_H.DATAB
m_wrdata[7] => reg_Fword_L.DATAB
m_wrdata[7] => reg_Pword.DATAB
m_wrdata[7] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[7] => time_count.DATAB
m_wrdata[7] => DDS_Sample_Cnt_Max_L[7].DATAIN
m_wrdata[8] => reg_Fword_H.DATAB
m_wrdata[8] => reg_Fword_L.DATAB
m_wrdata[8] => reg_Pword.DATAB
m_wrdata[8] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[8] => time_count.DATAB
m_wrdata[8] => DDS_Sample_Cnt_Max_L[8].DATAIN
m_wrdata[9] => reg_Fword_H.DATAB
m_wrdata[9] => reg_Fword_L.DATAB
m_wrdata[9] => reg_Pword.DATAB
m_wrdata[9] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[9] => time_count.DATAB
m_wrdata[9] => DDS_Sample_Cnt_Max_L[9].DATAIN
m_wrdata[10] => reg_Fword_H.DATAB
m_wrdata[10] => reg_Fword_L.DATAB
m_wrdata[10] => reg_Pword.DATAB
m_wrdata[10] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[10] => time_count.DATAB
m_wrdata[10] => DDS_Sample_Cnt_Max_L[10].DATAIN
m_wrdata[11] => reg_Fword_H.DATAB
m_wrdata[11] => reg_Fword_L.DATAB
m_wrdata[11] => reg_Pword.DATAB
m_wrdata[11] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[11] => time_count.DATAB
m_wrdata[11] => DDS_Sample_Cnt_Max_L[11].DATAIN
m_wrdata[12] => reg_Fword_H.DATAB
m_wrdata[12] => reg_Fword_L.DATAB
m_wrdata[12] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[12] => DDS_Sample_Cnt_Max_L[12].DATAIN
m_wrdata[13] => reg_Fword_H.DATAB
m_wrdata[13] => reg_Fword_L.DATAB
m_wrdata[13] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[13] => DDS_Sample_Cnt_Max_L[13].DATAIN
m_wrdata[14] => reg_Fword_H.DATAB
m_wrdata[14] => reg_Fword_L.DATAB
m_wrdata[14] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[14] => DDS_Sample_Cnt_Max_L[14].DATAIN
m_wrdata[15] => reg_Fword_H.DATAB
m_wrdata[15] => reg_Fword_L.DATAB
m_wrdata[15] => DDS_Sample_Cnt_Max_H.DATAB
m_wrdata[15] => DDS_Sample_Cnt_Max_L[15].DATAIN
DDS_Data[0] <= <GND>
DDS_Data[1] <= <GND>
DDS_Data[2] <= DDS_Module:DDS_Module.DA_Data
DDS_Data[3] <= DDS_Module:DDS_Module.DA_Data
DDS_Data[4] <= DDS_Module:DDS_Module.DA_Data
DDS_Data[5] <= DDS_Module:DDS_Module.DA_Data
DDS_Data[6] <= DDS_Module:DDS_Module.DA_Data
DDS_Data[7] <= DDS_Module:DDS_Module.DA_Data
DDS_Data[8] <= DDS_Module:DDS_Module.DA_Data
DDS_Data[9] <= DDS_Module:DDS_Module.DA_Data
DDS_Data[10] <= DDS_Module:DDS_Module.DA_Data
DDS_Data[11] <= DDS_Module:DDS_Module.DA_Data
DDS_Flag <= DDS_Flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
Uart_Flag <= Uart_Flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
EN_11 <= DDS_Module:DDS_Module.EN_1


|top_level|DDS:DDS|DDS_Module:DDS_Module
Clk => Clk.IN1
Rst_n => Fre_acc[0].ACLR
Rst_n => Fre_acc[1].ACLR
Rst_n => Fre_acc[2].ACLR
Rst_n => Fre_acc[3].ACLR
Rst_n => Fre_acc[4].ACLR
Rst_n => Fre_acc[5].ACLR
Rst_n => Fre_acc[6].ACLR
Rst_n => Fre_acc[7].ACLR
Rst_n => Fre_acc[8].ACLR
Rst_n => Fre_acc[9].ACLR
Rst_n => Fre_acc[10].ACLR
Rst_n => Fre_acc[11].ACLR
Rst_n => Fre_acc[12].ACLR
Rst_n => Fre_acc[13].ACLR
Rst_n => Fre_acc[14].ACLR
Rst_n => Fre_acc[15].ACLR
Rst_n => Fre_acc[16].ACLR
Rst_n => Fre_acc[17].ACLR
Rst_n => Fre_acc[18].ACLR
Rst_n => Fre_acc[19].ACLR
Rst_n => Fre_acc[20].ACLR
Rst_n => Fre_acc[21].ACLR
Rst_n => Fre_acc[22].ACLR
Rst_n => Fre_acc[23].ACLR
Rst_n => Fre_acc[24].ACLR
Rst_n => Fre_acc[25].ACLR
Rst_n => Fre_acc[26].ACLR
Rst_n => Fre_acc[27].ACLR
Rst_n => Fre_acc[28].ACLR
Rst_n => Fre_acc[29].ACLR
Rst_n => Fre_acc[30].ACLR
Rst_n => Fre_acc[31].ACLR
Rst_n => EN_1~reg0.ACLR
Rst_n => count[0].ACLR
Rst_n => count[1].ACLR
Rst_n => count[2].ACLR
Rst_n => count[3].ACLR
Rst_n => count[4].ACLR
Rst_n => count[5].ACLR
Rst_n => count[6].ACLR
Rst_n => count[7].ACLR
Rst_n => count[8].ACLR
Rst_n => count[9].ACLR
Rst_n => count[10].ACLR
Rst_n => count[11].ACLR
Rst_n => count[12].ACLR
Rst_n => count[13].ACLR
Rst_n => count[14].ACLR
Rst_n => count[15].ACLR
Rst_n => Rom_Addr[0].ACLR
Rst_n => Rom_Addr[1].ACLR
Rst_n => Rom_Addr[2].ACLR
Rst_n => Rom_Addr[3].ACLR
Rst_n => Rom_Addr[4].ACLR
Rst_n => Rom_Addr[5].ACLR
Rst_n => Rom_Addr[6].ACLR
Rst_n => Rom_Addr[7].ACLR
Rst_n => Rom_Addr[8].ACLR
Rst_n => Rom_Addr[9].ACLR
Rst_n => Rom_Addr[10].ACLR
Rst_n => Rom_Addr[11].ACLR
EN => DA_Clk.OUTPUTSELECT
Fword[0] => Add0.IN32
Fword[1] => Add0.IN31
Fword[2] => Add0.IN30
Fword[3] => Add0.IN29
Fword[4] => Add0.IN28
Fword[5] => Add0.IN27
Fword[6] => Add0.IN26
Fword[7] => Add0.IN25
Fword[8] => Add0.IN24
Fword[9] => Add0.IN23
Fword[10] => Add0.IN22
Fword[11] => Add0.IN21
Fword[12] => Add0.IN20
Fword[13] => Add0.IN19
Fword[14] => Add0.IN18
Fword[15] => Add0.IN17
Fword[16] => Add0.IN16
Fword[17] => Add0.IN15
Fword[18] => Add0.IN14
Fword[19] => Add0.IN13
Fword[20] => Add0.IN12
Fword[21] => Add0.IN11
Fword[22] => Add0.IN10
Fword[23] => Add0.IN9
Fword[24] => Add0.IN8
Fword[25] => Add0.IN7
Fword[26] => Add0.IN6
Fword[27] => Add0.IN5
Fword[28] => Add0.IN4
Fword[29] => Add0.IN3
Fword[30] => Add0.IN2
Fword[31] => Add0.IN1
Pword[0] => Add1.IN12
Pword[1] => Add1.IN11
Pword[2] => Add1.IN10
Pword[3] => Add1.IN9
Pword[4] => Add1.IN8
Pword[5] => Add1.IN7
Pword[6] => Add1.IN6
Pword[7] => Add1.IN5
Pword[8] => Add1.IN4
Pword[9] => Add1.IN3
Pword[10] => Add1.IN2
Pword[11] => Add1.IN1
DA_Clk <= DA_Clk.DB_MAX_OUTPUT_PORT_TYPE
DA_Data[0] <= ddsrom:ddsrom.q
DA_Data[1] <= ddsrom:ddsrom.q
DA_Data[2] <= ddsrom:ddsrom.q
DA_Data[3] <= ddsrom:ddsrom.q
DA_Data[4] <= ddsrom:ddsrom.q
DA_Data[5] <= ddsrom:ddsrom.q
DA_Data[6] <= ddsrom:ddsrom.q
DA_Data[7] <= ddsrom:ddsrom.q
DA_Data[8] <= ddsrom:ddsrom.q
DA_Data[9] <= ddsrom:ddsrom.q
time_count[0] => Add3.IN12
time_count[1] => Add3.IN10
time_count[2] => Add3.IN11
time_count[3] => Add3.IN9
time_count[4] => Add3.IN8
time_count[5] => Add3.IN7
time_count[6] => Add3.IN6
time_count[7] => Add3.IN5
time_count[8] => Add3.IN4
time_count[9] => Add3.IN3
time_count[10] => Add3.IN2
time_count[11] => Add3.IN1
EN_1 <= EN_1~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a


|top_level|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ia91:auto_generated.address_a[0]
address_a[1] => altsyncram_ia91:auto_generated.address_a[1]
address_a[2] => altsyncram_ia91:auto_generated.address_a[2]
address_a[3] => altsyncram_ia91:auto_generated.address_a[3]
address_a[4] => altsyncram_ia91:auto_generated.address_a[4]
address_a[5] => altsyncram_ia91:auto_generated.address_a[5]
address_a[6] => altsyncram_ia91:auto_generated.address_a[6]
address_a[7] => altsyncram_ia91:auto_generated.address_a[7]
address_a[8] => altsyncram_ia91:auto_generated.address_a[8]
address_a[9] => altsyncram_ia91:auto_generated.address_a[9]
address_a[10] => altsyncram_ia91:auto_generated.address_a[10]
address_a[11] => altsyncram_ia91:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ia91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ia91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ia91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ia91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ia91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ia91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ia91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ia91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ia91:auto_generated.q_a[7]
q_a[8] <= altsyncram_ia91:auto_generated.q_a[8]
q_a[9] <= altsyncram_ia91:auto_generated.q_a[9]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT


|top_level|tlv5618:tlv5618
Clk => daCLK.DATAIN
DAC_DATA[0] => DIN[0].DATAIN
DAC_DATA[1] => DIN[1].DATAIN
DAC_DATA[2] => DIN[2].DATAIN
DAC_DATA[3] => DIN[3].DATAIN
DAC_DATA[4] => DIN[4].DATAIN
DAC_DATA[5] => DIN[5].DATAIN
DAC_DATA[6] => DIN[6].DATAIN
DAC_DATA[7] => DIN[7].DATAIN
DIN[0] <= DAC_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
DIN[1] <= DAC_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
DIN[2] <= DAC_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
DIN[3] <= DAC_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
DIN[4] <= DAC_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
DIN[5] <= DAC_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
DIN[6] <= DAC_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
DIN[7] <= DAC_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
daCLK <= Clk.DB_MAX_OUTPUT_PORT_TYPE


|top_level|key_filter:key_filter0
Clk => cnt_full.CLK
Clk => cnt[0].CLK
Clk => cnt[1].CLK
Clk => cnt[2].CLK
Clk => cnt[3].CLK
Clk => cnt[4].CLK
Clk => cnt[5].CLK
Clk => cnt[6].CLK
Clk => cnt[7].CLK
Clk => cnt[8].CLK
Clk => cnt[9].CLK
Clk => cnt[10].CLK
Clk => cnt[11].CLK
Clk => cnt[12].CLK
Clk => cnt[13].CLK
Clk => cnt[14].CLK
Clk => cnt[15].CLK
Clk => cnt[16].CLK
Clk => cnt[17].CLK
Clk => cnt[18].CLK
Clk => cnt[19].CLK
Clk => key_state~reg0.CLK
Clk => key_flag~reg0.CLK
Clk => en_cnt.CLK
Clk => key_tmpb.CLK
Clk => key_tmpa.CLK
Clk => key_in_sb.CLK
Clk => key_in_sa.CLK
Clk => state~1.DATAIN
Rst_n => cnt[0].ACLR
Rst_n => cnt[1].ACLR
Rst_n => cnt[2].ACLR
Rst_n => cnt[3].ACLR
Rst_n => cnt[4].ACLR
Rst_n => cnt[5].ACLR
Rst_n => cnt[6].ACLR
Rst_n => cnt[7].ACLR
Rst_n => cnt[8].ACLR
Rst_n => cnt[9].ACLR
Rst_n => cnt[10].ACLR
Rst_n => cnt[11].ACLR
Rst_n => cnt[12].ACLR
Rst_n => cnt[13].ACLR
Rst_n => cnt[14].ACLR
Rst_n => cnt[15].ACLR
Rst_n => cnt[16].ACLR
Rst_n => cnt[17].ACLR
Rst_n => cnt[18].ACLR
Rst_n => cnt[19].ACLR
Rst_n => key_state~reg0.PRESET
Rst_n => key_flag~reg0.ACLR
Rst_n => en_cnt.ACLR
Rst_n => key_in_sb.ACLR
Rst_n => key_in_sa.ACLR
Rst_n => key_tmpb.ACLR
Rst_n => key_tmpa.ACLR
Rst_n => cnt_full.ACLR
Rst_n => state~3.DATAIN
key_in => key_in_sa.DATAIN
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_state <= key_state~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|key_filter:key_filter1
Clk => cnt_full.CLK
Clk => cnt[0].CLK
Clk => cnt[1].CLK
Clk => cnt[2].CLK
Clk => cnt[3].CLK
Clk => cnt[4].CLK
Clk => cnt[5].CLK
Clk => cnt[6].CLK
Clk => cnt[7].CLK
Clk => cnt[8].CLK
Clk => cnt[9].CLK
Clk => cnt[10].CLK
Clk => cnt[11].CLK
Clk => cnt[12].CLK
Clk => cnt[13].CLK
Clk => cnt[14].CLK
Clk => cnt[15].CLK
Clk => cnt[16].CLK
Clk => cnt[17].CLK
Clk => cnt[18].CLK
Clk => cnt[19].CLK
Clk => key_state~reg0.CLK
Clk => key_flag~reg0.CLK
Clk => en_cnt.CLK
Clk => key_tmpb.CLK
Clk => key_tmpa.CLK
Clk => key_in_sb.CLK
Clk => key_in_sa.CLK
Clk => state~1.DATAIN
Rst_n => cnt[0].ACLR
Rst_n => cnt[1].ACLR
Rst_n => cnt[2].ACLR
Rst_n => cnt[3].ACLR
Rst_n => cnt[4].ACLR
Rst_n => cnt[5].ACLR
Rst_n => cnt[6].ACLR
Rst_n => cnt[7].ACLR
Rst_n => cnt[8].ACLR
Rst_n => cnt[9].ACLR
Rst_n => cnt[10].ACLR
Rst_n => cnt[11].ACLR
Rst_n => cnt[12].ACLR
Rst_n => cnt[13].ACLR
Rst_n => cnt[14].ACLR
Rst_n => cnt[15].ACLR
Rst_n => cnt[16].ACLR
Rst_n => cnt[17].ACLR
Rst_n => cnt[18].ACLR
Rst_n => cnt[19].ACLR
Rst_n => key_state~reg0.PRESET
Rst_n => key_flag~reg0.ACLR
Rst_n => en_cnt.ACLR
Rst_n => key_in_sb.ACLR
Rst_n => key_in_sa.ACLR
Rst_n => key_tmpb.ACLR
Rst_n => key_tmpa.ACLR
Rst_n => cnt_full.ACLR
Rst_n => state~3.DATAIN
key_in => key_in_sa.DATAIN
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_state <= key_state~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ch_sel:ch_sel
Clk => ch_sel[0]~reg0.CLK
Clk => ch_sel[1]~reg0.CLK
Rst_n => ch_sel[0]~reg0.PRESET
Rst_n => ch_sel[1]~reg0.ACLR
m_wr => always0.IN1
m_addr[0] => Equal0.IN2
m_addr[1] => Equal0.IN7
m_addr[2] => Equal0.IN1
m_addr[3] => Equal0.IN0
m_addr[4] => Equal0.IN6
m_addr[5] => Equal0.IN5
m_addr[6] => Equal0.IN4
m_addr[7] => Equal0.IN3
m_wrdata[0] => ch_sel[0]~reg0.DATAIN
m_wrdata[1] => ch_sel[1]~reg0.DATAIN
m_wrdata[2] => ~NO_FANOUT~
m_wrdata[3] => ~NO_FANOUT~
m_wrdata[4] => ~NO_FANOUT~
m_wrdata[5] => ~NO_FANOUT~
m_wrdata[6] => ~NO_FANOUT~
m_wrdata[7] => ~NO_FANOUT~
m_wrdata[8] => ~NO_FANOUT~
m_wrdata[9] => ~NO_FANOUT~
m_wrdata[10] => ~NO_FANOUT~
m_wrdata[11] => ~NO_FANOUT~
m_wrdata[12] => ~NO_FANOUT~
m_wrdata[13] => ~NO_FANOUT~
m_wrdata[14] => ~NO_FANOUT~
m_wrdata[15] => ~NO_FANOUT~
ch_sel[0] <= ch_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_sel[1] <= ch_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


