#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19c8f30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1997320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x199ea90 .functor NOT 1, L_0x19f4cb0, C4<0>, C4<0>, C4<0>;
L_0x19f4a90 .functor XOR 2, L_0x19f4930, L_0x19f49f0, C4<00>, C4<00>;
L_0x19f4ba0 .functor XOR 2, L_0x19f4a90, L_0x19f4b00, C4<00>, C4<00>;
v0x19f1390_0 .net *"_ivl_10", 1 0, L_0x19f4b00;  1 drivers
v0x19f1490_0 .net *"_ivl_12", 1 0, L_0x19f4ba0;  1 drivers
v0x19f1570_0 .net *"_ivl_2", 1 0, L_0x19f4870;  1 drivers
v0x19f1630_0 .net *"_ivl_4", 1 0, L_0x19f4930;  1 drivers
v0x19f1710_0 .net *"_ivl_6", 1 0, L_0x19f49f0;  1 drivers
v0x19f1840_0 .net *"_ivl_8", 1 0, L_0x19f4a90;  1 drivers
v0x19f1920_0 .net "a", 0 0, v0x19ef2d0_0;  1 drivers
v0x19f19c0_0 .net "b", 0 0, v0x19ef370_0;  1 drivers
v0x19f1a60_0 .net "c", 0 0, v0x19ef410_0;  1 drivers
v0x19f1b00_0 .var "clk", 0 0;
v0x19f1ba0_0 .net "d", 0 0, v0x19ef550_0;  1 drivers
v0x19f1c40_0 .net "out_pos_dut", 0 0, L_0x19f46e0;  1 drivers
v0x19f1ce0_0 .net "out_pos_ref", 0 0, L_0x19f3320;  1 drivers
v0x19f1d80_0 .net "out_sop_dut", 0 0, L_0x19f3b90;  1 drivers
v0x19f1e20_0 .net "out_sop_ref", 0 0, L_0x19ca440;  1 drivers
v0x19f1ec0_0 .var/2u "stats1", 223 0;
v0x19f1f60_0 .var/2u "strobe", 0 0;
v0x19f2110_0 .net "tb_match", 0 0, L_0x19f4cb0;  1 drivers
v0x19f21e0_0 .net "tb_mismatch", 0 0, L_0x199ea90;  1 drivers
v0x19f2280_0 .net "wavedrom_enable", 0 0, v0x19ef820_0;  1 drivers
v0x19f2350_0 .net "wavedrom_title", 511 0, v0x19ef8c0_0;  1 drivers
L_0x19f4870 .concat [ 1 1 0 0], L_0x19f3320, L_0x19ca440;
L_0x19f4930 .concat [ 1 1 0 0], L_0x19f3320, L_0x19ca440;
L_0x19f49f0 .concat [ 1 1 0 0], L_0x19f46e0, L_0x19f3b90;
L_0x19f4b00 .concat [ 1 1 0 0], L_0x19f3320, L_0x19ca440;
L_0x19f4cb0 .cmp/eeq 2, L_0x19f4870, L_0x19f4ba0;
S_0x199b7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1997320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x199ee70 .functor AND 1, v0x19ef410_0, v0x19ef550_0, C4<1>, C4<1>;
L_0x199f250 .functor NOT 1, v0x19ef2d0_0, C4<0>, C4<0>, C4<0>;
L_0x199f630 .functor NOT 1, v0x19ef370_0, C4<0>, C4<0>, C4<0>;
L_0x199f8b0 .functor AND 1, L_0x199f250, L_0x199f630, C4<1>, C4<1>;
L_0x19b6a20 .functor AND 1, L_0x199f8b0, v0x19ef410_0, C4<1>, C4<1>;
L_0x19ca440 .functor OR 1, L_0x199ee70, L_0x19b6a20, C4<0>, C4<0>;
L_0x19f27a0 .functor NOT 1, v0x19ef370_0, C4<0>, C4<0>, C4<0>;
L_0x19f2810 .functor OR 1, L_0x19f27a0, v0x19ef550_0, C4<0>, C4<0>;
L_0x19f2920 .functor AND 1, v0x19ef410_0, L_0x19f2810, C4<1>, C4<1>;
L_0x19f29e0 .functor NOT 1, v0x19ef2d0_0, C4<0>, C4<0>, C4<0>;
L_0x19f2ab0 .functor OR 1, L_0x19f29e0, v0x19ef370_0, C4<0>, C4<0>;
L_0x19f2b20 .functor AND 1, L_0x19f2920, L_0x19f2ab0, C4<1>, C4<1>;
L_0x19f2ca0 .functor NOT 1, v0x19ef370_0, C4<0>, C4<0>, C4<0>;
L_0x19f2d10 .functor OR 1, L_0x19f2ca0, v0x19ef550_0, C4<0>, C4<0>;
L_0x19f2c30 .functor AND 1, v0x19ef410_0, L_0x19f2d10, C4<1>, C4<1>;
L_0x19f2ea0 .functor NOT 1, v0x19ef2d0_0, C4<0>, C4<0>, C4<0>;
L_0x19f2fa0 .functor OR 1, L_0x19f2ea0, v0x19ef550_0, C4<0>, C4<0>;
L_0x19f3060 .functor AND 1, L_0x19f2c30, L_0x19f2fa0, C4<1>, C4<1>;
L_0x19f3210 .functor XNOR 1, L_0x19f2b20, L_0x19f3060, C4<0>, C4<0>;
v0x199e3c0_0 .net *"_ivl_0", 0 0, L_0x199ee70;  1 drivers
v0x199e7c0_0 .net *"_ivl_12", 0 0, L_0x19f27a0;  1 drivers
v0x199eba0_0 .net *"_ivl_14", 0 0, L_0x19f2810;  1 drivers
v0x199ef80_0 .net *"_ivl_16", 0 0, L_0x19f2920;  1 drivers
v0x199f360_0 .net *"_ivl_18", 0 0, L_0x19f29e0;  1 drivers
v0x199f740_0 .net *"_ivl_2", 0 0, L_0x199f250;  1 drivers
v0x199f9c0_0 .net *"_ivl_20", 0 0, L_0x19f2ab0;  1 drivers
v0x19ed840_0 .net *"_ivl_24", 0 0, L_0x19f2ca0;  1 drivers
v0x19ed920_0 .net *"_ivl_26", 0 0, L_0x19f2d10;  1 drivers
v0x19eda00_0 .net *"_ivl_28", 0 0, L_0x19f2c30;  1 drivers
v0x19edae0_0 .net *"_ivl_30", 0 0, L_0x19f2ea0;  1 drivers
v0x19edbc0_0 .net *"_ivl_32", 0 0, L_0x19f2fa0;  1 drivers
v0x19edca0_0 .net *"_ivl_36", 0 0, L_0x19f3210;  1 drivers
L_0x7f94b4e5e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x19edd60_0 .net *"_ivl_38", 0 0, L_0x7f94b4e5e018;  1 drivers
v0x19ede40_0 .net *"_ivl_4", 0 0, L_0x199f630;  1 drivers
v0x19edf20_0 .net *"_ivl_6", 0 0, L_0x199f8b0;  1 drivers
v0x19ee000_0 .net *"_ivl_8", 0 0, L_0x19b6a20;  1 drivers
v0x19ee0e0_0 .net "a", 0 0, v0x19ef2d0_0;  alias, 1 drivers
v0x19ee1a0_0 .net "b", 0 0, v0x19ef370_0;  alias, 1 drivers
v0x19ee260_0 .net "c", 0 0, v0x19ef410_0;  alias, 1 drivers
v0x19ee320_0 .net "d", 0 0, v0x19ef550_0;  alias, 1 drivers
v0x19ee3e0_0 .net "out_pos", 0 0, L_0x19f3320;  alias, 1 drivers
v0x19ee4a0_0 .net "out_sop", 0 0, L_0x19ca440;  alias, 1 drivers
v0x19ee560_0 .net "pos0", 0 0, L_0x19f2b20;  1 drivers
v0x19ee620_0 .net "pos1", 0 0, L_0x19f3060;  1 drivers
L_0x19f3320 .functor MUXZ 1, L_0x7f94b4e5e018, L_0x19f2b20, L_0x19f3210, C4<>;
S_0x19ee7a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1997320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x19ef2d0_0 .var "a", 0 0;
v0x19ef370_0 .var "b", 0 0;
v0x19ef410_0 .var "c", 0 0;
v0x19ef4b0_0 .net "clk", 0 0, v0x19f1b00_0;  1 drivers
v0x19ef550_0 .var "d", 0 0;
v0x19ef640_0 .var/2u "fail", 0 0;
v0x19ef6e0_0 .var/2u "fail1", 0 0;
v0x19ef780_0 .net "tb_match", 0 0, L_0x19f4cb0;  alias, 1 drivers
v0x19ef820_0 .var "wavedrom_enable", 0 0;
v0x19ef8c0_0 .var "wavedrom_title", 511 0;
E_0x19aa350/0 .event negedge, v0x19ef4b0_0;
E_0x19aa350/1 .event posedge, v0x19ef4b0_0;
E_0x19aa350 .event/or E_0x19aa350/0, E_0x19aa350/1;
S_0x19eead0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x19ee7a0;
 .timescale -12 -12;
v0x19eed10_0 .var/2s "i", 31 0;
E_0x19aa1f0 .event posedge, v0x19ef4b0_0;
S_0x19eee10 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x19ee7a0;
 .timescale -12 -12;
v0x19ef010_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x19ef0f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x19ee7a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19efaa0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1997320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19f34d0 .functor AND 1, v0x19ef410_0, v0x19ef550_0, C4<1>, C4<1>;
L_0x19f3780 .functor NOT 1, v0x19ef2d0_0, C4<0>, C4<0>, C4<0>;
L_0x19f3810 .functor NOT 1, v0x19ef370_0, C4<0>, C4<0>, C4<0>;
L_0x19f3990 .functor AND 1, L_0x19f3780, L_0x19f3810, C4<1>, C4<1>;
L_0x19f3ad0 .functor AND 1, L_0x19f3990, v0x19ef410_0, C4<1>, C4<1>;
L_0x19f3b90 .functor OR 1, L_0x19f34d0, L_0x19f3ad0, C4<0>, C4<0>;
L_0x19f3d30 .functor NOT 1, v0x19ef370_0, C4<0>, C4<0>, C4<0>;
L_0x19f3da0 .functor OR 1, L_0x19f3d30, v0x19ef550_0, C4<0>, C4<0>;
L_0x19f3eb0 .functor AND 1, v0x19ef410_0, L_0x19f3da0, C4<1>, C4<1>;
L_0x19f3f70 .functor NOT 1, v0x19ef2d0_0, C4<0>, C4<0>, C4<0>;
L_0x19f4150 .functor OR 1, L_0x19f3f70, v0x19ef370_0, C4<0>, C4<0>;
L_0x19f41c0 .functor AND 1, L_0x19f3eb0, L_0x19f4150, C4<1>, C4<1>;
L_0x19f4340 .functor NOT 1, v0x19ef2d0_0, C4<0>, C4<0>, C4<0>;
L_0x19f43b0 .functor OR 1, L_0x19f4340, v0x19ef550_0, C4<0>, C4<0>;
L_0x19f42d0 .functor AND 1, v0x19ef410_0, L_0x19f43b0, C4<1>, C4<1>;
L_0x19f4540 .functor XNOR 1, L_0x19f41c0, L_0x19f42d0, C4<0>, C4<0>;
v0x19efc60_0 .net *"_ivl_12", 0 0, L_0x19f3d30;  1 drivers
v0x19efd40_0 .net *"_ivl_14", 0 0, L_0x19f3da0;  1 drivers
v0x19efe20_0 .net *"_ivl_16", 0 0, L_0x19f3eb0;  1 drivers
v0x19eff10_0 .net *"_ivl_18", 0 0, L_0x19f3f70;  1 drivers
v0x19efff0_0 .net *"_ivl_2", 0 0, L_0x19f3780;  1 drivers
v0x19f0120_0 .net *"_ivl_20", 0 0, L_0x19f4150;  1 drivers
v0x19f0200_0 .net *"_ivl_24", 0 0, L_0x19f4340;  1 drivers
v0x19f02e0_0 .net *"_ivl_26", 0 0, L_0x19f43b0;  1 drivers
v0x19f03c0_0 .net *"_ivl_30", 0 0, L_0x19f4540;  1 drivers
L_0x7f94b4e5e060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x19f0510_0 .net *"_ivl_32", 0 0, L_0x7f94b4e5e060;  1 drivers
v0x19f05f0_0 .net *"_ivl_4", 0 0, L_0x19f3810;  1 drivers
v0x19f06d0_0 .net *"_ivl_6", 0 0, L_0x19f3990;  1 drivers
v0x19f07b0_0 .net "a", 0 0, v0x19ef2d0_0;  alias, 1 drivers
v0x19f0850_0 .net "b", 0 0, v0x19ef370_0;  alias, 1 drivers
v0x19f0940_0 .net "c", 0 0, v0x19ef410_0;  alias, 1 drivers
v0x19f0a30_0 .net "d", 0 0, v0x19ef550_0;  alias, 1 drivers
v0x19f0b20_0 .net "out_pos", 0 0, L_0x19f46e0;  alias, 1 drivers
v0x19f0cf0_0 .net "out_sop", 0 0, L_0x19f3b90;  alias, 1 drivers
v0x19f0db0_0 .net "pos0", 0 0, L_0x19f41c0;  1 drivers
v0x19f0e70_0 .net "pos1", 0 0, L_0x19f42d0;  1 drivers
v0x19f0f30_0 .net "sop_term1", 0 0, L_0x19f34d0;  1 drivers
v0x19f0ff0_0 .net "sop_term2", 0 0, L_0x19f3ad0;  1 drivers
L_0x19f46e0 .functor MUXZ 1, L_0x7f94b4e5e060, L_0x19f41c0, L_0x19f4540, C4<>;
S_0x19f1170 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1997320;
 .timescale -12 -12;
E_0x19939f0 .event anyedge, v0x19f1f60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19f1f60_0;
    %nor/r;
    %assign/vec4 v0x19f1f60_0, 0;
    %wait E_0x19939f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19ee7a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19ef640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19ef6e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x19ee7a0;
T_4 ;
    %wait E_0x19aa350;
    %load/vec4 v0x19ef780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19ef640_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x19ee7a0;
T_5 ;
    %wait E_0x19aa1f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19ef550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef370_0, 0;
    %assign/vec4 v0x19ef2d0_0, 0;
    %wait E_0x19aa1f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19ef550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef370_0, 0;
    %assign/vec4 v0x19ef2d0_0, 0;
    %wait E_0x19aa1f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19ef550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef370_0, 0;
    %assign/vec4 v0x19ef2d0_0, 0;
    %wait E_0x19aa1f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19ef550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef370_0, 0;
    %assign/vec4 v0x19ef2d0_0, 0;
    %wait E_0x19aa1f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19ef550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef370_0, 0;
    %assign/vec4 v0x19ef2d0_0, 0;
    %wait E_0x19aa1f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19ef550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef370_0, 0;
    %assign/vec4 v0x19ef2d0_0, 0;
    %wait E_0x19aa1f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19ef550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef370_0, 0;
    %assign/vec4 v0x19ef2d0_0, 0;
    %wait E_0x19aa1f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19ef550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef370_0, 0;
    %assign/vec4 v0x19ef2d0_0, 0;
    %wait E_0x19aa1f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19ef550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef370_0, 0;
    %assign/vec4 v0x19ef2d0_0, 0;
    %wait E_0x19aa1f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19ef550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef370_0, 0;
    %assign/vec4 v0x19ef2d0_0, 0;
    %wait E_0x19aa1f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19ef550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef370_0, 0;
    %assign/vec4 v0x19ef2d0_0, 0;
    %wait E_0x19aa1f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19ef550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef370_0, 0;
    %assign/vec4 v0x19ef2d0_0, 0;
    %wait E_0x19aa1f0;
    %load/vec4 v0x19ef640_0;
    %store/vec4 v0x19ef6e0_0, 0, 1;
    %fork t_1, S_0x19eead0;
    %jmp t_0;
    .scope S_0x19eead0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x19eed10_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x19eed10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x19aa1f0;
    %load/vec4 v0x19eed10_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19ef550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef370_0, 0;
    %assign/vec4 v0x19ef2d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19eed10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x19eed10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x19ee7a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19aa350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19ef550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ef370_0, 0;
    %assign/vec4 v0x19ef2d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x19ef640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x19ef6e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1997320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19f1b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19f1f60_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1997320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x19f1b00_0;
    %inv;
    %store/vec4 v0x19f1b00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1997320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19ef4b0_0, v0x19f21e0_0, v0x19f1920_0, v0x19f19c0_0, v0x19f1a60_0, v0x19f1ba0_0, v0x19f1e20_0, v0x19f1d80_0, v0x19f1ce0_0, v0x19f1c40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1997320;
T_9 ;
    %load/vec4 v0x19f1ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x19f1ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19f1ec0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x19f1ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x19f1ec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19f1ec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x19f1ec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19f1ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19f1ec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19f1ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1997320;
T_10 ;
    %wait E_0x19aa350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19f1ec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19f1ec0_0, 4, 32;
    %load/vec4 v0x19f2110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x19f1ec0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19f1ec0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19f1ec0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19f1ec0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x19f1e20_0;
    %load/vec4 v0x19f1e20_0;
    %load/vec4 v0x19f1d80_0;
    %xor;
    %load/vec4 v0x19f1e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x19f1ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19f1ec0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x19f1ec0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19f1ec0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x19f1ce0_0;
    %load/vec4 v0x19f1ce0_0;
    %load/vec4 v0x19f1c40_0;
    %xor;
    %load/vec4 v0x19f1ce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x19f1ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19f1ec0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x19f1ec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19f1ec0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/ece241_2013_q2/iter0/response46/top_module.sv";
