#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000239f32dabb0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v00000239f333afe0_0 .var "clk", 0 0;
v00000239f3339500_0 .var "data_in", 7 0;
v00000239f3339f00_0 .net "data_out", 7 0, L_00000239f333a720;  1 drivers
v00000239f3339dc0_0 .var "reset", 0 0;
S_00000239f32dad40 .scope module, "register" "Register" 2 8, 3 3 0, S_00000239f32dabb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "data_out";
v00000239f333a400_0 .net "clk", 0 0, v00000239f333afe0_0;  1 drivers
v00000239f3339be0_0 .net "data_in", 7 0, v00000239f3339500_0;  1 drivers
v00000239f3339a00_0 .net "data_out", 7 0, L_00000239f333a720;  alias, 1 drivers
v00000239f333a180_0 .net "reset", 0 0, v00000239f3339dc0_0;  1 drivers
L_00000239f333b120 .part v00000239f3339500_0, 0, 1;
L_00000239f333a4a0 .part v00000239f3339500_0, 1, 1;
L_00000239f333a680 .part v00000239f3339500_0, 2, 1;
L_00000239f333a5e0 .part v00000239f3339500_0, 3, 1;
L_00000239f333a9a0 .part v00000239f3339500_0, 4, 1;
L_00000239f3339640 .part v00000239f3339500_0, 5, 1;
L_00000239f33395a0 .part v00000239f3339500_0, 6, 1;
LS_00000239f333a720_0_0 .concat8 [ 1 1 1 1], L_00000239f333bc70, L_00000239f333bb20, L_00000239f333c1b0, L_00000239f333b7a0;
LS_00000239f333a720_0_4 .concat8 [ 1 1 1 1], L_00000239f333c290, L_00000239f333bea0, L_00000239f333c370, L_00000239f333e5f0;
L_00000239f333a720 .concat8 [ 4 4 0 0], LS_00000239f333a720_0_0, LS_00000239f333a720_0_4;
L_00000239f33396e0 .part v00000239f3339500_0, 7, 1;
S_00000239f32d4f70 .scope module, "dff0" "DFF" 3 10, 4 1 0, S_00000239f32dad40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
L_00000239f32ce8c0 .functor NAND 1, L_00000239f333b120, v00000239f333afe0_0, v00000239f3339dc0_0, C4<1>;
L_00000239f32cea10 .functor NAND 1, L_00000239f32ced20, v00000239f333afe0_0, v00000239f3339dc0_0, C4<1>;
L_00000239f32ced20 .functor NOT 1, L_00000239f333b120, C4<0>, C4<0>, C4<0>;
L_00000239f333b730 .functor NAND 1, L_00000239f32cea10, L_00000239f333bc70, C4<1>, C4<1>;
L_00000239f333bc70 .functor NAND 1, L_00000239f32ce8c0, L_00000239f333b730, C4<1>, C4<1>;
v00000239f32deb60_0 .net "D", 0 0, L_00000239f333b120;  1 drivers
v00000239f32de3e0_0 .net "Q", 0 0, L_00000239f333bc70;  1 drivers
v00000239f32df240_0 .net "Qm", 0 0, L_00000239f333b730;  1 drivers
v00000239f32de480_0 .net "R", 0 0, L_00000239f32cea10;  1 drivers
v00000239f32df100_0 .net "S", 0 0, L_00000239f32ce8c0;  1 drivers
v00000239f32dee80_0 .net *"_ivl_2", 0 0, L_00000239f32ced20;  1 drivers
v00000239f32deca0_0 .net "clk", 0 0, v00000239f333afe0_0;  alias, 1 drivers
v00000239f32df600_0 .net "rst", 0 0, v00000239f3339dc0_0;  alias, 1 drivers
S_00000239f32d5100 .scope module, "dff1" "DFF" 3 11, 4 1 0, S_00000239f32dad40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
L_00000239f333c4c0 .functor NAND 1, L_00000239f333a4a0, v00000239f333afe0_0, v00000239f3339dc0_0, C4<1>;
L_00000239f333b880 .functor NAND 1, L_00000239f333b8f0, v00000239f333afe0_0, v00000239f3339dc0_0, C4<1>;
L_00000239f333b8f0 .functor NOT 1, L_00000239f333a4a0, C4<0>, C4<0>, C4<0>;
L_00000239f333bce0 .functor NAND 1, L_00000239f333b880, L_00000239f333bb20, C4<1>, C4<1>;
L_00000239f333bb20 .functor NAND 1, L_00000239f333c4c0, L_00000239f333bce0, C4<1>, C4<1>;
v00000239f32dec00_0 .net "D", 0 0, L_00000239f333a4a0;  1 drivers
v00000239f32df920_0 .net "Q", 0 0, L_00000239f333bb20;  1 drivers
v00000239f32ded40_0 .net "Qm", 0 0, L_00000239f333bce0;  1 drivers
v00000239f32dfa60_0 .net "R", 0 0, L_00000239f333b880;  1 drivers
v00000239f32dfce0_0 .net "S", 0 0, L_00000239f333c4c0;  1 drivers
v00000239f32defc0_0 .net *"_ivl_2", 0 0, L_00000239f333b8f0;  1 drivers
v00000239f32de520_0 .net "clk", 0 0, v00000239f333afe0_0;  alias, 1 drivers
v00000239f32dfd80_0 .net "rst", 0 0, v00000239f3339dc0_0;  alias, 1 drivers
S_00000239f32d3be0 .scope module, "dff2" "DFF" 3 12, 4 1 0, S_00000239f32dad40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
L_00000239f333bb90 .functor NAND 1, L_00000239f333a680, v00000239f333afe0_0, v00000239f3339dc0_0, C4<1>;
L_00000239f333c530 .functor NAND 1, L_00000239f333c5a0, v00000239f333afe0_0, v00000239f3339dc0_0, C4<1>;
L_00000239f333c5a0 .functor NOT 1, L_00000239f333a680, C4<0>, C4<0>, C4<0>;
L_00000239f333b6c0 .functor NAND 1, L_00000239f333c530, L_00000239f333c1b0, C4<1>, C4<1>;
L_00000239f333c1b0 .functor NAND 1, L_00000239f333bb90, L_00000239f333b6c0, C4<1>, C4<1>;
v00000239f32de840_0 .net "D", 0 0, L_00000239f333a680;  1 drivers
v00000239f32df060_0 .net "Q", 0 0, L_00000239f333c1b0;  1 drivers
v00000239f32df1a0_0 .net "Qm", 0 0, L_00000239f333b6c0;  1 drivers
v00000239f32de5c0_0 .net "R", 0 0, L_00000239f333c530;  1 drivers
v00000239f32dfba0_0 .net "S", 0 0, L_00000239f333bb90;  1 drivers
v00000239f32df2e0_0 .net *"_ivl_2", 0 0, L_00000239f333c5a0;  1 drivers
v00000239f32df380_0 .net "clk", 0 0, v00000239f333afe0_0;  alias, 1 drivers
v00000239f32de700_0 .net "rst", 0 0, v00000239f3339dc0_0;  alias, 1 drivers
S_00000239f32d3d70 .scope module, "dff3" "DFF" 3 13, 4 1 0, S_00000239f32dad40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
L_00000239f333bff0 .functor NAND 1, L_00000239f333a5e0, v00000239f333afe0_0, v00000239f3339dc0_0, C4<1>;
L_00000239f333c0d0 .functor NAND 1, L_00000239f333bc00, v00000239f333afe0_0, v00000239f3339dc0_0, C4<1>;
L_00000239f333bc00 .functor NOT 1, L_00000239f333a5e0, C4<0>, C4<0>, C4<0>;
L_00000239f333c140 .functor NAND 1, L_00000239f333c0d0, L_00000239f333b7a0, C4<1>, C4<1>;
L_00000239f333b7a0 .functor NAND 1, L_00000239f333bff0, L_00000239f333c140, C4<1>, C4<1>;
v00000239f32df420_0 .net "D", 0 0, L_00000239f333a5e0;  1 drivers
v00000239f32dfe20_0 .net "Q", 0 0, L_00000239f333b7a0;  1 drivers
v00000239f32df6a0_0 .net "Qm", 0 0, L_00000239f333c140;  1 drivers
v00000239f32df740_0 .net "R", 0 0, L_00000239f333c0d0;  1 drivers
v00000239f32df7e0_0 .net "S", 0 0, L_00000239f333bff0;  1 drivers
v00000239f32de660_0 .net *"_ivl_2", 0 0, L_00000239f333bc00;  1 drivers
v00000239f32dfb00_0 .net "clk", 0 0, v00000239f333afe0_0;  alias, 1 drivers
v00000239f32de980_0 .net "rst", 0 0, v00000239f3339dc0_0;  alias, 1 drivers
S_00000239f32d3f00 .scope module, "dff4" "DFF" 3 14, 4 1 0, S_00000239f32dad40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
L_00000239f333be30 .functor NAND 1, L_00000239f333a9a0, v00000239f333afe0_0, v00000239f3339dc0_0, C4<1>;
L_00000239f333bd50 .functor NAND 1, L_00000239f333c220, v00000239f333afe0_0, v00000239f3339dc0_0, C4<1>;
L_00000239f333c220 .functor NOT 1, L_00000239f333a9a0, C4<0>, C4<0>, C4<0>;
L_00000239f333b810 .functor NAND 1, L_00000239f333bd50, L_00000239f333c290, C4<1>, C4<1>;
L_00000239f333c290 .functor NAND 1, L_00000239f333be30, L_00000239f333b810, C4<1>, C4<1>;
v00000239f32de0c0_0 .net "D", 0 0, L_00000239f333a9a0;  1 drivers
v00000239f32df880_0 .net "Q", 0 0, L_00000239f333c290;  1 drivers
v00000239f32df9c0_0 .net "Qm", 0 0, L_00000239f333b810;  1 drivers
v00000239f32dfec0_0 .net "R", 0 0, L_00000239f333bd50;  1 drivers
v00000239f32de160_0 .net "S", 0 0, L_00000239f333be30;  1 drivers
v00000239f32de8e0_0 .net *"_ivl_2", 0 0, L_00000239f333c220;  1 drivers
v00000239f32d0a90_0 .net "clk", 0 0, v00000239f333afe0_0;  alias, 1 drivers
v00000239f32d06d0_0 .net "rst", 0 0, v00000239f3339dc0_0;  alias, 1 drivers
S_00000239f33390a0 .scope module, "dff5" "DFF" 3 15, 4 1 0, S_00000239f32dad40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
L_00000239f333bdc0 .functor NAND 1, L_00000239f3339640, v00000239f333afe0_0, v00000239f3339dc0_0, C4<1>;
L_00000239f333b960 .functor NAND 1, L_00000239f333b9d0, v00000239f333afe0_0, v00000239f3339dc0_0, C4<1>;
L_00000239f333b9d0 .functor NOT 1, L_00000239f3339640, C4<0>, C4<0>, C4<0>;
L_00000239f333c060 .functor NAND 1, L_00000239f333b960, L_00000239f333bea0, C4<1>, C4<1>;
L_00000239f333bea0 .functor NAND 1, L_00000239f333bdc0, L_00000239f333c060, C4<1>, C4<1>;
v00000239f32d08b0_0 .net "D", 0 0, L_00000239f3339640;  1 drivers
v00000239f32d0b30_0 .net "Q", 0 0, L_00000239f333bea0;  1 drivers
v00000239f3339820_0 .net "Qm", 0 0, L_00000239f333c060;  1 drivers
v00000239f333ae00_0 .net "R", 0 0, L_00000239f333b960;  1 drivers
v00000239f33398c0_0 .net "S", 0 0, L_00000239f333bdc0;  1 drivers
v00000239f333a0e0_0 .net *"_ivl_2", 0 0, L_00000239f333b9d0;  1 drivers
v00000239f333a2c0_0 .net "clk", 0 0, v00000239f333afe0_0;  alias, 1 drivers
v00000239f3339320_0 .net "rst", 0 0, v00000239f3339dc0_0;  alias, 1 drivers
S_00000239f333b240 .scope module, "dff6" "DFF" 3 16, 4 1 0, S_00000239f32dad40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
L_00000239f333c300 .functor NAND 1, L_00000239f33395a0, v00000239f333afe0_0, v00000239f3339dc0_0, C4<1>;
L_00000239f333bf10 .functor NAND 1, L_00000239f333bf80, v00000239f333afe0_0, v00000239f3339dc0_0, C4<1>;
L_00000239f333bf80 .functor NOT 1, L_00000239f33395a0, C4<0>, C4<0>, C4<0>;
L_00000239f333ba40 .functor NAND 1, L_00000239f333bf10, L_00000239f333c370, C4<1>, C4<1>;
L_00000239f333c370 .functor NAND 1, L_00000239f333c300, L_00000239f333ba40, C4<1>, C4<1>;
v00000239f333b080_0 .net "D", 0 0, L_00000239f33395a0;  1 drivers
v00000239f333acc0_0 .net "Q", 0 0, L_00000239f333c370;  1 drivers
v00000239f3339b40_0 .net "Qm", 0 0, L_00000239f333ba40;  1 drivers
v00000239f333ac20_0 .net "R", 0 0, L_00000239f333bf10;  1 drivers
v00000239f3339d20_0 .net "S", 0 0, L_00000239f333c300;  1 drivers
v00000239f333af40_0 .net *"_ivl_2", 0 0, L_00000239f333bf80;  1 drivers
v00000239f333a900_0 .net "clk", 0 0, v00000239f333afe0_0;  alias, 1 drivers
v00000239f3339460_0 .net "rst", 0 0, v00000239f3339dc0_0;  alias, 1 drivers
S_00000239f333b3d0 .scope module, "dff7" "DFF" 3 17, 4 1 0, S_00000239f32dad40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
L_00000239f333bab0 .functor NAND 1, L_00000239f33396e0, v00000239f333afe0_0, v00000239f3339dc0_0, C4<1>;
L_00000239f333c3e0 .functor NAND 1, L_00000239f333c450, v00000239f333afe0_0, v00000239f3339dc0_0, C4<1>;
L_00000239f333c450 .functor NOT 1, L_00000239f33396e0, C4<0>, C4<0>, C4<0>;
L_00000239f333e580 .functor NAND 1, L_00000239f333c3e0, L_00000239f333e5f0, C4<1>, C4<1>;
L_00000239f333e5f0 .functor NAND 1, L_00000239f333bab0, L_00000239f333e580, C4<1>, C4<1>;
v00000239f3339aa0_0 .net "D", 0 0, L_00000239f33396e0;  1 drivers
v00000239f3339280_0 .net "Q", 0 0, L_00000239f333e5f0;  1 drivers
v00000239f3339960_0 .net "Qm", 0 0, L_00000239f333e580;  1 drivers
v00000239f33393c0_0 .net "R", 0 0, L_00000239f333c3e0;  1 drivers
v00000239f333aae0_0 .net "S", 0 0, L_00000239f333bab0;  1 drivers
v00000239f333a540_0 .net *"_ivl_2", 0 0, L_00000239f333c450;  1 drivers
v00000239f333a360_0 .net "clk", 0 0, v00000239f333afe0_0;  alias, 1 drivers
v00000239f3339e60_0 .net "rst", 0 0, v00000239f3339dc0_0;  alias, 1 drivers
    .scope S_00000239f32dabb0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000239f3339500_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239f333afe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239f3339dc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000239f3339dc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v00000239f3339500_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v00000239f3339500_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v00000239f3339500_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v00000239f3339500_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000239f32dabb0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v00000239f333afe0_0;
    %inv;
    %store/vec4 v00000239f333afe0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000239f32dabb0;
T_2 ;
    %vpi_call 2 35 "$monitor", "At time %t, data_in = %b, data_out = %b, clk = %d, reset = %d", $time, v00000239f3339500_0, v00000239f3339f00_0, v00000239f333afe0_0, v00000239f3339dc0_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Register-tb.v";
    "./Register.v";
    "./DFF.v";
