{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542030876898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542030876908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 21:54:36 2018 " "Processing started: Mon Nov 12 21:54:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542030876908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542030876908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off device_74hc595 -c device_74hc595 " "Command: quartus_map --read_settings_files=on --write_settings_files=off device_74hc595 -c device_74hc595" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542030876908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542030877429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542030877429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/inkey.v 1 1 " "Found 1 design units, including 1 entities, in source file module/inkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 inkey " "Found entity 1: inkey" {  } { { "module/inkey.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/module/inkey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542030884944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542030884944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/device_74hc595.v 1 1 " "Found 1 design units, including 1 entities, in source file module/device_74hc595.v" { { "Info" "ISGN_ENTITY_NAME" "1 device_74hc595 " "Found entity 1: device_74hc595" {  } { { "module/device_74hc595.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/module/device_74hc595.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542030884948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542030884948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/device_74hc595_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/device_74hc595_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 device_74hc595_tb " "Found entity 1: device_74hc595_tb" {  } { { "testbench/device_74hc595_tb.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/testbench/device_74hc595_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542030884953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542030884953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/test_74hc595.v 1 1 " "Found 1 design units, including 1 entities, in source file module/test_74hc595.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_74hc595 " "Found entity 1: test_74hc595" {  } { { "module/test_74hc595.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/module/test_74hc595.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542030884958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542030884958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/test_74hc595_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/test_74hc595_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_74hc595_tb " "Found entity 1: test_74hc595_tb" {  } { { "testbench/test_74hc595_tb.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/testbench/test_74hc595_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542030884962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542030884962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/bcddecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file module/bcddecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDdecoder " "Found entity 1: BCDdecoder" {  } { { "module/BCDdecoder.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/module/BCDdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542030884968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542030884968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file module/frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencydivider " "Found entity 1: frequencydivider" {  } { { "module/frequencydivider.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/module/frequencydivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542030884973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542030884973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/bcddisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file module/bcddisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDDisplay " "Found entity 1: BCDDisplay" {  } { { "module/BCDDisplay.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/module/BCDDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542030884978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542030884978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/bcddisplay_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/bcddisplay_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDDisplay_tb " "Found entity 1: BCDDisplay_tb" {  } { { "testbench/BCDDisplay_tb.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/testbench/BCDDisplay_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542030884983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542030884983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_74hc595 " "Elaborating entity \"test_74hc595\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542030885011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inkey inkey:inkey_1 " "Elaborating entity \"inkey\" for hierarchy \"inkey:inkey_1\"" {  } { { "module/test_74hc595.v" "inkey_1" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/module/test_74hc595.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542030885027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDDisplay BCDDisplay:BCDDisplay_1 " "Elaborating entity \"BCDDisplay\" for hierarchy \"BCDDisplay:BCDDisplay_1\"" {  } { { "module/test_74hc595.v" "BCDDisplay_1" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/module/test_74hc595.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542030885029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BCDDisplay.v(61) " "Verilog HDL assignment warning at BCDDisplay.v(61): truncated value with size 32 to match size of target (8)" {  } { { "module/BCDDisplay.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/module/BCDDisplay.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542030885030 "|test_74hc595|BCDDisplay:BCDDisplay_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BCDDisplay.v(69) " "Verilog HDL assignment warning at BCDDisplay.v(69): truncated value with size 32 to match size of target (8)" {  } { { "module/BCDDisplay.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/module/BCDDisplay.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542030885030 "|test_74hc595|BCDDisplay:BCDDisplay_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDdecoder BCDDisplay:BCDDisplay_1\|BCDdecoder:BCDdecoder_01 " "Elaborating entity \"BCDdecoder\" for hierarchy \"BCDDisplay:BCDDisplay_1\|BCDdecoder:BCDdecoder_01\"" {  } { { "module/BCDDisplay.v" "BCDdecoder_01" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/module/BCDDisplay.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542030885031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencydivider BCDDisplay:BCDDisplay_1\|frequencydivider:frequencydivider_01 " "Elaborating entity \"frequencydivider\" for hierarchy \"BCDDisplay:BCDDisplay_1\|frequencydivider:frequencydivider_01\"" {  } { { "module/BCDDisplay.v" "frequencydivider_01" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/module/BCDDisplay.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542030885033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "device_74hc595 BCDDisplay:BCDDisplay_1\|device_74hc595:device_74hc595_01 " "Elaborating entity \"device_74hc595\" for hierarchy \"BCDDisplay:BCDDisplay_1\|device_74hc595:device_74hc595_01\"" {  } { { "module/BCDDisplay.v" "device_74hc595_01" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/module/BCDDisplay.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542030885035 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542030885399 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "module/device_74hc595.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/module/device_74hc595.v" 14 -1 0 } } { "module/BCDDisplay.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/module/BCDDisplay.v" 58 -1 0 } } { "module/BCDDisplay.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/module/BCDDisplay.v" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1542030885408 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1542030885408 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542030885487 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542030885749 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542030885882 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542030885882 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key " "No output dependent on input pin \"key\"" {  } { { "module/test_74hc595.v" "" { Text "C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class03_hc595/module/test_74hc595.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542030885967 "|test_74hc595|key"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542030885967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "253 " "Implemented 253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542030885967 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542030885967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "247 " "Implemented 247 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542030885967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542030885967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542030885989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 21:54:45 2018 " "Processing ended: Mon Nov 12 21:54:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542030885989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542030885989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542030885989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542030885989 ""}
