#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Mar 24 12:46:10 2016
# Process ID: 5300
# Current directory: D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4
# Command line: vivado.exe -log hdmi_vga_vision_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source hdmi_vga_vision_wrapper.tcl -notrace
# Log file: D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4/hdmi_vga_vision_wrapper.vdi
# Journal file: D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4\vivado.jou
#-----------------------------------------------------------
source hdmi_vga_vision_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_vga_vision_i/dvi2rgb_0/U0'
Finished Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_vga_vision_i/dvi2rgb_0/U0'
Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0_board.xdc] for cell 'hdmi_vga_vision_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0_board.xdc] for cell 'hdmi_vga_vision_i/clk_wiz_0/inst'
Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.xdc] for cell 'hdmi_vga_vision_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 964.809 ; gain = 475.680
Finished Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.xdc] for cell 'hdmi_vga_vision_i/clk_wiz_0/inst'
Parsing XDC File [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:411]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:411]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_CLK'. [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:412]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:412]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_CLK'. [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:466]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:466]
Finished Parsing XDC File [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_vid_in_axi4s_0_0/hdmi_vga_vision_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_vid_in_axi4s_0_0/hdmi_vga_vision_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_vid_in_axi4s_0/inst'
Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_tc_0_0/hdmi_vga_vision_v_tc_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_tc_0/U0'
Finished Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_tc_0_0/hdmi_vga_vision_v_tc_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_tc_0/U0'
Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_axi4s_vid_out_0_0/hdmi_vga_vision_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_axi4s_vid_out_0_0/hdmi_vga_vision_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_axi4s_vid_out_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 964.875 ; gain = 742.074
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -84 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 964.875 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zybo/hdmi_vga_zybo/hdmi_library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Mar 24 12:51:58 2016
# Process ID: 10604
# Current directory: D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4
# Command line: vivado.exe -log hdmi_vga_vision_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source hdmi_vga_vision_wrapper.tcl -notrace
# Log file: D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4/hdmi_vga_vision_wrapper.vdi
# Journal file: D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4\vivado.jou
#-----------------------------------------------------------
source hdmi_vga_vision_wrapper.tcl -notrace
Command: open_checkpoint D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4/hdmi_vga_vision_wrapper.dcp
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4/.Xil/Vivado-10604-/dcp/hdmi_vga_vision_wrapper_board.xdc]
Finished Parsing XDC File [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4/.Xil/Vivado-10604-/dcp/hdmi_vga_vision_wrapper_board.xdc]
Parsing XDC File [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4/.Xil/Vivado-10604-/dcp/hdmi_vga_vision_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.293 ; gain = 475.758
Finished Parsing XDC File [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4/.Xil/Vivado-10604-/dcp/hdmi_vga_vision_wrapper_early.xdc]
Parsing XDC File [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4/.Xil/Vivado-10604-/dcp/hdmi_vga_vision_wrapper.xdc]
Finished Parsing XDC File [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4/.Xil/Vivado-10604-/dcp/hdmi_vga_vision_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 965.297 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 965.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 965.309 ; gain = 775.574
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -84 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.182 . Memory (MB): peak = 970.805 ; gain = 2.586
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zybo/hdmi_vga_zybo/hdmi_library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "7d0f03ed9dc6c806".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.0 for cell u_ila_0_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1037.234 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1f468913f

Time (s): cpu = 00:00:04 ; elapsed = 00:05:14 . Memory (MB): peak = 1037.234 ; gain = 66.430
Implement Debug Cores | Checksum: 1f297f731
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 242bbf792

Time (s): cpu = 00:00:05 ; elapsed = 00:05:15 . Memory (MB): peak = 1045.449 ; gain = 74.645

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 213 cells.
Phase 3 Constant Propagation | Checksum: e9a33c3d

Time (s): cpu = 00:00:06 ; elapsed = 00:05:16 . Memory (MB): peak = 1045.449 ; gain = 74.645

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 961 unconnected nets.
INFO: [Opt 31-11] Eliminated 373 unconnected cells.
Phase 4 Sweep | Checksum: 1d60bc25f

Time (s): cpu = 00:00:07 ; elapsed = 00:05:17 . Memory (MB): peak = 1045.449 ; gain = 74.645

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1045.449 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d60bc25f

Time (s): cpu = 00:00:07 ; elapsed = 00:05:17 . Memory (MB): peak = 1045.449 ; gain = 74.645

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 1b06aea29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1209.160 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b06aea29

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1209.160 ; gain = 163.711
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:05:24 . Memory (MB): peak = 1209.160 ; gain = 243.852
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1209.160 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4/hdmi_vga_vision_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -84 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1209.160 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 1f807a73

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.855 . Memory (MB): peak = 1209.160 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 1f807a73

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 1f807a73

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 0019e7b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1209.160 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ad6adb9a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: da66e2cf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1209.160 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 171da4277

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.160 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 171da4277

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 171da4277

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.160 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 171da4277

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.160 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 171da4277

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c11b6ce1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c11b6ce1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 254db0100

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27420aeaf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 27420aeaf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 24052b6f8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 24052b6f8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 15fd32384

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1209.160 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 15fd32384

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 15fd32384

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 15fd32384

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1209.160 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 15fd32384

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1d61ada11

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1209.160 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d61ada11

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 270e1f652

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 270e1f652

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 270e1f652

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 22b74ad20

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1209.160 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 22b74ad20

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1209.160 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 22b74ad20

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.006. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 207f66b0b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1209.160 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 207f66b0b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1209.160 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 207f66b0b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 207f66b0b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 207f66b0b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 207f66b0b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1209.160 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 207f66b0b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1bc11af40

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1209.160 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bc11af40

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1209.160 ; gain = 0.000
Ending Placer Task | Checksum: dfa338a7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1209.160 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1209.160 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.728 . Memory (MB): peak = 1209.160 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1209.160 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1209.160 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1209.160 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -84 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c69a2063 ConstDB: 0 ShapeSum: 19091844 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17946b257

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17946b257

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17946b257

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1209.160 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2c41a8893

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1209.160 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.927  | TNS=0.000  | WHS=-0.702 | THS=-96.950|

Phase 2 Router Initialization | Checksum: 25a405978

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1798b7778

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 413
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1dc898fcb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1209.160 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.047  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14912b5a1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1209.160 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 14912b5a1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b14c5657

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1209.160 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.200  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b14c5657

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b14c5657

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1209.160 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1b14c5657

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1bbd03513

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1209.160 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.200  | TNS=0.000  | WHS=-0.411 | THS=-0.779 |


Phase 6.2 Lut RouteThru Assignment for hold
Phase 6.2 Lut RouteThru Assignment for hold | Checksum: 1e9f7eed7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1209.160 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1e9f7eed7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.57869 %
  Global Horizontal Routing Utilization  = 2.0108 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14f6bac49

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14f6bac49

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d8f184ab

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1209.160 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1db663f32

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1209.160 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.200  | TNS=0.000  | WHS=-0.411 | THS=-0.779 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1db663f32

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1209.160 ; gain = 0.000
WARNING: [Route 35-419] Router was unable to fix hold violation on pin u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D driven by global clock buffer BUFGCTRL_X0Y17.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D driven by global clock buffer BUFGCTRL_X0Y17.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-418] Router was unable to fix hold violation on 1 pins that were part of dedicated connections. Router cannot add any routing detour to fix hold on dedicated connections.
Resolution: Run report_timing_summary to analyze the hold violations.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1209.160 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1209.160 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.889 . Memory (MB): peak = 1209.160 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4/hdmi_vga_vision_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 12:58:52 2016...
