Analysis & Synthesis report for Keyboard_velocity
Sun Jan 26 19:04:05 2020
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for scfifo0:inst8|dcfifo:dcfifo_component
 12. Source assignments for scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated
 13. Parameter Settings for User Entity Instance: scfifo0:inst8|dcfifo:dcfifo_component
 14. Parameter Settings for User Entity Instance: scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4
 15. dcfifo Parameter Settings by Entity Instance
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Jan 26 19:04:05 2020   ;
; Quartus II Version          ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name               ; Keyboard_velocity                       ;
; Top-level Entity Name       ; Main_with_internal_fifo                 ;
; Family                      ; MAX II                                  ;
; Total logic elements        ; 1,665                                   ;
; Total pins                  ; 27                                      ;
; Total virtual pins          ; 0                                       ;
; UFM blocks                  ; 0 / 1 ( 0 % )                           ;
+-----------------------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                 ;
+----------------------------------------------------------------+-------------------------+--------------------+
; Option                                                         ; Setting                 ; Default Value      ;
+----------------------------------------------------------------+-------------------------+--------------------+
; Device                                                         ; EPM1270T144C5           ;                    ;
; Top-level entity name                                          ; Main_with_internal_fifo ; Keyboard_velocity  ;
; Family name                                                    ; MAX II                  ; Cyclone IV GX      ;
; Restructure Multiplexers                                       ; On                      ; Auto               ;
; Optimization Technique                                         ; Area                    ; Balanced           ;
; HDL message level                                              ; Level3                  ; Level2             ;
; Use smart compilation                                          ; Off                     ; Off                ;
; Create Debugging Nodes for IP Cores                            ; Off                     ; Off                ;
; Preserve fewer node names                                      ; On                      ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                     ; Off                ;
; Verilog Version                                                ; Verilog_2001            ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93                  ; VHDL93             ;
; State Machine Processing                                       ; Auto                    ; Auto               ;
; Safe State Machine                                             ; Off                     ; Off                ;
; Extract Verilog State Machines                                 ; On                      ; On                 ;
; Extract VHDL State Machines                                    ; On                      ; On                 ;
; Ignore Verilog initial constructs                              ; Off                     ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000                    ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                     ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                      ; On                 ;
; Parallel Synthesis                                             ; On                      ; On                 ;
; NOT Gate Push-Back                                             ; On                      ; On                 ;
; Power-Up Don't Care                                            ; On                      ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                     ; Off                ;
; Remove Duplicate Registers                                     ; On                      ; On                 ;
; Ignore CARRY Buffers                                           ; Off                     ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                     ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                     ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                     ; Off                ;
; Ignore LCELL Buffers                                           ; Off                     ; Off                ;
; Ignore SOFT Buffers                                            ; On                      ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                     ; Off                ;
; Carry Chain Length                                             ; 70                      ; 70                 ;
; Auto Carry Chains                                              ; On                      ; On                 ;
; Auto Open-Drain Pins                                           ; On                      ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                     ; Off                ;
; Perform gate-level register retiming                           ; Off                     ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                      ; On                 ;
; Auto Shift Register Replacement                                ; Auto                    ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                      ; On                 ;
; Allow Synchronous Control Signals                              ; On                      ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                     ; Off                ;
; Auto Resource Sharing                                          ; Off                     ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                      ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                     ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                      ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                     ; Off                ;
; Synchronization Register Chain Length                          ; 2                       ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation      ; Normal compilation ;
; Suppress Register Optimization Related Messages                ; Off                     ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 5000                    ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                     ; 100                ;
; Clock MUX Protection                                           ; On                      ; On                 ;
; Block Design Naming                                            ; Auto                    ; Auto               ;
; Synthesis Effort                                               ; Auto                    ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                      ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium                  ; Medium             ;
+----------------------------------------------------------------+-------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                       ;
+------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+
; KeyBuffers.vhd                           ; yes             ; User VHDL File                     ; A:/_Projects/synth/CPLD design - 2020 8.1/KeyBuffers.vhd                           ;
; MIDI_UART.vhd                            ; yes             ; User VHDL File                     ; A:/_Projects/synth/CPLD design - 2020 8.1/MIDI_UART.vhd                            ;
; sevenSegmentHexDecCharacterGenerator.vhd ; yes             ; User VHDL File                     ; A:/_Projects/synth/CPLD design - 2020 8.1/sevenSegmentHexDecCharacterGenerator.vhd ;
; Main_with_internal_fifo.bdf              ; yes             ; User Block Diagram/Schematic File  ; A:/_Projects/synth/CPLD design - 2020 8.1/Main_with_internal_fifo.bdf              ;
; scfifo0.vhd                              ; yes             ; User Wizard-Generated File         ; A:/_Projects/synth/CPLD design - 2020 8.1/scfifo0.vhd                              ;
; quadDigitSevenSegmentDriver.vhd          ; yes             ; User VHDL File                     ; A:/_Projects/synth/CPLD design - 2020 8.1/quadDigitSevenSegmentDriver.vhd          ;
; dcfifo.tdf                               ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/dcfifo.tdf                            ;
; lpm_counter.inc                          ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_counter.inc                       ;
; lpm_add_sub.inc                          ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.inc                       ;
; altdpram.inc                             ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/altdpram.inc                          ;
; a_graycounter.inc                        ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/a_graycounter.inc                     ;
; a_fefifo.inc                             ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/a_fefifo.inc                          ;
; a_gray2bin.inc                           ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/a_gray2bin.inc                        ;
; dffpipe.inc                              ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/dffpipe.inc                           ;
; alt_sync_fifo.inc                        ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/alt_sync_fifo.inc                     ;
; lpm_compare.inc                          ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_compare.inc                       ;
; altsyncram_fifo.inc                      ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/altsyncram_fifo.inc                   ;
; aglobal81.inc                            ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/aglobal81.inc                         ;
; db/dcfifo_vee1.tdf                       ; yes             ; Auto-Generated Megafunction        ; A:/_Projects/synth/CPLD design - 2020 8.1/db/dcfifo_vee1.tdf                       ;
; db/alt_sync_fifo_fdm.tdf                 ; yes             ; Auto-Generated Megafunction        ; A:/_Projects/synth/CPLD design - 2020 8.1/db/alt_sync_fifo_fdm.tdf                 ;
; altdpram.tdf                             ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/altdpram.tdf                          ;
; memmodes.inc                             ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/others/maxplus2/memmodes.inc                        ;
; lpm_decode.inc                           ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_decode.inc                        ;
; lpm_mux.inc                              ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_mux.inc                           ;
; a_hdffe.inc                              ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/a_hdffe.inc                           ;
; a_rdenreg.inc                            ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/a_rdenreg.inc                         ;
; altqpram.inc                             ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/altqpram.inc                          ;
; alt_le_rden_reg.inc                      ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/alt_le_rden_reg.inc                   ;
; altsyncram.inc                           ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/altsyncram.inc                        ;
; lpm_mux.tdf                              ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_mux.tdf                           ;
; muxlut.inc                               ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/muxlut.inc                            ;
; bypassff.inc                             ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/bypassff.inc                          ;
; altshift.inc                             ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/altshift.inc                          ;
; db/mux_qcc.tdf                           ; yes             ; Auto-Generated Megafunction        ; A:/_Projects/synth/CPLD design - 2020 8.1/db/mux_qcc.tdf                           ;
; lpm_decode.tdf                           ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_decode.tdf                        ;
; declut.inc                               ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/declut.inc                            ;
; lpm_constant.inc                         ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_constant.inc                      ;
; db/decode_bff.tdf                        ; yes             ; Auto-Generated Megafunction        ; A:/_Projects/synth/CPLD design - 2020 8.1/db/decode_bff.tdf                        ;
; db/add_sub_398.tdf                       ; yes             ; Auto-Generated Megafunction        ; A:/_Projects/synth/CPLD design - 2020 8.1/db/add_sub_398.tdf                       ;
; db/add_sub_9q7.tdf                       ; yes             ; Auto-Generated Megafunction        ; A:/_Projects/synth/CPLD design - 2020 8.1/db/add_sub_9q7.tdf                       ;
; db/cntr_kna.tdf                          ; yes             ; Auto-Generated Megafunction        ; A:/_Projects/synth/CPLD design - 2020 8.1/db/cntr_kna.tdf                          ;
+------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Total logic elements                        ; 1665         ;
;     -- Combinational with no register       ; 445          ;
;     -- Register only                        ; 970          ;
;     -- Combinational with a register        ; 250          ;
;                                             ;              ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 428          ;
;     -- 3 input functions                    ; 29           ;
;     -- 2 input functions                    ; 61           ;
;     -- 1 input functions                    ; 177          ;
;     -- 0 input functions                    ; 0            ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 1627         ;
;     -- arithmetic mode                      ; 38           ;
;     -- qfbk mode                            ; 0            ;
;     -- register cascade mode                ; 0            ;
;     -- synchronous clear/load mode          ; 6            ;
;     -- asynchronous clear/load mode         ; 703          ;
;                                             ;              ;
; Total registers                             ; 1220         ;
; Total logic cells in carry chains           ; 45           ;
; I/O pins                                    ; 27           ;
; Maximum fan-out node                        ; keyScanClock ;
; Maximum fan-out                             ; 1150         ;
; Total fan-out                               ; 6195         ;
; Average fan-out                             ; 3.66         ;
+---------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                                 ; Library Name ;
+--------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Main_with_internal_fifo                         ; 1665 (0)    ; 1220         ; 0          ; 27   ; 0            ; 445 (0)      ; 970 (0)           ; 250 (0)          ; 45 (0)          ; 0 (0)      ; |Main_with_internal_fifo                                                                                                                                                            ; work         ;
;    |keyBuffers:inst4|                            ; 658 (658)   ; 635          ; 0          ; 0    ; 0            ; 23 (23)      ; 617 (617)         ; 18 (18)          ; 14 (14)         ; 0 (0)      ; |Main_with_internal_fifo|keyBuffers:inst4                                                                                                                                           ; work         ;
;    |midi_uart:inst3|                             ; 43 (43)     ; 37           ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 37 (37)          ; 5 (5)           ; 0 (0)      ; |Main_with_internal_fifo|midi_uart:inst3                                                                                                                                            ; work         ;
;    |quadDigitSevenSegmentDriver:inst5|           ; 28 (28)     ; 17           ; 0          ; 0    ; 0            ; 11 (11)      ; 10 (10)           ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |Main_with_internal_fifo|quadDigitSevenSegmentDriver:inst5                                                                                                                          ; work         ;
;    |scfifo0:inst8|                               ; 922 (0)     ; 531          ; 0          ; 0    ; 0            ; 391 (0)      ; 343 (0)           ; 188 (0)          ; 26 (0)          ; 0 (0)      ; |Main_with_internal_fifo|scfifo0:inst8                                                                                                                                              ; work         ;
;       |dcfifo:dcfifo_component|                  ; 922 (0)     ; 531          ; 0          ; 0    ; 0            ; 391 (0)      ; 343 (0)           ; 188 (0)          ; 26 (0)          ; 0 (0)      ; |Main_with_internal_fifo|scfifo0:inst8|dcfifo:dcfifo_component                                                                                                                      ; work         ;
;          |dcfifo_vee1:auto_generated|            ; 922 (0)     ; 531          ; 0          ; 0    ; 0            ; 391 (0)      ; 343 (0)           ; 188 (0)          ; 26 (0)          ; 0 (0)      ; |Main_with_internal_fifo|scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated                                                                                           ; work         ;
;             |alt_sync_fifo_fdm:sync_fifo|        ; 922 (40)    ; 531          ; 0          ; 0    ; 0            ; 391 (10)     ; 343 (23)          ; 188 (7)          ; 26 (14)         ; 0 (0)      ; |Main_with_internal_fifo|scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo                                                               ; work         ;
;                |add_sub_398:add_sub2|            ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |Main_with_internal_fifo|scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|add_sub_398:add_sub2                                          ; work         ;
;                |altdpram:dpram4|                 ; 870 (495)   ; 495          ; 0          ; 0    ; 0            ; 375 (0)      ; 320 (320)         ; 175 (175)        ; 0 (0)           ; 0 (0)      ; |Main_with_internal_fifo|scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4                                               ; work         ;
;                   |lpm_decode:wdecoder|          ; 38 (0)      ; 0            ; 0          ; 0    ; 0            ; 38 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Main_with_internal_fifo|scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4|lpm_decode:wdecoder                           ; work         ;
;                      |decode_bff:auto_generated| ; 38 (38)     ; 0            ; 0          ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Main_with_internal_fifo|scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4|lpm_decode:wdecoder|decode_bff:auto_generated ; work         ;
;                   |lpm_mux:mux|                  ; 337 (0)     ; 0            ; 0          ; 0    ; 0            ; 337 (0)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Main_with_internal_fifo|scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4|lpm_mux:mux                                   ; work         ;
;                      |mux_qcc:auto_generated|    ; 337 (337)   ; 0            ; 0          ; 0    ; 0            ; 337 (337)    ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Main_with_internal_fifo|scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4|lpm_mux:mux|mux_qcc:auto_generated            ; work         ;
;                |cntr_kna:cntr1|                  ; 6 (6)       ; 6            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |Main_with_internal_fifo|scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|cntr_kna:cntr1                                                ; work         ;
;    |sevenSegmentHexDecCharacterGenerator:inst6|  ; 14 (14)     ; 0            ; 0          ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Main_with_internal_fifo|sevenSegmentHexDecCharacterGenerator:inst6                                                                                                                 ; work         ;
+--------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                          ; Reason for Removal                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; midi_uart:inst3|uartTxReg[29]                                                                                          ; Stuck at VCC due to stuck port data_in                                                                             ;
; scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4|xraddr[4] ; Merged with scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|dffe7a[4] ;
; scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4|xraddr[3] ; Merged with scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|dffe7a[3] ;
; scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4|xraddr[2] ; Merged with scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|dffe7a[2] ;
; scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4|xraddr[1] ; Merged with scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|dffe7a[1] ;
; scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4|xraddr[0] ; Merged with scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|dffe7a[0] ;
; Total Number of Removed Registers = 6                                                                                  ;                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1220  ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 703   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1180  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; keyBuffers:inst4|par2serLatchOut       ; 2       ;
; midi_uart:inst3|uartTxOut              ; 2       ;
; keyBuffers:inst4|seqState              ; 628     ;
; keyBuffers:inst4|keyIndex[0]           ; 36      ;
; keyBuffers:inst4|keyIndex[6]           ; 35      ;
; keyBuffers:inst4|keyIndex[4]           ; 35      ;
; keyBuffers:inst4|keyIndex[2]           ; 35      ;
; keyBuffers:inst4|keyIndex[1]           ; 35      ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Main_with_internal_fifo|midi_uart:inst3|uartTxReg[18]          ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |Main_with_internal_fifo|midi_uart:inst3|uartTxReg[23]          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Main_with_internal_fifo|midi_uart:inst3|uartBitIndex[1]        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Main_with_internal_fifo|quadDigitSevenSegmentDriver:inst5|Mux3 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for scfifo0:inst8|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------+
; Assignment                      ; Value ; From ; To          ;
+---------------------------------+-------+------+-------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -           ;
+---------------------------------+-------+------+-------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scfifo0:inst8|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------+
; Parameter Name          ; Value       ; Type                                       ;
+-------------------------+-------------+--------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                             ;
; LPM_WIDTH               ; 15          ; Signed Integer                             ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                             ;
; LPM_WIDTHU              ; 5           ; Signed Integer                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                    ;
; USE_EAB                 ; OFF         ; Untyped                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                    ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; TRUE        ; Untyped                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                    ;
; DEVICE_FAMILY           ; MAX II      ; Untyped                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                    ;
; CBXI_PARAMETER          ; dcfifo_vee1 ; Untyped                                    ;
+-------------------------+-------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4 ;
+-------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                                 ;
+-------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                              ;
; WIDTH                               ; 15           ; Untyped                                                                                              ;
; WIDTHAD                             ; 5            ; Untyped                                                                                              ;
; NUMWORDS                            ; 32           ; Untyped                                                                                              ;
; FILE                                ; UNUSED       ; Untyped                                                                                              ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                              ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                              ;
; INDATA_ACLR                         ; ON           ; Untyped                                                                                              ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                              ;
; WRADDRESS_ACLR                      ; ON           ; Untyped                                                                                              ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                              ;
; WRCONTROL_ACLR                      ; ON           ; Untyped                                                                                              ;
; RDADDRESS_REG                       ; OUTCLOCK     ; Untyped                                                                                              ;
; RDADDRESS_ACLR                      ; ON           ; Untyped                                                                                              ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                              ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                              ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                              ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                              ;
; USE_EAB                             ; OFF          ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                              ;
; DEVICE_FAMILY                       ; MAX II       ; Untyped                                                                                              ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                              ;
; INTENDED_DEVICE_FAMILY              ; MAX II       ; Untyped                                                                                              ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                      ; AUTO         ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                              ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                              ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                              ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                              ;
; CBXI_PARAMETER                      ; NOTHING      ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                                       ;
+-------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                       ;
+----------------------------+---------------------------------------+
; Name                       ; Value                                 ;
+----------------------------+---------------------------------------+
; Number of entity instances ; 1                                     ;
; Entity Instance            ; scfifo0:inst8|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                            ;
;     -- LPM_WIDTH           ; 15                                    ;
;     -- LPM_NUMWORDS        ; 32                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                   ;
;     -- USE_EAB             ; OFF                                   ;
+----------------------------+---------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sun Jan 26 19:03:56 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Keyboard_velocity -c Keyboard_velocity
Info: Found 1 design units, including 1 entities, in source file Main.bdf
    Info: Found entity 1: Main
Info: Found 2 design units, including 1 entities, in source file KeyBuffers.vhd
    Info: Found design unit 1: keyBuffers-keyBuffers_arch
    Info: Found entity 1: keyBuffers
Info: Found 2 design units, including 1 entities, in source file clockDivider.vhd
    Info: Found design unit 1: clockDivider-clockDivider_arch
    Info: Found entity 1: clockDivider
Info: Found 2 design units, including 1 entities, in source file MIDI_UART.vhd
    Info: Found design unit 1: midi_uart-midi_uart_arch
    Info: Found entity 1: midi_uart
Info: Found 2 design units, including 1 entities, in source file uartBaudRateGenerator.vhd
    Info: Found design unit 1: uartBaudRateGenerator-uartBaudRateGenerator_arch
    Info: Found entity 1: uartBaudRateGenerator
Info: Found 2 design units, including 1 entities, in source file sevenSegmentHexDecCharacterGenerator.vhd
    Info: Found design unit 1: sevenSegmentHexDecCharacterGenerator-sevenSegmentHexDecCharacterGenerator_arch
    Info: Found entity 1: sevenSegmentHexDecCharacterGenerator
Info: Found 1 design units, including 1 entities, in source file Main_wo_debug.bdf
    Info: Found entity 1: Main_wo_debug
Info: Found 2 design units, including 1 entities, in source file MIDI_DUAL_UART.vhd
    Info: Found design unit 1: midi_dual_uart-midi_dual_uart_arch
    Info: Found entity 1: midi_dual_uart
Info: Found 1 design units, including 1 entities, in source file Main_with_internal_fifo.bdf
    Info: Found entity 1: Main_with_internal_fifo
Info: Found 2 design units, including 1 entities, in source file scfifo0.vhd
    Info: Found design unit 1: scfifo0-SYN
    Info: Found entity 1: scfifo0
Info: Found 2 design units, including 1 entities, in source file quadDigitSevenSegmentDriver.vhd
    Info: Found design unit 1: quadDigitSevenSegmentDriver-quadDigitSevenSegmentDriver_arch
    Info: Found entity 1: quadDigitSevenSegmentDriver
Info: Elaborating entity "Main_with_internal_fifo" for the top level hierarchy
Info: Elaborating entity "keyBuffers" for hierarchy "keyBuffers:inst4"
Info: Elaborating entity "midi_uart" for hierarchy "midi_uart:inst3"
Warning (10492): VHDL Process Statement warning at MIDI_UART.vhd(36): signal "extFifoRdOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MIDI_UART.vhd(36): signal "uartSending" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MIDI_UART.vhd(38): signal "extFifoRdOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MIDI_UART.vhd(38): signal "uartSending" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MIDI_UART.vhd(81): signal "uartSending" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MIDI_UART.vhd(90): signal "uartSending" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "scfifo0" for hierarchy "scfifo0:inst8"
Info: Elaborating entity "dcfifo" for hierarchy "scfifo0:inst8|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "scfifo0:inst8|dcfifo:dcfifo_component"
Info: Instantiated megafunction "scfifo0:inst8|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "clocks_are_synchronized" = "TRUE"
    Info: Parameter "intended_device_family" = "MAX II"
    Info: Parameter "lpm_numwords" = "32"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "15"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "OFF"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_vee1.tdf
    Info: Found entity 1: dcfifo_vee1
Info: Elaborating entity "dcfifo_vee1" for hierarchy "scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/alt_sync_fifo_fdm.tdf
    Info: Found entity 1: alt_sync_fifo_fdm
Info: Elaborating entity "alt_sync_fifo_fdm" for hierarchy "scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo"
Info: Elaborating entity "altdpram" for hierarchy "scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4"
Warning: Assertion warning: Current device family (MAX II) does not support dual-port synchronous RAM -- implementing the synchronous RAM as a DFFE array instead
Info: Elaborated megafunction instantiation "scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4"
Info: Instantiated megafunction "scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4" with the following parameter:
    Info: Parameter "OUTDATA_REG" = "OUTCLOCK"
    Info: Parameter "RDCONTROL_ACLR" = "OFF"
    Info: Parameter "RDCONTROL_REG" = "UNREGISTERED"
    Info: Parameter "USE_EAB" = "OFF"
    Info: Parameter "WIDTH" = "15"
    Info: Parameter "WIDTH_BYTEENA" = "1"
    Info: Parameter "WIDTHAD" = "5"
Info: Elaborating entity "lpm_mux" for hierarchy "scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4|lpm_mux:mux"
Info: Elaborated megafunction instantiation "scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4|lpm_mux:mux", which is child of megafunction instantiation "scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4"
Info: Found 1 design units, including 1 entities, in source file db/mux_qcc.tdf
    Info: Found entity 1: mux_qcc
Info: Elaborating entity "mux_qcc" for hierarchy "scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4|lpm_mux:mux|mux_qcc:auto_generated"
Info: Elaborating entity "lpm_decode" for hierarchy "scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4|lpm_decode:wdecoder"
Info: Elaborated megafunction instantiation "scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4|lpm_decode:wdecoder", which is child of megafunction instantiation "scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4"
Info: Found 1 design units, including 1 entities, in source file db/decode_bff.tdf
    Info: Found entity 1: decode_bff
Info: Elaborating entity "decode_bff" for hierarchy "scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|altdpram:dpram4|lpm_decode:wdecoder|decode_bff:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_398.tdf
    Info: Found entity 1: add_sub_398
Info: Elaborating entity "add_sub_398" for hierarchy "scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|add_sub_398:add_sub2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_9q7.tdf
    Info: Found entity 1: add_sub_9q7
Info: Elaborating entity "add_sub_9q7" for hierarchy "scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|add_sub_9q7:add_sub3"
Info: Found 1 design units, including 1 entities, in source file db/cntr_kna.tdf
    Info: Found entity 1: cntr_kna
Info: Elaborating entity "cntr_kna" for hierarchy "scfifo0:inst8|dcfifo:dcfifo_component|dcfifo_vee1:auto_generated|alt_sync_fifo_fdm:sync_fifo|cntr_kna:cntr1"
Info: Elaborating entity "quadDigitSevenSegmentDriver" for hierarchy "quadDigitSevenSegmentDriver:inst5"
Info (10035): Verilog HDL or VHDL information at quadDigitSevenSegmentDriver.vhd(39): object "currentDigitData" declared but not used
Info: Elaborating entity "sevenSegmentHexDecCharacterGenerator" for hierarchy "sevenSegmentHexDecCharacterGenerator:inst6"
Info: Ignored 35 buffer(s)
    Info: Ignored 35 SOFT buffer(s)
Info: Registers with preset signals will power-up high
Info: Implemented 1692 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 18 output pins
    Info: Implemented 1665 logic cells
Warning: Ignored assignments for entity "InputStage.bdf" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL ViewDraw -entity InputStage.bdf is ignored
    Warning: Assignment of entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity InputStage.bdf -section_id eda_design_synthesis is ignored
    Warning: Assignment of entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity InputStage.bdf -section_id eda_design_synthesis is ignored
    Warning: Assignment of entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity InputStage.bdf -section_id eda_design_synthesis is ignored
    Warning: Assignment of entity set_global_assignment -name EDA_LMF_FILE vwl_bas.lmf -entity InputStage.bdf -section_id eda_design_synthesis is ignored
    Warning: Assignment of entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity InputStage.bdf -section_id eda_design_synthesis is ignored
    Warning: Assignment of entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity InputStage.bdf -section_id eda_design_synthesis is ignored
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 261 megabytes
    Info: Processing ended: Sun Jan 26 19:04:05 2020
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:07


