---
title: "Verification-First RTL Harness"
tech_stack:
  - Verilog
  - Icarus Verilog
  - GTKWave
image: /assets/images/project-breadboard.jpg
priority: 3
---
Implemented directed and randomized stimulus harnesses for module bring-up with
waveform checkpoints, assertion hooks, and structured pass/fail logging.
