

================================================================
== Vitis HLS Report for 'convn_valid'
================================================================
* Date:           Fri Mar  7 18:05:16 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       convn_valid_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.692 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_79_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_81_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.13>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../source/hls.cpp:79]   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_h"   --->   Operation 17 'read' 'kernel_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_w"   --->   Operation 18 'read' 'kernel_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = trunc i32 %kernel_w_read"   --->   Operation 19 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_14 = trunc i32 %kernel_h_read"   --->   Operation 20 'trunc' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 21 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %kernel_w_read" [../source/hls.cpp:79]   --->   Operation 22 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%empty_15 = icmp_sgt  i32 %kernel_h_read, i32 0"   --->   Operation 23 'icmp' 'empty_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.25ns)   --->   "%smax = select i1 %empty_15, i31 %empty_14, i31 0"   --->   Operation 24 'select' 'smax' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.88ns)   --->   "%empty_16 = icmp_sgt  i32 %kernel_w_read, i32 0"   --->   Operation 25 'icmp' 'empty_16' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.25ns)   --->   "%smax1 = select i1 %empty_16, i31 %empty, i31 0"   --->   Operation 26 'select' 'smax1' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln79 = store i31 0, i31 %i" [../source/hls.cpp:79]   --->   Operation 27 'store' 'store_ln79' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i31 %smax" [../source/hls.cpp:74]   --->   Operation 28 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i31 %smax1" [../source/hls.cpp:74]   --->   Operation 29 'zext' 'zext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.29ns)   --->   "%mul_ln74 = mul i62 %zext_ln74, i62 %zext_ln74_1" [../source/hls.cpp:74]   --->   Operation 30 'mul' 'mul_ln74' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%out_h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_h"   --->   Operation 31 'read' 'out_h_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%out_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_w"   --->   Operation 32 'read' 'out_w_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%in_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_w"   --->   Operation 33 'read' 'in_w_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%spectopmodule_ln74 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../source/hls.cpp:74]   --->   Operation 34 'spectopmodule' 'spectopmodule_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_core"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_core, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_part"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_part, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_parent"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_parent, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_data"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_w"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_h"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %kernel"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel_w"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel_h"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_data"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_w"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_h"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i32 %in_w_read" [../source/hls.cpp:79]   --->   Operation 59 'trunc' 'trunc_ln79_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln79_2 = trunc i32 %out_w_read" [../source/hls.cpp:79]   --->   Operation 60 'trunc' 'trunc_ln79_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (2.29ns)   --->   "%mul_ln74 = mul i62 %zext_ln74, i62 %zext_ln74_1" [../source/hls.cpp:74]   --->   Operation 61 'mul' 'mul_ln74' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln79 = br void %VITIS_LOOP_81_2" [../source/hls.cpp:79]   --->   Operation 62 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.70>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [../source/hls.cpp:79]   --->   Operation 63 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i31 %i_1" [../source/hls.cpp:79]   --->   Operation 64 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.88ns)   --->   "%icmp_ln79 = icmp_slt  i32 %zext_ln79, i32 %out_h_read" [../source/hls.cpp:79]   --->   Operation 65 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.87ns)   --->   "%add_ln79 = add i31 %i_1, i31 1" [../source/hls.cpp:79]   --->   Operation 66 'add' 'add_ln79' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.end34.loopexit, void %VITIS_LOOP_81_2.split" [../source/hls.cpp:79]   --->   Operation 67 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln79_3 = trunc i31 %i_1" [../source/hls.cpp:79]   --->   Operation 68 'trunc' 'trunc_ln79_3' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../source/hls.cpp:79]   --->   Operation 69 'specloopname' 'specloopname_ln79' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.70ns)   --->   "%empty_17 = mul i10 %trunc_ln79_3, i10 %trunc_ln79_2" [../source/hls.cpp:79]   --->   Operation 70 'mul' 'empty_17' <Predicate = (icmp_ln79)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln81 = br void %VITIS_LOOP_84_3" [../source/hls.cpp:81]   --->   Operation 71 'br' 'br_ln81' <Predicate = (icmp_ln79)> <Delay = 0.38>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln94 = ret" [../source/hls.cpp:94]   --->   Operation 72 'ret' 'ret_ln94' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.92>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%j = phi i31 0, void %VITIS_LOOP_81_2.split, i31 %add_ln81, void %VITIS_LOOP_84_3.split" [../source/hls.cpp:81]   --->   Operation 73 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i31 %j" [../source/hls.cpp:81]   --->   Operation 74 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.88ns)   --->   "%icmp_ln81 = icmp_slt  i32 %zext_ln81, i32 %out_w_read" [../source/hls.cpp:81]   --->   Operation 75 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.87ns)   --->   "%add_ln81 = add i31 %j, i31 1" [../source/hls.cpp:81]   --->   Operation 76 'add' 'add_ln81' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.inc32.loopexit, void %VITIS_LOOP_84_3.split" [../source/hls.cpp:81]   --->   Operation 77 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i31 %j" [../source/hls.cpp:81]   --->   Operation 78 'trunc' 'trunc_ln81' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln74 = call void @convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4, i32 %kernel_w_read, i62 %mul_ln74, i10 %trunc_ln79_3, i10 %trunc_ln79_1, i5 %trunc_ln79, i10 %trunc_ln81, i64 %in_data, i64 %kernel, i64 %sum_loc" [../source/hls.cpp:74]   --->   Operation 79 'call' 'call_ln74' <Predicate = (icmp_ln81)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 80 [1/1] (0.72ns)   --->   "%add_ln91 = add i10 %trunc_ln81, i10 %empty_17" [../source/hls.cpp:91]   --->   Operation 80 'add' 'add_ln91' <Predicate = (icmp_ln81)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i10 %add_ln91" [../source/hls.cpp:91]   --->   Operation 81 'zext' 'zext_ln91' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%out_data_addr = getelementptr i64 %out_data, i64 0, i64 %zext_ln91" [../source/hls.cpp:91]   --->   Operation 82 'getelementptr' 'out_data_addr' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (1.20ns)   --->   "%out_data_load = load i10 %out_data_addr" [../source/hls.cpp:91]   --->   Operation 83 'load' 'out_data_load' <Predicate = (icmp_ln81)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln79 = store i31 %add_ln79, i31 %i" [../source/hls.cpp:79]   --->   Operation 84 'store' 'store_ln79' <Predicate = (!icmp_ln81)> <Delay = 0.38>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln79 = br void %VITIS_LOOP_81_2" [../source/hls.cpp:79]   --->   Operation 85 'br' 'br_ln79' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.20>
ST_6 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln74 = call void @convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4, i32 %kernel_w_read, i62 %mul_ln74, i10 %trunc_ln79_3, i10 %trunc_ln79_1, i5 %trunc_ln79, i10 %trunc_ln81, i64 %in_data, i64 %kernel, i64 %sum_loc" [../source/hls.cpp:74]   --->   Operation 86 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 87 [1/2] ( I:1.20ns O:1.20ns )   --->   "%out_data_load = load i10 %out_data_addr" [../source/hls.cpp:91]   --->   Operation 87 'load' 'out_data_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 1.90>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%sum_loc_load = load i64 %sum_loc"   --->   Operation 88 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln91 = bitcast i64 %out_data_load" [../source/hls.cpp:91]   --->   Operation 89 'bitcast' 'bitcast_ln91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [8/8] (1.90ns)   --->   "%add = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91]   --->   Operation 90 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.90>
ST_8 : Operation 91 [7/8] (1.90ns)   --->   "%add = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91]   --->   Operation 91 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.90>
ST_9 : Operation 92 [6/8] (1.90ns)   --->   "%add = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91]   --->   Operation 92 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.90>
ST_10 : Operation 93 [5/8] (1.90ns)   --->   "%add = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91]   --->   Operation 93 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.90>
ST_11 : Operation 94 [4/8] (1.90ns)   --->   "%add = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91]   --->   Operation 94 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.90>
ST_12 : Operation 95 [3/8] (1.90ns)   --->   "%add = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91]   --->   Operation 95 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.90>
ST_13 : Operation 96 [2/8] (1.90ns)   --->   "%add = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91]   --->   Operation 96 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.90>
ST_14 : Operation 97 [1/8] (1.90ns)   --->   "%add = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91]   --->   Operation 97 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.20>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../source/hls.cpp:81]   --->   Operation 98 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln91_1 = bitcast i64 %add" [../source/hls.cpp:91]   --->   Operation 99 'bitcast' 'bitcast_ln91_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln91 = store i64 %bitcast_ln91_1, i10 %out_data_addr" [../source/hls.cpp:91]   --->   Operation 100 'store' 'store_ln91' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln81 = br void %VITIS_LOOP_84_3" [../source/hls.cpp:81]   --->   Operation 101 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.300ns, clock uncertainty: 0.891ns.

 <State 1>: 1.131ns
The critical path consists of the following:
	wire read operation ('kernel_h_read') on port 'kernel_h' [16]  (0.000 ns)
	'icmp' operation 1 bit ('empty_15') [50]  (0.880 ns)
	'select' operation 31 bit ('smax') [51]  (0.251 ns)

 <State 2>: 2.293ns
The critical path consists of the following:
	'mul' operation 62 bit ('mul_ln74', ../source/hls.cpp:74) [56]  (2.293 ns)

 <State 3>: 2.293ns
The critical path consists of the following:
	'mul' operation 62 bit ('mul_ln74', ../source/hls.cpp:74) [56]  (2.293 ns)

 <State 4>: 1.700ns
The critical path consists of the following:
	'load' operation 31 bit ('i', ../source/hls.cpp:79) on local variable 'i', ../source/hls.cpp:79 [60]  (0.000 ns)
	'mul' operation 10 bit ('empty_17', ../source/hls.cpp:79) [68]  (1.700 ns)

 <State 5>: 1.925ns
The critical path consists of the following:
	'phi' operation 31 bit ('j', ../source/hls.cpp:81) with incoming values : ('add_ln81', ../source/hls.cpp:81) [71]  (0.000 ns)
	'add' operation 10 bit ('add_ln91', ../source/hls.cpp:91) [81]  (0.725 ns)
	'getelementptr' operation 10 bit ('out_data_addr', ../source/hls.cpp:91) [83]  (0.000 ns)
	'load' operation 64 bit ('out_data_load', ../source/hls.cpp:91) on array 'out_data' [84]  (1.200 ns)

 <State 6>: 1.200ns
The critical path consists of the following:
	'load' operation 64 bit ('out_data_load', ../source/hls.cpp:91) on array 'out_data' [84]  (1.200 ns)

 <State 7>: 1.905ns
The critical path consists of the following:
	'load' operation 64 bit ('sum_loc_load') on local variable 'sum_loc' [80]  (0.000 ns)
	'dadd' operation 64 bit ('add', ../source/hls.cpp:91) [86]  (1.905 ns)

 <State 8>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ../source/hls.cpp:91) [86]  (1.905 ns)

 <State 9>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ../source/hls.cpp:91) [86]  (1.905 ns)

 <State 10>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ../source/hls.cpp:91) [86]  (1.905 ns)

 <State 11>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ../source/hls.cpp:91) [86]  (1.905 ns)

 <State 12>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ../source/hls.cpp:91) [86]  (1.905 ns)

 <State 13>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ../source/hls.cpp:91) [86]  (1.905 ns)

 <State 14>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ../source/hls.cpp:91) [86]  (1.905 ns)

 <State 15>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln91', ../source/hls.cpp:91) of variable 'bitcast_ln91_1', ../source/hls.cpp:91 on array 'out_data' [88]  (1.200 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
