/* Generated by Tessent Shell 2018.4-snapshot_2018.10.04_03.00 at Thu Oct 04 04:27:24 PDT 2018 */
module top (input wire clk, input wire nRst, input wire cnt, input wire backward, output wire [3:0] led, output wire [7:0] segments, output wire [3:0] active_segment, input ijtag_tck, input ijtag_reset, input ijtag_ce, input ijtag_se, input ijtag_ue, input ijtag_sel, input ijtag_si, output ijtag_so);
endmodule

