Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Fri Jan 15 13:55:41 2016
| Host         : graham-Latitude-E5500 running 64-bit unknown
| Command      : report_control_sets -verbose -file PS_PL_wrapper_control_sets_placed.rpt
| Design       : PS_PL_wrapper
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   169 |
| Minimum Number of register sites lost to control set restrictions |   396 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             889 |          329 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              85 |           37 |
| Yes          | No                    | No                     |            1229 |          359 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             465 |          125 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal           |                                                                               Enable Signal                                                                               |                                                                                               Set/Reset Signal                                                                                              | Slice Load Count | Bel Load Count |
+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/adcread/subsystem1/sckgenerator/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/O1                                    | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/adctrigger/monostable1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/clr                                                                           |                1 |              1 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/counter1/O1                                                                                                          | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/SINIT                                                           |                1 |              1 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/logical1/O1                                                                                                                       | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/counter1/comp10.core_instance10/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[6] |                1 |              1 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/q[0]                           | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/counter1/O1                                                                                                                  |                1 |              1 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/ce1_out_2                                                                                            |                                                                                                                                                                                                             |                1 |              1 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/O3                                                                                                     |                                                                                                                                                                                                             |                1 |              1 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/ce1_out                                                                                                |                                                                                                                                                                                                             |                1 |              1 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/ctrlbitsequenceaddress/relational/ce1_out                                                                        | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/q[0]                                                                                                    |                1 |              1 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/ce1_out                      |                                                                                                                                                                                                             |                1 |              1 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/ce1_out_0                                                                                           |                                                                                                                                                                                                             |                1 |              1 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem4/pcmclock/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/O2                                                 |                                                                                                                                                                                                             |                1 |              1 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                           | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/constantdetect/relational1/clr                                                                                                                                      |                1 |              1 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/ce1_out_3                                                                                           |                                                                                                                                                                                                             |                1 |              1 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/flag_enable                                                                                            | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/I1                                                                                                                                       |                1 |              2 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/ce1_out_1                                                                                            |                                                                                                                                                                                                             |                2 |              2 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/flag_enable                                                                                                | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/I1                                                                                                                                           |                1 |              2 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/ce1_out_1                                                                                               |                                                                                                                                                                                                             |                1 |              2 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/ce1_out_12                                                                                           |                                                                                                                                                                                                             |                1 |              2 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/adctrigger/accumulator1/ce0_out                                                                                                   |                                                                                                                                                                                                             |                1 |              2 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/flag_enable                                                                                               | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/I1                                                                                                                                          |                1 |              2 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/flag_enable                                                                                             | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/I1                                                                                                                                        |                1 |              2 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/ce1_out_2                                                                                           |                                                                                                                                                                                                             |                2 |              3 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/streamcontrol1/relational1/ce0_out                                                                               |                                                                                                                                                                                                             |                1 |              3 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/ce1_out_6                                                                                           |                                                                                                                                                                                                             |                1 |              3 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/ce1_out_8                                                                                            |                                                                                                                                                                                                             |                3 |              3 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/ce1_out_7                                                                                              |                                                                                                                                                                                                             |                1 |              3 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/ce1_out_2                                                                                               |                                                                                                                                                                                                             |                3 |              3 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/ctrlsequencer/ctrlbitsequence/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[8]       |                                                                                                                                                                                                             |                1 |              3 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem4/pcmclock/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/O1                                                 |                                                                                                                                                                                                             |                1 |              4 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/counter3/O1                                                                                                                       |                                                                                                                                                                                                             |                1 |              4 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/constantdetect/relational/ce0_out                                                                                                 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/constantdetect/counter/ce                                                                                                                                           |                1 |              4 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/constantdetect/counter/ce                                                                                                         |                                                                                                                                                                                                             |                1 |              4 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/ce1_out_1                                                                                              |                                                                                                                                                                                                             |                1 |              4 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                           | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/O5                                                                                               |                1 |              4 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/ce1_out_6                                                                                            |                                                                                                                                                                                                             |                3 |              5 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                           | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/ctrlbitsequenceaddress/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/SINIT                                                            |                2 |              5 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/ce1_out_5                                                                                           |                                                                                                                                                                                                             |                2 |              6 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/ce1_out_5                                                                                            |                                                                                                                                                                                                             |                1 |              6 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                           | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/I1                                                                                                                                           |                3 |              6 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                           | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/I1                                                                                                                                          |                3 |              6 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                           | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/I1                                                                                                                                       |                3 |              6 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                           | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/I1                                                                                                                                        |                3 |              6 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/ce1_out_9                                                                                            |                                                                                                                                                                                                             |                1 |              6 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/adcread/subsystem1/sckgenerator/counter1/ce0_out                                                                                  | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/adcread/subsystem1/sckgenerator/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/SINIT                                                                    |                2 |              6 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/ce1_out_3                                                                                            |                                                                                                                                                                                                             |                2 |              6 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/counter/O1                                                                                                           |                                                                                                                                                                                                             |                2 |              7 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/q[0]                                                                  | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem2/latch/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/SINIT                                                                                   |                2 |              7 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/loranpulsedetect/fastlevelmonitor/counter/ce                                                                                      |                                                                                                                                                                                                             |                2 |              7 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/addsub/O2                                                                                                            | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/SINIT                                                           |                2 |              7 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/O5                                                                                                     |                                                                                                                                                                                                             |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/O2                                                                                                     |                                                                                                                                                                                                             |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/ce1_out_9                                                                                           |                                                                                                                                                                                                             |                1 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/ce1_out_12                                                                                             |                                                                                                                                                                                                             |                3 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/ce                                                                                                     |                                                                                                                                                                                                             |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/ce1_out_8                                                                                           |                                                                                                                                                                                                             |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/ce1_out_7                                                                                           |                                                                                                                                                                                                             |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/ce1_out_10                                                                                             |                                                                                                                                                                                                             |                3 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/ce1_out_4                                                                                           |                                                                                                                                                                                                             |                6 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/ce1_out_11                                                                                             |                                                                                                                                                                                                             |                4 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/O1                                                                                                     |                                                                                                                                                                                                             |                4 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/ce1_out_0                                                                                              |                                                                                                                                                                                                             |                5 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/ce1_out_4                                                                                            |                                                                                                                                                                                                             |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/uart_rx/n_0_buffer_write_flop                                                                                      |                                                                                                                                                                                                             |                1 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O6                            |                                                                                                                                                                                                             |                1 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/O1                                                                                                   |                                                                                                                                                                                                             |                3 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/O2                                                                                                   |                                                                                                                                                                                                             |                3 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/ce                                                                                                   |                                                                                                                                                                                                             |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/ce1_out                                                                                              |                                                                                                                                                                                                             |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/ce1_out_0                                                                                            |                                                                                                                                                                                                             |                3 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/ce1_out_10                                                                                           |                                                                                                                                                                                                             |                3 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/ce1_out_11                                                                                           |                                                                                                                                                                                                             |                3 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/ce1_out_10                                                                                          |                                                                                                                                                                                                             |                1 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/ce1_out_7                                                                                            |                                                                                                                                                                                                             |                4 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor1/relational/O1                                                                                                       | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/logical/clr                                                                                                                                         |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/logical1/O1                                                                                                                       | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/counter1/O1                                                                                                                                                         |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/relational/O1                                                                                                        | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/logical/clr                                                                                                                                         |                1 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/O1                                                                                                  |                                                                                                                                                                                                             |                1 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/ce1_out_1                                                                                           |                                                                                                                                                                                                             |                3 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/ce                                                                                                  |                                                                                                                                                                                                             |                4 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/ce1_out                                                                                             |                                                                                                                                                                                                             |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/ce1_out_13                                                                                             |                                                                                                                                                                                                             |                3 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                           | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[7]                 |                5 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                           | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[7]                |                3 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                           | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[7]             |                3 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                           | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[7]              |                5 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/ce1_out_3                                                                                               |                                                                                                                                                                                                             |                1 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/ce1_out_0                                                                                               |                                                                                                                                                                                                             |                4 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/ce                                                                                                      |                                                                                                                                                                                                             |                1 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/O1                                                                                                      |                                                                                                                                                                                                             |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/uart_rx/n_0_buffer_write_flop                                                                                         |                                                                                                                                                                                                             |                1 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/counter1/O1                                                                                                                       |                                                                                                                                                                                                             |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/q[0]                           | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/latch/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/SINIT                                                       |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/streamcontrol1/counter/O5[0]                                                                                     |                                                                                                                                                                                                             |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/ce1_out_3                                                                                              |                                                                                                                                                                                                             |                4 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/ce1_out_4                                                                                              |                                                                                                                                                                                                             |                4 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/ce1_out_5                                                                                              |                                                                                                                                                                                                             |                3 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/ce1_out_14                                                                                             |                                                                                                                                                                                                             |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/ce1_out_2                                                                                              |                                                                                                                                                                                                             |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/ce1_out_9                                                                                              |                                                                                                                                                                                                             |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/ce1_out_8                                                                                              |                                                                                                                                                                                                             |                2 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/ce1_out_6                                                                                              |                                                                                                                                                                                                             |                1 |              8 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/n_0_t_state1_flop                                                                                          | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/I1                                                                                                                                           |                3 |             12 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux3/ce0_out                                                                                                                      | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O5                                                              |                3 |             12 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/n_0_t_state1_flop                                                                                      | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/I1                                                                                                                                       |                3 |             12 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/n_0_t_state1_flop                                                                                       | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/I1                                                                                                                                        |                3 |             12 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/n_0_t_state1_flop                                                                                         | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/I1                                                                                                                                          |                3 |             12 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/q[0]                                                                  | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/loranpulsedetect/fastlevelmonitor/counter/ce                                                                                                                        |                4 |             13 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/O2[0] |                                                                                                                                                                                                             |                4 |             15 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/O2[0]    |                                                                                                                                                                                                             |                5 |             15 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem4/pcmclock/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/O3                                                 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem1/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce                                                                                            |                4 |             15 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/O2[0]    |                                                                                                                                                                                                             |                4 |             15 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/O2[0]    |                                                                                                                                                                                                             |                4 |             15 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/O2[0]  |                                                                                                                                                                                                             |                3 |             15 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/O2[0]     |                                                                                                                                                                                                             |                5 |             15 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem17/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_0                      | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem17/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clr                                                              |                3 |             16 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/levelmonitor/counter/ce                                                                               |                                                                                                                                                                                                             |                4 |             16 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem1/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce                                                          |                                                                                                                                                                                                             |                5 |             16 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/levelmonitor1/counter/ce                                                                              |                                                                                                                                                                                                             |                3 |             16 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/n_0_t_state1_flop                                                                                       |                                                                                                                                                                                                             |                2 |             16 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/q[0]                           | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/monostable1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/ce1_out                                           |                4 |             16 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/ce1_out                                                                                                 |                                                                                                                                                                                                             |                3 |             16 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/monostable1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/ce1_out         |                                                                                                                                                                                                             |                3 |             16 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem4/pcmclock/relational/O4                                                                                                 |                                                                                                                                                                                                             |                4 |             16 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/subsystem4/pcmclock/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/ce                                                 |                                                                                                                                                                                                             |                5 |             16 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/n_0_t_state1_flop                                                                                      |                                                                                                                                                                                                             |                2 |             16 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/register_enable                                                                                        |                                                                                                                                                                                                             |                2 |             16 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/register_enable                                                                                           |                                                                                                                                                                                                             |                2 |             16 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/register_enable                                                                                         |                                                                                                                                                                                                             |                2 |             16 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/n_0_t_state1_flop                                                                                         |                                                                                                                                                                                                             |                2 |             16 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/register_enable                                                                                            |                                                                                                                                                                                                             |                2 |             16 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/n_0_t_state1_flop                                                                                          |                                                                                                                                                                                                             |                2 |             16 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/constantdetect/relational1/O1                                                                                                     |                                                                                                                                                                                                             |                6 |             16 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/ctrlsequencer/ctrlbitsequence/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[6]       |                                                                                                                                                                                                             |                5 |             18 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/ctrlsequencer/ctrlbitsequence/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[5]       |                                                                                                                                                                                                             |                5 |             18 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/ctrlsequencer/ctrlbitsequence/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[4]       |                                                                                                                                                                                                             |                5 |             18 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/ce1_out                                              |                                                                                                                                                                                                             |                8 |             18 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/ce1_out                                               |                                                                                                                                                                                                             |                7 |             18 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                           | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/O4                                                                                                                                       |                5 |             19 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/counter4/O1                                                                                                                       |                                                                                                                                                                                                             |                5 |             19 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/streamcontrol1/counter/O6                                                                                        |                                                                                                                                                                                                             |                6 |             21 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/levelmonitor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/q[0]                         | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/levelmonitor1/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/q[0]                                                          |                4 |             23 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]     |                                                                                                                                                                                                             |                4 |             24 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]   |                                                                                                                                                                                                             |                4 |             24 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]     |                                                                                                                                                                                                             |                4 |             24 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]  |                                                                                                                                                                                                             |                4 |             24 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/O4                                                                                                     |                                                                                                                                                                                                             |                7 |             24 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]     |                                                                                                                                                                                                             |                5 |             24 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]      |                                                                                                                                                                                                             |                6 |             24 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/ce1_out                      | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/streamcontrol1/relational1/accum_reg_39_230_1                                                                                                      |                7 |             25 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/trigdistrib/x3lineto8way/rom/accum_reg_39_2300_out                                       | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/streamcontrol1/relational1/accum_reg_39_230                                                                                                        |                7 |             25 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/ce1_out                      |                                                                                                                                                                                                             |                9 |             25 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/accum_reg_39_2300_out        | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/streamcontrol1/relational1/accum_reg_39_230_0                                                                                                      |                7 |             25 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/accum_reg_39_2300_out_0      | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/streamcontrol1/relational1/accum_reg_39_230_2                                                                                                      |                7 |             25 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/accum_reg_39_2300_out_1      | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/streamcontrol1/relational1/accum_reg_39_230_3                                                                                                      |                7 |             25 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/accum_reg_39_2300_out_2      | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/streamcontrol1/relational1/accum_reg_39_230_4                                                                                                      |                7 |             25 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/accum_reg_39_2300_out_3      | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/streamcontrol1/relational1/accum_reg_39_230_5                                                                                                      |                7 |             25 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/adcread/subsystem1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/ce1_out                                            | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/adcread/subsystem1/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/O1                                                                                   |                5 |             26 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/q[0]                                                                  | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/counter/O1                                                                                                                                             |                7 |             26 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/levelmonitor/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/q[0]                          | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/levelmonitor/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/q[0]                                                           |                7 |             26 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/adcread/subsystem1/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/O1                                                 |                                                                                                                                                                                                             |                7 |             28 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/WE                                                                                                         |                                                                                                                                                                                                             |                8 |             32 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/WE                                                                                                     |                                                                                                                                                                                                             |                8 |             32 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/WE                                                                                                      |                                                                                                                                                                                                             |                8 |             32 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/streamcontrol1/counter/convert5_dout_net                                                                         |                                                                                                                                                                                                             |                4 |             32 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/WE                                                                                                        |                                                                                                                                                                                                             |                8 |             32 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/streamcontrol1/counter/O3[0]                                                                                     |                                                                                                                                                                                                             |               11 |             40 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/streamcontrol1/counter/d[0]                                                                                      |                                                                                                                                                                                                             |               11 |             43 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 | PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/q[0]                                                                  |                                                                                                                                                                                                             |               53 |            258 |
|  PS_PL_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                           |                                                                                                                                                                                                             |              348 |            955 |
+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


