#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2019.06
# platform  : Linux 3.10.0-1062.4.3.el7.x86_64
# version   : 2019.06p001 64 bits
# build date: 2019.08.01 18:19:57 PDT
#----------------------------------------
# started Sun Apr 19 15:15:06 BRT 2020
# hostname  : optmaS1
# pid       : 11732
# arguments : '-label' 'session_0' '-console' 'optmaS1:39346' '-style' 'windows' '-data' 'AQAAADx/////AAAAAAAAA3oBAAAAEABMAE0AUgBFAE0ATwBWAEU=' '-proj' '/home/Mateus/Área de trabalho/UFMG_digital_design/block_interleaver/formal/mem_size_438/sessionLogs/session_0' '-init' '-hidden' '/home/Mateus/Área de trabalho/UFMG_digital_design/block_interleaver/formal/mem_size_438/.tmp/.initCmds.tcl' 't.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2019 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/Mateus/Área de trabalho/UFMG_digital_design/block_interleaver/formal/mem_size_438/sessionLogs/session_0

/home/Mateus/Área de trabalho/UFMG_digital_design/block_interleaver/formal/mem_size_438/jg.log
INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/Mateus/.config/jasper/jaspergold.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% set_elaborate_single_run_mode off
% 
% proc dut_compilation {MEM_SIZE ROW_NUM WIDTH MODE FUNC_REQ} {
analyze -vhdl08 -L GENERIC_TYPES ../../generic_components/generic_types.vhd
analyze -vhdl08 -L GENERIC_FUNCTIONS ../../generic_components/generic_functions.vhd
analyze -vhdl08 -L GENERIC_COMPONENTS ../../generic_components/generic_components.vhd
analyze -vhdl08 -L BLOCK_INTERLEAVER_COMPONENTS ../rtl/block_interleaver_components.vhd
analyze -vhdl08 ../rtl/block_interleaver.vhd\
		../rtl/rectangular_interleaver.vhd\
		../rtl/interleaver_controller.vhd\
		../rtl/interleaver_data_path.vhd\
		../rtl/block_interleaver_components/flag_signals_generator.vhd\
		../rtl/block_interleaver_components/m2D_index_counter.vhd\
		../rtl/block_interleaver_components/wr_rd_status_selector.vhd\
		../rtl/rectangular_deinterleaver.vhd\
		../rtl/deinterleaver_data_path.vhd\
		../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd\
		../rtl/block_interleaver_components/m2D_index_counter_core.vhd\
		../rtl/block_interleaver_components/wr_rd_status_selector.vhd\
		../../generic_components/adder/adder.vhd\
		../../generic_components/single_port_2D_ram/single_port_2D_ram.vhd\
		../../generic_components/single_port_linear_ram/single_port_linear_ram.vhd\
		../../generic_components/decrementer/half_subtractor_unit.vhd\
		../../generic_components/decrementer/decrementer.vhd\
		../../generic_components/incrementer/half_adder_unit.vhd\
		../../generic_components/incrementer/incrementer.vhd\
		../../generic_components/up_down_counter/up_down_counter.vhd\
		../../generic_components/sync_ld_dff/sync_ld_dff.vhd\
		../../generic_components/comparator/comparator.vhd
if {$FUNC_REQ} {
	analyze -vhdl08 rtl/block_interleaver_func_verification_model.vhd
	elaborate -vhdl -top block_interleaver_func_verification_model -parameter NUMBER_OF_ELEMENTS $MEM_SIZE -parameter NUMBER_OF_LINES $ROW_NUM -parameter WORD_LENGTH $WIDTH -bbox_a 900000

} else {
	analyze -sv09 block_interleaver_fv.sv
	elaborate -vhdl -top block_interleaver -parameter NUMBER_OF_ELEMENTS $MEM_SIZE -parameter NUMBER_OF_LINES $ROW_NUM -parameter WORD_LENGTH $WIDTH -parameter MODE $MODE -bbox_a 900000
}
}
% 
% proc formal_setup {} {
	clock clk
	reset rst
}
% 
% proc func_req_constraints {MEM_SIZE ROW_NUM WIDTH } {
clear -all
dut_compilation $MEM_SIZE $ROW_NUM $WIDTH false 1
set_property_compile_time_limit 30s

task -create func -set
#Forcing i_start_cw to 1 for the first cycle
assume -bound 1 i_start_cw
assume {i_start_cw |=> not i_start_cw} 
assume {not i_start_cw |=> not i_start_cw} 

set bound [expr {$MEM_SIZE - 1}]
set CMD "assume \{i_start_cw |-> not i_end_cw and i_valid \[*1:$bound\] ##1 i_end_cw and i_valid\}"
eval $CMD
assume {i_end_cw |=> not i_valid}
assume {not i_valid |=> not i_valid}
#Not required anymore
#assume {not i_valid |-> not i_end_cw}

#External blocks always ready to consume info.
assume {i_consume_int}
assume {i_consume_deint}


#assume  {DEINTERLEAVER_INST.i_consume = INTERLEAVER_INST.o_valid}
assume {not INTERLEAVER_INST.GEN_INT.INTERLEAVER_INST.IDP.w_wr_rd_status |-> not w_valid}
assume {not DEINTERLEAVER_INST.GEN_INT.DEINTERLEAVER_INST.IDP.w_wr_rd_status |-> not o_valid}
assert {o_valid and o_cnt = 1 |-> o_saved_data = o_data}
cover {o_valid and o_cnt = 1 |-> o_saved_data = o_data}
cover {o_end_cw}

clock clk
reset rst
set proof_bound [expr {$MEM_SIZE*2 + 2}]
set_prove_target_bound $proof_bound
set_max_trace_length $proof_bound
set_prove_time_limit 10h
prove -task func
check_return {get_property_list -include {status {cex unreachable}} -task func} {}
set_prove_target_bound 0
set_max_trace_length 0
}
% 
% 
% proc interface_control_and_reset_req {MEM_SIZE ROW_NUM WIDTH is_interleaver} {
clear -all
dut_compilation $MEM_SIZE $ROW_NUM $WIDTH $is_interleaver 0
connect -bind -auto block_interleaver_fv block_interleaver_top -auto -elaborate -parameter NUMBER_OF_ELEMENTS $MEM_SIZE -parameter NUMBER_OF_LINES $ROW_NUM -parameter WORD_LENGTH $WIDTH
formal_setup
task -create reset -set -source_task <embedded> -copy_stopats -copy_abstractions all -copy_assumes -copy <embedded>::block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01
task -set reset
reset -none
check_return {prove -task reset} "proven"
reset rst
task -set <embedded>
assert -disable <embedded>::block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01
prove -all
check_return {get_property_list -include {status {cex unreachable}}} {}
task -create stall -set
if {$is_interleaver == false} {
assert {GEN_INT.INTERLEAVER_INST.IC.w_current_state = 1 and not i_valid and not GEN_INT.INTERLEAVER_INST.IC.i_full_ram |=> ##1 $past(GEN_INT.INTERLEAVER_INST.IDP.r_col_cnt) = GEN_INT.INTERLEAVER_INST.IDP.r_col_cnt and\
					     $past(GEN_INT.INTERLEAVER_INST.IDP.w_ram_wr_en = 0) and\
				             $past(GEN_INT.INTERLEAVER_INST.IDP.r_lin_cnt) = GEN_INT.INTERLEAVER_INST.IDP.r_lin_cnt}
check_code "proven" [prove -task stall]
} else {
#assert {GEN_INT.DEINTERLEAVER_INST.IC.w_current_state = 1 and not i_valid and not GEN_INT.DEINTERLEAVER_INST.IC.i_full_ram ##1 i_end_cw = 0 |=> $past(GEN_INT.DEINTERLEAVER_INST.IDP.w_ram_wr_en) = 0 and\
						       $past(GEN_INT.DEINTERLEAVER_INST.IDP.w_ram_addr) = GEN_INT.DEINTERLEAVER_INST.IDP.w_ram_addr}
}


}
% 
% set MEM_SIZE 438
438
% set ROW_NUM 3
3
% set WIDTH 4
4
% time [interface_control_and_reset_req $MEM_SIZE $ROW_NUM $WIDTH false]
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/generic_functions.vhd(22): analyzing package body 'generic_functions'
[WARN (VHDL-1087)] ../../generic_components/generic_functions.vhd(108): function 'xor_reducer_from_select_bits' does not always return a value
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/generic_components.vhd(12): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/adder/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/adder/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/adder/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/single_port_2D_ram/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/single_port_2D_ram/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/single_port_2D_ram/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/single_port_linear_ram/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/single_port_linear_ram/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/single_port_linear_ram/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/decrementer/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/decrementer/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/decrementer/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/decrementer/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/decrementer/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/decrementer/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/incrementer/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/incrementer/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/incrementer/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/incrementer/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/incrementer/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/incrementer/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/up_down_counter/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/up_down_counter/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/up_down_counter/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/sync_ld_dff/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/comparator/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/comparator/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/comparator/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VERI-1482)] Analyzing Verilog file '/home/tools/jasper_2019.06p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'block_interleaver_fv.sv'
[WARN (VERI-1763)] block_interleaver_fv.sv(77): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "block_interleaver".
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=438,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=438,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=438,word_length=4)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/comparator/comparator.vhd(5): executing 'comparator(word_length=2)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/decrementer/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/decrementer/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=438,word_length=9)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/comparator/comparator.vhd(5): executing 'comparator(word_length=9)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=9)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/up_down_counter/up_down_counter.vhd(12): executing 'up_down_counter(word_length=9)(arch)'
[INFO (VHDL-1067)] ../../generic_components/incrementer/incrementer.vhd(4): executing 'incrementer(word_length=9)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/incrementer/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/decrementer/decrementer.vhd(4): executing 'decrementer(word_length=9)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=438,number_of_lines=3)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/comparator/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=8)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/incrementer/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/single_port_2D_ram/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=438,number_of_lines=3,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
INFO (IPM031): Clearing proof results of all properties.
INFO (ISW003): Top module name is "block_interleaver".
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=438,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=438,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=438,word_length=4)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/comparator/comparator.vhd(5): executing 'comparator(word_length=2)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/decrementer/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/decrementer/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=438,word_length=9)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/comparator/comparator.vhd(5): executing 'comparator(word_length=9)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=9)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/up_down_counter/up_down_counter.vhd(12): executing 'up_down_counter(word_length=9)(arch)'
[INFO (VHDL-1067)] ../../generic_components/incrementer/incrementer.vhd(4): executing 'incrementer(word_length=9)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/incrementer/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/decrementer/decrementer.vhd(4): executing 'decrementer(word_length=9)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=438,number_of_lines=3)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/comparator/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=8)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/incrementer/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/single_port_2D_ram/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=438,number_of_lines=3,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO] Connect: instantiating "block_interleaver_fv" as "block_interleaver_top" in top module
[INFO (VERI-1018)] block_interleaver_fv.sv(1): compiling module 'block_interleaver_fv:(NUMBER_OF_ELEMENTS=438,WORD_LENGTH=4)'
[WARN (VERI-1167)] block_interleaver_fv.sv(40): if-condition does not match any sensitivity list edge
[WARN (VERI-1167)] block_interleaver_fv.sv(54): if-condition does not match any sensitivity list edge
WARNING (WOBS004): block_interleaver_fv.sv(81): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(85): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(90): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(92): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(98): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(103): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(108): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(114): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(118): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(123): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(128): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(133): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(137): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
WARNING (WPM025): Property "block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01:precondition1", a related cover of "block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01", was not copied to the new task.
WARNING (WRS005): Overriding setting from previous "reset" commands. You must specify all reset information in one command. Refer to "help reset" for guidance.
    For message help, type "help -message WRS005"
INFO (IPM031): Clearing proof results of all properties.
Evaluating 'prove -task reset'. expected: 'proven'
Hpcustom1: Custom engine code is hT3NZbhPPfqY2AbBQnsjfOxn6c+6e6yL+/e8fYueaMCoQAEA
INFO (IPF036): Starting proof on task: "reset", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 1850 design flops, 0 of 0 design latches, 145 of 145 internal elements.
WARNING (WRS031): 34 of 1850 design flop(s) with asynchronous reset condition, but not reset. Run "get_reset_info -x_value -with_reset_pin" to get a list of such flops.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
AMcustom2: Custom engine code is hT3N/LhP/2Dz3DrVSe2lNjiSpGmyu5Klv2ELvwL2WCQ+iY7rtAZ05ZC7TYTjerFjm57AUr54KxI2LGPAdQPc+eiMri1dI47yA50CRDdixbORmxz6cC+fZzChw2WXiQWUpM8rQS1DvRGCnsdRtkwXwn5/wC8U1oGSk2zvtl/p5mB+RV+nlTid0KCMqOgMR7nmW6XEAQA
0: Starting reduce
Ncustom3: Custom engine code is hT3NR7hPByLp3DrFSTPhwoIgCxPsqvZp21H/ym7EyTra3ms6eTBVZwJJnDhKmpN3woHootcWDlvmP07qcJRE1mUlIYMcSXUf1ExUD+hh5xN33vG9+qWOknUTM64CUjZpIk7qvPS+5IOws79QOzn5IqFPWD8RgByBUKPsu4ZUa9AO97P6cus4/HdmN+iijpsbAG5PrODXEeit9bdDREds7k7Rd2Vug5lgs78jIAEA
Ncustom4: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom5: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
0.0.PRE: Proof Simplification completed in 0,00 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: ProofGrid is starting event handling
0.0.AM: Proofgrid shell started at 11857@optmaS1(local) jg_11732_optmaS1_1
0.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01"	[0,00 s].
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.N: Proofgrid shell started at 11856@optmaS1(local) jg_11732_optmaS1_1
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01"	[0,00 s].
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8388608 cycles. [0,00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8388608 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01" in 0.00 s.
0.0.N: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,00 s]
0.0.AM: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  5	[0,00 s]
0.0.AM: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Requesting engine job to stop
0.0.AM: Requesting engine job to stop
INFO (IPF144): 0: Initiating shutdown of proof [0,01]
0.0.N: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.N: The property "block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01" was proven in 0.00 s.
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01"	[0,00 s].
0.0.N: All properties determined. [0,00 s]
0.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01"	[0,01 s].
0.0.AM: All properties determined. [0,00 s]
0.0.N: Exited with Success (@ 0,01 s)
0: ProofGrid usable level: 0
0.0.AM: Exited with Success (@ 0,01 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        7.08 %
     AM        0.04        0.00        0.00       10.20 %
    all        0.04        0.00        0.00        8.63 %

    Data read    : 1.61 kiB
    Data written : 1.44 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "reset" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
0,2 seconds
WARNING (WRS005): Overriding setting from previous "reset" commands. You must specify all reset information in one command. Refer to "help reset" for guidance.
    For message help, type "help -message WRS005"
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
----------------------------------------
| INFO (IPF035): Proving the following tasks:
|     1:    <constraints>
|     2:    <embedded>
|     3:    reset
----------------------------------------
INFO (IPF036): Starting proof on task: "<constraints>", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 82 of 1850 design flops, 0 of 0 design latches, 145 of 145 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
1.0.PRE: Proof Simplification completed in 0,00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 2
1: ProofGrid is starting event handling
1.0.Tri: Proofgrid shell started at 11878@optmaS1(local) jg_11732_optmaS1_2
1.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proofgrid shell started at 11877@optmaS1(local) jg_11732_optmaS1_2
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_current_state"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 16384 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 16384 was found for the property "GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_current_state" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.Tri: Starting proof for property "GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_current_state"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.N: The property "GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_current_state" was proven in 0.01 s.
1.0.N: Stopped processing property "GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_current_state"	[0,01 s].
1.0.N: Starting proof for property "GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_next_state"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 16384 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 16384 was found for the property "GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_next_state" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: Requesting engine job to stop
1.0.Tri: Requesting engine job to stop
INFO (IPF144): 1: Initiating shutdown of proof [0,02]
1.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.N: The property "GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_next_state" was proven in 0.01 s.
1.0.N: Stopped processing property "GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_next_state"	[0,01 s].
1.0.N: All properties determined. [0,01 s]
1.0.Tri:    0.00" ---- Launching main thread ----
1.0.N: Exited with Success (@ 0,05 s)
1: ProofGrid usable level: 0
1.0.Tri: Stopped processing property "GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_current_state"	[0,05 s].
1.0.Tri: All properties determined. [0,00 s]
1.0.Tri: Exited with Success (@ 0,06 s)
1: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.01        0.00       24.59 %
    Tri        0.04        0.02        0.00       27.34 %
    all        0.04        0.02        0.00       25.96 %

    Data read    : 2.27 kiB
    Data written : 1.58 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<constraints>" for proof thread 1
INFO (IPF036): Starting proof on task: "<embedded>", 41 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.001s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
1.0.PRE: Proof Simplification completed in 0,02 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 41
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 11901@optmaS1(local) jg_11732_optmaS1_3
1.0.AM: Proofgrid shell started at 11902@optmaS1(local) jg_11732_optmaS1_3
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01:precondition1"	[0,00 s].
1.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01:precondition1"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 16384 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 16384 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01:precondition1" in 0.00 s.
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: A trace with 2 cycles was found. [0,00 s]
INFO (IPF047): 1.0.N: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01:precondition1" was covered in 2 cycles in 0.09 s.
INFO (IPF047): 1.0.N: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_01:precondition1" was covered in 2 cycles in 0.09 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01:precondition1".
INFO (IPF047): 1.0.N: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_009_CHECK_01:precondition1" was covered in 2 cycles in 0.09 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01:precondition1".
INFO (IPF047): 1.0.N: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_009_COVER_01" was covered in 2 cycles in 0.09 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01:precondition1".
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01:precondition1"	[0,09 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_011_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 65536 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 65536 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_011_CHECK_01" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01:precondition1"	[0,09 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_011_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.N: The property "block_interleaver.block_interleaver_top.REQ_INTER_011_CHECK_01" was proven in 0.00 s.
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_011_CHECK_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_011_CHECK_01"	[0,00 s].
1.0.N: A max_length bound was found. The shortest trace is no longer than 65536 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 65536 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1" in 0.00 s.
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1"	[0,00 s].
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: A trace with 5 cycles was found. [0,00 s]
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_005_COVER_01" was covered in 3 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_007_CHECK_01:precondition1" was covered in 4 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_007_COVER_01" was covered in 4 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01:precondition1" was covered in 5 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_008_COVER_01" was covered in 5 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_011_CHECK_01:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_011_COVER_01" was covered in 4 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01:precondition1" was covered in 4 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_012_COVER_01" was covered in 5 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1".
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01"	[0,00 s].
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 131072 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01" in 0.00 s.
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: Trace Attempt  6	[0,00 s]
1.0.AM: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.AM: The property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01" was proven in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01:precondition1"	[0,00 s].
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01:precondition1"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.AM: A trace with 1 cycles was found. [0,00 s]
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_003_CHECK_01:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01:precondition1".
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01:precondition1"	[0,01 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_002_COVER_01"	[0,00 s].
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01:precondition1"	[0,01 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_002_COVER_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 131072 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_002_COVER_01" in 0.00 s.
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: A trace with 2 cycles was found. [0,00 s]
INFO (IPF047): 1.0.N: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_002_COVER_01" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_003_COVER_01" was covered in 2 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_002_COVER_01".
INFO (IPF047): 1.0.N: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_006_CHECK_01:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_002_COVER_01".
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_002_COVER_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_003_CHECK_01"	[0,00 s].
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_002_COVER_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_003_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 131072 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_003_CHECK_01" in 0.00 s.
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: Trace Attempt  6	[0,00 s]
1.0.AM: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.AM: The property "block_interleaver.block_interleaver_top.REQ_INTER_003_CHECK_01" was proven in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_003_CHECK_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_01"	[0,00 s].
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_003_CHECK_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 131072 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_01" in 0.00 s.
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.AM: The property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_01" was proven in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_01"	[0,00 s].
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 131072 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_01" in 0.00 s.
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: A trace with 3 cycles was found. [0,00 s]
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_01" was covered in 3 cycles in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,04 s]
1.0.N: Trace Attempt  2	[0,04 s]
1.0.N: Trace Attempt  3	[0,04 s]
1.0.N: Trace Attempt  5	[0,04 s]
1.0.N: Trace Attempt  1	[0,51 s]
1.0.N: Trace Attempt  2	[0,51 s]
1.0.N: Trace Attempt  3	[0,52 s]
1.0.N: Trace Attempt  5	[0,52 s]
1: ProofGrid usable level: 17
1.0.AM: Trace Attempt 43	[0,83 s]
1.0.AM: Per property time limit expired (1,00 s) [1,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,92 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02:precondition1"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt 56	[0,96 s]
1.0.N: Per property time limit expired (1,00 s) [1,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,93 s].
1.0.AM: A trace with 2 cycles was found. [0,00 s]
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02:precondition1" was covered in 2 cycles in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02:precondition1"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_02"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_02"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: A trace with 3 cycles was found. [0,00 s]
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_02" was covered in 3 cycles in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_02"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_02"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 131072 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01" in 0.00 s.
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.AM: The property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01" was proven in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_006_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_006_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 131072 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_006_CHECK_01" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.AM: The property "block_interleaver.block_interleaver_top.REQ_INTER_006_CHECK_01" was proven in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_006_CHECK_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_006_COVER_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_006_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_006_COVER_01"	[0,00 s].
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: A trace with 3 cycles was found. [0,00 s]
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_006_COVER_01" was covered in 3 cycles in 0.00 s.
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_006_COVER_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_007_CHECK_01"	[0,00 s].
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_006_COVER_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_007_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 67108864 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 67108864 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_007_CHECK_01" in 0.00 s.
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,02 s]
1.0.AM: Trace Attempt  2	[0,02 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 1.0.AM: The property "block_interleaver.block_interleaver_top.REQ_INTER_007_CHECK_01" was proven in 0.02 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_007_CHECK_01"	[0,02 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_007_CHECK_01"	[0,02 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,02 s]
1.0.AM: Trace Attempt  2	[0,02 s]
1.0.AM: Trace Attempt  3	[0,02 s]
1.0.AM: Trace Attempt  4	[0,02 s]
1.0.AM: Trace Attempt  5	[0,02 s]
1.0.N: Trace Attempt  1	[0,51 s]
1.0.N: Trace Attempt  2	[0,51 s]
1.0.N: Trace Attempt  3	[0,51 s]
1.0.N: Trace Attempt  4	[0,51 s]
1.0.N: Trace Attempt  5	[0,51 s]
1: ProofGrid usable level: 11
1.0.AM: Trace Attempt 16	[0,72 s]
1.0.AM: Per property time limit expired (1,00 s) [1,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[1,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_009_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[1,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_009_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 65536 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 65536 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_009_CHECK_01" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.AM: The property "block_interleaver.block_interleaver_top.REQ_INTER_009_CHECK_01" was proven in 0.01 s.
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_009_CHECK_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 131072 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01" in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_009_CHECK_01"	[0,01 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.N: The property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01" was proven in 0.01 s.
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01"	[0,01 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_010_COVER_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 131072 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_010_COVER_01" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01"	[0,01 s].
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_010_COVER_01"	[0,00 s].
1: ProofGrid usable level: 9
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_010_COVER_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_010_COVER_01"	[0,00 s].
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_010_COVER_01"	[0,00 s].
1.0.AM: Morphing to D
1.0.AM: All properties determined. [0,00 s]
1.0.AM: Exited with Success (@ 0,00 s)
1.0.N: Trace Attempt  3	[0,00 s]
1.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Trace Attempt  4	[0,00 s]
1.0.D: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_010_COVER_01"	[0,00 s].
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.D: Trace Attempt  1	[0,00 s]
1.0.D: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  6	[0,00 s]
1.0.N: A trace with 6 cycles was found. [0,00 s]
INFO (IPF047): 1.0.N: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_010_COVER_01" was covered in 6 cycles in 0.00 s.
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_010_COVER_01"	[0,00 s].
1.0.N: Starting proof for property "<constraints>/GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_current_state"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 262144 was found for the property "<constraints>/GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_current_state" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.D: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_010_COVER_01"	[0,00 s].
1.0.D: Starting proof for property "<constraints>/GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_current_state"	[0,00 s].
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.D: Trace Attempt  1	[0,00 s]
1.0.D: Trace Attempt  2	[0,00 s]
1.0.D: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.D: The property "<constraints>/GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_current_state" was proven in 0.00 s.
1.0.N: Stopped processing property "<constraints>/GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_current_state"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 262144 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.D: Stopped processing property "<constraints>/GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_current_state"	[0,00 s].
1.0.N: Trace Attempt  3	[0,00 s]
1.0.D: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.D: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.D: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.N: The property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01" was proven in 0.00 s.
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.D: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01"	[0,00 s].
1.0.D: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  3	[0,00 s]
1.0.D: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.D: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.D: Trace Attempt  3	[0,01 s]
1.0.D: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,06 s]
1.0.N: Trace Attempt  2	[0,06 s]
1.0.N: Trace Attempt  3	[0,07 s]
1.0.N: Trace Attempt  5	[0,07 s]
1: ProofGrid usable level: 6
1.0.N: Trace Attempt 19	[0,79 s]
1.0.N: Per property time limit expired (1,00 s) [1,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[1,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.D: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[1,00 s].
1.0.D: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.N: Trace Attempt  2	[0,00 s]
1.0.D: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.D: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.D: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  1	[0,04 s]
1.0.N: Trace Attempt  2	[0,04 s]
1.0.N: Trace Attempt  3	[0,04 s]
1.0.N: Trace Attempt  4	[0,04 s]
1.0.N: Trace Attempt  5	[0,05 s]
1.0.N: Trace Attempt 19	[0,92 s]
1.0.N: Per property time limit expired (1,00 s) [1,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[1,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.D: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[1,00 s].
1.0.D: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.N: Trace Attempt  3	[0,00 s]
1.0.D: Trace Attempt  1	[0,00 s]
1.0.D: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.D: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.D: Trace Attempt  5	[0,01 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,03 s].
1.0.N: Morphing to Hts
1.0.N: Trace Attempt 13	[0,03 s]
1.0.N: All properties determined. [0,00 s]
1.0.N: Exited with Success (@ 0,00 s)
1.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hts: Starting proof for property "<constraints>/GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_next_state"	[0,00 s].
1.0.D: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,03 s].
1.0.D: Starting proof for property "<constraints>/GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_next_state"	[0,00 s].
1.0.Hts: Trace Attempt  1	[0,00 s]
1.0.Hts: Trace Attempt  2	[0,00 s]
1.0.Hts: Trace Attempt  3	[0,00 s]
1.0.D: Trace Attempt  1	[0,00 s]
1.0.Hts: Trace Attempt  4	[0,00 s]
1.0.Hts: Trace Attempt  5	[0,00 s]
1.0.D: Trace Attempt  2	[0,00 s]
1.0.D: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.D: The property "<constraints>/GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_next_state" was proven in 0.00 s.
1.0.D: Stopped processing property "<constraints>/GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_next_state"	[0,00 s].
1.0.D: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.Hts: Stopped processing property "<constraints>/GEN_INT.INTERLEAVER_INST.IC._type_constraint_w_next_state"	[0,00 s].
1.0.Hts: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.Hts: Trace Attempt  1	[0,00 s]
1.0.Hts: Trace Attempt  2	[0,00 s]
1.0.Hts: Trace Attempt  3	[0,00 s]
1.0.Hts: Trace Attempt  4	[0,00 s]
1.0.Hts: Trace Attempt  5	[0,00 s]
1: ProofGrid usable level: 5
1.0.Hts: Trace Attempt 55	[0,99 s]
1.0.Hts: Per property time limit expired (1,00 s) [1,00 s]
1.0.Hts: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[1,00 s].
1.0.Hts: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.D: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[1,00 s].
1.0.D: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.D: Trace Attempt  5	[0,00 s]
1.0.Hts: Trace Attempt  1	[0,00 s]
1.0.Hts: Trace Attempt  2	[0,01 s]
1.0.Hts: Trace Attempt  3	[0,01 s]
1.0.Hts: Trace Attempt  4	[0,01 s]
1.0.Hts: Trace Attempt  5	[0,01 s]
1.0.Hts: Trace Attempt 57	[0,95 s]
1.0.Hts: Per property time limit expired (1,00 s) [1,00 s]
1.0.Hts: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[1,00 s].
1.0.Hts: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
1.0.Hts: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.D: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[1,00 s].
1.0.D: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
1.0.D: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.D: Trace Attempt  1	[0,00 s]
1.0.D: Trace Attempt  2	[0,00 s]
1.0.Hts: Trace Attempt  1	[0,00 s]
1.0.Hts: Trace Attempt  2	[0,00 s]
1.0.Hts: Trace Attempt  3	[0,00 s]
1.0.Hts: Trace Attempt  4	[0,00 s]
1.0.Hts: Trace Attempt  5	[0,00 s]
1.0.D: Trace Attempt  3	[0,00 s]
1.0.D: Trace Attempt  5	[0,01 s]
1.0.Hts: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,02 s].
1.0.Hts: Morphing to N
1.0.Hts: Trace Attempt 56	[0,02 s]
1.0.Hts: All properties determined. [0,00 s]
1.0.Hts: Exited with Success (@ 0,00 s)
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.D: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,02 s].
1.0.D: Morphing to AM
1.0.D: All properties determined. [0,00 s]
1.0.D: Exited with Success (@ 0,00 s)
1.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt 15	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  5	[0,02 s]
1.0.N: Trace Attempt  1	[0,92 s]
1.0.N: Trace Attempt  2	[0,92 s]
1.0.N: Trace Attempt  3	[0,92 s]
1.0.N: Trace Attempt  5	[0,93 s]
1.0.N: Trace Attempt  8	[0,96 s]
1.0.N: Per property time limit expired (1,00 s) [1,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[1,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.AM: Trace Attempt 24	[0,96 s]
1.0.AM: Per property time limit expired (1,00 s) [1,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[1,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  5	[0,02 s]
1.0.N: Trace Attempt  1	[0,04 s]
1.0.N: Trace Attempt  2	[0,05 s]
1.0.N: Trace Attempt  3	[0,05 s]
1.0.N: Trace Attempt  5	[0,06 s]
1.0.AM: Trace Attempt  1	[0,12 s]
1.0.AM: Trace Attempt  2	[0,12 s]
1.0.AM: Trace Attempt  3	[0,13 s]
1.0.AM: Trace Attempt  5	[0,13 s]
1.0.N: Trace Attempt 19	[0,86 s]
1.0.N: Per property time limit expired (1,00 s) [1,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[1,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.AM: Trace Attempt 35	[0,99 s]
1.0.AM: Per property time limit expired (1,00 s) [1,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[1,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt 20	[0,01 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,49 s]
1.0.N: Trace Attempt  2	[0,49 s]
1.0.N: Trace Attempt  3	[0,49 s]
1.0.N: Trace Attempt  5	[0,49 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[2,01 s].
1.0.AM: Morphing to Tri
1.0.AM: Trace Attempt 46	[1,70 s]
1.0.AM: All properties determined. [0,00 s]
1.0.AM: Exited with Success (@ 0,00 s)
1.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[2,02 s].
1.0.N: Morphing to B
1.0.N: Trace Attempt 107	[1,99 s]
1.0.N: All properties determined. [0,00 s]
1.0.N: Exited with Success (@ 0,00 s)
1.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.B: Trace Attempt  1	[0,00 s]
1.0.B: Trace Attempt  2	[0,00 s]
1.0.B: Trace Attempt  3	[0,00 s]
1.0.Tri: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.B: Trace Attempt  4	[0,00 s]
1.0.B: Trace Attempt  5	[0,01 s]
1.0.Tri:    0.00" ---- Launching main thread ----
1.0.Tri:    0.03" ---- Launching abstraction thread ----
1.0.Tri:    0.03" ---- Launching multi-phase simplification thread ----
1.0.Tri: Trace Attempt  2	[0,12 s]
1.0.Tri: Trace Attempt  3	[0,12 s]
1.0.Tri: Trace Attempt  4	[0,12 s]
1.0.Tri: Trace Attempt  5	[0,12 s]
1.0.Tri:    0.88" Simplification phase 1 complete
1.0.B: Trace Attempt 21	[0,95 s]
1.0.B: Per property time limit expired (0,99 s) [0,99 s]
1.0.B: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[1,00 s].
1.0.B: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.B: Trace Attempt  1	[0,00 s]
1.0.B: Trace Attempt  2	[0,00 s]
1.0.B: Trace Attempt  3	[0,00 s]
1.0.B: Trace Attempt  4	[0,00 s]
1.0.B: Trace Attempt  5	[0,01 s]
1.0.Tri:    0.96" Simplification phase 2 complete
1.0.Tri: Trace Attempt 161	[0,38 s]
1.0.Tri: Per property time limit expired (1,00 s) [1,01 s]
1.0.Tri: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[1,01 s].
1.0.Tri: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.Tri:    0.98" ---- Launching main thread ----
1.0.Tri:    1.02" ---- Launching abstraction thread ----
1.0.Tri:    1.03" ---- Launching multi-phase simplification thread ----
1.0.Tri: Trace Attempt  2	[0,10 s]
1.0.Tri: Trace Attempt  3	[0,10 s]
1.0.Tri: Trace Attempt  4	[0,10 s]
1.0.Tri: Trace Attempt  5	[0,10 s]
1.0.Tri:    1.85" Simplification phase 1 complete
1.0.Tri:    1.93" Simplification phase 2 complete
1.0.B: Trace Attempt 20	[0,62 s]
1.0.B: Per property time limit expired (1,00 s) [1,00 s]
1.0.B: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[1,00 s].
1.0.B: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.B: Trace Attempt  1	[0,00 s]
1.0.B: Trace Attempt  2	[0,00 s]
1.0.B: Trace Attempt  3	[0,00 s]
1.0.B: Trace Attempt  4	[0,00 s]
1.0.B: Trace Attempt  5	[0,01 s]
1.0.Tri: Trace Attempt 157	[0,40 s]
1.0.Tri: Per property time limit expired (1,00 s) [1,17 s]
1.0.Tri: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[1,17 s].
1.0.Tri: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.Tri:    2.13" ---- Launching main thread ----
1.0.Tri:    2.16" ---- Launching abstraction thread ----
1.0.Tri:    2.17" ---- Launching multi-phase simplification thread ----
1.0.Tri: Trace Attempt  2	[0,08 s]
1.0.Tri: Trace Attempt  3	[0,08 s]
1.0.Tri: Trace Attempt  4	[0,08 s]
1.0.Tri: Trace Attempt  5	[0,08 s]
1.0.Tri:    3.00" Simplification phase 1 complete
1.0.Tri:    3.08" Simplification phase 2 complete
1.0.Tri: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[1,62 s].
1.0.Tri: Morphing to AB
1.0.Tri: Trace Attempt 260	[1,61 s]
1.0.Tri: All properties determined. [0,00 s]
1.0.Tri: Exited with Success (@ 0,00 s)
1.0.AB: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AB: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AB: Trace Attempt  2	[0,00 s]
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AB: Trace Attempt  2	[0,00 s]
1.0.AB: Trace Attempt  3	[0,00 s]
1.0.AB: Trace Attempt  4	[0,01 s]
1.0.AB: Trace Attempt  5	[0,01 s]
1.0.AB: Trace Attempt  1	[0,01 s]
1.0.AB: Trace Attempt  2	[0,01 s]
1.0.AB: Trace Attempt  3	[0,01 s]
1.0.AB: Trace Attempt  4	[0,01 s]
1.0.AB: Trace Attempt  5	[0,02 s]
1.0.B: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[1,85 s].
1.0.B: Morphing to K
1.0.B: Trace Attempt 121	[1,73 s]
1.0.B: All properties determined. [0,00 s]
1.0.B: Exited with Success (@ 0,00 s)
1.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.K: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.K: Trace Attempt 16	[0,01 s]
1.0.K: Trace Attempt  1	[0,31 s]
1.0.K: Trace Attempt  2	[0,31 s]
1.0.K: Trace Attempt  3	[0,31 s]
1.0.K: Trace Attempt  4	[0,32 s]
1.0.K: Trace Attempt  5	[0,32 s]
1.0.AB: Trace Attempt 38	[1,70 s]
1.0.AB: Per property time limit expired (1,98 s) [1,98 s]
1.0.AB: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[1,98 s].
1.0.AB: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AB: Trace Attempt  2	[0,00 s]
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AB: Trace Attempt  2	[0,00 s]
1.0.K: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[1,94 s].
1.0.K: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.AB: Trace Attempt  3	[0,01 s]
1.0.AB: Trace Attempt  4	[0,01 s]
1.0.AB: Trace Attempt  5	[0,01 s]
1.0.AB: Trace Attempt  1	[0,01 s]
1.0.AB: Trace Attempt  2	[0,01 s]
1.0.AB: Trace Attempt  3	[0,01 s]
1.0.AB: Trace Attempt  4	[0,01 s]
1.0.AB: Trace Attempt  5	[0,01 s]
1.0.AB: Trace Attempt  1	[0,18 s]
1.0.AB: Trace Attempt  2	[0,18 s]
1.0.AB: Trace Attempt  3	[0,18 s]
1.0.AB: Trace Attempt  4	[0,18 s]
1.0.AB: Trace Attempt  5	[0,18 s]
1.0.K: Trace Attempt  1	[0,27 s]
1.0.K: Trace Attempt  2	[0,27 s]
1.0.K: Trace Attempt  3	[0,27 s]
1.0.K: Trace Attempt  4	[0,27 s]
1.0.K: Trace Attempt  5	[0,28 s]
1.0.AB: Trace Attempt 40	[1,99 s]
1.0.AB: Per property time limit expired (2,00 s) [2,00 s]
1.0.AB: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[2,00 s].
1.0.AB: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AB: Trace Attempt  2	[0,00 s]
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.K: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[2,00 s].
1.0.AB: Trace Attempt  2	[0,00 s]
1.0.K: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.AB: Trace Attempt  3	[0,00 s]
1.0.AB: Trace Attempt  4	[0,00 s]
1.0.AB: Trace Attempt  5	[0,00 s]
1.0.AB: Trace Attempt  1	[0,01 s]
1.0.AB: Trace Attempt  2	[0,01 s]
1.0.AB: Trace Attempt  3	[0,01 s]
1.0.AB: Trace Attempt  4	[0,01 s]
1.0.AB: Trace Attempt  5	[0,01 s]
1.0.AB: Trace Attempt  1	[0,08 s]
1.0.AB: Trace Attempt  2	[0,08 s]
1.0.AB: Trace Attempt  3	[0,08 s]
1.0.AB: Trace Attempt  4	[0,08 s]
1.0.AB: Trace Attempt  5	[0,08 s]
1.0.K: Trace Attempt  1	[0,18 s]
1.0.K: Trace Attempt  2	[0,18 s]
1.0.K: Trace Attempt  3	[0,18 s]
1.0.K: Trace Attempt  4	[0,18 s]
1.0.K: Trace Attempt  5	[0,18 s]
1.0.AB: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[2,54 s].
1.0.AB: Morphing to M
1.0.AB: Trace Attempt 81	[2,54 s]
1.0.AB: All properties determined. [0,00 s]
1.0.AB: Exited with Success (@ 0,00 s)
1.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.M: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[0,00 s].
1.0.M: Trace Attempt  1	[0,00 s]
1.0.M: Trace Attempt  2	[0,00 s]
1.0.K: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[2,55 s].
1.0.K: Morphing to Tri
1.0.K: Trace Attempt 159	[2,51 s]
1.0.K: All properties determined. [0,00 s]
1.0.K: Exited with Success (@ 0,00 s)
1.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.M: Trace Attempt  3	[0,01 s]
1.0.M: Trace Attempt  4	[0,01 s]
1.0.Tri: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.M: Trace Attempt  5	[0,01 s]
1.0.Tri:    0.00" ---- Launching main thread ----
1.0.Tri:    0.03" ---- Launching abstraction thread ----
1.0.Tri:    0.03" ---- Launching multi-phase simplification thread ----
1.0.Tri: Trace Attempt  2	[0,12 s]
1.0.Tri: Trace Attempt  3	[0,12 s]
1.0.Tri: Trace Attempt  4	[0,12 s]
1.0.Tri: Trace Attempt  5	[0,12 s]
1.0.Tri: Trace Attempt 442	[0,46 s]
1.0.Tri: A proof was found: No trace exists. [0,46 s]
INFO (IPF057): 1.0.Tri: The property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01" was proven in 0.46 s.
1.0.M: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[0,48 s].
1.0.M: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.M: Trace Attempt  1	[0,00 s]
1.0.Tri: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[0,47 s].
1.0.Tri: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.M: Trace Attempt  2	[0,00 s]
1.0.M: Trace Attempt  3	[0,01 s]
1.0.Tri:    0.44" ---- Launching main thread ----
1.0.M: Trace Attempt  5	[0,02 s]
1.0.Tri:    0.47" ---- Launching abstraction thread ----
1.0.Tri:    0.48" ---- Launching multi-phase simplification thread ----
1.0.Tri: Trace Attempt  2	[0,09 s]
1.0.Tri: Trace Attempt  3	[0,09 s]
1.0.Tri: Trace Attempt  4	[0,09 s]
1.0.Tri: Trace Attempt  5	[0,09 s]
1: ProofGrid usable level: 4
1.0.Tri:    1.32" Simplification phase 1 complete
1.0.Tri:    1.40" Simplification phase 2 complete
1.0.M: Trace Attempt 33	[0,98 s]
1.0.M: Per property time limit expired (1,00 s) [1,00 s]
1.0.M: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[1,00 s].
1.0.M: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.M: Trace Attempt  1	[0,00 s]
1.0.M: Trace Attempt  2	[0,00 s]
1.0.M: Trace Attempt  3	[0,01 s]
1.0.M: Trace Attempt  5	[0,01 s]
1.0.Tri: Trace Attempt 418	[1,05 s]
1.0.Tri: Per property time limit expired (1,00 s) [1,05 s]
1.0.Tri: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[1,05 s].
1.0.Tri: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.Tri:    1.49" ---- Launching main thread ----
1.0.Tri:    1.52" ---- Launching abstraction thread ----
1.0.Tri:    1.52" ---- Launching multi-phase simplification thread ----
1.0.Tri:    2.35" Simplification phase 1 complete
1.0.Tri:    2.43" Simplification phase 2 complete
1.0.Tri: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[1,54 s].
1.0.Tri: Morphing to AM
1.0.Tri: Trace Attempt 419	[0,00 s]
1.0.Tri: All properties determined. [0,00 s]
1.0.Tri: Exited with Success (@ 0,00 s)
1.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.M: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[1,60 s].
1.0.M: Morphing to B
1.0.M: Trace Attempt 76	[1,22 s]
1.0.M: All properties determined. [0,00 s]
1.0.M: Exited with Success (@ 0,00 s)
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.B: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.B: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.B: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.B: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.B: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  4	[0,02 s]
1.0.AM: Trace Attempt  5	[0,02 s]
1.0.AM: Trace Attempt 24	[0,97 s]
1.0.AM: Per property time limit expired (0,99 s) [0,99 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,99 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.B: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,99 s].
1.0.B: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.B: Trace Attempt  1	[0,00 s]
1.0.B: Trace Attempt  2	[0,00 s]
1.0.B: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.B: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.B: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  5	[0,02 s]
1.0.AM: Trace Attempt 24	[0,98 s]
1.0.AM: Per property time limit expired (1,00 s) [1,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[1,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.B: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[1,00 s].
1.0.B: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.B: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.B: Trace Attempt  2	[0,00 s]
1.0.B: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.B: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.B: Trace Attempt  5	[0,01 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[1,62 s].
1.0.AM: Morphing to Tri
1.0.AM: Trace Attempt 45	[1,44 s]
1.0.AM: All properties determined. [0,00 s]
1.0.AM: Exited with Success (@ 0,00 s)
1.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Tri: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.B: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[1,64 s].
1.0.B: Morphing to AD
1.0.B: Trace Attempt 118	[1,62 s]
1.0.B: All properties determined. [0,00 s]
1.0.B: Exited with Success (@ 0,00 s)
1.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AD: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.AD: Trace Attempt  1	[0,00 s]
1.0.AD: Trace Attempt  1	[0,00 s]
1.0.AD: Trace Attempt  2	[0,00 s]
1.0.AD: Trace Attempt  1	[0,00 s]
1.0.AD: Trace Attempt  2	[0,00 s]
1.0.AD: Trace Attempt  3	[0,01 s]
1.0.AD: Trace Attempt  4	[0,01 s]
1.0.AD: Trace Attempt  5	[0,01 s]
1.0.AD: Trace Attempt  1	[0,01 s]
1.0.AD: Trace Attempt  2	[0,01 s]
1.0.AD: Trace Attempt  3	[0,02 s]
1.0.AD: Trace Attempt  5	[0,03 s]
1.0.Tri:    0.00" ---- Launching main thread ----
1.0.Tri:    0.03" ---- Launching abstraction thread ----
1.0.Tri:    0.04" ---- Launching multi-phase simplification thread ----
1.0.Tri: Trace Attempt  2	[0,13 s]
1.0.Tri: Trace Attempt  3	[0,13 s]
1.0.Tri: Trace Attempt  4	[0,13 s]
1.0.Tri: Trace Attempt  5	[0,13 s]
1.0.AD: Trace Attempt  1	[0,13 s]
1.0.AD: Trace Attempt  2	[0,13 s]
1.0.AD: Trace Attempt  4	[0,14 s]
1.0.Tri:    0.93" Simplification phase 1 complete
1.0.Tri:    1.01" Simplification phase 2 complete
1.0.Tri: Trace Attempt 440	[0,45 s]
1.0.Tri: A trace with 440 cycles was found. [1,75 s]
INFO (IPF047): 1.0.Tri: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1" was covered in 440 cycles in 1.76 s.
1: ProofGrid usable level: 3
1.0.Tri: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[1,76 s].
1.0.Tri: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.Tri:    1.72" ---- Launching main thread ----
1.0.Tri:    1.75" ---- Launching abstraction thread ----
1.0.Tri:    1.76" ---- Launching multi-phase simplification thread ----
1.0.AD: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[1,80 s].
1.0.AD: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.AD: Trace Attempt  1	[0,00 s]
1.0.AD: Trace Attempt  1	[0,00 s]
1.0.AD: Trace Attempt  2	[0,00 s]
1.0.AD: Trace Attempt  3	[0,00 s]
1.0.AD: Trace Attempt  1	[0,00 s]
1.0.AD: Trace Attempt  2	[0,00 s]
1.0.AD: Trace Attempt  3	[0,00 s]
1.0.AD: Trace Attempt  4	[0,01 s]
1.0.AD: Trace Attempt  5	[0,01 s]
1.0.AD: Trace Attempt  1	[0,02 s]
1.0.AD: Trace Attempt  2	[0,02 s]
1.0.AD: Trace Attempt  3	[0,02 s]
1.0.Tri: Trace Attempt  2	[0,08 s]
1.0.AD: Trace Attempt  5	[0,03 s]
1.0.Tri: Trace Attempt  3	[0,08 s]
1.0.Tri: Trace Attempt  4	[0,08 s]
1.0.Tri: Trace Attempt  5	[0,08 s]
1.0.Tri:    2.59" Simplification phase 1 complete
1.0.Tri:    2.67" Simplification phase 2 complete
1.0.Tri: Trace Attempt 442	[1,02 s]
1.0.Tri: A proof was found: No trace exists. [1,02 s]
INFO (IPF057): 1.0.Tri: The property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01" was proven in 1.02 s.
1.0.Tri: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[1,02 s].
1.0.Tri: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.Tri:    2.76" ---- Launching main thread ----
1.0.AD: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[1,02 s].
1.0.AD: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.AD: Trace Attempt  1	[0,00 s]
1.0.AD: Trace Attempt  1	[0,00 s]
1.0.AD: Trace Attempt  2	[0,00 s]
1.0.AD: Trace Attempt  1	[0,00 s]
1.0.AD: Trace Attempt  2	[0,00 s]
1.0.AD: Trace Attempt  3	[0,00 s]
1.0.AD: Trace Attempt  4	[0,00 s]
1.0.AD: Trace Attempt  5	[0,00 s]
1.0.AD: Trace Attempt  1	[0,01 s]
1.0.AD: Trace Attempt  2	[0,01 s]
1.0.AD: Trace Attempt  3	[0,01 s]
1.0.Tri:    2.80" ---- Launching abstraction thread ----
1.0.AD: Trace Attempt  5	[0,01 s]
1.0.Tri:    2.80" ---- Launching multi-phase simplification thread ----
1.0.Tri: Trace Attempt  2	[0,10 s]
1.0.Tri: Trace Attempt  3	[0,10 s]
1.0.Tri: Trace Attempt  4	[0,10 s]
1.0.Tri: Trace Attempt  5	[0,10 s]
1.0.AD: Trace Attempt  1	[0,05 s]
1.0.AD: Trace Attempt  2	[0,05 s]
1.0.AD: Trace Attempt  3	[0,06 s]
1.0.AD: Trace Attempt  5	[0,06 s]
1.0.Tri:    3.64" Simplification phase 1 complete
1.0.Tri:    3.71" Simplification phase 2 complete
1: ProofGrid usable level: 2
1.0.AD: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[1,18 s].
1.0.AD: Morphing to D
1.0.AD: Trace Attempt 19	[0,37 s]
1.0.AD: All properties determined. [0,00 s]
1.0.AD: Exited with Success (@ 0,00 s)
1.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.D: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.Tri: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[1,23 s].
1.0.Tri: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.Tri:    4.01" ---- Launching main thread ----
1.0.Tri:    4.04" ---- Launching abstraction thread ----
1.0.Tri:    4.04" ---- Launching multi-phase simplification thread ----
1.0.Tri:    4.89" Simplification phase 1 complete
1.0.Tri:    4.97" Simplification phase 2 complete
1.0.Tri: Trace Attempt 441	[1,51 s]
1.0.Tri: A trace with 441 cycles was found. [1,51 s]
INFO (IPF047): 1.0.Tri: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01" was covered in 441 cycles in 1.52 s.
1.0.D: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[1,53 s].
1.0.Tri: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[1,52 s].
1.0.Tri: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.D: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.D: Trace Attempt  5	[0,00 s]
1.0.Tri:    5.52" ---- Launching main thread ----
1.0.Tri:    5.55" ---- Launching abstraction thread ----
1.0.Tri:    5.56" ---- Launching multi-phase simplification thread ----
1: ProofGrid usable level: 1
1.0.Tri:    6.37" Simplification phase 1 complete
1.0.Tri:    6.45" Simplification phase 2 complete
1.0.D: Requesting engine job to stop
1.0.Tri: Requesting engine job to stop
INFO (IPF144): 1: Initiating shutdown of proof [34,09]
1.0.Tri: Trace Attempt 443	[1,35 s]
1.0.Tri: A proof was found: No trace exists. [1,35 s]
INFO (IPF057): 1.0.Tri: The property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02" was proven in 1.35 s.
1.0.Tri: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[1,35 s].
1.0.D: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[1,35 s].
1.0.D: Trace Attempt 17	[0,41 s]
1.0.D: All properties determined. [29,55 s]
1.0.Tri: All properties determined. [23,70 s]
1.0.Tri: Exited with Success (@ 34,10 s)
1: ProofGrid usable level: 0
1.0.D: Exited with Success (@ 34,12 s)
1: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :    10
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      D        0.05       34.03        0.00       99.87 %
    Tri        0.05       34.00        0.00       99.86 %
    all        0.05       34.01        0.00       99.87 %

    Data read    : 289.30 kiB
    Data written : 30.93 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1
INFO (IPF036): Starting proof on task: "reset", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property "block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
INFO (IPF059): Completed proof on task: "reset" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Total Tasks                        : 3
           Total Properties                   : 46
                 assumptions                  : 0
                  - approved                  : 0
                  - temporary                 : 0
                 soft assumptions             : 0
                 assertions                   : 19 (1 disabled)
                  - proven                    : 18 (94.7368%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 1 (1 disabled)                                 (5.26316%)
                  - error                     : 0 (0%)
                 covers                       : 27 (1 disabled)
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 26 (96.2963%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 1 (1 disabled)                                 (3.7037%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}}'. expected: ''
0,0 seconds
INFO (IPM004): The name "property:0" is assigned to assertion "GEN_INT.INTERLEAVER_INST.IC.w_current_state = 1 and not i_valid and not GEN_INT.INTERLEAVER_INST.IC.i_full_ram |=> ##1 $past(GEN_INT.INTERLEAVER_INST.IDP.r_col_cnt) = GEN_INT.INTERLEAVER_INST.IDP.r_col_cnt and $past(GEN_INT.INTERLEAVER_INST.IDP.w_ram_wr_en = 0) and $past(GEN_INT.INTERLEAVER_INST.IDP.r_lin_cnt) = GEN_INT.INTERLEAVER_INST.IDP.r_lin_cnt".
INFO (IPF036): Starting proof on task: "stall", 1 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0s
2.0.PRE: Performing Proof Simplification...
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Proof Simplification Iteration 1	[0.00 s]
2.0.N: Proof Simplification Iteration 2	[0.00 s]
2.0.N: Proof Simplification Iteration 3	[0.00 s]
2.0.N: Proof Simplification Iteration 4	[0.00 s]
2.0.N: Proof Simplification Iteration 5	[0.00 s]
2.0.N: Proof Simplification Iteration 6	[0.00 s]
2.0.N: Proof Simplification Iteration 7	[0.00 s]
2.0.N: Proof Simplification Iteration 8	[0.00 s]
2.0.N: Proof Simplification Iteration 9	[0.00 s]
2.0.N: Proof Simplification Iteration 10	[0.00 s]
2.0.N: Proof Simplification Iteration 11	[0.00 s]
2.0.N: Proof Simplification Iteration 12	[0.00 s]
2.0.N: Proof Simplification Iteration 13	[0.00 s]
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 2.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
2.0.PRE: Proof Simplification completed in 0,01 s
2: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid usable level: 1
2: ProofGrid is starting event handling
2.0.AM: Proofgrid shell started at 13101@optmaS1(local) jg_11732_optmaS1_5
2.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.AM: Last scan. Per property time limit: 0s
2.0.AM: Starting proof for property "property:0"	[0,00 s].
2.0.AM: Trace Attempt  1	[0,00 s]
2.0.AM: Trace Attempt  1	[0,00 s]
2.0.AM: Trace Attempt  2	[0,00 s]
2.0.N: Proofgrid shell started at 13100@optmaS1(local) jg_11732_optmaS1_5
2.0.AM: Trace Attempt  3	[0,00 s]
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.AM: Trace Attempt  1	[0,00 s]
2.0.AM: Trace Attempt  2	[0,00 s]
2.0.N: Last scan. Per property time limit: 0s
2.0.N: Starting proof for property "property:0"	[0,00 s].
2.0.AM: Trace Attempt  3	[0,00 s]
2.0.AM: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.AM: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.AM: Trace Attempt  1	[0,01 s]
2.0.AM: Trace Attempt  2	[0,01 s]
2.0.AM: Trace Attempt  3	[0,01 s]
2.0.AM: Trace Attempt  4	[0,01 s]
2.0.AM: Validation of fixpoint was successful. Time = 0.00
2.0.N: Requesting engine job to stop
2.0.AM: Requesting engine job to stop
INFO (IPF144): 2: Initiating shutdown of proof [0,02]
2.0.AM: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.AM: The property "property:0" was proven in 0.01 s.
2.0.AM: Stopped processing property "property:0"	[0,01 s].
2.0.N: Stopped processing property "property:0"	[0,01 s].
2.0.AM: All properties determined. [0,01 s]
2.0.N: Trace Attempt 11	[0,01 s]
2.0.N: All properties determined. [0,01 s]
2.0.AM: Exited with Success (@ 0,02 s)
2: ProofGrid usable level: 0
2.0.N: Exited with Success (@ 0,02 s)
2: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.01        0.00       19.71 %
     AM        0.04        0.02        0.00       28.01 %
    all        0.05        0.01        0.00       23.84 %

    Data read    : 1.74 kiB
    Data written : 1.41 kiB

2: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "stall" for proof thread 2

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
1 microseconds per iteration
[stall] % time [interface_control_and_reset_req $MEM_SIZE $ROW_NUM $WIDTH true]
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/generic_functions.vhd(22): analyzing package body 'generic_functions'
[WARN (VHDL-1087)] ../../generic_components/generic_functions.vhd(108): function 'xor_reducer_from_select_bits' does not always return a value
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/generic_components.vhd(12): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/adder/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/adder/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/adder/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/single_port_2D_ram/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/single_port_2D_ram/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/single_port_2D_ram/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/single_port_linear_ram/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/single_port_linear_ram/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/single_port_linear_ram/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/decrementer/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/decrementer/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/decrementer/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/decrementer/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/decrementer/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/decrementer/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/incrementer/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/incrementer/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/incrementer/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/incrementer/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/incrementer/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/incrementer/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/up_down_counter/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/up_down_counter/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/up_down_counter/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/sync_ld_dff/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/comparator/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/comparator/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/comparator/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VERI-1482)] Analyzing Verilog file '/home/tools/jasper_2019.06p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'block_interleaver_fv.sv'
[WARN (VERI-1763)] block_interleaver_fv.sv(77): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "block_interleaver".
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=438,word_length=4,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=438,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=438,word_length=4)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/adder/adder.vhd(5): executing 'adder(word_length=9)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/comparator/comparator.vhd(5): executing 'comparator(word_length=2)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=438,word_length=9)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/comparator/comparator.vhd(5): executing 'comparator(word_length=9)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=9)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/up_down_counter/up_down_counter.vhd(12): executing 'up_down_counter(word_length=9)(arch)'
[INFO (VHDL-1067)] ../../generic_components/incrementer/incrementer.vhd(4): executing 'incrementer(word_length=9)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/incrementer/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/decrementer/decrementer.vhd(4): executing 'decrementer(word_length=9)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/decrementer/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../../generic_components/incrementer/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=438,number_of_lines=3)(dataflow)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=8)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[WARN (VHDL-1200)] ../rtl/deinterleaver_data_path.vhd(213): range is empty (null range)
[INFO (VHDL-1067)] ../../generic_components/single_port_linear_ram/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=438)(behavioral)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (ISW003): Top module name is "block_interleaver".
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=438,word_length=4,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=438,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=438,word_length=4)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/adder/adder.vhd(5): executing 'adder(word_length=9)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/comparator/comparator.vhd(5): executing 'comparator(word_length=2)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=438,word_length=9)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/comparator/comparator.vhd(5): executing 'comparator(word_length=9)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=9)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/up_down_counter/up_down_counter.vhd(12): executing 'up_down_counter(word_length=9)(arch)'
[INFO (VHDL-1067)] ../../generic_components/incrementer/incrementer.vhd(4): executing 'incrementer(word_length=9)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/incrementer/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/decrementer/decrementer.vhd(4): executing 'decrementer(word_length=9)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/decrementer/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../../generic_components/incrementer/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=438,number_of_lines=3)(dataflow)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=8)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[WARN (VHDL-1200)] ../rtl/deinterleaver_data_path.vhd(213): range is empty (null range)
[INFO (VHDL-1067)] ../../generic_components/single_port_linear_ram/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=438)(behavioral)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO] Connect: instantiating "block_interleaver_fv" as "block_interleaver_top" in top module
[INFO (VERI-1018)] block_interleaver_fv.sv(1): compiling module 'block_interleaver_fv:(NUMBER_OF_ELEMENTS=438,WORD_LENGTH=4)'
[WARN (VERI-1167)] block_interleaver_fv.sv(40): if-condition does not match any sensitivity list edge
[WARN (VERI-1167)] block_interleaver_fv.sv(54): if-condition does not match any sensitivity list edge
WARNING (WOBS004): block_interleaver_fv.sv(81): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(85): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(90): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(92): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(98): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(103): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(108): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(114): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(118): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(123): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(128): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(133): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): block_interleaver_fv.sv(137): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
WARNING (WPM025): Property "block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01:precondition1", a related cover of "block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01", was not copied to the new task.
WARNING (WRS005): Overriding setting from previous "reset" commands. You must specify all reset information in one command. Refer to "help reset" for guidance.
    For message help, type "help -message WRS005"
INFO (IPM031): Clearing proof results of all properties.
Evaluating 'prove -task reset'. expected: 'proven'
INFO (IPF036): Starting proof on task: "reset", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 1847 design flops, 0 of 0 design latches, 145 of 145 internal elements.
WARNING (WRS031): 34 of 1847 design flop(s) with asynchronous reset condition, but not reset. Run "get_reset_info -x_value -with_reset_pin" to get a list of such flops.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
0.0.PRE: Proof Simplification completed in 0,00 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 13160@optmaS1(local) jg_11732_optmaS1_6
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8388608 cycles. [0,00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8388608 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01" in 0.00 s.
0.0.N: Trace Attempt  2	[0,00 s]
0.0.AM: Proofgrid shell started at 13161@optmaS1(local) jg_11732_optmaS1_6
0.0.N: Trace Attempt  2	[0,00 s]
0.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  1	[0,00 s]
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01"	[0,00 s].
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Requesting engine job to stop
0.0.AM: Requesting engine job to stop
INFO (IPF144): 0: Initiating shutdown of proof [0,00]
0.0.N: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.N: The property "block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01" was proven in 0.00 s.
0.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01"	[0,00 s].
0.0.N: All properties determined. [0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01"	[0,00 s].
0.0.AM: All properties determined. [0,00 s]
0.0.N: Exited with Success (@ 0,01 s)
0: ProofGrid usable level: 0
0.0.AM: Exited with Success (@ 0,01 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        8.18 %
     AM        0.05        0.00        0.00        4.49 %
    all        0.05        0.00        0.00        6.35 %

    Data read    : 1.23 kiB
    Data written : 1.44 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "reset" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
0,2 seconds
WARNING (WRS005): Overriding setting from previous "reset" commands. You must specify all reset information in one command. Refer to "help reset" for guidance.
    For message help, type "help -message WRS005"
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
----------------------------------------
| INFO (IPF035): Proving the following tasks:
|     1:    <constraints>
|     2:    <embedded>
|     3:    reset
----------------------------------------
INFO (IPF036): Starting proof on task: "<constraints>", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 91 of 1847 design flops, 0 of 0 design latches, 145 of 145 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
1.0.PRE: Proof Simplification completed in 0,00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 2
1: ProofGrid is starting event handling
1.0.Tri: Proofgrid shell started at 13183@optmaS1(local) jg_11732_optmaS1_7
1.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proofgrid shell started at 13182@optmaS1(local) jg_11732_optmaS1_7
1.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.Tri: Starting proof for property "GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_current_state"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_current_state"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 16384 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 16384 was found for the property "GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_current_state" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.N: The property "GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_current_state" was proven in 0.01 s.
1.0.N: Stopped processing property "GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_current_state"	[0,01 s].
1.0.N: Starting proof for property "GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_next_state"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 16384 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 16384 was found for the property "GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_next_state" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: Requesting engine job to stop
1.0.Tri: Requesting engine job to stop
INFO (IPF144): 1: Initiating shutdown of proof [0,03]
1.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.N: The property "GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_next_state" was proven in 0.01 s.
1.0.N: Stopped processing property "GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_next_state"	[0,01 s].
1.0.N: All properties determined. [0,01 s]
1.0.Tri:    0.00" ---- Launching main thread ----
1.0.N: Exited with Success (@ 0,05 s)
1: ProofGrid usable level: 0
1.0.Tri: Stopped processing property "GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_current_state"	[0,05 s].
1.0.Tri: All properties determined. [0,00 s]
1.0.Tri: Exited with Success (@ 0,06 s)
1: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.02        0.00       30.42 %
    Tri        0.04        0.03        0.00       36.93 %
    all        0.05        0.02        0.00       33.66 %

    Data read    : 2.27 kiB
    Data written : 1.58 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<constraints>" for proof thread 1
INFO (IPF036): Starting proof on task: "<embedded>", 41 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.001s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
1.0.PRE: Proof Simplification completed in 0,01 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 41
1: ProofGrid is starting event handling
1.0.AM: Proofgrid shell started at 13209@optmaS1(local) jg_11732_optmaS1_8
1.0.N: Proofgrid shell started at 13208@optmaS1(local) jg_11732_optmaS1_8
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01:precondition1"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 16384 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 16384 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01:precondition1" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01:precondition1"	[0,00 s].
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: A trace with 2 cycles was found. [0,00 s]
INFO (IPF047): 1.0.N: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01:precondition1" was covered in 2 cycles in 0.09 s.
INFO (IPF047): 1.0.N: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_01:precondition1" was covered in 2 cycles in 0.09 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01:precondition1".
INFO (IPF047): 1.0.N: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_009_CHECK_01:precondition1" was covered in 2 cycles in 0.09 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01:precondition1".
INFO (IPF047): 1.0.N: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_009_COVER_01" was covered in 2 cycles in 0.09 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01:precondition1".
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01:precondition1"	[0,09 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_011_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 65536 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 65536 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_011_CHECK_01" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01:precondition1"	[0,09 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_011_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.AM: The property "block_interleaver.block_interleaver_top.REQ_INTER_011_CHECK_01" was proven in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_011_CHECK_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_011_CHECK_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 8192 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 8192 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1" in 0.00 s.
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: A trace with 5 cycles was found. [0,00 s]
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_005_COVER_01" was covered in 3 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_007_CHECK_01:precondition1" was covered in 4 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_007_COVER_01" was covered in 4 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01:precondition1" was covered in 5 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_008_COVER_01" was covered in 5 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_011_CHECK_01:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_011_COVER_01" was covered in 4 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01:precondition1" was covered in 4 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_012_COVER_01" was covered in 5 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1".
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01"	[0,00 s].
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01:precondition1"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 32768 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 32768 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01" in 0.00 s.
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: Trace Attempt  6	[0,00 s]
1.0.AM: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.AM: The property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01" was proven in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01:precondition1"	[0,00 s].
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01:precondition1"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.AM: A trace with 1 cycles was found. [0,00 s]
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_003_CHECK_01:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01:precondition1".
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01:precondition1"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_002_COVER_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 32768 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 32768 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_002_COVER_01" in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_002_CHECK_01:precondition1"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_002_COVER_01"	[0,00 s].
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: A trace with 2 cycles was found. [0,00 s]
INFO (IPF047): 1.0.N: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_002_COVER_01" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_003_COVER_01" was covered in 2 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_002_COVER_01".
INFO (IPF047): 1.0.N: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_006_CHECK_01:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_002_COVER_01".
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_002_COVER_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_003_CHECK_01"	[0,00 s].
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_002_COVER_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_003_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 32768 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 32768 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_003_CHECK_01" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: Trace Attempt  6	[0,00 s]
1.0.AM: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.AM: The property "block_interleaver.block_interleaver_top.REQ_INTER_003_CHECK_01" was proven in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_003_CHECK_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_01"	[0,00 s].
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_003_CHECK_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 32768 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 32768 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_01" in 0.00 s.
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.AM: The property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_01" was proven in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_01"	[0,00 s].
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 32768 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 32768 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_01" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: A trace with 3 cycles was found. [0,00 s]
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_01" was covered in 3 cycles in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,04 s]
1.0.N: Trace Attempt  2	[0,04 s]
1.0.N: Trace Attempt  3	[0,04 s]
1.0.N: Trace Attempt  5	[0,04 s]
1.0.N: Trace Attempt  1	[0,36 s]
1.0.N: Trace Attempt  2	[0,36 s]
1.0.N: Trace Attempt  3	[0,36 s]
1.0.N: Trace Attempt  5	[0,36 s]
1: ProofGrid usable level: 17
1.0.AM: Trace Attempt 43	[0,82 s]
1.0.AM: Per property time limit expired (1,00 s) [1,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,93 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02:precondition1"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt 58	[0,99 s]
1.0.N: Per property time limit expired (1,00 s) [1,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,93 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02:precondition1"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.AM: A trace with 2 cycles was found. [0,00 s]
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02:precondition1" was covered in 2 cycles in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02:precondition1"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_02"	[0,00 s].
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02:precondition1"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_02"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: A trace with 3 cycles was found. [0,00 s]
INFO (IPF047): 1.0.N: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_02" was covered in 3 cycles in 0.00 s.
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_02"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01"	[0,00 s].
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_COVER_02"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 32768 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 32768 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01" in 0.00 s.
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.AM: The property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01" was proven in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_006_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_005_CHECK_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_006_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 16384 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 16384 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_006_CHECK_01" in 0.00 s.
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.AM: The property "block_interleaver.block_interleaver_top.REQ_INTER_006_CHECK_01" was proven in 0.01 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_006_CHECK_01"	[0,01 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_006_COVER_01"	[0,00 s].
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_006_CHECK_01"	[0,01 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_006_COVER_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 16384 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 16384 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_006_COVER_01" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: A trace with 3 cycles was found. [0,00 s]
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_006_COVER_01" was covered in 3 cycles in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_006_COVER_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_007_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_006_COVER_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_007_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 8388608 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 8388608 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_007_CHECK_01" in 0.00 s.
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  1	[0,02 s]
1.0.AM: Trace Attempt  2	[0,02 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 1.0.AM: The property "block_interleaver.block_interleaver_top.REQ_INTER_007_CHECK_01" was proven in 0.02 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_007_CHECK_01"	[0,02 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[0,00 s].
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_007_CHECK_01"	[0,02 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,02 s]
1.0.AM: Trace Attempt  3	[0,02 s]
1.0.AM: Trace Attempt  4	[0,02 s]
1.0.AM: Trace Attempt  5	[0,02 s]
1.0.AM: Trace Attempt 16	[0,74 s]
1.0.AM: Per property time limit expired (1,00 s) [1,00 s]
1: ProofGrid usable level: 11
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[1,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_009_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[1,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_009_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 16384 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 16384 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_009_CHECK_01" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.AM: The property "block_interleaver.block_interleaver_top.REQ_INTER_009_CHECK_01" was proven in 0.00 s.
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_009_CHECK_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_009_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 16384 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 16384 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01" in 0.00 s.
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.AM: The property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01" was proven in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_010_COVER_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_010_CHECK_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_010_COVER_01"	[0,00 s].
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 16384 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 16384 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_010_COVER_01" in 0.00 s.
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  6	[0,00 s]
1.0.AM: A trace with 6 cycles was found. [0,00 s]
INFO (IPF047): 1.0.AM: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_010_COVER_01" was covered in 6 cycles in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_010_COVER_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_010_COVER_01"	[0,00 s].
1.0.N: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 16384 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 16384 was found for the property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01" in 0.00 s.
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1: ProofGrid usable level: 8
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01"	[0,00 s].
1.0.N: Morphing to B
1.0.N: All properties determined. [0,00 s]
1.0.N: Exited with Success (@ 0,00 s)
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01"	[0,00 s].
1.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AM: Morphing to Hts
1.0.AM: All properties determined. [0,00 s]
1.0.AM: Exited with Success (@ 0,00 s)
1.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: Starting proof for property "<constraints>/GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_current_state"	[0,00 s].
1.0.Hts: Starting proof for property "<constraints>/GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_current_state"	[0,00 s].
1.0.Hts: Trace Attempt  1	[0,00 s]
1.0.Hts: Trace Attempt  2	[0,00 s]
1.0.B: Trace Attempt  1	[0,00 s]
1.0.Hts: Trace Attempt  3	[0,00 s]
1.0.Hts: Trace Attempt  4	[0,00 s]
1.0.B: Trace Attempt  2	[0,00 s]
1.0.Hts: Trace Attempt  5	[0,00 s]
1.0.B: Trace Attempt  3	[0,00 s]
1.0.B: Trace Attempt  4	[0,00 s]
1.0.B: Trace Attempt  5	[0,00 s]
1: ProofGrid usable level: 8
1.0.Hts: Trace Attempt 2.549	[1,00 s]
1.0.Hts: Per property time limit expired (1,00 s) [1,00 s]
1.0.Hts: Stopped processing property "<constraints>/GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_current_state"	[1,00 s].
1.0.Hts: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.B: Stopped processing property "<constraints>/GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_current_state"	[1,02 s].
1.0.B: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.B: Trace Attempt  1	[0,00 s]
1.0.B: Trace Attempt  2	[0,00 s]
1.0.B: Trace Attempt  3	[0,00 s]
1.0.B: Trace Attempt  4	[0,00 s]
1.0.B: Trace Attempt  5	[0,01 s]
1.0.Hts: Trace Attempt  1	[0,06 s]
1.0.Hts: Trace Attempt  2	[0,06 s]
1.0.Hts: Trace Attempt  3	[0,06 s]
1.0.Hts: Trace Attempt  4	[0,06 s]
1.0.Hts: Trace Attempt  5	[0,06 s]
1.0.Hts: Trace Attempt 49	[0,95 s]
1.0.Hts: Per property time limit expired (1,00 s) [1,00 s]
1.0.Hts: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[1,00 s].
1.0.Hts: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01"	[0,00 s].
1.0.B: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,98 s].
1.0.B: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01"	[0,00 s].
1.0.B: Trace Attempt  1	[0,00 s]
1.0.B: Trace Attempt  2	[0,00 s]
1.0.B: Trace Attempt  3	[0,00 s]
1.0.Hts: Trace Attempt  1	[0,00 s]
1.0.Hts: Trace Attempt  2	[0,00 s]
1.0.B: Trace Attempt  4	[0,00 s]
1.0.Hts: Trace Attempt  3	[0,00 s]
1.0.Hts: Trace Attempt  4	[0,00 s]
1.0.Hts: Trace Attempt  5	[0,00 s]
1.0.B: Trace Attempt  5	[0,00 s]
1.0.Hts: Trace Attempt 318	[1,00 s]
1.0.Hts: Per property time limit expired (1,00 s) [1,00 s]
1.0.Hts: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01"	[1,00 s].
1.0.Hts: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.Hts: Trace Attempt  1	[0,01 s]
1.0.Hts: Trace Attempt  2	[0,01 s]
1.0.Hts: Trace Attempt  3	[0,01 s]
1.0.Hts: Trace Attempt  4	[0,01 s]
1.0.Hts: Trace Attempt  5	[0,01 s]
1.0.B: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01"	[1,02 s].
1.0.B: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.B: Trace Attempt  1	[0,00 s]
1.0.B: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.B: Morphing to AM
1.0.B: All properties determined. [0,00 s]
1.0.B: Exited with Success (@ 0,00 s)
1.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.Hts: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,02 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.Hts: Morphing to D
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.Hts: Trace Attempt 17	[0,02 s]
1.0.Hts: All properties determined. [0,00 s]
1.0.Hts: Exited with Success (@ 0,00 s)
1.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.D: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.D: Trace Attempt  1	[0,00 s]
1.0.D: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.D: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  5	[0,02 s]
1.0.AM: Trace Attempt 24	[0,91 s]
1.0.AM: Per property time limit expired (1,00 s) [1,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[1,00 s].
1.0.AM: Starting proof for property "<constraints>/GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_next_state"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.D: Trace Attempt 11	[0,15 s]
1.0.D: Per property time limit expired (1,00 s) [1,00 s]
1.0.D: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[1,00 s].
1.0.AM: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.AM: The property "<constraints>/GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_next_state" was proven in 0.00 s.
1.0.AM: Stopped processing property "<constraints>/GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_next_state"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.D: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.D: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.D: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.D: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.D: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  5	[0,02 s]
1.0.AM: Trace Attempt 23	[0,90 s]
1.0.AM: Per property time limit expired (1,00 s) [1,00 s]
1: ProofGrid usable level: 7
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[1,00 s].
1.0.D: Trace Attempt  8	[0,03 s]
1.0.D: Per property time limit expired (1,00 s) [1,00 s]
1.0.D: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[1,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.D: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.D: Trace Attempt 11	[0,00 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,02 s]
1.0.AM: Trace Attempt  5	[0,02 s]
1.0.AM: Trace Attempt 24	[0,97 s]
1.0.AM: Per property time limit expired (1,00 s) [1,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[1,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.D: Per property time limit expired (1,00 s) [1,00 s]
1.0.D: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[1,00 s].
1.0.D: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.D: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.D: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.D: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.D: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,02 s]
1.0.AM: Trace Attempt  5	[0,03 s]
1.0.D: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,11 s].
1.0.D: Morphing to K
1.0.D: Trace Attempt  8	[0,04 s]
1.0.D: All properties determined. [0,00 s]
1.0.D: Exited with Success (@ 0,00 s)
1.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.K: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.K: Trace Attempt  1	[0,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,11 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.K: Trace Attempt  1	[0,00 s]
1.0.K: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.K: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.K: Trace Attempt  1	[0,00 s]
1.0.K: Trace Attempt  2	[0,00 s]
1.0.K: Trace Attempt  3	[0,00 s]
1.0.K: Trace Attempt  3	[0,01 s]
1.0.K: Trace Attempt  1	[0,01 s]
1.0.K: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.K: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.K: Trace Attempt  4	[0,01 s]
1.0.K: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.K: Trace Attempt  5	[0,02 s]
1.0.AM: Trace Attempt  3	[0,02 s]
1.0.K: Trace Attempt  1	[0,02 s]
1.0.K: Trace Attempt  2	[0,02 s]
1.0.K: Trace Attempt  3	[0,02 s]
1.0.K: Trace Attempt  4	[0,02 s]
1.0.K: Trace Attempt  5	[0,03 s]
1.0.AM: Trace Attempt  5	[0,03 s]
1.0.AM: Trace Attempt  1	[0,13 s]
1.0.AM: Trace Attempt  2	[0,13 s]
1.0.AM: Trace Attempt  3	[0,13 s]
1.0.AM: Trace Attempt  5	[0,14 s]
1.0.K: Trace Attempt  1	[0,80 s]
1.0.K: Trace Attempt  2	[0,80 s]
1.0.K: Trace Attempt  3	[0,80 s]
1.0.K: Trace Attempt  4	[0,80 s]
1.0.K: Trace Attempt  5	[0,81 s]
1.0.K: Trace Attempt 17	[0,98 s]
1.0.K: Per property time limit expired (1,00 s) [1,00 s]
1.0.K: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[1,00 s].
1.0.K: Starting proof for property "<constraints>/GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_current_state"	[0,00 s].
1.0.K: Trace Attempt  1	[0,00 s]
1.0.K: Trace Attempt  1	[0,00 s]
1.0.K: Trace Attempt  2	[0,00 s]
1.0.K: Trace Attempt  3	[0,00 s]
1.0.K: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.K: The property "<constraints>/GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_current_state" was proven in 0.00 s.
1.0.K: Stopped processing property "<constraints>/GEN_INT.DEINTERLEAVER_INST.IC._type_constraint_w_current_state"	[0,00 s].
1.0.K: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.AM: Trace Attempt 35	[0,98 s]
1.0.AM: Per property time limit expired (1,00 s) [1,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[1,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,02 s]
1.0.AM: Trace Attempt  5	[0,02 s]
1.0.AM: Trace Attempt  1	[0,12 s]
1.0.AM: Trace Attempt  2	[0,13 s]
1.0.AM: Trace Attempt  3	[0,13 s]
1.0.AM: Trace Attempt  5	[0,14 s]
1.0.K: Trace Attempt  1	[0,37 s]
1.0.K: Trace Attempt  2	[0,37 s]
1.0.K: Trace Attempt  3	[0,37 s]
1.0.K: Trace Attempt  4	[0,37 s]
1.0.K: Trace Attempt  5	[0,38 s]
1: ProofGrid usable level: 6
1.0.K: Trace Attempt 21	[0,97 s]
1.0.K: Per property time limit expired (1,00 s) [1,00 s]
1.0.K: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[1,00 s].
1.0.K: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
1.0.K: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.AM: Trace Attempt 35	[0,99 s]
1.0.AM: Per property time limit expired (1,00 s) [1,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[1,00 s].
1.0.AM: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.K: Trace Attempt 20	[0,01 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.K: Trace Attempt  1	[0,10 s]
1.0.K: Trace Attempt  2	[0,10 s]
1.0.K: Trace Attempt  3	[0,10 s]
1.0.K: Trace Attempt  4	[0,10 s]
1.0.K: Trace Attempt  5	[0,10 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,26 s].
1.0.AM: Morphing to Hts
1.0.AM: Trace Attempt 49	[0,24 s]
1.0.AM: All properties determined. [0,00 s]
1.0.AM: Exited with Success (@ 0,00 s)
1.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hts: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.Hts: Trace Attempt  1	[0,00 s]
1.0.Hts: Trace Attempt  2	[0,00 s]
1.0.Hts: Trace Attempt  3	[0,00 s]
1.0.Hts: Trace Attempt  4	[0,00 s]
1.0.Hts: Trace Attempt  5	[0,00 s]
1.0.K: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,26 s].
1.0.K: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.K: Trace Attempt  1	[0,00 s]
1.0.K: Trace Attempt  1	[0,00 s]
1.0.K: Trace Attempt  2	[0,00 s]
1.0.K: Trace Attempt  3	[0,00 s]
1.0.K: Trace Attempt  3	[0,00 s]
1.0.K: Trace Attempt  1	[0,00 s]
1.0.K: Trace Attempt  2	[0,00 s]
1.0.K: Trace Attempt  3	[0,00 s]
1.0.K: Trace Attempt  4	[0,00 s]
1.0.K: Trace Attempt  5	[0,01 s]
1.0.K: Trace Attempt  5	[0,01 s]
1.0.K: Trace Attempt  1	[0,01 s]
1.0.K: Trace Attempt  2	[0,01 s]
1.0.K: Trace Attempt  3	[0,01 s]
1.0.K: Trace Attempt  4	[0,01 s]
1.0.K: Trace Attempt  5	[0,02 s]
1.0.K: Trace Attempt  1	[0,94 s]
1.0.K: Trace Attempt  2	[0,94 s]
1.0.K: Trace Attempt  3	[0,94 s]
1.0.K: Trace Attempt  4	[0,94 s]
1.0.K: Trace Attempt  5	[0,94 s]
1.0.Hts: Trace Attempt 49	[0,91 s]
1.0.Hts: Per property time limit expired (1,00 s) [1,00 s]
1.0.Hts: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[1,00 s].
1.0.Hts: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.K: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[1,01 s].
1.0.K: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.Hts: Trace Attempt  1	[0,00 s]
1.0.Hts: Trace Attempt  2	[0,00 s]
1.0.Hts: Trace Attempt  3	[0,00 s]
1.0.Hts: Trace Attempt  4	[0,00 s]
1.0.Hts: Trace Attempt  5	[0,00 s]
1.0.K: Trace Attempt  1	[0,39 s]
1.0.K: Trace Attempt  2	[0,39 s]
1.0.K: Trace Attempt  3	[0,39 s]
1.0.K: Trace Attempt  4	[0,39 s]
1.0.K: Trace Attempt  5	[0,39 s]
1.0.Hts: Trace Attempt 36	[0,59 s]
1.0.Hts: Per property time limit expired (1,00 s) [1,00 s]
1.0.Hts: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[1,00 s].
1.0.Hts: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.K: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,99 s].
1.0.K: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.Hts: Trace Attempt  1	[0,00 s]
1.0.Hts: Trace Attempt  2	[0,00 s]
1.0.Hts: Trace Attempt  3	[0,00 s]
1.0.Hts: Trace Attempt  4	[0,00 s]
1.0.Hts: Trace Attempt  5	[0,00 s]
1.0.K: Trace Attempt  1	[0,10 s]
1.0.K: Trace Attempt  2	[0,10 s]
1.0.K: Trace Attempt  3	[0,10 s]
1.0.K: Trace Attempt  4	[0,10 s]
1.0.K: Trace Attempt  5	[0,10 s]
1.0.Hts: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,67 s].
1.0.Hts: Morphing to AM
1.0.Hts: Trace Attempt 85	[0,54 s]
1.0.Hts: All properties determined. [0,00 s]
1.0.Hts: Exited with Success (@ 0,00 s)
1.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.K: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,68 s].
1.0.K: Morphing to AB
1.0.K: Trace Attempt 100	[0,67 s]
1.0.K: All properties determined. [0,00 s]
1.0.K: Exited with Success (@ 0,00 s)
1.0.AB: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.AB: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[0,00 s].
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AB: Trace Attempt  2	[0,00 s]
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AB: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AB: Trace Attempt  3	[0,01 s]
1.0.AB: Trace Attempt  4	[0,01 s]
1.0.AB: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  3	[0,02 s]
1.0.AB: Trace Attempt  1	[0,01 s]
1.0.AB: Trace Attempt  2	[0,01 s]
1.0.AB: Trace Attempt  3	[0,01 s]
1.0.AB: Trace Attempt  4	[0,01 s]
1.0.AB: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  5	[0,02 s]
1.0.AB: Trace Attempt  1	[0,08 s]
1.0.AB: Trace Attempt  2	[0,08 s]
1.0.AB: Trace Attempt  3	[0,08 s]
1.0.AB: Trace Attempt  4	[0,08 s]
1.0.AB: Trace Attempt  5	[0,08 s]
1.0.AM: Trace Attempt  1	[1,77 s]
1.0.AM: Trace Attempt  2	[1,77 s]
1.0.AM: Trace Attempt  3	[1,77 s]
1.0.AM: Trace Attempt  5	[1,78 s]
1.0.AM: Trace Attempt 12	[1,93 s]
1.0.AM: Per property time limit expired (2,00 s) [2,00 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[2,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AB: Trace Attempt 35	[1,70 s]
1.0.AB: Per property time limit expired (1,99 s) [2,00 s]
1.0.AB: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1"	[2,00 s].
1.0.AB: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AB: Trace Attempt  2	[0,00 s]
1.0.AB: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AB: Trace Attempt  2	[0,00 s]
1.0.AB: Trace Attempt  3	[0,00 s]
1.0.AB: Trace Attempt  4	[0,00 s]
1.0.AB: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AB: Trace Attempt  2	[0,00 s]
1.0.AB: Trace Attempt  3	[0,00 s]
1.0.AB: Trace Attempt  4	[0,00 s]
1.0.AB: Trace Attempt  5	[0,00 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.AM: The property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01" was proven in 0.00 s.
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01"	[0,00 s].
1.0.AM: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.AB: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_012_CHECK_01"	[0,00 s].
1.0.AB: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AB: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AB: Trace Attempt  2	[0,00 s]
1.0.AB: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AB: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.AB: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AB: Trace Attempt  1	[0,00 s]
1.0.AB: Trace Attempt  2	[0,01 s]
1.0.AB: Trace Attempt  3	[0,01 s]
1.0.AB: Trace Attempt  4	[0,01 s]
1.0.AB: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.AB: Trace Attempt  1	[0,09 s]
1.0.AB: Trace Attempt  2	[0,09 s]
1.0.AB: Trace Attempt  3	[0,09 s]
1.0.AB: Trace Attempt  4	[0,09 s]
1.0.AB: Trace Attempt  5	[0,09 s]
1: ProofGrid usable level: 5
1.0.AM: Trace Attempt 57	[4,05 s]
1.0.AB: Trace Attempt 101	[4,25 s]
1.0.AM: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[4,79 s].
1.0.AM: Morphing to Tri
1.0.AM: Trace Attempt 64	[4,79 s]
1.0.AM: All properties determined. [0,00 s]
1.0.AM: Exited with Success (@ 0,00 s)
1.0.AB: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[4,79 s].
1.0.AB: Morphing to Ncustom4
1.0.AB: Trace Attempt 104	[4,74 s]
1.0.AB: All properties determined. [0,00 s]
1.0.AB: Exited with Success (@ 0,00 s)
1.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Ncustom4: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Ncustom4: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.Ncustom4: Trace Attempt  1	[0,00 s]
1.0.Ncustom4: Trace Attempt  2	[0,00 s]
1.0.Ncustom4: Trace Attempt  3	[0,00 s]
1.0.Ncustom4: Trace Attempt  4	[0,00 s]
1.0.Ncustom4: Trace Attempt  5	[0,00 s]
1.0.Tri: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.Tri:    0.00" ---- Launching main thread ----
1.0.Tri:    0.03" ---- Launching abstraction thread ----
1.0.Tri:    0.03" ---- Launching multi-phase simplification thread ----
1.0.Tri: Trace Attempt  2	[0,12 s]
1.0.Tri: Trace Attempt  3	[0,12 s]
1.0.Tri: Trace Attempt  4	[0,12 s]
1.0.Tri: Trace Attempt  5	[0,12 s]
1.0.Tri:    0.91" Simplification phase 1 complete
1.0.Tri:    0.99" Simplification phase 2 complete
1.0.Tri: Trace Attempt 442	[1,21 s]
1.0.Tri: A proof was found: No trace exists. [1,21 s]
INFO (IPF057): 1.0.Tri: The property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01" was proven in 1.21 s.
1.0.Ncustom4: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[1,22 s].
1.0.Ncustom4: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.Ncustom4: Trace Attempt  1	[0,00 s]
1.0.Ncustom4: Trace Attempt  2	[0,00 s]
1.0.Ncustom4: Trace Attempt  3	[0,00 s]
1.0.Ncustom4: Trace Attempt  4	[0,00 s]
1.0.Tri: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01"	[1,22 s].
1.0.Tri: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.Ncustom4: Trace Attempt  5	[0,00 s]
1.0.Tri:    1.21" ---- Launching main thread ----
1.0.Tri:    1.23" ---- Launching abstraction thread ----
1.0.Tri:    1.24" ---- Launching multi-phase simplification thread ----
1.0.Tri: Trace Attempt  2	[0,11 s]
1.0.Tri: Trace Attempt  3	[0,11 s]
1.0.Tri: Trace Attempt  4	[0,11 s]
1.0.Tri: Trace Attempt  5	[0,11 s]
1: ProofGrid usable level: 4
1.0.Tri:    2.07" Simplification phase 1 complete
1.0.Tri:    2.15" Simplification phase 2 complete
1.0.Tri: Trace Attempt 441	[1,14 s]
1.0.Tri: A trace with 441 cycles was found. [1,98 s]
INFO (IPF047): 1.0.Tri: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01" was covered in 441 cycles in 1.99 s.
INFO (IPF047): 1.0.Tri: The cover property "block_interleaver.block_interleaver_top.REQ_INTER_013_CHECK_01:precondition1" was covered in 440 cycles in 1.99 s by the incidental trace "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01".
1.0.Tri: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[2,00 s].
1.0.Tri: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.Ncustom4: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_013_COVER_01"	[2,00 s].
1.0.Ncustom4: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.Ncustom4: Trace Attempt  1	[0,00 s]
1.0.Ncustom4: Trace Attempt  2	[0,00 s]
1.0.Ncustom4: Trace Attempt  3	[0,00 s]
1.0.Ncustom4: Trace Attempt  4	[0,00 s]
1.0.Ncustom4: Trace Attempt  5	[0,00 s]
1.0.Tri:    3.17" ---- Launching main thread ----
1.0.Tri:    3.21" ---- Launching abstraction thread ----
1.0.Tri:    3.22" ---- Launching multi-phase simplification thread ----
1.0.Tri: Trace Attempt  2	[0,10 s]
1.0.Tri: Trace Attempt  3	[0,10 s]
1.0.Tri: Trace Attempt  4	[0,10 s]
1.0.Tri: Trace Attempt  5	[0,10 s]
1: ProofGrid usable level: 2
1.0.Tri:    4.06" Simplification phase 1 complete
1.0.Tri:    4.14" Simplification phase 2 complete
1.0.Ncustom4: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[1,25 s].
1.0.Ncustom4: Morphing to Ncustom3
1.0.Ncustom4: Trace Attempt 39	[1,13 s]
1.0.Ncustom4: All properties determined. [0,00 s]
1.0.Ncustom4: Exited with Success (@ 0,00 s)
1.0.Ncustom3: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Ncustom3: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.Ncustom3: Trace Attempt  1	[0,00 s]
1.0.Ncustom3: Trace Attempt  2	[0,00 s]
1.0.Tri: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[1,25 s].
1.0.Ncustom3: Trace Attempt  3	[0,00 s]
1.0.Ncustom3: Trace Attempt  4	[0,00 s]
1.0.Ncustom3: Trace Attempt  5	[0,00 s]
1.0.Tri: Morphing to K
1.0.Tri: Trace Attempt 292	[1,25 s]
1.0.Tri: All properties determined. [0,00 s]
1.0.Tri: Exited with Success (@ 0,00 s)
1.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.K: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.K: Trace Attempt 20	[0,01 s]
1.0.K: Trace Attempt  1	[0,14 s]
1.0.K: Trace Attempt  2	[0,14 s]
1.0.K: Trace Attempt  3	[0,14 s]
1.0.K: Trace Attempt  4	[0,14 s]
1.0.K: Trace Attempt  5	[0,15 s]
1.0.Ncustom3: Trace Attempt 29	[0,85 s]
1.0.Ncustom3: Per property time limit expired (0,99 s) [0,99 s]
1.0.Ncustom3: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,99 s].
1.0.Ncustom3: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[0,00 s].
1.0.Ncustom3: Trace Attempt  1	[0,00 s]
1.0.Ncustom3: Trace Attempt  2	[0,00 s]
1.0.Ncustom3: Trace Attempt  3	[0,00 s]
1.0.Ncustom3: Trace Attempt  4	[0,00 s]
1.0.Ncustom3: Trace Attempt  5	[0,00 s]
1.0.K: Trace Attempt 115	[0,96 s]
1.0.K: Per property time limit expired (0,99 s) [0,99 s]
1.0.K: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,99 s].
1.0.K: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[0,00 s].
1.0.K: Trace Attempt 11	[0,00 s]
1.0.K: Trace Attempt  1	[0,22 s]
1.0.K: Trace Attempt  2	[0,22 s]
1.0.K: Trace Attempt  3	[0,22 s]
1.0.K: Trace Attempt  4	[0,22 s]
1.0.K: Trace Attempt  5	[0,22 s]
1.0.Ncustom3: Trace Attempt 17	[0,95 s]
1.0.Ncustom3: Per property time limit expired (1,00 s) [1,00 s]
1.0.Ncustom3: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[1,00 s].
1.0.Ncustom3: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.Ncustom3: Trace Attempt  1	[0,00 s]
1.0.Ncustom3: Trace Attempt  2	[0,00 s]
1.0.Ncustom3: Trace Attempt  3	[0,00 s]
1.0.Ncustom3: Trace Attempt  4	[0,00 s]
1.0.Ncustom3: Trace Attempt  5	[0,00 s]
1.0.K: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[1,00 s].
1.0.K: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.K: Trace Attempt  1	[0,14 s]
1.0.K: Trace Attempt  2	[0,14 s]
1.0.K: Trace Attempt  3	[0,14 s]
1.0.K: Trace Attempt  4	[0,15 s]
1.0.K: Trace Attempt  5	[0,15 s]
1.0.Ncustom3: Trace Attempt  1	[1,28 s]
1.0.Ncustom3: Trace Attempt  2	[1,28 s]
1.0.Ncustom3: Trace Attempt  3	[1,28 s]
1.0.Ncustom3: Trace Attempt  5	[1,28 s]
1.0.Ncustom3: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[1,54 s].
1.0.Ncustom3: Morphing to D
1.0.Ncustom3: Trace Attempt 38	[1,54 s]
1.0.Ncustom3: All properties determined. [0,00 s]
1.0.Ncustom3: Exited with Success (@ 0,00 s)
1.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.D: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[0,00 s].
1.0.K: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[1,54 s].
1.0.K: Morphing to Tri
1.0.K: Trace Attempt 141	[1,47 s]
1.0.K: All properties determined. [0,00 s]
1.0.K: Exited with Success (@ 0,00 s)
1.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.D: Trace Attempt  1	[0,01 s]
1.0.D: Trace Attempt  2	[0,01 s]
1.0.Tri: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.D: Trace Attempt  4	[0,01 s]
1.0.D: Trace Attempt  5	[0,02 s]
1.0.Tri:    0.00" ---- Launching main thread ----
1.0.Tri:    0.03" ---- Launching abstraction thread ----
1.0.Tri:    0.03" ---- Launching multi-phase simplification thread ----
1.0.Tri: Trace Attempt  2	[0,12 s]
1.0.Tri: Trace Attempt  3	[0,12 s]
1.0.Tri: Trace Attempt  4	[0,12 s]
1.0.Tri: Trace Attempt  5	[0,12 s]
1.0.Tri: Trace Attempt 442	[0,45 s]
1.0.Tri: A proof was found: No trace exists. [0,45 s]
INFO (IPF057): 1.0.Tri: The property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01" was proven in 0.45 s.
1.0.Tri: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[0,45 s].
1.0.Tri: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.Tri:    0.41" ---- Launching main thread ----
1.0.D: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_008_CHECK_01"	[0,49 s].
1.0.D: Starting proof for property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[0,00 s].
1.0.D: Trace Attempt  1	[0,00 s]
1.0.D: Trace Attempt  2	[0,00 s]
1.0.D: Trace Attempt  3	[0,01 s]
1.0.Tri:    0.44" ---- Launching abstraction thread ----
1.0.Tri:    0.45" ---- Launching multi-phase simplification thread ----
1.0.D: Trace Attempt  5	[0,01 s]
1.0.Tri: Trace Attempt  2	[0,08 s]
1.0.Tri: Trace Attempt  3	[0,08 s]
1.0.Tri: Trace Attempt  4	[0,08 s]
1.0.Tri: Trace Attempt  5	[0,08 s]
1.0.Tri:    1.28" Simplification phase 1 complete
1.0.Tri:    1.36" Simplification phase 2 complete
1: ProofGrid usable level: 1
1.0.D: Requesting engine job to stop
1.0.Tri: Requesting engine job to stop
INFO (IPF144): 1: Initiating shutdown of proof [29,75]
1.0.Tri: Trace Attempt 443	[1,35 s]
1.0.Tri: A proof was found: No trace exists. [1,35 s]
INFO (IPF057): 1.0.Tri: The property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02" was proven in 1.36 s.
1.0.Tri: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[1,36 s].
1.0.D: Stopped processing property "block_interleaver.block_interleaver_top.REQ_INTER_004_CHECK_02"	[1,33 s].
1.0.D: Trace Attempt 20	[0,69 s]
1.0.D: All properties determined. [28,93 s]
1.0.Tri: All properties determined. [23,07 s]
1.0.Tri: Exited with Success (@ 29,77 s)
1: ProofGrid usable level: 0
1.0.D: Exited with Success (@ 29,77 s)
1: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :    10
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      D        0.04       29.73        0.00       99.85 %
    Tri        0.05       29.73        0.00       99.85 %
    all        0.05       29.73        0.00       99.85 %

    Data read    : 310.42 kiB
    Data written : 51.51 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1
INFO (IPF036): Starting proof on task: "reset", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property "block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
INFO (IPF059): Completed proof on task: "reset" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Total Tasks                        : 3
           Total Properties                   : 46
                 assumptions                  : 0
                  - approved                  : 0
                  - temporary                 : 0
                 soft assumptions             : 0
                 assertions                   : 19 (1 disabled)
                  - proven                    : 18 (94.7368%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 1 (1 disabled)                                 (5.26316%)
                  - error                     : 0 (0%)
                 covers                       : 27 (1 disabled)
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 26 (96.2963%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 1 (1 disabled)                                 (3.7037%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}}'. expected: ''
0,0 seconds
5 microseconds per iteration
[stall] % time [func_req_constraints $MEM_SIZE $ROW_NUM $WIDTH]
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/generic_functions.vhd(22): analyzing package body 'generic_functions'
[WARN (VHDL-1087)] ../../generic_components/generic_functions.vhd(108): function 'xor_reducer_from_select_bits' does not always return a value
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/generic_components.vhd(12): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/adder/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/adder/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/adder/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/single_port_2D_ram/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/single_port_2D_ram/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/single_port_2D_ram/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/single_port_linear_ram/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/single_port_linear_ram/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/single_port_linear_ram/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/decrementer/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/decrementer/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/decrementer/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/decrementer/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/decrementer/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/decrementer/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/incrementer/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/incrementer/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/incrementer/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/incrementer/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/incrementer/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/incrementer/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/up_down_counter/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/up_down_counter/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/up_down_counter/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/sync_ld_dff/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/comparator/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/comparator/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/comparator/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=438,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=438,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=438,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=438,word_length=4)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/comparator/comparator.vhd(5): executing 'comparator(word_length=2)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/decrementer/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/decrementer/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=438,word_length=9)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/comparator/comparator.vhd(5): executing 'comparator(word_length=9)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=9)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/up_down_counter/up_down_counter.vhd(12): executing 'up_down_counter(word_length=9)(arch)'
[INFO (VHDL-1067)] ../../generic_components/incrementer/incrementer.vhd(4): executing 'incrementer(word_length=9)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/incrementer/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/decrementer/decrementer.vhd(4): executing 'decrementer(word_length=9)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=438,number_of_lines=3)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/comparator/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=8)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/incrementer/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/single_port_2D_ram/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=438,number_of_lines=3,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/sync_ld_dff/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=438,word_length=4,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=438,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=438,word_length=4)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/adder/adder.vhd(5): executing 'adder(word_length=9)(bh_add)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=438,number_of_lines=3)(dataflow)'
[WARN (VHDL-1200)] ../rtl/deinterleaver_data_path.vhd(213): range is empty (null range)
[INFO (VHDL-1067)] ../../generic_components/single_port_linear_ram/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=438)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "func::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "func::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "func::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "func::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:437] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "func::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "func::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "func::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "func::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM005): The name "func::assume:8" is assigned to assumption "not INTERLEAVER_INST.GEN_INT.INTERLEAVER_INST.IDP.w_wr_rd_status |-> not w_valid".
INFO (IPM005): The name "func::assume:9" is assigned to assumption "not DEINTERLEAVER_INST.GEN_INT.DEINTERLEAVER_INST.IDP.w_wr_rd_status |-> not o_valid".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM033): The name "cover:1" is assigned to cover "o_end_cw".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "func", 3 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 119 of 3643 design flops, 0 of 0 design latches, 443 of 443 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 36000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 878
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.134s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.04 s]
0.0.N: Proof Simplification Iteration 4	[0.06 s]
0.0.PRE: Proof Simplification completed in 0,12 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 3
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 14013@optmaS1(local) jg_11732_optmaS1_10
0.0.AM: Proofgrid shell started at 14014@optmaS1(local) jg_11732_optmaS1_10
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "property:0"	[0,00 s].
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "property:0"	[0,00 s].
0.0.N: Trace Attempt  1	[0,01 s]
0.0.AM: Trace Attempt  1	[0,01 s]
0.0.N: Trace Attempt  2	[0,02 s]
0.0.N: Trace Attempt  3	[0,03 s]
0.0.AM: Trace Attempt  1	[0,03 s]
0.0.AM: Trace Attempt  2	[0,04 s]
0.0.N: Trace Attempt  3	[0,07 s]
0.0.AM: Trace Attempt  3	[0,08 s]
0.0.AM: Trace Attempt  1	[0,10 s]
0.0.AM: Trace Attempt  2	[0,10 s]
0.0.N: Trace Attempt  4	[0,11 s]
0.0.N: Trace Attempt  5	[0,12 s]
0.0.AM: Trace Attempt  3	[0,13 s]
0.0.AM: Trace Attempt  4	[0,13 s]
0.0.AM: Trace Attempt  5	[0,18 s]
0.0.N: Trace Attempt  5	[0,21 s]
0.0.AM: Trace Attempt  7	[0,26 s]
0.0.AM: Per property time limit expired (1,00 s) [1,01 s]
0.0.AM: Stopped processing property "property:0"	[1,01 s].
0.0.AM: Starting proof for property "cover:1"	[0,00 s].
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: A trace with 1 cycles was found. [0,00 s]
INFO (IPF047): 0.0.AM: The cover property "cover:1" was covered in 1 cycles in 0.12 s.
0.0.AM: Stopped processing property "cover:1"	[0,12 s].
0.0.AM: Starting proof for property "property:0"	[0,00 s].
0.0.AM: Trace Attempt  1	[0,01 s]
0.0.N: Trace Attempt  8	[1,01 s]
0.0.N: Per property time limit expired (1,00 s) [1,04 s]
0.0.N: Stopped processing property "property:0"	[1,14 s].
0.0.N: Starting proof for property "property:0"	[0,00 s].
0.0.AM: Trace Attempt  1	[0,03 s]
0.0.AM: Trace Attempt  2	[0,03 s]
0.0.AM: Trace Attempt  3	[0,07 s]
0.0.AM: Trace Attempt  1	[0,09 s]
0.0.AM: Trace Attempt  2	[0,09 s]
0.0.AM: Trace Attempt  3	[0,11 s]
0.0.AM: Trace Attempt  4	[0,12 s]
0.0.N: Trace Attempt  8	[0,13 s]
0.0.AM: Trace Attempt  5	[0,17 s]
0.0.AM: Trace Attempt  7	[0,24 s]
0.0.AM: Per property time limit expired (1,00 s) [1,01 s]
0: ProofGrid usable level: 2
0.0.AM: Stopped processing property "property:0"	[0,90 s].
0.0.AM: Starting proof for property "cover:0"	[0,00 s].
0.0.AM: Trace Attempt  1	[0,01 s]
0.0.AM: Trace Attempt  1	[0,03 s]
0.0.AM: Trace Attempt  2	[0,03 s]
0.0.AM: Trace Attempt  3	[0,07 s]
0.0.AM: Trace Attempt  1	[0,10 s]
0.0.AM: Trace Attempt  2	[0,10 s]
0.0.AM: Trace Attempt  3	[0,13 s]
0.0.AM: Trace Attempt  4	[0,14 s]
0.0.N: Stopped processing property "property:0"	[1,05 s].
0.0.N: Starting proof for property "cover:0"	[0,00 s].
0.0.N: Trace Attempt  1	[0,01 s]
0.0.N: Trace Attempt  2	[0,02 s]
0.0.N: Trace Attempt  3	[0,02 s]
0.0.AM: Trace Attempt  5	[0,18 s]
0.0.N: Trace Attempt  3	[0,06 s]
0.0.N: Trace Attempt  4	[0,09 s]
0.0.N: Trace Attempt  5	[0,10 s]
0.0.N: Trace Attempt  5	[0,18 s]
0.0.N: Trace Attempt  7	[0,58 s]
0.0.N: A trace with 7 cycles was found. [0,68 s]
INFO (IPF047): 0.0.N: The cover property "cover:0" was covered in 7 cycles in 0.70 s.
0.0.N: Stopped processing property "cover:0"	[0,70 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "property:0"	[0,00 s].
0.0.AM: Stopped processing property "cover:0"	[0,86 s].
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "property:0"	[0,00 s].
0.0.AM: Trace Attempt  1	[0,01 s]
0.0.AM: Trace Attempt  1	[0,03 s]
0.0.AM: Trace Attempt  2	[0,03 s]
0.0.AM: Trace Attempt  3	[0,07 s]
0.0.AM: Trace Attempt  1	[0,09 s]
0.0.AM: Trace Attempt  2	[0,10 s]
0.0.AM: Trace Attempt  3	[0,12 s]
0.0.AM: Trace Attempt  4	[0,12 s]
0.0.N: Trace Attempt 11	[0,18 s]
0: ProofGrid usable level: 1
0.0.AM: Trace Attempt  5	[0,17 s]
0.0.N: Trace Attempt 17	[4,21 s]
0.0.AM: Trace Attempt  8	[5,24 s]
0.0.N: Stopped processing property "property:0"	[5,90 s].
0.0.N: Morphing to B
0.0.N: Trace Attempt 19	[5,70 s]
0.0.N: All properties determined. [0,00 s]
0.0.N: Exited with Success (@ 0,00 s)
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Starting proof for property "property:0"	[0,00 s].
0.0.AM: Stopped processing property "property:0"	[5,92 s].
0.0.AM: Morphing to I
0.0.AM: All properties determined. [0,00 s]
0.0.AM: Exited with Success (@ 0,00 s)
0.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  1	[0,02 s]
0.0.I: Starting proof for property "property:0"	[0,00 s].
0.0.B: Trace Attempt  2	[0,04 s]
0.0.B: Trace Attempt  3	[0,07 s]
0.0.B: Trace Attempt  4	[0,10 s]
0.0.B: Trace Attempt  5	[0,15 s]
0.0.I: Trace Attempt 18	[0,30 s]
0.0.B: Trace Attempt 30	[4,34 s]
0.0.I: Trace Attempt 21	[6,02 s]
0.0.B: Stopped processing property "property:0"	[8,05 s].
0.0.B: Morphing to Tri
0.0.B: Trace Attempt 37	[7,70 s]
0.0.B: All properties determined. [0,00 s]
0.0.B: Exited with Success (@ 0,00 s)
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.I: Stopped processing property "property:0"	[8,12 s].
0.0.I: Morphing to AD
0.0.I: Trace Attempt 21	[6,55 s]
0.0.I: All properties determined. [0,00 s]
0.0.I: Exited with Success (@ 0,00 s)
0.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AD: Starting proof for property "property:0"	[0,00 s].
0.0.Tri:    0.01" ---- Launching main thread ----
0.0.AD: Trace Attempt  1	[0,01 s]
0.0.AD: Trace Attempt  1	[0,03 s]
0.0.AD: Trace Attempt  2	[0,03 s]
0.0.AD: Trace Attempt  3	[0,04 s]
0.0.AD: Trace Attempt  1	[0,05 s]
0.0.Tri:    0.07" ---- Launching abstraction thread ----
0.0.AD: Trace Attempt  2	[0,06 s]
0.0.Tri:    0.08" ---- Launching multi-phase simplification thread ----
0.0.AD: Trace Attempt  3	[0,08 s]
0.0.AD: Trace Attempt  4	[0,09 s]
0.0.AD: Trace Attempt  5	[0,14 s]
0.0.Tri: Trace Attempt  2	[0,31 s]
0.0.Tri: Trace Attempt  3	[1,00 s]
0.0.Tri: Trace Attempt  4	[1,44 s]
0.0.Tri: Trace Attempt  5	[2,12 s]
0.0.AD: Trace Attempt  8	[5,24 s]
0.0.Tri: Trace Attempt 14	[6,66 s]
0.0.AD: Trace Attempt  1	[8,20 s]
0.0.AD: Trace Attempt  2	[8,21 s]
0.0.AD: Trace Attempt  4	[8,32 s]
0.0.Tri: Trace Attempt 20	[10,80 s]
0.0.AD: Trace Attempt 12	[14,24 s]
0.0.Tri: Trace Attempt 23	[15,14 s]
0.0.Tri:   17.62" Simplification phase 1 complete
0.0.Tri: Stopped processing property "property:0"	[17,65 s].
0.0.Tri: Morphing to Hts
0.0.Tri: Trace Attempt 25	[17,60 s]
0.0.Tri: All properties determined. [0,00 s]
0.0.Tri: Exited with Success (@ 0,00 s)
0.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hts: Starting proof for property "property:0"	[0,00 s].
0.0.AD: Stopped processing property "property:0"	[17,64 s].
0.0.AD: Morphing to D
0.0.AD: Trace Attempt 14	[16,69 s]
0.0.AD: All properties determined. [0,00 s]
0.0.AD: Exited with Success (@ 0,00 s)
0.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Starting proof for property "property:0"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,03 s]
0.0.Hts: Trace Attempt  2	[0,03 s]
0.0.Hts: Trace Attempt  3	[0,04 s]
0.0.D: Trace Attempt  1	[0,02 s]
0.0.Hts: Trace Attempt  4	[0,04 s]
0.0.Hts: Trace Attempt  5	[0,05 s]
0.0.D: Trace Attempt  2	[0,04 s]
0.0.D: Trace Attempt  4	[0,22 s]
0.0.Hts: Trace Attempt 39	[5,00 s]
0.0.D: Trace Attempt 14	[5,46 s]
0.0.Hts: Stopped processing property "property:0"	[7,96 s].
0.0.Hts: Morphing to N
0.0.Hts: All properties determined. [0,00 s]
0.0.Hts: Exited with Success (@ 0,00 s)
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "property:0"	[0,00 s].
0.0.D: Stopped processing property "property:0"	[7,98 s].
0.0.D: Morphing to M
0.0.D: All properties determined. [0,00 s]
0.0.D: Exited with Success (@ 0,00 s)
0.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.M: Starting proof for property "property:0"	[0,00 s].
0.0.M: Trace Attempt  1	[0,01 s]
0.0.M: Trace Attempt  2	[0,03 s]
0.0.M: Trace Attempt  3	[0,18 s]
0.0.M: Trace Attempt  4	[0,21 s]
0.0.N: Trace Attempt 21	[0,37 s]
0.0.N: Trace Attempt 24	[5,75 s]
0.0.N: Trace Attempt 25	[9,92 s]
0.0.N: Trace Attempt 27	[14,23 s]
0.0.M: Trace Attempt  8	[14,32 s]
0.0.N: Trace Attempt 28	[18,41 s]
0.0.N: Stopped processing property "property:0"	[20,65 s].
0.0.N: Morphing to AM
0.0.N: Trace Attempt 29	[20,05 s]
0.0.N: All properties determined. [0,00 s]
0.0.N: Exited with Success (@ 0,00 s)
0.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Starting proof for property "property:0"	[0,00 s].
0.0.AM: Trace Attempt  1	[0,01 s]
0.0.AM: Trace Attempt  1	[0,03 s]
0.0.AM: Trace Attempt  2	[0,03 s]
0.0.M: Stopped processing property "property:0"	[20,69 s].
0.0.M: Morphing to AMcustom2
0.0.M: All properties determined. [0,00 s]
0.0.M: Exited with Success (@ 0,00 s)
0.0.AMcustom2: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Trace Attempt  3	[0,07 s]
0.0.AMcustom2: Starting proof for property "property:0"	[0,00 s].
0.0.AMcustom2: Trace Attempt  1	[0,01 s]
0.0.AM: Trace Attempt  1	[0,09 s]
0.0.AM: Trace Attempt  2	[0,10 s]
0.0.AMcustom2: Trace Attempt  2	[0,03 s]
0.0.AMcustom2: Trace Attempt  3	[0,03 s]
0.0.AMcustom2: Trace Attempt  1	[0,04 s]
0.0.AMcustom2: Trace Attempt  2	[0,04 s]
0.0.AM: Trace Attempt  3	[0,12 s]
0.0.AM: Trace Attempt  4	[0,12 s]
0.0.AMcustom2: Trace Attempt  3	[0,05 s]
0.0.AMcustom2: Trace Attempt  4	[0,06 s]
0.0.AMcustom2: Trace Attempt  5	[0,08 s]
0.0.AM: Trace Attempt  5	[0,17 s]
0.0.AMcustom2: Refinement: Adding 1 assumptions
0.0.AMcustom2: Trace Attempt  1	[3,34 s]
0.0.AMcustom2: Trace Attempt  2	[3,35 s]
0.0.AMcustom2: Trace Attempt  3	[3,36 s]
0.0.AMcustom2: Trace Attempt  1	[3,37 s]
0.0.AMcustom2: Trace Attempt  2	[3,38 s]
0.0.AMcustom2: Trace Attempt  3	[3,39 s]
0.0.AMcustom2: Trace Attempt  4	[3,39 s]
0.0.AMcustom2: Trace Attempt  5	[3,41 s]
0.0.AM: Trace Attempt  8	[5,15 s]
0.0.AMcustom2: Trace Attempt  9	[7,42 s]
0.0.AMcustom2: Refinement: Adding 1 assumptions
0.0.AMcustom2: Trace Attempt  1	[7,70 s]
0.0.AMcustom2: Trace Attempt  2	[7,72 s]
0.0.AMcustom2: Trace Attempt  3	[7,72 s]
0.0.AMcustom2: Trace Attempt  1	[7,73 s]
0.0.AMcustom2: Trace Attempt  2	[7,74 s]
0.0.AMcustom2: Trace Attempt  3	[7,75 s]
0.0.AMcustom2: Trace Attempt  4	[7,75 s]
0.0.AMcustom2: Trace Attempt  5	[7,77 s]
0.0.AM: Trace Attempt  1	[8,03 s]
0.0.AM: Trace Attempt  2	[8,04 s]
0.0.AM: Trace Attempt  3	[8,12 s]
0.0.AM: Trace Attempt  4	[8,14 s]
0.0.AMcustom2: Trace Attempt  9	[12,76 s]
0.0.AMcustom2: Refinement: Adding 1 assumptions
0.0.AMcustom2: Trace Attempt  1	[14,57 s]
0.0.AMcustom2: Trace Attempt  2	[14,59 s]
0.0.AMcustom2: Trace Attempt  3	[14,60 s]
0.0.AMcustom2: Trace Attempt  1	[14,61 s]
0.0.AMcustom2: Trace Attempt  2	[14,61 s]
0.0.AMcustom2: Trace Attempt  3	[14,62 s]
0.0.AMcustom2: Trace Attempt  4	[14,63 s]
0.0.AMcustom2: Trace Attempt  5	[14,65 s]
0.0.AM: Trace Attempt  8	[15,10 s]
0.0.AM: Stopped processing property "property:0"	[16,63 s].
0.0.AM: Morphing to B
0.0.AM: All properties determined. [0,00 s]
0.0.AM: Exited with Success (@ 0,00 s)
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Starting proof for property "property:0"	[0,00 s].
0.0.B: Trace Attempt  1	[0,02 s]
0.0.AMcustom2: Stopped processing property "property:0"	[16,59 s].
0.0.AMcustom2: Morphing to Ncustom3
0.0.AMcustom2: Trace Attempt  7	[14,67 s]
0.0.AMcustom2: All properties determined. [0,00 s]
0.0.AMcustom2: Exited with Success (@ 0,00 s)
0.0.Ncustom3: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom3: Starting proof for property "property:0"	[0,00 s].
0.0.Ncustom3: Trace Attempt  1	[0,01 s]
0.0.B: Trace Attempt  2	[0,04 s]
0.0.Ncustom3: Trace Attempt  2	[0,03 s]
0.0.B: Trace Attempt  3	[0,07 s]
0.0.Ncustom3: Trace Attempt  3	[0,06 s]
0.0.B: Trace Attempt  4	[0,10 s]
0.0.Ncustom3: Trace Attempt  4	[0,09 s]
0.0.Ncustom3: Trace Attempt  5	[0,10 s]
0.0.B: Trace Attempt  5	[0,15 s]
0.0.Ncustom3: Trace Attempt 28	[4,36 s]
0.0.B: Trace Attempt 30	[4,46 s]
0.0.Ncustom3: Trace Attempt 35	[8,47 s]
0.0.B: Trace Attempt 39	[9,04 s]
0.0.Ncustom3: Trace Attempt 39	[13,00 s]
0.0.B: Trace Attempt 45	[13,07 s]
0.0.B: Stopped processing property "property:0"	[14,48 s].
0.0.B: Morphing to Hts
0.0.B: Trace Attempt 46	[13,74 s]
0.0.B: All properties determined. [0,00 s]
0.0.B: Exited with Success (@ 0,00 s)
0.0.Ncustom3: Stopped processing property "property:0"	[14,45 s].
0.0.Ncustom3: Morphing to K
0.0.Ncustom3: All properties determined. [0,00 s]
0.0.Ncustom3: Exited with Success (@ 0,00 s)
0.0.Hts: Starting proof for property "property:0"	[0,00 s].
0.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.K: Starting proof for property "property:0"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,14 s]
0.0.Hts: Trace Attempt  2	[0,15 s]
0.0.Hts: Trace Attempt  3	[0,15 s]
0.0.Hts: Trace Attempt  4	[0,16 s]
0.0.Hts: Trace Attempt  5	[0,17 s]
0.0.K: Trace Attempt 29	[0,48 s]
0.0.K: Trace Attempt  1	[4,88 s]
0.0.K: Trace Attempt  2	[4,89 s]
0.0.K: Trace Attempt  3	[4,91 s]
0.0.K: Trace Attempt  4	[4,93 s]
0.0.K: Trace Attempt  5	[4,97 s]
0.0.Hts: Trace Attempt 47	[6,28 s]
0.0.Hts: Trace Attempt 48	[11,20 s]
0.0.K: Trace Attempt  1	[13,58 s]
0.0.K: Trace Attempt  2	[13,60 s]
0.0.K: Trace Attempt  3	[13,61 s]
0.0.K: Trace Attempt  4	[13,63 s]
0.0.K: Trace Attempt  5	[13,66 s]
0.0.Hts: Trace Attempt 50	[18,48 s]
0.0.Hts: Stopped processing property "property:0"	[21,35 s].
0.0.Hts: Morphing to D
0.0.Hts: Trace Attempt 51	[20,82 s]
0.0.Hts: All properties determined. [0,00 s]
0.0.Hts: Exited with Success (@ 0,00 s)
0.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Starting proof for property "property:0"	[0,00 s].
0.0.D: Trace Attempt  1	[0,02 s]
0.0.D: Trace Attempt  2	[0,04 s]
0.0.K: Stopped processing property "property:0"	[21,53 s].
0.0.K: Morphing to AB
0.0.K: Trace Attempt 32	[17,37 s]
0.0.K: All properties determined. [0,00 s]
0.0.K: Exited with Success (@ 0,00 s)
0.0.AB: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AB: Starting proof for property "property:0"	[0,00 s].
0.0.AB: Trace Attempt  1	[0,01 s]
0.0.AB: Trace Attempt  1	[0,03 s]
0.0.AB: Trace Attempt  2	[0,03 s]
0.0.AB: Trace Attempt  3	[0,04 s]
0.0.AB: Trace Attempt  1	[0,05 s]
0.0.D: Trace Attempt  4	[0,24 s]
0.0.AB: Trace Attempt  2	[0,05 s]
0.0.AB: Trace Attempt  3	[0,07 s]
0.0.AB: Trace Attempt  4	[0,08 s]
0.0.AB: Trace Attempt  5	[0,13 s]
0.0.D: Trace Attempt 14	[5,14 s]
0.0.AB: Trace Attempt  8	[5,16 s]
0.0.AB: Trace Attempt  1	[8,11 s]
0.0.AB: Trace Attempt  2	[8,12 s]
0.0.AB: Trace Attempt  3	[8,13 s]
0.0.AB: Trace Attempt  4	[8,14 s]
0.0.AB: Trace Attempt  5	[8,15 s]
0.0.AB: Trace Attempt 12	[12,71 s]
0.0.D: Trace Attempt 19	[13,59 s]
0.0.AB: Trace Attempt 15	[17,11 s]
0.0.AB: Trace Attempt  1	[19,65 s]
0.0.AB: Trace Attempt  2	[19,66 s]
0.0.AB: Trace Attempt  3	[19,66 s]
0.0.AB: Trace Attempt  4	[19,67 s]
0.0.AB: Trace Attempt  5	[19,68 s]
0.0.AB: Trace Attempt 18	[23,79 s]
0.0.AB: Trace Attempt 21	[30,37 s]
0.0.AB: Trace Attempt  1	[34,27 s]
0.0.AB: Trace Attempt  2	[34,28 s]
0.0.AB: Trace Attempt  3	[34,29 s]
0.0.AB: Trace Attempt  4	[34,30 s]
0.0.AB: Trace Attempt  5	[34,31 s]
0.0.D: Trace Attempt 26	[35,48 s]
0.0.AB: Trace Attempt 24	[42,35 s]
0.0.AB: Trace Attempt 25	[46,73 s]
0.0.AB: Trace Attempt 27	[52,31 s]
0.0.D: Trace Attempt 29	[53,18 s]
0.0.AB: Trace Attempt 28	[57,40 s]
0.0.AB: Trace Attempt  1	[58,03 s]
0.0.AB: Trace Attempt  2	[58,04 s]
0.0.AB: Trace Attempt  3	[58,05 s]
0.0.AB: Trace Attempt  4	[58,05 s]
0.0.AB: Trace Attempt  5	[58,06 s]
0.0.D: Stopped processing property "property:0"	[59,03 s].
0.0.D: Morphing to AM
0.0.D: All properties determined. [0,00 s]
0.0.D: Exited with Success (@ 0,00 s)
0.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Starting proof for property "property:0"	[0,00 s].
0.0.AB: Stopped processing property "property:0"	[58,86 s].
0.0.AB: Morphing to I
0.0.AB: Trace Attempt 18	[58,82 s]
0.0.AB: All properties determined. [0,00 s]
0.0.AB: Exited with Success (@ 0,00 s)
0.0.AM: Trace Attempt  1	[0,01 s]
0.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.I: Starting proof for property "property:0"	[0,00 s].
0.0.AM: Trace Attempt  1	[0,03 s]
0.0.AM: Trace Attempt  2	[0,03 s]
0.0.AM: Trace Attempt  3	[0,07 s]
0.0.AM: Trace Attempt  1	[0,09 s]
0.0.AM: Trace Attempt  2	[0,10 s]
0.0.AM: Trace Attempt  3	[0,12 s]
0.0.AM: Trace Attempt  4	[0,12 s]
0.0.AM: Trace Attempt  5	[0,17 s]
0.0.I: Trace Attempt 31	[0,51 s]
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO (IPF144): 0: Initiating shutdown of proof [177,82]
0.0.AM: Stopped processing property "property:0"	[3,06 s].
0.0.AM: Trace Attempt  7	[0,25 s]
0.0.AM: Interrupted. [158,50 s]
0.0.AM: Exited with Success (@ 177,93 s)
0.0.I: Stopped processing property "property:0"	[3,12 s].
0.0.I: Interrupted. [175,58 s]
0.0.I: Exited with Success (@ 177,94 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :    13
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     AM        0.07      177.09        0.00       99.96 %
      I        0.06      177.22        0.00       99.97 %
    all        0.06      177.15        0.00       99.96 %

    Data read    : 147.26 kiB
    Data written : 14.38 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 3
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 2
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 2 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO: Proof threads stopped.
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
