    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; Red
Red__0__DM__MASK EQU 0x38000
Red__0__DM__SHIFT EQU 15
Red__0__DR EQU CYREG_PRT1_DR
Red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Red__0__HSIOM_MASK EQU 0x00F00000
Red__0__HSIOM_SHIFT EQU 20
Red__0__INTCFG EQU CYREG_PRT1_INTCFG
Red__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Red__0__MASK EQU 0x20
Red__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Red__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Red__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Red__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Red__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Red__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Red__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Red__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Red__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Red__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Red__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Red__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Red__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Red__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Red__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Red__0__PC EQU CYREG_PRT1_PC
Red__0__PC2 EQU CYREG_PRT1_PC2
Red__0__PORT EQU 1
Red__0__PS EQU CYREG_PRT1_PS
Red__0__SHIFT EQU 5
Red__DR EQU CYREG_PRT1_DR
Red__INTCFG EQU CYREG_PRT1_INTCFG
Red__INTSTAT EQU CYREG_PRT1_INTSTAT
Red__MASK EQU 0x20
Red__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Red__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Red__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Red__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Red__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Red__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Red__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Red__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Red__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Red__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Red__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Red__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Red__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Red__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Red__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Red__PC EQU CYREG_PRT1_PC
Red__PC2 EQU CYREG_PRT1_PC2
Red__PORT EQU 1
Red__PS EQU CYREG_PRT1_PS
Red__SHIFT EQU 5

; Green
Green__0__DM__MASK EQU 0x7000
Green__0__DM__SHIFT EQU 12
Green__0__DR EQU CYREG_PRT1_DR
Green__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Green__0__HSIOM_MASK EQU 0x000F0000
Green__0__HSIOM_SHIFT EQU 16
Green__0__INTCFG EQU CYREG_PRT1_INTCFG
Green__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Green__0__MASK EQU 0x10
Green__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Green__0__OUT_SEL_SHIFT EQU 8
Green__0__OUT_SEL_VAL EQU 0
Green__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Green__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Green__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Green__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Green__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Green__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Green__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Green__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Green__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Green__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Green__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Green__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Green__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Green__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Green__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Green__0__PC EQU CYREG_PRT1_PC
Green__0__PC2 EQU CYREG_PRT1_PC2
Green__0__PORT EQU 1
Green__0__PS EQU CYREG_PRT1_PS
Green__0__SHIFT EQU 4
Green__DR EQU CYREG_PRT1_DR
Green__INTCFG EQU CYREG_PRT1_INTCFG
Green__INTSTAT EQU CYREG_PRT1_INTSTAT
Green__MASK EQU 0x10
Green__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Green__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Green__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Green__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Green__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Green__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Green__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Green__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Green__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Green__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Green__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Green__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Green__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Green__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Green__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Green__PC EQU CYREG_PRT1_PC
Green__PC2 EQU CYREG_PRT1_PC2
Green__PORT EQU 1
Green__PS EQU CYREG_PRT1_PS
Green__SHIFT EQU 4

; Yellow
Yellow__0__DM__MASK EQU 0x1C0000
Yellow__0__DM__SHIFT EQU 18
Yellow__0__DR EQU CYREG_PRT1_DR
Yellow__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Yellow__0__HSIOM_MASK EQU 0x0F000000
Yellow__0__HSIOM_SHIFT EQU 24
Yellow__0__INTCFG EQU CYREG_PRT1_INTCFG
Yellow__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Yellow__0__MASK EQU 0x40
Yellow__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Yellow__0__OUT_SEL_SHIFT EQU 12
Yellow__0__OUT_SEL_VAL EQU 3
Yellow__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Yellow__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Yellow__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Yellow__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Yellow__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Yellow__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Yellow__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Yellow__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Yellow__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Yellow__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Yellow__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Yellow__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Yellow__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Yellow__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Yellow__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Yellow__0__PC EQU CYREG_PRT1_PC
Yellow__0__PC2 EQU CYREG_PRT1_PC2
Yellow__0__PORT EQU 1
Yellow__0__PS EQU CYREG_PRT1_PS
Yellow__0__SHIFT EQU 6
Yellow__DR EQU CYREG_PRT1_DR
Yellow__INTCFG EQU CYREG_PRT1_INTCFG
Yellow__INTSTAT EQU CYREG_PRT1_INTSTAT
Yellow__MASK EQU 0x40
Yellow__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Yellow__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Yellow__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Yellow__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Yellow__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Yellow__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Yellow__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Yellow__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Yellow__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Yellow__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Yellow__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Yellow__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Yellow__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Yellow__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Yellow__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Yellow__PC EQU CYREG_PRT1_PC
Yellow__PC2 EQU CYREG_PRT1_PC2
Yellow__PORT EQU 1
Yellow__PS EQU CYREG_PRT1_PS
Yellow__SHIFT EQU 6

; FPGA_EN
FPGA_EN__0__DM__MASK EQU 0xE00
FPGA_EN__0__DM__SHIFT EQU 9
FPGA_EN__0__DR EQU CYREG_PRT1_DR
FPGA_EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
FPGA_EN__0__HSIOM_MASK EQU 0x0000F000
FPGA_EN__0__HSIOM_SHIFT EQU 12
FPGA_EN__0__INTCFG EQU CYREG_PRT1_INTCFG
FPGA_EN__0__INTSTAT EQU CYREG_PRT1_INTSTAT
FPGA_EN__0__MASK EQU 0x08
FPGA_EN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
FPGA_EN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
FPGA_EN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
FPGA_EN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
FPGA_EN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
FPGA_EN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
FPGA_EN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
FPGA_EN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
FPGA_EN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
FPGA_EN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
FPGA_EN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
FPGA_EN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
FPGA_EN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
FPGA_EN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
FPGA_EN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
FPGA_EN__0__PC EQU CYREG_PRT1_PC
FPGA_EN__0__PC2 EQU CYREG_PRT1_PC2
FPGA_EN__0__PORT EQU 1
FPGA_EN__0__PS EQU CYREG_PRT1_PS
FPGA_EN__0__SHIFT EQU 3
FPGA_EN__DR EQU CYREG_PRT1_DR
FPGA_EN__INTCFG EQU CYREG_PRT1_INTCFG
FPGA_EN__INTSTAT EQU CYREG_PRT1_INTSTAT
FPGA_EN__MASK EQU 0x08
FPGA_EN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
FPGA_EN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
FPGA_EN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
FPGA_EN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
FPGA_EN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
FPGA_EN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
FPGA_EN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
FPGA_EN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
FPGA_EN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
FPGA_EN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
FPGA_EN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
FPGA_EN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
FPGA_EN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
FPGA_EN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
FPGA_EN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
FPGA_EN__PC EQU CYREG_PRT1_PC
FPGA_EN__PC2 EQU CYREG_PRT1_PC2
FPGA_EN__PORT EQU 1
FPGA_EN__PS EQU CYREG_PRT1_PS
FPGA_EN__SHIFT EQU 3

; PCComms_rx
PCComms_rx__0__DM__MASK EQU 0x07
PCComms_rx__0__DM__SHIFT EQU 0
PCComms_rx__0__DR EQU CYREG_PRT4_DR
PCComms_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
PCComms_rx__0__HSIOM_MASK EQU 0x0000000F
PCComms_rx__0__HSIOM_SHIFT EQU 0
PCComms_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
PCComms_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
PCComms_rx__0__MASK EQU 0x01
PCComms_rx__0__PC EQU CYREG_PRT4_PC
PCComms_rx__0__PC2 EQU CYREG_PRT4_PC2
PCComms_rx__0__PORT EQU 4
PCComms_rx__0__PS EQU CYREG_PRT4_PS
PCComms_rx__0__SHIFT EQU 0
PCComms_rx__DR EQU CYREG_PRT4_DR
PCComms_rx__INTCFG EQU CYREG_PRT4_INTCFG
PCComms_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
PCComms_rx__MASK EQU 0x01
PCComms_rx__PC EQU CYREG_PRT4_PC
PCComms_rx__PC2 EQU CYREG_PRT4_PC2
PCComms_rx__PORT EQU 4
PCComms_rx__PS EQU CYREG_PRT4_PS
PCComms_rx__SHIFT EQU 0

; PCComms_SCB
PCComms_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
PCComms_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
PCComms_SCB__CTRL EQU CYREG_SCB0_CTRL
PCComms_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
PCComms_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
PCComms_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
PCComms_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
PCComms_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
PCComms_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
PCComms_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
PCComms_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
PCComms_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
PCComms_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
PCComms_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
PCComms_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
PCComms_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
PCComms_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
PCComms_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
PCComms_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
PCComms_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
PCComms_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
PCComms_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
PCComms_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
PCComms_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
PCComms_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
PCComms_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
PCComms_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
PCComms_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
PCComms_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
PCComms_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
PCComms_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
PCComms_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
PCComms_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
PCComms_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
PCComms_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
PCComms_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
PCComms_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
PCComms_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
PCComms_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
PCComms_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
PCComms_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
PCComms_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
PCComms_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
PCComms_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
PCComms_SCB__INTR_M EQU CYREG_SCB0_INTR_M
PCComms_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
PCComms_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
PCComms_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
PCComms_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
PCComms_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
PCComms_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
PCComms_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
PCComms_SCB__INTR_S EQU CYREG_SCB0_INTR_S
PCComms_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
PCComms_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
PCComms_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
PCComms_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
PCComms_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
PCComms_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
PCComms_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
PCComms_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
PCComms_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
PCComms_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
PCComms_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
PCComms_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
PCComms_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
PCComms_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
PCComms_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
PCComms_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
PCComms_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
PCComms_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
PCComms_SCB__SS0_POSISTION EQU 0
PCComms_SCB__SS1_POSISTION EQU 1
PCComms_SCB__SS2_POSISTION EQU 2
PCComms_SCB__SS3_POSISTION EQU 3
PCComms_SCB__STATUS EQU CYREG_SCB0_STATUS
PCComms_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
PCComms_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
PCComms_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
PCComms_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
PCComms_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
PCComms_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
PCComms_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
PCComms_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; PCComms_SCB_IRQ
PCComms_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
PCComms_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
PCComms_SCB_IRQ__INTC_MASK EQU 0x400
PCComms_SCB_IRQ__INTC_NUMBER EQU 10
PCComms_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
PCComms_SCB_IRQ__INTC_PRIOR_NUM EQU 3
PCComms_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
PCComms_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
PCComms_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; PCComms_SCBCLK
PCComms_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
PCComms_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
PCComms_SCBCLK__ENABLE_MASK EQU 0x80000000
PCComms_SCBCLK__MASK EQU 0x80000000
PCComms_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; PCComms_tx
PCComms_tx__0__DM__MASK EQU 0x38
PCComms_tx__0__DM__SHIFT EQU 3
PCComms_tx__0__DR EQU CYREG_PRT4_DR
PCComms_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
PCComms_tx__0__HSIOM_MASK EQU 0x000000F0
PCComms_tx__0__HSIOM_SHIFT EQU 4
PCComms_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
PCComms_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
PCComms_tx__0__MASK EQU 0x02
PCComms_tx__0__PC EQU CYREG_PRT4_PC
PCComms_tx__0__PC2 EQU CYREG_PRT4_PC2
PCComms_tx__0__PORT EQU 4
PCComms_tx__0__PS EQU CYREG_PRT4_PS
PCComms_tx__0__SHIFT EQU 1
PCComms_tx__DR EQU CYREG_PRT4_DR
PCComms_tx__INTCFG EQU CYREG_PRT4_INTCFG
PCComms_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
PCComms_tx__MASK EQU 0x02
PCComms_tx__PC EQU CYREG_PRT4_PC
PCComms_tx__PC2 EQU CYREG_PRT4_PC2
PCComms_tx__PORT EQU 4
PCComms_tx__PS EQU CYREG_PRT4_PS
PCComms_tx__SHIFT EQU 1

; Timer_1_TimerUDB
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
Timer_1_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
Timer_1_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
Timer_1_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
Timer_1_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
Timer_1_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
Timer_1_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
Timer_1_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Timer_1_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
Timer_1_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
Timer_1_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
Timer_1_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Timer_1_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
Timer_1_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
Timer_1_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A0_01
Timer_1_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A1_01
Timer_1_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
Timer_1_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D0_01
Timer_1_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D1_01
Timer_1_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Timer_1_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
Timer_1_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F0_01
Timer_1_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F1_01
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
Timer_1_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
Timer_1_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_UDB_W8_A0_02
Timer_1_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_UDB_W8_A1_02
Timer_1_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
Timer_1_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_UDB_W8_D0_02
Timer_1_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_UDB_W8_D1_02
Timer_1_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Timer_1_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
Timer_1_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_UDB_W8_F0_02
Timer_1_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_UDB_W8_F1_02
Timer_1_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Timer_1_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Timer_1_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
Timer_1_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_UDB_W8_A0_03
Timer_1_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_UDB_W8_A1_03
Timer_1_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
Timer_1_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_UDB_W8_D0_03
Timer_1_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_UDB_W8_D1_03
Timer_1_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Timer_1_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
Timer_1_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_UDB_W8_F0_03
Timer_1_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_UDB_W8_F1_03
Timer_1_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_1_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

; Limit_LS
Limit_LS__0__DM__MASK EQU 0x1C0
Limit_LS__0__DM__SHIFT EQU 6
Limit_LS__0__DR EQU CYREG_PRT2_DR
Limit_LS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Limit_LS__0__HSIOM_MASK EQU 0x00000F00
Limit_LS__0__HSIOM_SHIFT EQU 8
Limit_LS__0__INTCFG EQU CYREG_PRT2_INTCFG
Limit_LS__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Limit_LS__0__MASK EQU 0x04
Limit_LS__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Limit_LS__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Limit_LS__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Limit_LS__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Limit_LS__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Limit_LS__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Limit_LS__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Limit_LS__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Limit_LS__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Limit_LS__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Limit_LS__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Limit_LS__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Limit_LS__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Limit_LS__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Limit_LS__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Limit_LS__0__PC EQU CYREG_PRT2_PC
Limit_LS__0__PC2 EQU CYREG_PRT2_PC2
Limit_LS__0__PORT EQU 2
Limit_LS__0__PS EQU CYREG_PRT2_PS
Limit_LS__0__SHIFT EQU 2
Limit_LS__DR EQU CYREG_PRT2_DR
Limit_LS__INTCFG EQU CYREG_PRT2_INTCFG
Limit_LS__INTSTAT EQU CYREG_PRT2_INTSTAT
Limit_LS__MASK EQU 0x04
Limit_LS__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Limit_LS__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Limit_LS__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Limit_LS__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Limit_LS__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Limit_LS__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Limit_LS__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Limit_LS__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Limit_LS__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Limit_LS__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Limit_LS__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Limit_LS__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Limit_LS__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Limit_LS__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Limit_LS__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Limit_LS__PC EQU CYREG_PRT2_PC
Limit_LS__PC2 EQU CYREG_PRT2_PC2
Limit_LS__PORT EQU 2
Limit_LS__PS EQU CYREG_PRT2_PS
Limit_LS__SHIFT EQU 2

; Limit_LT
Limit_LT__0__DM__MASK EQU 0x07
Limit_LT__0__DM__SHIFT EQU 0
Limit_LT__0__DR EQU CYREG_PRT2_DR
Limit_LT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Limit_LT__0__HSIOM_MASK EQU 0x0000000F
Limit_LT__0__HSIOM_SHIFT EQU 0
Limit_LT__0__INTCFG EQU CYREG_PRT2_INTCFG
Limit_LT__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Limit_LT__0__MASK EQU 0x01
Limit_LT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Limit_LT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Limit_LT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Limit_LT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Limit_LT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Limit_LT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Limit_LT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Limit_LT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Limit_LT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Limit_LT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Limit_LT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Limit_LT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Limit_LT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Limit_LT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Limit_LT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Limit_LT__0__PC EQU CYREG_PRT2_PC
Limit_LT__0__PC2 EQU CYREG_PRT2_PC2
Limit_LT__0__PORT EQU 2
Limit_LT__0__PS EQU CYREG_PRT2_PS
Limit_LT__0__SHIFT EQU 0
Limit_LT__DR EQU CYREG_PRT2_DR
Limit_LT__INTCFG EQU CYREG_PRT2_INTCFG
Limit_LT__INTSTAT EQU CYREG_PRT2_INTSTAT
Limit_LT__MASK EQU 0x01
Limit_LT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Limit_LT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Limit_LT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Limit_LT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Limit_LT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Limit_LT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Limit_LT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Limit_LT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Limit_LT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Limit_LT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Limit_LT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Limit_LT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Limit_LT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Limit_LT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Limit_LT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Limit_LT__PC EQU CYREG_PRT2_PC
Limit_LT__PC2 EQU CYREG_PRT2_PC2
Limit_LT__PORT EQU 2
Limit_LT__PS EQU CYREG_PRT2_PS
Limit_LT__SHIFT EQU 0

; Limit_RS
Limit_RS__0__DM__MASK EQU 0xE00
Limit_RS__0__DM__SHIFT EQU 9
Limit_RS__0__DR EQU CYREG_PRT2_DR
Limit_RS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Limit_RS__0__HSIOM_MASK EQU 0x0000F000
Limit_RS__0__HSIOM_SHIFT EQU 12
Limit_RS__0__INTCFG EQU CYREG_PRT2_INTCFG
Limit_RS__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Limit_RS__0__MASK EQU 0x08
Limit_RS__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Limit_RS__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Limit_RS__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Limit_RS__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Limit_RS__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Limit_RS__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Limit_RS__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Limit_RS__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Limit_RS__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Limit_RS__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Limit_RS__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Limit_RS__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Limit_RS__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Limit_RS__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Limit_RS__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Limit_RS__0__PC EQU CYREG_PRT2_PC
Limit_RS__0__PC2 EQU CYREG_PRT2_PC2
Limit_RS__0__PORT EQU 2
Limit_RS__0__PS EQU CYREG_PRT2_PS
Limit_RS__0__SHIFT EQU 3
Limit_RS__DR EQU CYREG_PRT2_DR
Limit_RS__INTCFG EQU CYREG_PRT2_INTCFG
Limit_RS__INTSTAT EQU CYREG_PRT2_INTSTAT
Limit_RS__MASK EQU 0x08
Limit_RS__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Limit_RS__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Limit_RS__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Limit_RS__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Limit_RS__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Limit_RS__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Limit_RS__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Limit_RS__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Limit_RS__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Limit_RS__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Limit_RS__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Limit_RS__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Limit_RS__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Limit_RS__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Limit_RS__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Limit_RS__PC EQU CYREG_PRT2_PC
Limit_RS__PC2 EQU CYREG_PRT2_PC2
Limit_RS__PORT EQU 2
Limit_RS__PS EQU CYREG_PRT2_PS
Limit_RS__SHIFT EQU 3

; Limit_RT
Limit_RT__0__DM__MASK EQU 0x38
Limit_RT__0__DM__SHIFT EQU 3
Limit_RT__0__DR EQU CYREG_PRT2_DR
Limit_RT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Limit_RT__0__HSIOM_MASK EQU 0x000000F0
Limit_RT__0__HSIOM_SHIFT EQU 4
Limit_RT__0__INTCFG EQU CYREG_PRT2_INTCFG
Limit_RT__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Limit_RT__0__MASK EQU 0x02
Limit_RT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Limit_RT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Limit_RT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Limit_RT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Limit_RT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Limit_RT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Limit_RT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Limit_RT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Limit_RT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Limit_RT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Limit_RT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Limit_RT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Limit_RT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Limit_RT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Limit_RT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Limit_RT__0__PC EQU CYREG_PRT2_PC
Limit_RT__0__PC2 EQU CYREG_PRT2_PC2
Limit_RT__0__PORT EQU 2
Limit_RT__0__PS EQU CYREG_PRT2_PS
Limit_RT__0__SHIFT EQU 1
Limit_RT__DR EQU CYREG_PRT2_DR
Limit_RT__INTCFG EQU CYREG_PRT2_INTCFG
Limit_RT__INTSTAT EQU CYREG_PRT2_INTSTAT
Limit_RT__MASK EQU 0x02
Limit_RT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Limit_RT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Limit_RT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Limit_RT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Limit_RT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Limit_RT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Limit_RT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Limit_RT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Limit_RT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Limit_RT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Limit_RT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Limit_RT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Limit_RT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Limit_RT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Limit_RT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Limit_RT__PC EQU CYREG_PRT2_PC
Limit_RT__PC2 EQU CYREG_PRT2_PC2
Limit_RT__PORT EQU 2
Limit_RT__PS EQU CYREG_PRT2_PS
Limit_RT__SHIFT EQU 1

; MotorComms_rx
MotorComms_rx__0__DM__MASK EQU 0x7000
MotorComms_rx__0__DM__SHIFT EQU 12
MotorComms_rx__0__DR EQU CYREG_PRT0_DR
MotorComms_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MotorComms_rx__0__HSIOM_MASK EQU 0x000F0000
MotorComms_rx__0__HSIOM_SHIFT EQU 16
MotorComms_rx__0__INTCFG EQU CYREG_PRT0_INTCFG
MotorComms_rx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
MotorComms_rx__0__MASK EQU 0x10
MotorComms_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MotorComms_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MotorComms_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MotorComms_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MotorComms_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MotorComms_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MotorComms_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MotorComms_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MotorComms_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MotorComms_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MotorComms_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MotorComms_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MotorComms_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MotorComms_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MotorComms_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MotorComms_rx__0__PC EQU CYREG_PRT0_PC
MotorComms_rx__0__PC2 EQU CYREG_PRT0_PC2
MotorComms_rx__0__PORT EQU 0
MotorComms_rx__0__PS EQU CYREG_PRT0_PS
MotorComms_rx__0__SHIFT EQU 4
MotorComms_rx__DR EQU CYREG_PRT0_DR
MotorComms_rx__INTCFG EQU CYREG_PRT0_INTCFG
MotorComms_rx__INTSTAT EQU CYREG_PRT0_INTSTAT
MotorComms_rx__MASK EQU 0x10
MotorComms_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MotorComms_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MotorComms_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MotorComms_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MotorComms_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MotorComms_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MotorComms_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MotorComms_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MotorComms_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MotorComms_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MotorComms_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MotorComms_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MotorComms_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MotorComms_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MotorComms_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MotorComms_rx__PC EQU CYREG_PRT0_PC
MotorComms_rx__PC2 EQU CYREG_PRT0_PC2
MotorComms_rx__PORT EQU 0
MotorComms_rx__PS EQU CYREG_PRT0_PS
MotorComms_rx__SHIFT EQU 4

; MotorComms_SCB
MotorComms_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
MotorComms_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
MotorComms_SCB__CTRL EQU CYREG_SCB1_CTRL
MotorComms_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
MotorComms_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
MotorComms_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
MotorComms_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
MotorComms_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
MotorComms_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
MotorComms_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
MotorComms_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
MotorComms_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
MotorComms_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
MotorComms_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
MotorComms_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
MotorComms_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
MotorComms_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
MotorComms_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
MotorComms_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
MotorComms_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
MotorComms_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
MotorComms_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
MotorComms_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
MotorComms_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
MotorComms_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
MotorComms_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
MotorComms_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
MotorComms_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
MotorComms_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
MotorComms_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
MotorComms_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
MotorComms_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
MotorComms_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
MotorComms_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
MotorComms_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
MotorComms_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
MotorComms_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
MotorComms_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
MotorComms_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
MotorComms_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
MotorComms_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
MotorComms_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
MotorComms_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
MotorComms_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
MotorComms_SCB__INTR_M EQU CYREG_SCB1_INTR_M
MotorComms_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
MotorComms_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
MotorComms_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
MotorComms_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
MotorComms_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
MotorComms_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
MotorComms_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
MotorComms_SCB__INTR_S EQU CYREG_SCB1_INTR_S
MotorComms_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
MotorComms_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
MotorComms_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
MotorComms_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
MotorComms_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
MotorComms_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
MotorComms_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
MotorComms_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
MotorComms_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
MotorComms_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
MotorComms_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
MotorComms_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
MotorComms_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
MotorComms_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
MotorComms_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
MotorComms_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
MotorComms_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
MotorComms_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
MotorComms_SCB__SS0_POSISTION EQU 0
MotorComms_SCB__SS1_POSISTION EQU 1
MotorComms_SCB__SS2_POSISTION EQU 2
MotorComms_SCB__SS3_POSISTION EQU 3
MotorComms_SCB__STATUS EQU CYREG_SCB1_STATUS
MotorComms_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
MotorComms_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
MotorComms_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
MotorComms_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
MotorComms_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
MotorComms_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
MotorComms_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
MotorComms_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; MotorComms_SCBCLK
MotorComms_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
MotorComms_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
MotorComms_SCBCLK__ENABLE_MASK EQU 0x80000000
MotorComms_SCBCLK__MASK EQU 0x80000000
MotorComms_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

; MotorComms_tx
MotorComms_tx__0__DM__MASK EQU 0x38000
MotorComms_tx__0__DM__SHIFT EQU 15
MotorComms_tx__0__DR EQU CYREG_PRT0_DR
MotorComms_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MotorComms_tx__0__HSIOM_MASK EQU 0x00F00000
MotorComms_tx__0__HSIOM_SHIFT EQU 20
MotorComms_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
MotorComms_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
MotorComms_tx__0__MASK EQU 0x20
MotorComms_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
MotorComms_tx__0__OUT_SEL_SHIFT EQU 10
MotorComms_tx__0__OUT_SEL_VAL EQU -1
MotorComms_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MotorComms_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MotorComms_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MotorComms_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MotorComms_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MotorComms_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MotorComms_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MotorComms_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MotorComms_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MotorComms_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MotorComms_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MotorComms_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MotorComms_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MotorComms_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MotorComms_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MotorComms_tx__0__PC EQU CYREG_PRT0_PC
MotorComms_tx__0__PC2 EQU CYREG_PRT0_PC2
MotorComms_tx__0__PORT EQU 0
MotorComms_tx__0__PS EQU CYREG_PRT0_PS
MotorComms_tx__0__SHIFT EQU 5
MotorComms_tx__DR EQU CYREG_PRT0_DR
MotorComms_tx__INTCFG EQU CYREG_PRT0_INTCFG
MotorComms_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
MotorComms_tx__MASK EQU 0x20
MotorComms_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MotorComms_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MotorComms_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MotorComms_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MotorComms_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MotorComms_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MotorComms_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MotorComms_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MotorComms_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MotorComms_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MotorComms_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MotorComms_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MotorComms_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MotorComms_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MotorComms_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MotorComms_tx__PC EQU CYREG_PRT0_PC
MotorComms_tx__PC2 EQU CYREG_PRT0_PC2
MotorComms_tx__PORT EQU 0
MotorComms_tx__PS EQU CYREG_PRT0_PS
MotorComms_tx__SHIFT EQU 5

; OpenExhaust
OpenExhaust__0__DM__MASK EQU 0x7000
OpenExhaust__0__DM__SHIFT EQU 12
OpenExhaust__0__DR EQU CYREG_PRT3_DR
OpenExhaust__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
OpenExhaust__0__HSIOM_MASK EQU 0x000F0000
OpenExhaust__0__HSIOM_SHIFT EQU 16
OpenExhaust__0__INTCFG EQU CYREG_PRT3_INTCFG
OpenExhaust__0__INTSTAT EQU CYREG_PRT3_INTSTAT
OpenExhaust__0__MASK EQU 0x10
OpenExhaust__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
OpenExhaust__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
OpenExhaust__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
OpenExhaust__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
OpenExhaust__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
OpenExhaust__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
OpenExhaust__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
OpenExhaust__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
OpenExhaust__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
OpenExhaust__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
OpenExhaust__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
OpenExhaust__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
OpenExhaust__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
OpenExhaust__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
OpenExhaust__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
OpenExhaust__0__PC EQU CYREG_PRT3_PC
OpenExhaust__0__PC2 EQU CYREG_PRT3_PC2
OpenExhaust__0__PORT EQU 3
OpenExhaust__0__PS EQU CYREG_PRT3_PS
OpenExhaust__0__SHIFT EQU 4
OpenExhaust__DR EQU CYREG_PRT3_DR
OpenExhaust__INTCFG EQU CYREG_PRT3_INTCFG
OpenExhaust__INTSTAT EQU CYREG_PRT3_INTSTAT
OpenExhaust__MASK EQU 0x10
OpenExhaust__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
OpenExhaust__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
OpenExhaust__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
OpenExhaust__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
OpenExhaust__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
OpenExhaust__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
OpenExhaust__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
OpenExhaust__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
OpenExhaust__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
OpenExhaust__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
OpenExhaust__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
OpenExhaust__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
OpenExhaust__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
OpenExhaust__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
OpenExhaust__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
OpenExhaust__PC EQU CYREG_PRT3_PC
OpenExhaust__PC2 EQU CYREG_PRT3_PC2
OpenExhaust__PORT EQU 3
OpenExhaust__PS EQU CYREG_PRT3_PS
OpenExhaust__SHIFT EQU 4

; CloseExhaust
CloseExhaust__0__DM__MASK EQU 0x1C0000
CloseExhaust__0__DM__SHIFT EQU 18
CloseExhaust__0__DR EQU CYREG_PRT3_DR
CloseExhaust__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CloseExhaust__0__HSIOM_MASK EQU 0x0F000000
CloseExhaust__0__HSIOM_SHIFT EQU 24
CloseExhaust__0__INTCFG EQU CYREG_PRT3_INTCFG
CloseExhaust__0__INTSTAT EQU CYREG_PRT3_INTSTAT
CloseExhaust__0__MASK EQU 0x40
CloseExhaust__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CloseExhaust__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CloseExhaust__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CloseExhaust__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CloseExhaust__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CloseExhaust__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CloseExhaust__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CloseExhaust__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CloseExhaust__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CloseExhaust__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CloseExhaust__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CloseExhaust__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CloseExhaust__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CloseExhaust__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CloseExhaust__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CloseExhaust__0__PC EQU CYREG_PRT3_PC
CloseExhaust__0__PC2 EQU CYREG_PRT3_PC2
CloseExhaust__0__PORT EQU 3
CloseExhaust__0__PS EQU CYREG_PRT3_PS
CloseExhaust__0__SHIFT EQU 6
CloseExhaust__DR EQU CYREG_PRT3_DR
CloseExhaust__INTCFG EQU CYREG_PRT3_INTCFG
CloseExhaust__INTSTAT EQU CYREG_PRT3_INTSTAT
CloseExhaust__MASK EQU 0x40
CloseExhaust__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CloseExhaust__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CloseExhaust__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CloseExhaust__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CloseExhaust__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CloseExhaust__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CloseExhaust__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CloseExhaust__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CloseExhaust__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CloseExhaust__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CloseExhaust__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CloseExhaust__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CloseExhaust__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CloseExhaust__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CloseExhaust__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CloseExhaust__PC EQU CYREG_PRT3_PC
CloseExhaust__PC2 EQU CYREG_PRT3_PC2
CloseExhaust__PORT EQU 3
CloseExhaust__PS EQU CYREG_PRT3_PS
CloseExhaust__SHIFT EQU 6

; OpenPressure
OpenPressure__0__DM__MASK EQU 0xE00
OpenPressure__0__DM__SHIFT EQU 9
OpenPressure__0__DR EQU CYREG_PRT3_DR
OpenPressure__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
OpenPressure__0__HSIOM_MASK EQU 0x0000F000
OpenPressure__0__HSIOM_SHIFT EQU 12
OpenPressure__0__INTCFG EQU CYREG_PRT3_INTCFG
OpenPressure__0__INTSTAT EQU CYREG_PRT3_INTSTAT
OpenPressure__0__MASK EQU 0x08
OpenPressure__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
OpenPressure__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
OpenPressure__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
OpenPressure__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
OpenPressure__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
OpenPressure__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
OpenPressure__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
OpenPressure__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
OpenPressure__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
OpenPressure__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
OpenPressure__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
OpenPressure__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
OpenPressure__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
OpenPressure__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
OpenPressure__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
OpenPressure__0__PC EQU CYREG_PRT3_PC
OpenPressure__0__PC2 EQU CYREG_PRT3_PC2
OpenPressure__0__PORT EQU 3
OpenPressure__0__PS EQU CYREG_PRT3_PS
OpenPressure__0__SHIFT EQU 3
OpenPressure__DR EQU CYREG_PRT3_DR
OpenPressure__INTCFG EQU CYREG_PRT3_INTCFG
OpenPressure__INTSTAT EQU CYREG_PRT3_INTSTAT
OpenPressure__MASK EQU 0x08
OpenPressure__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
OpenPressure__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
OpenPressure__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
OpenPressure__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
OpenPressure__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
OpenPressure__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
OpenPressure__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
OpenPressure__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
OpenPressure__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
OpenPressure__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
OpenPressure__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
OpenPressure__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
OpenPressure__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
OpenPressure__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
OpenPressure__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
OpenPressure__PC EQU CYREG_PRT3_PC
OpenPressure__PC2 EQU CYREG_PRT3_PC2
OpenPressure__PORT EQU 3
OpenPressure__PS EQU CYREG_PRT3_PS
OpenPressure__SHIFT EQU 3

; ClosePressure
ClosePressure__0__DM__MASK EQU 0x38000
ClosePressure__0__DM__SHIFT EQU 15
ClosePressure__0__DR EQU CYREG_PRT3_DR
ClosePressure__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ClosePressure__0__HSIOM_MASK EQU 0x00F00000
ClosePressure__0__HSIOM_SHIFT EQU 20
ClosePressure__0__INTCFG EQU CYREG_PRT3_INTCFG
ClosePressure__0__INTSTAT EQU CYREG_PRT3_INTSTAT
ClosePressure__0__MASK EQU 0x20
ClosePressure__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ClosePressure__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ClosePressure__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ClosePressure__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ClosePressure__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ClosePressure__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ClosePressure__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ClosePressure__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ClosePressure__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ClosePressure__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ClosePressure__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ClosePressure__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ClosePressure__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ClosePressure__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ClosePressure__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ClosePressure__0__PC EQU CYREG_PRT3_PC
ClosePressure__0__PC2 EQU CYREG_PRT3_PC2
ClosePressure__0__PORT EQU 3
ClosePressure__0__PS EQU CYREG_PRT3_PS
ClosePressure__0__SHIFT EQU 5
ClosePressure__DR EQU CYREG_PRT3_DR
ClosePressure__INTCFG EQU CYREG_PRT3_INTCFG
ClosePressure__INTSTAT EQU CYREG_PRT3_INTSTAT
ClosePressure__MASK EQU 0x20
ClosePressure__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ClosePressure__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ClosePressure__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ClosePressure__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ClosePressure__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ClosePressure__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ClosePressure__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ClosePressure__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ClosePressure__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ClosePressure__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ClosePressure__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ClosePressure__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ClosePressure__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ClosePressure__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ClosePressure__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ClosePressure__PC EQU CYREG_PRT3_PC
ClosePressure__PC2 EQU CYREG_PRT3_PC2
ClosePressure__PORT EQU 3
ClosePressure__PS EQU CYREG_PRT3_PS
ClosePressure__SHIFT EQU 5

; Pause_Register
Pause_Register_Sync_ctrl_reg__0__MASK EQU 0x01
Pause_Register_Sync_ctrl_reg__0__POS EQU 0
Pause_Register_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Pause_Register_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
Pause_Register_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Pause_Register_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
Pause_Register_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Pause_Register_Sync_ctrl_reg__MASK EQU 0x01
Pause_Register_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Pause_Register_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Pause_Register_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03

; MotorControl1EN
MotorControl1EN__0__DM__MASK EQU 0x1C0000
MotorControl1EN__0__DM__SHIFT EQU 18
MotorControl1EN__0__DR EQU CYREG_PRT0_DR
MotorControl1EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MotorControl1EN__0__HSIOM_MASK EQU 0x0F000000
MotorControl1EN__0__HSIOM_SHIFT EQU 24
MotorControl1EN__0__INTCFG EQU CYREG_PRT0_INTCFG
MotorControl1EN__0__INTSTAT EQU CYREG_PRT0_INTSTAT
MotorControl1EN__0__MASK EQU 0x40
MotorControl1EN__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MotorControl1EN__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MotorControl1EN__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MotorControl1EN__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MotorControl1EN__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MotorControl1EN__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MotorControl1EN__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MotorControl1EN__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MotorControl1EN__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MotorControl1EN__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MotorControl1EN__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MotorControl1EN__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MotorControl1EN__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MotorControl1EN__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MotorControl1EN__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MotorControl1EN__0__PC EQU CYREG_PRT0_PC
MotorControl1EN__0__PC2 EQU CYREG_PRT0_PC2
MotorControl1EN__0__PORT EQU 0
MotorControl1EN__0__PS EQU CYREG_PRT0_PS
MotorControl1EN__0__SHIFT EQU 6
MotorControl1EN__DR EQU CYREG_PRT0_DR
MotorControl1EN__INTCFG EQU CYREG_PRT0_INTCFG
MotorControl1EN__INTSTAT EQU CYREG_PRT0_INTSTAT
MotorControl1EN__MASK EQU 0x40
MotorControl1EN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MotorControl1EN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MotorControl1EN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MotorControl1EN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MotorControl1EN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MotorControl1EN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MotorControl1EN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MotorControl1EN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MotorControl1EN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MotorControl1EN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MotorControl1EN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MotorControl1EN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MotorControl1EN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MotorControl1EN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MotorControl1EN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MotorControl1EN__PC EQU CYREG_PRT0_PC
MotorControl1EN__PC2 EQU CYREG_PRT0_PC2
MotorControl1EN__PORT EQU 0
MotorControl1EN__PS EQU CYREG_PRT0_PS
MotorControl1EN__SHIFT EQU 6

; MotorControl2EN
MotorControl2EN__0__DM__MASK EQU 0xE00000
MotorControl2EN__0__DM__SHIFT EQU 21
MotorControl2EN__0__DR EQU CYREG_PRT0_DR
MotorControl2EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MotorControl2EN__0__HSIOM_MASK EQU 0xF0000000
MotorControl2EN__0__HSIOM_SHIFT EQU 28
MotorControl2EN__0__INTCFG EQU CYREG_PRT0_INTCFG
MotorControl2EN__0__INTSTAT EQU CYREG_PRT0_INTSTAT
MotorControl2EN__0__MASK EQU 0x80
MotorControl2EN__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MotorControl2EN__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MotorControl2EN__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MotorControl2EN__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MotorControl2EN__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MotorControl2EN__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MotorControl2EN__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MotorControl2EN__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MotorControl2EN__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MotorControl2EN__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MotorControl2EN__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MotorControl2EN__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MotorControl2EN__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MotorControl2EN__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MotorControl2EN__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MotorControl2EN__0__PC EQU CYREG_PRT0_PC
MotorControl2EN__0__PC2 EQU CYREG_PRT0_PC2
MotorControl2EN__0__PORT EQU 0
MotorControl2EN__0__PS EQU CYREG_PRT0_PS
MotorControl2EN__0__SHIFT EQU 7
MotorControl2EN__DR EQU CYREG_PRT0_DR
MotorControl2EN__INTCFG EQU CYREG_PRT0_INTCFG
MotorControl2EN__INTSTAT EQU CYREG_PRT0_INTSTAT
MotorControl2EN__MASK EQU 0x80
MotorControl2EN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MotorControl2EN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MotorControl2EN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MotorControl2EN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MotorControl2EN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MotorControl2EN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MotorControl2EN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MotorControl2EN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MotorControl2EN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MotorControl2EN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MotorControl2EN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MotorControl2EN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MotorControl2EN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MotorControl2EN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MotorControl2EN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MotorControl2EN__PC EQU CYREG_PRT0_PC
MotorControl2EN__PC2 EQU CYREG_PRT0_PC2
MotorControl2EN__PORT EQU 0
MotorControl2EN__PS EQU CYREG_PRT0_PS
MotorControl2EN__SHIFT EQU 7

; MotorControl3EN
MotorControl3EN__0__DM__MASK EQU 0x07
MotorControl3EN__0__DM__SHIFT EQU 0
MotorControl3EN__0__DR EQU CYREG_PRT1_DR
MotorControl3EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MotorControl3EN__0__HSIOM_MASK EQU 0x0000000F
MotorControl3EN__0__HSIOM_SHIFT EQU 0
MotorControl3EN__0__INTCFG EQU CYREG_PRT1_INTCFG
MotorControl3EN__0__INTSTAT EQU CYREG_PRT1_INTSTAT
MotorControl3EN__0__MASK EQU 0x01
MotorControl3EN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MotorControl3EN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MotorControl3EN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MotorControl3EN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MotorControl3EN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MotorControl3EN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MotorControl3EN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MotorControl3EN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MotorControl3EN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MotorControl3EN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MotorControl3EN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MotorControl3EN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MotorControl3EN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MotorControl3EN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MotorControl3EN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MotorControl3EN__0__PC EQU CYREG_PRT1_PC
MotorControl3EN__0__PC2 EQU CYREG_PRT1_PC2
MotorControl3EN__0__PORT EQU 1
MotorControl3EN__0__PS EQU CYREG_PRT1_PS
MotorControl3EN__0__SHIFT EQU 0
MotorControl3EN__DR EQU CYREG_PRT1_DR
MotorControl3EN__INTCFG EQU CYREG_PRT1_INTCFG
MotorControl3EN__INTSTAT EQU CYREG_PRT1_INTSTAT
MotorControl3EN__MASK EQU 0x01
MotorControl3EN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MotorControl3EN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MotorControl3EN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MotorControl3EN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MotorControl3EN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MotorControl3EN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MotorControl3EN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MotorControl3EN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MotorControl3EN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MotorControl3EN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MotorControl3EN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MotorControl3EN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MotorControl3EN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MotorControl3EN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MotorControl3EN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MotorControl3EN__PC EQU CYREG_PRT1_PC
MotorControl3EN__PC2 EQU CYREG_PRT1_PC2
MotorControl3EN__PORT EQU 1
MotorControl3EN__PS EQU CYREG_PRT1_PS
MotorControl3EN__SHIFT EQU 0

; MotorControl4EN
MotorControl4EN__0__DM__MASK EQU 0x38
MotorControl4EN__0__DM__SHIFT EQU 3
MotorControl4EN__0__DR EQU CYREG_PRT1_DR
MotorControl4EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MotorControl4EN__0__HSIOM_MASK EQU 0x000000F0
MotorControl4EN__0__HSIOM_SHIFT EQU 4
MotorControl4EN__0__INTCFG EQU CYREG_PRT1_INTCFG
MotorControl4EN__0__INTSTAT EQU CYREG_PRT1_INTSTAT
MotorControl4EN__0__MASK EQU 0x02
MotorControl4EN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MotorControl4EN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MotorControl4EN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MotorControl4EN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MotorControl4EN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MotorControl4EN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MotorControl4EN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MotorControl4EN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MotorControl4EN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MotorControl4EN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MotorControl4EN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MotorControl4EN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MotorControl4EN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MotorControl4EN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MotorControl4EN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MotorControl4EN__0__PC EQU CYREG_PRT1_PC
MotorControl4EN__0__PC2 EQU CYREG_PRT1_PC2
MotorControl4EN__0__PORT EQU 1
MotorControl4EN__0__PS EQU CYREG_PRT1_PS
MotorControl4EN__0__SHIFT EQU 1
MotorControl4EN__DR EQU CYREG_PRT1_DR
MotorControl4EN__INTCFG EQU CYREG_PRT1_INTCFG
MotorControl4EN__INTSTAT EQU CYREG_PRT1_INTSTAT
MotorControl4EN__MASK EQU 0x02
MotorControl4EN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MotorControl4EN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MotorControl4EN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MotorControl4EN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MotorControl4EN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MotorControl4EN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MotorControl4EN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MotorControl4EN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MotorControl4EN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MotorControl4EN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MotorControl4EN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MotorControl4EN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MotorControl4EN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MotorControl4EN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MotorControl4EN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MotorControl4EN__PC EQU CYREG_PRT1_PC
MotorControl4EN__PC2 EQU CYREG_PRT1_PC2
MotorControl4EN__PORT EQU 1
MotorControl4EN__PS EQU CYREG_PRT1_PS
MotorControl4EN__SHIFT EQU 1

; MotorControl5EN
MotorControl5EN__0__DM__MASK EQU 0x1C0
MotorControl5EN__0__DM__SHIFT EQU 6
MotorControl5EN__0__DR EQU CYREG_PRT1_DR
MotorControl5EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MotorControl5EN__0__HSIOM_MASK EQU 0x00000F00
MotorControl5EN__0__HSIOM_SHIFT EQU 8
MotorControl5EN__0__INTCFG EQU CYREG_PRT1_INTCFG
MotorControl5EN__0__INTSTAT EQU CYREG_PRT1_INTSTAT
MotorControl5EN__0__MASK EQU 0x04
MotorControl5EN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MotorControl5EN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MotorControl5EN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MotorControl5EN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MotorControl5EN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MotorControl5EN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MotorControl5EN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MotorControl5EN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MotorControl5EN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MotorControl5EN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MotorControl5EN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MotorControl5EN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MotorControl5EN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MotorControl5EN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MotorControl5EN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MotorControl5EN__0__PC EQU CYREG_PRT1_PC
MotorControl5EN__0__PC2 EQU CYREG_PRT1_PC2
MotorControl5EN__0__PORT EQU 1
MotorControl5EN__0__PS EQU CYREG_PRT1_PS
MotorControl5EN__0__SHIFT EQU 2
MotorControl5EN__DR EQU CYREG_PRT1_DR
MotorControl5EN__INTCFG EQU CYREG_PRT1_INTCFG
MotorControl5EN__INTSTAT EQU CYREG_PRT1_INTSTAT
MotorControl5EN__MASK EQU 0x04
MotorControl5EN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MotorControl5EN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MotorControl5EN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MotorControl5EN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MotorControl5EN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MotorControl5EN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MotorControl5EN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MotorControl5EN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MotorControl5EN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MotorControl5EN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MotorControl5EN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MotorControl5EN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MotorControl5EN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MotorControl5EN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MotorControl5EN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MotorControl5EN__PC EQU CYREG_PRT1_PC
MotorControl5EN__PC2 EQU CYREG_PRT1_PC2
MotorControl5EN__PORT EQU 1
MotorControl5EN__PS EQU CYREG_PRT1_PS
MotorControl5EN__SHIFT EQU 2

; Steering_Register
Steering_Register_Sync_ctrl_reg__0__MASK EQU 0x01
Steering_Register_Sync_ctrl_reg__0__POS EQU 0
Steering_Register_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Steering_Register_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Steering_Register_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Steering_Register_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Steering_Register_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Steering_Register_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
Steering_Register_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Steering_Register_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
Steering_Register_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Steering_Register_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Steering_Register_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
Steering_Register_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Steering_Register_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
Steering_Register_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Steering_Register_Sync_ctrl_reg__MASK EQU 0x01
Steering_Register_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Steering_Register_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Steering_Register_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
