vendor_name = ModelSim
source_file = 1, C:/Users/caminore/Documents/Quartus Files/vhdl-components/divisores_frecuencia/divisor_2/divisor_2.vhd
source_file = 1, C:/Users/caminore/Documents/Quartus Files/vhdl-components/divisores_frecuencia/divisor_2/divisor_2_tb.vhd
source_file = 1, C:/Users/caminore/Documents/Quartus Files/vhdl-components/divisores_frecuencia/divisor_2/db/divisor_2.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/users/caminore/documents/quartus files/vhdl-components/flipflops/t_flipflop/t_flipflop.vhd
design_name = divisor_2
instance = comp, \Clk~I , Clk, divisor_2, 1
instance = comp, \div1|tmp~0 , div1|tmp~0, divisor_2, 1
instance = comp, \div1|tmp , div1|tmp, divisor_2, 1
instance = comp, \div2|tmp~0 , div2|tmp~0, divisor_2, 1
instance = comp, \div2|tmp , div2|tmp, divisor_2, 1
instance = comp, \oClk~I , oClk, divisor_2, 1
