{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "done\n"
     ]
    }
   ],
   "source": [
    "#------------------------------------------------------------------------\n",
    "# WES 207 SBUS Demo Code\n",
    "#\n",
    "# This code serves as a baseline for configuring the UART16550 core\n",
    "# \n",
    "#-------------------------------------------------------------------------\n",
    "\n",
    "from pynq import Overlay\n",
    "from pynq import MMIO\n",
    "import time\n",
    "import numpy as np\n",
    "\n",
    "print('')\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  \n",
      "0.7543821334838867 seconds to program bitstream\n",
      "\n",
      "done\n"
     ]
    }
   ],
   "source": [
    "# Load bitstream\n",
    "#ol = Overlay('SBUS_DEMO_100M_tx_ext_clks_test5.bit')\n",
    "ol = Overlay('AXI_UART_SBUS_44.bit')\n",
    "\n",
    "# Download bitstream to FPGA\n",
    "t_before_bitstream = time.time()\n",
    "ol.download()\n",
    "t_after_bitstream = time.time()\n",
    "print('  ')\n",
    "print(t_after_bitstream - t_before_bitstream, 'seconds to program bitstream')\n",
    "\n",
    "print('')\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Address Definitions complete\n",
      "\n",
      "done\n"
     ]
    }
   ],
   "source": [
    "# Address space definitions\n",
    "\n",
    "UART_16550_BASE_ADDRESS        = 0x43C00000\n",
    "UART_DRIVER_BASE_ADDRESS       = 0x43C10000\n",
    "#UART_DATA_BASE_ADDRESS         = 0x40004000\n",
    "RC_RECEIVER_BASE_ADDRESS       = 0x40000000\n",
    "RC_RECEIVER_NORM_DATA_BASE_ADDRESS  = 0x40004000\n",
    "RC_RECEIVER_REV_DATA_BASE_ADDRESS   = 0x40014000\n",
    "RC_RECEIVER_CHAN_DATA_BASE_ADDRESS  = 0x40024000\n",
    "\n",
    "#BRAM_BASE_ADDRESS        = 0X42000000\n",
    "\n",
    "ADDRESS_RANGE1 = 0x1000\n",
    "ADDRESS_RANGE2 = 0x10000\n",
    "\n",
    "RX_BUF_REG       =   0x1000        #Receiver Buffer Register              LCR[7] = 0\n",
    "TX_HOLD_REG      =   0x1000        #Transmitter Holding Register          LCR[7] = 0\n",
    "INT_EN_REG       =   0x1004        #Interrupt Enable Register             LCR[7] = 0\n",
    "INT_ID_REG       =   0x1008        #Interrupt Identification Register     LCR[7] = x\n",
    "FIFO_CNTRL_REG   =   0x1008        #FIFO Control Register                 LCR[7] = x (write), LCR[7] = 1 (read)\n",
    "LINE_CNTRL_REG   =   0x100C        #Line Control Register                 LCR[7] = x\n",
    "MODEM_CNTRL_REG  =   0x1010        #Modem Control Register                LCR[7] = x\n",
    "LINE_STATUS_REG  =   0x1014        #Line Status Register                  LCR[7] = x\n",
    "MODEM_STATUS_REG =   0x1018        #Modem Status Register                 LCR[7] = x\n",
    "SCRATCH_REG      =   0x101C        #Scratch Register                      LCR[7] = x\n",
    "DIV_LATCH_LSB    =   0x1000        #Divisor Latch LSB Register            LCR[7] = 1\n",
    "DIV_LATCH_MSB    =   0x1004        #Divisor Latch MSB Register            LCR[7] = 1\n",
    "\n",
    "NUM_BYTES        =   25\n",
    "START_BYTE     =   0x0F\n",
    "STOP_BYTE      =   0x00\n",
    "\n",
    "print('Address Definitions complete')\n",
    "print('')\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "MMIO Debug: MMIO(address, size) = (43c00000, 10000 bytes).\n",
      "MMIO Debug: MMIO(address, size) = (43c10000, 1000 bytes).\n",
      "MMIO Debug: MMIO(address, size) = (40000000, 1000 bytes).\n",
      "MMIO Debug: MMIO(address, size) = (40004000, 1000 bytes).\n",
      "MMIO Debug: MMIO(address, size) = (40014000, 1000 bytes).\n",
      "MMIO Debug: MMIO(address, size) = (40024000, 1000 bytes).\n",
      "MMIO Debug: Writing 4 bytes to offset 101c: 45\n",
      "UART16550 Core Configuration Complete\n",
      "\n",
      "done\n"
     ]
    }
   ],
   "source": [
    "# configuring UART16550 core\n",
    "\n",
    "UART_core = MMIO(UART_16550_BASE_ADDRESS,ADDRESS_RANGE2, True)\n",
    "UART_Driver = MMIO(UART_DRIVER_BASE_ADDRESS,ADDRESS_RANGE1, True)\n",
    "#UART_Data = MMIO(UART_DATA_BASE_ADDRESS,ADDRESS_RANGE1, True)\n",
    "RC_Driver = MMIO(RC_RECEIVER_BASE_ADDRESS,ADDRESS_RANGE1, True)\n",
    "RC_Norm_Data = MMIO(RC_RECEIVER_NORM_DATA_BASE_ADDRESS,ADDRESS_RANGE1, True)\n",
    "RC_Rev_Data = MMIO(RC_RECEIVER_REV_DATA_BASE_ADDRESS,ADDRESS_RANGE1, True)\n",
    "RC_Chan_Data = MMIO(RC_RECEIVER_CHAN_DATA_BASE_ADDRESS,ADDRESS_RANGE1, True)\n",
    "#BRAM_Data = MMIO(BRAM_BASE_ADDRESS,ADDRESS_RANGE1, True)\n",
    "\n",
    "\n",
    "# enable divisor latch, set baud divisor\n",
    "#UART_core.write(LINE_CNTRL_REG, 0x80)\n",
    "#UART_core.write(DIV_LATCH_LSB, 0x3F) # divide by 63 for 100MHz AXI clock\n",
    "#UART_core.write(DIV_LATCH_MSB, 0x00000000)\n",
    "\n",
    "#UART_core.write(DIV_LATCH_LSB, 0x3E) # divide by 62 for 100MHz AXI clock\n",
    "#UART_core.write(DIV_LATCH_LSB, 0x00000001) # divide by 1 for external 1.6 MHz BAUD rate clock\n",
    "#UART_core.write(DIV_LATCH_LSB, 0x00000002) # divide by 2 for external 3.2 MHz BAUD rate clock\n",
    "\n",
    "\n",
    "# configure data exchange, 100k BAUD, even parity, 2 stop bits, 8 data bits\n",
    "#UART_core.write(LINE_CNTRL_REG, 0x0000001F)\n",
    "\n",
    "#UART_core.write(LINE_CNTRL_REG, 0x00000000)\n",
    "#UART_core.write(LINE_CNTRL_REG, 0x0000000F)\n",
    "\n",
    "# enable and configure FIFO\n",
    "#UART_core.write(FIFO_CNTRL_REG, 0x01)\n",
    "\n",
    "#UART_core.write(FIFO_CNTRL_REG, 0x49)\n",
    "\n",
    "# reset FIFOs\n",
    "#UART_core.write(FIFO_CNTRL_REG, 0x07)\n",
    "#UART_core.write(FIFO_CNTRL_REG, 0x05)\n",
    "#UART_core.write(LINE_CNTRL_REG, 0x40)\n",
    "\n",
    "# setting WHO_AM_I value\n",
    "UART_core.write(SCRATCH_REG,0x45)\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "print('UART16550 Core Configuration Complete')\n",
    "print('')\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "MMIO Debug: Writing 4 bytes to offset 0: 81\n",
      "MMIO Debug: Writing 4 bytes to offset 0: 81\n",
      "MMIO Debug: Reading 4 bytes from offset 0\n",
      "MMIO Debug: Reading 4 bytes from offset 0\n",
      "CONFIG_REG UART: \n",
      "129\n",
      "\n",
      "CONFIG_REG RC: \n",
      "131\n",
      "\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# NOTE, starting Receiver core BEFORE Driver core below\n",
    "\n",
    "\n",
    "# setting ap_start/auto reset on RC Receiver\n",
    "#RC_Driver.write(0x00,0x01)  # runs once\n",
    "RC_Driver.write(0x00,0x81) # runs continuously\n",
    "\n",
    "# setting ap_start/auto reset on UART Driver\n",
    "#UART_Driver.write(0x00,0x01)  # runs once\n",
    "UART_Driver.write(0x00,0x81) # runs continuously\n",
    "\n",
    "# reading back CONFIG registers for HLS cores\n",
    "CONFIG_REG1 = UART_Driver.read(0x00)\n",
    "CONFIG_REG2 = RC_Driver.read(0x00)\n",
    "\n",
    "print('CONFIG_REG UART: ')\n",
    "print(CONFIG_REG1)\n",
    "print('')\n",
    "print('CONFIG_REG RC: ')\n",
    "print(CONFIG_REG2)\n",
    "print('')\n",
    "\n",
    "# this is a basic configuration of the SPI core\n",
    "# I would read through the docs a bit more and make sure this is correct\n",
    "# it seems to work as is, 8 bit addres and 8 bit data with SS and CLK\n",
    "\n",
    "# testing config\n",
    "#SPI_CORE.write(0x60, 0x006) # enable SPI core in master mode, auto SS\n",
    "#SPI_CORE.write(0x70, 0xFFFE) # enable SS 0\n",
    "# reading back config registers\n",
    "#read1 = UART_core.read(0x60)\n",
    "#read2 = UART_core.read(0x70)\n",
    "\n",
    "#print(read1)\n",
    "#print(read2)\n",
    "#print('done')\n",
    "\n",
    "print('')\n",
    "print('')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "MMIO Debug: Reading 4 bytes from offset 101c\n",
      "WHO_AM_I: 0\n",
      "\n",
      "done\n"
     ]
    }
   ],
   "source": [
    "# testing\n",
    "\n",
    "test_read = UART_core.read(SCRATCH_REG)\n",
    "\n",
    "print('WHO_AM_I: ' + str(test_read))\n",
    "\n",
    "print('')\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "MMIO Debug: Reading 4 bytes from offset 0\n",
      "MMIO Debug: Reading 4 bytes from offset 8\n",
      "MMIO Debug: Reading 4 bytes from offset 64\n",
      "MMIO Debug: Reading 4 bytes from offset 4\n",
      "MMIO Debug: Reading 4 bytes from offset 4\n",
      "MMIO Debug: Reading 4 bytes from offset 0\n",
      "FIRST BYTE: \n",
      "214\n",
      "\n",
      "LAST BYTE: \n",
      "0\n",
      "\n",
      "PACKET ERRORS: \n",
      "106\n",
      "\n",
      "Test Normal Data: \n",
      "0\n",
      "\n",
      "Test Reverse Data: \n",
      "0\n",
      "\n",
      "Test Channel Data: \n",
      "0\n",
      "\n",
      "\n",
      "done\n"
     ]
    }
   ],
   "source": [
    "# testing reads from UART Driver and RC Reciever Data\n",
    "\n",
    "index_0 = 0x00\n",
    "index_1 = 0x04\n",
    "index_2 = 0x08\n",
    "index_3 = 0x0C\n",
    "index_4 = 0x10\n",
    "index_5 = 0x14\n",
    "index_6 = 0x18\n",
    "index_7 = 0x1C \n",
    "index_8 = 0x20\n",
    "index_9 = 0x24\n",
    "index_10 = 0x28\n",
    "index_11 = 0x2C\n",
    "index_12 = 0x30\n",
    "index_13 = 0x34\n",
    "index_14 = 0x38\n",
    "index_15 = 0x3C \n",
    "index_16 = 0x40\n",
    "index_17 = 0x44\n",
    "index_18 = 0x48\n",
    "index_19 = 0x4C\n",
    "index_20 = 0x50\n",
    "index_21 = 0x54\n",
    "index_22 = 0x58\n",
    "index_23 = 0x5C \n",
    "index_24 = 0x60\n",
    "index_25 = 0x64\n",
    "index_26 = 0x68\n",
    "\n",
    "# HLS test read\n",
    "#TEST_READ = UART_Data.read(index_0)\n",
    "FIRST_BYTE= RC_Norm_Data.read(index_0)\n",
    "LAST_BYTE = RC_Norm_Data.read(index_2)\n",
    "PACKET_ERRORS = RC_Rev_Data.read(index_25)\n",
    "\n",
    "TEST_READ1 = RC_Norm_Data.read(index_1)\n",
    "TEST_READ2 = RC_Rev_Data.read(index_1)\n",
    "TEST_READ3 = RC_Chan_Data.read(index_0)\n",
    "\n",
    "# BRAM test read from HLS core write\n",
    "#BRAM_READ = BRAM_Data.read(index_0)  \n",
    "\n",
    "# BRAM test write/read\n",
    "#BRAM_Data.write(0x30,0x45)\n",
    "#test3 = BRAM_Data.read(0x30)\n",
    "\n",
    "print('FIRST BYTE: ')\n",
    "print(FIRST_BYTE)\n",
    "print('')\n",
    "print('LAST BYTE: ')\n",
    "print(LAST_BYTE)\n",
    "print('')\n",
    "print('PACKET ERRORS: ')\n",
    "print(PACKET_ERRORS)\n",
    "print('')\n",
    "print('Test Normal Data: ')\n",
    "print(TEST_READ1)\n",
    "print('')\n",
    "print('Test Reverse Data: ')\n",
    "print(TEST_READ2)\n",
    "print('')\n",
    "print('Test Channel Data: ')\n",
    "print(TEST_READ3)\n",
    "print('')\n",
    "#print('BRAM Data: ')\n",
    "#print(BRAM_READ)\n",
    "#print('')\n",
    "#print('Test Write/Read: ')\n",
    "#print(test3)\n",
    "\n",
    "print('')\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "# HLS test write\n",
    "#UART_Data.write(0x00,0x45)\n",
    "RC_Norm_Data.write(0x00,0x45)\n",
    "RC_Rev_Data.write(0x00,0x45)\n",
    "RC_Chan_Data.write(0x00,0x45)\n",
    "\n",
    "# HLS test read\n",
    "#TEST_READ = UART_Data.read(0x00)\n",
    "TEST_READ1 = RC_Norm_Data.read(0x00)\n",
    "TEST_READ2 = RC_Rev_Data.read(0x00)\n",
    "TEST_READ3 = RC_Chan_Data.read(0x00)\n",
    "\n",
    "print('Test Data: ')\n",
    "print(TEST_READ1)\n",
    "print('')\n",
    "print('Test Data: ')\n",
    "print(TEST_READ2)\n",
    "print('')\n",
    "print('Test Data: ')\n",
    "print(TEST_READ3)\n",
    "print('')\n",
    "\n",
    "print('')\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# allocating storage array for data\n",
    "\n",
    "ARRAY_SIZE = 50000\n",
    "\n",
    "buf_data = np.empty([ARRAY_SIZE,], dtype=np.int8)\n",
    "\n",
    "print('Array allocation complete')\n",
    "print('')\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# test code\n",
    "\n",
    "# writing to TX register\n",
    "#UART_core.write(TX_HOLD_REG,0x55)\n",
    "#UART_core.write(TX_HOLD_REG,0xad)\n",
    "#UART_core.write(TX_HOLD_REG,0xbe)\n",
    "#UART_core.write(TX_HOLD_REG,0xef)\n",
    "\n",
    "print('transmit complete')\n",
    "print('')\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# grabbing data from the UART bus\n",
    "\n",
    "NUM_BYTES = 25\n",
    "\n",
    "BIT_ONE = 0x00000001\n",
    "buffer = [0]*(NUM_BYTES)\n",
    "BYTES_READ = 0\n",
    "\n",
    "\n",
    "# resetting RX FIFO\n",
    "#UART_core.write(FIFO_CNTRL_REG, 0x7)\n",
    "\n",
    "while(BYTES_READ != (NUM_BYTES)):\n",
    "    \n",
    "    #read from the RX FIFO when data present\n",
    "    while((UART_core.read(LINE_STATUS_REG) & 0x1) != 1):\n",
    "        pass\n",
    "    \n",
    "    buffer[0] = UART_core.read(RX_BUF_REG)\n",
    "    if ( buffer[0] == START_BYTE):\n",
    "    #if ( buffer[0]):\n",
    "        BYTES_READ += 1\n",
    "        for i in range(NUM_BYTES - 1):\n",
    "            while((UART_core.read(LINE_STATUS_REG) & 0x1) != 1):\n",
    "                pass\n",
    "            buffer[BYTES_READ] = UART_core.read(RX_BUF_REG)\n",
    "            BYTES_READ += 1\n",
    "        #if( buffer[24] != STOP_BYTE ):\n",
    "            #BYTES_READ = 0\n",
    "    else:\n",
    "        pass\n",
    "    #print('Total bytes read: ', BYTES_READ)\n",
    "\n",
    "    \n",
    "\n",
    "    \n",
    "#print(buffer)  # printing buffer contents in decimal\n",
    "print('')\n",
    "print(''.join('%02x'%i for i in buffer))   # printing buffer contents in hex\n",
    "\n",
    "print('')\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# testing\n",
    "\n",
    "WHO_AM_I = UART_core.read(SCRATCH_REG)\n",
    "\n",
    "print('WHO_AM_I: ' + str(WHO_AM_I))\n",
    "\n",
    "print('')\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Write OFDM Receiver results to output file for easier comparison\n",
    "with open('output_compare.dat', 'w') as file_out:\n",
    "    file_out.write(\"-----------------------------------------------------------------\\n\")\n",
    "    file_out.write(\"             Golden Output versus OFDM Receiver Output           \\n\")\n",
    "    file_out.write(\"-----------------------------------------------------------------\\n\\n\")\n",
    "    for k in range(FSIZE):\n",
    "        file_out.write(\"index \"+str(k)+\",\\t R: \"+str(inp_R[k])+\",\\t I: \"+str(inp_I[k])+\",\\t Gold: \"+str(golden_D[k])+\",\\t OFDM: \"+str(out_D[k])+\"\\n\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# parsing buffered packet into channel data\n",
    "\n",
    "# channel 1   Throttle\n",
    "# channel 2   Roll\n",
    "# channel 3   Pitch\n",
    "# channel 4   yaw\n",
    "\n",
    "NUM_CHANNELS = 4\n",
    "\n",
    "channel = [0]*NUM_CHANNELS\n",
    "\n",
    "# bit masking to parse 11 bit channel data from buffer\n",
    "channel[0] = (buffer[1]      | buffer[2] << 8)                    & 0x7FF\n",
    "channel[1] = (buffer[2] >> 3 | buffer[3] << 5)                    & 0x7FF\n",
    "channel[2] = (buffer[3] >> 6 | buffer[4] << 2 | buffer[5] << 10)  & 0x7FF\n",
    "channel[3] = (buffer[5] >> 1 | buffer[6] << 7)                    & 0x7FF\n",
    "\n",
    "\n",
    "print('Throttle Command:  ', channel[0])\n",
    "print('Roll Command:      ', channel[1])\n",
    "print('Pitch Command:     ', channel[2])\n",
    "print('Yaw Command:       ', channel[3])\n",
    "\n",
    "print('')\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#########################################\n",
    "# old code\n",
    "#########################################\n",
    "\n",
    "# grabbing data from the UART bus\n",
    "\n",
    "BIT_ONE = 0x00000001\n",
    "buffer = [0]*(NUM_BYTES)\n",
    "#buffer = [0]*(NUM_BYTES-1)\n",
    "BYTES_READ = 0\n",
    "\n",
    "test = [0]*(NUM_BYTES)\n",
    "\n",
    "\n",
    "while(BYTES_READ != (NUM_BYTES)):\n",
    "#while(BYTES_READ != (NUM_BYTES - 1)):\n",
    "    \n",
    "    #read from the RX FIFO when data present\n",
    "    #while((mmio.read(LINE_STATUS_REG) & BIT_ONE) != 1):\n",
    "        #pass\n",
    "    \n",
    "    #print(mmio.read(RX_BUF_REG))\n",
    "    #print(idx)\n",
    "    \n",
    "    #if(mmio.read(RX_BUF_REG) != 240):\n",
    "        #pass\n",
    "        #print('hard pass')\n",
    "        \n",
    "        \n",
    "    for index in range(NUM_BYTES):\n",
    "        buffer[index] = mmio.read(RX_BUF_REG)\n",
    "        BYTES_READ += 1\n",
    "        \n",
    "    #temp = mmio.read(RX_BUF_REG)\n",
    "    #if (temp != 240):\n",
    "    #    print(temp)\n",
    "    #else:\n",
    "    #    buffer[BYTES_READ] = mmio.read(RX_BUF_REG)\n",
    "    #    BYTES_READ += 1\n",
    "\n",
    "print(buffer) \n",
    "print('')\n",
    "print(''.join('%02x'%i for i in buffer))\n",
    "print('')\n",
    "\n",
    "for i in range(NUM_BYTES):\n",
    "    test[i] = ~buffer[i]\n",
    "    \n",
    "print(test)\n",
    "print('')\n",
    "print(''.join('%02x'%i for i in test))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# testing grabbing channel 1\n",
    "\n",
    "print('buffer[1]:             ', buffer[1])\n",
    "print('buffer[2]:             ', buffer[2])\n",
    "print('buffer[2] last 3 bits: ', buffer[2] & 0x07)\n",
    "\n",
    "temp = buffer[1] | (buffer[2] << 8)\n",
    "temp2 = temp & 0x07FF\n",
    "temp3 = (buffer[1] | buffer[2] << 8) & 0x07FF\n",
    " \n",
    "print('temp:                  ', temp)\n",
    "print('temp2:                 ', temp2)\n",
    "print('temp3:                 ', temp3)\n",
    "\n",
    "start = buffer[0]\n",
    "print('start byte:            ', start)\n",
    "channel_1 = (buffer[1] | ( buffer[2] << 8 )) & 0x07FF\n",
    "\n",
    "print('channel 1:             ', channel_1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# TRAVIS IDEAS for infinite graph display\n",
    "\n",
    "while !quit:\n",
    "  get packet\n",
    "  update the graph\n",
    "  send stuff if the user wants to send stuff\n",
    "    i.e. break commands"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
