
INFO (TDA-005): Command Line Invocation: 
            create_logic_tests stepid=pd__create_logic_tests_043015190702-640288000 experiment=exp_comb testmode=FULLSCAN workdir=/afs/ece.cmu.edu/usr/njansen/18765/p5/test_run/work  [end TDA_005]

***********************************************************************
Encounter(R) Test and Diagnostics 12.1.101 Feb 21, 2013 (linux26_64 ET121)
 
Licensed Materials - Property of Cadence Design Systems, Inc. 
 
Copyright (C) 2002-2012 Cadence Design Systems Inc. All Rights Reserved. 
Cadence and the Cadence logo are registered trademarks. All others are 
properties of their respective holders. 
 
Copyright (C) 1994-2002 IBM Corporation. All rights reserved. 
  IBM is a Trademark of International Business Machines Corporation. 
Copyright (C) 2001-2003 The Trustees of Indiana University. All rights reserved. 
Copyright (C) 1998-2001 University of Notre Dame. All rights reserved. 
Copyright (C) 1994-1998 The Ohio State University. All rights reserved. 
Perl Copyright 1987-2002, Larry Wall 


***********************************************************************

INFO (TDA-007): Job Information:
            Date Started: Thursday Apr 30 19:07:03 2015  EDT
            Host machine is ece001.ece.cmu.edu, x86_64 running Linux 2.6.32-431.29.2.el6.x86_64.
            This job is process number 12482.
[end TDA_007]

INFO (TDA-009): Keywords/Values information.
            (keywords marked with '*' have program generated values,
             keywords marked with '+' were specified to default.)

            WORKDIR=/afs/ece.cmu.edu/usr/njansen/18765/p5/test_run/work
            TESTMODE=FULLSCAN
            EXPERIMENT=exp_comb

            logfile=/afs/ece.cmu.edu/usr/njansen/18765/p5/test_run/work/testresults/logs/log_create_logic_tests_FULLSCAN_exp_comb_043015190702-640288000
            stepid=pd__create_logic_tests
[end TDA_009]


WARNING (TTC-016): [Severe] verify_test_structures for Stored Pattern tests has not been run.  Poor test coverage and/or invalid test data may result.  [end TTC_016] 
**************************************************************************************
Coverage Definitions:
 #Faults  : Number of Active Faults (observable).
 #Tested  : Number of Active Faults marked tested.
 #Possibly: Number of Active Faults marked possibly tested
            (good value is 0 or 1; fault value is X).
 #Redund  : Number of Active Faults untestable due to redundancy.
 #Untested: Number of Active Faults untested.
 %TCov  (%Test Coverage)                      : #Tested / #Faults
 %ATCov (%Adjusted TCov)                      : #Tested / (#Faults-#Redund)
**************************************************************************************
**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16589         0         0         0     16589   0.00   0.00

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16589         0         0         0     16589   0.00   0.00
**************************************************************************************

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global    Aborted   Untested       Sim.        Total                      [end TDA_220] 
INFO (TDA-220):     32      32      12906    78.22%   78.22%          0       3593     00:00.03     00:00.34        00:01.30    [end TDA_220] 
INFO (TDA-220):     64      64       1476    92.04%   92.04%          2       1243     00:00.03     00:01.11        00:03.34    [end TDA_220] 
INFO (TDA-220):     96      96        658    96.26%   96.26%          2        585     00:00.04     00:01.12        00:03.36    [end TDA_220] 
INFO (TDA-220):    128     128        378    98.68%   98.68%          2        207     00:00.04     00:01.13        00:03.38    [end TDA_220] 
INFO (TDA-220):    160     157        151    99.64%   99.64%          2         56     00:00.05     00:01.14        00:03.39    [end TDA_220] 
INFO (TDA-220):    186     181         54    99.99%   99.99%          2          2     00:00.05     00:01.14        00:03.40    [end TDA_220] 

**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16589     15623         0       964         2  94.18  99.99

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16589     15623         0       964         2  94.18  99.99
**************************************************************************************


              ----Final Pattern Statistics----

 Test Section Type                       # Test Sequences
----------------------------------------------------------
 Logic                                          181
----------------------------------------------------------
 Total                                          181

(I) File(s) generated (bytes and name):

          90112 /afs/ece.cmu.edu/usr/njansen/18765/p5/test_run/work/tbdata/faultStatus.FULLSCAN.exp_comb
         142077 /afs/ece.cmu.edu/usr/njansen/18765/p5/test_run/work/tbdata/TBDbin.FULLSCAN.exp_comb

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =            9,992,832  bytes

                      CPU Time =    0:00:01.15
                  Elapsed Time =    0:00:03.59                    [end TDA_001]

     Date Ended:  Thursday Apr 30 19:07:07 2015  EDT




*******************************************************************************
*                      Message Summary                                        *
*******************************************************************************
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      8 INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -   

  WARNING [Severe] Messages...
      1 WARNING (TTC-016): [Severe] verify_test_structures for Stored Pattern tests has not been run.  Poor test coverage and/or invalid test data may result.   


*******************************************************************************
