// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module spmm_hls_dataflow_in_loop_row_loop (
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RFIFONUM,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        col_idx,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RFIFONUM,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        a_val,
        i,
        nnz,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RFIFONUM,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        B1,
        K,
        m_axi_gmem4_AWVALID,
        m_axi_gmem4_AWREADY,
        m_axi_gmem4_AWADDR,
        m_axi_gmem4_AWID,
        m_axi_gmem4_AWLEN,
        m_axi_gmem4_AWSIZE,
        m_axi_gmem4_AWBURST,
        m_axi_gmem4_AWLOCK,
        m_axi_gmem4_AWCACHE,
        m_axi_gmem4_AWPROT,
        m_axi_gmem4_AWQOS,
        m_axi_gmem4_AWREGION,
        m_axi_gmem4_AWUSER,
        m_axi_gmem4_WVALID,
        m_axi_gmem4_WREADY,
        m_axi_gmem4_WDATA,
        m_axi_gmem4_WSTRB,
        m_axi_gmem4_WLAST,
        m_axi_gmem4_WID,
        m_axi_gmem4_WUSER,
        m_axi_gmem4_ARVALID,
        m_axi_gmem4_ARREADY,
        m_axi_gmem4_ARADDR,
        m_axi_gmem4_ARID,
        m_axi_gmem4_ARLEN,
        m_axi_gmem4_ARSIZE,
        m_axi_gmem4_ARBURST,
        m_axi_gmem4_ARLOCK,
        m_axi_gmem4_ARCACHE,
        m_axi_gmem4_ARPROT,
        m_axi_gmem4_ARQOS,
        m_axi_gmem4_ARREGION,
        m_axi_gmem4_ARUSER,
        m_axi_gmem4_RVALID,
        m_axi_gmem4_RREADY,
        m_axi_gmem4_RDATA,
        m_axi_gmem4_RLAST,
        m_axi_gmem4_RID,
        m_axi_gmem4_RFIFONUM,
        m_axi_gmem4_RUSER,
        m_axi_gmem4_RRESP,
        m_axi_gmem4_BVALID,
        m_axi_gmem4_BREADY,
        m_axi_gmem4_BRESP,
        m_axi_gmem4_BID,
        m_axi_gmem4_BUSER,
        B2,
        m_axi_gmem5_AWVALID,
        m_axi_gmem5_AWREADY,
        m_axi_gmem5_AWADDR,
        m_axi_gmem5_AWID,
        m_axi_gmem5_AWLEN,
        m_axi_gmem5_AWSIZE,
        m_axi_gmem5_AWBURST,
        m_axi_gmem5_AWLOCK,
        m_axi_gmem5_AWCACHE,
        m_axi_gmem5_AWPROT,
        m_axi_gmem5_AWQOS,
        m_axi_gmem5_AWREGION,
        m_axi_gmem5_AWUSER,
        m_axi_gmem5_WVALID,
        m_axi_gmem5_WREADY,
        m_axi_gmem5_WDATA,
        m_axi_gmem5_WSTRB,
        m_axi_gmem5_WLAST,
        m_axi_gmem5_WID,
        m_axi_gmem5_WUSER,
        m_axi_gmem5_ARVALID,
        m_axi_gmem5_ARREADY,
        m_axi_gmem5_ARADDR,
        m_axi_gmem5_ARID,
        m_axi_gmem5_ARLEN,
        m_axi_gmem5_ARSIZE,
        m_axi_gmem5_ARBURST,
        m_axi_gmem5_ARLOCK,
        m_axi_gmem5_ARCACHE,
        m_axi_gmem5_ARPROT,
        m_axi_gmem5_ARQOS,
        m_axi_gmem5_ARREGION,
        m_axi_gmem5_ARUSER,
        m_axi_gmem5_RVALID,
        m_axi_gmem5_RREADY,
        m_axi_gmem5_RDATA,
        m_axi_gmem5_RLAST,
        m_axi_gmem5_RID,
        m_axi_gmem5_RFIFONUM,
        m_axi_gmem5_RUSER,
        m_axi_gmem5_RRESP,
        m_axi_gmem5_BVALID,
        m_axi_gmem5_BREADY,
        m_axi_gmem5_BRESP,
        m_axi_gmem5_BID,
        m_axi_gmem5_BUSER,
        B3,
        m_axi_gmem6_AWVALID,
        m_axi_gmem6_AWREADY,
        m_axi_gmem6_AWADDR,
        m_axi_gmem6_AWID,
        m_axi_gmem6_AWLEN,
        m_axi_gmem6_AWSIZE,
        m_axi_gmem6_AWBURST,
        m_axi_gmem6_AWLOCK,
        m_axi_gmem6_AWCACHE,
        m_axi_gmem6_AWPROT,
        m_axi_gmem6_AWQOS,
        m_axi_gmem6_AWREGION,
        m_axi_gmem6_AWUSER,
        m_axi_gmem6_WVALID,
        m_axi_gmem6_WREADY,
        m_axi_gmem6_WDATA,
        m_axi_gmem6_WSTRB,
        m_axi_gmem6_WLAST,
        m_axi_gmem6_WID,
        m_axi_gmem6_WUSER,
        m_axi_gmem6_ARVALID,
        m_axi_gmem6_ARREADY,
        m_axi_gmem6_ARADDR,
        m_axi_gmem6_ARID,
        m_axi_gmem6_ARLEN,
        m_axi_gmem6_ARSIZE,
        m_axi_gmem6_ARBURST,
        m_axi_gmem6_ARLOCK,
        m_axi_gmem6_ARCACHE,
        m_axi_gmem6_ARPROT,
        m_axi_gmem6_ARQOS,
        m_axi_gmem6_ARREGION,
        m_axi_gmem6_ARUSER,
        m_axi_gmem6_RVALID,
        m_axi_gmem6_RREADY,
        m_axi_gmem6_RDATA,
        m_axi_gmem6_RLAST,
        m_axi_gmem6_RID,
        m_axi_gmem6_RFIFONUM,
        m_axi_gmem6_RUSER,
        m_axi_gmem6_RRESP,
        m_axi_gmem6_BVALID,
        m_axi_gmem6_BREADY,
        m_axi_gmem6_BRESP,
        m_axi_gmem6_BID,
        m_axi_gmem6_BUSER,
        B4,
        ap_clk,
        ap_rst,
        col_idx_ap_vld,
        a_val_ap_vld,
        i_ap_vld,
        nnz_ap_vld,
        ap_start,
        B1_ap_vld,
        K_ap_vld,
        ap_done,
        B2_ap_vld,
        B3_ap_vld,
        B4_ap_vld,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [31:0] m_axi_gmem1_WDATA;
output  [3:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [31:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [8:0] m_axi_gmem1_RFIFONUM;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
input  [63:0] col_idx;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [63:0] m_axi_gmem2_AWADDR;
output  [0:0] m_axi_gmem2_AWID;
output  [31:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [0:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [31:0] m_axi_gmem2_WDATA;
output  [3:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [0:0] m_axi_gmem2_WID;
output  [0:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [63:0] m_axi_gmem2_ARADDR;
output  [0:0] m_axi_gmem2_ARID;
output  [31:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [0:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [31:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [0:0] m_axi_gmem2_RID;
input  [8:0] m_axi_gmem2_RFIFONUM;
input  [0:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [0:0] m_axi_gmem2_BID;
input  [0:0] m_axi_gmem2_BUSER;
input  [63:0] a_val;
input  [31:0] i;
input  [31:0] nnz;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [63:0] m_axi_gmem3_AWADDR;
output  [0:0] m_axi_gmem3_AWID;
output  [31:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [0:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [31:0] m_axi_gmem3_WDATA;
output  [3:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [0:0] m_axi_gmem3_WID;
output  [0:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [63:0] m_axi_gmem3_ARADDR;
output  [0:0] m_axi_gmem3_ARID;
output  [31:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [0:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [31:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [0:0] m_axi_gmem3_RID;
input  [8:0] m_axi_gmem3_RFIFONUM;
input  [0:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [0:0] m_axi_gmem3_BID;
input  [0:0] m_axi_gmem3_BUSER;
input  [63:0] B1;
input  [31:0] K;
output   m_axi_gmem4_AWVALID;
input   m_axi_gmem4_AWREADY;
output  [63:0] m_axi_gmem4_AWADDR;
output  [0:0] m_axi_gmem4_AWID;
output  [31:0] m_axi_gmem4_AWLEN;
output  [2:0] m_axi_gmem4_AWSIZE;
output  [1:0] m_axi_gmem4_AWBURST;
output  [1:0] m_axi_gmem4_AWLOCK;
output  [3:0] m_axi_gmem4_AWCACHE;
output  [2:0] m_axi_gmem4_AWPROT;
output  [3:0] m_axi_gmem4_AWQOS;
output  [3:0] m_axi_gmem4_AWREGION;
output  [0:0] m_axi_gmem4_AWUSER;
output   m_axi_gmem4_WVALID;
input   m_axi_gmem4_WREADY;
output  [31:0] m_axi_gmem4_WDATA;
output  [3:0] m_axi_gmem4_WSTRB;
output   m_axi_gmem4_WLAST;
output  [0:0] m_axi_gmem4_WID;
output  [0:0] m_axi_gmem4_WUSER;
output   m_axi_gmem4_ARVALID;
input   m_axi_gmem4_ARREADY;
output  [63:0] m_axi_gmem4_ARADDR;
output  [0:0] m_axi_gmem4_ARID;
output  [31:0] m_axi_gmem4_ARLEN;
output  [2:0] m_axi_gmem4_ARSIZE;
output  [1:0] m_axi_gmem4_ARBURST;
output  [1:0] m_axi_gmem4_ARLOCK;
output  [3:0] m_axi_gmem4_ARCACHE;
output  [2:0] m_axi_gmem4_ARPROT;
output  [3:0] m_axi_gmem4_ARQOS;
output  [3:0] m_axi_gmem4_ARREGION;
output  [0:0] m_axi_gmem4_ARUSER;
input   m_axi_gmem4_RVALID;
output   m_axi_gmem4_RREADY;
input  [31:0] m_axi_gmem4_RDATA;
input   m_axi_gmem4_RLAST;
input  [0:0] m_axi_gmem4_RID;
input  [8:0] m_axi_gmem4_RFIFONUM;
input  [0:0] m_axi_gmem4_RUSER;
input  [1:0] m_axi_gmem4_RRESP;
input   m_axi_gmem4_BVALID;
output   m_axi_gmem4_BREADY;
input  [1:0] m_axi_gmem4_BRESP;
input  [0:0] m_axi_gmem4_BID;
input  [0:0] m_axi_gmem4_BUSER;
input  [63:0] B2;
output   m_axi_gmem5_AWVALID;
input   m_axi_gmem5_AWREADY;
output  [63:0] m_axi_gmem5_AWADDR;
output  [0:0] m_axi_gmem5_AWID;
output  [31:0] m_axi_gmem5_AWLEN;
output  [2:0] m_axi_gmem5_AWSIZE;
output  [1:0] m_axi_gmem5_AWBURST;
output  [1:0] m_axi_gmem5_AWLOCK;
output  [3:0] m_axi_gmem5_AWCACHE;
output  [2:0] m_axi_gmem5_AWPROT;
output  [3:0] m_axi_gmem5_AWQOS;
output  [3:0] m_axi_gmem5_AWREGION;
output  [0:0] m_axi_gmem5_AWUSER;
output   m_axi_gmem5_WVALID;
input   m_axi_gmem5_WREADY;
output  [31:0] m_axi_gmem5_WDATA;
output  [3:0] m_axi_gmem5_WSTRB;
output   m_axi_gmem5_WLAST;
output  [0:0] m_axi_gmem5_WID;
output  [0:0] m_axi_gmem5_WUSER;
output   m_axi_gmem5_ARVALID;
input   m_axi_gmem5_ARREADY;
output  [63:0] m_axi_gmem5_ARADDR;
output  [0:0] m_axi_gmem5_ARID;
output  [31:0] m_axi_gmem5_ARLEN;
output  [2:0] m_axi_gmem5_ARSIZE;
output  [1:0] m_axi_gmem5_ARBURST;
output  [1:0] m_axi_gmem5_ARLOCK;
output  [3:0] m_axi_gmem5_ARCACHE;
output  [2:0] m_axi_gmem5_ARPROT;
output  [3:0] m_axi_gmem5_ARQOS;
output  [3:0] m_axi_gmem5_ARREGION;
output  [0:0] m_axi_gmem5_ARUSER;
input   m_axi_gmem5_RVALID;
output   m_axi_gmem5_RREADY;
input  [31:0] m_axi_gmem5_RDATA;
input   m_axi_gmem5_RLAST;
input  [0:0] m_axi_gmem5_RID;
input  [8:0] m_axi_gmem5_RFIFONUM;
input  [0:0] m_axi_gmem5_RUSER;
input  [1:0] m_axi_gmem5_RRESP;
input   m_axi_gmem5_BVALID;
output   m_axi_gmem5_BREADY;
input  [1:0] m_axi_gmem5_BRESP;
input  [0:0] m_axi_gmem5_BID;
input  [0:0] m_axi_gmem5_BUSER;
input  [63:0] B3;
output   m_axi_gmem6_AWVALID;
input   m_axi_gmem6_AWREADY;
output  [63:0] m_axi_gmem6_AWADDR;
output  [0:0] m_axi_gmem6_AWID;
output  [31:0] m_axi_gmem6_AWLEN;
output  [2:0] m_axi_gmem6_AWSIZE;
output  [1:0] m_axi_gmem6_AWBURST;
output  [1:0] m_axi_gmem6_AWLOCK;
output  [3:0] m_axi_gmem6_AWCACHE;
output  [2:0] m_axi_gmem6_AWPROT;
output  [3:0] m_axi_gmem6_AWQOS;
output  [3:0] m_axi_gmem6_AWREGION;
output  [0:0] m_axi_gmem6_AWUSER;
output   m_axi_gmem6_WVALID;
input   m_axi_gmem6_WREADY;
output  [31:0] m_axi_gmem6_WDATA;
output  [3:0] m_axi_gmem6_WSTRB;
output   m_axi_gmem6_WLAST;
output  [0:0] m_axi_gmem6_WID;
output  [0:0] m_axi_gmem6_WUSER;
output   m_axi_gmem6_ARVALID;
input   m_axi_gmem6_ARREADY;
output  [63:0] m_axi_gmem6_ARADDR;
output  [0:0] m_axi_gmem6_ARID;
output  [31:0] m_axi_gmem6_ARLEN;
output  [2:0] m_axi_gmem6_ARSIZE;
output  [1:0] m_axi_gmem6_ARBURST;
output  [1:0] m_axi_gmem6_ARLOCK;
output  [3:0] m_axi_gmem6_ARCACHE;
output  [2:0] m_axi_gmem6_ARPROT;
output  [3:0] m_axi_gmem6_ARQOS;
output  [3:0] m_axi_gmem6_ARREGION;
output  [0:0] m_axi_gmem6_ARUSER;
input   m_axi_gmem6_RVALID;
output   m_axi_gmem6_RREADY;
input  [31:0] m_axi_gmem6_RDATA;
input   m_axi_gmem6_RLAST;
input  [0:0] m_axi_gmem6_RID;
input  [8:0] m_axi_gmem6_RFIFONUM;
input  [0:0] m_axi_gmem6_RUSER;
input  [1:0] m_axi_gmem6_RRESP;
input   m_axi_gmem6_BVALID;
output   m_axi_gmem6_BREADY;
input  [1:0] m_axi_gmem6_BRESP;
input  [0:0] m_axi_gmem6_BID;
input  [0:0] m_axi_gmem6_BUSER;
input  [63:0] B4;
input   ap_clk;
input   ap_rst;
input   col_idx_ap_vld;
input   a_val_ap_vld;
input   i_ap_vld;
input   nnz_ap_vld;
input   ap_start;
input   B1_ap_vld;
input   K_ap_vld;
output   ap_done;
input   B2_ap_vld;
input   B3_ap_vld;
input   B4_ap_vld;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    set_tile_broadcast_U0_ap_start;
wire    set_tile_broadcast_U0_ap_done;
wire    set_tile_broadcast_U0_ap_continue;
wire    set_tile_broadcast_U0_ap_idle;
wire    set_tile_broadcast_U0_ap_ready;
wire    set_tile_broadcast_U0_m_axi_gmem1_AWVALID;
wire   [63:0] set_tile_broadcast_U0_m_axi_gmem1_AWADDR;
wire   [0:0] set_tile_broadcast_U0_m_axi_gmem1_AWID;
wire   [31:0] set_tile_broadcast_U0_m_axi_gmem1_AWLEN;
wire   [2:0] set_tile_broadcast_U0_m_axi_gmem1_AWSIZE;
wire   [1:0] set_tile_broadcast_U0_m_axi_gmem1_AWBURST;
wire   [1:0] set_tile_broadcast_U0_m_axi_gmem1_AWLOCK;
wire   [3:0] set_tile_broadcast_U0_m_axi_gmem1_AWCACHE;
wire   [2:0] set_tile_broadcast_U0_m_axi_gmem1_AWPROT;
wire   [3:0] set_tile_broadcast_U0_m_axi_gmem1_AWQOS;
wire   [3:0] set_tile_broadcast_U0_m_axi_gmem1_AWREGION;
wire   [0:0] set_tile_broadcast_U0_m_axi_gmem1_AWUSER;
wire    set_tile_broadcast_U0_m_axi_gmem1_WVALID;
wire   [31:0] set_tile_broadcast_U0_m_axi_gmem1_WDATA;
wire   [3:0] set_tile_broadcast_U0_m_axi_gmem1_WSTRB;
wire    set_tile_broadcast_U0_m_axi_gmem1_WLAST;
wire   [0:0] set_tile_broadcast_U0_m_axi_gmem1_WID;
wire   [0:0] set_tile_broadcast_U0_m_axi_gmem1_WUSER;
wire    set_tile_broadcast_U0_m_axi_gmem1_ARVALID;
wire   [63:0] set_tile_broadcast_U0_m_axi_gmem1_ARADDR;
wire   [0:0] set_tile_broadcast_U0_m_axi_gmem1_ARID;
wire   [31:0] set_tile_broadcast_U0_m_axi_gmem1_ARLEN;
wire   [2:0] set_tile_broadcast_U0_m_axi_gmem1_ARSIZE;
wire   [1:0] set_tile_broadcast_U0_m_axi_gmem1_ARBURST;
wire   [1:0] set_tile_broadcast_U0_m_axi_gmem1_ARLOCK;
wire   [3:0] set_tile_broadcast_U0_m_axi_gmem1_ARCACHE;
wire   [2:0] set_tile_broadcast_U0_m_axi_gmem1_ARPROT;
wire   [3:0] set_tile_broadcast_U0_m_axi_gmem1_ARQOS;
wire   [3:0] set_tile_broadcast_U0_m_axi_gmem1_ARREGION;
wire   [0:0] set_tile_broadcast_U0_m_axi_gmem1_ARUSER;
wire    set_tile_broadcast_U0_m_axi_gmem1_RREADY;
wire    set_tile_broadcast_U0_m_axi_gmem1_BREADY;
wire    set_tile_broadcast_U0_m_axi_gmem2_AWVALID;
wire   [63:0] set_tile_broadcast_U0_m_axi_gmem2_AWADDR;
wire   [0:0] set_tile_broadcast_U0_m_axi_gmem2_AWID;
wire   [31:0] set_tile_broadcast_U0_m_axi_gmem2_AWLEN;
wire   [2:0] set_tile_broadcast_U0_m_axi_gmem2_AWSIZE;
wire   [1:0] set_tile_broadcast_U0_m_axi_gmem2_AWBURST;
wire   [1:0] set_tile_broadcast_U0_m_axi_gmem2_AWLOCK;
wire   [3:0] set_tile_broadcast_U0_m_axi_gmem2_AWCACHE;
wire   [2:0] set_tile_broadcast_U0_m_axi_gmem2_AWPROT;
wire   [3:0] set_tile_broadcast_U0_m_axi_gmem2_AWQOS;
wire   [3:0] set_tile_broadcast_U0_m_axi_gmem2_AWREGION;
wire   [0:0] set_tile_broadcast_U0_m_axi_gmem2_AWUSER;
wire    set_tile_broadcast_U0_m_axi_gmem2_WVALID;
wire   [31:0] set_tile_broadcast_U0_m_axi_gmem2_WDATA;
wire   [3:0] set_tile_broadcast_U0_m_axi_gmem2_WSTRB;
wire    set_tile_broadcast_U0_m_axi_gmem2_WLAST;
wire   [0:0] set_tile_broadcast_U0_m_axi_gmem2_WID;
wire   [0:0] set_tile_broadcast_U0_m_axi_gmem2_WUSER;
wire    set_tile_broadcast_U0_m_axi_gmem2_ARVALID;
wire   [63:0] set_tile_broadcast_U0_m_axi_gmem2_ARADDR;
wire   [0:0] set_tile_broadcast_U0_m_axi_gmem2_ARID;
wire   [31:0] set_tile_broadcast_U0_m_axi_gmem2_ARLEN;
wire   [2:0] set_tile_broadcast_U0_m_axi_gmem2_ARSIZE;
wire   [1:0] set_tile_broadcast_U0_m_axi_gmem2_ARBURST;
wire   [1:0] set_tile_broadcast_U0_m_axi_gmem2_ARLOCK;
wire   [3:0] set_tile_broadcast_U0_m_axi_gmem2_ARCACHE;
wire   [2:0] set_tile_broadcast_U0_m_axi_gmem2_ARPROT;
wire   [3:0] set_tile_broadcast_U0_m_axi_gmem2_ARQOS;
wire   [3:0] set_tile_broadcast_U0_m_axi_gmem2_ARREGION;
wire   [0:0] set_tile_broadcast_U0_m_axi_gmem2_ARUSER;
wire    set_tile_broadcast_U0_m_axi_gmem2_RREADY;
wire    set_tile_broadcast_U0_m_axi_gmem2_BREADY;
wire   [387:0] set_tile_broadcast_U0_s_0_din;
wire    set_tile_broadcast_U0_s_0_write;
wire   [387:0] set_tile_broadcast_U0_s_1_din;
wire    set_tile_broadcast_U0_s_1_write;
wire   [387:0] set_tile_broadcast_U0_s_2_din;
wire    set_tile_broadcast_U0_s_2_write;
wire   [387:0] set_tile_broadcast_U0_s_3_din;
wire    set_tile_broadcast_U0_s_3_write;
wire    pu_kernel_U0_ap_start;
wire    pu_kernel_U0_ap_done;
wire    pu_kernel_U0_ap_continue;
wire    pu_kernel_U0_ap_idle;
wire    pu_kernel_U0_ap_ready;
wire    pu_kernel_U0_s_01_read;
wire    pu_kernel_U0_m_axi_gmem3_AWVALID;
wire   [63:0] pu_kernel_U0_m_axi_gmem3_AWADDR;
wire   [0:0] pu_kernel_U0_m_axi_gmem3_AWID;
wire   [31:0] pu_kernel_U0_m_axi_gmem3_AWLEN;
wire   [2:0] pu_kernel_U0_m_axi_gmem3_AWSIZE;
wire   [1:0] pu_kernel_U0_m_axi_gmem3_AWBURST;
wire   [1:0] pu_kernel_U0_m_axi_gmem3_AWLOCK;
wire   [3:0] pu_kernel_U0_m_axi_gmem3_AWCACHE;
wire   [2:0] pu_kernel_U0_m_axi_gmem3_AWPROT;
wire   [3:0] pu_kernel_U0_m_axi_gmem3_AWQOS;
wire   [3:0] pu_kernel_U0_m_axi_gmem3_AWREGION;
wire   [0:0] pu_kernel_U0_m_axi_gmem3_AWUSER;
wire    pu_kernel_U0_m_axi_gmem3_WVALID;
wire   [31:0] pu_kernel_U0_m_axi_gmem3_WDATA;
wire   [3:0] pu_kernel_U0_m_axi_gmem3_WSTRB;
wire    pu_kernel_U0_m_axi_gmem3_WLAST;
wire   [0:0] pu_kernel_U0_m_axi_gmem3_WID;
wire   [0:0] pu_kernel_U0_m_axi_gmem3_WUSER;
wire    pu_kernel_U0_m_axi_gmem3_ARVALID;
wire   [63:0] pu_kernel_U0_m_axi_gmem3_ARADDR;
wire   [0:0] pu_kernel_U0_m_axi_gmem3_ARID;
wire   [31:0] pu_kernel_U0_m_axi_gmem3_ARLEN;
wire   [2:0] pu_kernel_U0_m_axi_gmem3_ARSIZE;
wire   [1:0] pu_kernel_U0_m_axi_gmem3_ARBURST;
wire   [1:0] pu_kernel_U0_m_axi_gmem3_ARLOCK;
wire   [3:0] pu_kernel_U0_m_axi_gmem3_ARCACHE;
wire   [2:0] pu_kernel_U0_m_axi_gmem3_ARPROT;
wire   [3:0] pu_kernel_U0_m_axi_gmem3_ARQOS;
wire   [3:0] pu_kernel_U0_m_axi_gmem3_ARREGION;
wire   [0:0] pu_kernel_U0_m_axi_gmem3_ARUSER;
wire    pu_kernel_U0_m_axi_gmem3_RREADY;
wire    pu_kernel_U0_m_axi_gmem3_BREADY;
wire    ap_sync_continue;
wire    pu_kernel_8_U0_ap_start;
wire    pu_kernel_8_U0_ap_done;
wire    pu_kernel_8_U0_ap_continue;
wire    pu_kernel_8_U0_ap_idle;
wire    pu_kernel_8_U0_ap_ready;
wire    pu_kernel_8_U0_s_12_read;
wire    pu_kernel_8_U0_m_axi_gmem4_AWVALID;
wire   [63:0] pu_kernel_8_U0_m_axi_gmem4_AWADDR;
wire   [0:0] pu_kernel_8_U0_m_axi_gmem4_AWID;
wire   [31:0] pu_kernel_8_U0_m_axi_gmem4_AWLEN;
wire   [2:0] pu_kernel_8_U0_m_axi_gmem4_AWSIZE;
wire   [1:0] pu_kernel_8_U0_m_axi_gmem4_AWBURST;
wire   [1:0] pu_kernel_8_U0_m_axi_gmem4_AWLOCK;
wire   [3:0] pu_kernel_8_U0_m_axi_gmem4_AWCACHE;
wire   [2:0] pu_kernel_8_U0_m_axi_gmem4_AWPROT;
wire   [3:0] pu_kernel_8_U0_m_axi_gmem4_AWQOS;
wire   [3:0] pu_kernel_8_U0_m_axi_gmem4_AWREGION;
wire   [0:0] pu_kernel_8_U0_m_axi_gmem4_AWUSER;
wire    pu_kernel_8_U0_m_axi_gmem4_WVALID;
wire   [31:0] pu_kernel_8_U0_m_axi_gmem4_WDATA;
wire   [3:0] pu_kernel_8_U0_m_axi_gmem4_WSTRB;
wire    pu_kernel_8_U0_m_axi_gmem4_WLAST;
wire   [0:0] pu_kernel_8_U0_m_axi_gmem4_WID;
wire   [0:0] pu_kernel_8_U0_m_axi_gmem4_WUSER;
wire    pu_kernel_8_U0_m_axi_gmem4_ARVALID;
wire   [63:0] pu_kernel_8_U0_m_axi_gmem4_ARADDR;
wire   [0:0] pu_kernel_8_U0_m_axi_gmem4_ARID;
wire   [31:0] pu_kernel_8_U0_m_axi_gmem4_ARLEN;
wire   [2:0] pu_kernel_8_U0_m_axi_gmem4_ARSIZE;
wire   [1:0] pu_kernel_8_U0_m_axi_gmem4_ARBURST;
wire   [1:0] pu_kernel_8_U0_m_axi_gmem4_ARLOCK;
wire   [3:0] pu_kernel_8_U0_m_axi_gmem4_ARCACHE;
wire   [2:0] pu_kernel_8_U0_m_axi_gmem4_ARPROT;
wire   [3:0] pu_kernel_8_U0_m_axi_gmem4_ARQOS;
wire   [3:0] pu_kernel_8_U0_m_axi_gmem4_ARREGION;
wire   [0:0] pu_kernel_8_U0_m_axi_gmem4_ARUSER;
wire    pu_kernel_8_U0_m_axi_gmem4_RREADY;
wire    pu_kernel_8_U0_m_axi_gmem4_BREADY;
wire    pu_kernel_9_U0_ap_start;
wire    pu_kernel_9_U0_ap_done;
wire    pu_kernel_9_U0_ap_continue;
wire    pu_kernel_9_U0_ap_idle;
wire    pu_kernel_9_U0_ap_ready;
wire    pu_kernel_9_U0_s_23_read;
wire    pu_kernel_9_U0_m_axi_gmem5_AWVALID;
wire   [63:0] pu_kernel_9_U0_m_axi_gmem5_AWADDR;
wire   [0:0] pu_kernel_9_U0_m_axi_gmem5_AWID;
wire   [31:0] pu_kernel_9_U0_m_axi_gmem5_AWLEN;
wire   [2:0] pu_kernel_9_U0_m_axi_gmem5_AWSIZE;
wire   [1:0] pu_kernel_9_U0_m_axi_gmem5_AWBURST;
wire   [1:0] pu_kernel_9_U0_m_axi_gmem5_AWLOCK;
wire   [3:0] pu_kernel_9_U0_m_axi_gmem5_AWCACHE;
wire   [2:0] pu_kernel_9_U0_m_axi_gmem5_AWPROT;
wire   [3:0] pu_kernel_9_U0_m_axi_gmem5_AWQOS;
wire   [3:0] pu_kernel_9_U0_m_axi_gmem5_AWREGION;
wire   [0:0] pu_kernel_9_U0_m_axi_gmem5_AWUSER;
wire    pu_kernel_9_U0_m_axi_gmem5_WVALID;
wire   [31:0] pu_kernel_9_U0_m_axi_gmem5_WDATA;
wire   [3:0] pu_kernel_9_U0_m_axi_gmem5_WSTRB;
wire    pu_kernel_9_U0_m_axi_gmem5_WLAST;
wire   [0:0] pu_kernel_9_U0_m_axi_gmem5_WID;
wire   [0:0] pu_kernel_9_U0_m_axi_gmem5_WUSER;
wire    pu_kernel_9_U0_m_axi_gmem5_ARVALID;
wire   [63:0] pu_kernel_9_U0_m_axi_gmem5_ARADDR;
wire   [0:0] pu_kernel_9_U0_m_axi_gmem5_ARID;
wire   [31:0] pu_kernel_9_U0_m_axi_gmem5_ARLEN;
wire   [2:0] pu_kernel_9_U0_m_axi_gmem5_ARSIZE;
wire   [1:0] pu_kernel_9_U0_m_axi_gmem5_ARBURST;
wire   [1:0] pu_kernel_9_U0_m_axi_gmem5_ARLOCK;
wire   [3:0] pu_kernel_9_U0_m_axi_gmem5_ARCACHE;
wire   [2:0] pu_kernel_9_U0_m_axi_gmem5_ARPROT;
wire   [3:0] pu_kernel_9_U0_m_axi_gmem5_ARQOS;
wire   [3:0] pu_kernel_9_U0_m_axi_gmem5_ARREGION;
wire   [0:0] pu_kernel_9_U0_m_axi_gmem5_ARUSER;
wire    pu_kernel_9_U0_m_axi_gmem5_RREADY;
wire    pu_kernel_9_U0_m_axi_gmem5_BREADY;
wire    pu_kernel_10_U0_ap_start;
wire    pu_kernel_10_U0_ap_done;
wire    pu_kernel_10_U0_ap_continue;
wire    pu_kernel_10_U0_ap_idle;
wire    pu_kernel_10_U0_ap_ready;
wire    pu_kernel_10_U0_s_34_read;
wire    pu_kernel_10_U0_m_axi_gmem6_AWVALID;
wire   [63:0] pu_kernel_10_U0_m_axi_gmem6_AWADDR;
wire   [0:0] pu_kernel_10_U0_m_axi_gmem6_AWID;
wire   [31:0] pu_kernel_10_U0_m_axi_gmem6_AWLEN;
wire   [2:0] pu_kernel_10_U0_m_axi_gmem6_AWSIZE;
wire   [1:0] pu_kernel_10_U0_m_axi_gmem6_AWBURST;
wire   [1:0] pu_kernel_10_U0_m_axi_gmem6_AWLOCK;
wire   [3:0] pu_kernel_10_U0_m_axi_gmem6_AWCACHE;
wire   [2:0] pu_kernel_10_U0_m_axi_gmem6_AWPROT;
wire   [3:0] pu_kernel_10_U0_m_axi_gmem6_AWQOS;
wire   [3:0] pu_kernel_10_U0_m_axi_gmem6_AWREGION;
wire   [0:0] pu_kernel_10_U0_m_axi_gmem6_AWUSER;
wire    pu_kernel_10_U0_m_axi_gmem6_WVALID;
wire   [31:0] pu_kernel_10_U0_m_axi_gmem6_WDATA;
wire   [3:0] pu_kernel_10_U0_m_axi_gmem6_WSTRB;
wire    pu_kernel_10_U0_m_axi_gmem6_WLAST;
wire   [0:0] pu_kernel_10_U0_m_axi_gmem6_WID;
wire   [0:0] pu_kernel_10_U0_m_axi_gmem6_WUSER;
wire    pu_kernel_10_U0_m_axi_gmem6_ARVALID;
wire   [63:0] pu_kernel_10_U0_m_axi_gmem6_ARADDR;
wire   [0:0] pu_kernel_10_U0_m_axi_gmem6_ARID;
wire   [31:0] pu_kernel_10_U0_m_axi_gmem6_ARLEN;
wire   [2:0] pu_kernel_10_U0_m_axi_gmem6_ARSIZE;
wire   [1:0] pu_kernel_10_U0_m_axi_gmem6_ARBURST;
wire   [1:0] pu_kernel_10_U0_m_axi_gmem6_ARLOCK;
wire   [3:0] pu_kernel_10_U0_m_axi_gmem6_ARCACHE;
wire   [2:0] pu_kernel_10_U0_m_axi_gmem6_ARPROT;
wire   [3:0] pu_kernel_10_U0_m_axi_gmem6_ARQOS;
wire   [3:0] pu_kernel_10_U0_m_axi_gmem6_ARREGION;
wire   [0:0] pu_kernel_10_U0_m_axi_gmem6_ARUSER;
wire    pu_kernel_10_U0_m_axi_gmem6_RREADY;
wire    pu_kernel_10_U0_m_axi_gmem6_BREADY;
wire    s_01_full_n;
wire   [387:0] s_01_dout;
wire   [4:0] s_01_num_data_valid;
wire   [4:0] s_01_fifo_cap;
wire    s_01_empty_n;
wire    s_12_full_n;
wire   [387:0] s_12_dout;
wire   [4:0] s_12_num_data_valid;
wire   [4:0] s_12_fifo_cap;
wire    s_12_empty_n;
wire    s_23_full_n;
wire   [387:0] s_23_dout;
wire   [4:0] s_23_num_data_valid;
wire   [4:0] s_23_fifo_cap;
wire    s_23_empty_n;
wire    s_34_full_n;
wire   [387:0] s_34_dout;
wire   [4:0] s_34_num_data_valid;
wire   [4:0] s_34_fifo_cap;
wire    s_34_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_set_tile_broadcast_U0_ap_ready;
wire    ap_sync_set_tile_broadcast_U0_ap_ready;
reg    ap_sync_reg_pu_kernel_U0_ap_ready;
wire    ap_sync_pu_kernel_U0_ap_ready;
reg    ap_sync_reg_pu_kernel_8_U0_ap_ready;
wire    ap_sync_pu_kernel_8_U0_ap_ready;
reg    ap_sync_reg_pu_kernel_9_U0_ap_ready;
wire    ap_sync_pu_kernel_9_U0_ap_ready;
reg    ap_sync_reg_pu_kernel_10_U0_ap_ready;
wire    ap_sync_pu_kernel_10_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_set_tile_broadcast_U0_ap_ready = 1'b0;
#0 ap_sync_reg_pu_kernel_U0_ap_ready = 1'b0;
#0 ap_sync_reg_pu_kernel_8_U0_ap_ready = 1'b0;
#0 ap_sync_reg_pu_kernel_9_U0_ap_ready = 1'b0;
#0 ap_sync_reg_pu_kernel_10_U0_ap_ready = 1'b0;
end

spmm_hls_set_tile_broadcast set_tile_broadcast_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(set_tile_broadcast_U0_ap_start),
    .ap_done(set_tile_broadcast_U0_ap_done),
    .ap_continue(set_tile_broadcast_U0_ap_continue),
    .ap_idle(set_tile_broadcast_U0_ap_idle),
    .ap_ready(set_tile_broadcast_U0_ap_ready),
    .m_axi_gmem1_AWVALID(set_tile_broadcast_U0_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(set_tile_broadcast_U0_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(set_tile_broadcast_U0_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(set_tile_broadcast_U0_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(set_tile_broadcast_U0_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(set_tile_broadcast_U0_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(set_tile_broadcast_U0_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(set_tile_broadcast_U0_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(set_tile_broadcast_U0_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(set_tile_broadcast_U0_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(set_tile_broadcast_U0_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(set_tile_broadcast_U0_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(set_tile_broadcast_U0_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(set_tile_broadcast_U0_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(set_tile_broadcast_U0_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(set_tile_broadcast_U0_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(set_tile_broadcast_U0_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(set_tile_broadcast_U0_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(set_tile_broadcast_U0_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(set_tile_broadcast_U0_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(set_tile_broadcast_U0_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(set_tile_broadcast_U0_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(set_tile_broadcast_U0_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(set_tile_broadcast_U0_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(set_tile_broadcast_U0_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(set_tile_broadcast_U0_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(set_tile_broadcast_U0_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(set_tile_broadcast_U0_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(set_tile_broadcast_U0_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(set_tile_broadcast_U0_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
    .m_axi_gmem1_RREADY(set_tile_broadcast_U0_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
    .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
    .m_axi_gmem1_RID(m_axi_gmem1_RID),
    .m_axi_gmem1_RFIFONUM(m_axi_gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(m_axi_gmem1_RUSER),
    .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(set_tile_broadcast_U0_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .col_idx(col_idx),
    .m_axi_gmem2_AWVALID(set_tile_broadcast_U0_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(1'b0),
    .m_axi_gmem2_AWADDR(set_tile_broadcast_U0_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(set_tile_broadcast_U0_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(set_tile_broadcast_U0_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(set_tile_broadcast_U0_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(set_tile_broadcast_U0_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(set_tile_broadcast_U0_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(set_tile_broadcast_U0_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(set_tile_broadcast_U0_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(set_tile_broadcast_U0_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(set_tile_broadcast_U0_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(set_tile_broadcast_U0_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(set_tile_broadcast_U0_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(1'b0),
    .m_axi_gmem2_WDATA(set_tile_broadcast_U0_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(set_tile_broadcast_U0_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(set_tile_broadcast_U0_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(set_tile_broadcast_U0_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(set_tile_broadcast_U0_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(set_tile_broadcast_U0_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(m_axi_gmem2_ARREADY),
    .m_axi_gmem2_ARADDR(set_tile_broadcast_U0_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(set_tile_broadcast_U0_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(set_tile_broadcast_U0_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(set_tile_broadcast_U0_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(set_tile_broadcast_U0_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(set_tile_broadcast_U0_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(set_tile_broadcast_U0_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(set_tile_broadcast_U0_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(set_tile_broadcast_U0_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(set_tile_broadcast_U0_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(set_tile_broadcast_U0_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
    .m_axi_gmem2_RREADY(set_tile_broadcast_U0_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(m_axi_gmem2_RDATA),
    .m_axi_gmem2_RLAST(m_axi_gmem2_RLAST),
    .m_axi_gmem2_RID(m_axi_gmem2_RID),
    .m_axi_gmem2_RFIFONUM(m_axi_gmem2_RFIFONUM),
    .m_axi_gmem2_RUSER(m_axi_gmem2_RUSER),
    .m_axi_gmem2_RRESP(m_axi_gmem2_RRESP),
    .m_axi_gmem2_BVALID(1'b0),
    .m_axi_gmem2_BREADY(set_tile_broadcast_U0_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(2'd0),
    .m_axi_gmem2_BID(1'd0),
    .m_axi_gmem2_BUSER(1'd0),
    .a_val(a_val),
    .s_0_din(set_tile_broadcast_U0_s_0_din),
    .s_0_num_data_valid(s_01_num_data_valid),
    .s_0_fifo_cap(s_01_fifo_cap),
    .s_0_full_n(s_01_full_n),
    .s_0_write(set_tile_broadcast_U0_s_0_write),
    .s_1_din(set_tile_broadcast_U0_s_1_din),
    .s_1_num_data_valid(s_12_num_data_valid),
    .s_1_fifo_cap(s_12_fifo_cap),
    .s_1_full_n(s_12_full_n),
    .s_1_write(set_tile_broadcast_U0_s_1_write),
    .s_2_din(set_tile_broadcast_U0_s_2_din),
    .s_2_num_data_valid(s_23_num_data_valid),
    .s_2_fifo_cap(s_23_fifo_cap),
    .s_2_full_n(s_23_full_n),
    .s_2_write(set_tile_broadcast_U0_s_2_write),
    .s_3_din(set_tile_broadcast_U0_s_3_din),
    .s_3_num_data_valid(s_34_num_data_valid),
    .s_3_fifo_cap(s_34_fifo_cap),
    .s_3_full_n(s_34_full_n),
    .s_3_write(set_tile_broadcast_U0_s_3_write),
    .pointer(i),
    .nnz(nnz)
);

spmm_hls_pu_kernel pu_kernel_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pu_kernel_U0_ap_start),
    .ap_done(pu_kernel_U0_ap_done),
    .ap_continue(pu_kernel_U0_ap_continue),
    .ap_idle(pu_kernel_U0_ap_idle),
    .ap_ready(pu_kernel_U0_ap_ready),
    .s_01_dout(s_01_dout),
    .s_01_num_data_valid(s_01_num_data_valid),
    .s_01_fifo_cap(s_01_fifo_cap),
    .s_01_empty_n(s_01_empty_n),
    .s_01_read(pu_kernel_U0_s_01_read),
    .m_axi_gmem3_AWVALID(pu_kernel_U0_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(1'b0),
    .m_axi_gmem3_AWADDR(pu_kernel_U0_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(pu_kernel_U0_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(pu_kernel_U0_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(pu_kernel_U0_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(pu_kernel_U0_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(pu_kernel_U0_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(pu_kernel_U0_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(pu_kernel_U0_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(pu_kernel_U0_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(pu_kernel_U0_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(pu_kernel_U0_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(pu_kernel_U0_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(1'b0),
    .m_axi_gmem3_WDATA(pu_kernel_U0_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(pu_kernel_U0_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(pu_kernel_U0_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(pu_kernel_U0_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(pu_kernel_U0_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(pu_kernel_U0_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(m_axi_gmem3_ARREADY),
    .m_axi_gmem3_ARADDR(pu_kernel_U0_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(pu_kernel_U0_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(pu_kernel_U0_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(pu_kernel_U0_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(pu_kernel_U0_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(pu_kernel_U0_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(pu_kernel_U0_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(pu_kernel_U0_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(pu_kernel_U0_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(pu_kernel_U0_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(pu_kernel_U0_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(m_axi_gmem3_RVALID),
    .m_axi_gmem3_RREADY(pu_kernel_U0_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(m_axi_gmem3_RDATA),
    .m_axi_gmem3_RLAST(m_axi_gmem3_RLAST),
    .m_axi_gmem3_RID(m_axi_gmem3_RID),
    .m_axi_gmem3_RFIFONUM(m_axi_gmem3_RFIFONUM),
    .m_axi_gmem3_RUSER(m_axi_gmem3_RUSER),
    .m_axi_gmem3_RRESP(m_axi_gmem3_RRESP),
    .m_axi_gmem3_BVALID(1'b0),
    .m_axi_gmem3_BREADY(pu_kernel_U0_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(2'd0),
    .m_axi_gmem3_BID(1'd0),
    .m_axi_gmem3_BUSER(1'd0),
    .B1(B1),
    .K(K)
);

spmm_hls_pu_kernel_8 pu_kernel_8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pu_kernel_8_U0_ap_start),
    .ap_done(pu_kernel_8_U0_ap_done),
    .ap_continue(pu_kernel_8_U0_ap_continue),
    .ap_idle(pu_kernel_8_U0_ap_idle),
    .ap_ready(pu_kernel_8_U0_ap_ready),
    .s_12_dout(s_12_dout),
    .s_12_num_data_valid(s_12_num_data_valid),
    .s_12_fifo_cap(s_12_fifo_cap),
    .s_12_empty_n(s_12_empty_n),
    .s_12_read(pu_kernel_8_U0_s_12_read),
    .m_axi_gmem4_AWVALID(pu_kernel_8_U0_m_axi_gmem4_AWVALID),
    .m_axi_gmem4_AWREADY(1'b0),
    .m_axi_gmem4_AWADDR(pu_kernel_8_U0_m_axi_gmem4_AWADDR),
    .m_axi_gmem4_AWID(pu_kernel_8_U0_m_axi_gmem4_AWID),
    .m_axi_gmem4_AWLEN(pu_kernel_8_U0_m_axi_gmem4_AWLEN),
    .m_axi_gmem4_AWSIZE(pu_kernel_8_U0_m_axi_gmem4_AWSIZE),
    .m_axi_gmem4_AWBURST(pu_kernel_8_U0_m_axi_gmem4_AWBURST),
    .m_axi_gmem4_AWLOCK(pu_kernel_8_U0_m_axi_gmem4_AWLOCK),
    .m_axi_gmem4_AWCACHE(pu_kernel_8_U0_m_axi_gmem4_AWCACHE),
    .m_axi_gmem4_AWPROT(pu_kernel_8_U0_m_axi_gmem4_AWPROT),
    .m_axi_gmem4_AWQOS(pu_kernel_8_U0_m_axi_gmem4_AWQOS),
    .m_axi_gmem4_AWREGION(pu_kernel_8_U0_m_axi_gmem4_AWREGION),
    .m_axi_gmem4_AWUSER(pu_kernel_8_U0_m_axi_gmem4_AWUSER),
    .m_axi_gmem4_WVALID(pu_kernel_8_U0_m_axi_gmem4_WVALID),
    .m_axi_gmem4_WREADY(1'b0),
    .m_axi_gmem4_WDATA(pu_kernel_8_U0_m_axi_gmem4_WDATA),
    .m_axi_gmem4_WSTRB(pu_kernel_8_U0_m_axi_gmem4_WSTRB),
    .m_axi_gmem4_WLAST(pu_kernel_8_U0_m_axi_gmem4_WLAST),
    .m_axi_gmem4_WID(pu_kernel_8_U0_m_axi_gmem4_WID),
    .m_axi_gmem4_WUSER(pu_kernel_8_U0_m_axi_gmem4_WUSER),
    .m_axi_gmem4_ARVALID(pu_kernel_8_U0_m_axi_gmem4_ARVALID),
    .m_axi_gmem4_ARREADY(m_axi_gmem4_ARREADY),
    .m_axi_gmem4_ARADDR(pu_kernel_8_U0_m_axi_gmem4_ARADDR),
    .m_axi_gmem4_ARID(pu_kernel_8_U0_m_axi_gmem4_ARID),
    .m_axi_gmem4_ARLEN(pu_kernel_8_U0_m_axi_gmem4_ARLEN),
    .m_axi_gmem4_ARSIZE(pu_kernel_8_U0_m_axi_gmem4_ARSIZE),
    .m_axi_gmem4_ARBURST(pu_kernel_8_U0_m_axi_gmem4_ARBURST),
    .m_axi_gmem4_ARLOCK(pu_kernel_8_U0_m_axi_gmem4_ARLOCK),
    .m_axi_gmem4_ARCACHE(pu_kernel_8_U0_m_axi_gmem4_ARCACHE),
    .m_axi_gmem4_ARPROT(pu_kernel_8_U0_m_axi_gmem4_ARPROT),
    .m_axi_gmem4_ARQOS(pu_kernel_8_U0_m_axi_gmem4_ARQOS),
    .m_axi_gmem4_ARREGION(pu_kernel_8_U0_m_axi_gmem4_ARREGION),
    .m_axi_gmem4_ARUSER(pu_kernel_8_U0_m_axi_gmem4_ARUSER),
    .m_axi_gmem4_RVALID(m_axi_gmem4_RVALID),
    .m_axi_gmem4_RREADY(pu_kernel_8_U0_m_axi_gmem4_RREADY),
    .m_axi_gmem4_RDATA(m_axi_gmem4_RDATA),
    .m_axi_gmem4_RLAST(m_axi_gmem4_RLAST),
    .m_axi_gmem4_RID(m_axi_gmem4_RID),
    .m_axi_gmem4_RFIFONUM(m_axi_gmem4_RFIFONUM),
    .m_axi_gmem4_RUSER(m_axi_gmem4_RUSER),
    .m_axi_gmem4_RRESP(m_axi_gmem4_RRESP),
    .m_axi_gmem4_BVALID(1'b0),
    .m_axi_gmem4_BREADY(pu_kernel_8_U0_m_axi_gmem4_BREADY),
    .m_axi_gmem4_BRESP(2'd0),
    .m_axi_gmem4_BID(1'd0),
    .m_axi_gmem4_BUSER(1'd0),
    .B2(B2),
    .K(K)
);

spmm_hls_pu_kernel_9 pu_kernel_9_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pu_kernel_9_U0_ap_start),
    .ap_done(pu_kernel_9_U0_ap_done),
    .ap_continue(pu_kernel_9_U0_ap_continue),
    .ap_idle(pu_kernel_9_U0_ap_idle),
    .ap_ready(pu_kernel_9_U0_ap_ready),
    .s_23_dout(s_23_dout),
    .s_23_num_data_valid(s_23_num_data_valid),
    .s_23_fifo_cap(s_23_fifo_cap),
    .s_23_empty_n(s_23_empty_n),
    .s_23_read(pu_kernel_9_U0_s_23_read),
    .m_axi_gmem5_AWVALID(pu_kernel_9_U0_m_axi_gmem5_AWVALID),
    .m_axi_gmem5_AWREADY(1'b0),
    .m_axi_gmem5_AWADDR(pu_kernel_9_U0_m_axi_gmem5_AWADDR),
    .m_axi_gmem5_AWID(pu_kernel_9_U0_m_axi_gmem5_AWID),
    .m_axi_gmem5_AWLEN(pu_kernel_9_U0_m_axi_gmem5_AWLEN),
    .m_axi_gmem5_AWSIZE(pu_kernel_9_U0_m_axi_gmem5_AWSIZE),
    .m_axi_gmem5_AWBURST(pu_kernel_9_U0_m_axi_gmem5_AWBURST),
    .m_axi_gmem5_AWLOCK(pu_kernel_9_U0_m_axi_gmem5_AWLOCK),
    .m_axi_gmem5_AWCACHE(pu_kernel_9_U0_m_axi_gmem5_AWCACHE),
    .m_axi_gmem5_AWPROT(pu_kernel_9_U0_m_axi_gmem5_AWPROT),
    .m_axi_gmem5_AWQOS(pu_kernel_9_U0_m_axi_gmem5_AWQOS),
    .m_axi_gmem5_AWREGION(pu_kernel_9_U0_m_axi_gmem5_AWREGION),
    .m_axi_gmem5_AWUSER(pu_kernel_9_U0_m_axi_gmem5_AWUSER),
    .m_axi_gmem5_WVALID(pu_kernel_9_U0_m_axi_gmem5_WVALID),
    .m_axi_gmem5_WREADY(1'b0),
    .m_axi_gmem5_WDATA(pu_kernel_9_U0_m_axi_gmem5_WDATA),
    .m_axi_gmem5_WSTRB(pu_kernel_9_U0_m_axi_gmem5_WSTRB),
    .m_axi_gmem5_WLAST(pu_kernel_9_U0_m_axi_gmem5_WLAST),
    .m_axi_gmem5_WID(pu_kernel_9_U0_m_axi_gmem5_WID),
    .m_axi_gmem5_WUSER(pu_kernel_9_U0_m_axi_gmem5_WUSER),
    .m_axi_gmem5_ARVALID(pu_kernel_9_U0_m_axi_gmem5_ARVALID),
    .m_axi_gmem5_ARREADY(m_axi_gmem5_ARREADY),
    .m_axi_gmem5_ARADDR(pu_kernel_9_U0_m_axi_gmem5_ARADDR),
    .m_axi_gmem5_ARID(pu_kernel_9_U0_m_axi_gmem5_ARID),
    .m_axi_gmem5_ARLEN(pu_kernel_9_U0_m_axi_gmem5_ARLEN),
    .m_axi_gmem5_ARSIZE(pu_kernel_9_U0_m_axi_gmem5_ARSIZE),
    .m_axi_gmem5_ARBURST(pu_kernel_9_U0_m_axi_gmem5_ARBURST),
    .m_axi_gmem5_ARLOCK(pu_kernel_9_U0_m_axi_gmem5_ARLOCK),
    .m_axi_gmem5_ARCACHE(pu_kernel_9_U0_m_axi_gmem5_ARCACHE),
    .m_axi_gmem5_ARPROT(pu_kernel_9_U0_m_axi_gmem5_ARPROT),
    .m_axi_gmem5_ARQOS(pu_kernel_9_U0_m_axi_gmem5_ARQOS),
    .m_axi_gmem5_ARREGION(pu_kernel_9_U0_m_axi_gmem5_ARREGION),
    .m_axi_gmem5_ARUSER(pu_kernel_9_U0_m_axi_gmem5_ARUSER),
    .m_axi_gmem5_RVALID(m_axi_gmem5_RVALID),
    .m_axi_gmem5_RREADY(pu_kernel_9_U0_m_axi_gmem5_RREADY),
    .m_axi_gmem5_RDATA(m_axi_gmem5_RDATA),
    .m_axi_gmem5_RLAST(m_axi_gmem5_RLAST),
    .m_axi_gmem5_RID(m_axi_gmem5_RID),
    .m_axi_gmem5_RFIFONUM(m_axi_gmem5_RFIFONUM),
    .m_axi_gmem5_RUSER(m_axi_gmem5_RUSER),
    .m_axi_gmem5_RRESP(m_axi_gmem5_RRESP),
    .m_axi_gmem5_BVALID(1'b0),
    .m_axi_gmem5_BREADY(pu_kernel_9_U0_m_axi_gmem5_BREADY),
    .m_axi_gmem5_BRESP(2'd0),
    .m_axi_gmem5_BID(1'd0),
    .m_axi_gmem5_BUSER(1'd0),
    .B3(B3),
    .K(K)
);

spmm_hls_pu_kernel_10 pu_kernel_10_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pu_kernel_10_U0_ap_start),
    .ap_done(pu_kernel_10_U0_ap_done),
    .ap_continue(pu_kernel_10_U0_ap_continue),
    .ap_idle(pu_kernel_10_U0_ap_idle),
    .ap_ready(pu_kernel_10_U0_ap_ready),
    .s_34_dout(s_34_dout),
    .s_34_num_data_valid(s_34_num_data_valid),
    .s_34_fifo_cap(s_34_fifo_cap),
    .s_34_empty_n(s_34_empty_n),
    .s_34_read(pu_kernel_10_U0_s_34_read),
    .m_axi_gmem6_AWVALID(pu_kernel_10_U0_m_axi_gmem6_AWVALID),
    .m_axi_gmem6_AWREADY(1'b0),
    .m_axi_gmem6_AWADDR(pu_kernel_10_U0_m_axi_gmem6_AWADDR),
    .m_axi_gmem6_AWID(pu_kernel_10_U0_m_axi_gmem6_AWID),
    .m_axi_gmem6_AWLEN(pu_kernel_10_U0_m_axi_gmem6_AWLEN),
    .m_axi_gmem6_AWSIZE(pu_kernel_10_U0_m_axi_gmem6_AWSIZE),
    .m_axi_gmem6_AWBURST(pu_kernel_10_U0_m_axi_gmem6_AWBURST),
    .m_axi_gmem6_AWLOCK(pu_kernel_10_U0_m_axi_gmem6_AWLOCK),
    .m_axi_gmem6_AWCACHE(pu_kernel_10_U0_m_axi_gmem6_AWCACHE),
    .m_axi_gmem6_AWPROT(pu_kernel_10_U0_m_axi_gmem6_AWPROT),
    .m_axi_gmem6_AWQOS(pu_kernel_10_U0_m_axi_gmem6_AWQOS),
    .m_axi_gmem6_AWREGION(pu_kernel_10_U0_m_axi_gmem6_AWREGION),
    .m_axi_gmem6_AWUSER(pu_kernel_10_U0_m_axi_gmem6_AWUSER),
    .m_axi_gmem6_WVALID(pu_kernel_10_U0_m_axi_gmem6_WVALID),
    .m_axi_gmem6_WREADY(1'b0),
    .m_axi_gmem6_WDATA(pu_kernel_10_U0_m_axi_gmem6_WDATA),
    .m_axi_gmem6_WSTRB(pu_kernel_10_U0_m_axi_gmem6_WSTRB),
    .m_axi_gmem6_WLAST(pu_kernel_10_U0_m_axi_gmem6_WLAST),
    .m_axi_gmem6_WID(pu_kernel_10_U0_m_axi_gmem6_WID),
    .m_axi_gmem6_WUSER(pu_kernel_10_U0_m_axi_gmem6_WUSER),
    .m_axi_gmem6_ARVALID(pu_kernel_10_U0_m_axi_gmem6_ARVALID),
    .m_axi_gmem6_ARREADY(m_axi_gmem6_ARREADY),
    .m_axi_gmem6_ARADDR(pu_kernel_10_U0_m_axi_gmem6_ARADDR),
    .m_axi_gmem6_ARID(pu_kernel_10_U0_m_axi_gmem6_ARID),
    .m_axi_gmem6_ARLEN(pu_kernel_10_U0_m_axi_gmem6_ARLEN),
    .m_axi_gmem6_ARSIZE(pu_kernel_10_U0_m_axi_gmem6_ARSIZE),
    .m_axi_gmem6_ARBURST(pu_kernel_10_U0_m_axi_gmem6_ARBURST),
    .m_axi_gmem6_ARLOCK(pu_kernel_10_U0_m_axi_gmem6_ARLOCK),
    .m_axi_gmem6_ARCACHE(pu_kernel_10_U0_m_axi_gmem6_ARCACHE),
    .m_axi_gmem6_ARPROT(pu_kernel_10_U0_m_axi_gmem6_ARPROT),
    .m_axi_gmem6_ARQOS(pu_kernel_10_U0_m_axi_gmem6_ARQOS),
    .m_axi_gmem6_ARREGION(pu_kernel_10_U0_m_axi_gmem6_ARREGION),
    .m_axi_gmem6_ARUSER(pu_kernel_10_U0_m_axi_gmem6_ARUSER),
    .m_axi_gmem6_RVALID(m_axi_gmem6_RVALID),
    .m_axi_gmem6_RREADY(pu_kernel_10_U0_m_axi_gmem6_RREADY),
    .m_axi_gmem6_RDATA(m_axi_gmem6_RDATA),
    .m_axi_gmem6_RLAST(m_axi_gmem6_RLAST),
    .m_axi_gmem6_RID(m_axi_gmem6_RID),
    .m_axi_gmem6_RFIFONUM(m_axi_gmem6_RFIFONUM),
    .m_axi_gmem6_RUSER(m_axi_gmem6_RUSER),
    .m_axi_gmem6_RRESP(m_axi_gmem6_RRESP),
    .m_axi_gmem6_BVALID(1'b0),
    .m_axi_gmem6_BREADY(pu_kernel_10_U0_m_axi_gmem6_BREADY),
    .m_axi_gmem6_BRESP(2'd0),
    .m_axi_gmem6_BID(1'd0),
    .m_axi_gmem6_BUSER(1'd0),
    .B4(B4),
    .K(K)
);

spmm_hls_fifo_w388_d16_A s_01_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(set_tile_broadcast_U0_s_0_din),
    .if_full_n(s_01_full_n),
    .if_write(set_tile_broadcast_U0_s_0_write),
    .if_dout(s_01_dout),
    .if_num_data_valid(s_01_num_data_valid),
    .if_fifo_cap(s_01_fifo_cap),
    .if_empty_n(s_01_empty_n),
    .if_read(pu_kernel_U0_s_01_read)
);

spmm_hls_fifo_w388_d16_A s_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(set_tile_broadcast_U0_s_1_din),
    .if_full_n(s_12_full_n),
    .if_write(set_tile_broadcast_U0_s_1_write),
    .if_dout(s_12_dout),
    .if_num_data_valid(s_12_num_data_valid),
    .if_fifo_cap(s_12_fifo_cap),
    .if_empty_n(s_12_empty_n),
    .if_read(pu_kernel_8_U0_s_12_read)
);

spmm_hls_fifo_w388_d16_A s_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(set_tile_broadcast_U0_s_2_din),
    .if_full_n(s_23_full_n),
    .if_write(set_tile_broadcast_U0_s_2_write),
    .if_dout(s_23_dout),
    .if_num_data_valid(s_23_num_data_valid),
    .if_fifo_cap(s_23_fifo_cap),
    .if_empty_n(s_23_empty_n),
    .if_read(pu_kernel_9_U0_s_23_read)
);

spmm_hls_fifo_w388_d16_A s_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(set_tile_broadcast_U0_s_3_din),
    .if_full_n(s_34_full_n),
    .if_write(set_tile_broadcast_U0_s_3_write),
    .if_dout(s_34_dout),
    .if_num_data_valid(s_34_num_data_valid),
    .if_fifo_cap(s_34_fifo_cap),
    .if_empty_n(s_34_empty_n),
    .if_read(pu_kernel_10_U0_s_34_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_pu_kernel_10_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_pu_kernel_10_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_pu_kernel_10_U0_ap_ready <= ap_sync_pu_kernel_10_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_pu_kernel_8_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_pu_kernel_8_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_pu_kernel_8_U0_ap_ready <= ap_sync_pu_kernel_8_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_pu_kernel_9_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_pu_kernel_9_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_pu_kernel_9_U0_ap_ready <= ap_sync_pu_kernel_9_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_pu_kernel_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_pu_kernel_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_pu_kernel_U0_ap_ready <= ap_sync_pu_kernel_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_set_tile_broadcast_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_set_tile_broadcast_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_set_tile_broadcast_U0_ap_ready <= ap_sync_set_tile_broadcast_U0_ap_ready;
        end
    end
end

assign ap_done = ap_sync_done;

assign ap_idle = (set_tile_broadcast_U0_ap_idle & pu_kernel_U0_ap_idle & pu_kernel_9_U0_ap_idle & pu_kernel_8_U0_ap_idle & pu_kernel_10_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (pu_kernel_U0_ap_done & pu_kernel_9_U0_ap_done & pu_kernel_8_U0_ap_done & pu_kernel_10_U0_ap_done);

assign ap_sync_pu_kernel_10_U0_ap_ready = (pu_kernel_10_U0_ap_ready | ap_sync_reg_pu_kernel_10_U0_ap_ready);

assign ap_sync_pu_kernel_8_U0_ap_ready = (pu_kernel_8_U0_ap_ready | ap_sync_reg_pu_kernel_8_U0_ap_ready);

assign ap_sync_pu_kernel_9_U0_ap_ready = (pu_kernel_9_U0_ap_ready | ap_sync_reg_pu_kernel_9_U0_ap_ready);

assign ap_sync_pu_kernel_U0_ap_ready = (pu_kernel_U0_ap_ready | ap_sync_reg_pu_kernel_U0_ap_ready);

assign ap_sync_ready = (ap_sync_set_tile_broadcast_U0_ap_ready & ap_sync_pu_kernel_U0_ap_ready & ap_sync_pu_kernel_9_U0_ap_ready & ap_sync_pu_kernel_8_U0_ap_ready & ap_sync_pu_kernel_10_U0_ap_ready);

assign ap_sync_set_tile_broadcast_U0_ap_ready = (set_tile_broadcast_U0_ap_ready | ap_sync_reg_set_tile_broadcast_U0_ap_ready);

assign m_axi_gmem1_ARADDR = set_tile_broadcast_U0_m_axi_gmem1_ARADDR;

assign m_axi_gmem1_ARBURST = set_tile_broadcast_U0_m_axi_gmem1_ARBURST;

assign m_axi_gmem1_ARCACHE = set_tile_broadcast_U0_m_axi_gmem1_ARCACHE;

assign m_axi_gmem1_ARID = set_tile_broadcast_U0_m_axi_gmem1_ARID;

assign m_axi_gmem1_ARLEN = set_tile_broadcast_U0_m_axi_gmem1_ARLEN;

assign m_axi_gmem1_ARLOCK = set_tile_broadcast_U0_m_axi_gmem1_ARLOCK;

assign m_axi_gmem1_ARPROT = set_tile_broadcast_U0_m_axi_gmem1_ARPROT;

assign m_axi_gmem1_ARQOS = set_tile_broadcast_U0_m_axi_gmem1_ARQOS;

assign m_axi_gmem1_ARREGION = set_tile_broadcast_U0_m_axi_gmem1_ARREGION;

assign m_axi_gmem1_ARSIZE = set_tile_broadcast_U0_m_axi_gmem1_ARSIZE;

assign m_axi_gmem1_ARUSER = set_tile_broadcast_U0_m_axi_gmem1_ARUSER;

assign m_axi_gmem1_ARVALID = set_tile_broadcast_U0_m_axi_gmem1_ARVALID;

assign m_axi_gmem1_AWADDR = 64'd0;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 32'd0;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_AWVALID = 1'b0;

assign m_axi_gmem1_BREADY = 1'b0;

assign m_axi_gmem1_RREADY = set_tile_broadcast_U0_m_axi_gmem1_RREADY;

assign m_axi_gmem1_WDATA = 32'd0;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 4'd0;

assign m_axi_gmem1_WUSER = 1'd0;

assign m_axi_gmem1_WVALID = 1'b0;

assign m_axi_gmem2_ARADDR = set_tile_broadcast_U0_m_axi_gmem2_ARADDR;

assign m_axi_gmem2_ARBURST = set_tile_broadcast_U0_m_axi_gmem2_ARBURST;

assign m_axi_gmem2_ARCACHE = set_tile_broadcast_U0_m_axi_gmem2_ARCACHE;

assign m_axi_gmem2_ARID = set_tile_broadcast_U0_m_axi_gmem2_ARID;

assign m_axi_gmem2_ARLEN = set_tile_broadcast_U0_m_axi_gmem2_ARLEN;

assign m_axi_gmem2_ARLOCK = set_tile_broadcast_U0_m_axi_gmem2_ARLOCK;

assign m_axi_gmem2_ARPROT = set_tile_broadcast_U0_m_axi_gmem2_ARPROT;

assign m_axi_gmem2_ARQOS = set_tile_broadcast_U0_m_axi_gmem2_ARQOS;

assign m_axi_gmem2_ARREGION = set_tile_broadcast_U0_m_axi_gmem2_ARREGION;

assign m_axi_gmem2_ARSIZE = set_tile_broadcast_U0_m_axi_gmem2_ARSIZE;

assign m_axi_gmem2_ARUSER = set_tile_broadcast_U0_m_axi_gmem2_ARUSER;

assign m_axi_gmem2_ARVALID = set_tile_broadcast_U0_m_axi_gmem2_ARVALID;

assign m_axi_gmem2_AWADDR = 64'd0;

assign m_axi_gmem2_AWBURST = 2'd0;

assign m_axi_gmem2_AWCACHE = 4'd0;

assign m_axi_gmem2_AWID = 1'd0;

assign m_axi_gmem2_AWLEN = 32'd0;

assign m_axi_gmem2_AWLOCK = 2'd0;

assign m_axi_gmem2_AWPROT = 3'd0;

assign m_axi_gmem2_AWQOS = 4'd0;

assign m_axi_gmem2_AWREGION = 4'd0;

assign m_axi_gmem2_AWSIZE = 3'd0;

assign m_axi_gmem2_AWUSER = 1'd0;

assign m_axi_gmem2_AWVALID = 1'b0;

assign m_axi_gmem2_BREADY = 1'b0;

assign m_axi_gmem2_RREADY = set_tile_broadcast_U0_m_axi_gmem2_RREADY;

assign m_axi_gmem2_WDATA = 32'd0;

assign m_axi_gmem2_WID = 1'd0;

assign m_axi_gmem2_WLAST = 1'b0;

assign m_axi_gmem2_WSTRB = 4'd0;

assign m_axi_gmem2_WUSER = 1'd0;

assign m_axi_gmem2_WVALID = 1'b0;

assign m_axi_gmem3_ARADDR = pu_kernel_U0_m_axi_gmem3_ARADDR;

assign m_axi_gmem3_ARBURST = pu_kernel_U0_m_axi_gmem3_ARBURST;

assign m_axi_gmem3_ARCACHE = pu_kernel_U0_m_axi_gmem3_ARCACHE;

assign m_axi_gmem3_ARID = pu_kernel_U0_m_axi_gmem3_ARID;

assign m_axi_gmem3_ARLEN = pu_kernel_U0_m_axi_gmem3_ARLEN;

assign m_axi_gmem3_ARLOCK = pu_kernel_U0_m_axi_gmem3_ARLOCK;

assign m_axi_gmem3_ARPROT = pu_kernel_U0_m_axi_gmem3_ARPROT;

assign m_axi_gmem3_ARQOS = pu_kernel_U0_m_axi_gmem3_ARQOS;

assign m_axi_gmem3_ARREGION = pu_kernel_U0_m_axi_gmem3_ARREGION;

assign m_axi_gmem3_ARSIZE = pu_kernel_U0_m_axi_gmem3_ARSIZE;

assign m_axi_gmem3_ARUSER = pu_kernel_U0_m_axi_gmem3_ARUSER;

assign m_axi_gmem3_ARVALID = pu_kernel_U0_m_axi_gmem3_ARVALID;

assign m_axi_gmem3_AWADDR = 64'd0;

assign m_axi_gmem3_AWBURST = 2'd0;

assign m_axi_gmem3_AWCACHE = 4'd0;

assign m_axi_gmem3_AWID = 1'd0;

assign m_axi_gmem3_AWLEN = 32'd0;

assign m_axi_gmem3_AWLOCK = 2'd0;

assign m_axi_gmem3_AWPROT = 3'd0;

assign m_axi_gmem3_AWQOS = 4'd0;

assign m_axi_gmem3_AWREGION = 4'd0;

assign m_axi_gmem3_AWSIZE = 3'd0;

assign m_axi_gmem3_AWUSER = 1'd0;

assign m_axi_gmem3_AWVALID = 1'b0;

assign m_axi_gmem3_BREADY = 1'b0;

assign m_axi_gmem3_RREADY = pu_kernel_U0_m_axi_gmem3_RREADY;

assign m_axi_gmem3_WDATA = 32'd0;

assign m_axi_gmem3_WID = 1'd0;

assign m_axi_gmem3_WLAST = 1'b0;

assign m_axi_gmem3_WSTRB = 4'd0;

assign m_axi_gmem3_WUSER = 1'd0;

assign m_axi_gmem3_WVALID = 1'b0;

assign m_axi_gmem4_ARADDR = pu_kernel_8_U0_m_axi_gmem4_ARADDR;

assign m_axi_gmem4_ARBURST = pu_kernel_8_U0_m_axi_gmem4_ARBURST;

assign m_axi_gmem4_ARCACHE = pu_kernel_8_U0_m_axi_gmem4_ARCACHE;

assign m_axi_gmem4_ARID = pu_kernel_8_U0_m_axi_gmem4_ARID;

assign m_axi_gmem4_ARLEN = pu_kernel_8_U0_m_axi_gmem4_ARLEN;

assign m_axi_gmem4_ARLOCK = pu_kernel_8_U0_m_axi_gmem4_ARLOCK;

assign m_axi_gmem4_ARPROT = pu_kernel_8_U0_m_axi_gmem4_ARPROT;

assign m_axi_gmem4_ARQOS = pu_kernel_8_U0_m_axi_gmem4_ARQOS;

assign m_axi_gmem4_ARREGION = pu_kernel_8_U0_m_axi_gmem4_ARREGION;

assign m_axi_gmem4_ARSIZE = pu_kernel_8_U0_m_axi_gmem4_ARSIZE;

assign m_axi_gmem4_ARUSER = pu_kernel_8_U0_m_axi_gmem4_ARUSER;

assign m_axi_gmem4_ARVALID = pu_kernel_8_U0_m_axi_gmem4_ARVALID;

assign m_axi_gmem4_AWADDR = 64'd0;

assign m_axi_gmem4_AWBURST = 2'd0;

assign m_axi_gmem4_AWCACHE = 4'd0;

assign m_axi_gmem4_AWID = 1'd0;

assign m_axi_gmem4_AWLEN = 32'd0;

assign m_axi_gmem4_AWLOCK = 2'd0;

assign m_axi_gmem4_AWPROT = 3'd0;

assign m_axi_gmem4_AWQOS = 4'd0;

assign m_axi_gmem4_AWREGION = 4'd0;

assign m_axi_gmem4_AWSIZE = 3'd0;

assign m_axi_gmem4_AWUSER = 1'd0;

assign m_axi_gmem4_AWVALID = 1'b0;

assign m_axi_gmem4_BREADY = 1'b0;

assign m_axi_gmem4_RREADY = pu_kernel_8_U0_m_axi_gmem4_RREADY;

assign m_axi_gmem4_WDATA = 32'd0;

assign m_axi_gmem4_WID = 1'd0;

assign m_axi_gmem4_WLAST = 1'b0;

assign m_axi_gmem4_WSTRB = 4'd0;

assign m_axi_gmem4_WUSER = 1'd0;

assign m_axi_gmem4_WVALID = 1'b0;

assign m_axi_gmem5_ARADDR = pu_kernel_9_U0_m_axi_gmem5_ARADDR;

assign m_axi_gmem5_ARBURST = pu_kernel_9_U0_m_axi_gmem5_ARBURST;

assign m_axi_gmem5_ARCACHE = pu_kernel_9_U0_m_axi_gmem5_ARCACHE;

assign m_axi_gmem5_ARID = pu_kernel_9_U0_m_axi_gmem5_ARID;

assign m_axi_gmem5_ARLEN = pu_kernel_9_U0_m_axi_gmem5_ARLEN;

assign m_axi_gmem5_ARLOCK = pu_kernel_9_U0_m_axi_gmem5_ARLOCK;

assign m_axi_gmem5_ARPROT = pu_kernel_9_U0_m_axi_gmem5_ARPROT;

assign m_axi_gmem5_ARQOS = pu_kernel_9_U0_m_axi_gmem5_ARQOS;

assign m_axi_gmem5_ARREGION = pu_kernel_9_U0_m_axi_gmem5_ARREGION;

assign m_axi_gmem5_ARSIZE = pu_kernel_9_U0_m_axi_gmem5_ARSIZE;

assign m_axi_gmem5_ARUSER = pu_kernel_9_U0_m_axi_gmem5_ARUSER;

assign m_axi_gmem5_ARVALID = pu_kernel_9_U0_m_axi_gmem5_ARVALID;

assign m_axi_gmem5_AWADDR = 64'd0;

assign m_axi_gmem5_AWBURST = 2'd0;

assign m_axi_gmem5_AWCACHE = 4'd0;

assign m_axi_gmem5_AWID = 1'd0;

assign m_axi_gmem5_AWLEN = 32'd0;

assign m_axi_gmem5_AWLOCK = 2'd0;

assign m_axi_gmem5_AWPROT = 3'd0;

assign m_axi_gmem5_AWQOS = 4'd0;

assign m_axi_gmem5_AWREGION = 4'd0;

assign m_axi_gmem5_AWSIZE = 3'd0;

assign m_axi_gmem5_AWUSER = 1'd0;

assign m_axi_gmem5_AWVALID = 1'b0;

assign m_axi_gmem5_BREADY = 1'b0;

assign m_axi_gmem5_RREADY = pu_kernel_9_U0_m_axi_gmem5_RREADY;

assign m_axi_gmem5_WDATA = 32'd0;

assign m_axi_gmem5_WID = 1'd0;

assign m_axi_gmem5_WLAST = 1'b0;

assign m_axi_gmem5_WSTRB = 4'd0;

assign m_axi_gmem5_WUSER = 1'd0;

assign m_axi_gmem5_WVALID = 1'b0;

assign m_axi_gmem6_ARADDR = pu_kernel_10_U0_m_axi_gmem6_ARADDR;

assign m_axi_gmem6_ARBURST = pu_kernel_10_U0_m_axi_gmem6_ARBURST;

assign m_axi_gmem6_ARCACHE = pu_kernel_10_U0_m_axi_gmem6_ARCACHE;

assign m_axi_gmem6_ARID = pu_kernel_10_U0_m_axi_gmem6_ARID;

assign m_axi_gmem6_ARLEN = pu_kernel_10_U0_m_axi_gmem6_ARLEN;

assign m_axi_gmem6_ARLOCK = pu_kernel_10_U0_m_axi_gmem6_ARLOCK;

assign m_axi_gmem6_ARPROT = pu_kernel_10_U0_m_axi_gmem6_ARPROT;

assign m_axi_gmem6_ARQOS = pu_kernel_10_U0_m_axi_gmem6_ARQOS;

assign m_axi_gmem6_ARREGION = pu_kernel_10_U0_m_axi_gmem6_ARREGION;

assign m_axi_gmem6_ARSIZE = pu_kernel_10_U0_m_axi_gmem6_ARSIZE;

assign m_axi_gmem6_ARUSER = pu_kernel_10_U0_m_axi_gmem6_ARUSER;

assign m_axi_gmem6_ARVALID = pu_kernel_10_U0_m_axi_gmem6_ARVALID;

assign m_axi_gmem6_AWADDR = 64'd0;

assign m_axi_gmem6_AWBURST = 2'd0;

assign m_axi_gmem6_AWCACHE = 4'd0;

assign m_axi_gmem6_AWID = 1'd0;

assign m_axi_gmem6_AWLEN = 32'd0;

assign m_axi_gmem6_AWLOCK = 2'd0;

assign m_axi_gmem6_AWPROT = 3'd0;

assign m_axi_gmem6_AWQOS = 4'd0;

assign m_axi_gmem6_AWREGION = 4'd0;

assign m_axi_gmem6_AWSIZE = 3'd0;

assign m_axi_gmem6_AWUSER = 1'd0;

assign m_axi_gmem6_AWVALID = 1'b0;

assign m_axi_gmem6_BREADY = 1'b0;

assign m_axi_gmem6_RREADY = pu_kernel_10_U0_m_axi_gmem6_RREADY;

assign m_axi_gmem6_WDATA = 32'd0;

assign m_axi_gmem6_WID = 1'd0;

assign m_axi_gmem6_WLAST = 1'b0;

assign m_axi_gmem6_WSTRB = 4'd0;

assign m_axi_gmem6_WUSER = 1'd0;

assign m_axi_gmem6_WVALID = 1'b0;

assign pu_kernel_10_U0_ap_continue = ap_sync_continue;

assign pu_kernel_10_U0_ap_start = ((ap_sync_reg_pu_kernel_10_U0_ap_ready ^ 1'b1) & ap_start);

assign pu_kernel_8_U0_ap_continue = ap_sync_continue;

assign pu_kernel_8_U0_ap_start = ((ap_sync_reg_pu_kernel_8_U0_ap_ready ^ 1'b1) & ap_start);

assign pu_kernel_9_U0_ap_continue = ap_sync_continue;

assign pu_kernel_9_U0_ap_start = ((ap_sync_reg_pu_kernel_9_U0_ap_ready ^ 1'b1) & ap_start);

assign pu_kernel_U0_ap_continue = ap_sync_continue;

assign pu_kernel_U0_ap_start = ((ap_sync_reg_pu_kernel_U0_ap_ready ^ 1'b1) & ap_start);

assign set_tile_broadcast_U0_ap_continue = 1'b1;

assign set_tile_broadcast_U0_ap_start = ((ap_sync_reg_set_tile_broadcast_U0_ap_ready ^ 1'b1) & ap_start);

endmodule //spmm_hls_dataflow_in_loop_row_loop
