Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  4 16:08:48 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TEST_wrapper_timing_summary_routed.rpt -pb TEST_wrapper_timing_summary_routed.pb -rpx TEST_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TEST_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 89 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.605        0.000                      0                  161        0.070        0.000                      0                  161        2.000        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
i_CLK                        {0.000 5.000}      10.000          100.000         
  clk_out1_TEST_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_TEST_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                  {0.000 4.000}      23.000          43.478          
  clk_out1_TEST_clk_wiz_0_1  {0.000 46.000}     92.000          10.870          
  clkfbout_TEST_clk_wiz_0_1  {0.000 11.500}     23.000          43.478          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_CLK                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_TEST_clk_wiz_0         36.605        0.000                      0                  161        0.167        0.000                      0                  161       19.500        0.000                       0                    91  
  clkfbout_TEST_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_TEST_clk_wiz_0_1       88.608        0.000                      0                  161        0.167        0.000                      0                  161       45.500        0.000                       0                    91  
  clkfbout_TEST_clk_wiz_0_1                                                                                                                                                   20.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_TEST_clk_wiz_0_1  clk_out1_TEST_clk_wiz_0          0.605        0.000                      0                  161        0.070        0.000                      0                  161  
clk_out1_TEST_clk_wiz_0    clk_out1_TEST_clk_wiz_0_1        0.605        0.000                      0                  161        0.070        0.000                      0                  161  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TEST_clk_wiz_0
  To Clock:  clk_out1_TEST_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.605ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/o_Red_Video_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_TEST_clk_wiz_0 rise@40.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 1.120ns (34.290%)  route 2.146ns (65.710%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.709 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753    -0.640    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.122 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/Q
                         net (fo=11, routed)          0.872     0.750    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[5]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.152     0.902 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_13/O
                         net (fo=4, routed)           0.473     1.376    TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_13_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.326     1.702 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_4/O
                         net (fo=3, routed)           0.801     2.502    TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_4_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124     2.626 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_1/O
                         net (fo=1, routed)           0.000     2.626    TEST_i/VGA_COLOR_0/inst/UUT_n_4
    SLICE_X39Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Red_Video_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.575    38.709    TEST_i/VGA_COLOR_0/inst/i_Clk
    SLICE_X39Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Red_Video_reg[2]/C
                         clock pessimism              0.588    39.297    
                         clock uncertainty           -0.098    39.200    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.032    39.232    TEST_i/VGA_COLOR_0/inst/o_Red_Video_reg[2]
  -------------------------------------------------------------------
                         required time                         39.232    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                 36.605    

Slack (MET) :             36.624ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_TEST_clk_wiz_0 rise@40.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.828ns (25.227%)  route 2.454ns (74.773%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.708 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.754    -0.639    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.183 f  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/Q
                         net (fo=15, routed)          1.043     0.861    TEST_i/VGA_COLOR_0/inst/UUT/w_Col_Count[7]
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.985 f  TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_5/O
                         net (fo=1, routed)           0.771     1.755    TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_5_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.879 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_2/O
                         net (fo=1, routed)           0.640     2.519    TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_2_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.643 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_1/O
                         net (fo=1, routed)           0.000     2.643    TEST_i/VGA_COLOR_0/inst/UUT_n_2
    SLICE_X43Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.574    38.708    TEST_i/VGA_COLOR_0/inst/i_Clk
    SLICE_X43Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/C
                         clock pessimism              0.626    39.334    
                         clock uncertainty           -0.098    39.237    
    SLICE_X43Y36         FDRE (Setup_fdre_C_D)        0.031    39.268    TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]
  -------------------------------------------------------------------
                         required time                         39.268    
                         arrival time                          -2.643    
  -------------------------------------------------------------------
                         slack                                 36.624    

Slack (MET) :             36.635ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_TEST_clk_wiz_0 rise@40.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 1.073ns (35.532%)  route 1.947ns (64.468%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.709 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753    -0.640    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/Q
                         net (fo=9, routed)           1.046     0.825    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[2]
    SLICE_X41Y37         LUT5 (Prop_lut5_I3_O)        0.327     1.152 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_2/O
                         net (fo=4, routed)           0.566     1.718    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_2_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I2_O)        0.327     2.045 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_1/O
                         net (fo=1, routed)           0.335     2.380    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.575    38.709    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[8]/C
                         clock pessimism              0.651    39.360    
                         clock uncertainty           -0.098    39.263    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)       -0.248    39.015    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         39.015    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                 36.635    

Slack (MET) :             36.636ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/o_Grn_Video_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_TEST_clk_wiz_0 rise@40.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.058ns (32.258%)  route 2.222ns (67.742%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 38.707 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.754    -0.639    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.183 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[8]/Q
                         net (fo=13, routed)          0.860     0.677    TEST_i/VGA_COLOR_0/inst/UUT/w_Col_Count[8]
    SLICE_X42Y36         LUT6 (Prop_lut6_I3_O)        0.124     0.801 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_4/O
                         net (fo=1, routed)           0.680     1.481    TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_4_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I1_O)        0.150     1.631 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_2/O
                         net (fo=1, routed)           0.682     2.313    TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_2_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.328     2.641 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_1/O
                         net (fo=1, routed)           0.000     2.641    TEST_i/VGA_COLOR_0/inst/UUT_n_3
    SLICE_X38Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Grn_Video_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.573    38.707    TEST_i/VGA_COLOR_0/inst/i_Clk
    SLICE_X38Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Grn_Video_reg[2]/C
                         clock pessimism              0.588    39.295    
                         clock uncertainty           -0.098    39.198    
    SLICE_X38Y36         FDRE (Setup_fdre_C_D)        0.079    39.277    TEST_i/VGA_COLOR_0/inst/o_Grn_Video_reg[2]
  -------------------------------------------------------------------
                         required time                         39.277    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                 36.636    

Slack (MET) :             36.648ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_TEST_clk_wiz_0 rise@40.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 1.202ns (36.330%)  route 2.107ns (63.670%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.709 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753    -0.640    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.221 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/Q
                         net (fo=9, routed)           1.046     0.825    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[2]
    SLICE_X41Y37         LUT5 (Prop_lut5_I3_O)        0.327     1.152 f  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_2/O
                         net (fo=4, routed)           0.566     1.718    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_2_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I4_O)        0.332     2.050 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[9]_i_4/O
                         net (fo=1, routed)           0.495     2.545    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[9]_i_4_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     2.669 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[9]_i_2/O
                         net (fo=1, routed)           0.000     2.669    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[9]_i_2_n_0
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.575    38.709    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[9]/C
                         clock pessimism              0.626    39.335    
                         clock uncertainty           -0.098    39.238    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.079    39.317    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         39.317    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 36.648    

Slack (MET) :             36.702ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_TEST_clk_wiz_0 rise@40.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.704ns (26.003%)  route 2.003ns (73.997%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.708 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753    -0.640    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.184 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831     0.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124     0.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327     1.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.845     2.068    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X40Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.574    38.708    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X40Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]/C
                         clock pessimism              0.588    39.296    
                         clock uncertainty           -0.098    39.199    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429    38.770    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.770    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                 36.702    

Slack (MET) :             36.702ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_TEST_clk_wiz_0 rise@40.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.704ns (26.003%)  route 2.003ns (73.997%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.708 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753    -0.640    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.184 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831     0.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124     0.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327     1.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.845     2.068    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X40Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.574    38.708    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X40Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]/C
                         clock pessimism              0.588    39.296    
                         clock uncertainty           -0.098    39.199    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429    38.770    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.770    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                 36.702    

Slack (MET) :             36.706ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_TEST_clk_wiz_0 rise@40.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.704ns (26.045%)  route 1.999ns (73.955%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.708 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753    -0.640    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.184 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831     0.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124     0.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327     1.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.841     2.063    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X41Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.574    38.708    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]/C
                         clock pessimism              0.588    39.296    
                         clock uncertainty           -0.098    39.199    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429    38.770    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.770    
                         arrival time                          -2.063    
  -------------------------------------------------------------------
                         slack                                 36.706    

Slack (MET) :             36.721ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_TEST_clk_wiz_0 rise@40.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.704ns (26.168%)  route 1.986ns (73.832%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 38.710 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753    -0.640    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.184 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831     0.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124     0.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327     1.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.828     2.051    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X40Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.576    38.710    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X40Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]/C
                         clock pessimism              0.588    39.298    
                         clock uncertainty           -0.098    39.201    
    SLICE_X40Y38         FDRE (Setup_fdre_C_R)       -0.429    38.772    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 36.721    

Slack (MET) :             36.725ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_TEST_clk_wiz_0 rise@40.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.704ns (26.210%)  route 1.982ns (73.790%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 38.710 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753    -0.640    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.184 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831     0.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124     0.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327     1.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.824     2.046    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X41Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.576    38.710    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/C
                         clock pessimism              0.588    39.298    
                         clock uncertainty           -0.098    39.201    
    SLICE_X41Y38         FDRE (Setup_fdre_C_R)       -0.429    38.772    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -2.046    
  -------------------------------------------------------------------
                         slack                                 36.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.593    -0.502    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X40Y40         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/Q
                         net (fo=5, routed)           0.086    -0.275    TEST_i/VGA_SYNC_0/inst/Q[9]
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  TEST_i/VGA_SYNC_0/inst/o_Col_Count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    TEST_i/VGA_SYNC_0/inst/o_Col_Count[5]
    SLICE_X41Y40         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.862    -0.735    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X41Y40         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[5]/C
                         clock pessimism              0.246    -0.489    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.092    -0.397    TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_HSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.593    -0.502    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X40Y40         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/Q
                         net (fo=5, routed)           0.087    -0.274    TEST_i/VGA_SYNC_0/inst/Q[9]
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.045    -0.229 r  TEST_i/VGA_SYNC_0/inst/o_HSync_INST_0/O
                         net (fo=1, routed)           0.000    -0.229    TEST_i/VGA_COLOR_0/inst/UUT/i_HSync
    SLICE_X41Y40         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_HSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.862    -0.735    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y40         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_HSync_reg/C
                         clock pessimism              0.246    -0.489    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.091    -0.398    TEST_i/VGA_COLOR_0/inst/UUT/o_HSync_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.913%)  route 0.131ns (48.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.590    -0.505    TEST_i/VGA_COLOR_0/inst/i_Clk
    SLICE_X43Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/Q
                         net (fo=3, routed)           0.131    -0.233    TEST_i/VGA_PORCH_0/inst/i_Blu_Video[1]
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.861    -0.736    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.070    -0.417    TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.503    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.249    TEST_i/VGA_PORCH_0/inst/r_Blu_Video[1]
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.861    -0.736    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[1]/C
                         clock pessimism              0.233    -0.503    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.070    -0.433    TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.594    -0.501    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.243    TEST_i/VGA_PORCH_0/inst/r_Blu_Video[0]
    SLICE_X42Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.863    -0.734    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X42Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[0]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.059    -0.429    TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Red_Video_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Red_Video_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.583    -0.512    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X39Y29         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Red_Video_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  TEST_i/VGA_PORCH_0/inst/r_Red_Video_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.254    TEST_i/VGA_PORCH_0/inst/r_Red_Video[0]
    SLICE_X38Y29         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Red_Video_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.850    -0.747    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X38Y29         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Red_Video_reg[0]/C
                         clock pessimism              0.248    -0.499    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.059    -0.440    TEST_i/VGA_PORCH_0/inst/o_Red_Video_reg[0]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.206%)  route 0.139ns (42.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.591    -0.504    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/Q
                         net (fo=8, routed)           0.139    -0.223    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[0]
    SLICE_X42Y37         LUT2 (Prop_lut2_I1_O)        0.045    -0.178 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[1]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.859    -0.738    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[1]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121    -0.368    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.856%)  route 0.141ns (43.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.591    -0.504    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/Q
                         net (fo=8, routed)           0.141    -0.221    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[0]
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.045    -0.176 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[5]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.859    -0.738    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121    -0.368    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Grn_Video_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Grn_Video_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.503    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Grn_Video_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  TEST_i/VGA_PORCH_0/inst/r_Grn_Video_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.245    TEST_i/VGA_PORCH_0/inst/r_Grn_Video[0]
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Grn_Video_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.861    -0.736    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Grn_Video_reg[0]/C
                         clock pessimism              0.233    -0.503    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.066    -0.437    TEST_i/VGA_PORCH_0/inst/o_Grn_Video_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.594    -0.501    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.243    TEST_i/VGA_PORCH_0/inst/r_Blu_Video[2]
    SLICE_X42Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.863    -0.734    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X42Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[2]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.052    -0.436    TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TEST_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   TEST_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y38     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y38     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y38     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y38     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y36     TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y36     TEST_i/VGA_COLOR_0/inst/o_Grn_Video_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y38     TEST_i/VGA_COLOR_0/inst/o_Red_Video_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y38     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y38     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y38     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TEST_clk_wiz_0
  To Clock:  clkfbout_TEST_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TEST_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   TEST_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         23.000      21.751     MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       23.000      77.000     MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         19.000      17.000     MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         19.000      17.000     MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TEST_clk_wiz_0_1
  To Clock:  clk_out1_TEST_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       88.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       45.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.608ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/o_Red_Video_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@92.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 1.120ns (34.290%)  route 2.146ns (65.710%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 90.709 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753    -0.640    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.122 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/Q
                         net (fo=11, routed)          0.872     0.750    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[5]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.152     0.902 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_13/O
                         net (fo=4, routed)           0.473     1.376    TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_13_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.326     1.702 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_4/O
                         net (fo=3, routed)           0.801     2.502    TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_4_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124     2.626 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_1/O
                         net (fo=1, routed)           0.000     2.626    TEST_i/VGA_COLOR_0/inst/UUT_n_4
    SLICE_X39Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Red_Video_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.575    90.709    TEST_i/VGA_COLOR_0/inst/i_Clk
    SLICE_X39Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Red_Video_reg[2]/C
                         clock pessimism              0.588    91.297    
                         clock uncertainty           -0.094    91.203    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.032    91.235    TEST_i/VGA_COLOR_0/inst/o_Red_Video_reg[2]
  -------------------------------------------------------------------
                         required time                         91.235    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                 88.608    

Slack (MET) :             88.627ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@92.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.828ns (25.227%)  route 2.454ns (74.773%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 90.708 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.754    -0.639    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.183 f  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/Q
                         net (fo=15, routed)          1.043     0.861    TEST_i/VGA_COLOR_0/inst/UUT/w_Col_Count[7]
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.985 f  TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_5/O
                         net (fo=1, routed)           0.771     1.755    TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_5_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.879 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_2/O
                         net (fo=1, routed)           0.640     2.519    TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_2_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.643 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_1/O
                         net (fo=1, routed)           0.000     2.643    TEST_i/VGA_COLOR_0/inst/UUT_n_2
    SLICE_X43Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.574    90.708    TEST_i/VGA_COLOR_0/inst/i_Clk
    SLICE_X43Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/C
                         clock pessimism              0.626    91.334    
                         clock uncertainty           -0.094    91.240    
    SLICE_X43Y36         FDRE (Setup_fdre_C_D)        0.031    91.271    TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]
  -------------------------------------------------------------------
                         required time                         91.271    
                         arrival time                          -2.643    
  -------------------------------------------------------------------
                         slack                                 88.627    

Slack (MET) :             88.638ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@92.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 1.073ns (35.532%)  route 1.947ns (64.468%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 90.709 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753    -0.640    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/Q
                         net (fo=9, routed)           1.046     0.825    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[2]
    SLICE_X41Y37         LUT5 (Prop_lut5_I3_O)        0.327     1.152 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_2/O
                         net (fo=4, routed)           0.566     1.718    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_2_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I2_O)        0.327     2.045 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_1/O
                         net (fo=1, routed)           0.335     2.380    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.575    90.709    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[8]/C
                         clock pessimism              0.651    91.360    
                         clock uncertainty           -0.094    91.266    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)       -0.248    91.018    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         91.018    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                 88.638    

Slack (MET) :             88.639ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/o_Grn_Video_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@92.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.058ns (32.258%)  route 2.222ns (67.742%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 90.707 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.754    -0.639    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.183 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[8]/Q
                         net (fo=13, routed)          0.860     0.677    TEST_i/VGA_COLOR_0/inst/UUT/w_Col_Count[8]
    SLICE_X42Y36         LUT6 (Prop_lut6_I3_O)        0.124     0.801 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_4/O
                         net (fo=1, routed)           0.680     1.481    TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_4_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I1_O)        0.150     1.631 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_2/O
                         net (fo=1, routed)           0.682     2.313    TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_2_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.328     2.641 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_1/O
                         net (fo=1, routed)           0.000     2.641    TEST_i/VGA_COLOR_0/inst/UUT_n_3
    SLICE_X38Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Grn_Video_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.573    90.707    TEST_i/VGA_COLOR_0/inst/i_Clk
    SLICE_X38Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Grn_Video_reg[2]/C
                         clock pessimism              0.588    91.295    
                         clock uncertainty           -0.094    91.201    
    SLICE_X38Y36         FDRE (Setup_fdre_C_D)        0.079    91.280    TEST_i/VGA_COLOR_0/inst/o_Grn_Video_reg[2]
  -------------------------------------------------------------------
                         required time                         91.280    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                 88.639    

Slack (MET) :             88.651ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@92.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 1.202ns (36.330%)  route 2.107ns (63.670%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 90.709 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753    -0.640    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.221 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/Q
                         net (fo=9, routed)           1.046     0.825    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[2]
    SLICE_X41Y37         LUT5 (Prop_lut5_I3_O)        0.327     1.152 f  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_2/O
                         net (fo=4, routed)           0.566     1.718    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_2_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I4_O)        0.332     2.050 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[9]_i_4/O
                         net (fo=1, routed)           0.495     2.545    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[9]_i_4_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     2.669 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[9]_i_2/O
                         net (fo=1, routed)           0.000     2.669    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[9]_i_2_n_0
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.575    90.709    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[9]/C
                         clock pessimism              0.626    91.335    
                         clock uncertainty           -0.094    91.241    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.079    91.320    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         91.320    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 88.651    

Slack (MET) :             88.705ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@92.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.704ns (26.003%)  route 2.003ns (73.997%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 90.708 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753    -0.640    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.184 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831     0.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124     0.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327     1.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.845     2.068    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X40Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.574    90.708    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X40Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]/C
                         clock pessimism              0.588    91.296    
                         clock uncertainty           -0.094    91.202    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429    90.773    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         90.773    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                 88.705    

Slack (MET) :             88.705ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@92.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.704ns (26.003%)  route 2.003ns (73.997%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 90.708 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753    -0.640    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.184 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831     0.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124     0.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327     1.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.845     2.068    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X40Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.574    90.708    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X40Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]/C
                         clock pessimism              0.588    91.296    
                         clock uncertainty           -0.094    91.202    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429    90.773    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         90.773    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                 88.705    

Slack (MET) :             88.710ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@92.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.704ns (26.045%)  route 1.999ns (73.955%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 90.708 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753    -0.640    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.184 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831     0.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124     0.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327     1.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.841     2.063    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X41Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.574    90.708    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]/C
                         clock pessimism              0.588    91.296    
                         clock uncertainty           -0.094    91.202    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429    90.773    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         90.773    
                         arrival time                          -2.063    
  -------------------------------------------------------------------
                         slack                                 88.710    

Slack (MET) :             88.724ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@92.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.704ns (26.168%)  route 1.986ns (73.832%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 90.710 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753    -0.640    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.184 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831     0.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124     0.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327     1.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.828     2.051    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X40Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.576    90.710    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X40Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]/C
                         clock pessimism              0.588    91.298    
                         clock uncertainty           -0.094    91.204    
    SLICE_X40Y38         FDRE (Setup_fdre_C_R)       -0.429    90.775    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         90.775    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 88.724    

Slack (MET) :             88.729ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@92.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.704ns (26.210%)  route 1.982ns (73.790%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 90.710 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753    -0.640    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.184 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831     0.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124     0.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327     1.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.824     2.046    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X41Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.576    90.710    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/C
                         clock pessimism              0.588    91.298    
                         clock uncertainty           -0.094    91.204    
    SLICE_X41Y38         FDRE (Setup_fdre_C_R)       -0.429    90.775    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         90.775    
                         arrival time                          -2.046    
  -------------------------------------------------------------------
                         slack                                 88.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.593    -0.502    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X40Y40         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/Q
                         net (fo=5, routed)           0.086    -0.275    TEST_i/VGA_SYNC_0/inst/Q[9]
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  TEST_i/VGA_SYNC_0/inst/o_Col_Count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    TEST_i/VGA_SYNC_0/inst/o_Col_Count[5]
    SLICE_X41Y40         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.862    -0.735    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X41Y40         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[5]/C
                         clock pessimism              0.246    -0.489    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.092    -0.397    TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_HSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.593    -0.502    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X40Y40         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/Q
                         net (fo=5, routed)           0.087    -0.274    TEST_i/VGA_SYNC_0/inst/Q[9]
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.045    -0.229 r  TEST_i/VGA_SYNC_0/inst/o_HSync_INST_0/O
                         net (fo=1, routed)           0.000    -0.229    TEST_i/VGA_COLOR_0/inst/UUT/i_HSync
    SLICE_X41Y40         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_HSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.862    -0.735    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y40         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_HSync_reg/C
                         clock pessimism              0.246    -0.489    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.091    -0.398    TEST_i/VGA_COLOR_0/inst/UUT/o_HSync_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.913%)  route 0.131ns (48.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.590    -0.505    TEST_i/VGA_COLOR_0/inst/i_Clk
    SLICE_X43Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/Q
                         net (fo=3, routed)           0.131    -0.233    TEST_i/VGA_PORCH_0/inst/i_Blu_Video[1]
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.861    -0.736    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.070    -0.417    TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.503    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.249    TEST_i/VGA_PORCH_0/inst/r_Blu_Video[1]
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.861    -0.736    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[1]/C
                         clock pessimism              0.233    -0.503    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.070    -0.433    TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.594    -0.501    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.243    TEST_i/VGA_PORCH_0/inst/r_Blu_Video[0]
    SLICE_X42Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.863    -0.734    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X42Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[0]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.059    -0.429    TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Red_Video_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Red_Video_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.583    -0.512    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X39Y29         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Red_Video_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  TEST_i/VGA_PORCH_0/inst/r_Red_Video_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.254    TEST_i/VGA_PORCH_0/inst/r_Red_Video[0]
    SLICE_X38Y29         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Red_Video_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.850    -0.747    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X38Y29         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Red_Video_reg[0]/C
                         clock pessimism              0.248    -0.499    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.059    -0.440    TEST_i/VGA_PORCH_0/inst/o_Red_Video_reg[0]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.206%)  route 0.139ns (42.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.591    -0.504    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/Q
                         net (fo=8, routed)           0.139    -0.223    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[0]
    SLICE_X42Y37         LUT2 (Prop_lut2_I1_O)        0.045    -0.178 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[1]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.859    -0.738    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[1]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121    -0.368    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.856%)  route 0.141ns (43.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.591    -0.504    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/Q
                         net (fo=8, routed)           0.141    -0.221    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[0]
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.045    -0.176 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[5]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.859    -0.738    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121    -0.368    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Grn_Video_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Grn_Video_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.503    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Grn_Video_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  TEST_i/VGA_PORCH_0/inst/r_Grn_Video_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.245    TEST_i/VGA_PORCH_0/inst/r_Grn_Video[0]
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Grn_Video_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.861    -0.736    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Grn_Video_reg[0]/C
                         clock pessimism              0.233    -0.503    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.066    -0.437    TEST_i/VGA_PORCH_0/inst/o_Grn_Video_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.594    -0.501    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.243    TEST_i/VGA_PORCH_0/inst/r_Blu_Video[2]
    SLICE_X42Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.863    -0.734    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X42Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[2]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.052    -0.436    TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TEST_clk_wiz_0_1
Waveform(ns):       { 0.000 46.000 }
Period(ns):         92.000
Sources:            { TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         92.000      89.845     BUFGCTRL_X0Y16   TEST_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         92.000      90.751     MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         92.000      91.000     SLICE_X41Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         92.000      91.000     SLICE_X40Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         92.000      91.000     SLICE_X40Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         92.000      91.000     SLICE_X40Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         92.000      91.000     SLICE_X40Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         92.000      91.000     SLICE_X42Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         92.000      91.000     SLICE_X40Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         92.000      91.000     SLICE_X41Y38     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       92.000      121.360    MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X40Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X40Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X40Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X41Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X42Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X41Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X41Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X41Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X42Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X41Y37     TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X41Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X40Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X40Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X42Y36     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X41Y38     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X41Y38     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X40Y38     TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X41Y40     TEST_i/VGA_COLOR_0/inst/UUT/o_HSync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X43Y40     TEST_i/VGA_COLOR_0/inst/UUT/o_VSync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         46.000      45.500     SLICE_X43Y36     TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TEST_clk_wiz_0_1
  To Clock:  clkfbout_TEST_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TEST_clk_wiz_0_1
Waveform(ns):       { 0.000 11.500 }
Period(ns):         23.000
Sources:            { TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         23.000      20.845     BUFGCTRL_X0Y17   TEST_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         23.000      21.751     MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         23.000      21.751     MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       23.000      77.000     MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       23.000      190.360    MMCME2_ADV_X0Y1  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TEST_clk_wiz_0_1
  To Clock:  clk_out1_TEST_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/o_Red_Video_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0 rise@280.000ns - clk_out1_TEST_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        3.266ns  (logic 1.120ns (34.290%)  route 2.146ns (65.710%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 278.709 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 275.360 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753   275.360    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518   275.878 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/Q
                         net (fo=11, routed)          0.872   276.750    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[5]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.152   276.902 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_13/O
                         net (fo=4, routed)           0.473   277.376    TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_13_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.326   277.702 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_4/O
                         net (fo=3, routed)           0.801   278.502    TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_4_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124   278.626 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_1/O
                         net (fo=1, routed)           0.000   278.626    TEST_i/VGA_COLOR_0/inst/UUT_n_4
    SLICE_X39Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Red_Video_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.575   278.709    TEST_i/VGA_COLOR_0/inst/i_Clk
    SLICE_X39Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Red_Video_reg[2]/C
                         clock pessimism              0.588   279.297    
                         clock uncertainty           -0.098   279.200    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.032   279.232    TEST_i/VGA_COLOR_0/inst/o_Red_Video_reg[2]
  -------------------------------------------------------------------
                         required time                        279.232    
                         arrival time                        -278.626    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0 rise@280.000ns - clk_out1_TEST_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        3.282ns  (logic 0.828ns (25.227%)  route 2.454ns (74.773%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 278.708 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.639ns = ( 275.361 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.754   275.361    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456   275.817 f  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/Q
                         net (fo=15, routed)          1.043   276.861    TEST_i/VGA_COLOR_0/inst/UUT/w_Col_Count[7]
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.124   276.985 f  TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_5/O
                         net (fo=1, routed)           0.771   277.755    TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_5_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124   277.879 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_2/O
                         net (fo=1, routed)           0.640   278.519    TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_2_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124   278.643 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_1/O
                         net (fo=1, routed)           0.000   278.643    TEST_i/VGA_COLOR_0/inst/UUT_n_2
    SLICE_X43Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.574   278.708    TEST_i/VGA_COLOR_0/inst/i_Clk
    SLICE_X43Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/C
                         clock pessimism              0.626   279.334    
                         clock uncertainty           -0.098   279.237    
    SLICE_X43Y36         FDRE (Setup_fdre_C_D)        0.031   279.268    TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]
  -------------------------------------------------------------------
                         required time                        279.268    
                         arrival time                        -278.643    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0 rise@280.000ns - clk_out1_TEST_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        3.020ns  (logic 1.073ns (35.532%)  route 1.947ns (64.468%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 278.709 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 275.360 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753   275.360    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.419   275.779 f  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/Q
                         net (fo=9, routed)           1.046   276.825    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[2]
    SLICE_X41Y37         LUT5 (Prop_lut5_I3_O)        0.327   277.152 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_2/O
                         net (fo=4, routed)           0.566   277.718    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_2_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I2_O)        0.327   278.045 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_1/O
                         net (fo=1, routed)           0.335   278.380    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.575   278.709    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[8]/C
                         clock pessimism              0.651   279.360    
                         clock uncertainty           -0.098   279.263    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)       -0.248   279.015    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[8]
  -------------------------------------------------------------------
                         required time                        279.015    
                         arrival time                        -278.380    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/o_Grn_Video_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0 rise@280.000ns - clk_out1_TEST_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        3.280ns  (logic 1.058ns (32.258%)  route 2.222ns (67.742%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 278.707 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.639ns = ( 275.361 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.754   275.361    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456   275.817 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[8]/Q
                         net (fo=13, routed)          0.860   276.677    TEST_i/VGA_COLOR_0/inst/UUT/w_Col_Count[8]
    SLICE_X42Y36         LUT6 (Prop_lut6_I3_O)        0.124   276.801 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_4/O
                         net (fo=1, routed)           0.680   277.481    TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_4_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I1_O)        0.150   277.631 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_2/O
                         net (fo=1, routed)           0.682   278.313    TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_2_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.328   278.641 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_1/O
                         net (fo=1, routed)           0.000   278.641    TEST_i/VGA_COLOR_0/inst/UUT_n_3
    SLICE_X38Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Grn_Video_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.573   278.707    TEST_i/VGA_COLOR_0/inst/i_Clk
    SLICE_X38Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Grn_Video_reg[2]/C
                         clock pessimism              0.588   279.295    
                         clock uncertainty           -0.098   279.198    
    SLICE_X38Y36         FDRE (Setup_fdre_C_D)        0.079   279.277    TEST_i/VGA_COLOR_0/inst/o_Grn_Video_reg[2]
  -------------------------------------------------------------------
                         required time                        279.277    
                         arrival time                        -278.641    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0 rise@280.000ns - clk_out1_TEST_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        3.309ns  (logic 1.202ns (36.330%)  route 2.107ns (63.670%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 278.709 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 275.360 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753   275.360    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.419   275.779 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/Q
                         net (fo=9, routed)           1.046   276.825    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[2]
    SLICE_X41Y37         LUT5 (Prop_lut5_I3_O)        0.327   277.152 f  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_2/O
                         net (fo=4, routed)           0.566   277.718    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_2_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I4_O)        0.332   278.050 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[9]_i_4/O
                         net (fo=1, routed)           0.495   278.545    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[9]_i_4_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124   278.669 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[9]_i_2/O
                         net (fo=1, routed)           0.000   278.669    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[9]_i_2_n_0
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.575   278.709    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[9]/C
                         clock pessimism              0.626   279.335    
                         clock uncertainty           -0.098   279.238    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.079   279.317    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[9]
  -------------------------------------------------------------------
                         required time                        279.317    
                         arrival time                        -278.669    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0 rise@280.000ns - clk_out1_TEST_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.707ns  (logic 0.704ns (26.003%)  route 2.003ns (73.997%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 278.708 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 275.360 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753   275.360    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456   275.816 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831   276.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124   276.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327   277.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124   277.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.845   278.068    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X40Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.574   278.708    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X40Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]/C
                         clock pessimism              0.588   279.296    
                         clock uncertainty           -0.098   279.199    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429   278.770    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]
  -------------------------------------------------------------------
                         required time                        278.770    
                         arrival time                        -278.068    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0 rise@280.000ns - clk_out1_TEST_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.707ns  (logic 0.704ns (26.003%)  route 2.003ns (73.997%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 278.708 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 275.360 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753   275.360    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456   275.816 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831   276.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124   276.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327   277.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124   277.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.845   278.068    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X40Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.574   278.708    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X40Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]/C
                         clock pessimism              0.588   279.296    
                         clock uncertainty           -0.098   279.199    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429   278.770    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]
  -------------------------------------------------------------------
                         required time                        278.770    
                         arrival time                        -278.068    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0 rise@280.000ns - clk_out1_TEST_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.703ns  (logic 0.704ns (26.045%)  route 1.999ns (73.955%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 278.708 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 275.360 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753   275.360    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456   275.816 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831   276.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124   276.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327   277.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124   277.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.841   278.063    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X41Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.574   278.708    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]/C
                         clock pessimism              0.588   279.296    
                         clock uncertainty           -0.098   279.199    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429   278.770    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]
  -------------------------------------------------------------------
                         required time                        278.770    
                         arrival time                        -278.063    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0 rise@280.000ns - clk_out1_TEST_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.690ns  (logic 0.704ns (26.168%)  route 1.986ns (73.832%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 278.710 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 275.360 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753   275.360    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456   275.816 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831   276.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124   276.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327   277.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124   277.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.828   278.051    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X40Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.576   278.710    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X40Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]/C
                         clock pessimism              0.588   279.298    
                         clock uncertainty           -0.098   279.201    
    SLICE_X40Y38         FDRE (Setup_fdre_C_R)       -0.429   278.772    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]
  -------------------------------------------------------------------
                         required time                        278.772    
                         arrival time                        -278.051    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0 rise@280.000ns - clk_out1_TEST_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.686ns  (logic 0.704ns (26.210%)  route 1.982ns (73.790%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 278.710 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 275.360 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753   275.360    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456   275.816 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831   276.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124   276.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327   277.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124   277.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.824   278.046    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X41Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.576   278.710    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/C
                         clock pessimism              0.588   279.298    
                         clock uncertainty           -0.098   279.201    
    SLICE_X41Y38         FDRE (Setup_fdre_C_R)       -0.429   278.772    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]
  -------------------------------------------------------------------
                         required time                        278.772    
                         arrival time                        -278.046    
  -------------------------------------------------------------------
                         slack                                  0.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.593    -0.502    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X40Y40         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/Q
                         net (fo=5, routed)           0.086    -0.275    TEST_i/VGA_SYNC_0/inst/Q[9]
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  TEST_i/VGA_SYNC_0/inst/o_Col_Count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    TEST_i/VGA_SYNC_0/inst/o_Col_Count[5]
    SLICE_X41Y40         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.862    -0.735    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X41Y40         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[5]/C
                         clock pessimism              0.246    -0.489    
                         clock uncertainty            0.098    -0.391    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.092    -0.299    TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_HSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.593    -0.502    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X40Y40         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/Q
                         net (fo=5, routed)           0.087    -0.274    TEST_i/VGA_SYNC_0/inst/Q[9]
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.045    -0.229 r  TEST_i/VGA_SYNC_0/inst/o_HSync_INST_0/O
                         net (fo=1, routed)           0.000    -0.229    TEST_i/VGA_COLOR_0/inst/UUT/i_HSync
    SLICE_X41Y40         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_HSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.862    -0.735    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y40         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_HSync_reg/C
                         clock pessimism              0.246    -0.489    
                         clock uncertainty            0.098    -0.391    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.091    -0.300    TEST_i/VGA_COLOR_0/inst/UUT/o_HSync_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.913%)  route 0.131ns (48.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.590    -0.505    TEST_i/VGA_COLOR_0/inst/i_Clk
    SLICE_X43Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/Q
                         net (fo=3, routed)           0.131    -0.233    TEST_i/VGA_PORCH_0/inst/i_Blu_Video[1]
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.861    -0.736    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.098    -0.389    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.070    -0.319    TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.503    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.249    TEST_i/VGA_PORCH_0/inst/r_Blu_Video[1]
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.861    -0.736    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[1]/C
                         clock pessimism              0.233    -0.503    
                         clock uncertainty            0.098    -0.405    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.070    -0.335    TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.594    -0.501    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.243    TEST_i/VGA_PORCH_0/inst/r_Blu_Video[0]
    SLICE_X42Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.863    -0.734    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X42Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[0]/C
                         clock pessimism              0.246    -0.488    
                         clock uncertainty            0.098    -0.390    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.059    -0.331    TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Red_Video_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Red_Video_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.583    -0.512    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X39Y29         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Red_Video_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  TEST_i/VGA_PORCH_0/inst/r_Red_Video_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.254    TEST_i/VGA_PORCH_0/inst/r_Red_Video[0]
    SLICE_X38Y29         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Red_Video_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.850    -0.747    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X38Y29         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Red_Video_reg[0]/C
                         clock pessimism              0.248    -0.499    
                         clock uncertainty            0.098    -0.401    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.059    -0.342    TEST_i/VGA_PORCH_0/inst/o_Red_Video_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.206%)  route 0.139ns (42.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.591    -0.504    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/Q
                         net (fo=8, routed)           0.139    -0.223    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[0]
    SLICE_X42Y37         LUT2 (Prop_lut2_I1_O)        0.045    -0.178 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[1]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.859    -0.738    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[1]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.098    -0.391    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121    -0.270    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.856%)  route 0.141ns (43.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.591    -0.504    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/Q
                         net (fo=8, routed)           0.141    -0.221    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[0]
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.045    -0.176 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[5]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.859    -0.738    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.098    -0.391    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121    -0.270    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Grn_Video_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Grn_Video_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.503    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Grn_Video_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  TEST_i/VGA_PORCH_0/inst/r_Grn_Video_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.245    TEST_i/VGA_PORCH_0/inst/r_Grn_Video[0]
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Grn_Video_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.861    -0.736    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Grn_Video_reg[0]/C
                         clock pessimism              0.233    -0.503    
                         clock uncertainty            0.098    -0.405    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.066    -0.339    TEST_i/VGA_PORCH_0/inst/o_Grn_Video_reg[0]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.594    -0.501    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.243    TEST_i/VGA_PORCH_0/inst/r_Blu_Video[2]
    SLICE_X42Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.863    -0.734    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X42Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[2]/C
                         clock pessimism              0.246    -0.488    
                         clock uncertainty            0.098    -0.390    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.052    -0.338    TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TEST_clk_wiz_0
  To Clock:  clk_out1_TEST_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/o_Red_Video_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@644.000ns - clk_out1_TEST_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        3.266ns  (logic 1.120ns (34.290%)  route 2.146ns (65.710%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 642.709 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 639.360 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753   639.360    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518   639.878 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/Q
                         net (fo=11, routed)          0.872   640.750    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[5]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.152   640.902 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_13/O
                         net (fo=4, routed)           0.473   641.376    TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_13_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.326   641.702 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_4/O
                         net (fo=3, routed)           0.801   642.502    TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_4_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124   642.626 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Red_Video[2]_i_1/O
                         net (fo=1, routed)           0.000   642.626    TEST_i/VGA_COLOR_0/inst/UUT_n_4
    SLICE_X39Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Red_Video_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.575   642.710    TEST_i/VGA_COLOR_0/inst/i_Clk
    SLICE_X39Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Red_Video_reg[2]/C
                         clock pessimism              0.588   643.297    
                         clock uncertainty           -0.098   643.200    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.032   643.232    TEST_i/VGA_COLOR_0/inst/o_Red_Video_reg[2]
  -------------------------------------------------------------------
                         required time                        643.232    
                         arrival time                        -642.626    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@644.000ns - clk_out1_TEST_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        3.282ns  (logic 0.828ns (25.227%)  route 2.454ns (74.773%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 642.708 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.639ns = ( 639.361 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.754   639.361    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456   639.817 f  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/Q
                         net (fo=15, routed)          1.043   640.861    TEST_i/VGA_COLOR_0/inst/UUT/w_Col_Count[7]
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.124   640.985 f  TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_5/O
                         net (fo=1, routed)           0.771   641.755    TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_5_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124   641.879 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_2/O
                         net (fo=1, routed)           0.640   642.519    TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_2_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124   642.643 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Blu_Video[2]_i_1/O
                         net (fo=1, routed)           0.000   642.643    TEST_i/VGA_COLOR_0/inst/UUT_n_2
    SLICE_X43Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.574   642.709    TEST_i/VGA_COLOR_0/inst/i_Clk
    SLICE_X43Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/C
                         clock pessimism              0.626   643.334    
                         clock uncertainty           -0.098   643.237    
    SLICE_X43Y36         FDRE (Setup_fdre_C_D)        0.031   643.268    TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]
  -------------------------------------------------------------------
                         required time                        643.268    
                         arrival time                        -642.643    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@644.000ns - clk_out1_TEST_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        3.020ns  (logic 1.073ns (35.532%)  route 1.947ns (64.468%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 642.709 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 639.360 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753   639.360    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.419   639.779 f  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/Q
                         net (fo=9, routed)           1.046   640.825    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[2]
    SLICE_X41Y37         LUT5 (Prop_lut5_I3_O)        0.327   641.152 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_2/O
                         net (fo=4, routed)           0.566   641.718    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_2_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I2_O)        0.327   642.045 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_1/O
                         net (fo=1, routed)           0.335   642.380    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.575   642.710    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[8]/C
                         clock pessimism              0.651   643.360    
                         clock uncertainty           -0.098   643.263    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)       -0.248   643.015    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[8]
  -------------------------------------------------------------------
                         required time                        643.015    
                         arrival time                        -642.380    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/o_Grn_Video_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@644.000ns - clk_out1_TEST_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        3.280ns  (logic 1.058ns (32.258%)  route 2.222ns (67.742%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 642.707 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.639ns = ( 639.361 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.754   639.361    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456   639.817 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[8]/Q
                         net (fo=13, routed)          0.860   640.677    TEST_i/VGA_COLOR_0/inst/UUT/w_Col_Count[8]
    SLICE_X42Y36         LUT6 (Prop_lut6_I3_O)        0.124   640.801 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_4/O
                         net (fo=1, routed)           0.680   641.481    TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_4_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I1_O)        0.150   641.631 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_2/O
                         net (fo=1, routed)           0.682   642.313    TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_2_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.328   642.641 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Grn_Video[2]_i_1/O
                         net (fo=1, routed)           0.000   642.641    TEST_i/VGA_COLOR_0/inst/UUT_n_3
    SLICE_X38Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Grn_Video_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.573   642.708    TEST_i/VGA_COLOR_0/inst/i_Clk
    SLICE_X38Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Grn_Video_reg[2]/C
                         clock pessimism              0.588   643.295    
                         clock uncertainty           -0.098   643.198    
    SLICE_X38Y36         FDRE (Setup_fdre_C_D)        0.079   643.277    TEST_i/VGA_COLOR_0/inst/o_Grn_Video_reg[2]
  -------------------------------------------------------------------
                         required time                        643.277    
                         arrival time                        -642.641    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@644.000ns - clk_out1_TEST_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        3.309ns  (logic 1.202ns (36.330%)  route 2.107ns (63.670%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 642.709 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 639.360 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753   639.360    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.419   639.779 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[2]/Q
                         net (fo=9, routed)           1.046   640.825    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[2]
    SLICE_X41Y37         LUT5 (Prop_lut5_I3_O)        0.327   641.152 f  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_2/O
                         net (fo=4, routed)           0.566   641.718    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[8]_i_2_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I4_O)        0.332   642.050 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[9]_i_4/O
                         net (fo=1, routed)           0.495   642.545    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[9]_i_4_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124   642.669 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[9]_i_2/O
                         net (fo=1, routed)           0.000   642.669    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[9]_i_2_n_0
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.575   642.710    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[9]/C
                         clock pessimism              0.626   643.335    
                         clock uncertainty           -0.098   643.238    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.079   643.317    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[9]
  -------------------------------------------------------------------
                         required time                        643.317    
                         arrival time                        -642.669    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@644.000ns - clk_out1_TEST_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.707ns  (logic 0.704ns (26.003%)  route 2.003ns (73.997%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 642.708 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 639.360 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753   639.360    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456   639.816 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831   640.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124   640.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327   641.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124   641.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.845   642.068    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X40Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.574   642.709    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X40Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]/C
                         clock pessimism              0.588   643.296    
                         clock uncertainty           -0.098   643.199    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429   642.770    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[2]
  -------------------------------------------------------------------
                         required time                        642.770    
                         arrival time                        -642.068    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@644.000ns - clk_out1_TEST_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.707ns  (logic 0.704ns (26.003%)  route 2.003ns (73.997%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 642.708 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 639.360 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753   639.360    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456   639.816 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831   640.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124   640.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327   641.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124   641.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.845   642.068    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X40Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.574   642.709    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X40Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]/C
                         clock pessimism              0.588   643.296    
                         clock uncertainty           -0.098   643.199    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429   642.770    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[3]
  -------------------------------------------------------------------
                         required time                        642.770    
                         arrival time                        -642.068    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@644.000ns - clk_out1_TEST_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.703ns  (logic 0.704ns (26.045%)  route 1.999ns (73.955%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 642.708 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 639.360 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753   639.360    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456   639.816 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831   640.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124   640.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327   641.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124   641.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.841   642.063    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X41Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.574   642.709    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]/C
                         clock pessimism              0.588   643.296    
                         clock uncertainty           -0.098   643.199    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429   642.770    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[0]
  -------------------------------------------------------------------
                         required time                        642.770    
                         arrival time                        -642.063    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@644.000ns - clk_out1_TEST_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.690ns  (logic 0.704ns (26.168%)  route 1.986ns (73.832%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 642.711 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 639.360 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753   639.360    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456   639.816 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831   640.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124   640.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327   641.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124   641.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.828   642.051    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X40Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.576   642.711    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X40Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]/C
                         clock pessimism              0.588   643.298    
                         clock uncertainty           -0.098   643.201    
    SLICE_X40Y38         FDRE (Setup_fdre_C_R)       -0.429   642.772    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[9]
  -------------------------------------------------------------------
                         required time                        642.772    
                         arrival time                        -642.051    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@644.000ns - clk_out1_TEST_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.686ns  (logic 0.704ns (26.210%)  route 1.982ns (73.790%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 642.711 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 639.360 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.753   639.360    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X39Y39         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456   639.816 f  TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[5]/Q
                         net (fo=8, routed)           0.831   640.647    TEST_i/VGA_SYNC_0/inst/o_Row_Count_reg[9]_0[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124   640.771 r  TEST_i/VGA_SYNC_0/inst/o_VSync_INST_0/O
                         net (fo=2, routed)           0.327   641.098    TEST_i/VGA_COLOR_0/inst/UUT/i_VSync
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124   641.222 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count[9]_i_1/O
                         net (fo=20, routed)          0.824   642.046    TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start
    SLICE_X41Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          1.576   642.711    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y38         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]/C
                         clock pessimism              0.588   643.298    
                         clock uncertainty           -0.098   643.201    
    SLICE_X41Y38         FDRE (Setup_fdre_C_R)       -0.429   642.772    TEST_i/VGA_COLOR_0/inst/UUT/o_Col_Count_reg[7]
  -------------------------------------------------------------------
                         required time                        642.772    
                         arrival time                        -642.046    
  -------------------------------------------------------------------
                         slack                                  0.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.593    -0.502    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X40Y40         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/Q
                         net (fo=5, routed)           0.086    -0.275    TEST_i/VGA_SYNC_0/inst/Q[9]
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  TEST_i/VGA_SYNC_0/inst/o_Col_Count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    TEST_i/VGA_SYNC_0/inst/o_Col_Count[5]
    SLICE_X41Y40         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.862    -0.735    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X41Y40         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[5]/C
                         clock pessimism              0.246    -0.489    
                         clock uncertainty            0.098    -0.391    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.092    -0.299    TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_HSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.593    -0.502    TEST_i/VGA_SYNC_0/inst/i_Clk
    SLICE_X40Y40         FDRE                                         r  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  TEST_i/VGA_SYNC_0/inst/o_Col_Count_reg[9]/Q
                         net (fo=5, routed)           0.087    -0.274    TEST_i/VGA_SYNC_0/inst/Q[9]
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.045    -0.229 r  TEST_i/VGA_SYNC_0/inst/o_HSync_INST_0/O
                         net (fo=1, routed)           0.000    -0.229    TEST_i/VGA_COLOR_0/inst/UUT/i_HSync
    SLICE_X41Y40         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_HSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.862    -0.735    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y40         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_HSync_reg/C
                         clock pessimism              0.246    -0.489    
                         clock uncertainty            0.098    -0.391    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.091    -0.300    TEST_i/VGA_COLOR_0/inst/UUT/o_HSync_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.913%)  route 0.131ns (48.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.590    -0.505    TEST_i/VGA_COLOR_0/inst/i_Clk
    SLICE_X43Y36         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  TEST_i/VGA_COLOR_0/inst/o_Blu_Video_reg[2]/Q
                         net (fo=3, routed)           0.131    -0.233    TEST_i/VGA_PORCH_0/inst/i_Blu_Video[1]
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.861    -0.736    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.098    -0.389    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.070    -0.319    TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.503    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.249    TEST_i/VGA_PORCH_0/inst/r_Blu_Video[1]
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.861    -0.736    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[1]/C
                         clock pessimism              0.233    -0.503    
                         clock uncertainty            0.098    -0.405    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.070    -0.335    TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.594    -0.501    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.243    TEST_i/VGA_PORCH_0/inst/r_Blu_Video[0]
    SLICE_X42Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.863    -0.734    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X42Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[0]/C
                         clock pessimism              0.246    -0.488    
                         clock uncertainty            0.098    -0.390    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.059    -0.331    TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Red_Video_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Red_Video_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.583    -0.512    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X39Y29         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Red_Video_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  TEST_i/VGA_PORCH_0/inst/r_Red_Video_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.254    TEST_i/VGA_PORCH_0/inst/r_Red_Video[0]
    SLICE_X38Y29         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Red_Video_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.850    -0.747    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X38Y29         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Red_Video_reg[0]/C
                         clock pessimism              0.248    -0.499    
                         clock uncertainty            0.098    -0.401    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.059    -0.342    TEST_i/VGA_PORCH_0/inst/o_Red_Video_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.206%)  route 0.139ns (42.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.591    -0.504    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/Q
                         net (fo=8, routed)           0.139    -0.223    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[0]
    SLICE_X42Y37         LUT2 (Prop_lut2_I1_O)        0.045    -0.178 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[1]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.859    -0.738    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[1]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.098    -0.391    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121    -0.270    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.856%)  route 0.141ns (43.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.591    -0.504    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X41Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[0]/Q
                         net (fo=8, routed)           0.141    -0.221    TEST_i/VGA_COLOR_0/inst/UUT/w_Row_Count[0]
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.045    -0.176 r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count[5]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.859    -0.738    TEST_i/VGA_COLOR_0/inst/UUT/i_Clk
    SLICE_X42Y37         FDRE                                         r  TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.098    -0.391    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121    -0.270    TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Grn_Video_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Grn_Video_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.503    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Grn_Video_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  TEST_i/VGA_PORCH_0/inst/r_Grn_Video_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.245    TEST_i/VGA_PORCH_0/inst/r_Grn_Video[0]
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Grn_Video_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.861    -0.736    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y38         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Grn_Video_reg[0]/C
                         clock pessimism              0.233    -0.503    
                         clock uncertainty            0.098    -0.405    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.066    -0.339    TEST_i/VGA_PORCH_0/inst/o_Grn_Video_reg[0]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.594    -0.501    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X43Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  TEST_i/VGA_PORCH_0/inst/r_Blu_Video_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.243    TEST_i/VGA_PORCH_0/inst/r_Blu_Video[2]
    SLICE_X42Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  TEST_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    TEST_i/clk_wiz/inst/clk_in1_TEST_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  TEST_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    TEST_i/clk_wiz/inst/clk_out1_TEST_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  TEST_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=89, routed)          0.863    -0.734    TEST_i/VGA_PORCH_0/inst/i_Clk
    SLICE_X42Y44         FDRE                                         r  TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[2]/C
                         clock pessimism              0.246    -0.488    
                         clock uncertainty            0.098    -0.390    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.052    -0.338    TEST_i/VGA_PORCH_0/inst/o_Blu_Video_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.095    





