--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml PhotonCounter.twx PhotonCounter.ncd -o PhotonCounter.twr
PhotonCounter.pcf -ucf photonconnections.ucf

Design file:              PhotonCounter.ncd
Physical constraint file: PhotonCounter.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk" PERIOD = 6.4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19318 paths analyzed, 9029 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.096ns.
--------------------------------------------------------------------------------

Paths for end point counter1<11>/count_f_13 (SLICE_X36Y54.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          counter1<11>/count_f_13 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.979ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.460 - 0.442)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to counter1<11>/count_f_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.AQ      Tcko                  0.476   reset
                                                       reset
    SLICE_X12Y40.A5      net (fanout=220)      1.493   reset
    SLICE_X12Y40.AMUX    Tilo                  0.298   Mcount_counter_f_val
                                                       counter2<25>/reset_i_clear_i_OR_69_o1
    SLICE_X36Y54.SR      net (fanout=259)      3.283   counter2<25>/reset_i_clear_i_OR_69_o
    SLICE_X36Y54.CLK     Tsrck                 0.429   counter1<11>/count_f<15>
                                                       counter1<11>/count_f_13
    -------------------------------------------------  ---------------------------
    Total                                      5.979ns (1.203ns logic, 4.776ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_1 (FF)
  Destination:          counter1<11>/count_f_13 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.689ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.460 - 0.437)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_1 to counter1<11>/count_f_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.AQ      Tcko                  0.476   TrigIn40<6>
                                                       ep40/ep_trigger_1
    SLICE_X12Y40.A3      net (fanout=5)        1.203   TrigIn40<1>
    SLICE_X12Y40.AMUX    Tilo                  0.298   Mcount_counter_f_val
                                                       counter2<25>/reset_i_clear_i_OR_69_o1
    SLICE_X36Y54.SR      net (fanout=259)      3.283   counter2<25>/reset_i_clear_i_OR_69_o
    SLICE_X36Y54.CLK     Tsrck                 0.429   counter1<11>/count_f<15>
                                                       counter1<11>/count_f_13
    -------------------------------------------------  ---------------------------
    Total                                      5.689ns (1.203ns logic, 4.486ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_5 (FF)
  Destination:          counter1<11>/count_f_13 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.666ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.460 - 0.437)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_5 to counter1<11>/count_f_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BQ      Tcko                  0.476   TrigIn40<6>
                                                       ep40/ep_trigger_5
    SLICE_X12Y40.A2      net (fanout=3)        1.180   TrigIn40<5>
    SLICE_X12Y40.AMUX    Tilo                  0.298   Mcount_counter_f_val
                                                       counter2<25>/reset_i_clear_i_OR_69_o1
    SLICE_X36Y54.SR      net (fanout=259)      3.283   counter2<25>/reset_i_clear_i_OR_69_o
    SLICE_X36Y54.CLK     Tsrck                 0.429   counter1<11>/count_f<15>
                                                       counter1<11>/count_f_13
    -------------------------------------------------  ---------------------------
    Total                                      5.666ns (1.203ns logic, 4.463ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point counter1<11>/count_f_12 (SLICE_X36Y54.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          counter1<11>/count_f_12 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.968ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.460 - 0.442)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to counter1<11>/count_f_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.AQ      Tcko                  0.476   reset
                                                       reset
    SLICE_X12Y40.A5      net (fanout=220)      1.493   reset
    SLICE_X12Y40.AMUX    Tilo                  0.298   Mcount_counter_f_val
                                                       counter2<25>/reset_i_clear_i_OR_69_o1
    SLICE_X36Y54.SR      net (fanout=259)      3.283   counter2<25>/reset_i_clear_i_OR_69_o
    SLICE_X36Y54.CLK     Tsrck                 0.418   counter1<11>/count_f<15>
                                                       counter1<11>/count_f_12
    -------------------------------------------------  ---------------------------
    Total                                      5.968ns (1.192ns logic, 4.776ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_1 (FF)
  Destination:          counter1<11>/count_f_12 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.678ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.460 - 0.437)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_1 to counter1<11>/count_f_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.AQ      Tcko                  0.476   TrigIn40<6>
                                                       ep40/ep_trigger_1
    SLICE_X12Y40.A3      net (fanout=5)        1.203   TrigIn40<1>
    SLICE_X12Y40.AMUX    Tilo                  0.298   Mcount_counter_f_val
                                                       counter2<25>/reset_i_clear_i_OR_69_o1
    SLICE_X36Y54.SR      net (fanout=259)      3.283   counter2<25>/reset_i_clear_i_OR_69_o
    SLICE_X36Y54.CLK     Tsrck                 0.418   counter1<11>/count_f<15>
                                                       counter1<11>/count_f_12
    -------------------------------------------------  ---------------------------
    Total                                      5.678ns (1.192ns logic, 4.486ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_5 (FF)
  Destination:          counter1<11>/count_f_12 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.655ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.460 - 0.437)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_5 to counter1<11>/count_f_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BQ      Tcko                  0.476   TrigIn40<6>
                                                       ep40/ep_trigger_5
    SLICE_X12Y40.A2      net (fanout=3)        1.180   TrigIn40<5>
    SLICE_X12Y40.AMUX    Tilo                  0.298   Mcount_counter_f_val
                                                       counter2<25>/reset_i_clear_i_OR_69_o1
    SLICE_X36Y54.SR      net (fanout=259)      3.283   counter2<25>/reset_i_clear_i_OR_69_o
    SLICE_X36Y54.CLK     Tsrck                 0.418   counter1<11>/count_f<15>
                                                       counter1<11>/count_f_12
    -------------------------------------------------  ---------------------------
    Total                                      5.655ns (1.192ns logic, 4.463ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point counter1<11>/count_f_14 (SLICE_X36Y54.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          counter1<11>/count_f_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.945ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.460 - 0.442)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to counter1<11>/count_f_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.AQ      Tcko                  0.476   reset
                                                       reset
    SLICE_X12Y40.A5      net (fanout=220)      1.493   reset
    SLICE_X12Y40.AMUX    Tilo                  0.298   Mcount_counter_f_val
                                                       counter2<25>/reset_i_clear_i_OR_69_o1
    SLICE_X36Y54.SR      net (fanout=259)      3.283   counter2<25>/reset_i_clear_i_OR_69_o
    SLICE_X36Y54.CLK     Tsrck                 0.395   counter1<11>/count_f<15>
                                                       counter1<11>/count_f_14
    -------------------------------------------------  ---------------------------
    Total                                      5.945ns (1.169ns logic, 4.776ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_1 (FF)
  Destination:          counter1<11>/count_f_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.655ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.460 - 0.437)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_1 to counter1<11>/count_f_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.AQ      Tcko                  0.476   TrigIn40<6>
                                                       ep40/ep_trigger_1
    SLICE_X12Y40.A3      net (fanout=5)        1.203   TrigIn40<1>
    SLICE_X12Y40.AMUX    Tilo                  0.298   Mcount_counter_f_val
                                                       counter2<25>/reset_i_clear_i_OR_69_o1
    SLICE_X36Y54.SR      net (fanout=259)      3.283   counter2<25>/reset_i_clear_i_OR_69_o
    SLICE_X36Y54.CLK     Tsrck                 0.395   counter1<11>/count_f<15>
                                                       counter1<11>/count_f_14
    -------------------------------------------------  ---------------------------
    Total                                      5.655ns (1.169ns logic, 4.486ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_5 (FF)
  Destination:          counter1<11>/count_f_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.460 - 0.437)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_5 to counter1<11>/count_f_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BQ      Tcko                  0.476   TrigIn40<6>
                                                       ep40/ep_trigger_5
    SLICE_X12Y40.A2      net (fanout=3)        1.180   TrigIn40<5>
    SLICE_X12Y40.AMUX    Tilo                  0.298   Mcount_counter_f_val
                                                       counter2<25>/reset_i_clear_i_OR_69_o1
    SLICE_X36Y54.SR      net (fanout=259)      3.283   counter2<25>/reset_i_clear_i_OR_69_o
    SLICE_X36Y54.CLK     Tsrck                 0.395   counter1<11>/count_f<15>
                                                       counter1<11>/count_f_14
    -------------------------------------------------  ---------------------------
    Total                                      5.632ns (1.169ns logic, 4.463ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk" PERIOD = 6.4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter2<15>/count_o_2 (SLICE_X19Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset (FF)
  Destination:          counter2<15>/count_o_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.074 - 0.075)
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reset to counter2<15>/count_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.AQ      Tcko                  0.200   reset
                                                       reset
    SLICE_X19Y36.SR      net (fanout=220)      0.321   reset
    SLICE_X19Y36.CLK     Tcksr       (-Th)     0.139   counter2<15>/count_o<5>
                                                       counter2<15>/count_o_2
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.061ns logic, 0.321ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point counter2<15>/count_o_10 (SLICE_X19Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset (FF)
  Destination:          counter2<15>/count_o_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.074 - 0.075)
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reset to counter2<15>/count_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.AQ      Tcko                  0.200   reset
                                                       reset
    SLICE_X19Y36.SR      net (fanout=220)      0.321   reset
    SLICE_X19Y36.CLK     Tcksr       (-Th)     0.138   counter2<15>/count_o<5>
                                                       counter2<15>/count_o_10
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.062ns logic, 0.321ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point counter2<15>/count_o_6 (SLICE_X19Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset (FF)
  Destination:          counter2<15>/count_o_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.074 - 0.075)
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reset to counter2<15>/count_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.AQ      Tcko                  0.200   reset
                                                       reset
    SLICE_X19Y36.SR      net (fanout=220)      0.321   reset
    SLICE_X19Y36.CLK     Tcksr       (-Th)     0.138   counter2<15>/count_o<5>
                                                       counter2<15>/count_o_6
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.062ns logic, 0.321ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk" PERIOD = 6.4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y2.CLKAWRCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y5.CLKAWRCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.001ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: counter2_251/CLK
  Logical resource: Mshreg_clear_photons/CLK
  Location pin: SLICE_X10Y40.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2543 paths analyzed, 554 endpoints analyzed, 29 failing endpoints
 29 timing errors detected. (29 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.586ns.
--------------------------------------------------------------------------------

Paths for end point clk2x_counter_22 (SLICE_X37Y38.D3), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk2x_counter_1 (FF)
  Destination:          clk2x_counter_22 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.396ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.339 - 0.360)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk2x_counter_1 to clk2x_counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y36.DQ      Tcko                  0.525   clk2x_counter<1>
                                                       clk2x_counter_1
    SLICE_X36Y35.B3      net (fanout=2)        0.648   clk2x_counter<1>
    SLICE_X36Y35.COUT    Topcyb                0.448   Mcount_clk2x_counter_cy<3>
                                                       clk2x_counter<1>_rt
                                                       Mcount_clk2x_counter_cy<3>
    SLICE_X36Y36.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<3>
    SLICE_X36Y36.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<7>
                                                       Mcount_clk2x_counter_cy<7>
    SLICE_X36Y37.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<7>
    SLICE_X36Y37.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<11>
                                                       Mcount_clk2x_counter_cy<11>
    SLICE_X36Y38.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<11>
    SLICE_X36Y38.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<15>
                                                       Mcount_clk2x_counter_cy<15>
    SLICE_X36Y39.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<15>
    SLICE_X36Y39.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<19>
                                                       Mcount_clk2x_counter_cy<19>
    SLICE_X36Y40.CIN     net (fanout=1)        0.082   Mcount_clk2x_counter_cy<19>
    SLICE_X36Y40.CMUX    Tcinc                 0.289   Mcount_clk2x_counter_cy<23>
                                                       Mcount_clk2x_counter_cy<23>
    SLICE_X37Y38.D3      net (fanout=1)        0.655   Result<22>1
    SLICE_X37Y38.CLK     Tas                   0.373   clk2x_counter<22>
                                                       clk2x_counter_22_rstpot
                                                       clk2x_counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.396ns (1.999ns logic, 1.397ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk2x_counter_0 (FF)
  Destination:          clk2x_counter_22 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.252ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.185 - 0.198)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk2x_counter_0 to clk2x_counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y37.DQ      Tcko                  0.430   clk2x_counter<0>
                                                       clk2x_counter_0
    SLICE_X36Y35.A3      net (fanout=2)        0.575   clk2x_counter<0>
    SLICE_X36Y35.COUT    Topcya                0.472   Mcount_clk2x_counter_cy<3>
                                                       Mcount_clk2x_counter_lut<0>_INV_0
                                                       Mcount_clk2x_counter_cy<3>
    SLICE_X36Y36.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<3>
    SLICE_X36Y36.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<7>
                                                       Mcount_clk2x_counter_cy<7>
    SLICE_X36Y37.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<7>
    SLICE_X36Y37.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<11>
                                                       Mcount_clk2x_counter_cy<11>
    SLICE_X36Y38.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<11>
    SLICE_X36Y38.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<15>
                                                       Mcount_clk2x_counter_cy<15>
    SLICE_X36Y39.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<15>
    SLICE_X36Y39.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<19>
                                                       Mcount_clk2x_counter_cy<19>
    SLICE_X36Y40.CIN     net (fanout=1)        0.082   Mcount_clk2x_counter_cy<19>
    SLICE_X36Y40.CMUX    Tcinc                 0.289   Mcount_clk2x_counter_cy<23>
                                                       Mcount_clk2x_counter_cy<23>
    SLICE_X37Y38.D3      net (fanout=1)        0.655   Result<22>1
    SLICE_X37Y38.CLK     Tas                   0.373   clk2x_counter<22>
                                                       clk2x_counter_22_rstpot
                                                       clk2x_counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (1.928ns logic, 1.324ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk2x_counter_4 (FF)
  Destination:          clk2x_counter_22 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.179ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.339 - 0.358)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk2x_counter_4 to clk2x_counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y37.DQ      Tcko                  0.430   clk2x_counter<4>
                                                       clk2x_counter_4
    SLICE_X36Y36.A3      net (fanout=2)        0.596   clk2x_counter<4>
    SLICE_X36Y36.COUT    Topcya                0.472   Mcount_clk2x_counter_cy<7>
                                                       clk2x_counter<4>_rt
                                                       Mcount_clk2x_counter_cy<7>
    SLICE_X36Y37.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<7>
    SLICE_X36Y37.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<11>
                                                       Mcount_clk2x_counter_cy<11>
    SLICE_X36Y38.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<11>
    SLICE_X36Y38.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<15>
                                                       Mcount_clk2x_counter_cy<15>
    SLICE_X36Y39.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<15>
    SLICE_X36Y39.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<19>
                                                       Mcount_clk2x_counter_cy<19>
    SLICE_X36Y40.CIN     net (fanout=1)        0.082   Mcount_clk2x_counter_cy<19>
    SLICE_X36Y40.CMUX    Tcinc                 0.289   Mcount_clk2x_counter_cy<23>
                                                       Mcount_clk2x_counter_cy<23>
    SLICE_X37Y38.D3      net (fanout=1)        0.655   Result<22>1
    SLICE_X37Y38.CLK     Tas                   0.373   clk2x_counter<22>
                                                       clk2x_counter_22_rstpot
                                                       clk2x_counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (1.837ns logic, 1.342ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point sync_buf_1 (SLICE_X14Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_buf_0 (FF)
  Destination:          sync_buf_1 (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.754ns (Levels of Logic = 0)
  Clock Path Skew:      -0.652ns (0.303 - 0.955)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_buf_0 to sync_buf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X8Y60.Q4      Tickq                 1.778   sync_buf<0>
                                                       sync_buf_0
    SLICE_X14Y61.BX      net (fanout=1)        0.891   sync_buf<0>
    SLICE_X14Y61.CLK     Tdick                 0.085   sync_buf<2>
                                                       sync_buf_1
    -------------------------------------------------  ---------------------------
    Total                                      2.754ns (1.863ns logic, 0.891ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------

Paths for end point clk2x_counter_28 (SLICE_X35Y42.A5), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk2x_counter_1 (FF)
  Destination:          clk2x_counter_28 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.308ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.341 - 0.360)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk2x_counter_1 to clk2x_counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y36.DQ      Tcko                  0.525   clk2x_counter<1>
                                                       clk2x_counter_1
    SLICE_X36Y35.B3      net (fanout=2)        0.648   clk2x_counter<1>
    SLICE_X36Y35.COUT    Topcyb                0.448   Mcount_clk2x_counter_cy<3>
                                                       clk2x_counter<1>_rt
                                                       Mcount_clk2x_counter_cy<3>
    SLICE_X36Y36.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<3>
    SLICE_X36Y36.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<7>
                                                       Mcount_clk2x_counter_cy<7>
    SLICE_X36Y37.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<7>
    SLICE_X36Y37.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<11>
                                                       Mcount_clk2x_counter_cy<11>
    SLICE_X36Y38.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<11>
    SLICE_X36Y38.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<15>
                                                       Mcount_clk2x_counter_cy<15>
    SLICE_X36Y39.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<15>
    SLICE_X36Y39.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<19>
                                                       Mcount_clk2x_counter_cy<19>
    SLICE_X36Y40.CIN     net (fanout=1)        0.082   Mcount_clk2x_counter_cy<19>
    SLICE_X36Y40.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<23>
                                                       Mcount_clk2x_counter_cy<23>
    SLICE_X36Y41.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<23>
    SLICE_X36Y41.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<27>
                                                       Mcount_clk2x_counter_cy<27>
    SLICE_X36Y42.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<27>
    SLICE_X36Y42.AMUX    Tcina                 0.210   clk2x_counter<31>
                                                       Mcount_clk2x_counter_xor<31>
    SLICE_X35Y42.A5      net (fanout=1)        0.458   Result<28>1
    SLICE_X35Y42.CLK     Tas                   0.373   clk2x_counter<28>
                                                       clk2x_counter_28_rstpot
                                                       clk2x_counter_28
    -------------------------------------------------  ---------------------------
    Total                                      3.308ns (2.102ns logic, 1.206ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk2x_counter_0 (FF)
  Destination:          clk2x_counter_28 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.164ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.341 - 0.358)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk2x_counter_0 to clk2x_counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y37.DQ      Tcko                  0.430   clk2x_counter<0>
                                                       clk2x_counter_0
    SLICE_X36Y35.A3      net (fanout=2)        0.575   clk2x_counter<0>
    SLICE_X36Y35.COUT    Topcya                0.472   Mcount_clk2x_counter_cy<3>
                                                       Mcount_clk2x_counter_lut<0>_INV_0
                                                       Mcount_clk2x_counter_cy<3>
    SLICE_X36Y36.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<3>
    SLICE_X36Y36.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<7>
                                                       Mcount_clk2x_counter_cy<7>
    SLICE_X36Y37.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<7>
    SLICE_X36Y37.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<11>
                                                       Mcount_clk2x_counter_cy<11>
    SLICE_X36Y38.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<11>
    SLICE_X36Y38.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<15>
                                                       Mcount_clk2x_counter_cy<15>
    SLICE_X36Y39.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<15>
    SLICE_X36Y39.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<19>
                                                       Mcount_clk2x_counter_cy<19>
    SLICE_X36Y40.CIN     net (fanout=1)        0.082   Mcount_clk2x_counter_cy<19>
    SLICE_X36Y40.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<23>
                                                       Mcount_clk2x_counter_cy<23>
    SLICE_X36Y41.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<23>
    SLICE_X36Y41.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<27>
                                                       Mcount_clk2x_counter_cy<27>
    SLICE_X36Y42.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<27>
    SLICE_X36Y42.AMUX    Tcina                 0.210   clk2x_counter<31>
                                                       Mcount_clk2x_counter_xor<31>
    SLICE_X35Y42.A5      net (fanout=1)        0.458   Result<28>1
    SLICE_X35Y42.CLK     Tas                   0.373   clk2x_counter<28>
                                                       clk2x_counter_28_rstpot
                                                       clk2x_counter_28
    -------------------------------------------------  ---------------------------
    Total                                      3.164ns (2.031ns logic, 1.133ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk2x_counter_4 (FF)
  Destination:          clk2x_counter_28 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.091ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.341 - 0.358)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk2x_counter_4 to clk2x_counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y37.DQ      Tcko                  0.430   clk2x_counter<4>
                                                       clk2x_counter_4
    SLICE_X36Y36.A3      net (fanout=2)        0.596   clk2x_counter<4>
    SLICE_X36Y36.COUT    Topcya                0.472   Mcount_clk2x_counter_cy<7>
                                                       clk2x_counter<4>_rt
                                                       Mcount_clk2x_counter_cy<7>
    SLICE_X36Y37.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<7>
    SLICE_X36Y37.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<11>
                                                       Mcount_clk2x_counter_cy<11>
    SLICE_X36Y38.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<11>
    SLICE_X36Y38.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<15>
                                                       Mcount_clk2x_counter_cy<15>
    SLICE_X36Y39.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<15>
    SLICE_X36Y39.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<19>
                                                       Mcount_clk2x_counter_cy<19>
    SLICE_X36Y40.CIN     net (fanout=1)        0.082   Mcount_clk2x_counter_cy<19>
    SLICE_X36Y40.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<23>
                                                       Mcount_clk2x_counter_cy<23>
    SLICE_X36Y41.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<23>
    SLICE_X36Y41.COUT    Tbyp                  0.091   Mcount_clk2x_counter_cy<27>
                                                       Mcount_clk2x_counter_cy<27>
    SLICE_X36Y42.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_cy<27>
    SLICE_X36Y42.AMUX    Tcina                 0.210   clk2x_counter<31>
                                                       Mcount_clk2x_counter_xor<31>
    SLICE_X35Y42.A5      net (fanout=1)        0.458   Result<28>1
    SLICE_X35Y42.CLK     Tas                   0.373   clk2x_counter<28>
                                                       clk2x_counter_28_rstpot
                                                       clk2x_counter_28
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (1.940ns logic, 1.151ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point photons1_25_BRB0 (SLICE_X33Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photons1_24 (FF)
  Destination:          photons1_25_BRB0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: photons1_24 to photons1_25_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y49.AQ      Tcko                  0.198   photons1_25_BRB1
                                                       photons1_24
    SLICE_X33Y49.BX      net (fanout=2)        0.142   photons1<24>
    SLICE_X33Y49.CLK     Tckdi       (-Th)    -0.059   photons1_25_BRB1
                                                       photons1_25_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point photons2_25_BRB0 (SLICE_X31Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photons2_24 (FF)
  Destination:          photons2_25_BRB0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: photons2_24 to photons2_25_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y48.AQ      Tcko                  0.198   photons2_25_BRB0
                                                       photons2_24
    SLICE_X31Y48.BX      net (fanout=2)        0.149   photons2<24>
    SLICE_X31Y48.CLK     Tckdi       (-Th)    -0.059   photons2_25_BRB0
                                                       photons2_25_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.257ns logic, 0.149ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point photons_sync1_24 (SLICE_X32Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photons_sync1_24 (FF)
  Destination:          photons_sync1_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: photons_sync1_24 to photons_sync1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.AQ      Tcko                  0.200   photons_sync1<25>
                                                       photons_sync1_24
    SLICE_X32Y49.A6      net (fanout=2)        0.028   photons_sync1<24>
    SLICE_X32Y49.CLK     Tah         (-Th)    -0.190   photons_sync1<25>
                                                       photons_sync1_24_dpot
                                                       photons_sync1_24
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.951ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: pulsed_sig/CLK0
  Logical resource: pulsed_sig/CK0
  Location pin: OLOGIC_X18Y13.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 1.334ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: sync_buf<0>/CLK0
  Logical resource: sync_buf_0/CLK0
  Location pin: ILOGIC_X8Y60.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 1.801ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: pmt_buf1_1_BRB1/CLK
  Logical resource: Mshreg_pmt_buf1_1_BRB1/CLK
  Location pin: SLICE_X34Y28.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X31Y25.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y25.BQ      Tcko                  0.430   okHI/rst4
                                                       okHI/flop3
    SLICE_X31Y25.CX      net (fanout=2)        0.932   okHI/rst3
    SLICE_X31Y25.CLK     Tdick                 0.114   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.476ns (0.544ns logic, 0.932ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X31Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y25.AQ      Tcko                  0.430   okHI/rst4
                                                       okHI/flop2
    SLICE_X31Y25.BX      net (fanout=2)        0.896   okHI/rst2
    SLICE_X31Y25.CLK     Tdick                 0.114   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.544ns logic, 0.896ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X31Y25.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.249ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.734 - 0.589)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y24.DQ      Tcko                  0.430   okHI/rst1
                                                       okHI/flop1
    SLICE_X31Y25.AX      net (fanout=1)        0.705   okHI/rst1
    SLICE_X31Y25.CLK     Tdick                 0.114   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.249ns (0.544ns logic, 0.705ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X31Y25.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.385 - 0.273)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y24.DQ      Tcko                  0.198   okHI/rst1
                                                       okHI/flop1
    SLICE_X31Y25.AX      net (fanout=1)        0.336   okHI/rst1
    SLICE_X31Y25.CLK     Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.257ns logic, 0.336ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X31Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.698ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y25.AQ      Tcko                  0.198   okHI/rst4
                                                       okHI/flop2
    SLICE_X31Y25.BX      net (fanout=2)        0.441   okHI/rst2
    SLICE_X31Y25.CLK     Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.698ns (0.257ns logic, 0.441ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X31Y25.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.711ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.711ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y25.BQ      Tcko                  0.198   okHI/rst4
                                                       okHI/flop3
    SLICE_X31Y25.CX      net (fanout=2)        0.454   okHI/rst3
    SLICE_X31Y25.CLK     Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.257ns logic, 0.454ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2665 paths analyzed, 783 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.240ns.
--------------------------------------------------------------------------------

Paths for end point okHI/delays[13].fdreout0 (OLOGIC_X15Y2.D1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[13].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.617ns (Levels of Logic = 3)
  Clock Path Skew:      0.512ns (0.830 - 0.318)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y8.DQ       Tcko                  0.476   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X21Y9.B1       net (fanout=11)       1.038   ok1<17>
    SLICE_X21Y9.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd14
                                                       pipeOutaf/ok2<16>81
    SLICE_X21Y9.A5       net (fanout=1)        0.230   pipeOutaf/ok2<16>8
    SLICE_X21Y9.A        Tilo                  0.259   okHI/hicore/state_FSM_FFd14
                                                       pipeOutaf/ok2<16>83
    SLICE_X4Y5.D5        net (fanout=18)       2.796   ok2x<33>
    SLICE_X4Y5.D         Tilo                  0.235   okHI/hi_dataout<13>
                                                       okHI/hicore/Mmux_hi_dataout31
    OLOGIC_X15Y2.D1      net (fanout=1)        2.146   okHI/hi_dataout<13>
    OLOGIC_X15Y2.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.617ns (2.407ns logic, 6.210ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[13].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.355ns (Levels of Logic = 3)
  Clock Path Skew:      0.512ns (0.830 - 0.318)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y8.DQ       Tcko                  0.430   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X21Y9.B4       net (fanout=9)        0.822   ok1<21>
    SLICE_X21Y9.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd14
                                                       pipeOutaf/ok2<16>81
    SLICE_X21Y9.A5       net (fanout=1)        0.230   pipeOutaf/ok2<16>8
    SLICE_X21Y9.A        Tilo                  0.259   okHI/hicore/state_FSM_FFd14
                                                       pipeOutaf/ok2<16>83
    SLICE_X4Y5.D5        net (fanout=18)       2.796   ok2x<33>
    SLICE_X4Y5.D         Tilo                  0.235   okHI/hi_dataout<13>
                                                       okHI/hicore/Mmux_hi_dataout31
    OLOGIC_X15Y2.D1      net (fanout=1)        2.146   okHI/hi_dataout<13>
    OLOGIC_X15Y2.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.355ns (2.361ns logic, 5.994ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[13].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.345ns (Levels of Logic = 3)
  Clock Path Skew:      0.512ns (0.830 - 0.318)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y8.DQ       Tcko                  0.476   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X19Y8.C3       net (fanout=11)       0.927   ok1<17>
    SLICE_X19Y8.C        Tilo                  0.259   okHI/hicore/state_FSM_FFd10
                                                       pipeOuta0/ok2<16>81
    SLICE_X19Y8.B4       net (fanout=1)        0.352   pipeOuta0/ok2<16>8
    SLICE_X19Y8.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd10
                                                       pipeOuta0/ok2<16>83
    SLICE_X4Y5.D3        net (fanout=18)       2.513   ok2x<16>
    SLICE_X4Y5.D         Tilo                  0.235   okHI/hi_dataout<13>
                                                       okHI/hicore/Mmux_hi_dataout31
    OLOGIC_X15Y2.D1      net (fanout=1)        2.146   okHI/hi_dataout<13>
    OLOGIC_X15Y2.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.345ns (2.407ns logic, 5.938ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[14].fdreout0 (OLOGIC_X15Y3.D1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[14].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.064ns (Levels of Logic = 3)
  Clock Path Skew:      0.512ns (0.830 - 0.318)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[14].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y8.DQ       Tcko                  0.476   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X21Y9.B1       net (fanout=11)       1.038   ok1<17>
    SLICE_X21Y9.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd14
                                                       pipeOutaf/ok2<16>81
    SLICE_X21Y9.A5       net (fanout=1)        0.230   pipeOutaf/ok2<16>8
    SLICE_X21Y9.A        Tilo                  0.259   okHI/hicore/state_FSM_FFd14
                                                       pipeOutaf/ok2<16>83
    SLICE_X6Y5.A6        net (fanout=18)       2.485   ok2x<33>
    SLICE_X6Y5.A         Tilo                  0.254   pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<8>
                                                       okHI/hicore/Mmux_hi_dataout21
    OLOGIC_X15Y3.D1      net (fanout=1)        1.885   okHI/hi_dataout<14>
    OLOGIC_X15Y3.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.064ns (2.426ns logic, 5.638ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[14].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.853ns (Levels of Logic = 3)
  Clock Path Skew:      0.512ns (0.830 - 0.318)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[14].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y8.DQ       Tcko                  0.476   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X19Y8.C3       net (fanout=11)       0.927   ok1<17>
    SLICE_X19Y8.C        Tilo                  0.259   okHI/hicore/state_FSM_FFd10
                                                       pipeOuta0/ok2<16>81
    SLICE_X19Y8.B4       net (fanout=1)        0.352   pipeOuta0/ok2<16>8
    SLICE_X19Y8.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd10
                                                       pipeOuta0/ok2<16>83
    SLICE_X6Y5.A4        net (fanout=18)       2.263   ok2x<16>
    SLICE_X6Y5.A         Tilo                  0.254   pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<8>
                                                       okHI/hicore/Mmux_hi_dataout21
    OLOGIC_X15Y3.D1      net (fanout=1)        1.885   okHI/hi_dataout<14>
    OLOGIC_X15Y3.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.853ns (2.426ns logic, 5.427ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[14].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.802ns (Levels of Logic = 3)
  Clock Path Skew:      0.512ns (0.830 - 0.318)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[14].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y8.DQ       Tcko                  0.430   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X21Y9.B4       net (fanout=9)        0.822   ok1<21>
    SLICE_X21Y9.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd14
                                                       pipeOutaf/ok2<16>81
    SLICE_X21Y9.A5       net (fanout=1)        0.230   pipeOutaf/ok2<16>8
    SLICE_X21Y9.A        Tilo                  0.259   okHI/hicore/state_FSM_FFd14
                                                       pipeOutaf/ok2<16>83
    SLICE_X6Y5.A6        net (fanout=18)       2.485   ok2x<33>
    SLICE_X6Y5.A         Tilo                  0.254   pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<8>
                                                       okHI/hicore/Mmux_hi_dataout21
    OLOGIC_X15Y3.D1      net (fanout=1)        1.885   okHI/hi_dataout<14>
    OLOGIC_X15Y3.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.802ns (2.380ns logic, 5.422ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[5].fdreout0 (OLOGIC_X14Y0.D1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.834ns (Levels of Logic = 3)
  Clock Path Skew:      0.509ns (0.827 - 0.318)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y8.DQ       Tcko                  0.476   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X21Y9.B1       net (fanout=11)       1.038   ok1<17>
    SLICE_X21Y9.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd14
                                                       pipeOutaf/ok2<16>81
    SLICE_X21Y9.A5       net (fanout=1)        0.230   pipeOutaf/ok2<16>8
    SLICE_X21Y9.A        Tilo                  0.259   okHI/hicore/state_FSM_FFd14
                                                       pipeOutaf/ok2<16>83
    SLICE_X9Y4.D3        net (fanout=18)       2.268   ok2x<33>
    SLICE_X9Y4.DMUX      Tilo                  0.337   okHI/hi_dataout<3>
                                                       okHI/hicore/Mmux_hi_dataout111
    OLOGIC_X14Y0.D1      net (fanout=1)        1.789   okHI/hi_dataout<5>
    OLOGIC_X14Y0.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.834ns (2.509ns logic, 5.325ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.572ns (Levels of Logic = 3)
  Clock Path Skew:      0.509ns (0.827 - 0.318)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y8.DQ       Tcko                  0.430   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X21Y9.B4       net (fanout=9)        0.822   ok1<21>
    SLICE_X21Y9.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd14
                                                       pipeOutaf/ok2<16>81
    SLICE_X21Y9.A5       net (fanout=1)        0.230   pipeOutaf/ok2<16>8
    SLICE_X21Y9.A        Tilo                  0.259   okHI/hicore/state_FSM_FFd14
                                                       pipeOutaf/ok2<16>83
    SLICE_X9Y4.D3        net (fanout=18)       2.268   ok2x<33>
    SLICE_X9Y4.DMUX      Tilo                  0.337   okHI/hi_dataout<3>
                                                       okHI/hicore/Mmux_hi_dataout111
    OLOGIC_X14Y0.D1      net (fanout=1)        1.789   okHI/hi_dataout<5>
    OLOGIC_X14Y0.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.572ns (2.463ns logic, 5.109ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.513ns (Levels of Logic = 3)
  Clock Path Skew:      0.509ns (0.827 - 0.318)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y8.DQ       Tcko                  0.476   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X19Y8.C3       net (fanout=11)       0.927   ok1<17>
    SLICE_X19Y8.C        Tilo                  0.259   okHI/hicore/state_FSM_FFd10
                                                       pipeOuta0/ok2<16>81
    SLICE_X19Y8.B4       net (fanout=1)        0.352   pipeOuta0/ok2<16>8
    SLICE_X19Y8.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd10
                                                       pipeOuta0/ok2<16>83
    SLICE_X9Y4.D4        net (fanout=18)       1.936   ok2x<16>
    SLICE_X9Y4.DMUX      Tilo                  0.337   okHI/hi_dataout<3>
                                                       okHI/hicore/Mmux_hi_dataout111
    OLOGIC_X14Y0.D1      net (fanout=1)        1.789   okHI/hi_dataout<5>
    OLOGIC_X14Y0.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.513ns (2.509ns logic, 5.004ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4 (SLICE_X24Y5.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6 to pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y5.CQ       Tcko                  0.198   pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<7>
                                                       pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6
    SLICE_X24Y5.D5       net (fanout=5)        0.083   pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<6>
    SLICE_X24Y5.CLK      Tah         (-Th)    -0.121   pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<6>
                                                       pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1[8]_reduce_xor_71_xo<0>1
                                                       pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.319ns logic, 0.083ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------

Paths for end point pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7 (SLICE_X8Y10.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7 (FF)
  Destination:          pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7 to pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.BMUX     Tshcko                0.244   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count<8>
                                                       pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7
    SLICE_X8Y10.DX       net (fanout=4)        0.113   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count<7>
    SLICE_X8Y10.CLK      Tckdi       (-Th)    -0.048   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<7>
                                                       pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.292ns logic, 0.113ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------

Paths for end point pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3 (SLICE_X9Y11.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3 (FF)
  Destination:          pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3 to pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y11.BMUX     Tshcko                0.238   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count<5>
                                                       pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3
    SLICE_X9Y11.DX       net (fanout=5)        0.122   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count<3>
    SLICE_X9Y11.CLK      Tckdi       (-Th)    -0.059   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<3>
                                                       pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.297ns logic, 0.122ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y2.CLKBRDCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y5.CLKBRDCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 18.164ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: okHI/clkout1_buf/I0
  Logical resource: okHI/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: okHI/dcm_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.730ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (M11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  5.200ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hicore/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.215ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X17Y2.CLK0    net (fanout=105)      1.703   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.215ns (-4.541ns logic, 6.756ns route)

  Maximum Data Path at Slow Process Corner: okHI/hicore/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X17Y2.OQ      Tockq                 1.080   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    M11.O                net (fanout=1)        0.438   okHI/hi_out_core<0>
    M11.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (M11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.116ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hicore/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.340ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X17Y2.CLK0    net (fanout=105)      0.612   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (-1.141ns logic, 2.481ns route)

  Minimum Data Path at Fast Process Corner: okHI/hicore/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X17Y2.OQ      Tockq                 0.336   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    M11.O                net (fanout=1)        0.319   okHI/hi_out_core<0>
    M11.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.697ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_10 (SLICE_X24Y12.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.633ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_dataout_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.673ns (Levels of Logic = 4)
  Clock Path Delay:     1.251ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp69.IMUX.10
    SLICE_X20Y10.B3      net (fanout=13)       4.176   hi_in_7_IBUF
    SLICE_X20Y10.B       Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X24Y9.A2       net (fanout=18)       0.989   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X24Y9.A        Tilo                  0.235   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X24Y12.D2      net (fanout=16)       1.132   okHI/hicore/N2
    SLICE_X24Y12.CLK     Tas                   0.349   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<10>1
                                                       okHI/hicore/ti_dataout_10
    -------------------------------------------------  ---------------------------
    Total                                      8.673ns (2.376ns logic, 6.297ns route)
                                                       (27.4% logic, 72.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y12.CLK     net (fanout=105)      0.848   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (-3.906ns logic, 5.157ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_7 (SLICE_X24Y12.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.648ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.658ns (Levels of Logic = 4)
  Clock Path Delay:     1.251ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp69.IMUX.10
    SLICE_X20Y10.B3      net (fanout=13)       4.176   hi_in_7_IBUF
    SLICE_X20Y10.B       Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X24Y9.A2       net (fanout=18)       0.989   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X24Y9.A        Tilo                  0.235   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X24Y12.A1      net (fanout=16)       1.117   okHI/hicore/N2
    SLICE_X24Y12.CLK     Tas                   0.349   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<7>1
                                                       okHI/hicore/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                      8.658ns (2.376ns logic, 6.282ns route)
                                                       (27.4% logic, 72.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y12.CLK     net (fanout=105)      0.848   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (-3.906ns logic, 5.157ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_12 (SLICE_X28Y12.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.726ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_dataout_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.592ns (Levels of Logic = 4)
  Clock Path Delay:     1.263ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp69.IMUX.10
    SLICE_X20Y10.B3      net (fanout=13)       4.176   hi_in_7_IBUF
    SLICE_X20Y10.B       Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X24Y9.A2       net (fanout=18)       0.989   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X24Y9.A        Tilo                  0.235   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X28Y12.B2      net (fanout=16)       1.051   okHI/hicore/N2
    SLICE_X28Y12.CLK     Tas                   0.349   ok1<14>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<12>1
                                                       okHI/hicore/ti_dataout_12
    -------------------------------------------------  ---------------------------
    Total                                      8.592ns (2.376ns logic, 6.216ns route)
                                                       (27.7% logic, 72.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X28Y12.CLK     net (fanout=105)      0.860   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.263ns (-3.906ns logic, 5.169ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd2 (SLICE_X20Y5.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.009ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.716ns (Levels of Logic = 2)
  Clock Path Delay:     0.932ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp69.IMUX.10
    SLICE_X20Y5.A6       net (fanout=13)       1.763   hi_in_7_IBUF
    SLICE_X20Y5.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/state_FSM_FFd2_rstpot
                                                       okHI/hicore/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.716ns (0.953ns logic, 1.763ns route)
                                                       (35.1% logic, 64.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y5.CLK      net (fanout=105)      0.594   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (-1.675ns logic, 2.607ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X21Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.150ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.852ns (Levels of Logic = 2)
  Clock Path Delay:     0.927ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp69.IMUX.10
    SLICE_X19Y7.B3       net (fanout=13)       1.933   hi_in_7_IBUF
    SLICE_X19Y7.B        Tilo                  0.156   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X21Y7.SR       net (fanout=2)        0.131   okHI/hicore/hi_in<3>_0
    SLICE_X21Y7.CLK      Tcksr       (-Th)     0.131   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.852ns (0.788ns logic, 2.064ns route)
                                                       (27.6% logic, 72.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y7.CLK      net (fanout=105)      0.589   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (-1.675ns logic, 2.602ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd5 (SLICE_X20Y6.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.156ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.860ns (Levels of Logic = 2)
  Clock Path Delay:     0.929ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp69.IMUX.10
    SLICE_X20Y6.A3       net (fanout=13)       1.907   hi_in_7_IBUF
    SLICE_X20Y6.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd5
                                                       okHI/hicore/state_FSM_FFd5_rstpot
                                                       okHI/hicore/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.953ns logic, 1.907ns route)
                                                       (33.3% logic, 66.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y6.CLK      net (fanout=105)      0.591   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (-1.675ns logic, 2.604ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.371ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_6 (SLICE_X18Y8.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.959ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_addr_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.323ns (Levels of Logic = 4)
  Clock Path Delay:     1.227ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp69.IMUX.9
    SLICE_X23Y10.A2      net (fanout=13)       4.184   hi_in_6_IBUF
    SLICE_X23Y10.A       Tilo                  0.259   okHI/hicore/N10
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X24Y8.C4       net (fanout=1)        0.789   okHI/hicore/N10
    SLICE_X24Y8.C        Tilo                  0.235   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X18Y8.C5       net (fanout=8)        0.876   okHI/hicore/N20
    SLICE_X18Y8.CLK      Tas                   0.423   ok1<22>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<6>31
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<6>3_f7
                                                       okHI/hicore/ti_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      8.323ns (2.474ns logic, 5.849ns route)
                                                       (29.7% logic, 70.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y8.CLK      net (fanout=105)      0.824   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (-3.906ns logic, 5.133ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_10 (SLICE_X24Y12.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.972ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_dataout_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.334ns (Levels of Logic = 4)
  Clock Path Delay:     1.251ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp69.IMUX.9
    SLICE_X20Y10.B5      net (fanout=13)       3.837   hi_in_6_IBUF
    SLICE_X20Y10.B       Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X24Y9.A2       net (fanout=18)       0.989   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X24Y9.A        Tilo                  0.235   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X24Y12.D2      net (fanout=16)       1.132   okHI/hicore/N2
    SLICE_X24Y12.CLK     Tas                   0.349   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<10>1
                                                       okHI/hicore/ti_dataout_10
    -------------------------------------------------  ---------------------------
    Total                                      8.334ns (2.376ns logic, 5.958ns route)
                                                       (28.5% logic, 71.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y12.CLK     net (fanout=105)      0.848   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (-3.906ns logic, 5.157ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_7 (SLICE_X24Y12.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.987ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.319ns (Levels of Logic = 4)
  Clock Path Delay:     1.251ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp69.IMUX.9
    SLICE_X20Y10.B5      net (fanout=13)       3.837   hi_in_6_IBUF
    SLICE_X20Y10.B       Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X24Y9.A2       net (fanout=18)       0.989   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X24Y9.A        Tilo                  0.235   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X24Y12.A1      net (fanout=16)       1.117   okHI/hicore/N2
    SLICE_X24Y12.CLK     Tas                   0.349   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<7>1
                                                       okHI/hicore/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                      8.319ns (2.376ns logic, 5.943ns route)
                                                       (28.6% logic, 71.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y12.CLK     net (fanout=105)      0.848   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (-3.906ns logic, 5.157ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X21Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.926ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.628ns (Levels of Logic = 2)
  Clock Path Delay:     0.927ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp69.IMUX.9
    SLICE_X19Y7.B4       net (fanout=13)       1.709   hi_in_6_IBUF
    SLICE_X19Y7.B        Tilo                  0.156   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X21Y7.SR       net (fanout=2)        0.131   okHI/hicore/hi_in<3>_0
    SLICE_X21Y7.CLK      Tcksr       (-Th)     0.131   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.628ns (0.788ns logic, 1.840ns route)
                                                       (30.0% logic, 70.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y7.CLK      net (fanout=105)      0.589   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (-1.675ns logic, 2.602ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd11 (SLICE_X19Y7.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.980ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.677ns (Levels of Logic = 2)
  Clock Path Delay:     0.922ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp69.IMUX.9
    SLICE_X19Y7.A3       net (fanout=13)       1.759   hi_in_6_IBUF
    SLICE_X19Y7.CLK      Tah         (-Th)    -0.155   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd11_rstpot
                                                       okHI/hicore/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.677ns (0.918ns logic, 1.759ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y7.CLK      net (fanout=105)      0.584   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (-1.675ns logic, 2.597ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd7 (SLICE_X21Y8.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.021ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.723ns (Levels of Logic = 2)
  Clock Path Delay:     0.927ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp69.IMUX.9
    SLICE_X20Y9.D5       net (fanout=13)       1.766   hi_in_6_IBUF
    SLICE_X20Y9.DMUX     Tilo                  0.183   okHI/hicore/state_FSM_FFd13
                                                       okHI/hicore/reset<3>1
    SLICE_X21Y8.SR       net (fanout=7)        0.149   okHI/hicore/reset
    SLICE_X21Y8.CLK      Tcksr       (-Th)     0.138   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      2.723ns (0.808ns logic, 1.915ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y8.CLK      net (fanout=105)      0.589   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (-1.675ns logic, 2.602ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.174ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_10 (SLICE_X24Y12.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.156ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.150ns (Levels of Logic = 4)
  Clock Path Delay:     1.251ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp69.IMUX.8
    SLICE_X20Y10.B4      net (fanout=14)       3.653   hi_in_5_IBUF
    SLICE_X20Y10.B       Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X24Y9.A2       net (fanout=18)       0.989   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X24Y9.A        Tilo                  0.235   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X24Y12.D2      net (fanout=16)       1.132   okHI/hicore/N2
    SLICE_X24Y12.CLK     Tas                   0.349   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<10>1
                                                       okHI/hicore/ti_dataout_10
    -------------------------------------------------  ---------------------------
    Total                                      8.150ns (2.376ns logic, 5.774ns route)
                                                       (29.2% logic, 70.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y12.CLK     net (fanout=105)      0.848   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (-3.906ns logic, 5.157ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_7 (SLICE_X24Y12.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.171ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.135ns (Levels of Logic = 4)
  Clock Path Delay:     1.251ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp69.IMUX.8
    SLICE_X20Y10.B4      net (fanout=14)       3.653   hi_in_5_IBUF
    SLICE_X20Y10.B       Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X24Y9.A2       net (fanout=18)       0.989   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X24Y9.A        Tilo                  0.235   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X24Y12.A1      net (fanout=16)       1.117   okHI/hicore/N2
    SLICE_X24Y12.CLK     Tas                   0.349   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<7>1
                                                       okHI/hicore/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                      8.135ns (2.376ns logic, 5.759ns route)
                                                       (29.2% logic, 70.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y12.CLK     net (fanout=105)      0.848   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (-3.906ns logic, 5.157ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_12 (SLICE_X28Y12.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.249ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.069ns (Levels of Logic = 4)
  Clock Path Delay:     1.263ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp69.IMUX.8
    SLICE_X20Y10.B4      net (fanout=14)       3.653   hi_in_5_IBUF
    SLICE_X20Y10.B       Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X24Y9.A2       net (fanout=18)       0.989   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X24Y9.A        Tilo                  0.235   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X28Y12.B2      net (fanout=16)       1.051   okHI/hicore/N2
    SLICE_X28Y12.CLK     Tas                   0.349   ok1<14>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<12>1
                                                       okHI/hicore/ti_dataout_12
    -------------------------------------------------  ---------------------------
    Total                                      8.069ns (2.376ns logic, 5.693ns route)
                                                       (29.4% logic, 70.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X28Y12.CLK     net (fanout=105)      0.860   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.263ns (-3.906ns logic, 5.169ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd5 (SLICE_X20Y6.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.647ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.351ns (Levels of Logic = 2)
  Clock Path Delay:     0.929ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp69.IMUX.8
    SLICE_X20Y6.A6       net (fanout=14)       1.398   hi_in_5_IBUF
    SLICE_X20Y6.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd5
                                                       okHI/hicore/state_FSM_FFd5_rstpot
                                                       okHI/hicore/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (0.953ns logic, 1.398ns route)
                                                       (40.5% logic, 59.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y6.CLK      net (fanout=105)      0.591   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (-1.675ns logic, 2.604ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd2 (SLICE_X20Y5.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.739ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.446ns (Levels of Logic = 2)
  Clock Path Delay:     0.932ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp69.IMUX.8
    SLICE_X20Y5.A4       net (fanout=14)       1.493   hi_in_5_IBUF
    SLICE_X20Y5.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/state_FSM_FFd2_rstpot
                                                       okHI/hicore/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.446ns (0.953ns logic, 1.493ns route)
                                                       (39.0% logic, 61.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y5.CLK      net (fanout=105)      0.594   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (-1.675ns logic, 2.607ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X21Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.838ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.540ns (Levels of Logic = 2)
  Clock Path Delay:     0.927ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp69.IMUX.8
    SLICE_X19Y7.B1       net (fanout=14)       1.621   hi_in_5_IBUF
    SLICE_X19Y7.B        Tilo                  0.156   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X21Y7.SR       net (fanout=2)        0.131   okHI/hicore/hi_in<3>_0
    SLICE_X21Y7.CLK      Tcksr       (-Th)     0.131   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.540ns (0.788ns logic, 1.752ns route)
                                                       (31.0% logic, 69.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y7.CLK      net (fanout=105)      0.589   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (-1.675ns logic, 2.602ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.606ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_10 (SLICE_X24Y12.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.724ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_dataout_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.582ns (Levels of Logic = 4)
  Clock Path Delay:     1.251ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp69.IMUX.7
    SLICE_X20Y10.B1      net (fanout=13)       4.085   hi_in_4_IBUF
    SLICE_X20Y10.B       Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X24Y9.A2       net (fanout=18)       0.989   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X24Y9.A        Tilo                  0.235   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X24Y12.D2      net (fanout=16)       1.132   okHI/hicore/N2
    SLICE_X24Y12.CLK     Tas                   0.349   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<10>1
                                                       okHI/hicore/ti_dataout_10
    -------------------------------------------------  ---------------------------
    Total                                      8.582ns (2.376ns logic, 6.206ns route)
                                                       (27.7% logic, 72.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y12.CLK     net (fanout=105)      0.848   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (-3.906ns logic, 5.157ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_7 (SLICE_X24Y12.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.739ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.567ns (Levels of Logic = 4)
  Clock Path Delay:     1.251ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp69.IMUX.7
    SLICE_X20Y10.B1      net (fanout=13)       4.085   hi_in_4_IBUF
    SLICE_X20Y10.B       Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X24Y9.A2       net (fanout=18)       0.989   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X24Y9.A        Tilo                  0.235   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X24Y12.A1      net (fanout=16)       1.117   okHI/hicore/N2
    SLICE_X24Y12.CLK     Tas                   0.349   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<7>1
                                                       okHI/hicore/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                      8.567ns (2.376ns logic, 6.191ns route)
                                                       (27.7% logic, 72.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y12.CLK     net (fanout=105)      0.848   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (-3.906ns logic, 5.157ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_12 (SLICE_X28Y12.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.817ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_dataout_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.501ns (Levels of Logic = 4)
  Clock Path Delay:     1.263ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp69.IMUX.7
    SLICE_X20Y10.B1      net (fanout=13)       4.085   hi_in_4_IBUF
    SLICE_X20Y10.B       Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X24Y9.A2       net (fanout=18)       0.989   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X24Y9.A        Tilo                  0.235   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X28Y12.B2      net (fanout=16)       1.051   okHI/hicore/N2
    SLICE_X28Y12.CLK     Tas                   0.349   ok1<14>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<12>1
                                                       okHI/hicore/ti_dataout_12
    -------------------------------------------------  ---------------------------
    Total                                      8.501ns (2.376ns logic, 6.125ns route)
                                                       (27.9% logic, 72.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X28Y12.CLK     net (fanout=105)      0.860   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.263ns (-3.906ns logic, 5.169ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd2 (SLICE_X20Y5.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.827ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.534ns (Levels of Logic = 2)
  Clock Path Delay:     0.932ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp69.IMUX.7
    SLICE_X20Y5.A3       net (fanout=13)       1.581   hi_in_4_IBUF
    SLICE_X20Y5.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/state_FSM_FFd2_rstpot
                                                       okHI/hicore/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.534ns (0.953ns logic, 1.581ns route)
                                                       (37.6% logic, 62.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y5.CLK      net (fanout=105)      0.594   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (-1.675ns logic, 2.607ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X21Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.979ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.681ns (Levels of Logic = 2)
  Clock Path Delay:     0.927ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp69.IMUX.7
    SLICE_X19Y7.B5       net (fanout=13)       1.762   hi_in_4_IBUF
    SLICE_X19Y7.B        Tilo                  0.156   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X21Y7.SR       net (fanout=2)        0.131   okHI/hicore/hi_in<3>_0
    SLICE_X21Y7.CLK      Tcksr       (-Th)     0.131   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.681ns (0.788ns logic, 1.893ns route)
                                                       (29.4% logic, 70.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y7.CLK      net (fanout=105)      0.589   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (-1.675ns logic, 2.602ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd11 (SLICE_X19Y7.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.022ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.719ns (Levels of Logic = 2)
  Clock Path Delay:     0.922ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp69.IMUX.7
    SLICE_X19Y7.A4       net (fanout=13)       1.801   hi_in_4_IBUF
    SLICE_X19Y7.CLK      Tah         (-Th)    -0.155   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd11_rstpot
                                                       okHI/hicore/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.918ns logic, 1.801ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y7.CLK      net (fanout=105)      0.584   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (-1.675ns logic, 2.597ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.889ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X21Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.241ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.848ns (Levels of Logic = 2)
  Clock Path Delay:     1.234ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp69.IMUX.6
    SLICE_X19Y7.B2       net (fanout=1)        4.000   hi_in_3_IBUF
    SLICE_X19Y7.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X21Y9.SR       net (fanout=2)        0.622   okHI/hicore/hi_in<3>_0
    SLICE_X21Y9.CLK      Tsrck                 0.410   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.848ns (2.226ns logic, 4.622ns route)
                                                       (32.5% logic, 67.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y9.CLK      net (fanout=105)      0.831   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (-3.906ns logic, 5.140ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X18Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.347ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.735ns (Levels of Logic = 2)
  Clock Path Delay:     1.227ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp69.IMUX.6
    SLICE_X19Y7.B2       net (fanout=1)        4.000   hi_in_3_IBUF
    SLICE_X19Y7.BMUX     Tilo                  0.337   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X18Y7.SR       net (fanout=1)        0.371   okHI/hicore/hi_in<3>_2
    SLICE_X18Y7.CLK      Tsrck                 0.470   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.735ns (2.364ns logic, 4.371ns route)
                                                       (35.1% logic, 64.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y7.CLK      net (fanout=105)      0.824   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (-3.906ns logic, 5.133ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X18Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.356ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.726ns (Levels of Logic = 2)
  Clock Path Delay:     1.227ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp69.IMUX.6
    SLICE_X19Y7.B2       net (fanout=1)        4.000   hi_in_3_IBUF
    SLICE_X19Y7.BMUX     Tilo                  0.337   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X18Y7.SR       net (fanout=1)        0.371   okHI/hicore/hi_in<3>_2
    SLICE_X18Y7.CLK      Tsrck                 0.461   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.726ns (2.355ns logic, 4.371ns route)
                                                       (35.0% logic, 65.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y7.CLK      net (fanout=105)      0.824   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (-3.906ns logic, 5.133ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X21Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.427ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.929ns (Levels of Logic = 2)
  Clock Path Delay:     0.927ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp69.IMUX.6
    SLICE_X19Y7.B2       net (fanout=1)        2.010   hi_in_3_IBUF
    SLICE_X19Y7.B        Tilo                  0.156   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X21Y7.SR       net (fanout=2)        0.131   okHI/hicore/hi_in<3>_0
    SLICE_X21Y7.CLK      Tcksr       (-Th)     0.131   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.929ns (0.788ns logic, 2.141ns route)
                                                       (26.9% logic, 73.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y7.CLK      net (fanout=105)      0.589   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (-1.675ns logic, 2.602ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X21Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.576ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.080ns (Levels of Logic = 2)
  Clock Path Delay:     0.929ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp69.IMUX.6
    SLICE_X19Y7.B2       net (fanout=1)        2.010   hi_in_3_IBUF
    SLICE_X19Y7.B        Tilo                  0.156   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X21Y9.SR       net (fanout=2)        0.282   okHI/hicore/hi_in<3>_0
    SLICE_X21Y9.CLK      Tcksr       (-Th)     0.131   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (0.788ns logic, 2.292ns route)
                                                       (25.6% logic, 74.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y9.CLK      net (fanout=105)      0.591   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (-1.675ns logic, 2.604ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X18Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.666ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.163ns (Levels of Logic = 2)
  Clock Path Delay:     0.922ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp69.IMUX.6
    SLICE_X19Y7.B2       net (fanout=1)        2.010   hi_in_3_IBUF
    SLICE_X19Y7.BMUX     Tilo                  0.203   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X18Y7.SR       net (fanout=1)        0.160   okHI/hicore/hi_in<3>_2
    SLICE_X18Y7.CLK      Tcksr       (-Th)    -0.027   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (0.993ns logic, 2.170ns route)
                                                       (31.4% logic, 68.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y7.CLK      net (fanout=105)      0.584   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (-1.675ns logic, 2.597ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.426ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X21Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.704ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.385ns (Levels of Logic = 2)
  Clock Path Delay:     1.234ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp69.IMUX.5
    SLICE_X21Y7.A5       net (fanout=2)        3.705   hi_in_2_IBUF
    SLICE_X21Y7.AMUX     Tilo                  0.337   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X21Y9.AX       net (fanout=2)        0.672   okHI/hicore/state_N3
    SLICE_X21Y9.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.385ns (2.008ns logic, 4.377ns route)
                                                       (31.4% logic, 68.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y9.CLK      net (fanout=105)      0.831   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (-3.906ns logic, 5.140ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X21Y8.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.871ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.216ns (Levels of Logic = 3)
  Clock Path Delay:     1.232ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp69.IMUX.5
    SLICE_X21Y8.C6       net (fanout=2)        3.675   hi_in_2_IBUF
    SLICE_X21Y8.C        Tilo                  0.259   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X21Y8.B4       net (fanout=1)        0.352   okHI/hicore/N49
    SLICE_X21Y8.CLK      Tas                   0.373   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.216ns (2.189ns logic, 4.027ns route)
                                                       (35.2% logic, 64.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y8.CLK      net (fanout=105)      0.829   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (-3.906ns logic, 5.138ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X18Y7.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.886ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.196ns (Levels of Logic = 2)
  Clock Path Delay:     1.227ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp69.IMUX.5
    SLICE_X21Y7.A5       net (fanout=2)        3.705   hi_in_2_IBUF
    SLICE_X21Y7.AMUX     Tilo                  0.337   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X18Y7.CX       net (fanout=2)        0.512   okHI/hicore/state_N3
    SLICE_X18Y7.CLK      Tdick                 0.085   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.196ns (1.979ns logic, 4.217ns route)
                                                       (31.9% logic, 68.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y7.CLK      net (fanout=105)      0.824   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (-3.906ns logic, 5.133ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X21Y7.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.302ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.804ns (Levels of Logic = 2)
  Clock Path Delay:     0.927ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp69.IMUX.5
    SLICE_X21Y7.A5       net (fanout=2)        1.826   hi_in_2_IBUF
    SLICE_X21Y7.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.804ns (0.978ns logic, 1.826ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y7.CLK      net (fanout=105)      0.589   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (-1.675ns logic, 2.602ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X18Y7.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.541ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.038ns (Levels of Logic = 2)
  Clock Path Delay:     0.922ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp69.IMUX.5
    SLICE_X21Y7.A5       net (fanout=2)        1.826   hi_in_2_IBUF
    SLICE_X21Y7.A        Tilo                  0.156   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X18Y7.DX       net (fanout=1)        0.252   okHI/hicore/state_N4
    SLICE_X18Y7.CLK      Tckdi       (-Th)    -0.041   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.038ns (0.960ns logic, 2.078ns route)
                                                       (31.6% logic, 68.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y7.CLK      net (fanout=105)      0.584   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (-1.675ns logic, 2.597ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X21Y8.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.554ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.056ns (Levels of Logic = 3)
  Clock Path Delay:     0.927ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp69.IMUX.5
    SLICE_X21Y8.C6       net (fanout=2)        1.823   hi_in_2_IBUF
    SLICE_X21Y8.C        Tilo                  0.156   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X21Y8.B4       net (fanout=1)        0.099   okHI/hicore/N49
    SLICE_X21Y8.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (1.134ns logic, 1.922ns route)
                                                       (37.1% logic, 62.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y8.CLK      net (fanout=105)      0.589   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (-1.675ns logic, 2.602ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.231ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X21Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.899ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.190ns (Levels of Logic = 2)
  Clock Path Delay:     1.234ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp69.IMUX.4
    SLICE_X21Y7.A4       net (fanout=2)        3.510   hi_in_1_IBUF
    SLICE_X21Y7.AMUX     Tilo                  0.337   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X21Y9.AX       net (fanout=2)        0.672   okHI/hicore/state_N3
    SLICE_X21Y9.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.190ns (2.008ns logic, 4.182ns route)
                                                       (32.4% logic, 67.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y9.CLK      net (fanout=105)      0.831   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (-3.906ns logic, 5.140ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X21Y8.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.916ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.171ns (Levels of Logic = 3)
  Clock Path Delay:     1.232ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp69.IMUX.4
    SLICE_X21Y8.C5       net (fanout=2)        3.630   hi_in_1_IBUF
    SLICE_X21Y8.C        Tilo                  0.259   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X21Y8.B4       net (fanout=1)        0.352   okHI/hicore/N49
    SLICE_X21Y8.CLK      Tas                   0.373   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.171ns (2.189ns logic, 3.982ns route)
                                                       (35.5% logic, 64.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y8.CLK      net (fanout=105)      0.829   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (-3.906ns logic, 5.138ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X18Y7.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.081ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.001ns (Levels of Logic = 2)
  Clock Path Delay:     1.227ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp69.IMUX.4
    SLICE_X21Y7.A4       net (fanout=2)        3.510   hi_in_1_IBUF
    SLICE_X21Y7.AMUX     Tilo                  0.337   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X18Y7.CX       net (fanout=2)        0.512   okHI/hicore/state_N3
    SLICE_X18Y7.CLK      Tdick                 0.085   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.001ns (1.979ns logic, 4.022ns route)
                                                       (33.0% logic, 67.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y7.CLK      net (fanout=105)      0.824   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (-3.906ns logic, 5.133ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X21Y7.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.190ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.692ns (Levels of Logic = 2)
  Clock Path Delay:     0.927ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp69.IMUX.4
    SLICE_X21Y7.A4       net (fanout=2)        1.714   hi_in_1_IBUF
    SLICE_X21Y7.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (0.978ns logic, 1.714ns route)
                                                       (36.3% logic, 63.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y7.CLK      net (fanout=105)      0.589   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (-1.675ns logic, 2.602ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X18Y7.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.429ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.926ns (Levels of Logic = 2)
  Clock Path Delay:     0.922ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp69.IMUX.4
    SLICE_X21Y7.A4       net (fanout=2)        1.714   hi_in_1_IBUF
    SLICE_X21Y7.A        Tilo                  0.156   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X18Y7.DX       net (fanout=1)        0.252   okHI/hicore/state_N4
    SLICE_X18Y7.CLK      Tckdi       (-Th)    -0.041   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.926ns (0.960ns logic, 1.966ns route)
                                                       (32.8% logic, 67.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y7.CLK      net (fanout=105)      0.584   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (-1.675ns logic, 2.597ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X18Y7.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.456ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.953ns (Levels of Logic = 2)
  Clock Path Delay:     0.922ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp69.IMUX.4
    SLICE_X21Y7.A4       net (fanout=2)        1.714   hi_in_1_IBUF
    SLICE_X21Y7.AMUX     Tilo                  0.203   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X18Y7.CX       net (fanout=2)        0.232   okHI/hicore/state_N3
    SLICE_X18Y7.CLK      Tckdi       (-Th)    -0.041   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.953ns (1.007ns logic, 1.946ns route)
                                                       (34.1% logic, 65.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y7.CLK      net (fanout=105)      0.584   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (-1.675ns logic, 2.597ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.842ns.
--------------------------------------------------------------------------------

Paths for end point okHI/delays[0].fdrein0 (ILOGIC_X8Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.988ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<0> (PAD)
  Destination:          okHI/delays[0].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.739ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<0> to okHI/delays[0].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.557   hi_inout<0>
                                                       hi_inout<0>
                                                       okHI/delays[0].iobf0/IBUF
                                                       ProtoComp67.IMUX
    IODELAY_X8Y0.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<0>
    IODELAY_X8Y0.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[0].iodelay_inst
                                                       okHI/delays[0].iodelay_inst
    ILOGIC_X8Y0.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<0>
    ILOGIC_X8Y0.CLK0     Tidockd               0.532   okHI/hi_datain<0>
                                                       ProtoComp70.D2OFFBYP_SRC
                                                       okHI/delays[0].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[0].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X8Y0.CLK0     net (fanout=105)      1.336   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (-3.906ns logic, 5.645ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[1].fdrein0 (ILOGIC_X8Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.988ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<1> (PAD)
  Destination:          okHI/delays[1].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.739ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<1> to okHI/delays[1].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.557   hi_inout<1>
                                                       hi_inout<1>
                                                       okHI/delays[1].iobf0/IBUF
                                                       ProtoComp67.IMUX.1
    IODELAY_X8Y1.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<1>
    IODELAY_X8Y1.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[1].iodelay_inst
                                                       okHI/delays[1].iodelay_inst
    ILOGIC_X8Y1.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<1>
    ILOGIC_X8Y1.CLK0     Tidockd               0.532   okHI/hi_datain<1>
                                                       ProtoComp70.D2OFFBYP_SRC.1
                                                       okHI/delays[1].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[1].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X8Y1.CLK0     net (fanout=105)      1.336   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (-3.906ns logic, 5.645ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[8].fdrein0 (ILOGIC_X3Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.026ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/delays[8].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.777ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<8> to okHI/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R5.I                 Tiopi                 1.557   hi_inout<8>
                                                       hi_inout<8>
                                                       okHI/delays[8].iobf0/IBUF
                                                       ProtoComp67.IMUX.8
    IODELAY_X3Y1.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<8>
    IODELAY_X3Y1.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[8].iodelay_inst
                                                       okHI/delays[8].iodelay_inst
    ILOGIC_X3Y1.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<8>
    ILOGIC_X3Y1.CLK0     Tidockd               0.532   okHI/hi_datain<8>
                                                       ProtoComp70.D2OFFBYP_SRC.8
                                                       okHI/delays[8].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X3Y1.CLK0     net (fanout=105)      1.374   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.777ns (-3.906ns logic, 5.683ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/delays[13].fdrein0 (ILOGIC_X15Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.012ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<13> (PAD)
  Destination:          okHI/delays[13].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 3)
  Clock Path Delay:     1.163ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<13> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 0.763   hi_inout<13>
                                                       hi_inout<13>
                                                       okHI/delays[13].iobf0/IBUF
                                                       ProtoComp67.IMUX.13
    IODELAY_X15Y2.IDATAINnet (fanout=1)        0.091   okHI/iobf0_hi_datain<13>
    IODELAY_X15Y2.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[13].iodelay_inst
                                                       okHI/delays[13].iodelay_inst
    ILOGIC_X15Y2.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<13>
    ILOGIC_X15Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<13>
                                                       ProtoComp70.D2OFFBYP_SRC.13
                                                       okHI/delays[13].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (2.354ns logic, 0.096ns route)
                                                       (96.1% logic, 3.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X15Y2.CLK0    net (fanout=105)      0.825   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (-1.675ns logic, 2.838ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[14].fdrein0 (ILOGIC_X15Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.014ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<14> (PAD)
  Destination:          okHI/delays[14].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.452ns (Levels of Logic = 3)
  Clock Path Delay:     1.163ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<14> to okHI/delays[14].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N12.I                Tiopi                 0.763   hi_inout<14>
                                                       hi_inout<14>
                                                       okHI/delays[14].iobf0/IBUF
                                                       ProtoComp67.IMUX.14
    IODELAY_X15Y3.IDATAINnet (fanout=1)        0.093   okHI/iobf0_hi_datain<14>
    IODELAY_X15Y3.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[14].iodelay_inst
                                                       okHI/delays[14].iodelay_inst
    ILOGIC_X15Y3.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<14>
    ILOGIC_X15Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<14>
                                                       ProtoComp70.D2OFFBYP_SRC.14
                                                       okHI/delays[14].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (2.354ns logic, 0.098ns route)
                                                       (96.0% logic, 4.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[14].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X15Y3.CLK0    net (fanout=105)      0.825   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (-1.675ns logic, 2.838ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[3].fdrein0 (ILOGIC_X14Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.015ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 3)
  Clock Path Delay:     1.160ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       okHI/delays[3].iobf0/IBUF
                                                       ProtoComp67.IMUX.3
    IODELAY_X14Y2.IDATAINnet (fanout=1)        0.091   okHI/iobf0_hi_datain<3>
    IODELAY_X14Y2.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[3].iodelay_inst
                                                       okHI/delays[3].iodelay_inst
    ILOGIC_X14Y2.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<3>
    ILOGIC_X14Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp70.D2OFFBYP_SRC.3
                                                       okHI/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (2.354ns logic, 0.096ns route)
                                                       (96.1% logic, 3.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X14Y2.CLK0    net (fanout=105)      0.822   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.160ns (-1.675ns logic, 2.835ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.723ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<13> (P12.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.907ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[13].fdreout0 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y2.CLK0    net (fanout=105)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (-4.541ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[13].fdreout0 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y2.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    P12.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<13>
    P12.PAD              Tioop                 2.722   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.288ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[13].fdreout1 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[13].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y2.CLK0    net (fanout=105)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (-4.541ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[13].fdreout1 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y2.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout1
    P12.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<13>
    P12.PAD              Tiotp                 2.722   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<14> (N12.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.907ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[14].fdreout0 (FF)
  Destination:          hi_inout<14> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[14].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y3.CLK0    net (fanout=105)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (-4.541ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[14].fdreout0 to hi_inout<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y3.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout0
    N12.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<14>
    N12.PAD              Tioop                 2.722   hi_inout<14>
                                                       okHI/delays[14].iobf0/OBUFT
                                                       hi_inout<14>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.288ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[14].fdreout1 (FF)
  Destination:          hi_inout<14> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[14].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y3.CLK0    net (fanout=105)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (-4.541ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[14].fdreout1 to hi_inout<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y3.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout1
    N12.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<14>
    N12.PAD              Tiotp                 2.722   hi_inout<14>
                                                       okHI/delays[14].iobf0/OBUFT
                                                       hi_inout<14>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (P9.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.911ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.204ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X14Y2.CLK0    net (fanout=105)      1.692   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.204ns (-4.541ns logic, 6.745ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y2.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<3>
                                                       okHI/delays[3].fdreout0
    P9.O                 net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<3>
    P9.PAD               Tioop                 2.722   hi_inout<3>
                                                       okHI/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.292ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.204ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X14Y2.CLK0    net (fanout=105)      1.692   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.204ns (-4.541ns logic, 6.745ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y2.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<3>
                                                       okHI/delays[3].fdreout1
    P9.T                 net (fanout=1)        0.438   okHI/fdreout1_hi_drive<3>
    P9.PAD               Tiotp                 2.722   hi_inout<3>
                                                       okHI/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (M7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.017ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[0].fdreout0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.292ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[0].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y0.CLK0     net (fanout=105)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (-1.141ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[0].fdreout0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y0.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<0>
                                                       okHI/delays[0].fdreout0
    M7.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<0>
    M7.PAD               Tioop                 1.396   hi_inout<0>
                                                       okHI/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.909ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[0].fdreout1 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.292ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[0].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y0.CLK0     net (fanout=105)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (-1.141ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[0].fdreout1 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y0.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<0>
                                                       okHI/delays[0].fdreout1
    M7.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<0>
    M7.PAD               Tiotp                 1.396   hi_inout<0>
                                                       okHI/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (P7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.017ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[1].fdreout0 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.292ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[1].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y1.CLK0     net (fanout=105)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (-1.141ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[1].fdreout0 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y1.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<1>
                                                       okHI/delays[1].fdreout0
    P7.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<1>
    P7.PAD               Tioop                 1.396   hi_inout<1>
                                                       okHI/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.909ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[1].fdreout1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.292ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[1].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y1.CLK0     net (fanout=105)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (-1.141ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[1].fdreout1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y1.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<1>
                                                       okHI/delays[1].fdreout1
    P7.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<1>
    P7.PAD               Tiotp                 1.396   hi_inout<1>
                                                       okHI/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (R5.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.054ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[8].fdreout0 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.329ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[8].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X3Y1.CLK0     net (fanout=105)      0.601   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (-1.141ns logic, 2.470ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[8].fdreout0 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X3Y1.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<8>
                                                       okHI/delays[8].fdreout0
    R5.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<8>
    R5.PAD               Tioop                 1.396   hi_inout<8>
                                                       okHI/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.946ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[8].fdreout1 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.329ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[8].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp69.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X3Y1.CLK0     net (fanout=105)      0.601   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (-1.141ns logic, 2.470ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[8].fdreout1 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X3Y1.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<8>
                                                       okHI/delays[8].fdreout1
    R5.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<8>
    R5.PAD               Tiotp                 1.396   hi_inout<8>
                                                       okHI/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|      8.240ns|            0|            0|            3|         2665|
| TS_okHI_dcm_clk0              |     20.830ns|      8.240ns|          N/A|            0|            0|         2665|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    5.231(R)|      SLOW  |   -1.490(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.426(R)|      SLOW  |   -1.602(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.889(R)|      SLOW  |   -1.727(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    7.606(R)|      SLOW  |   -1.327(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    7.174(R)|      SLOW  |   -1.147(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    7.371(R)|      SLOW  |   -1.426(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    7.697(R)|      SLOW  |   -1.509(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.842(R)|      SLOW  |   -1.113(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.842(R)|      SLOW  |   -1.113(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.786(R)|      SLOW  |   -1.057(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.744(R)|      SLOW  |   -1.015(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.746(R)|      SLOW  |   -1.017(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.803(R)|      SLOW  |   -1.074(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.795(R)|      SLOW  |   -1.066(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.795(R)|      SLOW  |   -1.066(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.804(R)|      SLOW  |   -1.075(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.745(R)|      SLOW  |   -1.016(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.747(R)|      SLOW  |   -1.018(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.741(R)|      SLOW  |   -1.012(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.743(R)|      SLOW  |   -1.014(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.794(R)|      SLOW  |   -1.065(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.631(R)|      SLOW  |         2.909(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.631(R)|      SLOW  |         2.909(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.680(R)|      SLOW  |         2.958(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.719(R)|      SLOW  |         2.997(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.719(R)|      SLOW  |         2.997(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.669(R)|      SLOW  |         2.947(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.677(R)|      SLOW  |         2.955(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.677(R)|      SLOW  |         2.955(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.668(R)|      SLOW  |         2.946(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.676(R)|      SLOW  |         2.954(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.676(R)|      SLOW  |         2.954(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.719(R)|      SLOW  |         2.997(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.719(R)|      SLOW  |         2.997(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.723(R)|      SLOW  |         3.001(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.723(R)|      SLOW  |         3.001(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.679(R)|      SLOW  |         2.957(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         6.730(R)|      SLOW  |         3.116(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    6.096|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    8.240|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 6.188; Ideal Clock Offset To Actual Clock 1.688; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    7.697(R)|      SLOW  |   -1.509(R)|      FAST  |    5.633|    9.009|       -1.688|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.697|         -  |      -1.509|         -  |    5.633|    9.009|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.945; Ideal Clock Offset To Actual Clock 1.484; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    7.371(R)|      SLOW  |   -1.426(R)|      FAST  |    5.959|    8.926|       -1.484|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.371|         -  |      -1.426|         -  |    5.959|    8.926|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 6.027; Ideal Clock Offset To Actual Clock 1.246; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    7.174(R)|      SLOW  |   -1.147(R)|      FAST  |    6.156|    8.647|       -1.246|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.174|         -  |      -1.147|         -  |    6.156|    8.647|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 6.279; Ideal Clock Offset To Actual Clock 1.551; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    7.606(R)|      SLOW  |   -1.327(R)|      FAST  |    5.724|    8.827|       -1.551|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.606|         -  |      -1.327|         -  |    5.724|    8.827|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.162; Ideal Clock Offset To Actual Clock 0.093; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.889(R)|      SLOW  |   -1.727(R)|      FAST  |    8.241|    8.427|       -0.093|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.889|         -  |      -1.727|         -  |    8.241|    8.427|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.824; Ideal Clock Offset To Actual Clock -0.201; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.426(R)|      SLOW  |   -1.602(R)|      FAST  |    8.704|    8.302|        0.201|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.426|         -  |      -1.602|         -  |    8.704|    8.302|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.741; Ideal Clock Offset To Actual Clock -0.354; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    5.231(R)|      SLOW  |   -1.490(R)|      FAST  |    8.899|    8.190|        0.354|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.231|         -  |      -1.490|         -  |    8.899|    8.190|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 4.830; Ideal Clock Offset To Actual Clock -1.488; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.842(R)|      SLOW  |   -1.113(R)|      FAST  |    3.988|    1.113|        1.438|
hi_inout<1>       |    5.842(R)|      SLOW  |   -1.113(R)|      FAST  |    3.988|    1.113|        1.438|
hi_inout<2>       |    5.786(R)|      SLOW  |   -1.057(R)|      FAST  |    4.044|    1.057|        1.493|
hi_inout<3>       |    5.744(R)|      SLOW  |   -1.015(R)|      FAST  |    4.086|    1.015|        1.536|
hi_inout<4>       |    5.746(R)|      SLOW  |   -1.017(R)|      FAST  |    4.084|    1.017|        1.533|
hi_inout<5>       |    5.803(R)|      SLOW  |   -1.074(R)|      FAST  |    4.027|    1.074|        1.477|
hi_inout<6>       |    5.795(R)|      SLOW  |   -1.066(R)|      FAST  |    4.035|    1.066|        1.485|
hi_inout<7>       |    5.795(R)|      SLOW  |   -1.066(R)|      FAST  |    4.035|    1.066|        1.485|
hi_inout<8>       |    5.804(R)|      SLOW  |   -1.075(R)|      FAST  |    4.026|    1.075|        1.475|
hi_inout<9>       |    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |    4.033|    1.068|        1.483|
hi_inout<10>      |    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |    4.033|    1.068|        1.483|
hi_inout<11>      |    5.745(R)|      SLOW  |   -1.016(R)|      FAST  |    4.085|    1.016|        1.535|
hi_inout<12>      |    5.747(R)|      SLOW  |   -1.018(R)|      FAST  |    4.083|    1.018|        1.533|
hi_inout<13>      |    5.741(R)|      SLOW  |   -1.012(R)|      FAST  |    4.089|    1.012|        1.539|
hi_inout<14>      |    5.743(R)|      SLOW  |   -1.014(R)|      FAST  |    4.087|    1.014|        1.536|
hi_inout<15>      |    5.794(R)|      SLOW  |   -1.065(R)|      FAST  |    4.036|    1.065|        1.485|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.842|         -  |      -1.012|         -  |    3.988|    1.012|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        6.730|      SLOW  |        3.116|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.092 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.631|      SLOW  |        2.909|      FAST  |         0.000|
hi_inout<1>                                    |        6.631|      SLOW  |        2.909|      FAST  |         0.000|
hi_inout<2>                                    |        6.680|      SLOW  |        2.958|      FAST  |         0.049|
hi_inout<3>                                    |        6.719|      SLOW  |        2.997|      FAST  |         0.088|
hi_inout<4>                                    |        6.719|      SLOW  |        2.997|      FAST  |         0.088|
hi_inout<5>                                    |        6.669|      SLOW  |        2.947|      FAST  |         0.038|
hi_inout<6>                                    |        6.677|      SLOW  |        2.955|      FAST  |         0.046|
hi_inout<7>                                    |        6.677|      SLOW  |        2.955|      FAST  |         0.046|
hi_inout<8>                                    |        6.668|      SLOW  |        2.946|      FAST  |         0.037|
hi_inout<9>                                    |        6.676|      SLOW  |        2.954|      FAST  |         0.045|
hi_inout<10>                                   |        6.676|      SLOW  |        2.954|      FAST  |         0.045|
hi_inout<11>                                   |        6.719|      SLOW  |        2.997|      FAST  |         0.088|
hi_inout<12>                                   |        6.719|      SLOW  |        2.997|      FAST  |         0.088|
hi_inout<13>                                   |        6.723|      SLOW  |        3.001|      FAST  |         0.092|
hi_inout<14>                                   |        6.723|      SLOW  |        3.001|      FAST  |         0.092|
hi_inout<15>                                   |        6.679|      SLOW  |        2.957|      FAST  |         0.048|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 29  Score: 3782  (Setup/Max: 3782, Hold: 0)

Constraints cover 25080 paths, 0 nets, and 8071 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:   7.697ns
   Minimum output required time after clock:   6.730ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 05 10:34:04 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



