MC68000 ASSEMBLER VERSION 11.183                                                                                                   

   LOC              OBJECT             STMT            SOURCE STATEMENT


0000'                                     1         idnt    CXADJ5
                                          2         include "float.i"
                                          1 *******************************************************************************
                                          2 *
                                          3 *       $Header:
                                          4 *
                                          5 *******************************************************************************
                                          6
0000'                                     7         section mathieeedoubbas
                                          8         xref    do_trapv
                                          9         xref    do_div0
                                         10
                                         11 ;ALLOW_TRAPS    equ 1
                                         12
                                         13 ;       overflow trap
                                         14 fptrap  macro
                                         15 ;       overfloat trap
                                         16         ifd ALLOW_TRAPS
                                         17                 ifeq \1-2
                                         18                         bsr     do_trapv
                                         19                 endc
                                         20 ;               underfloat is ignored
                                         21                 ifeq \1-1
                                         22                 endc
                                         23 ; divide by zero
                                         24                 ifeq \1-3
                                         25                         bsr     do_div0
                                         26                 endc
                                         27 ; indefinate trap
                                         28                 ifeq \1-4
                                         29 ;                       bsr     do_trapv
                                         30                 endc
                                         31                 ifne \1-4
                                         32                         ifne \1-1
                                         33                                 ifne \1-2
                                         34                                         ifne \1-3
                                         35                                                 fail
                                         36                                         endc
                                         37                                 endc
                                         38                         endc
                                         39                 endc
                                         40         endc
                                         41         endm
                                         42
                                         43 sdebug  macro
                                         44 ;       move.l  \1,-(sp)
                                         45 ;       move.l  \2,-(sp)
                                         46 ;       addq.l  #8,sp
                                         47         endm
                                         48
                                          3         xdef    _cxadj5         ; Adjust after multiply/divide
                                          4         xref    _cxunf5         ; Underflow handler
                                          5         xref    _cxovf5         ; Overflow handler
0000'                                     6 adj20_bar:
0000'                                     7 adj11:
MC68000 ASSEMBLER VERSION 11.183                                                                                                   

   LOC              OBJECT             STMT            SOURCE STATEMENT


0000'      4445                           8         neg.w   d5              ; Negate exponent
0002'      E84D                           9         lsr.w   #4,d5           ; Form shift count
0004'      0645  0002                    10         add.w   #2,d5
0008'      0C45  0039                    11         cmp.w   #57,d5          ; Shift count > 57 ?
000C'      6F0C                          12         ble.s   adj13           ; - no
000E'      6000  0000                    13         bra     _cxunf5         ; - underflow
0012'                                    14 adj12:
0012'      3200                          15         move.w  d0,d1           ; Shift right 16
0014'      4240                          16         clr.w   d0
0016'      4840                          17         swap    d0
0018'      4841                          18         swap    d1
001A'                                    19 adj13:
001A'      0445  0010                    20         sub.w   #16,d5          ; Shift count > 16 ?
001E'      6EF2                          21         bgt.s   adj12           ; - no
0020'      0645  0010                    22         add.w   #16,d5
0024'      2400                          23         move.l  d0,d2           ; Shift right by count
0026'      EAA8                          24         lsr.l   d5,d0
0028'      EABA                          25         ror.l   d5,d2
002A'      EAA9                          26         lsr.l   d5,d1
002C'      B182                          27         eor.l   d0,d2
002E'      B581                          28         eor.l   d2,d1
0030'      4840                          29         swap    d0              ; Add sign
0032'      B940                          30         eor.w   d4,d0
0034'      4840                          31         swap    d0
0036'      4CDF  00FC                    32         movem.l (sp)+,d2-d7
003A'      4E75                          33         rts                     ; return
003C'                                    34 adj10_bar:
003C'      E288                          35         lsr.l   #1,d0           ; Shift right
003E'      E291                          36         roxr.l  #1,d1
0040'      4A45                          37         tst.w   d5              ; Check exponent
0042'      6C0E                          38         bge.s   adj20           ; - normalized
0044'      60BA                          39         bra     adj11
0046'                                    40 _cxadj5:
          =00000017                      41 MSB     equ     23
           False                         42         ifd     DEBUG
0046'                                    43         move.l  d0,-(sp)
0046'                                    44         move.l  d1,-(sp)
0046'                                    45         addq.l  #8,sp
                                         46         endc
0046'      0800  0017                    47         btst    #MSB,d0
004A'      66F0                          48         bne.s   adj10_bar
004C'                                    49 adj10:
004C'      0445  0010                    50         sub.w   #16,d5          ; Adjust exponent
0050'      6DAE                          51         blt.s   adj20_bar
0052'                                    52 adj20:
           False                         53         ifd     QWE
0052'                                    54         move.l  d0,d2           ; Shift right 4
0052'                                    55         lsr.l   #4,d0
0052'                                    56         ror.l   #4,d2
0052'                                    57         lsr.l   #4,d1
0052'                                    58         eor.l   d0,d2
0052'                                    59         eor.l   d2,d1
                                         60         endc
0052'      E288                          61         lsr.l   #1,d0           ; Shift right
0054'      E291                          62         roxr.l  #1,d1
MC68000 ASSEMBLER VERSION 11.183                                                                                                   

   LOC              OBJECT             STMT            SOURCE STATEMENT


0056'      E288                          63         lsr.l   #1,d0           ; Shift right
0058'      E291                          64         roxr.l  #1,d1
005A'      4840                          65         swap    d0
005C'      D045                          66         add.w   d5,d0           ; Add in exponent
005E'      B048                          67         cmp.w   a0,d0   ; Did it overflow?
0060'      6C0A                          68         bge.s   doovf
0062'                                    69 adj21:
0062'      B940                          70         eor.w   d4,d0           ; Add sign
0064'      4840                          71         swap    d0
0066'      4CDF  00FC                    72         movem.l (sp)+,d2-d7
006A'      4E75                          73         rts
006C'                                    74 doovf:
006C'      6000  0000                    75         bra     _cxovf5
                                         76         end



No errors found in this Assembly
