INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/musama2/Documents/CSCE830_Project/NORM-master/NORM-master/src/pwr_consumption_val_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pwr_consumption_val_ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/musama2/Documents/CSCE830_Project/NORM-master/NORM-master/src/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/musama2/Documents/CSCE830_Project/NORM-master/NORM-master/src/fsm_nv_reg_cb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_cb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/musama2/Documents/CSCE830_Project/NORM-master/NORM-master/src/fsm_nv_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/musama2/Documents/11/project_1/project_1.srcs/sources_1/ip/xbip_multadd_0/hdl/mult_gen_v12_0_vh_rfs.vhd" into library xil_defaultlib
ERROR: [VRFC 10-4982] syntax error near 'ERROR' [C:/Users/musama2/Documents/11/project_1/project_1.srcs/sources_1/ip/xbip_multadd_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/musama2/Documents/11/project_1/project_1.srcs/sources_1/ip/xbip_multadd_0/hdl/mult_gen_v12_0_vh_rfs.vhd' ignored due to errors
