#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555d56785cd0 .scope module, "RippleCounterTOP" "RippleCounterTOP" 2 1;
 .timescale 0 0;
L_0x555d567a8530 .functor NOT 1, L_0x555d567a8600, C4<0>, C4<0>, C4<0>;
L_0x555d567a86a0 .functor NOT 1, L_0x555d567a8740, C4<0>, C4<0>, C4<0>;
L_0x555d567a8830 .functor NOT 1, L_0x555d567a88d0, C4<0>, C4<0>, C4<0>;
L_0x555d567a8bd0 .functor NOT 1, L_0x555d567a8cc0, C4<0>, C4<0>, C4<0>;
v0x555d567a7530_0 .net *"_s0", 0 0, L_0x555d567a8530;  1 drivers
v0x555d567a7610_0 .net *"_s11", 0 0, L_0x555d567a88d0;  1 drivers
v0x555d567a76f0_0 .net *"_s12", 0 0, L_0x555d567a8bd0;  1 drivers
v0x555d567a77e0_0 .net *"_s16", 0 0, L_0x555d567a8cc0;  1 drivers
v0x555d567a78c0_0 .net *"_s3", 0 0, L_0x555d567a8600;  1 drivers
v0x555d567a79a0_0 .net *"_s4", 0 0, L_0x555d567a86a0;  1 drivers
v0x555d567a7a80_0 .net *"_s7", 0 0, L_0x555d567a8740;  1 drivers
v0x555d567a7b60_0 .net *"_s8", 0 0, L_0x555d567a8830;  1 drivers
v0x555d567a7c40_0 .var "clk", 0 0;
v0x555d567a7ce0_0 .var "mux_sel", 0 0;
v0x555d567a7d80_0 .net "out", 3 0, L_0x555d567a82a0;  1 drivers
v0x555d567a7e70_0 .net "outp", 3 0, L_0x555d567a89c0;  1 drivers
v0x555d567a7f30_0 .net "res", 3 0, v0x555d567a5970_0;  1 drivers
v0x555d567a7fd0_0 .var "reset", 0 0;
L_0x555d567a8600 .part L_0x555d567a82a0, 0, 1;
L_0x555d567a8740 .part L_0x555d567a82a0, 1, 1;
L_0x555d567a88d0 .part L_0x555d567a82a0, 2, 1;
L_0x555d567a89c0 .concat8 [ 1 1 1 1], L_0x555d567a8530, L_0x555d567a86a0, L_0x555d567a8830, L_0x555d567a8bd0;
L_0x555d567a8cc0 .part L_0x555d567a82a0, 3, 1;
S_0x555d56785e50 .scope module, "g3" "mux" 2 9, 3 1 0, S_0x555d56785cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 4 "inp1"
    .port_info 2 /INPUT 4 "inp2"
    .port_info 3 /OUTPUT 4 "out"
v0x555d567834e0_0 .net "inp1", 3 0, L_0x555d567a82a0;  alias, 1 drivers
v0x555d56782c70_0 .net "inp2", 3 0, L_0x555d567a89c0;  alias, 1 drivers
v0x555d567a5970_0 .var "out", 3 0;
v0x555d567a5a30_0 .net "sel", 0 0, v0x555d567a7ce0_0;  1 drivers
E_0x555d56776950 .event edge, v0x555d56782c70_0, v0x555d567834e0_0, v0x555d567a5a30_0;
S_0x555d567a5b70 .scope module, "r" "RippleCounter" 2 8, 4 1 0, S_0x555d56785cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 4 "out"
v0x555d567a7280_0 .net "clk", 0 0, v0x555d567a7c40_0;  1 drivers
v0x555d567a7350_0 .net "out", 3 0, L_0x555d567a82a0;  alias, 1 drivers
v0x555d567a7420_0 .net "reset", 0 0, v0x555d567a7fd0_0;  1 drivers
L_0x555d567a8070 .part L_0x555d567a82a0, 0, 1;
L_0x555d567a8140 .part L_0x555d567a82a0, 1, 1;
L_0x555d567a82a0 .concat8 [ 1 1 1 1], v0x555d567a6130_0, v0x555d567a6650_0, v0x555d567a6b40_0, v0x555d567a70c0_0;
L_0x555d567a8430 .part L_0x555d567a82a0, 2, 1;
S_0x555d567a5db0 .scope module, "ax" "DFF" 4 5, 5 1 0, S_0x555d567a5b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
v0x555d567a6050_0 .net "clk", 0 0, v0x555d567a7c40_0;  alias, 1 drivers
v0x555d567a6130_0 .var "q", 0 0;
v0x555d567a61f0_0 .net "reset", 0 0, v0x555d567a7fd0_0;  alias, 1 drivers
E_0x555d5673ec40/0 .event edge, v0x555d567a61f0_0;
E_0x555d5673ec40/1 .event posedge, v0x555d567a6050_0;
E_0x555d5673ec40 .event/or E_0x555d5673ec40/0, E_0x555d5673ec40/1;
S_0x555d567a6310 .scope module, "bx" "DFF" 4 6, 5 1 0, S_0x555d567a5b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
v0x555d567a6570_0 .net "clk", 0 0, L_0x555d567a8070;  1 drivers
v0x555d567a6650_0 .var "q", 0 0;
v0x555d567a6710_0 .net "reset", 0 0, v0x555d567a7fd0_0;  alias, 1 drivers
E_0x555d5673ed50/0 .event edge, v0x555d567a61f0_0;
E_0x555d5673ed50/1 .event posedge, v0x555d567a6570_0;
E_0x555d5673ed50 .event/or E_0x555d5673ed50/0, E_0x555d5673ed50/1;
S_0x555d567a67f0 .scope module, "cx" "DFF" 4 7, 5 1 0, S_0x555d567a5b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
v0x555d567a6a60_0 .net "clk", 0 0, L_0x555d567a8140;  1 drivers
v0x555d567a6b40_0 .var "q", 0 0;
v0x555d567a6c00_0 .net "reset", 0 0, v0x555d567a7fd0_0;  alias, 1 drivers
E_0x555d5673eb30/0 .event edge, v0x555d567a61f0_0;
E_0x555d5673eb30/1 .event posedge, v0x555d567a6a60_0;
E_0x555d5673eb30 .event/or E_0x555d5673eb30/0, E_0x555d5673eb30/1;
S_0x555d567a6d80 .scope module, "dx" "DFF" 4 8, 5 1 0, S_0x555d567a5b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
v0x555d567a6fe0_0 .net "clk", 0 0, L_0x555d567a8430;  1 drivers
v0x555d567a70c0_0 .var "q", 0 0;
v0x555d567a7180_0 .net "reset", 0 0, v0x555d567a7fd0_0;  alias, 1 drivers
E_0x555d56784f40/0 .event edge, v0x555d567a61f0_0;
E_0x555d56784f40/1 .event posedge, v0x555d567a6fe0_0;
E_0x555d56784f40 .event/or E_0x555d56784f40/0, E_0x555d56784f40/1;
    .scope S_0x555d567a5db0;
T_0 ;
    %wait E_0x555d5673ec40;
    %load/vec4 v0x555d567a61f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d567a6130_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555d567a6130_0;
    %inv;
    %store/vec4 v0x555d567a6130_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555d567a6310;
T_1 ;
    %wait E_0x555d5673ed50;
    %load/vec4 v0x555d567a6710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d567a6650_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555d567a6650_0;
    %inv;
    %store/vec4 v0x555d567a6650_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555d567a67f0;
T_2 ;
    %wait E_0x555d5673eb30;
    %load/vec4 v0x555d567a6c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d567a6b40_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555d567a6b40_0;
    %inv;
    %store/vec4 v0x555d567a6b40_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555d567a6d80;
T_3 ;
    %wait E_0x555d56784f40;
    %load/vec4 v0x555d567a7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d567a70c0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555d567a70c0_0;
    %inv;
    %store/vec4 v0x555d567a70c0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555d56785e50;
T_4 ;
    %wait E_0x555d56776950;
    %load/vec4 v0x555d567a5a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x555d56782c70_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x555d567834e0_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x555d567a5970_0, 0, 4;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555d56785cd0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d567a7c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d567a7fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d567a7ce0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d567a7fd0_0, 0, 1;
    %vpi_call 2 21 "$monitor", "%d", v0x555d567a7f30_0 {0 0 0};
    %delay 40, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x555d56785cd0;
T_6 ;
    %delay 1, 0;
    %load/vec4 v0x555d567a7c40_0;
    %inv;
    %store/vec4 v0x555d567a7c40_0, 0, 1;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test_bench.v";
    "mux.v";
    "rip_counter.v";
    "dff.v";
