Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 16:09:45 2024
| Host         : Jeans running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
DPIR-1     Warning           Asynchronous driver check      20          
TIMING-16  Warning           Large setup violation          12          
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1943)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3827)
5. checking no_input_delay (13)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1943)
---------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 1809 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3827)
---------------------------------------------------
 There are 3827 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.389      -40.963                     24                  193        0.203        0.000                      0                  193        4.500        0.000                       0                   131  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.389      -40.963                     24                  193        0.203        0.000                      0                  193        4.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           24  Failing Endpoints,  Worst Slack       -3.389ns,  Total Violation      -40.963ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.389ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 5.681ns (42.885%)  route 7.566ns (57.115%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[16])
                                                      3.841     9.779 f  at/ui_painter/index/P[16]
                         net (fo=386, routed)         1.481    11.260    at/ui_painter/index__0[16]
    SLICE_X11Y42         LUT6 (Prop_lut6_I4_O)        0.124    11.384 f  at/ui_painter/rgb_reg[11]_i_617/O
                         net (fo=4, routed)           1.058    12.442    at/ui_painter/rgb_reg[11]_i_617_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.566 f  at/ui_painter/rgb_reg[11]_i_335/O
                         net (fo=6, routed)           1.063    13.628    at/ui_painter/rgb_reg[11]_i_335_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.124    13.752 f  at/ui_painter/rgb_reg[11]_i_275/O
                         net (fo=2, routed)           0.751    14.503    at/ui_painter/rgb_reg[11]_i_275_n_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124    14.627 f  at/ui_painter/rgb_reg[11]_i_118/O
                         net (fo=1, routed)           0.611    15.238    at/ui_painter/rgb_reg[11]_i_118_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I3_O)        0.124    15.362 f  at/ui_painter/rgb_reg[11]_i_45/O
                         net (fo=1, routed)           0.647    16.009    at/ui_painter/rgb_reg[11]_i_45_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I5_O)        0.124    16.133 f  at/ui_painter/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.000    16.133    at/ui_painter/rgb_reg[11]_i_17_n_0
    SLICE_X28Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    16.350 f  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.559    16.909    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I3_O)        0.299    17.208 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.365    17.574    vga/rgb_reg_reg[3]_0
    SLICE_X29Y49         LUT3 (Prop_lut3_I1_O)        0.124    17.698 r  vga/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.639    18.336    vga_n_26
    SLICE_X28Y48         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X28Y48         FDRE (Setup_fdre_C_D)       -0.067    14.947    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -18.336    
  -------------------------------------------------------------------
                         slack                                 -3.389    

Slack (VIOLATED) :        -3.216ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.082ns  (logic 6.120ns (46.781%)  route 6.962ns (53.219%))
  Logic Levels:           11  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841     9.779 f  at/ui_painter/index/P[1]
                         net (fo=491, routed)         2.000    11.779    at/ui_painter/index__0[1]
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124    11.903 f  at/ui_painter/rgb_reg[7]_i_710/O
                         net (fo=1, routed)           0.648    12.551    at/ui_painter/rgb_reg[7]_i_710_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124    12.675 f  at/ui_painter/rgb_reg[7]_i_582/O
                         net (fo=1, routed)           0.444    13.118    at/ui_painter/rgb_reg[7]_i_582_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124    13.242 f  at/ui_painter/rgb_reg[7]_i_375/O
                         net (fo=1, routed)           0.774    14.016    at/ui_painter/rgb_reg[7]_i_375_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.124    14.140 f  at/ui_painter/rgb_reg[7]_i_174/O
                         net (fo=1, routed)           0.000    14.140    at/ui_painter/rgb_reg[7]_i_174_n_0
    SLICE_X6Y44          MUXF7 (Prop_muxf7_I0_O)      0.241    14.381 f  at/ui_painter/rgb_reg_reg[7]_i_61/O
                         net (fo=1, routed)           0.000    14.381    at/ui_painter/rgb_reg_reg[7]_i_61_n_0
    SLICE_X6Y44          MUXF8 (Prop_muxf8_I0_O)      0.098    14.479 f  at/ui_painter/rgb_reg_reg[7]_i_19/O
                         net (fo=1, routed)           1.244    15.723    at/ui_painter/rgb_reg_reg[7]_i_19_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I0_O)        0.319    16.042 f  at/ui_painter/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.000    16.042    at/ui_painter/rgb_reg[7]_i_8_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    16.259 f  at/ui_painter/rgb_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.806    17.065    at/ui_painter/rgb_reg_reg[7]_i_3_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.299    17.364 f  at/ui_painter/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.655    18.018    vga/rgb_reg_reg[3]
    SLICE_X15Y50         LUT4 (Prop_lut4_I1_O)        0.153    18.171 r  vga/rgb_reg[3]_i_1/O
                         net (fo=2, routed)           0.000    18.171    vga_n_2
    SLICE_X15Y50         FDRE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X15Y50         FDRE (Setup_fdre_C_D)        0.029    14.955    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -18.171    
  -------------------------------------------------------------------
                         slack                                 -3.216    

Slack (VIOLATED) :        -3.215ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.082ns  (logic 6.120ns (46.781%)  route 6.962ns (53.219%))
  Logic Levels:           11  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841     9.779 f  at/ui_painter/index/P[1]
                         net (fo=491, routed)         2.000    11.779    at/ui_painter/index__0[1]
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124    11.903 f  at/ui_painter/rgb_reg[7]_i_710/O
                         net (fo=1, routed)           0.648    12.551    at/ui_painter/rgb_reg[7]_i_710_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124    12.675 f  at/ui_painter/rgb_reg[7]_i_582/O
                         net (fo=1, routed)           0.444    13.118    at/ui_painter/rgb_reg[7]_i_582_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124    13.242 f  at/ui_painter/rgb_reg[7]_i_375/O
                         net (fo=1, routed)           0.774    14.016    at/ui_painter/rgb_reg[7]_i_375_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.124    14.140 f  at/ui_painter/rgb_reg[7]_i_174/O
                         net (fo=1, routed)           0.000    14.140    at/ui_painter/rgb_reg[7]_i_174_n_0
    SLICE_X6Y44          MUXF7 (Prop_muxf7_I0_O)      0.241    14.381 f  at/ui_painter/rgb_reg_reg[7]_i_61/O
                         net (fo=1, routed)           0.000    14.381    at/ui_painter/rgb_reg_reg[7]_i_61_n_0
    SLICE_X6Y44          MUXF8 (Prop_muxf8_I0_O)      0.098    14.479 f  at/ui_painter/rgb_reg_reg[7]_i_19/O
                         net (fo=1, routed)           1.244    15.723    at/ui_painter/rgb_reg_reg[7]_i_19_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I0_O)        0.319    16.042 f  at/ui_painter/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.000    16.042    at/ui_painter/rgb_reg[7]_i_8_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    16.259 f  at/ui_painter/rgb_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.806    17.065    at/ui_painter/rgb_reg_reg[7]_i_3_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.299    17.364 f  at/ui_painter/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.655    18.018    vga/rgb_reg_reg[3]
    SLICE_X15Y50         LUT4 (Prop_lut4_I1_O)        0.153    18.171 r  vga/rgb_reg[3]_i_1/O
                         net (fo=2, routed)           0.000    18.171    vga_n_2
    SLICE_X15Y50         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X15Y50         FDRE (Setup_fdre_C_D)        0.030    14.956    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -18.171    
  -------------------------------------------------------------------
                         slack                                 -3.215    

Slack (VIOLATED) :        -3.212ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.081ns  (logic 6.116ns (46.754%)  route 6.965ns (53.246%))
  Logic Levels:           11  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841     9.779 f  at/ui_painter/index/P[1]
                         net (fo=491, routed)         2.000    11.779    at/ui_painter/index__0[1]
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124    11.903 f  at/ui_painter/rgb_reg[7]_i_710/O
                         net (fo=1, routed)           0.648    12.551    at/ui_painter/rgb_reg[7]_i_710_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124    12.675 f  at/ui_painter/rgb_reg[7]_i_582/O
                         net (fo=1, routed)           0.444    13.118    at/ui_painter/rgb_reg[7]_i_582_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124    13.242 f  at/ui_painter/rgb_reg[7]_i_375/O
                         net (fo=1, routed)           0.774    14.016    at/ui_painter/rgb_reg[7]_i_375_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.124    14.140 f  at/ui_painter/rgb_reg[7]_i_174/O
                         net (fo=1, routed)           0.000    14.140    at/ui_painter/rgb_reg[7]_i_174_n_0
    SLICE_X6Y44          MUXF7 (Prop_muxf7_I0_O)      0.241    14.381 f  at/ui_painter/rgb_reg_reg[7]_i_61/O
                         net (fo=1, routed)           0.000    14.381    at/ui_painter/rgb_reg_reg[7]_i_61_n_0
    SLICE_X6Y44          MUXF8 (Prop_muxf8_I0_O)      0.098    14.479 f  at/ui_painter/rgb_reg_reg[7]_i_19/O
                         net (fo=1, routed)           1.244    15.723    at/ui_painter/rgb_reg_reg[7]_i_19_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I0_O)        0.319    16.042 f  at/ui_painter/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.000    16.042    at/ui_painter/rgb_reg[7]_i_8_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    16.259 f  at/ui_painter/rgb_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.806    17.065    at/ui_painter/rgb_reg_reg[7]_i_3_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.299    17.364 f  at/ui_painter/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.658    18.021    vga/rgb_reg_reg[3]
    SLICE_X15Y50         LUT4 (Prop_lut4_I1_O)        0.149    18.170 r  vga/rgb_reg[6]_i_1/O
                         net (fo=2, routed)           0.000    18.170    vga_n_4
    SLICE_X15Y50         FDRE                                         r  rgb_reg_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  rgb_reg_reg[6]_lopt_replica/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X15Y50         FDRE (Setup_fdre_C_D)        0.032    14.958    rgb_reg_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -18.170    
  -------------------------------------------------------------------
                         slack                                 -3.212    

Slack (VIOLATED) :        -3.211ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.081ns  (logic 6.116ns (46.754%)  route 6.965ns (53.246%))
  Logic Levels:           11  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841     9.779 f  at/ui_painter/index/P[1]
                         net (fo=491, routed)         2.000    11.779    at/ui_painter/index__0[1]
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124    11.903 f  at/ui_painter/rgb_reg[7]_i_710/O
                         net (fo=1, routed)           0.648    12.551    at/ui_painter/rgb_reg[7]_i_710_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124    12.675 f  at/ui_painter/rgb_reg[7]_i_582/O
                         net (fo=1, routed)           0.444    13.118    at/ui_painter/rgb_reg[7]_i_582_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124    13.242 f  at/ui_painter/rgb_reg[7]_i_375/O
                         net (fo=1, routed)           0.774    14.016    at/ui_painter/rgb_reg[7]_i_375_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.124    14.140 f  at/ui_painter/rgb_reg[7]_i_174/O
                         net (fo=1, routed)           0.000    14.140    at/ui_painter/rgb_reg[7]_i_174_n_0
    SLICE_X6Y44          MUXF7 (Prop_muxf7_I0_O)      0.241    14.381 f  at/ui_painter/rgb_reg_reg[7]_i_61/O
                         net (fo=1, routed)           0.000    14.381    at/ui_painter/rgb_reg_reg[7]_i_61_n_0
    SLICE_X6Y44          MUXF8 (Prop_muxf8_I0_O)      0.098    14.479 f  at/ui_painter/rgb_reg_reg[7]_i_19/O
                         net (fo=1, routed)           1.244    15.723    at/ui_painter/rgb_reg_reg[7]_i_19_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I0_O)        0.319    16.042 f  at/ui_painter/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.000    16.042    at/ui_painter/rgb_reg[7]_i_8_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    16.259 f  at/ui_painter/rgb_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.806    17.065    at/ui_painter/rgb_reg_reg[7]_i_3_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.299    17.364 f  at/ui_painter/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.658    18.021    vga/rgb_reg_reg[3]
    SLICE_X15Y50         LUT4 (Prop_lut4_I1_O)        0.149    18.170 r  vga/rgb_reg[6]_i_1/O
                         net (fo=2, routed)           0.000    18.170    vga_n_4
    SLICE_X15Y50         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X15Y50         FDRE (Setup_fdre_C_D)        0.033    14.959    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -18.170    
  -------------------------------------------------------------------
                         slack                                 -3.211    

Slack (VIOLATED) :        -3.207ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.166ns  (logic 6.117ns (46.462%)  route 7.049ns (53.538%))
  Logic Levels:           11  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841     9.779 r  at/ui_painter/index/P[1]
                         net (fo=491, routed)         2.000    11.779    at/ui_painter/index__0[1]
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124    11.903 r  at/ui_painter/rgb_reg[7]_i_710/O
                         net (fo=1, routed)           0.648    12.551    at/ui_painter/rgb_reg[7]_i_710_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124    12.675 r  at/ui_painter/rgb_reg[7]_i_582/O
                         net (fo=1, routed)           0.444    13.118    at/ui_painter/rgb_reg[7]_i_582_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124    13.242 r  at/ui_painter/rgb_reg[7]_i_375/O
                         net (fo=1, routed)           0.774    14.016    at/ui_painter/rgb_reg[7]_i_375_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.124    14.140 r  at/ui_painter/rgb_reg[7]_i_174/O
                         net (fo=1, routed)           0.000    14.140    at/ui_painter/rgb_reg[7]_i_174_n_0
    SLICE_X6Y44          MUXF7 (Prop_muxf7_I0_O)      0.241    14.381 r  at/ui_painter/rgb_reg_reg[7]_i_61/O
                         net (fo=1, routed)           0.000    14.381    at/ui_painter/rgb_reg_reg[7]_i_61_n_0
    SLICE_X6Y44          MUXF8 (Prop_muxf8_I0_O)      0.098    14.479 r  at/ui_painter/rgb_reg_reg[7]_i_19/O
                         net (fo=1, routed)           1.244    15.723    at/ui_painter/rgb_reg_reg[7]_i_19_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I0_O)        0.319    16.042 r  at/ui_painter/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.000    16.042    at/ui_painter/rgb_reg[7]_i_8_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    16.259 r  at/ui_painter/rgb_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.806    17.065    at/ui_painter/rgb_reg_reg[7]_i_3_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.299    17.364 r  at/ui_painter/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.741    18.105    vga/rgb_reg_reg[3]
    SLICE_X15Y49         LUT4 (Prop_lut4_I1_O)        0.150    18.255 r  vga/rgb_reg[7]_i_1/O
                         net (fo=2, routed)           0.000    18.255    vga_n_3
    SLICE_X15Y49         FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.031    15.048    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -18.255    
  -------------------------------------------------------------------
                         slack                                 -3.207    

Slack (VIOLATED) :        -3.206ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.166ns  (logic 6.117ns (46.462%)  route 7.049ns (53.538%))
  Logic Levels:           11  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841     9.779 r  at/ui_painter/index/P[1]
                         net (fo=491, routed)         2.000    11.779    at/ui_painter/index__0[1]
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124    11.903 r  at/ui_painter/rgb_reg[7]_i_710/O
                         net (fo=1, routed)           0.648    12.551    at/ui_painter/rgb_reg[7]_i_710_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124    12.675 r  at/ui_painter/rgb_reg[7]_i_582/O
                         net (fo=1, routed)           0.444    13.118    at/ui_painter/rgb_reg[7]_i_582_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124    13.242 r  at/ui_painter/rgb_reg[7]_i_375/O
                         net (fo=1, routed)           0.774    14.016    at/ui_painter/rgb_reg[7]_i_375_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.124    14.140 r  at/ui_painter/rgb_reg[7]_i_174/O
                         net (fo=1, routed)           0.000    14.140    at/ui_painter/rgb_reg[7]_i_174_n_0
    SLICE_X6Y44          MUXF7 (Prop_muxf7_I0_O)      0.241    14.381 r  at/ui_painter/rgb_reg_reg[7]_i_61/O
                         net (fo=1, routed)           0.000    14.381    at/ui_painter/rgb_reg_reg[7]_i_61_n_0
    SLICE_X6Y44          MUXF8 (Prop_muxf8_I0_O)      0.098    14.479 r  at/ui_painter/rgb_reg_reg[7]_i_19/O
                         net (fo=1, routed)           1.244    15.723    at/ui_painter/rgb_reg_reg[7]_i_19_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I0_O)        0.319    16.042 r  at/ui_painter/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.000    16.042    at/ui_painter/rgb_reg[7]_i_8_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    16.259 r  at/ui_painter/rgb_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.806    17.065    at/ui_painter/rgb_reg_reg[7]_i_3_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.299    17.364 r  at/ui_painter/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.741    18.105    vga/rgb_reg_reg[3]
    SLICE_X15Y49         LUT4 (Prop_lut4_I1_O)        0.150    18.255 r  vga/rgb_reg[7]_i_1/O
                         net (fo=2, routed)           0.000    18.255    vga_n_3
    SLICE_X15Y49         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.032    15.049    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -18.255    
  -------------------------------------------------------------------
                         slack                                 -3.206    

Slack (VIOLATED) :        -3.117ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.961ns  (logic 5.681ns (43.831%)  route 7.280ns (56.169%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[16])
                                                      3.841     9.779 f  at/ui_painter/index/P[16]
                         net (fo=386, routed)         1.481    11.260    at/ui_painter/index__0[16]
    SLICE_X11Y42         LUT6 (Prop_lut6_I4_O)        0.124    11.384 f  at/ui_painter/rgb_reg[11]_i_617/O
                         net (fo=4, routed)           1.058    12.442    at/ui_painter/rgb_reg[11]_i_617_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.566 f  at/ui_painter/rgb_reg[11]_i_335/O
                         net (fo=6, routed)           1.063    13.628    at/ui_painter/rgb_reg[11]_i_335_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.124    13.752 f  at/ui_painter/rgb_reg[11]_i_275/O
                         net (fo=2, routed)           0.751    14.503    at/ui_painter/rgb_reg[11]_i_275_n_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124    14.627 f  at/ui_painter/rgb_reg[11]_i_118/O
                         net (fo=1, routed)           0.611    15.238    at/ui_painter/rgb_reg[11]_i_118_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I3_O)        0.124    15.362 f  at/ui_painter/rgb_reg[11]_i_45/O
                         net (fo=1, routed)           0.647    16.009    at/ui_painter/rgb_reg[11]_i_45_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I5_O)        0.124    16.133 f  at/ui_painter/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.000    16.133    at/ui_painter/rgb_reg[11]_i_17_n_0
    SLICE_X28Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    16.350 f  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.559    16.909    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I3_O)        0.299    17.208 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.365    17.574    vga/rgb_reg_reg[3]_0
    SLICE_X29Y49         LUT3 (Prop_lut3_I1_O)        0.124    17.698 r  vga/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.353    18.050    vga_n_26
    SLICE_X28Y49         FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X28Y49         FDRE (Setup_fdre_C_D)       -0.081    14.933    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -18.050    
  -------------------------------------------------------------------
                         slack                                 -3.117    

Slack (VIOLATED) :        -3.109ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.967ns  (logic 5.681ns (43.811%)  route 7.286ns (56.189%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[16])
                                                      3.841     9.779 f  at/ui_painter/index/P[16]
                         net (fo=386, routed)         1.481    11.260    at/ui_painter/index__0[16]
    SLICE_X11Y42         LUT6 (Prop_lut6_I4_O)        0.124    11.384 f  at/ui_painter/rgb_reg[11]_i_617/O
                         net (fo=4, routed)           1.058    12.442    at/ui_painter/rgb_reg[11]_i_617_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.566 f  at/ui_painter/rgb_reg[11]_i_335/O
                         net (fo=6, routed)           1.063    13.628    at/ui_painter/rgb_reg[11]_i_335_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.124    13.752 f  at/ui_painter/rgb_reg[11]_i_275/O
                         net (fo=2, routed)           0.751    14.503    at/ui_painter/rgb_reg[11]_i_275_n_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124    14.627 f  at/ui_painter/rgb_reg[11]_i_118/O
                         net (fo=1, routed)           0.611    15.238    at/ui_painter/rgb_reg[11]_i_118_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I3_O)        0.124    15.362 f  at/ui_painter/rgb_reg[11]_i_45/O
                         net (fo=1, routed)           0.647    16.009    at/ui_painter/rgb_reg[11]_i_45_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I5_O)        0.124    16.133 f  at/ui_painter/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.000    16.133    at/ui_painter/rgb_reg[11]_i_17_n_0
    SLICE_X28Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    16.350 f  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.559    16.909    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I3_O)        0.299    17.208 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.365    17.574    vga/rgb_reg_reg[3]_0
    SLICE_X29Y49         LUT3 (Prop_lut3_I1_O)        0.124    17.698 r  vga/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.359    18.056    vga_n_26
    SLICE_X28Y49         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X28Y49         FDRE (Setup_fdre_C_D)       -0.067    14.947    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -18.056    
  -------------------------------------------------------------------
                         slack                                 -3.109    

Slack (VIOLATED) :        -3.098ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.965ns  (logic 6.086ns (46.940%)  route 6.879ns (53.060%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841     9.779 f  at/ui_painter/index/P[1]
                         net (fo=491, routed)         2.000    11.779    at/ui_painter/index__0[1]
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124    11.903 f  at/ui_painter/rgb_reg[7]_i_710/O
                         net (fo=1, routed)           0.648    12.551    at/ui_painter/rgb_reg[7]_i_710_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124    12.675 f  at/ui_painter/rgb_reg[7]_i_582/O
                         net (fo=1, routed)           0.444    13.118    at/ui_painter/rgb_reg[7]_i_582_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124    13.242 f  at/ui_painter/rgb_reg[7]_i_375/O
                         net (fo=1, routed)           0.774    14.016    at/ui_painter/rgb_reg[7]_i_375_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.124    14.140 f  at/ui_painter/rgb_reg[7]_i_174/O
                         net (fo=1, routed)           0.000    14.140    at/ui_painter/rgb_reg[7]_i_174_n_0
    SLICE_X6Y44          MUXF7 (Prop_muxf7_I0_O)      0.241    14.381 f  at/ui_painter/rgb_reg_reg[7]_i_61/O
                         net (fo=1, routed)           0.000    14.381    at/ui_painter/rgb_reg_reg[7]_i_61_n_0
    SLICE_X6Y44          MUXF8 (Prop_muxf8_I0_O)      0.098    14.479 f  at/ui_painter/rgb_reg_reg[7]_i_19/O
                         net (fo=1, routed)           1.244    15.723    at/ui_painter/rgb_reg_reg[7]_i_19_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I0_O)        0.319    16.042 f  at/ui_painter/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.000    16.042    at/ui_painter/rgb_reg[7]_i_8_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    16.259 f  at/ui_painter/rgb_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.806    17.065    at/ui_painter/rgb_reg_reg[7]_i_3_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.299    17.364 f  at/ui_painter/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.572    17.936    vga/rgb_reg_reg[3]
    SLICE_X15Y53         LUT3 (Prop_lut3_I1_O)        0.119    18.055 r  vga/rgb_reg[2]_i_1/O
                         net (fo=2, routed)           0.000    18.055    vga_n_27
    SLICE_X15Y53         FDRE                                         r  rgb_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X15Y53         FDRE                                         r  rgb_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)        0.031    14.956    rgb_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -18.055    
  -------------------------------------------------------------------
                         slack                                 -3.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.745%)  route 0.318ns (69.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y40         FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.318     1.907    at/rom_en/Q[1]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.871     1.999    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.704    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.745%)  route 0.318ns (69.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y40         FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.318     1.907    at/rom_en/Q[1]
    RAMB18_X0Y13         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.871     1.999    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.704    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.562     1.445    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  uart2/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart2/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.705    uart2/baudrate_gen/counter_reg[27]
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.813    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_4
    SLICE_X41Y40         FDRE                                         r  uart2/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.832     1.959    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  uart2/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    uart2/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.562     1.445    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  uart2/baudrate_gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart2/baudrate_gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.705    uart2/baudrate_gen/counter_reg[31]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart2/baudrate_gen/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.813    uart2/baudrate_gen/counter_reg[28]_i_1__0_n_4
    SLICE_X41Y41         FDRE                                         r  uart2/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.832     1.959    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  uart2/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    uart2/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.562     1.445    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  uart1/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart1/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.705    uart1/baudrate_gen/counter_reg[19]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart1/baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart1/baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X37Y40         FDRE                                         r  uart1/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.831     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  uart1/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    uart1/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.562     1.445    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.705    uart1/baudrate_gen/counter_reg[23]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart1/baudrate_gen/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart1/baudrate_gen/counter_reg[20]_i_1_n_4
    SLICE_X37Y41         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.831     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    uart1/baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.562     1.445    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart1/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.705    uart1/baudrate_gen/counter_reg[27]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart1/baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X37Y42         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.831     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    uart1/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.563     1.446    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  uart1/baudrate_gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart1/baudrate_gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.706    uart1/baudrate_gen/counter_reg[31]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    uart1/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X37Y43         FDRE                                         r  uart1/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.832     1.959    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  uart1/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    uart1/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.559     1.442    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  uart1/baudrate_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  uart1/baudrate_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.702    uart1/baudrate_gen/counter_reg[3]
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  uart1/baudrate_gen/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.810    uart1/baudrate_gen/counter_reg[0]_i_2_n_4
    SLICE_X37Y36         FDRE                                         r  uart1/baudrate_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.827     1.954    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  uart1/baudrate_gen/counter_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    uart1/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.560     1.443    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  uart1/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart1/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.703    uart1/baudrate_gen/counter_reg[7]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  uart1/baudrate_gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    uart1/baudrate_gen/counter_reg[4]_i_1_n_4
    SLICE_X37Y37         FDRE                                         r  uart1/baudrate_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.828     1.955    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  uart1/baudrate_gen/counter_reg[7]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    uart1/baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   at/rom_en/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13   at/rom_en/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y32    lang_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y49   rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y49   rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y48   rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y48   rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y53   rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y53   rgb_reg_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y32    lang_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y32    lang_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y49   rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y49   rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y49   rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y49   rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y48   rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y48   rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y48   rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y48   rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y32    lang_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y32    lang_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y49   rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y49   rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y49   rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y49   rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y48   rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y48   rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y48   rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y48   rgb_reg_reg[11]_lopt_replica_3/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3799 Endpoints
Min Delay          3799 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[126][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.070ns  (logic 0.828ns (7.480%)  route 10.242ns (92.520%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]/C
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[1]/Q
                         net (fo=88, routed)          4.570     5.026    uart1/receiver/Q[1]
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.124     5.150 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          0.919     6.069    at/mem_reg[3][0]_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.193 r  at/mem[14][6]_i_2/O
                         net (fo=16, routed)          3.495     9.688    at/mem[14][6]_i_2_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.812 r  at/mem[126][6]_i_1/O
                         net (fo=7, routed)           1.258    11.070    at/mem[126][6]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  at/mem_reg[126][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[126][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.070ns  (logic 0.828ns (7.480%)  route 10.242ns (92.520%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]/C
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[1]/Q
                         net (fo=88, routed)          4.570     5.026    uart1/receiver/Q[1]
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.124     5.150 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          0.919     6.069    at/mem_reg[3][0]_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.193 r  at/mem[14][6]_i_2/O
                         net (fo=16, routed)          3.495     9.688    at/mem[14][6]_i_2_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.812 r  at/mem[126][6]_i_1/O
                         net (fo=7, routed)           1.258    11.070    at/mem[126][6]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  at/mem_reg[126][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[238][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.069ns  (logic 0.856ns (7.733%)  route 10.213ns (92.267%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]/C
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[1]/Q
                         net (fo=88, routed)          4.570     5.026    uart1/receiver/Q[1]
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.124     5.150 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          0.919     6.069    at/mem_reg[3][0]_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.193 r  at/mem[14][6]_i_2/O
                         net (fo=16, routed)          3.370     9.563    at/mem[14][6]_i_2_n_0
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.152     9.715 r  at/mem[238][6]_i_1/O
                         net (fo=7, routed)           1.354    11.069    at/mem[238][6]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  at/mem_reg[238][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[222][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.933ns  (logic 0.828ns (7.573%)  route 10.105ns (92.427%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]/C
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[1]/Q
                         net (fo=88, routed)          4.570     5.026    uart1/receiver/Q[1]
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.124     5.150 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          0.919     6.069    at/mem_reg[3][0]_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.193 r  at/mem[14][6]_i_2/O
                         net (fo=16, routed)          3.370     9.563    at/mem[14][6]_i_2_n_0
    SLICE_X13Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.687 r  at/mem[222][6]_i_1/O
                         net (fo=7, routed)           1.246    10.933    at/mem[222][6]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  at/mem_reg[222][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[222][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.933ns  (logic 0.828ns (7.573%)  route 10.105ns (92.427%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]/C
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[1]/Q
                         net (fo=88, routed)          4.570     5.026    uart1/receiver/Q[1]
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.124     5.150 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          0.919     6.069    at/mem_reg[3][0]_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.193 r  at/mem[14][6]_i_2/O
                         net (fo=16, routed)          3.370     9.563    at/mem[14][6]_i_2_n_0
    SLICE_X13Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.687 r  at/mem[222][6]_i_1/O
                         net (fo=7, routed)           1.246    10.933    at/mem[222][6]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  at/mem_reg[222][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[238][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.789ns  (logic 0.856ns (7.934%)  route 9.933ns (92.066%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]/C
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[1]/Q
                         net (fo=88, routed)          4.570     5.026    uart1/receiver/Q[1]
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.124     5.150 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          0.919     6.069    at/mem_reg[3][0]_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.193 r  at/mem[14][6]_i_2/O
                         net (fo=16, routed)          3.370     9.563    at/mem[14][6]_i_2_n_0
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.152     9.715 r  at/mem[238][6]_i_1/O
                         net (fo=7, routed)           1.074    10.789    at/mem[238][6]_i_1_n_0
    SLICE_X33Y32         FDRE                                         r  at/mem_reg[238][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[238][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.789ns  (logic 0.856ns (7.934%)  route 9.933ns (92.066%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]/C
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[1]/Q
                         net (fo=88, routed)          4.570     5.026    uart1/receiver/Q[1]
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.124     5.150 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          0.919     6.069    at/mem_reg[3][0]_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.193 r  at/mem[14][6]_i_2/O
                         net (fo=16, routed)          3.370     9.563    at/mem[14][6]_i_2_n_0
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.152     9.715 r  at/mem[238][6]_i_1/O
                         net (fo=7, routed)           1.074    10.789    at/mem[238][6]_i_1_n_0
    SLICE_X33Y32         FDRE                                         r  at/mem_reg[238][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[126][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.787ns  (logic 0.828ns (7.676%)  route 9.959ns (92.324%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]/C
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[1]/Q
                         net (fo=88, routed)          4.570     5.026    uart1/receiver/Q[1]
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.124     5.150 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          0.919     6.069    at/mem_reg[3][0]_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.193 r  at/mem[14][6]_i_2/O
                         net (fo=16, routed)          3.495     9.688    at/mem[14][6]_i_2_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.812 r  at/mem[126][6]_i_1/O
                         net (fo=7, routed)           0.975    10.787    at/mem[126][6]_i_1_n_0
    SLICE_X39Y28         FDRE                                         r  at/mem_reg[126][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[126][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.768ns  (logic 0.828ns (7.689%)  route 9.940ns (92.311%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]/C
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[1]/Q
                         net (fo=88, routed)          4.570     5.026    uart1/receiver/Q[1]
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.124     5.150 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          0.919     6.069    at/mem_reg[3][0]_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.193 r  at/mem[14][6]_i_2/O
                         net (fo=16, routed)          3.495     9.688    at/mem[14][6]_i_2_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.812 r  at/mem[126][6]_i_1/O
                         net (fo=7, routed)           0.956    10.768    at/mem[126][6]_i_1_n_0
    SLICE_X36Y27         FDRE                                         r  at/mem_reg[126][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[222][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.721ns  (logic 0.828ns (7.723%)  route 9.893ns (92.277%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]/C
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[1]/Q
                         net (fo=88, routed)          4.570     5.026    uart1/receiver/Q[1]
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.124     5.150 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          0.919     6.069    at/mem_reg[3][0]_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.193 r  at/mem[14][6]_i_2/O
                         net (fo=16, routed)          3.370     9.563    at/mem[14][6]_i_2_n_0
    SLICE_X13Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.687 r  at/mem[222][6]_i_1/O
                         net (fo=7, routed)           1.033    10.721    at/mem[222][6]_i_1_n_0
    SLICE_X15Y28         FDRE                                         r  at/mem_reg[222][0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart2/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  uart2/en_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/en_reg/Q
                         net (fo=2, routed)           0.128     0.269    uart2/transmitter/en
    SLICE_X1Y1           FDRE                                         r  uart2/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  uart2/last_rec_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart2/last_rec_reg/Q
                         net (fo=1, routed)           0.086     0.227    uart2/last_rec
    SLICE_X1Y1           LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  uart2/en0/O
                         net (fo=1, routed)           0.000     0.272    uart2/en0_n_0
    SLICE_X1Y1           FDRE                                         r  uart2/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[38][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.246%)  route 0.134ns (48.754%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]_rep__0/C
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[1]_rep__0/Q
                         net (fo=86, routed)          0.134     0.275    at/D[1]
    SLICE_X14Y20         FDRE                                         r  at/mem_reg[38][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE                         0.000     0.000 r  uart1/last_rec_reg/C
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/last_rec_reg/Q
                         net (fo=1, routed)           0.054     0.182    uart1/receiver/last_rec
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  uart1/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.281    uart1/receiver_n_11
    SLICE_X9Y8           FDRE                                         r  uart1/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/transmitter/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE                         0.000     0.000 r  uart2/transmitter/count_reg[3]/C
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/transmitter/count_reg[3]/Q
                         net (fo=6, routed)           0.099     0.240    uart2/transmitter/count_reg[3]
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.045     0.285 r  uart2/transmitter/count[7]_i_2__2/O
                         net (fo=1, routed)           0.000     0.285    uart2/transmitter/p_0_in__3[7]
    SLICE_X2Y1           FDRE                                         r  uart2/transmitter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[36][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.947%)  route 0.153ns (52.053%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]_rep__0/C
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[1]_rep__0/Q
                         net (fo=86, routed)          0.153     0.294    at/D[1]
    SLICE_X12Y21         FDRE                                         r  at/mem_reg[36][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart1/receiver/last_bit
    SLICE_X11Y17         LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart1/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart1/receiver/receiving_i_1_n_0
    SLICE_X11Y17         FDRE                                         r  uart1/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart1/receiver/last_bit
    SLICE_X11Y17         LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uart1/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.296    uart1/receiver/received_i_1_n_0
    SLICE_X11Y17         FDRE                                         r  uart1/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[250][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.880%)  route 0.160ns (53.120%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]/C
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[1]/Q
                         net (fo=88, routed)          0.160     0.301    at/mem_reg[254][6]_0[1]
    SLICE_X12Y19         FDRE                                         r  at/mem_reg[250][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.611%)  route 0.116ns (38.389%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE                         0.000     0.000 r  uart2/receiver/count_reg[0]/C
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/receiver/count_reg[0]/Q
                         net (fo=11, routed)          0.116     0.257    uart2/receiver/count_reg[0]
    SLICE_X4Y1           LUT6 (Prop_lut6_I4_O)        0.045     0.302 r  uart2/receiver/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.302    uart2/receiver/p_0_in__2[5]
    SLICE_X4Y1           FDRE                                         r  uart2/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.849ns  (logic 4.094ns (59.778%)  route 2.755ns (40.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X15Y53         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.755     8.252    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.675    11.927 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.927    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.835ns  (logic 4.087ns (59.797%)  route 2.748ns (40.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.419     5.498 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           2.748     8.246    rgb_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         3.668    11.914 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.914    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.813ns  (logic 3.958ns (58.102%)  route 2.855ns (41.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.855     8.399    rgb_reg_reg[11]_lopt_replica_3_1
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.901 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.901    rgb[8]
    N19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.766ns  (logic 3.980ns (58.825%)  route 2.786ns (41.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.786     8.330    rgb_OBUF[8]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.854 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.854    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.693ns  (logic 3.975ns (59.385%)  route 2.718ns (40.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  rgb_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.718     8.253    rgb_reg_reg[3]_lopt_replica_1
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.772 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.772    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.665ns  (logic 4.112ns (61.698%)  route 2.553ns (38.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.419     5.510 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.553     8.063    rgb_OBUF[5]
    J17                  OBUF (Prop_obuf_I_O)         3.693    11.756 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.756    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.591ns  (logic 3.981ns (60.392%)  route 2.611ns (39.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X15Y53         FDRE                                         r  rgb_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  rgb_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.611     8.145    rgb_reg_reg[2]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.669 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.669    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.576ns  (logic 3.975ns (60.449%)  route 2.601ns (39.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.601     8.145    rgb_reg_reg[11]_lopt_replica_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.665 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.665    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.487ns  (logic 4.099ns (63.194%)  route 2.388ns (36.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.419     5.498 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.388     7.885    rgb_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.680    11.566 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.566    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.440ns  (logic 3.980ns (61.797%)  route 2.460ns (38.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.460     8.005    rgb_reg_reg[11]_lopt_replica_2_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.528 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.528    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.187ns (53.201%)  route 0.165ns (46.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.563     1.446    vga/clk_IBUF_BUFG
    SLICE_X11Y37         FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga/h_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.165     1.752    vga/Q[1]
    SLICE_X10Y37         LUT2 (Prop_lut2_I1_O)        0.046     1.798 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    vga/h_count_next_0[1]
    SLICE_X10Y37         FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.186ns (45.283%)  route 0.225ns (54.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/h_count_reg_reg[3]/Q
                         net (fo=4, routed)           0.225     1.813    vga/Q[3]
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.045     1.858 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.858    vga/h_count_next_0[4]
    SLICE_X8Y37          FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y41         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 f  vga/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.231     1.820    vga/v_count_reg_reg[9]_3[0]
    SLICE_X10Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.865 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    vga/v_count_next[0]_i_1_n_0
    SLICE_X10Y39         FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.189ns (44.967%)  route 0.231ns (55.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y41         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.231     1.820    vga/v_count_reg_reg[9]_3[0]
    SLICE_X10Y39         LUT2 (Prop_lut2_I0_O)        0.048     1.868 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    vga/v_count_next[1]_i_1_n_0
    SLICE_X10Y39         FDCE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.459%)  route 0.242ns (56.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.563     1.446    vga/clk_IBUF_BUFG
    SLICE_X11Y37         FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga/h_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.242     1.829    vga/Q[1]
    SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.874 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.874    vga/h_count_next_0[2]
    SLICE_X9Y38          FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.187ns (43.591%)  route 0.242ns (56.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.563     1.446    vga/clk_IBUF_BUFG
    SLICE_X11Y37         FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga/h_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.242     1.829    vga/Q[1]
    SLICE_X9Y38          LUT4 (Prop_lut4_I2_O)        0.046     1.875 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.875    vga/h_count_next_0[3]
    SLICE_X9Y38          FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.186ns (42.702%)  route 0.250ns (57.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X11Y39         FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  vga/v_count_reg_reg[3]/Q
                         net (fo=10, routed)          0.250     1.838    vga/v_count_reg_reg[9]_3[3]
    SLICE_X10Y39         LUT5 (Prop_lut5_I0_O)        0.045     1.883 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.883    vga/v_count_next[2]_i_1_n_0
    SLICE_X10Y39         FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.186ns (42.702%)  route 0.250ns (57.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X11Y39         FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/v_count_reg_reg[3]/Q
                         net (fo=10, routed)          0.250     1.838    vga/v_count_reg_reg[9]_3[3]
    SLICE_X10Y39         LUT5 (Prop_lut5_I1_O)        0.045     1.883 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.883    vga/v_count_next[3]_i_1_n_0
    SLICE_X10Y39         FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.189ns (38.223%)  route 0.305ns (61.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y42         FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           0.305     1.895    vga/v_count_reg_reg[9]_3[8]
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.048     1.943 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.943    vga/v_count_next[8]_i_1_n_0
    SLICE_X9Y37          FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.186ns (37.562%)  route 0.309ns (62.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X13Y42         FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141     1.589 f  vga/h_count_reg_reg[9]/Q
                         net (fo=8, routed)           0.309     1.898    vga/Q[9]
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.045     1.943 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.943    vga/h_count_next_0[8]
    SLICE_X8Y38          FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 at/mem_reg[232][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.672ns  (logic 1.602ns (28.244%)  route 4.070ns (71.756%))
  Logic Levels:           7  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE                         0.000     0.000 r  at/mem_reg[232][4]/C
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[232][4]/Q
                         net (fo=1, routed)           1.140     1.658    at/rom_en/addr_reg_reg_rep_i_189_3[4]
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.782 r  at/rom_en/addr_reg_reg_rep_i_567/O
                         net (fo=1, routed)           0.000     1.782    at/rom_en/addr_reg_reg_rep_i_567_n_0
    SLICE_X34Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     2.023 r  at/rom_en/addr_reg_reg_rep_i_253/O
                         net (fo=1, routed)           0.000     2.023    at/rom_en/addr_reg_reg_rep_i_253_n_0
    SLICE_X34Y35         MUXF8 (Prop_muxf8_I0_O)      0.098     2.121 r  at/rom_en/addr_reg_reg_rep_i_96/O
                         net (fo=1, routed)           1.908     4.028    at/rom_en/addr_reg_reg_rep_i_96_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.319     4.347 r  at/rom_en/addr_reg_reg_rep_i_33/O
                         net (fo=1, routed)           0.000     4.347    at/rom_en/addr_reg_reg_rep_i_33_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     4.561 r  at/rom_en/addr_reg_reg_rep_i_13/O
                         net (fo=1, routed)           0.000     4.561    at/rom_en/addr_reg_reg_rep_i_13_n_0
    SLICE_X10Y20         MUXF8 (Prop_muxf8_I1_O)      0.088     4.649 r  at/rom_en/addr_reg_reg_rep_i_3/O
                         net (fo=2, routed)           1.023     5.672    at/rom_en/sel[8]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.486     4.827    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[232][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.672ns  (logic 1.602ns (28.244%)  route 4.070ns (71.756%))
  Logic Levels:           7  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE                         0.000     0.000 r  at/mem_reg[232][4]/C
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[232][4]/Q
                         net (fo=1, routed)           1.140     1.658    at/rom_en/addr_reg_reg_rep_i_189_3[4]
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.782 r  at/rom_en/addr_reg_reg_rep_i_567/O
                         net (fo=1, routed)           0.000     1.782    at/rom_en/addr_reg_reg_rep_i_567_n_0
    SLICE_X34Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     2.023 r  at/rom_en/addr_reg_reg_rep_i_253/O
                         net (fo=1, routed)           0.000     2.023    at/rom_en/addr_reg_reg_rep_i_253_n_0
    SLICE_X34Y35         MUXF8 (Prop_muxf8_I0_O)      0.098     2.121 r  at/rom_en/addr_reg_reg_rep_i_96/O
                         net (fo=1, routed)           1.908     4.028    at/rom_en/addr_reg_reg_rep_i_96_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.319     4.347 r  at/rom_en/addr_reg_reg_rep_i_33/O
                         net (fo=1, routed)           0.000     4.347    at/rom_en/addr_reg_reg_rep_i_33_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     4.561 r  at/rom_en/addr_reg_reg_rep_i_13/O
                         net (fo=1, routed)           0.000     4.561    at/rom_en/addr_reg_reg_rep_i_13_n_0
    SLICE_X10Y20         MUXF8 (Prop_muxf8_I1_O)      0.088     4.649 r  at/rom_en/addr_reg_reg_rep_i_3/O
                         net (fo=2, routed)           1.023     5.672    at/rom_en/sel[8]
    RAMB18_X0Y13         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.486     4.827    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[4]_rep__2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.621ns  (logic 1.441ns (25.640%)  route 4.180ns (74.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=70, routed)          4.180     5.621    vga/reset_IBUF
    SLICE_X33Y37         FDCE                                         f  vga/h_count_reg_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.441     4.782    vga/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[4]_rep__3/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.621ns  (logic 1.441ns (25.640%)  route 4.180ns (74.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=70, routed)          4.180     5.621    vga/reset_IBUF
    SLICE_X33Y37         FDCE                                         f  vga/h_count_reg_reg[4]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.441     4.782    vga/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  vga/h_count_reg_reg[4]_rep__3/C

Slack:                    inf
  Source:                 at/mem_reg[204][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.600ns  (logic 1.617ns (28.873%)  route 3.983ns (71.127%))
  Logic Levels:           7  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE                         0.000     0.000 r  at/mem_reg[204][0]/C
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[204][0]/Q
                         net (fo=1, routed)           1.334     1.852    at/rom_en/addr_reg_reg_rep_i_193_7[0]
    SLICE_X14Y6          LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  at/rom_en/addr_reg_reg_rep_i_832/O
                         net (fo=1, routed)           0.000     1.976    at/rom_en/addr_reg_reg_rep_i_832_n_0
    SLICE_X14Y6          MUXF7 (Prop_muxf7_I1_O)      0.247     2.223 r  at/rom_en/addr_reg_reg_rep_i_385/O
                         net (fo=1, routed)           0.000     2.223    at/rom_en/addr_reg_reg_rep_i_385_n_0
    SLICE_X14Y6          MUXF8 (Prop_muxf8_I0_O)      0.098     2.321 r  at/rom_en/addr_reg_reg_rep_i_162/O
                         net (fo=1, routed)           1.569     3.890    at/rom_en/addr_reg_reg_rep_i_162_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.319     4.209 r  at/rom_en/addr_reg_reg_rep_i_49/O
                         net (fo=1, routed)           0.000     4.209    at/rom_en/addr_reg_reg_rep_i_49_n_0
    SLICE_X11Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.426 r  at/rom_en/addr_reg_reg_rep_i_21/O
                         net (fo=1, routed)           0.000     4.426    at/rom_en/addr_reg_reg_rep_i_21_n_0
    SLICE_X11Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     4.520 r  at/rom_en/addr_reg_reg_rep_i_7/O
                         net (fo=2, routed)           1.080     5.600    at/rom_en/sel[4]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.486     4.827    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[204][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.600ns  (logic 1.617ns (28.873%)  route 3.983ns (71.127%))
  Logic Levels:           7  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE                         0.000     0.000 r  at/mem_reg[204][0]/C
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[204][0]/Q
                         net (fo=1, routed)           1.334     1.852    at/rom_en/addr_reg_reg_rep_i_193_7[0]
    SLICE_X14Y6          LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  at/rom_en/addr_reg_reg_rep_i_832/O
                         net (fo=1, routed)           0.000     1.976    at/rom_en/addr_reg_reg_rep_i_832_n_0
    SLICE_X14Y6          MUXF7 (Prop_muxf7_I1_O)      0.247     2.223 r  at/rom_en/addr_reg_reg_rep_i_385/O
                         net (fo=1, routed)           0.000     2.223    at/rom_en/addr_reg_reg_rep_i_385_n_0
    SLICE_X14Y6          MUXF8 (Prop_muxf8_I0_O)      0.098     2.321 r  at/rom_en/addr_reg_reg_rep_i_162/O
                         net (fo=1, routed)           1.569     3.890    at/rom_en/addr_reg_reg_rep_i_162_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.319     4.209 r  at/rom_en/addr_reg_reg_rep_i_49/O
                         net (fo=1, routed)           0.000     4.209    at/rom_en/addr_reg_reg_rep_i_49_n_0
    SLICE_X11Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     4.426 r  at/rom_en/addr_reg_reg_rep_i_21/O
                         net (fo=1, routed)           0.000     4.426    at/rom_en/addr_reg_reg_rep_i_21_n_0
    SLICE_X11Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     4.520 r  at/rom_en/addr_reg_reg_rep_i_7/O
                         net (fo=2, routed)           1.080     5.600    at/rom_en/sel[4]
    RAMB18_X0Y13         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.486     4.827    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[209][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.574ns  (logic 1.575ns (28.255%)  route 3.999ns (71.745%))
  Logic Levels:           7  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE                         0.000     0.000 r  at/mem_reg[209][2]/C
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[209][2]/Q
                         net (fo=1, routed)           1.094     1.612    at/rom_en/addr_reg_reg_rep_i_192_2[2]
    SLICE_X29Y31         LUT6 (Prop_lut6_I3_O)        0.124     1.736 r  at/rom_en/addr_reg_reg_rep_i_701/O
                         net (fo=1, routed)           0.000     1.736    at/rom_en/addr_reg_reg_rep_i_701_n_0
    SLICE_X29Y31         MUXF7 (Prop_muxf7_I0_O)      0.212     1.948 r  at/rom_en/addr_reg_reg_rep_i_320/O
                         net (fo=1, routed)           0.000     1.948    at/rom_en/addr_reg_reg_rep_i_320_n_0
    SLICE_X29Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     2.042 r  at/rom_en/addr_reg_reg_rep_i_129/O
                         net (fo=1, routed)           1.834     3.876    at/rom_en/addr_reg_reg_rep_i_129_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.316     4.192 r  at/rom_en/addr_reg_reg_rep_i_41/O
                         net (fo=1, routed)           0.000     4.192    at/rom_en/addr_reg_reg_rep_i_41_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217     4.409 r  at/rom_en/addr_reg_reg_rep_i_17/O
                         net (fo=1, routed)           0.000     4.409    at/rom_en/addr_reg_reg_rep_i_17_n_0
    SLICE_X9Y20          MUXF8 (Prop_muxf8_I1_O)      0.094     4.503 r  at/rom_en/addr_reg_reg_rep_i_5/O
                         net (fo=2, routed)           1.071     5.574    at/rom_en/sel[6]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.486     4.827    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[209][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.574ns  (logic 1.575ns (28.255%)  route 3.999ns (71.745%))
  Logic Levels:           7  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE                         0.000     0.000 r  at/mem_reg[209][2]/C
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[209][2]/Q
                         net (fo=1, routed)           1.094     1.612    at/rom_en/addr_reg_reg_rep_i_192_2[2]
    SLICE_X29Y31         LUT6 (Prop_lut6_I3_O)        0.124     1.736 r  at/rom_en/addr_reg_reg_rep_i_701/O
                         net (fo=1, routed)           0.000     1.736    at/rom_en/addr_reg_reg_rep_i_701_n_0
    SLICE_X29Y31         MUXF7 (Prop_muxf7_I0_O)      0.212     1.948 r  at/rom_en/addr_reg_reg_rep_i_320/O
                         net (fo=1, routed)           0.000     1.948    at/rom_en/addr_reg_reg_rep_i_320_n_0
    SLICE_X29Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     2.042 r  at/rom_en/addr_reg_reg_rep_i_129/O
                         net (fo=1, routed)           1.834     3.876    at/rom_en/addr_reg_reg_rep_i_129_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.316     4.192 r  at/rom_en/addr_reg_reg_rep_i_41/O
                         net (fo=1, routed)           0.000     4.192    at/rom_en/addr_reg_reg_rep_i_41_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217     4.409 r  at/rom_en/addr_reg_reg_rep_i_17/O
                         net (fo=1, routed)           0.000     4.409    at/rom_en/addr_reg_reg_rep_i_17_n_0
    SLICE_X9Y20          MUXF8 (Prop_muxf8_I1_O)      0.094     4.503 r  at/rom_en/addr_reg_reg_rep_i_5/O
                         net (fo=2, routed)           1.071     5.574    at/rom_en/sel[6]
    RAMB18_X0Y13         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.486     4.827    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[232][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.466ns  (logic 1.611ns (29.473%)  route 3.855ns (70.527%))
  Logic Levels:           7  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE                         0.000     0.000 r  at/mem_reg[232][5]/C
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[232][5]/Q
                         net (fo=1, routed)           1.110     1.628    at/rom_en/addr_reg_reg_rep_i_189_3[5]
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.124     1.752 r  at/rom_en/addr_reg_reg_rep_i_503/O
                         net (fo=1, routed)           0.000     1.752    at/rom_en/addr_reg_reg_rep_i_503_n_0
    SLICE_X34Y32         MUXF7 (Prop_muxf7_I0_O)      0.241     1.993 r  at/rom_en/addr_reg_reg_rep_i_221/O
                         net (fo=1, routed)           0.000     1.993    at/rom_en/addr_reg_reg_rep_i_221_n_0
    SLICE_X34Y32         MUXF8 (Prop_muxf8_I0_O)      0.098     2.091 r  at/rom_en/addr_reg_reg_rep_i_80/O
                         net (fo=1, routed)           1.814     3.905    at/rom_en/addr_reg_reg_rep_i_80_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.319     4.224 r  at/rom_en/addr_reg_reg_rep_i_29/O
                         net (fo=1, routed)           0.000     4.224    at/rom_en/addr_reg_reg_rep_i_29_n_0
    SLICE_X7Y22          MUXF7 (Prop_muxf7_I1_O)      0.217     4.441 r  at/rom_en/addr_reg_reg_rep_i_11/O
                         net (fo=1, routed)           0.000     4.441    at/rom_en/addr_reg_reg_rep_i_11_n_0
    SLICE_X7Y22          MUXF8 (Prop_muxf8_I1_O)      0.094     4.535 r  at/rom_en/addr_reg_reg_rep_i_2/O
                         net (fo=2, routed)           0.931     5.466    at/rom_en/sel[9]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.486     4.827    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[232][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.466ns  (logic 1.611ns (29.473%)  route 3.855ns (70.527%))
  Logic Levels:           7  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE                         0.000     0.000 r  at/mem_reg[232][5]/C
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[232][5]/Q
                         net (fo=1, routed)           1.110     1.628    at/rom_en/addr_reg_reg_rep_i_189_3[5]
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.124     1.752 r  at/rom_en/addr_reg_reg_rep_i_503/O
                         net (fo=1, routed)           0.000     1.752    at/rom_en/addr_reg_reg_rep_i_503_n_0
    SLICE_X34Y32         MUXF7 (Prop_muxf7_I0_O)      0.241     1.993 r  at/rom_en/addr_reg_reg_rep_i_221/O
                         net (fo=1, routed)           0.000     1.993    at/rom_en/addr_reg_reg_rep_i_221_n_0
    SLICE_X34Y32         MUXF8 (Prop_muxf8_I0_O)      0.098     2.091 r  at/rom_en/addr_reg_reg_rep_i_80/O
                         net (fo=1, routed)           1.814     3.905    at/rom_en/addr_reg_reg_rep_i_80_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.319     4.224 r  at/rom_en/addr_reg_reg_rep_i_29/O
                         net (fo=1, routed)           0.000     4.224    at/rom_en/addr_reg_reg_rep_i_29_n_0
    SLICE_X7Y22          MUXF7 (Prop_muxf7_I1_O)      0.217     4.441 r  at/rom_en/addr_reg_reg_rep_i_11/O
                         net (fo=1, routed)           0.000     4.441    at/rom_en/addr_reg_reg_rep_i_11_n_0
    SLICE_X7Y22          MUXF8 (Prop_muxf8_I1_O)      0.094     4.535 r  at/rom_en/addr_reg_reg_rep_i_2/O
                         net (fo=2, routed)           0.931     5.466    at/rom_en/sel[9]
    RAMB18_X0Y13         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.486     4.827    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.148ns (66.156%)  route 0.076ns (33.844%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[3]/Q
                         net (fo=2, routed)           0.076     0.224    vga/v_count_next[3]
    SLICE_X11Y39         FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.834     1.961    vga/clk_IBUF_BUFG
    SLICE_X11Y39         FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.026%)  route 0.131ns (46.974%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[1]/Q
                         net (fo=2, routed)           0.131     0.279    vga/v_count_next[1]
    SLICE_X11Y40         FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X11Y40         FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.681%)  route 0.131ns (44.319%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[5]/Q
                         net (fo=2, routed)           0.131     0.295    vga/h_count_next[5]
    SLICE_X9Y40          FDCE                                         r  vga/h_count_reg_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X9Y40          FDCE                                         r  vga/h_count_reg_reg[5]_rep/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.055%)  route 0.186ns (56.945%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[7]/Q
                         net (fo=2, routed)           0.186     0.327    vga/v_count_next[7]
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.743%)  route 0.205ns (59.257%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[6]/Q
                         net (fo=2, routed)           0.205     0.346    vga/v_count_next[6]
    SLICE_X11Y41         FDCE                                         r  vga/v_count_reg_reg[6]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X11Y41         FDCE                                         r  vga/v_count_reg_reg[6]_replica/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.507%)  route 0.189ns (53.493%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[2]/Q
                         net (fo=2, routed)           0.189     0.353    vga/v_count_next[2]
    SLICE_X11Y39         FDCE                                         r  vga/v_count_reg_reg[2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.834     1.961    vga/clk_IBUF_BUFG
    SLICE_X11Y39         FDCE                                         r  vga/v_count_reg_reg[2]_replica/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.536%)  route 0.204ns (55.464%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X10Y37         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.204     0.368    vga/h_count_next[0]
    SLICE_X10Y40         FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.196%)  route 0.228ns (61.804%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.228     0.369    vga/h_count_next[2]
    SLICE_X9Y40          FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X9Y40          FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.656%)  route 0.252ns (66.344%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[8]/Q
                         net (fo=2, routed)           0.252     0.380    vga/v_count_next[8]
    SLICE_X11Y42         FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X11Y42         FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.043%)  route 0.217ns (56.957%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.217     0.381    vga/h_count_next[6]
    SLICE_X10Y41         FDCE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  vga/h_count_reg_reg[6]/C





