

================================================================
== Vitis HLS Report for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2'
================================================================
* Date:           Mon Jul 11 17:49:07 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rv32i_npp_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.358 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_2  |        ?|        ?|         7|          7|          7|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 7, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%nbi = alloca i32 1"   --->   Operation 10 'alloca' 'nbi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pc_V_1 = alloca i32 1"   --->   Operation 11 'alloca' 'pc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reg_file = alloca i32 1"   --->   Operation 12 'alloca' 'reg_file' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reg_file_1 = alloca i32 1"   --->   Operation 13 'alloca' 'reg_file_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reg_file_2 = alloca i32 1"   --->   Operation 14 'alloca' 'reg_file_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reg_file_3 = alloca i32 1"   --->   Operation 15 'alloca' 'reg_file_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reg_file_4 = alloca i32 1"   --->   Operation 16 'alloca' 'reg_file_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reg_file_5 = alloca i32 1"   --->   Operation 17 'alloca' 'reg_file_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reg_file_6 = alloca i32 1"   --->   Operation 18 'alloca' 'reg_file_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reg_file_7 = alloca i32 1"   --->   Operation 19 'alloca' 'reg_file_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reg_file_8 = alloca i32 1"   --->   Operation 20 'alloca' 'reg_file_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_file_9 = alloca i32 1"   --->   Operation 21 'alloca' 'reg_file_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reg_file_10 = alloca i32 1"   --->   Operation 22 'alloca' 'reg_file_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reg_file_11 = alloca i32 1"   --->   Operation 23 'alloca' 'reg_file_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%reg_file_12 = alloca i32 1"   --->   Operation 24 'alloca' 'reg_file_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reg_file_13 = alloca i32 1"   --->   Operation 25 'alloca' 'reg_file_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reg_file_14 = alloca i32 1"   --->   Operation 26 'alloca' 'reg_file_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%reg_file_15 = alloca i32 1"   --->   Operation 27 'alloca' 'reg_file_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%reg_file_16 = alloca i32 1"   --->   Operation 28 'alloca' 'reg_file_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reg_file_17 = alloca i32 1"   --->   Operation 29 'alloca' 'reg_file_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%reg_file_18 = alloca i32 1"   --->   Operation 30 'alloca' 'reg_file_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%reg_file_19 = alloca i32 1"   --->   Operation 31 'alloca' 'reg_file_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%reg_file_20 = alloca i32 1"   --->   Operation 32 'alloca' 'reg_file_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%reg_file_21 = alloca i32 1"   --->   Operation 33 'alloca' 'reg_file_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%reg_file_22 = alloca i32 1"   --->   Operation 34 'alloca' 'reg_file_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%reg_file_23 = alloca i32 1"   --->   Operation 35 'alloca' 'reg_file_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%reg_file_24 = alloca i32 1"   --->   Operation 36 'alloca' 'reg_file_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%reg_file_25 = alloca i32 1"   --->   Operation 37 'alloca' 'reg_file_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%reg_file_26 = alloca i32 1"   --->   Operation 38 'alloca' 'reg_file_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%reg_file_27 = alloca i32 1"   --->   Operation 39 'alloca' 'reg_file_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%reg_file_28 = alloca i32 1"   --->   Operation 40 'alloca' 'reg_file_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%reg_file_29 = alloca i32 1"   --->   Operation 41 'alloca' 'reg_file_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%reg_file_30 = alloca i32 1"   --->   Operation 42 'alloca' 'reg_file_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%reg_file_31 = alloca i32 1"   --->   Operation 43 'alloca' 'reg_file_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %data_ram, i64 666, i64 207, i64 1"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %code_ram, i64 666, i64 207, i64 1"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_5, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_5, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%reg_file_31_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_31_reload"   --->   Operation 48 'read' 'reg_file_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%reg_file_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_reload"   --->   Operation 49 'read' 'reg_file_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%reg_file_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_1_reload"   --->   Operation 50 'read' 'reg_file_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%reg_file_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_2_reload"   --->   Operation 51 'read' 'reg_file_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%reg_file_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_3_reload"   --->   Operation 52 'read' 'reg_file_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%reg_file_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_4_reload"   --->   Operation 53 'read' 'reg_file_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%reg_file_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_5_reload"   --->   Operation 54 'read' 'reg_file_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%reg_file_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_6_reload"   --->   Operation 55 'read' 'reg_file_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%reg_file_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_7_reload"   --->   Operation 56 'read' 'reg_file_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%reg_file_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_8_reload"   --->   Operation 57 'read' 'reg_file_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%reg_file_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_9_reload"   --->   Operation 58 'read' 'reg_file_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%reg_file_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_10_reload"   --->   Operation 59 'read' 'reg_file_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%reg_file_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_11_reload"   --->   Operation 60 'read' 'reg_file_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%reg_file_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_12_reload"   --->   Operation 61 'read' 'reg_file_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%reg_file_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_13_reload"   --->   Operation 62 'read' 'reg_file_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%reg_file_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_14_reload"   --->   Operation 63 'read' 'reg_file_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%reg_file_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_15_reload"   --->   Operation 64 'read' 'reg_file_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%reg_file_16_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_16_reload"   --->   Operation 65 'read' 'reg_file_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%reg_file_17_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_17_reload"   --->   Operation 66 'read' 'reg_file_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%reg_file_18_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_18_reload"   --->   Operation 67 'read' 'reg_file_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%reg_file_19_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_19_reload"   --->   Operation 68 'read' 'reg_file_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%reg_file_20_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_20_reload"   --->   Operation 69 'read' 'reg_file_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%reg_file_21_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_21_reload"   --->   Operation 70 'read' 'reg_file_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%reg_file_22_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_22_reload"   --->   Operation 71 'read' 'reg_file_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%reg_file_23_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_23_reload"   --->   Operation 72 'read' 'reg_file_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%reg_file_24_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_24_reload"   --->   Operation 73 'read' 'reg_file_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%reg_file_25_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_25_reload"   --->   Operation 74 'read' 'reg_file_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%pc_V_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %pc_V"   --->   Operation 75 'read' 'pc_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%reg_file_30_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_30_reload"   --->   Operation 76 'read' 'reg_file_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%reg_file_29_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_29_reload"   --->   Operation 77 'read' 'reg_file_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%reg_file_28_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_28_reload"   --->   Operation 78 'read' 'reg_file_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%reg_file_27_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_27_reload"   --->   Operation 79 'read' 'reg_file_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%reg_file_26_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_26_reload"   --->   Operation 80 'read' 'reg_file_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_26_reload_read, i32 %reg_file_31"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_27_reload_read, i32 %reg_file_30"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_28_reload_read, i32 %reg_file_29"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_29_reload_read, i32 %reg_file_28"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_30_reload_read, i32 %reg_file_27"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_25_reload_read, i32 %reg_file_26"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_24_reload_read, i32 %reg_file_25"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_23_reload_read, i32 %reg_file_24"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_22_reload_read, i32 %reg_file_23"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_21_reload_read, i32 %reg_file_22"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_20_reload_read, i32 %reg_file_21"   --->   Operation 91 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_19_reload_read, i32 %reg_file_20"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_18_reload_read, i32 %reg_file_19"   --->   Operation 93 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_17_reload_read, i32 %reg_file_18"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_16_reload_read, i32 %reg_file_17"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_15_reload_read, i32 %reg_file_16"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_14_reload_read, i32 %reg_file_15"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_13_reload_read, i32 %reg_file_14"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_12_reload_read, i32 %reg_file_13"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_11_reload_read, i32 %reg_file_12"   --->   Operation 100 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_10_reload_read, i32 %reg_file_11"   --->   Operation 101 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_9_reload_read, i32 %reg_file_10"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_8_reload_read, i32 %reg_file_9"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_7_reload_read, i32 %reg_file_8"   --->   Operation 104 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_6_reload_read, i32 %reg_file_7"   --->   Operation 105 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_5_reload_read, i32 %reg_file_6"   --->   Operation 106 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_4_reload_read, i32 %reg_file_5"   --->   Operation 107 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_3_reload_read, i32 %reg_file_4"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_2_reload_read, i32 %reg_file_3"   --->   Operation 109 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_1_reload_read, i32 %reg_file_2"   --->   Operation 110 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_reload_read, i32 %reg_file_1"   --->   Operation 111 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %reg_file_31_reload_read, i32 %reg_file"   --->   Operation 112 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 113 [1/1] (2.42ns)   --->   "%store_ln0 = store i16 %pc_V_read, i16 %pc_V_1"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 2.42>
ST_1 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 1, i32 %nbi"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %do.cond"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%pc_V_2 = load i16 %pc_V_1"   --->   Operation 116 'load' 'pc_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i16 %pc_V_2"   --->   Operation 117 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%code_ram_addr = getelementptr i32 %code_ram, i64 0, i64 %zext_ln587" [fetch.cpp:12]   --->   Operation 118 'getelementptr' 'code_ram_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [2/2] (3.25ns)   --->   "%instruction = load i16 %code_ram_addr" [fetch.cpp:12]   --->   Operation 119 'load' 'instruction' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>

State 2 <SV = 1> <Delay = 7.50>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 7, i32 0, i32 0, i32 0, void @empty_0" [rv32i_npp_ip.cpp:46]   --->   Operation 120 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [rv32i_npp_ip.cpp:40]   --->   Operation 121 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/2] (3.25ns)   --->   "%instruction = load i16 %code_ram_addr" [fetch.cpp:12]   --->   Operation 122 'load' 'instruction' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%d_i_opcode_V = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 2, i32 6"   --->   Operation 123 'partselect' 'd_i_opcode_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%d_i_rd_V = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 7, i32 11"   --->   Operation 124 'partselect' 'd_i_rd_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%d_i_func3_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 12, i32 14"   --->   Operation 125 'partselect' 'd_i_func3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%d_i_rs1_V = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 15, i32 19"   --->   Operation 126 'partselect' 'd_i_rs1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%d_i_rs2_V = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 20, i32 24"   --->   Operation 127 'partselect' 'd_i_rs2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%f7_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 30" [decode.cpp:12]   --->   Operation 128 'bitselect' 'f7_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (1.36ns)   --->   "%d_i_is_load_V = icmp_eq  i5 %d_i_opcode_V, i5 0"   --->   Operation 129 'icmp' 'd_i_is_load_V' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (1.36ns)   --->   "%d_i_is_store_V = icmp_eq  i5 %d_i_opcode_V, i5 8"   --->   Operation 130 'icmp' 'd_i_is_store_V' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (1.36ns)   --->   "%d_i_is_jalr_V = icmp_eq  i5 %d_i_opcode_V, i5 25"   --->   Operation 131 'icmp' 'd_i_is_jalr_V' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (1.36ns)   --->   "%d_i_is_lui_V = icmp_eq  i5 %d_i_opcode_V, i5 13"   --->   Operation 132 'icmp' 'd_i_is_lui_V' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (1.36ns)   --->   "%d_i_is_op_imm_V = icmp_eq  i5 %d_i_opcode_V, i5 4"   --->   Operation 133 'icmp' 'd_i_is_op_imm_V' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%opch = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction, i32 5, i32 6"   --->   Operation 134 'partselect' 'opch' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%opcl_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 2, i32 4"   --->   Operation 135 'partselect' 'opcl_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (2.18ns)   --->   "%switch_ln58 = switch i2 %opch, void %sw.bb5.i, i2 0, void %sw.bb.i, i2 1, void %sw.bb1.i, i2 2, void %type.exit" [type.cpp:58->decode.cpp:20]   --->   Operation 136 'switch' 'switch_ln58' <Predicate = true> <Delay = 2.18>
ST_2 : Operation 137 [1/1] (2.18ns)   --->   "%switch_ln17 = switch i3 %opcl_V, void %type.exit, i3 0, void %sw.bb1.i.type.exit_crit_edge, i3 5, void %sw.bb5.i11.i, i3 4, void %sw.bb4.i10.i" [type.cpp:17]   --->   Operation 137 'switch' 'switch_ln17' <Predicate = (opch == 1)> <Delay = 2.18>
ST_2 : Operation 138 [1/1] (2.18ns)   --->   "%br_ln22 = br void %type.exit" [type.cpp:22]   --->   Operation 138 'br' 'br_ln22' <Predicate = (opch == 1 & opcl_V == 4)> <Delay = 2.18>
ST_2 : Operation 139 [1/1] (2.18ns)   --->   "%br_ln23 = br void %type.exit" [type.cpp:23]   --->   Operation 139 'br' 'br_ln23' <Predicate = (opch == 1 & opcl_V == 5)> <Delay = 2.18>
ST_2 : Operation 140 [1/1] (2.18ns)   --->   "%br_ln17 = br void %type.exit" [type.cpp:17]   --->   Operation 140 'br' 'br_ln17' <Predicate = (opch == 1 & opcl_V == 0)> <Delay = 2.18>
ST_2 : Operation 141 [1/1] (2.18ns)   --->   "%switch_ln4 = switch i3 %opcl_V, void %type.exit, i3 0, void %sw.bb.i.type.exit_crit_edge, i3 5, void %sw.bb5.i.i, i3 4, void %sw.bb.i.type.exit_crit_edge1" [type.cpp:4]   --->   Operation 141 'switch' 'switch_ln4' <Predicate = (opch == 0)> <Delay = 2.18>
ST_2 : Operation 142 [1/1] (2.18ns)   --->   "%br_ln4 = br void %type.exit" [type.cpp:4]   --->   Operation 142 'br' 'br_ln4' <Predicate = (opch == 0 & opcl_V == 4)> <Delay = 2.18>
ST_2 : Operation 143 [1/1] (2.18ns)   --->   "%br_ln10 = br void %type.exit" [type.cpp:10]   --->   Operation 143 'br' 'br_ln10' <Predicate = (opch == 0 & opcl_V == 5)> <Delay = 2.18>
ST_2 : Operation 144 [1/1] (2.18ns)   --->   "%br_ln4 = br void %type.exit" [type.cpp:4]   --->   Operation 144 'br' 'br_ln4' <Predicate = (opch == 0 & opcl_V == 0)> <Delay = 2.18>
ST_2 : Operation 145 [1/1] (2.18ns)   --->   "%switch_ln43 = switch i3 %opcl_V, void %sw.bb7.i33.i, i3 0, void %sw.bb5.i.type.exit_crit_edge, i3 1, void %type.exit, i3 2, void %sw.bb2.i28.i, i3 3, void %sw.bb3.i29.i, i3 4, void %sw.bb4.i30.i, i3 5, void %sw.bb5.i31.i, i3 6, void %sw.bb6.i32.i" [type.cpp:43]   --->   Operation 145 'switch' 'switch_ln43' <Predicate = (opch == 3)> <Delay = 2.18>
ST_2 : Operation 146 [1/1] (2.18ns)   --->   "%br_ln50 = br void %type.exit" [type.cpp:50]   --->   Operation 146 'br' 'br_ln50' <Predicate = (opch == 3 & opcl_V == 6)> <Delay = 2.18>
ST_2 : Operation 147 [1/1] (2.18ns)   --->   "%br_ln49 = br void %type.exit" [type.cpp:49]   --->   Operation 147 'br' 'br_ln49' <Predicate = (opch == 3 & opcl_V == 5)> <Delay = 2.18>
ST_2 : Operation 148 [1/1] (2.18ns)   --->   "%br_ln48 = br void %type.exit" [type.cpp:48]   --->   Operation 148 'br' 'br_ln48' <Predicate = (opch == 3 & opcl_V == 4)> <Delay = 2.18>
ST_2 : Operation 149 [1/1] (2.18ns)   --->   "%br_ln47 = br void %type.exit" [type.cpp:47]   --->   Operation 149 'br' 'br_ln47' <Predicate = (opch == 3 & opcl_V == 3)> <Delay = 2.18>
ST_2 : Operation 150 [1/1] (2.18ns)   --->   "%br_ln46 = br void %type.exit" [type.cpp:46]   --->   Operation 150 'br' 'br_ln46' <Predicate = (opch == 3 & opcl_V == 2)> <Delay = 2.18>
ST_2 : Operation 151 [1/1] (2.18ns)   --->   "%br_ln43 = br void %type.exit" [type.cpp:43]   --->   Operation 151 'br' 'br_ln43' <Predicate = (opch == 3 & opcl_V == 0)> <Delay = 2.18>
ST_2 : Operation 152 [1/1] (2.18ns)   --->   "%br_ln51 = br void %type.exit" [type.cpp:51]   --->   Operation 152 'br' 'br_ln51' <Predicate = (opch == 3 & opcl_V == 7)> <Delay = 2.18>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%d_i_type_V = phi i3 5, void %sw.bb5.i.i, i3 2, void %sw.bb.i.type.exit_crit_edge, i3 2, void %sw.bb.i.type.exit_crit_edge1, i3 5, void %sw.bb5.i11.i, i3 1, void %sw.bb4.i10.i, i3 3, void %sw.bb1.i.type.exit_crit_edge, i3 7, void %sw.bb7.i33.i, i3 7, void %sw.bb6.i32.i, i3 7, void %sw.bb5.i31.i, i3 7, void %sw.bb4.i30.i, i3 6, void %sw.bb3.i29.i, i3 7, void %sw.bb2.i28.i, i3 4, void %sw.bb5.i.type.exit_crit_edge, i3 7, void %sw.bb.i, i3 7, void %sw.bb1.i, i3 2, void %sw.bb5.i, i3 7, void %do.cond"   --->   Operation 153 'phi' 'd_i_type_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.13ns)   --->   "%d_i_is_r_type_V = icmp_eq  i3 %d_i_type_V, i3 1"   --->   Operation 154 'icmp' 'd_i_is_r_type_V' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%d_imm_inst_31_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 31"   --->   Operation 155 'bitselect' 'd_imm_inst_31_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%d_imm_inst_20_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 20"   --->   Operation 156 'bitselect' 'd_imm_inst_20_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%d_imm_inst_11_8_V = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction, i32 8, i32 11"   --->   Operation 157 'partselect' 'd_imm_inst_11_8_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%d_imm_inst_7_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 7"   --->   Operation 158 'bitselect' 'd_imm_inst_7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (2.06ns)   --->   "%switch_ln34 = switch i3 %d_i_type_V, void %decode_immediate.exit, i3 6, void %sw.bb35.i, i3 5, void %sw.bb31.i, i3 2, void %sw.bb17.i, i3 3, void %sw.bb21.i, i3 4, void %sw.bb26.i" [decode.cpp:34->decode.cpp:49]   --->   Operation 159 'switch' 'switch_ln34' <Predicate = true> <Delay = 2.06>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %instruction, i32 25, i32 30"   --->   Operation 160 'partselect' 'tmp_4' <Predicate = (d_i_type_V == 4)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%ret_V_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4, i1 %d_imm_inst_31_V, i1 %d_imm_inst_7_V, i6 %tmp_4, i4 %d_imm_inst_11_8_V"   --->   Operation 161 'bitconcatenate' 'ret_V_4' <Predicate = (d_i_type_V == 4)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i12 %ret_V_4"   --->   Operation 162 'sext' 'sext_ln75_2' <Predicate = (d_i_type_V == 4)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (2.06ns)   --->   "%br_ln39 = br void %decode_immediate.exit" [decode.cpp:39->decode.cpp:49]   --->   Operation 163 'br' 'br_ln39' <Predicate = (d_i_type_V == 4)> <Delay = 2.06>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %instruction, i32 25, i32 31"   --->   Operation 164 'partselect' 'tmp_2' <Predicate = (d_i_type_V == 3)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%ret_V_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %d_i_rd_V"   --->   Operation 165 'bitconcatenate' 'ret_V_3' <Predicate = (d_i_type_V == 3)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i12 %ret_V_3"   --->   Operation 166 'sext' 'sext_ln75_1' <Predicate = (d_i_type_V == 3)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (2.06ns)   --->   "%br_ln38 = br void %decode_immediate.exit" [decode.cpp:38->decode.cpp:49]   --->   Operation 167 'br' 'br_ln38' <Predicate = (d_i_type_V == 3)> <Delay = 2.06>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%ret_V = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %instruction, i32 20, i32 31"   --->   Operation 168 'partselect' 'ret_V' <Predicate = (d_i_type_V == 2)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i12 %ret_V"   --->   Operation 169 'sext' 'sext_ln75' <Predicate = (d_i_type_V == 2)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (2.06ns)   --->   "%br_ln37 = br void %decode_immediate.exit" [decode.cpp:37->decode.cpp:49]   --->   Operation 170 'br' 'br_ln37' <Predicate = (d_i_type_V == 2)> <Delay = 2.06>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%ret_V_5 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %instruction, i32 12, i32 31"   --->   Operation 171 'partselect' 'ret_V_5' <Predicate = (d_i_type_V == 5)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (2.06ns)   --->   "%br_ln40 = br void %decode_immediate.exit" [decode.cpp:40->decode.cpp:49]   --->   Operation 172 'br' 'br_ln40' <Predicate = (d_i_type_V == 5)> <Delay = 2.06>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %instruction, i32 12, i32 19"   --->   Operation 173 'partselect' 'tmp' <Predicate = (d_i_type_V == 6)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %instruction, i32 21, i32 30"   --->   Operation 174 'partselect' 'tmp_1' <Predicate = (d_i_type_V == 6)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%ret_V_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10, i1 %d_imm_inst_31_V, i8 %tmp, i1 %d_imm_inst_20_V, i10 %tmp_1"   --->   Operation 175 'bitconcatenate' 'ret_V_6' <Predicate = (d_i_type_V == 6)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (2.06ns)   --->   "%br_ln41 = br void %decode_immediate.exit" [decode.cpp:41->decode.cpp:49]   --->   Operation 176 'br' 'br_ln41' <Predicate = (d_i_type_V == 6)> <Delay = 2.06>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%reg_file_load = load i32 %reg_file" [execute.cpp:16]   --->   Operation 177 'load' 'reg_file_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%reg_file_1_load = load i32 %reg_file_1" [execute.cpp:16]   --->   Operation 178 'load' 'reg_file_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%reg_file_2_load = load i32 %reg_file_2" [execute.cpp:16]   --->   Operation 179 'load' 'reg_file_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%reg_file_3_load = load i32 %reg_file_3" [execute.cpp:16]   --->   Operation 180 'load' 'reg_file_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%reg_file_4_load = load i32 %reg_file_4" [execute.cpp:16]   --->   Operation 181 'load' 'reg_file_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%reg_file_5_load = load i32 %reg_file_5" [execute.cpp:16]   --->   Operation 182 'load' 'reg_file_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%reg_file_6_load = load i32 %reg_file_6" [execute.cpp:16]   --->   Operation 183 'load' 'reg_file_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%reg_file_7_load = load i32 %reg_file_7" [execute.cpp:16]   --->   Operation 184 'load' 'reg_file_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%reg_file_8_load = load i32 %reg_file_8" [execute.cpp:16]   --->   Operation 185 'load' 'reg_file_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%reg_file_9_load = load i32 %reg_file_9" [execute.cpp:16]   --->   Operation 186 'load' 'reg_file_9_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%reg_file_10_load = load i32 %reg_file_10" [execute.cpp:16]   --->   Operation 187 'load' 'reg_file_10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%reg_file_11_load = load i32 %reg_file_11" [execute.cpp:16]   --->   Operation 188 'load' 'reg_file_11_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%reg_file_12_load = load i32 %reg_file_12" [execute.cpp:16]   --->   Operation 189 'load' 'reg_file_12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%reg_file_13_load = load i32 %reg_file_13" [execute.cpp:16]   --->   Operation 190 'load' 'reg_file_13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%reg_file_14_load = load i32 %reg_file_14" [execute.cpp:16]   --->   Operation 191 'load' 'reg_file_14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%reg_file_15_load = load i32 %reg_file_15" [execute.cpp:16]   --->   Operation 192 'load' 'reg_file_15_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%reg_file_16_load = load i32 %reg_file_16" [execute.cpp:16]   --->   Operation 193 'load' 'reg_file_16_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%reg_file_17_load = load i32 %reg_file_17" [execute.cpp:16]   --->   Operation 194 'load' 'reg_file_17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%reg_file_18_load = load i32 %reg_file_18" [execute.cpp:16]   --->   Operation 195 'load' 'reg_file_18_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%reg_file_19_load = load i32 %reg_file_19" [execute.cpp:16]   --->   Operation 196 'load' 'reg_file_19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%reg_file_20_load = load i32 %reg_file_20" [execute.cpp:16]   --->   Operation 197 'load' 'reg_file_20_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%reg_file_21_load = load i32 %reg_file_21" [execute.cpp:16]   --->   Operation 198 'load' 'reg_file_21_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%reg_file_22_load = load i32 %reg_file_22" [execute.cpp:16]   --->   Operation 199 'load' 'reg_file_22_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%reg_file_23_load = load i32 %reg_file_23" [execute.cpp:16]   --->   Operation 200 'load' 'reg_file_23_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%reg_file_24_load = load i32 %reg_file_24" [execute.cpp:16]   --->   Operation 201 'load' 'reg_file_24_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%reg_file_25_load = load i32 %reg_file_25" [execute.cpp:16]   --->   Operation 202 'load' 'reg_file_25_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%reg_file_26_load = load i32 %reg_file_26" [execute.cpp:16]   --->   Operation 203 'load' 'reg_file_26_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%reg_file_27_load = load i32 %reg_file_27" [execute.cpp:16]   --->   Operation 204 'load' 'reg_file_27_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%reg_file_28_load = load i32 %reg_file_28" [execute.cpp:16]   --->   Operation 205 'load' 'reg_file_28_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%reg_file_29_load = load i32 %reg_file_29" [execute.cpp:16]   --->   Operation 206 'load' 'reg_file_29_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%reg_file_30_load = load i32 %reg_file_30" [execute.cpp:16]   --->   Operation 207 'load' 'reg_file_30_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%reg_file_31_load = load i32 %reg_file_31" [execute.cpp:16]   --->   Operation 208 'load' 'reg_file_31_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (3.20ns)   --->   "%rv1 = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i5, i32 %reg_file_27_load, i32 %reg_file_28_load, i32 %reg_file_29_load, i32 %reg_file_30_load, i32 %reg_file_31_load, i32 %reg_file_26_load, i32 %reg_file_25_load, i32 %reg_file_24_load, i32 %reg_file_23_load, i32 %reg_file_22_load, i32 %reg_file_21_load, i32 %reg_file_20_load, i32 %reg_file_19_load, i32 %reg_file_18_load, i32 %reg_file_17_load, i32 %reg_file_16_load, i32 %reg_file_15_load, i32 %reg_file_14_load, i32 %reg_file_13_load, i32 %reg_file_12_load, i32 %reg_file_11_load, i32 %reg_file_10_load, i32 %reg_file_9_load, i32 %reg_file_8_load, i32 %reg_file_7_load, i32 %reg_file_6_load, i32 %reg_file_5_load, i32 %reg_file_4_load, i32 %reg_file_3_load, i32 %reg_file_2_load, i32 %reg_file_1_load, i32 %reg_file_load, i5 %d_i_rs1_V" [execute.cpp:15]   --->   Operation 209 'mux' 'rv1' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i32 %rv1" [execute.cpp:251->rv32i_npp_ip.cpp:54]   --->   Operation 210 'trunc' 'trunc_ln251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (3.20ns)   --->   "%rv2 = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i5, i32 %reg_file_27_load, i32 %reg_file_28_load, i32 %reg_file_29_load, i32 %reg_file_30_load, i32 %reg_file_31_load, i32 %reg_file_26_load, i32 %reg_file_25_load, i32 %reg_file_24_load, i32 %reg_file_23_load, i32 %reg_file_22_load, i32 %reg_file_21_load, i32 %reg_file_20_load, i32 %reg_file_19_load, i32 %reg_file_18_load, i32 %reg_file_17_load, i32 %reg_file_16_load, i32 %reg_file_15_load, i32 %reg_file_14_load, i32 %reg_file_13_load, i32 %reg_file_12_load, i32 %reg_file_11_load, i32 %reg_file_10_load, i32 %reg_file_9_load, i32 %reg_file_8_load, i32 %reg_file_7_load, i32 %reg_file_6_load, i32 %reg_file_5_load, i32 %reg_file_4_load, i32 %reg_file_3_load, i32 %reg_file_2_load, i32 %reg_file_1_load, i32 %reg_file_load, i5 %d_i_rs2_V" [execute.cpp:16]   --->   Operation 211 'mux' 'rv2' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.44>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%d_i_imm_V_6 = phi i20 %ret_V_6, void %sw.bb35.i, i20 %ret_V_5, void %sw.bb31.i, i20 %sext_ln75_2, void %sw.bb26.i, i20 %sext_ln75_1, void %sw.bb21.i, i20 %sext_ln75, void %sw.bb17.i, i20 0, void %type.exit"   --->   Operation 212 'phi' 'd_i_imm_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram"   --->   Operation 213 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i20 %d_i_imm_V_6" [execute.cpp:85->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 214 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%imm12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %d_i_imm_V_6, i12 0" [execute.cpp:85->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 215 'bitconcatenate' 'imm12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%r_V = shl i16 %pc_V_2, i16 2"   --->   Operation 216 'shl' 'r_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i16 %r_V" [execute.cpp:114->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 217 'zext' 'zext_ln114' <Predicate = (!d_i_is_lui_V)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (2.07ns)   --->   "%npc4 = add i16 %r_V, i16 4"   --->   Operation 218 'add' 'npc4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (3.20ns)   --->   "%switch_ln89 = switch i3 %d_i_type_V, void %compute_result.exit, i3 1, void %sw.bb.i203, i3 2, void %sw.bb3.i209, i3 3, void %sw.bb25.i, i3 4, void %sw.bb30.i_ifconv, i3 5, void %sw.bb34.i, i3 6, void %sw.bb43.i" [execute.cpp:89->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 219 'switch' 'switch_ln89' <Predicate = true> <Delay = 3.20>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i16 %npc4" [execute.cpp:117->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 220 'zext' 'zext_ln117' <Predicate = (d_i_type_V == 6)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (3.20ns)   --->   "%br_ln118 = br void %compute_result.exit" [execute.cpp:118->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 221 'br' 'br_ln118' <Predicate = (d_i_type_V == 6)> <Delay = 3.20>
ST_3 : Operation 222 [1/1] (2.55ns)   --->   "%result_2 = add i32 %imm12, i32 %zext_ln114" [execute.cpp:114->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 222 'add' 'result_2' <Predicate = (d_i_type_V == 5 & !d_i_is_lui_V)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.69ns)   --->   "%select_ln111 = select i1 %d_i_is_lui_V, i32 %imm12, i32 %result_2" [execute.cpp:111->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 223 'select' 'select_ln111' <Predicate = (d_i_type_V == 5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (3.20ns)   --->   "%br_ln0 = br void %compute_result.exit"   --->   Operation 224 'br' 'br_ln0' <Predicate = (d_i_type_V == 5)> <Delay = 3.20>
ST_3 : Operation 225 [1/1] (2.47ns)   --->   "%icmp_ln39 = icmp_ult  i32 %rv1, i32 %rv2" [execute.cpp:39]   --->   Operation 225 'icmp' 'icmp_ln39' <Predicate = (d_i_type_V == 4)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_1)   --->   "%xor_ln39 = xor i1 %icmp_ln39, i1 1" [execute.cpp:39]   --->   Operation 226 'xor' 'xor_ln39' <Predicate = (d_i_type_V == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp_eq  i32 %rv1, i32 %rv2" [execute.cpp:32]   --->   Operation 227 'icmp' 'icmp_ln32' <Predicate = (d_i_type_V == 4)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_ne  i32 %rv1, i32 %rv2" [execute.cpp:33]   --->   Operation 228 'icmp' 'icmp_ln33' <Predicate = (d_i_type_V == 4)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (2.47ns)   --->   "%icmp_ln36 = icmp_slt  i32 %rv1, i32 %rv2" [execute.cpp:36]   --->   Operation 229 'icmp' 'icmp_ln36' <Predicate = (d_i_type_V == 4)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (2.47ns)   --->   "%icmp_ln37 = icmp_slt  i32 %rv1, i32 %rv2" [execute.cpp:37]   --->   Operation 230 'icmp' 'icmp_ln37' <Predicate = (d_i_type_V == 4)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_2)   --->   "%xor_ln37 = xor i1 %icmp_ln37, i1 1" [execute.cpp:37]   --->   Operation 231 'xor' 'xor_ln37' <Predicate = (d_i_type_V == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (2.47ns)   --->   "%icmp_ln38 = icmp_ult  i32 %rv1, i32 %rv2" [execute.cpp:38]   --->   Operation 232 'icmp' 'icmp_ln38' <Predicate = (d_i_type_V == 4)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (1.13ns)   --->   "%icmp_ln31 = icmp_eq  i3 %d_i_func3_V, i3 6" [execute.cpp:31]   --->   Operation 233 'icmp' 'icmp_ln31' <Predicate = (d_i_type_V == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (1.13ns)   --->   "%icmp_ln31_1 = icmp_eq  i3 %d_i_func3_V, i3 5" [execute.cpp:31]   --->   Operation 234 'icmp' 'icmp_ln31_1' <Predicate = (d_i_type_V == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (1.13ns)   --->   "%icmp_ln31_2 = icmp_eq  i3 %d_i_func3_V, i3 4" [execute.cpp:31]   --->   Operation 235 'icmp' 'icmp_ln31_2' <Predicate = (d_i_type_V == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_2)   --->   "%select_ln31 = select i1 %icmp_ln31_2, i1 %icmp_ln36, i1 %xor_ln37" [execute.cpp:31]   --->   Operation 236 'select' 'select_ln31' <Predicate = (d_i_type_V == 4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_2)   --->   "%or_ln31 = or i1 %icmp_ln31_2, i1 %icmp_ln31_1" [execute.cpp:31]   --->   Operation 237 'or' 'or_ln31' <Predicate = (d_i_type_V == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln31_1 = select i1 %icmp_ln31, i1 %icmp_ln38, i1 %xor_ln39" [execute.cpp:31]   --->   Operation 238 'select' 'select_ln31_1' <Predicate = (d_i_type_V == 4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln31_2 = select i1 %or_ln31, i1 %select_ln31, i1 %select_ln31_1" [execute.cpp:31]   --->   Operation 239 'select' 'select_ln31_2' <Predicate = (d_i_type_V == 4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (1.13ns)   --->   "%icmp_ln31_3 = icmp_ne  i3 %d_i_func3_V, i3 2" [execute.cpp:31]   --->   Operation 240 'icmp' 'icmp_ln31_3' <Predicate = (d_i_type_V == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (1.13ns)   --->   "%icmp_ln31_4 = icmp_ne  i3 %d_i_func3_V, i3 3" [execute.cpp:31]   --->   Operation 241 'icmp' 'icmp_ln31_4' <Predicate = (d_i_type_V == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_3)   --->   "%and_ln31 = and i1 %icmp_ln31_4, i1 %icmp_ln31_3" [execute.cpp:31]   --->   Operation 242 'and' 'and_ln31' <Predicate = (d_i_type_V == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_3)   --->   "%and_ln31_1 = and i1 %and_ln31, i1 %select_ln31_2" [execute.cpp:31]   --->   Operation 243 'and' 'and_ln31_1' <Predicate = (d_i_type_V == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (1.13ns)   --->   "%icmp_ln31_5 = icmp_eq  i3 %d_i_func3_V, i3 1" [execute.cpp:31]   --->   Operation 244 'icmp' 'icmp_ln31_5' <Predicate = (d_i_type_V == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln31_3 = select i1 %icmp_ln31_5, i1 %icmp_ln33, i1 %and_ln31_1" [execute.cpp:31]   --->   Operation 245 'select' 'select_ln31_3' <Predicate = (d_i_type_V == 4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (1.13ns)   --->   "%icmp_ln31_6 = icmp_eq  i3 %d_i_func3_V, i3 0" [execute.cpp:31]   --->   Operation 246 'icmp' 'icmp_ln31_6' <Predicate = (d_i_type_V == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.99ns) (out node of the LUT)   --->   "%result_1 = select i1 %icmp_ln31_6, i1 %icmp_ln32, i1 %select_ln31_3" [execute.cpp:31]   --->   Operation 247 'select' 'result_1' <Predicate = (d_i_type_V == 4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i1 %result_1" [execute.cpp:108->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 248 'zext' 'zext_ln108' <Predicate = (d_i_type_V == 4)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (3.20ns)   --->   "%br_ln109 = br void %compute_result.exit" [execute.cpp:109->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 249 'br' 'br_ln109' <Predicate = (d_i_type_V == 4)> <Delay = 3.20>
ST_3 : Operation 250 [1/1] (2.55ns)   --->   "%result = add i32 %rv1, i32 %sext_ln85" [execute.cpp:104->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 250 'add' 'result' <Predicate = (d_i_type_V == 3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (3.20ns)   --->   "%br_ln105 = br void %compute_result.exit" [execute.cpp:105->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 251 'br' 'br_ln105' <Predicate = (d_i_type_V == 3)> <Delay = 3.20>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %d_i_is_jalr_V, void %if.else.i, void %if.then.i210" [execute.cpp:94->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 252 'br' 'br_ln94' <Predicate = (d_i_type_V == 2)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %d_i_is_load_V, void %if.else13.i, void %if.then9.i211" [execute.cpp:96->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 253 'br' 'br_ln96' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (3.20ns)   --->   "%br_ln98 = br i1 %d_i_is_op_imm_V, void %compute_result.exit, void %if.then16.i" [execute.cpp:98->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 254 'br' 'br_ln98' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V)> <Delay = 3.20>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%shift_V_3 = trunc i20 %d_i_imm_V_6"   --->   Operation 255 'trunc' 'shift_V_3' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_is_r_type_V)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (1.21ns)   --->   "%shift_V_5 = select i1 %d_i_is_r_type_V, i5 %shift_V_3, i5 %d_i_rs2_V" [execute.cpp:50]   --->   Operation 256 'select' 'shift_V_5' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.95ns)   --->   "%switch_ln54 = switch i3 %d_i_func3_V, void %sw.bb30.i42.i, i3 0, void %sw.bb.i20.i, i3 1, void %sw.bb11.i24.i, i3 2, void %sw.bb13.i27.i, i3 3, void %sw.bb14.i30.i, i3 4, void %sw.bb17.i32.i, i3 5, void %sw.bb18.i38.i, i3 6, void %sw.bb29.i40.i" [execute.cpp:54]   --->   Operation 257 'switch' 'switch_ln54' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V)> <Delay = 0.95>
ST_3 : Operation 258 [1/1] (0.99ns)   --->   "%result_28 = or i32 %rv1, i32 %sext_ln85" [execute.cpp:73]   --->   Operation 258 'or' 'result_28' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 6)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (3.20ns)   --->   "%br_ln74 = br void %compute_result.exit" [execute.cpp:74]   --->   Operation 259 'br' 'br_ln74' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 6)> <Delay = 3.20>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i5 %shift_V_5" [execute.cpp:69]   --->   Operation 260 'zext' 'zext_ln69_1' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 5)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node result_27)   --->   "%result_25 = ashr i32 %rv1, i32 %zext_ln69_1" [execute.cpp:69]   --->   Operation 261 'ashr' 'result_25' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 5 & f7_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node result_27)   --->   "%result_26 = lshr i32 %rv1, i32 %zext_ln69_1" [execute.cpp:71]   --->   Operation 262 'lshr' 'result_26' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 5 & !f7_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (4.42ns) (out node of the LUT)   --->   "%result_27 = select i1 %f7_6, i32 %result_25, i32 %result_26" [execute.cpp:68]   --->   Operation 263 'select' 'result_27' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 5)> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (3.20ns)   --->   "%br_ln72 = br void %compute_result.exit" [execute.cpp:72]   --->   Operation 264 'br' 'br_ln72' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 5)> <Delay = 3.20>
ST_3 : Operation 265 [1/1] (0.99ns)   --->   "%result_24 = xor i32 %rv1, i32 %sext_ln85" [execute.cpp:66]   --->   Operation 265 'xor' 'result_24' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 4)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (3.20ns)   --->   "%br_ln67 = br void %compute_result.exit" [execute.cpp:67]   --->   Operation 266 'br' 'br_ln67' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 4)> <Delay = 3.20>
ST_3 : Operation 267 [1/1] (2.47ns)   --->   "%result_23 = icmp_ugt  i32 %sext_ln85, i32 %rv1" [execute.cpp:64]   --->   Operation 267 'icmp' 'result_23' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 3)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i1 %result_23" [execute.cpp:64]   --->   Operation 268 'zext' 'zext_ln64_1' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 3)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (3.20ns)   --->   "%br_ln65 = br void %compute_result.exit" [execute.cpp:65]   --->   Operation 269 'br' 'br_ln65' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 3)> <Delay = 3.20>
ST_3 : Operation 270 [1/1] (2.47ns)   --->   "%result_22 = icmp_sgt  i32 %sext_ln85, i32 %rv1" [execute.cpp:62]   --->   Operation 270 'icmp' 'result_22' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i1 %result_22" [execute.cpp:62]   --->   Operation 271 'zext' 'zext_ln62_1' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 2)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (3.20ns)   --->   "%br_ln63 = br void %compute_result.exit" [execute.cpp:63]   --->   Operation 272 'br' 'br_ln63' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 2)> <Delay = 3.20>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i5 %shift_V_5" [execute.cpp:60]   --->   Operation 273 'zext' 'zext_ln60_1' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 1)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (4.42ns)   --->   "%result_21 = shl i32 %rv1, i32 %zext_ln60_1" [execute.cpp:60]   --->   Operation 274 'shl' 'result_21' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 1)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (3.20ns)   --->   "%br_ln61 = br void %compute_result.exit" [execute.cpp:61]   --->   Operation 275 'br' 'br_ln61' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 1)> <Delay = 3.20>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node result_20)   --->   "%and_ln55_1 = and i1 %d_i_is_r_type_V, i1 %f7_6" [execute.cpp:55]   --->   Operation 276 'and' 'and_ln55_1' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (2.55ns)   --->   "%result_18 = sub i32 %rv1, i32 %sext_ln85" [execute.cpp:56]   --->   Operation 277 'sub' 'result_18' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (2.55ns)   --->   "%result_19 = add i32 %rv1, i32 %sext_ln85" [execute.cpp:58]   --->   Operation 278 'add' 'result_19' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.97ns) (out node of the LUT)   --->   "%result_20 = select i1 %and_ln55_1, i32 %result_18, i32 %result_19" [execute.cpp:55]   --->   Operation 279 'select' 'result_20' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 0)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (3.20ns)   --->   "%br_ln59 = br void %compute_result.exit" [execute.cpp:59]   --->   Operation 280 'br' 'br_ln59' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 0)> <Delay = 3.20>
ST_3 : Operation 281 [1/1] (0.99ns)   --->   "%result_17 = and i32 %rv1, i32 %sext_ln85" [execute.cpp:75]   --->   Operation 281 'and' 'result_17' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 7)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (3.20ns)   --->   "%br_ln76 = br void %compute_result.exit" [execute.cpp:76]   --->   Operation 282 'br' 'br_ln76' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & !d_i_is_load_V & d_i_is_op_imm_V & d_i_func3_V == 7)> <Delay = 3.20>
ST_3 : Operation 283 [1/1] (2.55ns)   --->   "%result_16 = add i32 %rv1, i32 %sext_ln85" [execute.cpp:97->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 283 'add' 'result_16' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & d_i_is_load_V)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (3.20ns)   --->   "%br_ln97 = br void %compute_result.exit" [execute.cpp:97->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 284 'br' 'br_ln97' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V & d_i_is_load_V)> <Delay = 3.20>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i16 %npc4" [execute.cpp:95->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 285 'zext' 'zext_ln95' <Predicate = (d_i_type_V == 2 & d_i_is_jalr_V)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (3.20ns)   --->   "%br_ln95 = br void %compute_result.exit" [execute.cpp:95->execute.cpp:254->rv32i_npp_ip.cpp:54]   --->   Operation 286 'br' 'br_ln95' <Predicate = (d_i_type_V == 2 & d_i_is_jalr_V)> <Delay = 3.20>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%shift_V = trunc i32 %rv2"   --->   Operation 287 'trunc' 'shift_V' <Predicate = (d_i_type_V == 1 & d_i_is_r_type_V)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (1.21ns)   --->   "%shift_V_2 = select i1 %d_i_is_r_type_V, i5 %shift_V, i5 %d_i_rs2_V" [execute.cpp:50]   --->   Operation 288 'select' 'shift_V_2' <Predicate = (d_i_type_V == 1)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.95ns)   --->   "%switch_ln54 = switch i3 %d_i_func3_V, void %sw.bb30.i.i208, i3 0, void %sw.bb.i.i205, i3 1, void %sw.bb11.i.i, i3 2, void %sw.bb13.i.i, i3 3, void %sw.bb14.i.i, i3 4, void %sw.bb17.i.i, i3 5, void %sw.bb18.i.i, i3 6, void %sw.bb29.i.i207" [execute.cpp:54]   --->   Operation 289 'switch' 'switch_ln54' <Predicate = (d_i_type_V == 1)> <Delay = 0.95>
ST_3 : Operation 290 [1/1] (0.99ns)   --->   "%result_15 = or i32 %rv2, i32 %rv1" [execute.cpp:73]   --->   Operation 290 'or' 'result_15' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 6)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (3.20ns)   --->   "%br_ln74 = br void %compute_result.exit" [execute.cpp:74]   --->   Operation 291 'br' 'br_ln74' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 6)> <Delay = 3.20>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i5 %shift_V_2" [execute.cpp:69]   --->   Operation 292 'zext' 'zext_ln69' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 5)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node result_14)   --->   "%result_12 = ashr i32 %rv1, i32 %zext_ln69" [execute.cpp:69]   --->   Operation 293 'ashr' 'result_12' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 5 & f7_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node result_14)   --->   "%result_13 = lshr i32 %rv1, i32 %zext_ln69" [execute.cpp:71]   --->   Operation 294 'lshr' 'result_13' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 5 & !f7_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (4.42ns) (out node of the LUT)   --->   "%result_14 = select i1 %f7_6, i32 %result_12, i32 %result_13" [execute.cpp:68]   --->   Operation 295 'select' 'result_14' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 5)> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (3.20ns)   --->   "%br_ln72 = br void %compute_result.exit" [execute.cpp:72]   --->   Operation 296 'br' 'br_ln72' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 5)> <Delay = 3.20>
ST_3 : Operation 297 [1/1] (0.99ns)   --->   "%result_11 = xor i32 %rv2, i32 %rv1" [execute.cpp:66]   --->   Operation 297 'xor' 'result_11' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 4)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (3.20ns)   --->   "%br_ln67 = br void %compute_result.exit" [execute.cpp:67]   --->   Operation 298 'br' 'br_ln67' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 4)> <Delay = 3.20>
ST_3 : Operation 299 [1/1] (2.47ns)   --->   "%result_10 = icmp_ult  i32 %rv1, i32 %rv2" [execute.cpp:64]   --->   Operation 299 'icmp' 'result_10' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 3)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i1 %result_10" [execute.cpp:64]   --->   Operation 300 'zext' 'zext_ln64' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 3)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (3.20ns)   --->   "%br_ln65 = br void %compute_result.exit" [execute.cpp:65]   --->   Operation 301 'br' 'br_ln65' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 3)> <Delay = 3.20>
ST_3 : Operation 302 [1/1] (2.47ns)   --->   "%result_9 = icmp_slt  i32 %rv1, i32 %rv2" [execute.cpp:62]   --->   Operation 302 'icmp' 'result_9' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i1 %result_9" [execute.cpp:62]   --->   Operation 303 'zext' 'zext_ln62' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 2)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (3.20ns)   --->   "%br_ln63 = br void %compute_result.exit" [execute.cpp:63]   --->   Operation 304 'br' 'br_ln63' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 2)> <Delay = 3.20>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i5 %shift_V_2" [execute.cpp:60]   --->   Operation 305 'zext' 'zext_ln60' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 1)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (4.42ns)   --->   "%result_8 = shl i32 %rv1, i32 %zext_ln60" [execute.cpp:60]   --->   Operation 306 'shl' 'result_8' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 1)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (3.20ns)   --->   "%br_ln61 = br void %compute_result.exit" [execute.cpp:61]   --->   Operation 307 'br' 'br_ln61' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 1)> <Delay = 3.20>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node result_7)   --->   "%and_ln55 = and i1 %d_i_is_r_type_V, i1 %f7_6" [execute.cpp:55]   --->   Operation 308 'and' 'and_ln55' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (2.55ns)   --->   "%result_5 = sub i32 %rv1, i32 %rv2" [execute.cpp:56]   --->   Operation 309 'sub' 'result_5' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (2.55ns)   --->   "%result_6 = add i32 %rv2, i32 %rv1" [execute.cpp:58]   --->   Operation 310 'add' 'result_6' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.97ns) (out node of the LUT)   --->   "%result_7 = select i1 %and_ln55, i32 %result_5, i32 %result_6" [execute.cpp:55]   --->   Operation 311 'select' 'result_7' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 0)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (3.20ns)   --->   "%br_ln59 = br void %compute_result.exit" [execute.cpp:59]   --->   Operation 312 'br' 'br_ln59' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 0)> <Delay = 3.20>
ST_3 : Operation 313 [1/1] (0.99ns)   --->   "%result_4 = and i32 %rv2, i32 %rv1" [execute.cpp:75]   --->   Operation 313 'and' 'result_4' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 7)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (3.20ns)   --->   "%br_ln76 = br void %compute_result.exit" [execute.cpp:76]   --->   Operation 314 'br' 'br_ln76' <Predicate = (d_i_type_V == 1 & d_i_func3_V == 7)> <Delay = 3.20>

State 4 <SV = 3> <Delay = 7.24>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%result_29 = phi i32 %select_ln111, void %sw.bb34.i, i32 %zext_ln117, void %sw.bb43.i, i32 %zext_ln108, void %sw.bb30.i_ifconv, i32 %result, void %sw.bb25.i, i32 %zext_ln95, void %if.then.i210, i32 %result_16, void %if.then9.i211, i32 %result_4, void %sw.bb30.i.i208, i32 %result_15, void %sw.bb29.i.i207, i32 %result_14, void %sw.bb18.i.i, i32 %result_11, void %sw.bb17.i.i, i32 %zext_ln64, void %sw.bb14.i.i, i32 %zext_ln62, void %sw.bb13.i.i, i32 %result_8, void %sw.bb11.i.i, i32 %result_7, void %sw.bb.i.i205, i32 %result_17, void %sw.bb30.i42.i, i32 %result_28, void %sw.bb29.i40.i, i32 %result_27, void %sw.bb18.i38.i, i32 %result_24, void %sw.bb17.i32.i, i32 %zext_ln64_1, void %sw.bb14.i30.i, i32 %zext_ln62_1, void %sw.bb13.i27.i, i32 %result_21, void %sw.bb11.i24.i, i32 %result_20, void %sw.bb.i20.i, i32 0, void %decode_immediate.exit, i32 0, void %if.else13.i"   --->   Operation 315 'phi' 'result_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%a01 = trunc i32 %result_29" [execute.cpp:256->rv32i_npp_ip.cpp:54]   --->   Operation 316 'trunc' 'a01' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %d_i_is_store_V, void %if.end.i, void %if.then.i" [execute.cpp:256->rv32i_npp_ip.cpp:54]   --->   Operation 317 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%msize_V = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction, i32 12, i32 13"   --->   Operation 318 'partselect' 'msize_V' <Predicate = (d_i_is_store_V)> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%r_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %result_29, i32 2, i32 17"   --->   Operation 319 'partselect' 'r_V_4' <Predicate = (d_i_is_store_V)> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%rv2_0 = trunc i32 %rv2" [execute.cpp:229]   --->   Operation 320 'trunc' 'rv2_0' <Predicate = (d_i_is_store_V)> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%rv2_01 = trunc i32 %rv2" [execute.cpp:230]   --->   Operation 321 'trunc' 'rv2_01' <Predicate = (d_i_is_store_V)> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.95ns)   --->   "%switch_ln231 = switch i2 %msize_V, void %_ZL9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i, i2 0, void %sw.bb.i.i194, i2 1, void %sw.bb4.i.i195, i2 2, void %sw.bb6.i.i196" [execute.cpp:231]   --->   Operation 322 'switch' 'switch_ln231' <Predicate = (d_i_is_store_V)> <Delay = 0.95>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i16 %r_V_4"   --->   Operation 323 'zext' 'zext_ln587_1' <Predicate = (d_i_is_store_V & msize_V == 2)> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%data_ram_addr_2 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln587_1" [execute.cpp:239]   --->   Operation 324 'getelementptr' 'data_ram_addr_2' <Predicate = (d_i_is_store_V & msize_V == 2)> <Delay = 0.00>
ST_4 : Operation 325 [2/2] (3.25ns)   --->   "%store_ln239 = store void @_ssdm_op_Write.bram.i32, i16 %data_ram_addr_2, i32 %rv2, i4 15" [execute.cpp:239]   --->   Operation 325 'store' 'store_ln239' <Predicate = (d_i_is_store_V & msize_V == 2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln236 = zext i16 %rv2_01" [execute.cpp:236]   --->   Operation 326 'zext' 'zext_ln236' <Predicate = (d_i_is_store_V & msize_V == 1)> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_29, i32 1" [execute.cpp:236]   --->   Operation 327 'bitselect' 'tmp_8' <Predicate = (d_i_is_store_V & msize_V == 1)> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_8, i1 0" [execute.cpp:236]   --->   Operation 328 'bitconcatenate' 'and_ln' <Predicate = (d_i_is_store_V & msize_V == 1)> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln236_1 = zext i2 %and_ln" [execute.cpp:236]   --->   Operation 329 'zext' 'zext_ln236_1' <Predicate = (d_i_is_store_V & msize_V == 1)> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (2.12ns)   --->   "%shl_ln236 = shl i4 3, i4 %zext_ln236_1" [execute.cpp:236]   --->   Operation 330 'shl' 'shl_ln236' <Predicate = (d_i_is_store_V & msize_V == 1)> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%shl_ln236_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp_8, i4 0" [execute.cpp:236]   --->   Operation 331 'bitconcatenate' 'shl_ln236_1' <Predicate = (d_i_is_store_V & msize_V == 1)> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln236_2 = zext i5 %shl_ln236_1" [execute.cpp:236]   --->   Operation 332 'zext' 'zext_ln236_2' <Predicate = (d_i_is_store_V & msize_V == 1)> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (3.98ns)   --->   "%shl_ln236_2 = shl i32 %zext_ln236, i32 %zext_ln236_2" [execute.cpp:236]   --->   Operation 333 'shl' 'shl_ln236_2' <Predicate = (d_i_is_store_V & msize_V == 1)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln236_3 = zext i16 %r_V_4" [execute.cpp:236]   --->   Operation 334 'zext' 'zext_ln236_3' <Predicate = (d_i_is_store_V & msize_V == 1)> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%data_ram_addr_1 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln236_3" [execute.cpp:236]   --->   Operation 335 'getelementptr' 'data_ram_addr_1' <Predicate = (d_i_is_store_V & msize_V == 1)> <Delay = 0.00>
ST_4 : Operation 336 [2/2] (3.25ns)   --->   "%store_ln236 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr_1, i32 %shl_ln236_2, i4 %shl_ln236" [execute.cpp:236]   --->   Operation 336 'store' 'store_ln236' <Predicate = (d_i_is_store_V & msize_V == 1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i8 %rv2_0" [execute.cpp:233]   --->   Operation 337 'zext' 'zext_ln233' <Predicate = (d_i_is_store_V & msize_V == 0)> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln233_1 = zext i2 %a01" [execute.cpp:233]   --->   Operation 338 'zext' 'zext_ln233_1' <Predicate = (d_i_is_store_V & msize_V == 0)> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (1.85ns)   --->   "%shl_ln233 = shl i4 1, i4 %zext_ln233_1" [execute.cpp:233]   --->   Operation 339 'shl' 'shl_ln233' <Predicate = (d_i_is_store_V & msize_V == 0)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%shl_ln233_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %a01, i3 0" [execute.cpp:233]   --->   Operation 340 'bitconcatenate' 'shl_ln233_1' <Predicate = (d_i_is_store_V & msize_V == 0)> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln233_2 = zext i5 %shl_ln233_1" [execute.cpp:233]   --->   Operation 341 'zext' 'zext_ln233_2' <Predicate = (d_i_is_store_V & msize_V == 0)> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (3.14ns)   --->   "%shl_ln233_2 = shl i32 %zext_ln233, i32 %zext_ln233_2" [execute.cpp:233]   --->   Operation 342 'shl' 'shl_ln233_2' <Predicate = (d_i_is_store_V & msize_V == 0)> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln233_3 = zext i16 %r_V_4" [execute.cpp:233]   --->   Operation 343 'zext' 'zext_ln233_3' <Predicate = (d_i_is_store_V & msize_V == 0)> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%data_ram_addr = getelementptr i32 %data_ram, i64 0, i64 %zext_ln233_3" [execute.cpp:233]   --->   Operation 344 'getelementptr' 'data_ram_addr' <Predicate = (d_i_is_store_V & msize_V == 0)> <Delay = 0.00>
ST_4 : Operation 345 [2/2] (3.25ns)   --->   "%store_ln233 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr, i32 %shl_ln233_2, i4 %shl_ln233" [execute.cpp:233]   --->   Operation 345 'store' 'store_ln233' <Predicate = (d_i_is_store_V & msize_V == 0)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 346 [1/2] (3.25ns)   --->   "%store_ln239 = store void @_ssdm_op_Write.bram.i32, i16 %data_ram_addr_2, i32 %rv2, i4 15" [execute.cpp:239]   --->   Operation 346 'store' 'store_ln239' <Predicate = (d_i_is_store_V & msize_V == 2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln240 = br void %_ZL9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i" [execute.cpp:240]   --->   Operation 347 'br' 'br_ln240' <Predicate = (d_i_is_store_V & msize_V == 2)> <Delay = 0.00>
ST_5 : Operation 348 [1/2] (3.25ns)   --->   "%store_ln236 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr_1, i32 %shl_ln236_2, i4 %shl_ln236" [execute.cpp:236]   --->   Operation 348 'store' 'store_ln236' <Predicate = (d_i_is_store_V & msize_V == 1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln237 = br void %_ZL9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i" [execute.cpp:237]   --->   Operation 349 'br' 'br_ln237' <Predicate = (d_i_is_store_V & msize_V == 1)> <Delay = 0.00>
ST_5 : Operation 350 [1/2] (3.25ns)   --->   "%store_ln233 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr, i32 %shl_ln233_2, i4 %shl_ln233" [execute.cpp:233]   --->   Operation 350 'store' 'store_ln233' <Predicate = (d_i_is_store_V & msize_V == 0)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln234 = br void %_ZL9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i" [execute.cpp:234]   --->   Operation 351 'br' 'br_ln234' <Predicate = (d_i_is_store_V & msize_V == 0)> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln257 = br void %if.end.i" [execute.cpp:257->rv32i_npp_ip.cpp:54]   --->   Operation 352 'br' 'br_ln257' <Predicate = (d_i_is_store_V)> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (2.18ns)   --->   "%br_ln258 = br i1 %d_i_is_load_V, void %if.end14.i, void %if.then9.i_ifconv" [execute.cpp:258->rv32i_npp_ip.cpp:54]   --->   Operation 353 'br' 'br_ln258' <Predicate = true> <Delay = 2.18>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%r_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %result_29, i32 2, i32 17"   --->   Operation 354 'partselect' 'r_V_6' <Predicate = (d_i_is_load_V)> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i16 %r_V_6"   --->   Operation 355 'zext' 'zext_ln587_2' <Predicate = (d_i_is_load_V)> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%data_ram_addr_3 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln587_2" [execute.cpp:175]   --->   Operation 356 'getelementptr' 'data_ram_addr_3' <Predicate = (d_i_is_load_V)> <Delay = 0.00>
ST_5 : Operation 357 [2/2] (3.25ns)   --->   "%w = load i16 %data_ram_addr_3" [execute.cpp:175]   --->   Operation 357 'load' 'w' <Predicate = (d_i_is_load_V)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 358 [1/1] (0.95ns)   --->   "%icmp_ln188 = icmp_eq  i2 %a01, i2 2" [execute.cpp:188]   --->   Operation 358 'icmp' 'icmp_ln188' <Predicate = (d_i_is_load_V)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 359 [1/1] (0.95ns)   --->   "%icmp_ln188_1 = icmp_eq  i2 %a01, i2 1" [execute.cpp:188]   --->   Operation 359 'icmp' 'icmp_ln188_1' <Predicate = (d_i_is_load_V)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 360 [1/1] (0.95ns)   --->   "%icmp_ln188_2 = icmp_eq  i2 %a01, i2 0" [execute.cpp:188]   --->   Operation 360 'icmp' 'icmp_ln188_2' <Predicate = (d_i_is_load_V)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.3>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%a1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_29, i32 1"   --->   Operation 361 'bitselect' 'a1' <Predicate = (d_i_is_load_V)> <Delay = 0.00>
ST_6 : Operation 362 [1/2] (3.25ns)   --->   "%w = load i16 %data_ram_addr_3" [execute.cpp:175]   --->   Operation 362 'load' 'w' <Predicate = (d_i_is_load_V)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node b)   --->   "%b0 = trunc i32 %w" [execute.cpp:176]   --->   Operation 363 'trunc' 'b0' <Predicate = (d_i_is_load_V & icmp_ln188_2)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node b_5)   --->   "%b1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 8, i32 15" [execute.cpp:178]   --->   Operation 364 'partselect' 'b1' <Predicate = (d_i_is_load_V & !icmp_ln188_2 & icmp_ln188_1)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%ret_V_7 = trunc i32 %w"   --->   Operation 365 'trunc' 'ret_V_7' <Predicate = (d_i_is_load_V)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node b_5)   --->   "%b2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 16, i32 23" [execute.cpp:182]   --->   Operation 366 'partselect' 'b2' <Predicate = (d_i_is_load_V & !icmp_ln188_2 & !icmp_ln188_1 & icmp_ln188)> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node b_5)   --->   "%b3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 24, i32 31" [execute.cpp:184]   --->   Operation 367 'partselect' 'b3' <Predicate = (d_i_is_load_V & !icmp_ln188_2 & !icmp_ln188_1 & !icmp_ln188)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%ret_V_8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %w, i32 16, i32 31"   --->   Operation 368 'partselect' 'ret_V_8' <Predicate = (d_i_is_load_V)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node b_5)   --->   "%b_4 = select i1 %icmp_ln188, i8 %b2, i8 %b3" [execute.cpp:188]   --->   Operation 369 'select' 'b_4' <Predicate = (d_i_is_load_V & !icmp_ln188_2 & !icmp_ln188_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 370 [1/1] (1.24ns) (out node of the LUT)   --->   "%b_5 = select i1 %icmp_ln188_1, i8 %b1, i8 %b_4" [execute.cpp:188]   --->   Operation 370 'select' 'b_5' <Predicate = (d_i_is_load_V & !icmp_ln188_2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 371 [1/1] (1.24ns) (out node of the LUT)   --->   "%b = select i1 %icmp_ln188_2, i8 %b0, i8 %b_5" [execute.cpp:188]   --->   Operation 371 'select' 'b' <Predicate = (d_i_is_load_V)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln195 = sext i8 %b" [execute.cpp:195]   --->   Operation 372 'sext' 'sext_ln195' <Predicate = (d_i_is_load_V)> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i8 %b" [execute.cpp:196]   --->   Operation 373 'zext' 'zext_ln196' <Predicate = (d_i_is_load_V)> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (0.80ns)   --->   "%result_33 = select i1 %a1, i16 %ret_V_8, i16 %ret_V_7" [execute.cpp:197]   --->   Operation 374 'select' 'result_33' <Predicate = (d_i_is_load_V)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln199 = sext i16 %result_33" [execute.cpp:199]   --->   Operation 375 'sext' 'sext_ln199' <Predicate = (d_i_is_load_V)> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i16 %result_33" [execute.cpp:200]   --->   Operation 376 'zext' 'zext_ln200' <Predicate = (d_i_is_load_V)> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (2.18ns)   --->   "%switch_ln201 = switch i3 %d_i_func3_V, void %sw.bb34.i.i, i3 0, void %if.then9.i_ifconv.if.end14.i_crit_edge, i3 1, void %if.end14.i, i3 2, void %sw.bb30.i.i, i3 3, void %sw.bb31.i.i, i3 4, void %sw.bb32.i.i, i3 5, void %sw.bb33.i.i" [execute.cpp:201]   --->   Operation 377 'switch' 'switch_ln201' <Predicate = (d_i_is_load_V)> <Delay = 2.18>
ST_6 : Operation 378 [1/1] (2.18ns)   --->   "%br_ln213 = br void %if.end14.i" [execute.cpp:213]   --->   Operation 378 'br' 'br_ln213' <Predicate = (d_i_is_load_V & d_i_func3_V == 5)> <Delay = 2.18>
ST_6 : Operation 379 [1/1] (2.18ns)   --->   "%br_ln211 = br void %if.end14.i" [execute.cpp:211]   --->   Operation 379 'br' 'br_ln211' <Predicate = (d_i_is_load_V & d_i_func3_V == 4)> <Delay = 2.18>
ST_6 : Operation 380 [1/1] (2.18ns)   --->   "%br_ln209 = br void %if.end14.i" [execute.cpp:209]   --->   Operation 380 'br' 'br_ln209' <Predicate = (d_i_is_load_V & d_i_func3_V == 3)> <Delay = 2.18>
ST_6 : Operation 381 [1/1] (2.18ns)   --->   "%br_ln207 = br void %if.end14.i" [execute.cpp:207]   --->   Operation 381 'br' 'br_ln207' <Predicate = (d_i_is_load_V & d_i_func3_V == 2)> <Delay = 2.18>
ST_6 : Operation 382 [1/1] (2.18ns)   --->   "%br_ln201 = br void %if.end14.i" [execute.cpp:201]   --->   Operation 382 'br' 'br_ln201' <Predicate = (d_i_is_load_V & d_i_func3_V == 0)> <Delay = 2.18>
ST_6 : Operation 383 [1/1] (2.18ns)   --->   "%br_ln216 = br void %if.end14.i" [execute.cpp:216]   --->   Operation 383 'br' 'br_ln216' <Predicate = (d_i_is_load_V & d_i_func3_V == 7) | (d_i_is_load_V & d_i_func3_V == 6)> <Delay = 2.18>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%reg_file_33 = phi i32 %zext_ln200, void %sw.bb33.i.i, i32 %zext_ln196, void %sw.bb32.i.i, i32 0, void %sw.bb31.i.i, i32 %w, void %sw.bb30.i.i, i32 %sext_ln195, void %if.then9.i_ifconv.if.end14.i_crit_edge, i32 0, void %sw.bb34.i.i, i32 %sext_ln199, void %if.then9.i_ifconv, i32 %result_29, void %if.end.i"   --->   Operation 384 'phi' 'reg_file_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (1.36ns)   --->   "%icmp_ln1069 = icmp_eq  i5 %d_i_rd_V, i5 0"   --->   Operation 385 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln1069 = br i1 %icmp_ln1069, void %switch.early.test, void %_ZL9write_regPi21decoded_instruction_si.exit.i"   --->   Operation 386 'br' 'br_ln1069' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 387 [1/1] (1.36ns)   --->   "%empty = icmp_eq  i5 %d_i_opcode_V, i5 24"   --->   Operation 387 'icmp' 'empty' <Predicate = (!icmp_ln1069)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 388 [1/1] (1.36ns)   --->   "%empty_23 = icmp_eq  i5 %d_i_opcode_V, i5 8"   --->   Operation 388 'icmp' 'empty_23' <Predicate = (!icmp_ln1069)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 389 [1/1] (0.97ns)   --->   "%empty_24 = or i1 %empty_23, i1 %empty"   --->   Operation 389 'or' 'empty_24' <Predicate = (!icmp_ln1069)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln261 = br i1 %empty_24, void %if.then.i.i, void %_ZL9write_regPi21decoded_instruction_si.exit.i"   --->   Operation 390 'br' 'br_ln261' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_6 : Operation 391 [1/1] (0.95ns)   --->   "%switch_ln25 = switch i5 %d_i_rd_V, void %arrayidx.i413.case.31.i, i5 0, void %if.then.i.i._ZL9write_regPi21decoded_instruction_si.exit.i_crit_edge, i5 1, void %if.then.i.i._ZL9write_regPi21decoded_instruction_si.exit.i_crit_edge35, i5 2, void %arrayidx.i413.case.2.i, i5 3, void %arrayidx.i413.case.3.i, i5 4, void %arrayidx.i413.case.4.i, i5 5, void %arrayidx.i413.case.5.i, i5 6, void %arrayidx.i413.case.6.i, i5 7, void %arrayidx.i413.case.7.i, i5 8, void %arrayidx.i413.case.8.i, i5 9, void %arrayidx.i413.case.9.i, i5 10, void %arrayidx.i413.case.10.i, i5 11, void %arrayidx.i413.case.11.i, i5 12, void %arrayidx.i413.case.12.i, i5 13, void %arrayidx.i413.case.13.i, i5 14, void %arrayidx.i413.case.14.i, i5 15, void %arrayidx.i413.case.15.i, i5 16, void %arrayidx.i413.case.16.i, i5 17, void %arrayidx.i413.case.17.i, i5 18, void %arrayidx.i413.case.18.i, i5 19, void %arrayidx.i413.case.19.i, i5 20, void %arrayidx.i413.case.20.i, i5 21, void %arrayidx.i413.case.21.i, i5 22, void %arrayidx.i413.case.22.i, i5 23, void %arrayidx.i413.case.23.i, i5 24, void %arrayidx.i413.case.24.i, i5 25, void %arrayidx.i413.case.25.i, i5 26, void %arrayidx.i413.case.26.i, i5 27, void %arrayidx.i413.case.27.i, i5 28, void %arrayidx.i413.case.28.i, i5 29, void %arrayidx.i413.case.29.i, i5 30, void %arrayidx.i413.case.30.i" [execute.cpp:25]   --->   Operation 391 'switch' 'switch_ln25' <Predicate = (!icmp_ln1069 & !empty_24)> <Delay = 0.95>
ST_6 : Operation 392 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_1" [execute.cpp:25]   --->   Operation 392 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 30)> <Delay = 1.58>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 393 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 30)> <Delay = 0.00>
ST_6 : Operation 394 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_2" [execute.cpp:25]   --->   Operation 394 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 29)> <Delay = 1.58>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 395 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 29)> <Delay = 0.00>
ST_6 : Operation 396 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_3" [execute.cpp:25]   --->   Operation 396 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 28)> <Delay = 1.58>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 397 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 28)> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_4" [execute.cpp:25]   --->   Operation 398 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 27)> <Delay = 1.58>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 399 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 27)> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_5" [execute.cpp:25]   --->   Operation 400 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 26)> <Delay = 1.58>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 401 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 26)> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_6" [execute.cpp:25]   --->   Operation 402 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 25)> <Delay = 1.58>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 403 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 25)> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_7" [execute.cpp:25]   --->   Operation 404 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 24)> <Delay = 1.58>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 405 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 24)> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_8" [execute.cpp:25]   --->   Operation 406 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 23)> <Delay = 1.58>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 407 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 23)> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_9" [execute.cpp:25]   --->   Operation 408 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 22)> <Delay = 1.58>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 409 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 22)> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_10" [execute.cpp:25]   --->   Operation 410 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 21)> <Delay = 1.58>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 411 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 21)> <Delay = 0.00>
ST_6 : Operation 412 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_11" [execute.cpp:25]   --->   Operation 412 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 20)> <Delay = 1.58>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 413 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 20)> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_12" [execute.cpp:25]   --->   Operation 414 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 19)> <Delay = 1.58>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 415 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 19)> <Delay = 0.00>
ST_6 : Operation 416 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_13" [execute.cpp:25]   --->   Operation 416 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 18)> <Delay = 1.58>
ST_6 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 417 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 18)> <Delay = 0.00>
ST_6 : Operation 418 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_14" [execute.cpp:25]   --->   Operation 418 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 17)> <Delay = 1.58>
ST_6 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 419 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 17)> <Delay = 0.00>
ST_6 : Operation 420 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_15" [execute.cpp:25]   --->   Operation 420 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 16)> <Delay = 1.58>
ST_6 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 421 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 16)> <Delay = 0.00>
ST_6 : Operation 422 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_16" [execute.cpp:25]   --->   Operation 422 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 15)> <Delay = 1.58>
ST_6 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 423 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 15)> <Delay = 0.00>
ST_6 : Operation 424 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_17" [execute.cpp:25]   --->   Operation 424 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 14)> <Delay = 1.58>
ST_6 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 425 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 14)> <Delay = 0.00>
ST_6 : Operation 426 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_18" [execute.cpp:25]   --->   Operation 426 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 13)> <Delay = 1.58>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 427 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 13)> <Delay = 0.00>
ST_6 : Operation 428 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_19" [execute.cpp:25]   --->   Operation 428 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 12)> <Delay = 1.58>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 429 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 12)> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_20" [execute.cpp:25]   --->   Operation 430 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 11)> <Delay = 1.58>
ST_6 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 431 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 11)> <Delay = 0.00>
ST_6 : Operation 432 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_21" [execute.cpp:25]   --->   Operation 432 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 10)> <Delay = 1.58>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 433 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 10)> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_22" [execute.cpp:25]   --->   Operation 434 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 9)> <Delay = 1.58>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 435 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 9)> <Delay = 0.00>
ST_6 : Operation 436 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_23" [execute.cpp:25]   --->   Operation 436 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 8)> <Delay = 1.58>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 437 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 8)> <Delay = 0.00>
ST_6 : Operation 438 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_24" [execute.cpp:25]   --->   Operation 438 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 7)> <Delay = 1.58>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 439 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 7)> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_25" [execute.cpp:25]   --->   Operation 440 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 6)> <Delay = 1.58>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 441 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 6)> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_26" [execute.cpp:25]   --->   Operation 442 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 5)> <Delay = 1.58>
ST_6 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 443 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 5)> <Delay = 0.00>
ST_6 : Operation 444 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_31" [execute.cpp:25]   --->   Operation 444 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 4)> <Delay = 1.58>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 445 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 4)> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_30" [execute.cpp:25]   --->   Operation 446 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 3)> <Delay = 1.58>
ST_6 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 447 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 3)> <Delay = 0.00>
ST_6 : Operation 448 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_29" [execute.cpp:25]   --->   Operation 448 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 2)> <Delay = 1.58>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 449 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 2)> <Delay = 0.00>
ST_6 : Operation 450 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_28" [execute.cpp:25]   --->   Operation 450 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 1)> <Delay = 1.58>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 451 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 1)> <Delay = 0.00>
ST_6 : Operation 452 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file_27" [execute.cpp:25]   --->   Operation 452 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 0)> <Delay = 1.58>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 453 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 0)> <Delay = 0.00>
ST_6 : Operation 454 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %reg_file_33, i32 %reg_file" [execute.cpp:25]   --->   Operation 454 'store' 'store_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 31)> <Delay = 1.58>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [execute.cpp:25]   --->   Operation 455 'br' 'br_ln25' <Predicate = (!icmp_ln1069 & !empty_24 & d_i_rd_V == 31)> <Delay = 0.00>
ST_6 : Operation 456 [1/1] (0.00ns)   --->   "%cond_V = trunc i32 %reg_file_33"   --->   Operation 456 'trunc' 'cond_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 457 [1/1] (0.95ns)   --->   "%switch_ln131 = switch i3 %d_i_type_V, void %sw.default.i.i, i3 1, void %sw.bb.i61.i, i3 2, void %sw.bb2.i.i198, i3 3, void %sw.bb7.i.i199, i3 4, void %sw.bb10.i.i, i3 5, void %sw.bb33.i65.i, i3 6, void %sw.bb36.i.i" [execute.cpp:131]   --->   Operation 457 'switch' 'switch_ln131' <Predicate = true> <Delay = 0.95>
ST_6 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %d_i_imm_V_6, i32 1, i32 16"   --->   Operation 458 'partselect' 'trunc_ln4' <Predicate = (d_i_type_V == 6)> <Delay = 0.00>
ST_6 : Operation 459 [1/1] (2.07ns)   --->   "%next_pc_V_7 = add i16 %trunc_ln4, i16 %pc_V_2"   --->   Operation 459 'add' 'next_pc_V_7' <Predicate = (d_i_type_V == 6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 460 [1/1] (2.42ns)   --->   "%store_ln154 = store i16 %next_pc_V_7, i16 %pc_V_1" [execute.cpp:154]   --->   Operation 460 'store' 'store_ln154' <Predicate = (d_i_type_V == 6)> <Delay = 2.42>
ST_6 : Operation 461 [1/1] (0.00ns)   --->   "%br_ln154 = br void %execute.exit" [execute.cpp:154]   --->   Operation 461 'br' 'br_ln154' <Predicate = (d_i_type_V == 6)> <Delay = 0.00>
ST_6 : Operation 462 [1/1] (2.07ns)   --->   "%next_pc_V_6 = add i16 %pc_V_2, i16 1"   --->   Operation 462 'add' 'next_pc_V_6' <Predicate = (d_i_type_V == 5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 463 [1/1] (2.42ns)   --->   "%store_ln151 = store i16 %next_pc_V_6, i16 %pc_V_1" [execute.cpp:151]   --->   Operation 463 'store' 'store_ln151' <Predicate = (d_i_type_V == 5)> <Delay = 2.42>
ST_6 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln151 = br void %execute.exit" [execute.cpp:151]   --->   Operation 464 'br' 'br_ln151' <Predicate = (d_i_type_V == 5)> <Delay = 0.00>
ST_6 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %cond_V, void %cond.false20.i.i, void %cond.true14.i.i" [execute.cpp:145]   --->   Operation 465 'br' 'br_ln145' <Predicate = (d_i_type_V == 4)> <Delay = 0.00>
ST_6 : Operation 466 [1/1] (2.07ns)   --->   "%add_ln232_1 = add i16 %pc_V_2, i16 1"   --->   Operation 466 'add' 'add_ln232_1' <Predicate = (d_i_type_V == 4 & !cond_V)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 467 [1/1] (2.42ns)   --->   "%store_ln145 = store i16 %add_ln232_1, i16 %pc_V_1" [execute.cpp:145]   --->   Operation 467 'store' 'store_ln145' <Predicate = (d_i_type_V == 4 & !cond_V)> <Delay = 2.42>
ST_6 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln145 = br void %execute.exit" [execute.cpp:145]   --->   Operation 468 'br' 'br_ln145' <Predicate = (d_i_type_V == 4 & !cond_V)> <Delay = 0.00>
ST_6 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln1541_1 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %d_i_imm_V_6, i32 1, i32 16"   --->   Operation 469 'partselect' 'trunc_ln1541_1' <Predicate = (d_i_type_V == 4 & cond_V)> <Delay = 0.00>
ST_6 : Operation 470 [1/1] (2.07ns)   --->   "%add_ln232 = add i16 %trunc_ln1541_1, i16 %pc_V_2"   --->   Operation 470 'add' 'add_ln232' <Predicate = (d_i_type_V == 4 & cond_V)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 471 [1/1] (2.42ns)   --->   "%store_ln145 = store i16 %add_ln232, i16 %pc_V_1" [execute.cpp:145]   --->   Operation 471 'store' 'store_ln145' <Predicate = (d_i_type_V == 4 & cond_V)> <Delay = 2.42>
ST_6 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln145 = br void %execute.exit" [execute.cpp:145]   --->   Operation 472 'br' 'br_ln145' <Predicate = (d_i_type_V == 4 & cond_V)> <Delay = 0.00>
ST_6 : Operation 473 [1/1] (2.07ns)   --->   "%next_pc_V_5 = add i16 %pc_V_2, i16 1"   --->   Operation 473 'add' 'next_pc_V_5' <Predicate = (d_i_type_V == 3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 474 [1/1] (2.42ns)   --->   "%store_ln143 = store i16 %next_pc_V_5, i16 %pc_V_1" [execute.cpp:143]   --->   Operation 474 'store' 'store_ln143' <Predicate = (d_i_type_V == 3)> <Delay = 2.42>
ST_6 : Operation 475 [1/1] (0.00ns)   --->   "%br_ln143 = br void %execute.exit" [execute.cpp:143]   --->   Operation 475 'br' 'br_ln143' <Predicate = (d_i_type_V == 3)> <Delay = 0.00>
ST_6 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i20 %d_i_imm_V_6" [execute.cpp:138]   --->   Operation 476 'trunc' 'trunc_ln138' <Predicate = (d_i_type_V == 2 & d_i_is_jalr_V)> <Delay = 0.00>
ST_6 : Operation 477 [1/1] (2.13ns)   --->   "%add_ln138 = add i18 %trunc_ln251, i18 %trunc_ln138" [execute.cpp:138]   --->   Operation 477 'add' 'add_ln138' <Predicate = (d_i_type_V == 2 & d_i_is_jalr_V)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 478 [1/1] (0.00ns)   --->   "%next_pc_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln138, i32 2, i32 17"   --->   Operation 478 'partselect' 'next_pc_V_2' <Predicate = (d_i_type_V == 2 & d_i_is_jalr_V)> <Delay = 0.00>
ST_6 : Operation 479 [1/1] (2.07ns)   --->   "%next_pc_V_3 = add i16 %pc_V_2, i16 1"   --->   Operation 479 'add' 'next_pc_V_3' <Predicate = (d_i_type_V == 2 & !d_i_is_jalr_V)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 480 [1/1] (0.80ns)   --->   "%next_pc_V_4 = select i1 %d_i_is_jalr_V, i16 %next_pc_V_2, i16 %next_pc_V_3" [execute.cpp:136]   --->   Operation 480 'select' 'next_pc_V_4' <Predicate = (d_i_type_V == 2)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 481 [1/1] (2.42ns)   --->   "%store_ln140 = store i16 %next_pc_V_4, i16 %pc_V_1" [execute.cpp:140]   --->   Operation 481 'store' 'store_ln140' <Predicate = (d_i_type_V == 2)> <Delay = 2.42>
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln140 = br void %execute.exit" [execute.cpp:140]   --->   Operation 482 'br' 'br_ln140' <Predicate = (d_i_type_V == 2)> <Delay = 0.00>
ST_6 : Operation 483 [1/1] (2.07ns)   --->   "%next_pc_V_1 = add i16 %pc_V_2, i16 1"   --->   Operation 483 'add' 'next_pc_V_1' <Predicate = (d_i_type_V == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 484 [1/1] (2.42ns)   --->   "%store_ln134 = store i16 %next_pc_V_1, i16 %pc_V_1" [execute.cpp:134]   --->   Operation 484 'store' 'store_ln134' <Predicate = (d_i_type_V == 1)> <Delay = 2.42>
ST_6 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln134 = br void %execute.exit" [execute.cpp:134]   --->   Operation 485 'br' 'br_ln134' <Predicate = (d_i_type_V == 1)> <Delay = 0.00>
ST_6 : Operation 486 [1/1] (2.07ns)   --->   "%next_pc_V = add i16 %pc_V_2, i16 1"   --->   Operation 486 'add' 'next_pc_V' <Predicate = (d_i_type_V == 7) | (d_i_type_V == 0)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 487 [1/1] (2.42ns)   --->   "%store_ln157 = store i16 %next_pc_V, i16 %pc_V_1" [execute.cpp:157]   --->   Operation 487 'store' 'store_ln157' <Predicate = (d_i_type_V == 7) | (d_i_type_V == 0)> <Delay = 2.42>
ST_6 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln157 = br void %execute.exit" [execute.cpp:157]   --->   Operation 488 'br' 'br_ln157' <Predicate = (d_i_type_V == 7) | (d_i_type_V == 0)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.03>
ST_7 : Operation 489 [1/1] (0.00ns)   --->   "%next_pc_V_9 = load i16 %pc_V_1"   --->   Operation 489 'load' 'next_pc_V_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 490 [1/1] (2.47ns)   --->   "%icmp_ln18 = icmp_eq  i32 %instruction, i32 32871" [rv32i_npp_ip.cpp:18]   --->   Operation 490 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 491 [1/1] (2.42ns)   --->   "%icmp_ln1069_1 = icmp_eq  i16 %next_pc_V_9, i16 0"   --->   Operation 491 'icmp' 'icmp_ln1069_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 492 [1/1] (0.97ns)   --->   "%and_ln57 = and i1 %icmp_ln18, i1 %icmp_ln1069_1" [rv32i_npp_ip.cpp:57]   --->   Operation 492 'and' 'and_ln57' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 493 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %and_ln57, void %do.cond.backedge, void %do.end.exitStub" [rv32i_npp_ip.cpp:18]   --->   Operation 493 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 494 [1/1] (0.00ns)   --->   "%nbi_load = load i32 %nbi" [rv32i_npp_ip.cpp:40]   --->   Operation 494 'load' 'nbi_load' <Predicate = (!and_ln57)> <Delay = 0.00>
ST_7 : Operation 495 [1/1] (2.55ns)   --->   "%add_ln40 = add i32 %nbi_load, i32 1" [rv32i_npp_ip.cpp:40]   --->   Operation 495 'add' 'add_ln40' <Predicate = (!and_ln57)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 496 [1/1] (1.58ns)   --->   "%store_ln40 = store i32 %add_ln40, i32 %nbi" [rv32i_npp_ip.cpp:40]   --->   Operation 496 'store' 'store_ln40' <Predicate = (!and_ln57)> <Delay = 1.58>
ST_7 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln40 = br void %do.cond" [rv32i_npp_ip.cpp:40]   --->   Operation 497 'br' 'br_ln40' <Predicate = (!and_ln57)> <Delay = 0.00>
ST_7 : Operation 498 [1/1] (0.00ns)   --->   "%nbi_load_1 = load i32 %nbi"   --->   Operation 498 'load' 'nbi_load_1' <Predicate = (and_ln57)> <Delay = 0.00>
ST_7 : Operation 499 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %nbi_out, i32 %nbi_load_1"   --->   Operation 499 'write' 'write_ln0' <Predicate = (and_ln57)> <Delay = 0.00>
ST_7 : Operation 500 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 500 'ret' 'ret_ln0' <Predicate = (and_ln57)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('pc.V') [38]  (0 ns)
	'load' operation ('pc.V') on local variable 'pc.V' [144]  (0 ns)
	'getelementptr' operation ('code_ram_addr', fetch.cpp:12) [148]  (0 ns)
	'load' operation ('instruction', fetch.cpp:12) on array 'code_ram' [149]  (3.25 ns)

 <State 2>: 7.5ns
The critical path consists of the following:
	'load' operation ('instruction', fetch.cpp:12) on array 'code_ram' [149]  (3.25 ns)
	multiplexor before 'phi' operation ('d_i.type.V') [197]  (2.18 ns)
	'phi' operation ('d_i.type.V') [197]  (0 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [227]  (2.07 ns)

 <State 3>: 6.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln39', execute.cpp:39) [278]  (2.47 ns)
	'xor' operation ('xor_ln39', execute.cpp:39) [279]  (0 ns)
	'select' operation ('select_ln31_1', execute.cpp:31) [291]  (0.993 ns)
	'select' operation ('select_ln31_2', execute.cpp:31) [292]  (0.993 ns)
	'and' operation ('and_ln31_1', execute.cpp:31) [296]  (0 ns)
	'select' operation ('select_ln31_3', execute.cpp:31) [298]  (0.993 ns)
	'select' operation ('result', execute.cpp:31) [300]  (0.993 ns)

 <State 4>: 7.24ns
The critical path consists of the following:
	'phi' operation ('result') with incoming values : ('zext_ln117', execute.cpp:117->execute.cpp:254->rv32i_npp_ip.cpp:54) ('select_ln111', execute.cpp:111->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln108', execute.cpp:108->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:104->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:73) ('result', execute.cpp:68) ('result', execute.cpp:66) ('zext_ln64_1', execute.cpp:64) ('zext_ln62_1', execute.cpp:62) ('result', execute.cpp:60) ('result', execute.cpp:55) ('result', execute.cpp:75) ('result', execute.cpp:97->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln95', execute.cpp:95->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln64', execute.cpp:64) ('zext_ln62', execute.cpp:62) [393]  (0 ns)
	'shl' operation ('shl_ln236_2', execute.cpp:236) [415]  (3.99 ns)
	'store' operation ('store_ln236', execute.cpp:236) of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'data_ram' [418]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln239', execute.cpp:239) of constant <constant:_ssdm_op_Write.bram.i32> on array 'data_ram' [405]  (3.25 ns)

 <State 6>: 10.4ns
The critical path consists of the following:
	'load' operation ('w', execute.cpp:175) on array 'data_ram' [440]  (3.25 ns)
	'select' operation ('b', execute.cpp:188) [450]  (1.25 ns)
	'select' operation ('b', execute.cpp:188) [452]  (1.25 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln117', execute.cpp:117->execute.cpp:254->rv32i_npp_ip.cpp:54) ('select_ln111', execute.cpp:111->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln108', execute.cpp:108->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:104->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:73) ('result', execute.cpp:68) ('result', execute.cpp:66) ('zext_ln64_1', execute.cpp:64) ('zext_ln62_1', execute.cpp:62) ('result', execute.cpp:60) ('result', execute.cpp:55) ('result', execute.cpp:75) ('result', execute.cpp:97->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln95', execute.cpp:95->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln64', execute.cpp:64) ('zext_ln62', execute.cpp:62) ('w', execute.cpp:175) ('sext_ln195', execute.cpp:195) ('zext_ln196', execute.cpp:196) ('sext_ln199', execute.cpp:199) ('zext_ln200', execute.cpp:200) [472]  (2.18 ns)
	'phi' operation ('result') with incoming values : ('zext_ln117', execute.cpp:117->execute.cpp:254->rv32i_npp_ip.cpp:54) ('select_ln111', execute.cpp:111->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln108', execute.cpp:108->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:104->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:73) ('result', execute.cpp:68) ('result', execute.cpp:66) ('zext_ln64_1', execute.cpp:64) ('zext_ln62_1', execute.cpp:62) ('result', execute.cpp:60) ('result', execute.cpp:55) ('result', execute.cpp:75) ('result', execute.cpp:97->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln95', execute.cpp:95->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln64', execute.cpp:64) ('zext_ln62', execute.cpp:62) ('w', execute.cpp:175) ('sext_ln195', execute.cpp:195) ('zext_ln196', execute.cpp:196) ('sext_ln199', execute.cpp:199) ('zext_ln200', execute.cpp:200) [472]  (0 ns)
	'store' operation ('store_ln25', execute.cpp:25) of variable 'result' on local variable 'reg_file' [561]  (1.59 ns)
	blocking operation 0.835 ns on control path)

 <State 7>: 5.04ns
The critical path consists of the following:
	'load' operation ('nbi_load', rv32i_npp_ip.cpp:40) on local variable 'nbi' [628]  (0 ns)
	'add' operation ('add_ln40', rv32i_npp_ip.cpp:40) [629]  (2.55 ns)
	'store' operation ('store_ln40', rv32i_npp_ip.cpp:40) of variable 'add_ln40', rv32i_npp_ip.cpp:40 on local variable 'nbi' [630]  (1.59 ns)
	blocking operation 0.899 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
