
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_11520:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f0a86 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0914bd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f0a86; op2val:0x408914bd;
op3val:0x7f444444; valaddr_reg:x3; val_offset:34560*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34560*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11521:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f0a86 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0914bd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f0a86; op2val:0x408914bd;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:34563*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34563*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11522:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f0a86 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0914bd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f0a86; op2val:0x408914bd;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:34566*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34566*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11523:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f0a86 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0914bd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f0a86; op2val:0x408914bd;
op3val:0x7f666666; valaddr_reg:x3; val_offset:34569*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34569*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11524:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f0a86 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0914bd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f0a86; op2val:0x408914bd;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:34572*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34572*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11525:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f0a86 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0914bd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f0a86; op2val:0x408914bd;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:34575*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34575*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11526:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f0a86 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0914bd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f0a86; op2val:0x408914bd;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:34578*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34578*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11527:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f0a86 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0914bd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f0a86; op2val:0x408914bd;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:34581*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34581*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11528:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x3f800001; valaddr_reg:x3; val_offset:34584*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34584*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11529:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x3f800003; valaddr_reg:x3; val_offset:34587*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34587*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11530:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x3f800007; valaddr_reg:x3; val_offset:34590*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34590*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11531:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x3f999999; valaddr_reg:x3; val_offset:34593*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34593*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11532:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:34596*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34596*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11533:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:34599*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34599*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11534:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:34602*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34602*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11535:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:34605*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34605*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11536:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:34608*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34608*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11537:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:34611*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34611*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11538:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:34614*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34614*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11539:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:34617*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34617*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11540:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:34620*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34620*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11541:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:34623*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34623*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11542:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:34626*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34626*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11543:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:34629*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34629*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11544:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x40000000; valaddr_reg:x3; val_offset:34632*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34632*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11545:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x40000001; valaddr_reg:x3; val_offset:34635*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34635*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11546:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x40000003; valaddr_reg:x3; val_offset:34638*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34638*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11547:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x40000007; valaddr_reg:x3; val_offset:34641*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34641*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11548:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x4000000f; valaddr_reg:x3; val_offset:34644*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34644*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11549:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x4000001f; valaddr_reg:x3; val_offset:34647*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34647*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11550:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x4000003f; valaddr_reg:x3; val_offset:34650*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34650*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11551:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x4000007f; valaddr_reg:x3; val_offset:34653*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34653*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11552:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x400000ff; valaddr_reg:x3; val_offset:34656*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34656*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11553:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x400001ff; valaddr_reg:x3; val_offset:34659*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34659*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11554:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x400003ff; valaddr_reg:x3; val_offset:34662*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34662*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11555:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x400007ff; valaddr_reg:x3; val_offset:34665*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34665*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11556:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x40000fff; valaddr_reg:x3; val_offset:34668*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34668*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11557:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x40001fff; valaddr_reg:x3; val_offset:34671*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34671*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11558:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x40003fff; valaddr_reg:x3; val_offset:34674*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34674*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11559:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x40007fff; valaddr_reg:x3; val_offset:34677*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34677*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11560:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x4000ffff; valaddr_reg:x3; val_offset:34680*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34680*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11561:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x4001ffff; valaddr_reg:x3; val_offset:34683*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34683*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11562:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x4003ffff; valaddr_reg:x3; val_offset:34686*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34686*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11563:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x4007ffff; valaddr_reg:x3; val_offset:34689*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34689*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11564:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x400fffff; valaddr_reg:x3; val_offset:34692*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34692*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11565:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x401fffff; valaddr_reg:x3; val_offset:34695*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34695*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11566:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x403fffff; valaddr_reg:x3; val_offset:34698*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34698*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11567:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x40400000; valaddr_reg:x3; val_offset:34701*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34701*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11568:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x40600000; valaddr_reg:x3; val_offset:34704*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34704*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11569:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x40700000; valaddr_reg:x3; val_offset:34707*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34707*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11570:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x40780000; valaddr_reg:x3; val_offset:34710*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34710*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11571:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407c0000; valaddr_reg:x3; val_offset:34713*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34713*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11572:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407e0000; valaddr_reg:x3; val_offset:34716*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34716*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11573:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407f0000; valaddr_reg:x3; val_offset:34719*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34719*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11574:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407f8000; valaddr_reg:x3; val_offset:34722*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34722*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11575:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407fc000; valaddr_reg:x3; val_offset:34725*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34725*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11576:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407fe000; valaddr_reg:x3; val_offset:34728*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34728*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11577:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407ff000; valaddr_reg:x3; val_offset:34731*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34731*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11578:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407ff800; valaddr_reg:x3; val_offset:34734*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34734*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11579:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407ffc00; valaddr_reg:x3; val_offset:34737*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34737*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11580:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407ffe00; valaddr_reg:x3; val_offset:34740*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34740*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11581:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407fff00; valaddr_reg:x3; val_offset:34743*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34743*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11582:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407fff80; valaddr_reg:x3; val_offset:34746*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34746*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11583:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407fffc0; valaddr_reg:x3; val_offset:34749*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34749*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11584:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407fffe0; valaddr_reg:x3; val_offset:34752*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34752*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11585:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407ffff0; valaddr_reg:x3; val_offset:34755*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34755*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11586:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407ffff8; valaddr_reg:x3; val_offset:34758*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34758*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11587:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407ffffc; valaddr_reg:x3; val_offset:34761*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34761*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11588:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407ffffe; valaddr_reg:x3; val_offset:34764*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34764*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11589:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9ea9 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x08bffe and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6f9ea9; op2val:0x88bffe;
op3val:0x407fffff; valaddr_reg:x3; val_offset:34767*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34767*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11590:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:34770*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34770*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11591:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:34773*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34773*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11592:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:34776*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34776*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11593:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:34779*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34779*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11594:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:34782*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34782*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11595:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:34785*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34785*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11596:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:34788*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34788*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11597:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:34791*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34791*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11598:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:34794*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34794*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11599:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:34797*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34797*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11600:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:34800*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34800*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11601:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:34803*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34803*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11602:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:34806*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34806*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11603:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:34809*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34809*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11604:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:34812*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34812*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11605:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:34815*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34815*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11606:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x86000000; valaddr_reg:x3; val_offset:34818*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34818*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11607:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x86000001; valaddr_reg:x3; val_offset:34821*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34821*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11608:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x86000003; valaddr_reg:x3; val_offset:34824*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34824*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11609:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x86000007; valaddr_reg:x3; val_offset:34827*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34827*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11610:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x8600000f; valaddr_reg:x3; val_offset:34830*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34830*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11611:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x8600001f; valaddr_reg:x3; val_offset:34833*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34833*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11612:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x8600003f; valaddr_reg:x3; val_offset:34836*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34836*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11613:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x8600007f; valaddr_reg:x3; val_offset:34839*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34839*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11614:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x860000ff; valaddr_reg:x3; val_offset:34842*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34842*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11615:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x860001ff; valaddr_reg:x3; val_offset:34845*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34845*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11616:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x860003ff; valaddr_reg:x3; val_offset:34848*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34848*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11617:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x860007ff; valaddr_reg:x3; val_offset:34851*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34851*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11618:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x86000fff; valaddr_reg:x3; val_offset:34854*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34854*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11619:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x86001fff; valaddr_reg:x3; val_offset:34857*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34857*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11620:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x86003fff; valaddr_reg:x3; val_offset:34860*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34860*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11621:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x86007fff; valaddr_reg:x3; val_offset:34863*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34863*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11622:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x8600ffff; valaddr_reg:x3; val_offset:34866*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34866*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11623:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x8601ffff; valaddr_reg:x3; val_offset:34869*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34869*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11624:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x8603ffff; valaddr_reg:x3; val_offset:34872*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34872*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11625:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x8607ffff; valaddr_reg:x3; val_offset:34875*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34875*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11626:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x860fffff; valaddr_reg:x3; val_offset:34878*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34878*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11627:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x861fffff; valaddr_reg:x3; val_offset:34881*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34881*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11628:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x863fffff; valaddr_reg:x3; val_offset:34884*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34884*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11629:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x86400000; valaddr_reg:x3; val_offset:34887*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34887*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11630:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x86600000; valaddr_reg:x3; val_offset:34890*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34890*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11631:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x86700000; valaddr_reg:x3; val_offset:34893*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34893*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11632:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x86780000; valaddr_reg:x3; val_offset:34896*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34896*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11633:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x867c0000; valaddr_reg:x3; val_offset:34899*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34899*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11634:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x867e0000; valaddr_reg:x3; val_offset:34902*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34902*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11635:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x867f0000; valaddr_reg:x3; val_offset:34905*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34905*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11636:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x867f8000; valaddr_reg:x3; val_offset:34908*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34908*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11637:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x867fc000; valaddr_reg:x3; val_offset:34911*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34911*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11638:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x867fe000; valaddr_reg:x3; val_offset:34914*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34914*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11639:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x867ff000; valaddr_reg:x3; val_offset:34917*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34917*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11640:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x867ff800; valaddr_reg:x3; val_offset:34920*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34920*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11641:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x867ffc00; valaddr_reg:x3; val_offset:34923*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34923*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11642:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x867ffe00; valaddr_reg:x3; val_offset:34926*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34926*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11643:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x867fff00; valaddr_reg:x3; val_offset:34929*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34929*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11644:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x867fff80; valaddr_reg:x3; val_offset:34932*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34932*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11645:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x867fffc0; valaddr_reg:x3; val_offset:34935*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34935*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11646:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x867fffe0; valaddr_reg:x3; val_offset:34938*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34938*0 + 3*90*FLEN/8, x4, x1, x2)

inst_11647:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x705f54 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e705f54; op2val:0x80000000;
op3val:0x867ffff0; valaddr_reg:x3; val_offset:34941*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34941*0 + 3*90*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2121206406,32,FLEN)
NAN_BOXED(1082725565,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2121206406,32,FLEN)
NAN_BOXED(1082725565,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2121206406,32,FLEN)
NAN_BOXED(1082725565,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2121206406,32,FLEN)
NAN_BOXED(1082725565,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2121206406,32,FLEN)
NAN_BOXED(1082725565,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2121206406,32,FLEN)
NAN_BOXED(1082725565,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2121206406,32,FLEN)
NAN_BOXED(1082725565,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2121206406,32,FLEN)
NAN_BOXED(1082725565,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073741824,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073741825,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073741827,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073741831,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073741839,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073741855,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073741887,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073741951,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073742079,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073742335,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073742847,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073743871,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073745919,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073750015,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073758207,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073774591,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073807359,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1073872895,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1074003967,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1074266111,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1074790399,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1075838975,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1077936127,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1077936128,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1080033280,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1081081856,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1081606144,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1081868288,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1081999360,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1082064896,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1082097664,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1082114048,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1082122240,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1082126336,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1082128384,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1082129408,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1082129920,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1082130176,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1082130304,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1082130368,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1082130400,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1082130416,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1082130424,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1082130428,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1082130430,32,FLEN)
NAN_BOXED(2121244329,32,FLEN)
NAN_BOXED(8962046,32,FLEN)
NAN_BOXED(1082130431,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146944,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146945,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146947,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146951,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146959,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146975,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248147007,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248147071,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248147199,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248147455,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248147967,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248148991,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248151039,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248155135,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248163327,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248179711,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248212479,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248278015,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248409087,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248671231,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2249195519,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2250244095,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2252341247,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2252341248,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2254438400,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2255486976,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256011264,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256273408,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256404480,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256470016,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256502784,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256519168,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256527360,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256531456,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256533504,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256534528,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535040,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535296,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535424,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535488,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535520,32,FLEN)
NAN_BOXED(2121293652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535536,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
