
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1143287
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'i3', assumed default net type 'wire' [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/top_module.v:42]
INFO: [Synth 8-11241] undeclared symbol 'i2', assumed default net type 'wire' [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/top_module.v:42]
INFO: [Synth 8-11241] undeclared symbol 'i1', assumed default net type 'wire' [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/top_module.v:42]
INFO: [Synth 8-11241] undeclared symbol 'i0', assumed default net type 'wire' [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/top_module.v:42]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2494.199 ; gain = 370.680 ; free physical = 92635 ; free virtual = 118926
Synthesis current peak Physical Memory [PSS] (MB): peak = 1758.197; parent = 1596.260; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3514.285; parent = 2497.172; children = 1017.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/top_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [/home/arm-33/Desktop/mini_project/mini_project.runs/synth_1/.Xil/Vivado-1143160-smartlab5.calicut.nielit.in/realtime/c_counter_binary_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (0#1) [/home/arm-33/Desktop/mini_project/mini_project.runs/synth_1/.Xil/Vivado-1143160-smartlab5.calicut.nielit.in/realtime/c_counter_binary_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux_4_to_1' [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/mux_4_to_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_to_1' (0#1) [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/mux_4_to_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder_2_to_4' [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/decoder_2_to_4.v:23]
INFO: [Synth 8-226] default block is never used [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/decoder_2_to_4.v:30]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2_to_4' (0#1) [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/decoder_2_to_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'latch' [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/latch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'latch' (0#1) [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/latch.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/top_module.v:48]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/arm-33/Desktop/mini_project/mini_project.runs/synth_1/.Xil/Vivado-1143160-smartlab5.calicut.nielit.in/realtime/ila_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [/home/arm-33/Desktop/mini_project/mini_project.runs/synth_1/.Xil/Vivado-1143160-smartlab5.calicut.nielit.in/realtime/ila_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [/home/arm-33/Desktop/mini_project/mini_project.runs/synth_1/.Xil/Vivado-1143160-smartlab5.calicut.nielit.in/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [/home/arm-33/Desktop/mini_project/mini_project.runs/synth_1/.Xil/Vivado-1143160-smartlab5.calicut.nielit.in/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/top_module.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio'. This will prevent further optimization [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/top_module.v:64]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/top_module.v:48]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'm1'. This will prevent further optimization [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/top_module.v:42]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'l'. This will prevent further optimization [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/top_module.v:44]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'counter'. This will prevent further optimization [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/top_module.v:38]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'd'. This will prevent further optimization [/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/top_module.v:43]
WARNING: [Synth 8-7129] Port clk in module latch is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2574.137 ; gain = 450.617 ; free physical = 92726 ; free virtual = 119019
Synthesis current peak Physical Memory [PSS] (MB): peak = 1758.197; parent = 1596.260; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3591.254; parent = 2574.141; children = 1017.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2588.980 ; gain = 465.461 ; free physical = 92712 ; free virtual = 119005
Synthesis current peak Physical Memory [PSS] (MB): peak = 1758.197; parent = 1596.260; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3606.098; parent = 2588.984; children = 1017.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2588.980 ; gain = 465.461 ; free physical = 92711 ; free virtual = 119003
Synthesis current peak Physical Memory [PSS] (MB): peak = 1758.197; parent = 1596.260; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3606.098; parent = 2588.984; children = 1017.113
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2588.980 ; gain = 0.000 ; free physical = 92703 ; free virtual = 118996
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/arm-33/Desktop/mini_project/mini_project.gen/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'counter'
Finished Parsing XDC File [/home/arm-33/Desktop/mini_project/mini_project.gen/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'counter'
Parsing XDC File [/home/arm-33/Desktop/mini_project/mini_project.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [/home/arm-33/Desktop/mini_project/mini_project.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [/home/arm-33/Desktop/mini_project/mini_project.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio'
Finished Parsing XDC File [/home/arm-33/Desktop/mini_project/mini_project.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio'
Parsing XDC File [/home/arm-33/Desktop/mini_project/mini_project.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [/home/arm-33/Desktop/mini_project/mini_project.srcs/constrs_1/new/pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/arm-33/Desktop/mini_project/mini_project.srcs/constrs_1/new/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.762 ; gain = 0.000 ; free physical = 92616 ; free virtual = 118909
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.762 ; gain = 0.000 ; free physical = 92616 ; free virtual = 118909
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2694.762 ; gain = 571.242 ; free physical = 92676 ; free virtual = 118968
Synthesis current peak Physical Memory [PSS] (MB): peak = 1758.197; parent = 1596.260; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.863; parent = 2662.750; children = 1017.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2694.762 ; gain = 571.242 ; free physical = 92676 ; free virtual = 118968
Synthesis current peak Physical Memory [PSS] (MB): peak = 1758.197; parent = 1596.260; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.863; parent = 2662.750; children = 1017.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for counter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for your_instance_name. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2694.762 ; gain = 571.242 ; free physical = 92679 ; free virtual = 118971
Synthesis current peak Physical Memory [PSS] (MB): peak = 1758.197; parent = 1596.260; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.863; parent = 2662.750; children = 1017.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2694.762 ; gain = 571.242 ; free physical = 92669 ; free virtual = 118963
Synthesis current peak Physical Memory [PSS] (MB): peak = 1758.197; parent = 1596.260; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.863; parent = 2662.750; children = 1017.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk in module latch is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2694.762 ; gain = 571.242 ; free physical = 92656 ; free virtual = 118953
Synthesis current peak Physical Memory [PSS] (MB): peak = 1758.197; parent = 1596.260; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.863; parent = 2662.750; children = 1017.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2694.762 ; gain = 571.242 ; free physical = 92540 ; free virtual = 118836
Synthesis current peak Physical Memory [PSS] (MB): peak = 1848.320; parent = 1686.551; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.863; parent = 2662.750; children = 1017.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2694.762 ; gain = 571.242 ; free physical = 92540 ; free virtual = 118836
Synthesis current peak Physical Memory [PSS] (MB): peak = 1848.383; parent = 1686.613; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.863; parent = 2662.750; children = 1017.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2694.762 ; gain = 571.242 ; free physical = 92539 ; free virtual = 118836
Synthesis current peak Physical Memory [PSS] (MB): peak = 1848.807; parent = 1687.037; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.863; parent = 2662.750; children = 1017.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2694.762 ; gain = 571.242 ; free physical = 92541 ; free virtual = 118838
Synthesis current peak Physical Memory [PSS] (MB): peak = 1848.972; parent = 1687.202; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.863; parent = 2662.750; children = 1017.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2694.762 ; gain = 571.242 ; free physical = 92541 ; free virtual = 118838
Synthesis current peak Physical Memory [PSS] (MB): peak = 1848.987; parent = 1687.218; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.863; parent = 2662.750; children = 1017.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2694.762 ; gain = 571.242 ; free physical = 92541 ; free virtual = 118838
Synthesis current peak Physical Memory [PSS] (MB): peak = 1849.003; parent = 1687.233; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.863; parent = 2662.750; children = 1017.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2694.762 ; gain = 571.242 ; free physical = 92541 ; free virtual = 118838
Synthesis current peak Physical Memory [PSS] (MB): peak = 1849.019; parent = 1687.249; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.863; parent = 2662.750; children = 1017.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2694.762 ; gain = 571.242 ; free physical = 92541 ; free virtual = 118838
Synthesis current peak Physical Memory [PSS] (MB): peak = 1849.019; parent = 1687.249; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.863; parent = 2662.750; children = 1017.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2694.762 ; gain = 571.242 ; free physical = 92541 ; free virtual = 118838
Synthesis current peak Physical Memory [PSS] (MB): peak = 1849.050; parent = 1687.280; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.863; parent = 2662.750; children = 1017.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |c_counter_binary_0 |         1|
|2     |ila_0              |         1|
|3     |vio_0              |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |c_counter_binary |     1|
|2     |ila              |     1|
|3     |vio              |     1|
|4     |LUT3             |     4|
|5     |LUT6             |     1|
|6     |IBUF             |     1|
|7     |OBUF             |     5|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2694.762 ; gain = 571.242 ; free physical = 92541 ; free virtual = 118838
Synthesis current peak Physical Memory [PSS] (MB): peak = 1849.050; parent = 1687.280; children = 161.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3679.863; parent = 2662.750; children = 1017.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2694.762 ; gain = 465.461 ; free physical = 92592 ; free virtual = 118889
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2694.762 ; gain = 571.242 ; free physical = 92592 ; free virtual = 118889
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.762 ; gain = 0.000 ; free physical = 92638 ; free virtual = 118935
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.762 ; gain = 0.000 ; free physical = 92650 ; free virtual = 118947
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 74d699da
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2694.762 ; gain = 902.594 ; free physical = 92861 ; free virtual = 119158
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/arm-33/Desktop/mini_project/mini_project.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 29 20:44:54 2024...
