\hypertarget{reg__gpio_8h}{}\doxysection{C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+Include/reg\+\_\+gpio.h 文件参考}
\label{reg__gpio_8h}\index{C:/Users/XerolySkinner/Desktop/MM\_Device/MM32F327x/Include/reg\_gpio.h@{C:/Users/XerolySkinner/Desktop/MM\_Device/MM32F327x/Include/reg\_gpio.h}}


THIS FILE CONTAINS ALL THE FUNCTIONS PROTOTYPES FOR THE SERIES OF MM32 FIRMWARE LIBRARY.  


{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include $<$stdbool.\+h$>$}\newline
{\ttfamily \#include \char`\"{}types.\+h\char`\"{}}\newline
\doxysubsection*{类}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em GPIO Registers Structure Definition \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}}~(\mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x0020000)
\begin{DoxyCompactList}\small\item\em GPIO Base Address Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}}~(\mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x0020400)
\begin{DoxyCompactList}\small\item\em Base Address\+: 0x40040400 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}}~(\mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x0020800)
\begin{DoxyCompactList}\small\item\em Base Address\+: 0x40040800 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}}~(\mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x0020\+C00)
\begin{DoxyCompactList}\small\item\em Base Address\+: 0x40040\+C00 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}}~(\mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x0021000)
\begin{DoxyCompactList}\small\item\em Base Address\+: 0x40041000 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}}~(\mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x0021400)
\begin{DoxyCompactList}\small\item\em Base Address\+: 0x40041400 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}}~(\mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x0021800)
\begin{DoxyCompactList}\small\item\em Base Address\+: 0x40041800 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}}~(\mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x0021\+C00)
\begin{DoxyCompactList}\small\item\em Base Address\+: 0x40041\+C00 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__gpio_8h_ad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em GPIO type pointer Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__gpio_8h_ac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__gpio_8h_a26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__gpio_8h_a1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__gpio_8h_ab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__gpio_8h_a7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__gpio_8h_a5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_adeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__gpio_8h_aee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0421ef8e04f09f90c67112fb7b0ac5c9}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+\+AIN}}~0x00\+UL
\begin{DoxyCompactList}\small\item\em GPIO Common Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae600738f342e06ca748db3eeff3d6667}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+\+FLOATING}}~0x04\+UL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ad4e1b3daa3fd47e37a8b5654b915959c}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+\+INPUPD}}~0x08\+UL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a607984c80cc3164fbe508be56aa9f451}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+\+INRESEVED}}~0x0\+CUL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2890dbd6f43f5ae96e6e2abefe50a7e1}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+\+OUT\+\_\+\+PP}}~0x01\+UL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac70548e5a5862cef21314fc1ff2c95f7}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+\+OUT\+\_\+\+OD}}~0x05\+UL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aba4cc7b57f5091d722cc73b85cea66b8}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+\+AF\+\_\+\+PP}}~0x09\+UL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_acf6edba865ced25e650366ae265be1ec}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+\+AF\+\_\+\+OD}}~0x0\+DUL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a23e9ea3a302d9dcd167a14a14778cf00}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+50\+MHZ\+\_\+\+OUT\+\_\+\+PP}}~0x01\+UL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac2fb89874deacacf0193687566546577}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+50\+MHZ\+\_\+\+OUT\+\_\+\+OD}}~0x05\+UL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aac7d46d875f34cfa2aca156a5cf6d48b}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+50\+MHZ\+\_\+\+AF\+\_\+\+PP}}~0x09\+UL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac59980974c35541cdcbe3b2d3984a0b5}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+50\+MHZ\+\_\+\+AF\+\_\+\+OD}}~0x0\+DUL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_afd49fc2a79b695033b8b9dd904250ded}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+20\+MHZ\+\_\+\+OUT\+\_\+\+PP}}~0x02\+UL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7d44f8e2312a46bac13ee530df0f6887}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+20\+MHZ\+\_\+\+OUT\+\_\+\+OD}}~0x06\+UL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2f13b1d8460ae9296793a655090c2b6a}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+20\+MHZ\+\_\+\+AF\+\_\+\+PP}}~0x0\+AUL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8ff747a57f6c289a6aa5eae555872185}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+20\+MHZ\+\_\+\+AF\+\_\+\+OD}}~0x0\+EUL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a013da5b2bcc7997b9edc2f66c39d6984}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+10\+MHZ\+\_\+\+OUT\+\_\+\+PP}}~0x03\+UL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae3082e6a0ba419a20316c70022bcff23}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+10\+MHZ\+\_\+\+OUT\+\_\+\+OD}}~0x07\+UL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8fb30e5cbc8da1351fee180a3532dd94}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+10\+MHZ\+\_\+\+AF\+\_\+\+PP}}~0x0\+BUL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a512d699c2adf0866e7c12b34c19eb342}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+10\+MHZ\+\_\+\+AF\+\_\+\+OD}}~0x0\+FUL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ad3f0dad232283db87029e6ab5ddb1000}{GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+\+MASK}}~0x0\+FUL
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a3e68d2a1e363152977a3111041dda6dc}{GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+MODE\+\_\+0\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a44db7a6239fbf673b8b669c6f632b1d9}{GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+MODE\+\_\+1\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aad80d9968cb70223d390a00c746ff5bb}{GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+MODE\+\_\+2\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a87971d7b1635ce60fbb394b68cd8cefc}{GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+MODE\+\_\+3\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_abcf1cafda656d7fc9abcce0cce8ae8a9}{GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+MODE\+\_\+4\+\_\+\+Pos}}~(16)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_acda900e925c87e18d29fb2705e13b112}{GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+MODE\+\_\+5\+\_\+\+Pos}}~(20)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5518fb2db857e46b31865d1ca2738099}{GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+MODE\+\_\+6\+\_\+\+Pos}}~(24)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae551c52652a863f32dc9683317c030e7}{GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+MODE\+\_\+7\+\_\+\+Pos}}~(28)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a29528a7f30e4e45f256e739bfe1232a8}{GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+MODE\+\_\+8\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aae9e6581a3ab789d2b424e1f65cac5a8}{GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+MODE\+\_\+9\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_afcd1fe982ed0a61e5ffd2c06732cc78a}{GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+MODE\+\_\+10\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9f7228a2c9601309ad35fca1733c2671}{GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+MODE\+\_\+11\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9486ce0536c2c88f68da1a685f5bbaea}{GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+MODE\+\_\+12\+\_\+\+Pos}}~(16)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a92f69979d8e9f8f6ba7fa01ba30954ef}{GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+MODE\+\_\+13\+\_\+\+Pos}}~(20)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2c3c80404b45226965e3d1d6bf6c67e8}{GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+MODE\+\_\+14\+\_\+\+Pos}}~(24)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aef591f49189337c08026f17df69016b3}{GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+MODE\+\_\+15\+\_\+\+Pos}}~(28)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a423aaaebb1846603eaf2b91f7d2b9fa1}{GPIO\+\_\+\+CRL\+\_\+\+MODE}}~((\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}})0x33333333)
\begin{DoxyCompactList}\small\item\em GPIO\+\_\+\+CRL Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0c2cdb76079824904fe4d02aee982b07}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2cdd3f5cad389fbe7c96458fb115035b}{GPIO\+\_\+\+CRL\+\_\+\+MODE0}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0c2cdb76079824904fe4d02aee982b07}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MODE0\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 0) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a1facefbe58e0198f424d1e4487af72f6}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0c2cdb76079824904fe4d02aee982b07}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8e03107c8dbdeb512d612bb52d88014e}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0c2cdb76079824904fe4d02aee982b07}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2c1023ff3b3957c8e5d1f6755e311cac}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a58c66290c450d7078597125c0e127903}{GPIO\+\_\+\+CRL\+\_\+\+CNF0}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2c1023ff3b3957c8e5d1f6755e311cac}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CNF0\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 0) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0bf8a6e162d564a0f69b580d417acae8}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2c1023ff3b3957c8e5d1f6755e311cac}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5291190c37de6ae57e06e8586a393a59}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2c1023ff3b3957c8e5d1f6755e311cac}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a59e4ac2c24ed4ebec2e8ea4b6fb0e246}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a3ba5b9f5ed5a0ed429893f9cf0425328}{GPIO\+\_\+\+CRL\+\_\+\+MODE1}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a59e4ac2c24ed4ebec2e8ea4b6fb0e246}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MODE1\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 1) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae58972b411ad8d1f9ac4de980bde84d6}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a59e4ac2c24ed4ebec2e8ea4b6fb0e246}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a321825c44a1d436fa483fdf363791ebc}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a59e4ac2c24ed4ebec2e8ea4b6fb0e246}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8b37b00c4239d9c3506e5ae0cf49f133}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos}}~(6)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_af9ca2d3a0f7587608aba569acde3317b}{GPIO\+\_\+\+CRL\+\_\+\+CNF1}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8b37b00c4239d9c3506e5ae0cf49f133}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CNF1\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 1) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7a3173c39ee01b0389024f8612469cf2}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8b37b00c4239d9c3506e5ae0cf49f133}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a32d35220984bf84c5eaae064e3defc3a}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8b37b00c4239d9c3506e5ae0cf49f133}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8b07051af15de89ebc819b00f3c5bc3a}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a97a6c37c1f5fc8e89ae2cb017c4f545b}{GPIO\+\_\+\+CRL\+\_\+\+MODE2}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8b07051af15de89ebc819b00f3c5bc3a}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MODE2\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 2) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a1acdc817f1d3a0ceedbe13f4ce625a2d}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8b07051af15de89ebc819b00f3c5bc3a}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5ed274efc4fbcb5a6b9e733fc23f6343}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8b07051af15de89ebc819b00f3c5bc3a}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a279db2350cd0f9618c296a5999c6b41d}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a63db6056280880a85b6103195d6d43ac}{GPIO\+\_\+\+CRL\+\_\+\+CNF2}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a279db2350cd0f9618c296a5999c6b41d}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CNF2\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 2) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ad5a2a2770e852c94f4b75c4ca0e6a89e}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a279db2350cd0f9618c296a5999c6b41d}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aae7c1604bc9d187e8d339385b6be7c05}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a279db2350cd0f9618c296a5999c6b41d}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aebe301f6be3d3d42979decb111504f43}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac4f6e7d1dcc681e79e3ec70f3c13dff7}{GPIO\+\_\+\+CRL\+\_\+\+MODE3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aebe301f6be3d3d42979decb111504f43}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MODE3\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 3) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7894b794fc3568954dcd0bf4ce97f291}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aebe301f6be3d3d42979decb111504f43}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae2e0d4d691512704d52c9a4d94921a37}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aebe301f6be3d3d42979decb111504f43}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0258c6a9c9f7c35b76f82bf4d29859bb}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos}}~(14)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5b201ed339a417f4a6b16c75ad473ff2}{GPIO\+\_\+\+CRL\+\_\+\+CNF3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0258c6a9c9f7c35b76f82bf4d29859bb}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CNF3\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 3) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ab8ee38d349593c64ca11c3b901289fd6}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0258c6a9c9f7c35b76f82bf4d29859bb}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a3fc2aa63cf9d1e41e90e83686efac0be}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0258c6a9c9f7c35b76f82bf4d29859bb}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_af266ff9fe40b04dbab1ca2a6b0ed3abf}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos}}~(16)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a88c0d876b6305cbf60ec6b3add96658b}{GPIO\+\_\+\+CRL\+\_\+\+MODE4}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_af266ff9fe40b04dbab1ca2a6b0ed3abf}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MODE4\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 4) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae110cd4ac6cc9ad00eec9089ab08a43e}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_af266ff9fe40b04dbab1ca2a6b0ed3abf}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a78534f019846a3c2a541c346798a480b}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_af266ff9fe40b04dbab1ca2a6b0ed3abf}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ad334975489a6bb83104563438bcf26c3}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos}}~(18)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ad2ae25542ecc928b5be2efa02cb65a7d}{GPIO\+\_\+\+CRL\+\_\+\+CNF4}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ad334975489a6bb83104563438bcf26c3}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CNF4\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 4) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7c8e19f954197c54c587df29aad5047e}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ad334975489a6bb83104563438bcf26c3}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a6cabe5a2a5ee896d7abf4471d48b4591}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ad334975489a6bb83104563438bcf26c3}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_affb8599a54f96bd55e6c4210bdcf0cc5}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos}}~(20)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a6baa7197a06e539323e0d551a19500d9}{GPIO\+\_\+\+CRL\+\_\+\+MODE5}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_affb8599a54f96bd55e6c4210bdcf0cc5}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MODE5\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 5) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4264ac5999e94bb3807ea2078fa2b7a6}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_affb8599a54f96bd55e6c4210bdcf0cc5}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a13de7f1f4a2b6db8afc28785e30d32c7}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_affb8599a54f96bd55e6c4210bdcf0cc5}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ad3d9a014580ab919b44cde8c63d0d0b6}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos}}~(22)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a36bc3cc93deb6d6223f5868e73b70115}{GPIO\+\_\+\+CRL\+\_\+\+CNF5}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ad3d9a014580ab919b44cde8c63d0d0b6}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CNF5\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 5) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ad5aa19ce2af8682762cccaa141ec2949}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ad3d9a014580ab919b44cde8c63d0d0b6}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_adae9d028c9c08feab521de69344ef2bb}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ad3d9a014580ab919b44cde8c63d0d0b6}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a49e3d971cad6b91738e4ae4b73643bf5}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos}}~(24)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4b353c5507b6cc8575a89a4f445dafd6}{GPIO\+\_\+\+CRL\+\_\+\+MODE6}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a49e3d971cad6b91738e4ae4b73643bf5}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MODE6\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 6) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aeda9df54fcfbcb8ee978785b08b0b0e6}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a49e3d971cad6b91738e4ae4b73643bf5}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9c5ba2cfc5febb76210d8cc10a815cd0}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a49e3d971cad6b91738e4ae4b73643bf5}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4576e7aea301aa23b82723989eb42ad6}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos}}~(26)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ab14aa5957aba048d58b8eecf7afd331a}{GPIO\+\_\+\+CRL\+\_\+\+CNF6}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4576e7aea301aa23b82723989eb42ad6}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CNF6\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 6) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a363316a6d179a6b19f7742e6e976f30c}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4576e7aea301aa23b82723989eb42ad6}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0b03c0d4a3e05113f0e9315bffd522f6}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4576e7aea301aa23b82723989eb42ad6}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a1caaa08dc8614db22854d0c888e2c32f}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos}}~(28)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9050a4d57b9ed8190d730a98bdf4d3f1}{GPIO\+\_\+\+CRL\+\_\+\+MODE7}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1caaa08dc8614db22854d0c888e2c32f}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MODE7\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 7) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a441dd58c2652fdd2787c827165a7f052}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1caaa08dc8614db22854d0c888e2c32f}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae043168c37d4a1c133a9da8cdd94080e}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1caaa08dc8614db22854d0c888e2c32f}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a514a34338c5a54555ca6f0a032002997}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos}}~(30)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7ce116816638e3ef36b5a94e2fad38dd}{GPIO\+\_\+\+CRL\+\_\+\+CNF7}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a514a34338c5a54555ca6f0a032002997}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CNF7\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 7) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ab9a0556440a284e54f5d6f94e4fabed6}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a514a34338c5a54555ca6f0a032002997}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_abb42794f5eb4dfef4df5bb9e73275347}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a514a34338c5a54555ca6f0a032002997}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac114257ba9f8d812b8a18da30e4b9e07}{GPIO\+\_\+\+CRH\+\_\+\+MODE}}~((\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}})0x33333333)
\begin{DoxyCompactList}\small\item\em GPIO\+\_\+\+CRH Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a23e705901757c31193f326157e1c981f}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a989e5974697fe08359d1bcd9f76624a1}{GPIO\+\_\+\+CRH\+\_\+\+MODE8}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a23e705901757c31193f326157e1c981f}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MODE8\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 0) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a52b1bd12a10cafb51a9e4090f2826b78}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a23e705901757c31193f326157e1c981f}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a3756f19dcfb0be9f377d1335b716d8b6}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a23e705901757c31193f326157e1c981f}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aa1e96ceeb203f51d0b60f2de36ec647d}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ace87ab29a8ba8aa75ed31f2482d93a16}{GPIO\+\_\+\+CRH\+\_\+\+CNF8}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa1e96ceeb203f51d0b60f2de36ec647d}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CNF8\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 0) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a76f35602ac8a9be36425faf6d68ecafb}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa1e96ceeb203f51d0b60f2de36ec647d}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5e200a5a3b500ef22782e2a6267a2a63}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa1e96ceeb203f51d0b60f2de36ec647d}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a94ad98d04512b99f2ae54ccbb77b17f3}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a950066b5b6fc68f7373bbcdd70ed28e1}{GPIO\+\_\+\+CRH\+\_\+\+MODE9}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a94ad98d04512b99f2ae54ccbb77b17f3}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MODE9\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 1) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9bd8c2c6db28e9905cb7a9b8798e7b56}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a94ad98d04512b99f2ae54ccbb77b17f3}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7ea120b509cb127a36ccd5658b1f88b1}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a94ad98d04512b99f2ae54ccbb77b17f3}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_afd6041565cce32a17503390a767ff683}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos}}~(6)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aa1884160084a2e83912cdd1ef9ee8378}{GPIO\+\_\+\+CRH\+\_\+\+CNF9}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_afd6041565cce32a17503390a767ff683}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CNF9\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 1) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac8152db5db71a40d79ae2a01cc826f9d}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_afd6041565cce32a17503390a767ff683}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4db7c6d54edcef8a714417c426966ad0}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_afd6041565cce32a17503390a767ff683}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8714cc0bdccf712dfe488924baacd684}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a1ac3791e8f42fa3d53d9d0f122feb76b}{GPIO\+\_\+\+CRH\+\_\+\+MODE10}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8714cc0bdccf712dfe488924baacd684}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MODE10\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 2) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ad0ffaef25716156e25dc268af778969a}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8714cc0bdccf712dfe488924baacd684}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a331c724df71676215d0090c9123628cd}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8714cc0bdccf712dfe488924baacd684}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a577ba81f4242e6fda8b29ec37161fe02}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_afd9d14adc37b5e47c9c62f2ad7f5d800}{GPIO\+\_\+\+CRH\+\_\+\+CNF10}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a577ba81f4242e6fda8b29ec37161fe02}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CNF10\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 2) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a36572f76f92f081a7353689019c560fb}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a577ba81f4242e6fda8b29ec37161fe02}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a1878a0c7076953418f89ef3986eefa4a}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a577ba81f4242e6fda8b29ec37161fe02}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4102d498421da1033d9ba03afcd66bf1}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae99de91066740ee08d4a1f1e5bd3ee69}{GPIO\+\_\+\+CRH\+\_\+\+MODE11}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4102d498421da1033d9ba03afcd66bf1}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MODE11\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 3) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5933c89958d25223e8b88b00a4dc522a}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4102d498421da1033d9ba03afcd66bf1}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a52a6803a7c23e649416cb25942e0d113}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4102d498421da1033d9ba03afcd66bf1}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a47ac5dd17fa5953f49ae2055036dbf08}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos}}~(14)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_afdda3fcbd9a508bdfc2133bca746a563}{GPIO\+\_\+\+CRH\+\_\+\+CNF11}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a47ac5dd17fa5953f49ae2055036dbf08}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CNF11\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 3) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4b4db43bf530fbc40071bc55afdb8a12}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a47ac5dd17fa5953f49ae2055036dbf08}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a611063f86356e4bb141166e9714d09a6}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a47ac5dd17fa5953f49ae2055036dbf08}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a13852ef39e9358eef74e0b0b066eae3b}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos}}~(16)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9282af7b7fa56285cc805784ba0126dd}{GPIO\+\_\+\+CRH\+\_\+\+MODE12}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a13852ef39e9358eef74e0b0b066eae3b}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MODE12\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 4) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a20adb71ffdd8dad9f2ae2b1e42b4809c}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a13852ef39e9358eef74e0b0b066eae3b}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a6fd15ab3ae38aa1ad96c6361c5c24531}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a13852ef39e9358eef74e0b0b066eae3b}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a6d68d4d435433fb15712d48134f9b1fd}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos}}~(18)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7df966bbe464e265539646deca04f936}{GPIO\+\_\+\+CRH\+\_\+\+CNF12}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a6d68d4d435433fb15712d48134f9b1fd}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CNF12\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 4) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aa088520031f81f5d31377a438154160b}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a6d68d4d435433fb15712d48134f9b1fd}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a96f2bdaf714b96bb2ff0fca5828ad328}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a6d68d4d435433fb15712d48134f9b1fd}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0627122351a88372782d779f95f11b02}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos}}~(20)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4b20c047a004488b23e24d581935146c}{GPIO\+\_\+\+CRH\+\_\+\+MODE13}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0627122351a88372782d779f95f11b02}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MODE13\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 5) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_abcd514c53d9095c26b47e5206b734c24}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0627122351a88372782d779f95f11b02}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8a07c5b52a5caa565c8eb8988c2f5b9c}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0627122351a88372782d779f95f11b02}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aa14a749593f7c983e604991e48c60022}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos}}~(22)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aeaf717ae90411d43f184214af6ba48c1}{GPIO\+\_\+\+CRH\+\_\+\+CNF13}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa14a749593f7c983e604991e48c60022}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CNF13\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 5) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_afd4f7c84833863dc528f4ebfdf2033ee}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa14a749593f7c983e604991e48c60022}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4087c56a3b179f61cb2bb207236bbc0e}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa14a749593f7c983e604991e48c60022}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7f6d532577521dc9e28f49b6974e987a}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos}}~(24)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a167bc46193971870fa4f3717f04e8299}{GPIO\+\_\+\+CRH\+\_\+\+MODE14}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a7f6d532577521dc9e28f49b6974e987a}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MODE14\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 6) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac343dc334e140a60b4e46332c733336b}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a7f6d532577521dc9e28f49b6974e987a}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a15154111d901547358f87c767958e3a2}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a7f6d532577521dc9e28f49b6974e987a}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a1cd51521ddf07ac350598a241f1229fc}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos}}~(26)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a675b06b78f03c59517257ed709d0714a}{GPIO\+\_\+\+CRH\+\_\+\+CNF14}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1cd51521ddf07ac350598a241f1229fc}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CNF14\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 6) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aa9c3bc0232af0e0ae1e4146320048109}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1cd51521ddf07ac350598a241f1229fc}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a39b7deb9a6f017ac1f554dae003c3d6b}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1cd51521ddf07ac350598a241f1229fc}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0e81b268ccdb977ebf34164286ff4c56}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos}}~(28)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_afa7713e0cfe0e94c8435e4a537e77f14}{GPIO\+\_\+\+CRH\+\_\+\+MODE15}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0e81b268ccdb977ebf34164286ff4c56}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em MODE15\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 7) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0f79bf2c41499678dcba5a72eb4183e1}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0e81b268ccdb977ebf34164286ff4c56}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aebad3a6ac2874e7cd38cba27369da7d8}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0e81b268ccdb977ebf34164286ff4c56}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0d59cc62782c8ddea559afa82c47d426}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos}}~(30)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a778bedf9e530d780496a427f3f7239a9}{GPIO\+\_\+\+CRH\+\_\+\+CNF15}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0d59cc62782c8ddea559afa82c47d426}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em CNF15\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 7) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a76f6ebf102a5788df027573b13a6438c}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0d59cc62782c8ddea559afa82c47d426}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_afd696e9e854d83886aa713bcad9fcf8d}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+1}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0d59cc62782c8ddea559afa82c47d426}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0763f28b5540954e84e8e5861eeb96b8}{GPIO\+\_\+\+IDR\+\_\+\+DATA\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em GPIO\+\_\+\+IDR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4cecb1a527904ae981db9f9e34e8d160}{GPIO\+\_\+\+IDR\+\_\+\+DATA}}~(0x\+FFFFU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0763f28b5540954e84e8e5861eeb96b8}{GPIO\+\_\+\+IDR\+\_\+\+DATA\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Port input data ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4c3239eb25d3104f88d5659445cf5e46}{GPIO\+\_\+\+IDR\+\_\+\+IDR0\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac7a850e3aa5c1543380ef3ac4136cc11}{GPIO\+\_\+\+IDR\+\_\+\+IDR0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4c3239eb25d3104f88d5659445cf5e46}{GPIO\+\_\+\+IDR\+\_\+\+IDR0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aa63dfb70c22924dbe605ba323add0b59}{GPIO\+\_\+\+IDR\+\_\+\+IDR1\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aba8fd128cd05bfd794c8cdcde0881019}{GPIO\+\_\+\+IDR\+\_\+\+IDR1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa63dfb70c22924dbe605ba323add0b59}{GPIO\+\_\+\+IDR\+\_\+\+IDR1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2b78f1a12c95c710782eae3316ab918a}{GPIO\+\_\+\+IDR\+\_\+\+IDR2\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae9784fabf7bbd2ebdb5f7e2630234fb4}{GPIO\+\_\+\+IDR\+\_\+\+IDR2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2b78f1a12c95c710782eae3316ab918a}{GPIO\+\_\+\+IDR\+\_\+\+IDR2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aae8c0f4403b9e282c4c044a70688f2a2}{GPIO\+\_\+\+IDR\+\_\+\+IDR3\+\_\+\+Pos}}~(3)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0a6d373ac7af05410cfbc4d35d996ca8}{GPIO\+\_\+\+IDR\+\_\+\+IDR3}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aae8c0f4403b9e282c4c044a70688f2a2}{GPIO\+\_\+\+IDR\+\_\+\+IDR3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_acd89fb77f5518ce75d16ba75dea9fda1}{GPIO\+\_\+\+IDR\+\_\+\+IDR4\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a478dccec7de2abcbd927ed6923ef32c7}{GPIO\+\_\+\+IDR\+\_\+\+IDR4}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_acd89fb77f5518ce75d16ba75dea9fda1}{GPIO\+\_\+\+IDR\+\_\+\+IDR4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 4 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a270333f2849c1e723685faa96a049647}{GPIO\+\_\+\+IDR\+\_\+\+IDR5\+\_\+\+Pos}}~(5)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac20a373bc5a5869e3ce5c87a26cc5c26}{GPIO\+\_\+\+IDR\+\_\+\+IDR5}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a270333f2849c1e723685faa96a049647}{GPIO\+\_\+\+IDR\+\_\+\+IDR5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 5 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae9ae1acc3e52f84101439459ae33f96c}{GPIO\+\_\+\+IDR\+\_\+\+IDR6\+\_\+\+Pos}}~(6)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9c647c0fa98de3db7abe16149e56b912}{GPIO\+\_\+\+IDR\+\_\+\+IDR6}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae9ae1acc3e52f84101439459ae33f96c}{GPIO\+\_\+\+IDR\+\_\+\+IDR6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 6 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a1c84b9bcbedad779deb80ed3af3edb33}{GPIO\+\_\+\+IDR\+\_\+\+IDR7\+\_\+\+Pos}}~(7)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a21781c5e4e74462c4d48b0619f3735f2}{GPIO\+\_\+\+IDR\+\_\+\+IDR7}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1c84b9bcbedad779deb80ed3af3edb33}{GPIO\+\_\+\+IDR\+\_\+\+IDR7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 7 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a65ea0ae76b389defc3ee572a5767569f}{GPIO\+\_\+\+IDR\+\_\+\+IDR8\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae6cd32d3b32f70f4d0e7a7635fb22969}{GPIO\+\_\+\+IDR\+\_\+\+IDR8}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a65ea0ae76b389defc3ee572a5767569f}{GPIO\+\_\+\+IDR\+\_\+\+IDR8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 8 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a01ca5f116e77b0736255106ce28c6a22}{GPIO\+\_\+\+IDR\+\_\+\+IDR9\+\_\+\+Pos}}~(9)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2c804c5fca2b891e63c691872c440253}{GPIO\+\_\+\+IDR\+\_\+\+IDR9}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a01ca5f116e77b0736255106ce28c6a22}{GPIO\+\_\+\+IDR\+\_\+\+IDR9\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 9 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4e2b8c930a3c7fa5a031e301cdfb6f93}{GPIO\+\_\+\+IDR\+\_\+\+IDR10\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aa7d58438899588f2a4eeeb7d1f9607d9}{GPIO\+\_\+\+IDR\+\_\+\+IDR10}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4e2b8c930a3c7fa5a031e301cdfb6f93}{GPIO\+\_\+\+IDR\+\_\+\+IDR10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 10 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aa8199a32c78ca227dac23ff99bf85b80}{GPIO\+\_\+\+IDR\+\_\+\+IDR11\+\_\+\+Pos}}~(11)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4b8c6e2fcd0bf5b5284008e1b4d72fb8}{GPIO\+\_\+\+IDR\+\_\+\+IDR11}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa8199a32c78ca227dac23ff99bf85b80}{GPIO\+\_\+\+IDR\+\_\+\+IDR11\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 11 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2e0d6fcd1abc5e1a5ceb42423aae4a5d}{GPIO\+\_\+\+IDR\+\_\+\+IDR12\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a56777a4d0c73a16970b2b7d7ca7dda18}{GPIO\+\_\+\+IDR\+\_\+\+IDR12}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2e0d6fcd1abc5e1a5ceb42423aae4a5d}{GPIO\+\_\+\+IDR\+\_\+\+IDR12\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 12 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ad97afd9fa1857a9c23de33ec9e630c1b}{GPIO\+\_\+\+IDR\+\_\+\+IDR13\+\_\+\+Pos}}~(13)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a45d488afaf42e3a447b274f73486ad00}{GPIO\+\_\+\+IDR\+\_\+\+IDR13}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ad97afd9fa1857a9c23de33ec9e630c1b}{GPIO\+\_\+\+IDR\+\_\+\+IDR13\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 13 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a3f588f01081b724d02aa9364dbf9af6f}{GPIO\+\_\+\+IDR\+\_\+\+IDR14\+\_\+\+Pos}}~(14)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a811118b05ed3aff70264813823a69851}{GPIO\+\_\+\+IDR\+\_\+\+IDR14}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a3f588f01081b724d02aa9364dbf9af6f}{GPIO\+\_\+\+IDR\+\_\+\+IDR14\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 14 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae67e057b1c6fb9e0463d2009cb37ef93}{GPIO\+\_\+\+IDR\+\_\+\+IDR15\+\_\+\+Pos}}~(15)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_abccccbeaa1672daedf0837b60dfd5b45}{GPIO\+\_\+\+IDR\+\_\+\+IDR15}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae67e057b1c6fb9e0463d2009cb37ef93}{GPIO\+\_\+\+IDR\+\_\+\+IDR15\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 15 ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8ccd2b54b6e3028408644be451c38b4c}{GPIO\+\_\+\+ODR\+\_\+\+DATA\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aaf0a02d9b0c03125f1e2a2a4d2df9f17}{GPIO\+\_\+\+ODR\+\_\+\+DATA}}~(0x\+FFFF $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8ccd2b54b6e3028408644be451c38b4c}{GPIO\+\_\+\+ODR\+\_\+\+DATA\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Port output data ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a461b6f5c91a26ac4b4e63c68a27e8b56}{GPIO\+\_\+\+ODR\+\_\+\+ODR0\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a3fdb4b0764d21e748916ea683a9c2d51}{GPIO\+\_\+\+ODR\+\_\+\+ODR0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a461b6f5c91a26ac4b4e63c68a27e8b56}{GPIO\+\_\+\+ODR\+\_\+\+ODR0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_abdb9c78a5507aa8850949db13312a4db}{GPIO\+\_\+\+ODR\+\_\+\+ODR1\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a410ccbcd45e0c2a52f4785bf931f447e}{GPIO\+\_\+\+ODR\+\_\+\+ODR1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_abdb9c78a5507aa8850949db13312a4db}{GPIO\+\_\+\+ODR\+\_\+\+ODR1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5b32629f98fb5eedc93d4144a085f820}{GPIO\+\_\+\+ODR\+\_\+\+ODR2\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aa7065029983e1d4b3e5d29c39c806fcb}{GPIO\+\_\+\+ODR\+\_\+\+ODR2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a5b32629f98fb5eedc93d4144a085f820}{GPIO\+\_\+\+ODR\+\_\+\+ODR2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aea9e940f7994596b11602321da3f8204}{GPIO\+\_\+\+ODR\+\_\+\+ODR3\+\_\+\+Pos}}~(3)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae76bac33647c09342ce6aa992546f7a2}{GPIO\+\_\+\+ODR\+\_\+\+ODR3}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aea9e940f7994596b11602321da3f8204}{GPIO\+\_\+\+ODR\+\_\+\+ODR3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a1b1996439c3edefe689a4f0a32ec9428}{GPIO\+\_\+\+ODR\+\_\+\+ODR4\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_afa23bde84b70b480e5348394cee5d8f2}{GPIO\+\_\+\+ODR\+\_\+\+ODR4}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1b1996439c3edefe689a4f0a32ec9428}{GPIO\+\_\+\+ODR\+\_\+\+ODR4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 4 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a59f8756dc089d738b58f7f6214060c18}{GPIO\+\_\+\+ODR\+\_\+\+ODR5\+\_\+\+Pos}}~(5)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ad3a874859723b3e8fe7ce1a68afa9afd}{GPIO\+\_\+\+ODR\+\_\+\+ODR5}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a59f8756dc089d738b58f7f6214060c18}{GPIO\+\_\+\+ODR\+\_\+\+ODR5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 5 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ace312c6e7cedf0df2f3509a84de19694}{GPIO\+\_\+\+ODR\+\_\+\+ODR6\+\_\+\+Pos}}~(6)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a00ae0b0c4bc32f9b21b1bc1cea174230}{GPIO\+\_\+\+ODR\+\_\+\+ODR6}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ace312c6e7cedf0df2f3509a84de19694}{GPIO\+\_\+\+ODR\+\_\+\+ODR6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 6 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_abc95ab6ce99d4e9fd879a09863cde2e3}{GPIO\+\_\+\+ODR\+\_\+\+ODR7\+\_\+\+Pos}}~(7)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a12b634cee6d6e10f6cf464e28e164b3c}{GPIO\+\_\+\+ODR\+\_\+\+ODR7}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_abc95ab6ce99d4e9fd879a09863cde2e3}{GPIO\+\_\+\+ODR\+\_\+\+ODR7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 7 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2d6a9696ebdf54afb9a1ebfb3f34696a}{GPIO\+\_\+\+ODR\+\_\+\+ODR8\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9280b6d2fc7b12bd6fe91e82b9feb377}{GPIO\+\_\+\+ODR\+\_\+\+ODR8}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2d6a9696ebdf54afb9a1ebfb3f34696a}{GPIO\+\_\+\+ODR\+\_\+\+ODR8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 8 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a16bb6d33fe73ae20ea8b0a7fa16a0707}{GPIO\+\_\+\+ODR\+\_\+\+ODR9\+\_\+\+Pos}}~(9)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2ec739eff617930cb7c60ef7aab6ba58}{GPIO\+\_\+\+ODR\+\_\+\+ODR9}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a16bb6d33fe73ae20ea8b0a7fa16a0707}{GPIO\+\_\+\+ODR\+\_\+\+ODR9\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 9 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2da85dd7962123bef4ef1c930ff78102}{GPIO\+\_\+\+ODR\+\_\+\+ODR10\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ab32f8a517f25bcae7b60330523ff878a}{GPIO\+\_\+\+ODR\+\_\+\+ODR10}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2da85dd7962123bef4ef1c930ff78102}{GPIO\+\_\+\+ODR\+\_\+\+ODR10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 10 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ad9a23da62957562c5ba47ef2aa489355}{GPIO\+\_\+\+ODR\+\_\+\+ODR11\+\_\+\+Pos}}~(11)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a3133087355e6c2f73db21065f74b8254}{GPIO\+\_\+\+ODR\+\_\+\+ODR11}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ad9a23da62957562c5ba47ef2aa489355}{GPIO\+\_\+\+ODR\+\_\+\+ODR11\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 11 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_af18fd498ee9644e499df7ca9710641f7}{GPIO\+\_\+\+ODR\+\_\+\+ODR12\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_af62ec1e54fb8b76bd2f31aa4c32852f0}{GPIO\+\_\+\+ODR\+\_\+\+ODR12}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_af18fd498ee9644e499df7ca9710641f7}{GPIO\+\_\+\+ODR\+\_\+\+ODR12\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 12 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a83e19c59bdcc41bc6b75e1ccfd7f07df}{GPIO\+\_\+\+ODR\+\_\+\+ODR13\+\_\+\+Pos}}~(13)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae15416db0d5f54d03e101d7a84bafd0d}{GPIO\+\_\+\+ODR\+\_\+\+ODR13}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a83e19c59bdcc41bc6b75e1ccfd7f07df}{GPIO\+\_\+\+ODR\+\_\+\+ODR13\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 13 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aca83eafd197ccfc6ec85757f439a85b4}{GPIO\+\_\+\+ODR\+\_\+\+ODR14\+\_\+\+Pos}}~(14)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a93c550f614a85b6f7889559010c4f0b3}{GPIO\+\_\+\+ODR\+\_\+\+ODR14}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aca83eafd197ccfc6ec85757f439a85b4}{GPIO\+\_\+\+ODR\+\_\+\+ODR14\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 14 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a43a33cea5a7f8b3eb8260d17e23b9f7e}{GPIO\+\_\+\+ODR\+\_\+\+ODR15\+\_\+\+Pos}}~(15)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_af788434fb27537f1a3f508b1cedbfbab}{GPIO\+\_\+\+ODR\+\_\+\+ODR15}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a43a33cea5a7f8b3eb8260d17e23b9f7e}{GPIO\+\_\+\+ODR\+\_\+\+ODR15\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 15 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae0ff4c4bddcc0f6cda509b3746668830}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em GPIO\+\_\+\+BRR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8907bab25e0f65a5ae1b4fddb86619e7}{GPIO\+\_\+\+BSRR\+\_\+\+BS}}~(0x\+FFFFU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae0ff4c4bddcc0f6cda509b3746668830}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Reset ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a409d8650af1aa0e1958cc1ed2f96acda}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4bdfbe2a618de42c420de923b2f8507d}{GPIO\+\_\+\+BSRR\+\_\+\+BS0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a409d8650af1aa0e1958cc1ed2f96acda}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7457f610b20ffdd73c97d90724ed4d4e}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a316604d9223fee0c0591b58bd42b5f51}{GPIO\+\_\+\+BSRR\+\_\+\+BS1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a7457f610b20ffdd73c97d90724ed4d4e}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a3af1acce0c96a515284b6f8bd12b8436}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_acc89617a25217236b94eec1fd93891cb}{GPIO\+\_\+\+BSRR\+\_\+\+BS2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a3af1acce0c96a515284b6f8bd12b8436}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac0837604e1baac4b8b86fc3e660b17ad}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}}~(3)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a79e5ac9ace2d797ecfcc3d633c7ca52f}{GPIO\+\_\+\+BSRR\+\_\+\+BS3}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ac0837604e1baac4b8b86fc3e660b17ad}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae421b6676ce8b2865cbb6e15fc45d495}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a692f3966c5260fd55f3bb09829f69e75}{GPIO\+\_\+\+BSRR\+\_\+\+BS4}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae421b6676ce8b2865cbb6e15fc45d495}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 4 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ad686100d76807920229b49d233cbd96d}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}}~(5)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5ea824455e136eee60ec17f42dabab0b}{GPIO\+\_\+\+BSRR\+\_\+\+BS5}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ad686100d76807920229b49d233cbd96d}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 5 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a91f4268de41bba2e411879d3fa900af7}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}}~(6)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a69b3333e39824fde00bc36b181de3929}{GPIO\+\_\+\+BSRR\+\_\+\+BS6}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a91f4268de41bba2e411879d3fa900af7}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 6 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a6d1dd4ddac06be768bb7727bcb657081}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}}~(7)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_af9836771d1c021b9b7350fd3c3d544b0}{GPIO\+\_\+\+BSRR\+\_\+\+BS7}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a6d1dd4ddac06be768bb7727bcb657081}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 7 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a595b5fd07dcafd23fd6ed6e23cb43b5a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2c295b6482aa91ef51198e570166f60f}{GPIO\+\_\+\+BSRR\+\_\+\+BS8}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a595b5fd07dcafd23fd6ed6e23cb43b5a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 8 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ab415c303400428fa585419e57aa2513d}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}}~(9)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a49258fbb201ec8e332b248bbd0370b07}{GPIO\+\_\+\+BSRR\+\_\+\+BS9}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ab415c303400428fa585419e57aa2513d}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 9 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_af85195c9fb5642687151366b0f363441}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_adbe42933da56edaa62f89d6fb5093b32}{GPIO\+\_\+\+BSRR\+\_\+\+BS10}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_af85195c9fb5642687151366b0f363441}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 10 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7f79cf6b45de75813ed9d2af64f0d91b}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}}~(11)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a71b06aba868da67827335c823cde772c}{GPIO\+\_\+\+BSRR\+\_\+\+BS11}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a7f79cf6b45de75813ed9d2af64f0d91b}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 11 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4302c8e25dd2711d37262b73865f3c19}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a34dec3bc91096fccb3339f2d6d181846}{GPIO\+\_\+\+BSRR\+\_\+\+BS12}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4302c8e25dd2711d37262b73865f3c19}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 12 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5fe11d923932261f904c089da78e7ebc}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}}~(13)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a1ea853befe5a2a238f0e0fe5d6c41b9c}{GPIO\+\_\+\+BSRR\+\_\+\+BS13}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a5fe11d923932261f904c089da78e7ebc}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 13 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7c86de2a9b2e7394040a65bf114131bc}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}}~(14)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a24e32d8f8af43a171ed1a4c7eb202d17}{GPIO\+\_\+\+BSRR\+\_\+\+BS14}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a7c86de2a9b2e7394040a65bf114131bc}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 14 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae93dccdbf7e8ef41da1b847975cf0eac}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}}~(15)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ad8427fb5c9074e51fbf27480a6a65a80}{GPIO\+\_\+\+BSRR\+\_\+\+BS15}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae93dccdbf7e8ef41da1b847975cf0eac}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 15 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9b9e4440bb44a4ab919e9a0171af788b}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}}~(16)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a44316fb208a551d63550ab435a65faaf}{GPIO\+\_\+\+BSRR\+\_\+\+BR0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9b9e4440bb44a4ab919e9a0171af788b}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Reset bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a075d239db694cea8f30c70534ddf7be9}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}}~(17)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a855ce6a1019d453bd1fbe9f61b5531b8}{GPIO\+\_\+\+BSRR\+\_\+\+BR1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a075d239db694cea8f30c70534ddf7be9}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Reset bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2c5825e38ef02071bf0d888ab636d241}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}}~(18)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7ac2103861a8ab0c8c8fed5e3bf7db0a}{GPIO\+\_\+\+BSRR\+\_\+\+BR2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2c5825e38ef02071bf0d888ab636d241}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Reset bit 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a1ef6b53609ca5d188a6916d8574d6030}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}}~(19)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_af256a26094e33026f7f575f04d0e05c9}{GPIO\+\_\+\+BSRR\+\_\+\+BR3}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1ef6b53609ca5d188a6916d8574d6030}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Reset bit 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a71bbd49dad3b3dcd6ecb60b0fb1fa8eb}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}}~(20)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac84f66118397bb661ad9edfdd50432f0}{GPIO\+\_\+\+BSRR\+\_\+\+BR4}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a71bbd49dad3b3dcd6ecb60b0fb1fa8eb}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Reset bit 4 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aa565b7acd495e70be1b68204ef2910db}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}}~(21)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a09a777f006ef68641e80110f20117a8d}{GPIO\+\_\+\+BSRR\+\_\+\+BR5}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa565b7acd495e70be1b68204ef2910db}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Reset bit 5 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_afce8dd4c2ed3764a234fc40ad192ae03}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}}~(22)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8695c8bfcc32bda2806805339db1e8ce}{GPIO\+\_\+\+BSRR\+\_\+\+BR6}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_afce8dd4c2ed3764a234fc40ad192ae03}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Reset bit 6 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a34e114c3d131dbb2abc05837b9c20fff}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}}~(23)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aba577e8f2650976f219ad7ad93244f8a}{GPIO\+\_\+\+BSRR\+\_\+\+BR7}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a34e114c3d131dbb2abc05837b9c20fff}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Reset bit 7 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_adebc6e8a656a3adbff46f398b5bcb3d4}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}}~(24)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aaedbc146cc7659d51bc5f472d3a405ee}{GPIO\+\_\+\+BSRR\+\_\+\+BR8}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_adebc6e8a656a3adbff46f398b5bcb3d4}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Reset bit 8 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a13d98b977fc86581e566299bd363176d}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}}~(25)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aa3e0c779115c59cb98e021ede5605df3}{GPIO\+\_\+\+BSRR\+\_\+\+BR9}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a13d98b977fc86581e566299bd363176d}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Reset bit 9 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a968f494c3928ba28bfa7c87da5f2cbaa}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}}~(26)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a98581ac23be9f4fa003686d2ea523a81}{GPIO\+\_\+\+BSRR\+\_\+\+BR10}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a968f494c3928ba28bfa7c87da5f2cbaa}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Reset bit 10 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8b421b338b145649e8937806472a59c6}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}}~(27)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_acedacd6c3e840a8172269cac3dbb550b}{GPIO\+\_\+\+BSRR\+\_\+\+BR11}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8b421b338b145649e8937806472a59c6}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Reset bit 11 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a79f141572b1c065dcabbc7ddfe4092f2}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}}~(28)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4622e78de418b59cd4199928801b6958}{GPIO\+\_\+\+BSRR\+\_\+\+BR12}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a79f141572b1c065dcabbc7ddfe4092f2}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Reset bit 12 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a53a07a77a4bb0457b13abfee48ed3e39}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}}~(29)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a292c1d0172620e0454ccc36f91f0c6ea}{GPIO\+\_\+\+BSRR\+\_\+\+BR13}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a53a07a77a4bb0457b13abfee48ed3e39}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Reset bit 13 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a1e6b3f0c1a866cd39319f28cacbb768e}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}}~(30)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a32477ac5ab4f5c7257ca332bb691b7cf}{GPIO\+\_\+\+BSRR\+\_\+\+BR14}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1e6b3f0c1a866cd39319f28cacbb768e}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Reset bit 14 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a30d885f9a72889c6f1070b6da4d4d782}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}}~(31)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a3c6d612adeaae9b26d0ea4af74ffe1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR15}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a30d885f9a72889c6f1070b6da4d4d782}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Reset bit 15 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5d8030c7ce982bcaf4c1cefb651b1c85}{GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em GPIO\+\_\+\+BRR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4cee5b4a7baa8fc599f4af9d73c1ef75}{GPIO\+\_\+\+BRR\+\_\+\+BR}}~(0x\+FFFFU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a5d8030c7ce982bcaf4c1cefb651b1c85}{GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aa4adfe8c79c3cf7e0fb7e8714ae15adf}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em GPIO\+\_\+\+BRR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ad8acd11feb4223a7ca438effb3d926fc}{GPIO\+\_\+\+BRR\+\_\+\+BR0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa4adfe8c79c3cf7e0fb7e8714ae15adf}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a483e475a913145601000fc57ef63afcd}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a68f94e96c502467ad528983494cb6645}{GPIO\+\_\+\+BRR\+\_\+\+BR1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a483e475a913145601000fc57ef63afcd}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_adb13164bb973d1a4591ca626903e66b7}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aeebe4dddede0f14e00885b70c09bbd09}{GPIO\+\_\+\+BRR\+\_\+\+BR2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_adb13164bb973d1a4591ca626903e66b7}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac814288cc968b01d3e7ee1b6d340a8dd}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos}}~(3)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a95b3047fcdfe9269f5a94b6412ec6a3c}{GPIO\+\_\+\+BRR\+\_\+\+BR3}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ac814288cc968b01d3e7ee1b6d340a8dd}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac9f7fabe9e3187ac070c2ed6e4ae7725}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8fc7d79f0103f892f8c3a87d8038525a}{GPIO\+\_\+\+BRR\+\_\+\+BR4}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ac9f7fabe9e3187ac070c2ed6e4ae7725}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 4 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a6b24f01f67db366ff6adf86f5f940669}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos}}~(5)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a6cc7663eaa1496185041af93b4ff808b}{GPIO\+\_\+\+BRR\+\_\+\+BR5}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a6b24f01f67db366ff6adf86f5f940669}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 5 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a22e8aaa7e05c2f824d6fc1ae83f04913}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos}}~(6)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_afa84d5cb9d0a0a945389ad0fef07eb2a}{GPIO\+\_\+\+BRR\+\_\+\+BR6}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a22e8aaa7e05c2f824d6fc1ae83f04913}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 6 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a321d9cc2bc9fd4601694780ac4fcc7f6}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos}}~(7)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5110afe1f5bda4fde7983b447ce162c4}{GPIO\+\_\+\+BRR\+\_\+\+BR7}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a321d9cc2bc9fd4601694780ac4fcc7f6}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 7 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_af45a746e5bb2a1c132093a2844d22683}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae1560a3457fcec47c6f1871cf225557e}{GPIO\+\_\+\+BRR\+\_\+\+BR8}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_af45a746e5bb2a1c132093a2844d22683}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 8 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a84ae3878f9088d349453430a79e26810}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos}}~(9)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a248ac798aa8fdd42573fa6ff4762ba58}{GPIO\+\_\+\+BRR\+\_\+\+BR9}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a84ae3878f9088d349453430a79e26810}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 9 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a08c89c18c00e1747d1392245f4fdeb19}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8fe20398333e9f7e5c247e0bcfcd1d31}{GPIO\+\_\+\+BRR\+\_\+\+BR10}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a08c89c18c00e1747d1392245f4fdeb19}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 10 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a3a92027f04f25fd1b7ec7ad660052b42}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos}}~(11)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac65c4bf495800254168edce220f12294}{GPIO\+\_\+\+BRR\+\_\+\+BR11}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a3a92027f04f25fd1b7ec7ad660052b42}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 11 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a372754b6a71cbf3d09b959b2eef5fa7f}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a443c4943581f7590d706b183fb47250e}{GPIO\+\_\+\+BRR\+\_\+\+BR12}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a372754b6a71cbf3d09b959b2eef5fa7f}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 12 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2dd4f25b9a855fb50ddc394a2384ccf2}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos}}~(13)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a41f1e586a459fe54089921daed6b99cc}{GPIO\+\_\+\+BRR\+\_\+\+BR13}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2dd4f25b9a855fb50ddc394a2384ccf2}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 13 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a10e2ac4dac68a55a7c574736a2964312}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos}}~(14)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4a77aa07922b7541f1e1c936a6651713}{GPIO\+\_\+\+BRR\+\_\+\+BR14}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a10e2ac4dac68a55a7c574736a2964312}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 14 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7d13b2c8e758203e32008267734f961f}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos}}~(15)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ab2ab1e0d0902e871836ae13d70c566df}{GPIO\+\_\+\+BRR\+\_\+\+BR15}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a7d13b2c8e758203e32008267734f961f}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 15 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a6a61a8ec43bff846c410167633b9ea70}{GPIO\+\_\+\+LCKR\+\_\+\+LCK\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em GPIO\+\_\+\+LCKR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ab351c904eaa5d5cbfccbe2bd2279b534}{GPIO\+\_\+\+LCKR\+\_\+\+LCK}}~(0x\+FFFFU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a6a61a8ec43bff846c410167633b9ea70}{GPIO\+\_\+\+LCKR\+\_\+\+LCK\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Lock \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a40eb2db1c2df544774f41995d029565d}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}}~(16)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_afa2a83bf31ef76ee3857c7cb0a90c4d9}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a40eb2db1c2df544774f41995d029565d}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Lock key \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9a97048a23afc262b30fc9d0a4cb65bc}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em GPIO\+\_\+\+LCKR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_af6ae6b6d787a6af758bfde54b6ae934f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9a97048a23afc262b30fc9d0a4cb65bc}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a94100a3d7d43a5b8718aea76e31279a7}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}}~(1)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a627d088ded79e6da761eaa880582372a}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a94100a3d7d43a5b8718aea76e31279a7}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a96d48b0834c3898e74309980020f88a3}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac5a17a7348d45dbe2b2ea41a0908d7de}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a96d48b0834c3898e74309980020f88a3}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a348f1d0358ea70f6a7dc2a00a1c519bf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}}~(3)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a1597c1b50d32ed0229c38811656ba402}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a348f1d0358ea70f6a7dc2a00a1c519bf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9fd29e0757ed2bc8e3935d17960b68df}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a723577475747d2405d86b1ab28767cb5}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9fd29e0757ed2bc8e3935d17960b68df}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 4 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a07f73a37145ff6709a20081d329900c2}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}}~(5)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7c2446bfe50cbd04617496c30eda6c18}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a07f73a37145ff6709a20081d329900c2}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 5 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a456193c04a296b05ad87aa0f8e51c144}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}}~(6)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a606249f4cc3ac14cf8133b76f3c7edd7}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a456193c04a296b05ad87aa0f8e51c144}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 6 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_af9c741b163a1b1e23b05432f866544f4}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}}~(7)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_af998da536594af780718084cee0d22a4}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_af9c741b163a1b1e23b05432f866544f4}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 7 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae9a02f2ef3023a1c82f04391fcb79859}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ab00a81afcf4d92f6f5644724803b7404}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae9a02f2ef3023a1c82f04391fcb79859}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 8 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a821f9dc79420f84e79fe2697addf1d42}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}}~(9)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ab9aa0442c88bc17eaf07c55dd84910ea}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a821f9dc79420f84e79fe2697addf1d42}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 9 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8eeb57953118508685e74055da9d6348}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aae055f5848967c7929f47e848b2ed812}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8eeb57953118508685e74055da9d6348}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 10 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4a19305a39f7bd02815a39c998c34216}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}}~(11)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4de971426a1248621733a9b78ef552ab}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4a19305a39f7bd02815a39c998c34216}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 11 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a81e8901ea395cd0a1b56c4118670fa0e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a38e8685790aea3fb09194683d1f58508}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a81e8901ea395cd0a1b56c4118670fa0e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 12 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5dd0ccab863e23880863f0d431fdee11}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}}~(13)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae0279fa554731160a9115c21d95312a5}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a5dd0ccab863e23880863f0d431fdee11}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 13 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5686e00f4e40771a31eb18d88e1ca1e9}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}}~(14)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8bf290cecb54b6b68ac42a544b87dcee}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a5686e00f4e40771a31eb18d88e1ca1e9}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 14 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5ba6d99e256f344ea2d8a4ba9278a0e3}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}}~(15)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a47c3114c8cd603d8aee022d0b426bf04}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a5ba6d99e256f344ea2d8a4ba9278a0e3}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Portx Set bit 15 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aeb2c7f694ac374eab94bb4b034ff5d6d}{GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em GPIO\+\_\+\+DCR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a445c7f6d3b305767c9d357af09ffae09}{GPIO\+\_\+\+DCR\+\_\+\+PX0}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aeb2c7f694ac374eab94bb4b034ff5d6d}{GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PX0\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 0) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_afa19a83517092a8e5c07d55c842021c0}{GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+MODE0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aeb2c7f694ac374eab94bb4b034ff5d6d}{GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aea34deae8097c152a25fbd619dccc9c9}{GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+MODE1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aeb2c7f694ac374eab94bb4b034ff5d6d}{GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2d2c872c6cd624956724c8603ff7e82c}{GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+MODE2}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aeb2c7f694ac374eab94bb4b034ff5d6d}{GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a3e59d89666bb80b6a5262431bd772d3e}{GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+MODE3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aeb2c7f694ac374eab94bb4b034ff5d6d}{GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae0e6e7d1aa36b8512488b1622dd324be}{GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+Pos}}~(2)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a12998786c1e10f49f37a9ab7c3394f0c}{GPIO\+\_\+\+DCR\+\_\+\+PX1}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae0e6e7d1aa36b8512488b1622dd324be}{GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PX1\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 1) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac5cd9b2bdb669df6eba71674f79d54fc}{GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+MODE0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae0e6e7d1aa36b8512488b1622dd324be}{GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ab1fe47752e1544562e03db69ea98d056}{GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+MODE1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae0e6e7d1aa36b8512488b1622dd324be}{GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9c21d83998774e39c9224b99f68cc984}{GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+MODE2}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae0e6e7d1aa36b8512488b1622dd324be}{GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4588bef2950c379fe769bd6e21443447}{GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+MODE3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae0e6e7d1aa36b8512488b1622dd324be}{GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aa64e7733f65df3085fb30f37b68ab6f3}{GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a821dc36b31d6719bde0c389d6321b572}{GPIO\+\_\+\+DCR\+\_\+\+PX2}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa64e7733f65df3085fb30f37b68ab6f3}{GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PX2\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 2) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_afac223d7e7449953b5fadc94be31d0d8}{GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+MODE0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa64e7733f65df3085fb30f37b68ab6f3}{GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a63fe7be66ffe6b03f5b365215d4af757}{GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+MODE1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa64e7733f65df3085fb30f37b68ab6f3}{GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a20b5981562d993eaf1a94d3070ade65b}{GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+MODE2}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa64e7733f65df3085fb30f37b68ab6f3}{GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0bcb996f55f85430a81e19142b90afcd}{GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+MODE3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa64e7733f65df3085fb30f37b68ab6f3}{GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2ab18741e6e2209b263e6d01071c970f}{GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+Pos}}~(6)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ab4cc7c083fabffa72011ea4acbd143b3}{GPIO\+\_\+\+DCR\+\_\+\+PX3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2ab18741e6e2209b263e6d01071c970f}{GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PX3\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 3) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ab65c99f255a253f4122ee8df4d64df2a}{GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+MODE0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2ab18741e6e2209b263e6d01071c970f}{GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_afe56986d05e81bb2409b9a31391f6465}{GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+MODE1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2ab18741e6e2209b263e6d01071c970f}{GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a96894f239fc2d5c26fc284a15a69f2b7}{GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+MODE2}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2ab18741e6e2209b263e6d01071c970f}{GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a744dd47881961de9df099fb96416a255}{GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+MODE3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2ab18741e6e2209b263e6d01071c970f}{GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aef195359179115347ebe1924093e43f9}{GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a465335987d3725586e6fee98258a4ceb}{GPIO\+\_\+\+DCR\+\_\+\+PX4}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aef195359179115347ebe1924093e43f9}{GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PX4\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 4) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_af1df9668d21500928f4d1491854a5a7d}{GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+MODE0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aef195359179115347ebe1924093e43f9}{GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a70da9faffb983c3db83223145fe97702}{GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+MODE1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aef195359179115347ebe1924093e43f9}{GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5be677a2aff2dacaa27f0bf8645ef14d}{GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+MODE2}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aef195359179115347ebe1924093e43f9}{GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ab4583b370ac0f5a93dd5e7b1f36cd613}{GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+MODE3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aef195359179115347ebe1924093e43f9}{GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a238155bb7cf9d77f4b625493112122a7}{GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9c04216b0fb99b5353ab25d49604007b}{GPIO\+\_\+\+DCR\+\_\+\+PX5}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a238155bb7cf9d77f4b625493112122a7}{GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PX5\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 5) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2a0c371ed43c16608cc14b3a59ef60ad}{GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+MODE0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a238155bb7cf9d77f4b625493112122a7}{GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a210df377ab83f09a3953e08279090a0c}{GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+MODE1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a238155bb7cf9d77f4b625493112122a7}{GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ab12d9e4a17f94ec19dfcb1500af41fe9}{GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+MODE2}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a238155bb7cf9d77f4b625493112122a7}{GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_afdcfbaacbde7d2854612ffc1718f77ec}{GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+MODE3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a238155bb7cf9d77f4b625493112122a7}{GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a92ef85b1b6e2b26bbb64e82ede9fc996}{GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5741caf22dc79160352872ea065cd323}{GPIO\+\_\+\+DCR\+\_\+\+PX6}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a92ef85b1b6e2b26bbb64e82ede9fc996}{GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PX6\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 6) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac815bdb07d723fb44361e3a185353868}{GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+MODE0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a92ef85b1b6e2b26bbb64e82ede9fc996}{GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ada4d56c6605adf28a431d34aed99e61b}{GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+MODE1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a92ef85b1b6e2b26bbb64e82ede9fc996}{GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a64868da99dca1a22a96d7571195fb431}{GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+MODE2}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a92ef85b1b6e2b26bbb64e82ede9fc996}{GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a75506b6c41802265cedd6efce741a4e8}{GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+MODE3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a92ef85b1b6e2b26bbb64e82ede9fc996}{GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aba365f48e1a70b01ac8161709839cff5}{GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+Pos}}~(14)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a68b9acb94445a37bc408a157d1a47f1c}{GPIO\+\_\+\+DCR\+\_\+\+PX7}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aba365f48e1a70b01ac8161709839cff5}{GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PX7\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 7) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7f5031c1458daf552e77b32c6b2adb1f}{GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+MODE0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aba365f48e1a70b01ac8161709839cff5}{GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9133f7a002a4e40a51558b35f17ea3c7}{GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+MODE1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aba365f48e1a70b01ac8161709839cff5}{GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a78718705fa335e3dc18f14a64f05d3e0}{GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+MODE2}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aba365f48e1a70b01ac8161709839cff5}{GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aba04360a182c5fddfba9b824dbe81735}{GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+MODE3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aba365f48e1a70b01ac8161709839cff5}{GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_adf1475670ad1427b154e74cb53c8f7b5}{GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+Pos}}~(16)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a890546d29285402a60944134ede3d926}{GPIO\+\_\+\+DCR\+\_\+\+PX8}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_adf1475670ad1427b154e74cb53c8f7b5}{GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PX8\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 8) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a28ba6212fcc1406382a45fa94da526b9}{GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+MODE0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_adf1475670ad1427b154e74cb53c8f7b5}{GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a76f5d9e892da56a636e4a2837dbd1d06}{GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+MODE1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_adf1475670ad1427b154e74cb53c8f7b5}{GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a13b27086e81083be09465835623d20eb}{GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+MODE2}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_adf1475670ad1427b154e74cb53c8f7b5}{GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae50768d91a1ad65396c2243bc4d547f8}{GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+MODE3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_adf1475670ad1427b154e74cb53c8f7b5}{GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_afd405452ddc782814655946d39d37a98}{GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+Pos}}~(18)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a80ae81f0b83708306dc497303e562798}{GPIO\+\_\+\+DCR\+\_\+\+PX9}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_afd405452ddc782814655946d39d37a98}{GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PX9\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 9) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4b7d8f0432cd9b40c616e23466520f6e}{GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+MODE0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_afd405452ddc782814655946d39d37a98}{GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a87417181b0c1cd23ff8e4d76d7345595}{GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+MODE1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_afd405452ddc782814655946d39d37a98}{GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac7cdb44d1e31b76f658f1485e125a670}{GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+MODE2}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_afd405452ddc782814655946d39d37a98}{GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5907600f6e0c7387b033ede654f6292d}{GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+MODE3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_afd405452ddc782814655946d39d37a98}{GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9a9c922980eca3351c7c8c81e93973fb}{GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+Pos}}~(20)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aaa07f796883a4ac754c90e64cbd3b335}{GPIO\+\_\+\+DCR\+\_\+\+PX10}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9a9c922980eca3351c7c8c81e93973fb}{GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PX10\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 10) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ad64dac78beea92cb3080dffc90b06c6c}{GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+MODE0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9a9c922980eca3351c7c8c81e93973fb}{GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a44e9c5e564fdf176da28f599eae626bd}{GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+MODE1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9a9c922980eca3351c7c8c81e93973fb}{GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a551235685c4cd3cb1baad187ddb40227}{GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+MODE2}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9a9c922980eca3351c7c8c81e93973fb}{GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a74aa6f1acb35b6ec6e3e2ea271a7220b}{GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+MODE3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9a9c922980eca3351c7c8c81e93973fb}{GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9bd3b00f4c85780957ebc0be25d4426d}{GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+Pos}}~(22)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7a6f28a948cd2dbceb9c031533a7b389}{GPIO\+\_\+\+DCR\+\_\+\+PX11}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9bd3b00f4c85780957ebc0be25d4426d}{GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PX11\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 11) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5bea5f897039a8745c8a2c7e63b1a3e1}{GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+MODE0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9bd3b00f4c85780957ebc0be25d4426d}{GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0ef331c43a698364bd59cd970f7d2cad}{GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+MODE1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9bd3b00f4c85780957ebc0be25d4426d}{GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a3ead09b80d34d2f63e0c5014a82343f2}{GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+MODE2}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9bd3b00f4c85780957ebc0be25d4426d}{GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9a16dd19c5e0e16c063cb91869d498c4}{GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+MODE3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9bd3b00f4c85780957ebc0be25d4426d}{GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a1fe7e10fc64574a58d0a6cd6df79a18b}{GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+Pos}}~(24)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ad8fbd298bdbc7632efa8dfc7c1239152}{GPIO\+\_\+\+DCR\+\_\+\+PX12}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1fe7e10fc64574a58d0a6cd6df79a18b}{GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PX12\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 12) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0379d99660a8a1494abda2929ff85837}{GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+MODE0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1fe7e10fc64574a58d0a6cd6df79a18b}{GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0dc300e18394a57aff8d94ebf50bfc02}{GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+MODE1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1fe7e10fc64574a58d0a6cd6df79a18b}{GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ad03291568d8a24e363ba92f4dfc62bd7}{GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+MODE2}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1fe7e10fc64574a58d0a6cd6df79a18b}{GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a326e1b1086069c86ea18192fcc66c76e}{GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+MODE3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1fe7e10fc64574a58d0a6cd6df79a18b}{GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a069aea74051fb360e7e218e1edaf9b14}{GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+Pos}}~(26)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a22dc06de46e14b667261aaef3b4db42e}{GPIO\+\_\+\+DCR\+\_\+\+PX13}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a069aea74051fb360e7e218e1edaf9b14}{GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PX13\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 13) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9d2de4280164c4d1e5885e1e7173212c}{GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+MODE0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a069aea74051fb360e7e218e1edaf9b14}{GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a73c4b13da81c050fd350d83ff0fe31c6}{GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+MODE1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a069aea74051fb360e7e218e1edaf9b14}{GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7505a4f2944fded03230a34f17e5646c}{GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+MODE2}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a069aea74051fb360e7e218e1edaf9b14}{GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0bfacc68dfba3e385ef97747f399b006}{GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+MODE3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a069aea74051fb360e7e218e1edaf9b14}{GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a182ff6e9e7b8ca6d9986689dac153d91}{GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+Pos}}~(28)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_af5ce1957214e8264c982e63d3046a852}{GPIO\+\_\+\+DCR\+\_\+\+PX14}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a182ff6e9e7b8ca6d9986689dac153d91}{GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PX14\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 14) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a77daac313b52fee48809ca3c0335ca82}{GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+MODE0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a182ff6e9e7b8ca6d9986689dac153d91}{GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a759eea0ed259771a18dd8a2364b475bc}{GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+MODE1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a182ff6e9e7b8ca6d9986689dac153d91}{GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a6d98912556f30c62a80782319a05d1e2}{GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+MODE2}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a182ff6e9e7b8ca6d9986689dac153d91}{GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a3206a4d7b90f8b4dd6d01cbb1523f674}{GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+MODE3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a182ff6e9e7b8ca6d9986689dac153d91}{GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8e4259e5db7201b58d31be8a17009c63}{GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+Pos}}~(30)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a7e60a5ddead34d7659a335808ead4642}{GPIO\+\_\+\+DCR\+\_\+\+PX15}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8e4259e5db7201b58d31be8a17009c63}{GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em PX15\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 15) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8b1d83acf4c00698e0afdf57cb417b29}{GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+MODE0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8e4259e5db7201b58d31be8a17009c63}{GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a61d916081be63dbcdcc40430efc50a32}{GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+MODE1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8e4259e5db7201b58d31be8a17009c63}{GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a96100c34d4763e234763bd387a344f1b}{GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+MODE2}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8e4259e5db7201b58d31be8a17009c63}{GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a13c412c7d4c0f556aca1e8bb70ebfb4d}{GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+MODE3}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8e4259e5db7201b58d31be8a17009c63}{GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Mode = 3 ///////////////////////////////////////////////////////////////////////////// \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a3569510111fd82f80d5ec8d8796e5334}{GPIO\+\_\+\+AFRL\+\_\+\+AFR0\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_afcff5635a6bfbfe9ed65f79429874f4a}{GPIO\+\_\+\+AFRL\+\_\+\+AFR0}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a3569510111fd82f80d5ec8d8796e5334}{GPIO\+\_\+\+AFRL\+\_\+\+AFR0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Multiplexing function selection for bit 0 of portx \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a3fbcfadbee7cfe386df8cbc74eb4b920}{GPIO\+\_\+\+AFRL\+\_\+\+AFR1\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a06b7fbbf908c4b9a7049aa8755f20fd0}{GPIO\+\_\+\+AFRL\+\_\+\+AFR1}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a3fbcfadbee7cfe386df8cbc74eb4b920}{GPIO\+\_\+\+AFRL\+\_\+\+AFR1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Multiplexing function selection for bit 1 of portx \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aae4c41e8a7b6f1b755fd91aa6955a355}{GPIO\+\_\+\+AFRL\+\_\+\+AFR2\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a70b40b8fdc72a949df546a51bbe3e08e}{GPIO\+\_\+\+AFRL\+\_\+\+AFR2}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aae4c41e8a7b6f1b755fd91aa6955a355}{GPIO\+\_\+\+AFRL\+\_\+\+AFR2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Multiplexing function selection for bit 2 of portx \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2332a752df1ad983ece4356889617772}{GPIO\+\_\+\+AFRL\+\_\+\+AFR3\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a49bb4336aa65ad6d4442c7662ed503f3}{GPIO\+\_\+\+AFRL\+\_\+\+AFR3}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2332a752df1ad983ece4356889617772}{GPIO\+\_\+\+AFRL\+\_\+\+AFR3\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Multiplexing function selection for bit 3 of portx \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a6d3d4eaad3b2f9de58aa93645f76a807}{GPIO\+\_\+\+AFRL\+\_\+\+AFR4\+\_\+\+Pos}}~(16)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aa2d980e10b2305e1100c15139169e5e9}{GPIO\+\_\+\+AFRL\+\_\+\+AFR4}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a6d3d4eaad3b2f9de58aa93645f76a807}{GPIO\+\_\+\+AFRL\+\_\+\+AFR4\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Multiplexing function selection for bit 4 of portx \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_aaf6c105dbd995050eebcc7663c8c9564}{GPIO\+\_\+\+AFRL\+\_\+\+AFR5\+\_\+\+Pos}}~(20)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2f2fe5a8636609b247bf276337e7e29d}{GPIO\+\_\+\+AFRL\+\_\+\+AFR5}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aaf6c105dbd995050eebcc7663c8c9564}{GPIO\+\_\+\+AFRL\+\_\+\+AFR5\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Multiplexing function selection for bit 5 of portx \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a3f708f3e7fcae98cafa7dc3d10e8cbd7}{GPIO\+\_\+\+AFRL\+\_\+\+AFR6\+\_\+\+Pos}}~(24)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9f607433f0452044d299c06d7d37aabe}{GPIO\+\_\+\+AFRL\+\_\+\+AFR6}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a3f708f3e7fcae98cafa7dc3d10e8cbd7}{GPIO\+\_\+\+AFRL\+\_\+\+AFR6\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Multiplexing function selection for bit 6 of portx \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a760aff79e70b000009a8a22fecb737f9}{GPIO\+\_\+\+AFRL\+\_\+\+AFR7\+\_\+\+Pos}}~(28)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a021aab5af564c53d2ae3b2a6d83b3cc8}{GPIO\+\_\+\+AFRL\+\_\+\+AFR7}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a760aff79e70b000009a8a22fecb737f9}{GPIO\+\_\+\+AFRL\+\_\+\+AFR7\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Multiplexing function selection for bit 7 of portx \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a298add99f62ba8ea507a4d1a5c7fb548}{GPIO\+\_\+\+AFRH\+\_\+\+AFR8\+\_\+\+Pos}}~(0)
\begin{DoxyCompactList}\small\item\em GPIO\+\_\+\+AFRH Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_abcc52e8540cfd9dee3566ffb71b157b4}{GPIO\+\_\+\+AFRH\+\_\+\+AFR8}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a298add99f62ba8ea507a4d1a5c7fb548}{GPIO\+\_\+\+AFRH\+\_\+\+AFR8\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Multiplexing function selection for bit 8 of portx \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9c4a9f595996861a3b048a256cca1b19}{GPIO\+\_\+\+AFRH\+\_\+\+AFR9\+\_\+\+Pos}}~(4)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8201a86f04e8bbf48a0350564cf88f18}{GPIO\+\_\+\+AFRH\+\_\+\+AFR9}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9c4a9f595996861a3b048a256cca1b19}{GPIO\+\_\+\+AFRH\+\_\+\+AFR9\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Multiplexing function selection for bit 9 of portx \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2620d9eefda61ca557f0d752e8cb11f3}{GPIO\+\_\+\+AFRH\+\_\+\+AFR10\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4d95137cc765f4a143975b1a71a3044c}{GPIO\+\_\+\+AFRH\+\_\+\+AFR10}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2620d9eefda61ca557f0d752e8cb11f3}{GPIO\+\_\+\+AFRH\+\_\+\+AFR10\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Multiplexing function selection for bit 10 of portx \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_af0de316c79a91aa517717714f5043ebd}{GPIO\+\_\+\+AFRH\+\_\+\+AFR11\+\_\+\+Pos}}~(12)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a403118db111fb39638e455b6078c62e4}{GPIO\+\_\+\+AFRH\+\_\+\+AFR11}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_af0de316c79a91aa517717714f5043ebd}{GPIO\+\_\+\+AFRH\+\_\+\+AFR11\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Multiplexing function selection for bit 11 of portx \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a6f55754b98edb6c4e48331c25ca05f1c}{GPIO\+\_\+\+AFRH\+\_\+\+AFR12\+\_\+\+Pos}}~(16)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2c711977e28b7b953fa9c8f5c144924b}{GPIO\+\_\+\+AFRH\+\_\+\+AFR12}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a6f55754b98edb6c4e48331c25ca05f1c}{GPIO\+\_\+\+AFRH\+\_\+\+AFR12\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Multiplexing function selection for bit 12 of portx \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a53c4f726eeabcd33c817ec06af36a0cc}{GPIO\+\_\+\+AFRH\+\_\+\+AFR13\+\_\+\+Pos}}~(20)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a04e26c60b7e350a9745b809cb9e57dec}{GPIO\+\_\+\+AFRH\+\_\+\+AFR13}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a53c4f726eeabcd33c817ec06af36a0cc}{GPIO\+\_\+\+AFRH\+\_\+\+AFR13\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Multiplexing function selection for bit 13 of portx \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0055a6015c6e09f394ba8f8a8ee76749}{GPIO\+\_\+\+AFRH\+\_\+\+AFR14\+\_\+\+Pos}}~(24)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2673f68ac5702e8bdd1e113303d8eadc}{GPIO\+\_\+\+AFRH\+\_\+\+AFR14}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0055a6015c6e09f394ba8f8a8ee76749}{GPIO\+\_\+\+AFRH\+\_\+\+AFR14\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Multiplexing function selection for bit 14 of portx \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a1814fe6f7cba87aea3a0e9eb8395e35d}{GPIO\+\_\+\+AFRH\+\_\+\+AFR15\+\_\+\+Pos}}~(28)
\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac54466da17864034977eac37025f286d}{GPIO\+\_\+\+AFRH\+\_\+\+AFR15}}~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1814fe6f7cba87aea3a0e9eb8395e35d}{GPIO\+\_\+\+AFRH\+\_\+\+AFR15\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Multiplexing function selection for bit 15 of portx \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a5f73bbd510c5a00238728ea58ad515d7}{GPIO\+\_\+\+AF\+\_\+\+MODEMASK}}~(0x0\+FU)
\begin{DoxyCompactList}\small\item\em Mode = 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a9103c64cbe40d141c2cc722db7c66b94}{GPIO\+\_\+\+AF\+\_\+\+MODE0}}~(0x00U)
\begin{DoxyCompactList}\small\item\em Mode = 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a6d1d90b848e1571fd6bacb23ba4aab2a}{GPIO\+\_\+\+AF\+\_\+\+MODE1}}~(0x01U)
\begin{DoxyCompactList}\small\item\em Mode = 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a48813c163fced1fa15d9af3c1ab332e5}{GPIO\+\_\+\+AF\+\_\+\+MODE2}}~(0x02U)
\begin{DoxyCompactList}\small\item\em Mode = 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ade56c9301c5a559f108620f9a72b238e}{GPIO\+\_\+\+AF\+\_\+\+MODE3}}~(0x03U)
\begin{DoxyCompactList}\small\item\em Mode = 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ae42912e6654a45e3035d6791f9820a6f}{GPIO\+\_\+\+AF\+\_\+\+MODE4}}~(0x04U)
\begin{DoxyCompactList}\small\item\em Mode = 4 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a14e6e295506720af75853f482d91d96e}{GPIO\+\_\+\+AF\+\_\+\+MODE5}}~(0x05U)
\begin{DoxyCompactList}\small\item\em Mode = 5 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac98de51af6ce0217d32426763941b5ae}{GPIO\+\_\+\+AF\+\_\+\+MODE6}}~(0x06U)
\begin{DoxyCompactList}\small\item\em Mode = 6 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0b27152d4e7e9d1a379e6120167882e8}{GPIO\+\_\+\+AF\+\_\+\+MODE7}}~(0x07U)
\begin{DoxyCompactList}\small\item\em Mode = 7 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0a0055f944be80dfa3dcb7d526fd3f0b}{GPIO\+\_\+\+AF\+\_\+\+MODE8}}~(0x08U)
\begin{DoxyCompactList}\small\item\em Mode = 8 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_ac4a819d2b1005fc1a57c9525411d0103}{GPIO\+\_\+\+AF\+\_\+\+MODE9}}~(0x09U)
\begin{DoxyCompactList}\small\item\em Mode = 9 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4e2fdeca6f12659a7f458b4d28e76c6c}{GPIO\+\_\+\+AF\+\_\+\+MODE10}}~(0x0\+AU)
\begin{DoxyCompactList}\small\item\em Mode = 10 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a0ef70e023a2b8ad6e1eeaa28b4d7854d}{GPIO\+\_\+\+AF\+\_\+\+MODE11}}~(0x0\+BU)
\begin{DoxyCompactList}\small\item\em Mode = 11 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a2c25d42b70c031c0bc985d1d0f723316}{GPIO\+\_\+\+AF\+\_\+\+MODE12}}~(0x0\+CU)
\begin{DoxyCompactList}\small\item\em Mode = 12 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a4b6b31dd0ad75f448fe8a256e8921402}{GPIO\+\_\+\+AF\+\_\+\+MODE13}}~(0x0\+DU)
\begin{DoxyCompactList}\small\item\em Mode = 13 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a111aaad4cb56d8838da9b327e8d09807}{GPIO\+\_\+\+AF\+\_\+\+MODE14}}~(0x0\+EU)
\begin{DoxyCompactList}\small\item\em Mode = 14 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gpio_8h_a8f4cd10b4f857e3c2e8640eae3f7e23d}{GPIO\+\_\+\+AF\+\_\+\+MODE15}}~(0x0\+FU)
\begin{DoxyCompactList}\small\item\em Mode = 15 \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}
THIS FILE CONTAINS ALL THE FUNCTIONS PROTOTYPES FOR THE SERIES OF MM32 FIRMWARE LIBRARY. 

\begin{DoxyAuthor}{作者}
AE TEAM 
\end{DoxyAuthor}
\begin{DoxyAttention}{注意}

\end{DoxyAttention}
THE EXISTING FIRMWARE IS ONLY FOR REFERENCE, WHICH IS DESIGNED TO PROVIDE CUSTOMERS WITH CODING INFORMATION ABOUT THEIR PRODUCTS SO THEY CAN SAVE TIME. THEREFORE, MINDMOTION SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES ABOUT ANY CLAIMS ARISING OUT OF THE CONTENT OF SUCH HARDWARE AND/\+OR THE USE OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH PRODUCTS MADE BY CUSTOMERS.

\doxysubsubsection*{\begin{center} COPYRIGHT MINDMOTION \end{center} }

在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 中定义.



\doxysubsection{宏定义说明}
\mbox{\Hypertarget{reg__gpio_8h_a9103c64cbe40d141c2cc722db7c66b94}\label{reg__gpio_8h_a9103c64cbe40d141c2cc722db7c66b94}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AF\_MODE0@{GPIO\_AF\_MODE0}}
\index{GPIO\_AF\_MODE0@{GPIO\_AF\_MODE0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AF\_MODE0}{GPIO\_AF\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AF\+\_\+\+MODE0~(0x00U)}



Mode = 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00678}{678}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a6d1d90b848e1571fd6bacb23ba4aab2a}\label{reg__gpio_8h_a6d1d90b848e1571fd6bacb23ba4aab2a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AF\_MODE1@{GPIO\_AF\_MODE1}}
\index{GPIO\_AF\_MODE1@{GPIO\_AF\_MODE1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AF\_MODE1}{GPIO\_AF\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AF\+\_\+\+MODE1~(0x01U)}



Mode = 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00679}{679}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4e2fdeca6f12659a7f458b4d28e76c6c}\label{reg__gpio_8h_a4e2fdeca6f12659a7f458b4d28e76c6c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AF\_MODE10@{GPIO\_AF\_MODE10}}
\index{GPIO\_AF\_MODE10@{GPIO\_AF\_MODE10}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AF\_MODE10}{GPIO\_AF\_MODE10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AF\+\_\+\+MODE10~(0x0\+AU)}



Mode = 10 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00688}{688}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0ef70e023a2b8ad6e1eeaa28b4d7854d}\label{reg__gpio_8h_a0ef70e023a2b8ad6e1eeaa28b4d7854d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AF\_MODE11@{GPIO\_AF\_MODE11}}
\index{GPIO\_AF\_MODE11@{GPIO\_AF\_MODE11}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AF\_MODE11}{GPIO\_AF\_MODE11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AF\+\_\+\+MODE11~(0x0\+BU)}



Mode = 11 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00689}{689}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2c25d42b70c031c0bc985d1d0f723316}\label{reg__gpio_8h_a2c25d42b70c031c0bc985d1d0f723316}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AF\_MODE12@{GPIO\_AF\_MODE12}}
\index{GPIO\_AF\_MODE12@{GPIO\_AF\_MODE12}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AF\_MODE12}{GPIO\_AF\_MODE12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AF\+\_\+\+MODE12~(0x0\+CU)}



Mode = 12 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00690}{690}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4b6b31dd0ad75f448fe8a256e8921402}\label{reg__gpio_8h_a4b6b31dd0ad75f448fe8a256e8921402}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AF\_MODE13@{GPIO\_AF\_MODE13}}
\index{GPIO\_AF\_MODE13@{GPIO\_AF\_MODE13}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AF\_MODE13}{GPIO\_AF\_MODE13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AF\+\_\+\+MODE13~(0x0\+DU)}



Mode = 13 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00691}{691}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a111aaad4cb56d8838da9b327e8d09807}\label{reg__gpio_8h_a111aaad4cb56d8838da9b327e8d09807}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AF\_MODE14@{GPIO\_AF\_MODE14}}
\index{GPIO\_AF\_MODE14@{GPIO\_AF\_MODE14}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AF\_MODE14}{GPIO\_AF\_MODE14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AF\+\_\+\+MODE14~(0x0\+EU)}



Mode = 14 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00692}{692}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8f4cd10b4f857e3c2e8640eae3f7e23d}\label{reg__gpio_8h_a8f4cd10b4f857e3c2e8640eae3f7e23d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AF\_MODE15@{GPIO\_AF\_MODE15}}
\index{GPIO\_AF\_MODE15@{GPIO\_AF\_MODE15}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AF\_MODE15}{GPIO\_AF\_MODE15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AF\+\_\+\+MODE15~(0x0\+FU)}



Mode = 15 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00693}{693}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a48813c163fced1fa15d9af3c1ab332e5}\label{reg__gpio_8h_a48813c163fced1fa15d9af3c1ab332e5}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AF\_MODE2@{GPIO\_AF\_MODE2}}
\index{GPIO\_AF\_MODE2@{GPIO\_AF\_MODE2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AF\_MODE2}{GPIO\_AF\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AF\+\_\+\+MODE2~(0x02U)}



Mode = 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00680}{680}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ade56c9301c5a559f108620f9a72b238e}\label{reg__gpio_8h_ade56c9301c5a559f108620f9a72b238e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AF\_MODE3@{GPIO\_AF\_MODE3}}
\index{GPIO\_AF\_MODE3@{GPIO\_AF\_MODE3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AF\_MODE3}{GPIO\_AF\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AF\+\_\+\+MODE3~(0x03U)}



Mode = 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00681}{681}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae42912e6654a45e3035d6791f9820a6f}\label{reg__gpio_8h_ae42912e6654a45e3035d6791f9820a6f}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AF\_MODE4@{GPIO\_AF\_MODE4}}
\index{GPIO\_AF\_MODE4@{GPIO\_AF\_MODE4}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AF\_MODE4}{GPIO\_AF\_MODE4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AF\+\_\+\+MODE4~(0x04U)}



Mode = 4 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00682}{682}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a14e6e295506720af75853f482d91d96e}\label{reg__gpio_8h_a14e6e295506720af75853f482d91d96e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AF\_MODE5@{GPIO\_AF\_MODE5}}
\index{GPIO\_AF\_MODE5@{GPIO\_AF\_MODE5}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AF\_MODE5}{GPIO\_AF\_MODE5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AF\+\_\+\+MODE5~(0x05U)}



Mode = 5 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00683}{683}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac98de51af6ce0217d32426763941b5ae}\label{reg__gpio_8h_ac98de51af6ce0217d32426763941b5ae}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AF\_MODE6@{GPIO\_AF\_MODE6}}
\index{GPIO\_AF\_MODE6@{GPIO\_AF\_MODE6}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AF\_MODE6}{GPIO\_AF\_MODE6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AF\+\_\+\+MODE6~(0x06U)}



Mode = 6 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00684}{684}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0b27152d4e7e9d1a379e6120167882e8}\label{reg__gpio_8h_a0b27152d4e7e9d1a379e6120167882e8}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AF\_MODE7@{GPIO\_AF\_MODE7}}
\index{GPIO\_AF\_MODE7@{GPIO\_AF\_MODE7}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AF\_MODE7}{GPIO\_AF\_MODE7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AF\+\_\+\+MODE7~(0x07U)}



Mode = 7 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00685}{685}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0a0055f944be80dfa3dcb7d526fd3f0b}\label{reg__gpio_8h_a0a0055f944be80dfa3dcb7d526fd3f0b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AF\_MODE8@{GPIO\_AF\_MODE8}}
\index{GPIO\_AF\_MODE8@{GPIO\_AF\_MODE8}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AF\_MODE8}{GPIO\_AF\_MODE8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AF\+\_\+\+MODE8~(0x08U)}



Mode = 8 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00686}{686}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac4a819d2b1005fc1a57c9525411d0103}\label{reg__gpio_8h_ac4a819d2b1005fc1a57c9525411d0103}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AF\_MODE9@{GPIO\_AF\_MODE9}}
\index{GPIO\_AF\_MODE9@{GPIO\_AF\_MODE9}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AF\_MODE9}{GPIO\_AF\_MODE9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AF\+\_\+\+MODE9~(0x09U)}



Mode = 9 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00687}{687}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5f73bbd510c5a00238728ea58ad515d7}\label{reg__gpio_8h_a5f73bbd510c5a00238728ea58ad515d7}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AF\_MODEMASK@{GPIO\_AF\_MODEMASK}}
\index{GPIO\_AF\_MODEMASK@{GPIO\_AF\_MODEMASK}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AF\_MODEMASK}{GPIO\_AF\_MODEMASK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AF\+\_\+\+MODEMASK~(0x0\+FU)}



Mode = 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00677}{677}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4d95137cc765f4a143975b1a71a3044c}\label{reg__gpio_8h_a4d95137cc765f4a143975b1a71a3044c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRH\_AFR10@{GPIO\_AFRH\_AFR10}}
\index{GPIO\_AFRH\_AFR10@{GPIO\_AFRH\_AFR10}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRH\_AFR10}{GPIO\_AFRH\_AFR10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRH\+\_\+\+AFR10~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2620d9eefda61ca557f0d752e8cb11f3}{GPIO\+\_\+\+AFRH\+\_\+\+AFR10\+\_\+\+Pos}})}



Multiplexing function selection for bit 10 of portx 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00666}{666}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2620d9eefda61ca557f0d752e8cb11f3}\label{reg__gpio_8h_a2620d9eefda61ca557f0d752e8cb11f3}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRH\_AFR10\_Pos@{GPIO\_AFRH\_AFR10\_Pos}}
\index{GPIO\_AFRH\_AFR10\_Pos@{GPIO\_AFRH\_AFR10\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRH\_AFR10\_Pos}{GPIO\_AFRH\_AFR10\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRH\+\_\+\+AFR10\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00665}{665}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a403118db111fb39638e455b6078c62e4}\label{reg__gpio_8h_a403118db111fb39638e455b6078c62e4}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRH\_AFR11@{GPIO\_AFRH\_AFR11}}
\index{GPIO\_AFRH\_AFR11@{GPIO\_AFRH\_AFR11}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRH\_AFR11}{GPIO\_AFRH\_AFR11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRH\+\_\+\+AFR11~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_af0de316c79a91aa517717714f5043ebd}{GPIO\+\_\+\+AFRH\+\_\+\+AFR11\+\_\+\+Pos}})}



Multiplexing function selection for bit 11 of portx 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00668}{668}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_af0de316c79a91aa517717714f5043ebd}\label{reg__gpio_8h_af0de316c79a91aa517717714f5043ebd}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRH\_AFR11\_Pos@{GPIO\_AFRH\_AFR11\_Pos}}
\index{GPIO\_AFRH\_AFR11\_Pos@{GPIO\_AFRH\_AFR11\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRH\_AFR11\_Pos}{GPIO\_AFRH\_AFR11\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRH\+\_\+\+AFR11\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00667}{667}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2c711977e28b7b953fa9c8f5c144924b}\label{reg__gpio_8h_a2c711977e28b7b953fa9c8f5c144924b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRH\_AFR12@{GPIO\_AFRH\_AFR12}}
\index{GPIO\_AFRH\_AFR12@{GPIO\_AFRH\_AFR12}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRH\_AFR12}{GPIO\_AFRH\_AFR12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRH\+\_\+\+AFR12~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a6f55754b98edb6c4e48331c25ca05f1c}{GPIO\+\_\+\+AFRH\+\_\+\+AFR12\+\_\+\+Pos}})}



Multiplexing function selection for bit 12 of portx 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00670}{670}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a6f55754b98edb6c4e48331c25ca05f1c}\label{reg__gpio_8h_a6f55754b98edb6c4e48331c25ca05f1c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRH\_AFR12\_Pos@{GPIO\_AFRH\_AFR12\_Pos}}
\index{GPIO\_AFRH\_AFR12\_Pos@{GPIO\_AFRH\_AFR12\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRH\_AFR12\_Pos}{GPIO\_AFRH\_AFR12\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRH\+\_\+\+AFR12\+\_\+\+Pos~(16)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00669}{669}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a04e26c60b7e350a9745b809cb9e57dec}\label{reg__gpio_8h_a04e26c60b7e350a9745b809cb9e57dec}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRH\_AFR13@{GPIO\_AFRH\_AFR13}}
\index{GPIO\_AFRH\_AFR13@{GPIO\_AFRH\_AFR13}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRH\_AFR13}{GPIO\_AFRH\_AFR13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRH\+\_\+\+AFR13~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a53c4f726eeabcd33c817ec06af36a0cc}{GPIO\+\_\+\+AFRH\+\_\+\+AFR13\+\_\+\+Pos}})}



Multiplexing function selection for bit 13 of portx 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00672}{672}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a53c4f726eeabcd33c817ec06af36a0cc}\label{reg__gpio_8h_a53c4f726eeabcd33c817ec06af36a0cc}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRH\_AFR13\_Pos@{GPIO\_AFRH\_AFR13\_Pos}}
\index{GPIO\_AFRH\_AFR13\_Pos@{GPIO\_AFRH\_AFR13\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRH\_AFR13\_Pos}{GPIO\_AFRH\_AFR13\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRH\+\_\+\+AFR13\+\_\+\+Pos~(20)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00671}{671}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2673f68ac5702e8bdd1e113303d8eadc}\label{reg__gpio_8h_a2673f68ac5702e8bdd1e113303d8eadc}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRH\_AFR14@{GPIO\_AFRH\_AFR14}}
\index{GPIO\_AFRH\_AFR14@{GPIO\_AFRH\_AFR14}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRH\_AFR14}{GPIO\_AFRH\_AFR14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRH\+\_\+\+AFR14~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0055a6015c6e09f394ba8f8a8ee76749}{GPIO\+\_\+\+AFRH\+\_\+\+AFR14\+\_\+\+Pos}})}



Multiplexing function selection for bit 14 of portx 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00674}{674}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0055a6015c6e09f394ba8f8a8ee76749}\label{reg__gpio_8h_a0055a6015c6e09f394ba8f8a8ee76749}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRH\_AFR14\_Pos@{GPIO\_AFRH\_AFR14\_Pos}}
\index{GPIO\_AFRH\_AFR14\_Pos@{GPIO\_AFRH\_AFR14\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRH\_AFR14\_Pos}{GPIO\_AFRH\_AFR14\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRH\+\_\+\+AFR14\+\_\+\+Pos~(24)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00673}{673}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac54466da17864034977eac37025f286d}\label{reg__gpio_8h_ac54466da17864034977eac37025f286d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRH\_AFR15@{GPIO\_AFRH\_AFR15}}
\index{GPIO\_AFRH\_AFR15@{GPIO\_AFRH\_AFR15}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRH\_AFR15}{GPIO\_AFRH\_AFR15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRH\+\_\+\+AFR15~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1814fe6f7cba87aea3a0e9eb8395e35d}{GPIO\+\_\+\+AFRH\+\_\+\+AFR15\+\_\+\+Pos}})}



Multiplexing function selection for bit 15 of portx 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00676}{676}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a1814fe6f7cba87aea3a0e9eb8395e35d}\label{reg__gpio_8h_a1814fe6f7cba87aea3a0e9eb8395e35d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRH\_AFR15\_Pos@{GPIO\_AFRH\_AFR15\_Pos}}
\index{GPIO\_AFRH\_AFR15\_Pos@{GPIO\_AFRH\_AFR15\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRH\_AFR15\_Pos}{GPIO\_AFRH\_AFR15\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRH\+\_\+\+AFR15\+\_\+\+Pos~(28)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00675}{675}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_abcc52e8540cfd9dee3566ffb71b157b4}\label{reg__gpio_8h_abcc52e8540cfd9dee3566ffb71b157b4}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRH\_AFR8@{GPIO\_AFRH\_AFR8}}
\index{GPIO\_AFRH\_AFR8@{GPIO\_AFRH\_AFR8}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRH\_AFR8}{GPIO\_AFRH\_AFR8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRH\+\_\+\+AFR8~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a298add99f62ba8ea507a4d1a5c7fb548}{GPIO\+\_\+\+AFRH\+\_\+\+AFR8\+\_\+\+Pos}})}



Multiplexing function selection for bit 8 of portx 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00662}{662}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a298add99f62ba8ea507a4d1a5c7fb548}\label{reg__gpio_8h_a298add99f62ba8ea507a4d1a5c7fb548}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRH\_AFR8\_Pos@{GPIO\_AFRH\_AFR8\_Pos}}
\index{GPIO\_AFRH\_AFR8\_Pos@{GPIO\_AFRH\_AFR8\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRH\_AFR8\_Pos}{GPIO\_AFRH\_AFR8\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRH\+\_\+\+AFR8\+\_\+\+Pos~(0)}



GPIO\+\_\+\+AFRH Register Bit Definition 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00661}{661}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8201a86f04e8bbf48a0350564cf88f18}\label{reg__gpio_8h_a8201a86f04e8bbf48a0350564cf88f18}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRH\_AFR9@{GPIO\_AFRH\_AFR9}}
\index{GPIO\_AFRH\_AFR9@{GPIO\_AFRH\_AFR9}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRH\_AFR9}{GPIO\_AFRH\_AFR9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRH\+\_\+\+AFR9~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9c4a9f595996861a3b048a256cca1b19}{GPIO\+\_\+\+AFRH\+\_\+\+AFR9\+\_\+\+Pos}})}



Multiplexing function selection for bit 9 of portx 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00664}{664}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9c4a9f595996861a3b048a256cca1b19}\label{reg__gpio_8h_a9c4a9f595996861a3b048a256cca1b19}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRH\_AFR9\_Pos@{GPIO\_AFRH\_AFR9\_Pos}}
\index{GPIO\_AFRH\_AFR9\_Pos@{GPIO\_AFRH\_AFR9\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRH\_AFR9\_Pos}{GPIO\_AFRH\_AFR9\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRH\+\_\+\+AFR9\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00663}{663}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_afcff5635a6bfbfe9ed65f79429874f4a}\label{reg__gpio_8h_afcff5635a6bfbfe9ed65f79429874f4a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRL\_AFR0@{GPIO\_AFRL\_AFR0}}
\index{GPIO\_AFRL\_AFR0@{GPIO\_AFRL\_AFR0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRL\_AFR0}{GPIO\_AFRL\_AFR0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRL\+\_\+\+AFR0~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a3569510111fd82f80d5ec8d8796e5334}{GPIO\+\_\+\+AFRL\+\_\+\+AFR0\+\_\+\+Pos}})}



Multiplexing function selection for bit 0 of portx 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00642}{642}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a3569510111fd82f80d5ec8d8796e5334}\label{reg__gpio_8h_a3569510111fd82f80d5ec8d8796e5334}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRL\_AFR0\_Pos@{GPIO\_AFRL\_AFR0\_Pos}}
\index{GPIO\_AFRL\_AFR0\_Pos@{GPIO\_AFRL\_AFR0\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRL\_AFR0\_Pos}{GPIO\_AFRL\_AFR0\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRL\+\_\+\+AFR0\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00641}{641}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a06b7fbbf908c4b9a7049aa8755f20fd0}\label{reg__gpio_8h_a06b7fbbf908c4b9a7049aa8755f20fd0}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRL\_AFR1@{GPIO\_AFRL\_AFR1}}
\index{GPIO\_AFRL\_AFR1@{GPIO\_AFRL\_AFR1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRL\_AFR1}{GPIO\_AFRL\_AFR1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRL\+\_\+\+AFR1~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a3fbcfadbee7cfe386df8cbc74eb4b920}{GPIO\+\_\+\+AFRL\+\_\+\+AFR1\+\_\+\+Pos}})}



Multiplexing function selection for bit 1 of portx 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00644}{644}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a3fbcfadbee7cfe386df8cbc74eb4b920}\label{reg__gpio_8h_a3fbcfadbee7cfe386df8cbc74eb4b920}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRL\_AFR1\_Pos@{GPIO\_AFRL\_AFR1\_Pos}}
\index{GPIO\_AFRL\_AFR1\_Pos@{GPIO\_AFRL\_AFR1\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRL\_AFR1\_Pos}{GPIO\_AFRL\_AFR1\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRL\+\_\+\+AFR1\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00643}{643}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a70b40b8fdc72a949df546a51bbe3e08e}\label{reg__gpio_8h_a70b40b8fdc72a949df546a51bbe3e08e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRL\_AFR2@{GPIO\_AFRL\_AFR2}}
\index{GPIO\_AFRL\_AFR2@{GPIO\_AFRL\_AFR2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRL\_AFR2}{GPIO\_AFRL\_AFR2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRL\+\_\+\+AFR2~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aae4c41e8a7b6f1b755fd91aa6955a355}{GPIO\+\_\+\+AFRL\+\_\+\+AFR2\+\_\+\+Pos}})}



Multiplexing function selection for bit 2 of portx 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00646}{646}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aae4c41e8a7b6f1b755fd91aa6955a355}\label{reg__gpio_8h_aae4c41e8a7b6f1b755fd91aa6955a355}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRL\_AFR2\_Pos@{GPIO\_AFRL\_AFR2\_Pos}}
\index{GPIO\_AFRL\_AFR2\_Pos@{GPIO\_AFRL\_AFR2\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRL\_AFR2\_Pos}{GPIO\_AFRL\_AFR2\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRL\+\_\+\+AFR2\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00645}{645}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a49bb4336aa65ad6d4442c7662ed503f3}\label{reg__gpio_8h_a49bb4336aa65ad6d4442c7662ed503f3}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRL\_AFR3@{GPIO\_AFRL\_AFR3}}
\index{GPIO\_AFRL\_AFR3@{GPIO\_AFRL\_AFR3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRL\_AFR3}{GPIO\_AFRL\_AFR3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRL\+\_\+\+AFR3~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2332a752df1ad983ece4356889617772}{GPIO\+\_\+\+AFRL\+\_\+\+AFR3\+\_\+\+Pos}})}



Multiplexing function selection for bit 3 of portx 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00648}{648}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2332a752df1ad983ece4356889617772}\label{reg__gpio_8h_a2332a752df1ad983ece4356889617772}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRL\_AFR3\_Pos@{GPIO\_AFRL\_AFR3\_Pos}}
\index{GPIO\_AFRL\_AFR3\_Pos@{GPIO\_AFRL\_AFR3\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRL\_AFR3\_Pos}{GPIO\_AFRL\_AFR3\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRL\+\_\+\+AFR3\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00647}{647}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aa2d980e10b2305e1100c15139169e5e9}\label{reg__gpio_8h_aa2d980e10b2305e1100c15139169e5e9}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRL\_AFR4@{GPIO\_AFRL\_AFR4}}
\index{GPIO\_AFRL\_AFR4@{GPIO\_AFRL\_AFR4}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRL\_AFR4}{GPIO\_AFRL\_AFR4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRL\+\_\+\+AFR4~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a6d3d4eaad3b2f9de58aa93645f76a807}{GPIO\+\_\+\+AFRL\+\_\+\+AFR4\+\_\+\+Pos}})}



Multiplexing function selection for bit 4 of portx 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00650}{650}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a6d3d4eaad3b2f9de58aa93645f76a807}\label{reg__gpio_8h_a6d3d4eaad3b2f9de58aa93645f76a807}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRL\_AFR4\_Pos@{GPIO\_AFRL\_AFR4\_Pos}}
\index{GPIO\_AFRL\_AFR4\_Pos@{GPIO\_AFRL\_AFR4\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRL\_AFR4\_Pos}{GPIO\_AFRL\_AFR4\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRL\+\_\+\+AFR4\+\_\+\+Pos~(16)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00649}{649}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2f2fe5a8636609b247bf276337e7e29d}\label{reg__gpio_8h_a2f2fe5a8636609b247bf276337e7e29d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRL\_AFR5@{GPIO\_AFRL\_AFR5}}
\index{GPIO\_AFRL\_AFR5@{GPIO\_AFRL\_AFR5}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRL\_AFR5}{GPIO\_AFRL\_AFR5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRL\+\_\+\+AFR5~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aaf6c105dbd995050eebcc7663c8c9564}{GPIO\+\_\+\+AFRL\+\_\+\+AFR5\+\_\+\+Pos}})}



Multiplexing function selection for bit 5 of portx 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00652}{652}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aaf6c105dbd995050eebcc7663c8c9564}\label{reg__gpio_8h_aaf6c105dbd995050eebcc7663c8c9564}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRL\_AFR5\_Pos@{GPIO\_AFRL\_AFR5\_Pos}}
\index{GPIO\_AFRL\_AFR5\_Pos@{GPIO\_AFRL\_AFR5\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRL\_AFR5\_Pos}{GPIO\_AFRL\_AFR5\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRL\+\_\+\+AFR5\+\_\+\+Pos~(20)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00651}{651}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9f607433f0452044d299c06d7d37aabe}\label{reg__gpio_8h_a9f607433f0452044d299c06d7d37aabe}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRL\_AFR6@{GPIO\_AFRL\_AFR6}}
\index{GPIO\_AFRL\_AFR6@{GPIO\_AFRL\_AFR6}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRL\_AFR6}{GPIO\_AFRL\_AFR6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRL\+\_\+\+AFR6~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a3f708f3e7fcae98cafa7dc3d10e8cbd7}{GPIO\+\_\+\+AFRL\+\_\+\+AFR6\+\_\+\+Pos}})}



Multiplexing function selection for bit 6 of portx 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00654}{654}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a3f708f3e7fcae98cafa7dc3d10e8cbd7}\label{reg__gpio_8h_a3f708f3e7fcae98cafa7dc3d10e8cbd7}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRL\_AFR6\_Pos@{GPIO\_AFRL\_AFR6\_Pos}}
\index{GPIO\_AFRL\_AFR6\_Pos@{GPIO\_AFRL\_AFR6\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRL\_AFR6\_Pos}{GPIO\_AFRL\_AFR6\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRL\+\_\+\+AFR6\+\_\+\+Pos~(24)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00653}{653}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a021aab5af564c53d2ae3b2a6d83b3cc8}\label{reg__gpio_8h_a021aab5af564c53d2ae3b2a6d83b3cc8}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRL\_AFR7@{GPIO\_AFRL\_AFR7}}
\index{GPIO\_AFRL\_AFR7@{GPIO\_AFRL\_AFR7}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRL\_AFR7}{GPIO\_AFRL\_AFR7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRL\+\_\+\+AFR7~(0x0\+FU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a760aff79e70b000009a8a22fecb737f9}{GPIO\+\_\+\+AFRL\+\_\+\+AFR7\+\_\+\+Pos}})}



Multiplexing function selection for bit 7 of portx 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00656}{656}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a760aff79e70b000009a8a22fecb737f9}\label{reg__gpio_8h_a760aff79e70b000009a8a22fecb737f9}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_AFRL\_AFR7\_Pos@{GPIO\_AFRL\_AFR7\_Pos}}
\index{GPIO\_AFRL\_AFR7\_Pos@{GPIO\_AFRL\_AFR7\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_AFRL\_AFR7\_Pos}{GPIO\_AFRL\_AFR7\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+AFRL\+\_\+\+AFR7\+\_\+\+Pos~(28)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00655}{655}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4cee5b4a7baa8fc599f4af9d73c1ef75}\label{reg__gpio_8h_a4cee5b4a7baa8fc599f4af9d73c1ef75}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR@{GPIO\_BRR\_BR}}
\index{GPIO\_BRR\_BR@{GPIO\_BRR\_BR}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR}{GPIO\_BRR\_BR}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR~(0x\+FFFFU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a5d8030c7ce982bcaf4c1cefb651b1c85}{GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+\+Pos}})}



Portx Reset 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00448}{448}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ad8acd11feb4223a7ca438effb3d926fc}\label{reg__gpio_8h_ad8acd11feb4223a7ca438effb3d926fc}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR0@{GPIO\_BRR\_BR0}}
\index{GPIO\_BRR\_BR0@{GPIO\_BRR\_BR0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR0}{GPIO\_BRR\_BR0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa4adfe8c79c3cf7e0fb7e8714ae15adf}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos}})}



Portx Set bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00454}{454}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aa4adfe8c79c3cf7e0fb7e8714ae15adf}\label{reg__gpio_8h_aa4adfe8c79c3cf7e0fb7e8714ae15adf}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR0\_Pos@{GPIO\_BRR\_BR0\_Pos}}
\index{GPIO\_BRR\_BR0\_Pos@{GPIO\_BRR\_BR0\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR0\_Pos}{GPIO\_BRR\_BR0\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos~(0)}



GPIO\+\_\+\+BRR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00453}{453}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a68f94e96c502467ad528983494cb6645}\label{reg__gpio_8h_a68f94e96c502467ad528983494cb6645}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR1@{GPIO\_BRR\_BR1}}
\index{GPIO\_BRR\_BR1@{GPIO\_BRR\_BR1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR1}{GPIO\_BRR\_BR1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a483e475a913145601000fc57ef63afcd}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos}})}



Portx Set bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00456}{456}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8fe20398333e9f7e5c247e0bcfcd1d31}\label{reg__gpio_8h_a8fe20398333e9f7e5c247e0bcfcd1d31}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR10@{GPIO\_BRR\_BR10}}
\index{GPIO\_BRR\_BR10@{GPIO\_BRR\_BR10}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR10}{GPIO\_BRR\_BR10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR10~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a08c89c18c00e1747d1392245f4fdeb19}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos}})}



Portx Set bit 10 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00474}{474}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a08c89c18c00e1747d1392245f4fdeb19}\label{reg__gpio_8h_a08c89c18c00e1747d1392245f4fdeb19}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR10\_Pos@{GPIO\_BRR\_BR10\_Pos}}
\index{GPIO\_BRR\_BR10\_Pos@{GPIO\_BRR\_BR10\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR10\_Pos}{GPIO\_BRR\_BR10\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00473}{473}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac65c4bf495800254168edce220f12294}\label{reg__gpio_8h_ac65c4bf495800254168edce220f12294}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR11@{GPIO\_BRR\_BR11}}
\index{GPIO\_BRR\_BR11@{GPIO\_BRR\_BR11}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR11}{GPIO\_BRR\_BR11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR11~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a3a92027f04f25fd1b7ec7ad660052b42}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos}})}



Portx Set bit 11 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00476}{476}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a3a92027f04f25fd1b7ec7ad660052b42}\label{reg__gpio_8h_a3a92027f04f25fd1b7ec7ad660052b42}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR11\_Pos@{GPIO\_BRR\_BR11\_Pos}}
\index{GPIO\_BRR\_BR11\_Pos@{GPIO\_BRR\_BR11\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR11\_Pos}{GPIO\_BRR\_BR11\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos~(11)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00475}{475}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a443c4943581f7590d706b183fb47250e}\label{reg__gpio_8h_a443c4943581f7590d706b183fb47250e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR12@{GPIO\_BRR\_BR12}}
\index{GPIO\_BRR\_BR12@{GPIO\_BRR\_BR12}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR12}{GPIO\_BRR\_BR12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR12~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a372754b6a71cbf3d09b959b2eef5fa7f}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos}})}



Portx Set bit 12 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00478}{478}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a372754b6a71cbf3d09b959b2eef5fa7f}\label{reg__gpio_8h_a372754b6a71cbf3d09b959b2eef5fa7f}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR12\_Pos@{GPIO\_BRR\_BR12\_Pos}}
\index{GPIO\_BRR\_BR12\_Pos@{GPIO\_BRR\_BR12\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR12\_Pos}{GPIO\_BRR\_BR12\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00477}{477}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a41f1e586a459fe54089921daed6b99cc}\label{reg__gpio_8h_a41f1e586a459fe54089921daed6b99cc}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR13@{GPIO\_BRR\_BR13}}
\index{GPIO\_BRR\_BR13@{GPIO\_BRR\_BR13}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR13}{GPIO\_BRR\_BR13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR13~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2dd4f25b9a855fb50ddc394a2384ccf2}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos}})}



Portx Set bit 13 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00480}{480}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2dd4f25b9a855fb50ddc394a2384ccf2}\label{reg__gpio_8h_a2dd4f25b9a855fb50ddc394a2384ccf2}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR13\_Pos@{GPIO\_BRR\_BR13\_Pos}}
\index{GPIO\_BRR\_BR13\_Pos@{GPIO\_BRR\_BR13\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR13\_Pos}{GPIO\_BRR\_BR13\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos~(13)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00479}{479}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4a77aa07922b7541f1e1c936a6651713}\label{reg__gpio_8h_a4a77aa07922b7541f1e1c936a6651713}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR14@{GPIO\_BRR\_BR14}}
\index{GPIO\_BRR\_BR14@{GPIO\_BRR\_BR14}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR14}{GPIO\_BRR\_BR14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR14~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a10e2ac4dac68a55a7c574736a2964312}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos}})}



Portx Set bit 14 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00482}{482}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a10e2ac4dac68a55a7c574736a2964312}\label{reg__gpio_8h_a10e2ac4dac68a55a7c574736a2964312}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR14\_Pos@{GPIO\_BRR\_BR14\_Pos}}
\index{GPIO\_BRR\_BR14\_Pos@{GPIO\_BRR\_BR14\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR14\_Pos}{GPIO\_BRR\_BR14\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos~(14)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00481}{481}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ab2ab1e0d0902e871836ae13d70c566df}\label{reg__gpio_8h_ab2ab1e0d0902e871836ae13d70c566df}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR15@{GPIO\_BRR\_BR15}}
\index{GPIO\_BRR\_BR15@{GPIO\_BRR\_BR15}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR15}{GPIO\_BRR\_BR15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR15~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a7d13b2c8e758203e32008267734f961f}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos}})}



Portx Set bit 15 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00484}{484}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7d13b2c8e758203e32008267734f961f}\label{reg__gpio_8h_a7d13b2c8e758203e32008267734f961f}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR15\_Pos@{GPIO\_BRR\_BR15\_Pos}}
\index{GPIO\_BRR\_BR15\_Pos@{GPIO\_BRR\_BR15\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR15\_Pos}{GPIO\_BRR\_BR15\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos~(15)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00483}{483}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a483e475a913145601000fc57ef63afcd}\label{reg__gpio_8h_a483e475a913145601000fc57ef63afcd}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR1\_Pos@{GPIO\_BRR\_BR1\_Pos}}
\index{GPIO\_BRR\_BR1\_Pos@{GPIO\_BRR\_BR1\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR1\_Pos}{GPIO\_BRR\_BR1\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00455}{455}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aeebe4dddede0f14e00885b70c09bbd09}\label{reg__gpio_8h_aeebe4dddede0f14e00885b70c09bbd09}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR2@{GPIO\_BRR\_BR2}}
\index{GPIO\_BRR\_BR2@{GPIO\_BRR\_BR2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR2}{GPIO\_BRR\_BR2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR2~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_adb13164bb973d1a4591ca626903e66b7}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos}})}



Portx Set bit 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00458}{458}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_adb13164bb973d1a4591ca626903e66b7}\label{reg__gpio_8h_adb13164bb973d1a4591ca626903e66b7}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR2\_Pos@{GPIO\_BRR\_BR2\_Pos}}
\index{GPIO\_BRR\_BR2\_Pos@{GPIO\_BRR\_BR2\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR2\_Pos}{GPIO\_BRR\_BR2\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00457}{457}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a95b3047fcdfe9269f5a94b6412ec6a3c}\label{reg__gpio_8h_a95b3047fcdfe9269f5a94b6412ec6a3c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR3@{GPIO\_BRR\_BR3}}
\index{GPIO\_BRR\_BR3@{GPIO\_BRR\_BR3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR3}{GPIO\_BRR\_BR3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR3~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ac814288cc968b01d3e7ee1b6d340a8dd}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos}})}



Portx Set bit 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00460}{460}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac814288cc968b01d3e7ee1b6d340a8dd}\label{reg__gpio_8h_ac814288cc968b01d3e7ee1b6d340a8dd}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR3\_Pos@{GPIO\_BRR\_BR3\_Pos}}
\index{GPIO\_BRR\_BR3\_Pos@{GPIO\_BRR\_BR3\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR3\_Pos}{GPIO\_BRR\_BR3\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos~(3)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00459}{459}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8fc7d79f0103f892f8c3a87d8038525a}\label{reg__gpio_8h_a8fc7d79f0103f892f8c3a87d8038525a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR4@{GPIO\_BRR\_BR4}}
\index{GPIO\_BRR\_BR4@{GPIO\_BRR\_BR4}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR4}{GPIO\_BRR\_BR4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR4~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ac9f7fabe9e3187ac070c2ed6e4ae7725}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos}})}



Portx Set bit 4 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00462}{462}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac9f7fabe9e3187ac070c2ed6e4ae7725}\label{reg__gpio_8h_ac9f7fabe9e3187ac070c2ed6e4ae7725}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR4\_Pos@{GPIO\_BRR\_BR4\_Pos}}
\index{GPIO\_BRR\_BR4\_Pos@{GPIO\_BRR\_BR4\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR4\_Pos}{GPIO\_BRR\_BR4\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00461}{461}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a6cc7663eaa1496185041af93b4ff808b}\label{reg__gpio_8h_a6cc7663eaa1496185041af93b4ff808b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR5@{GPIO\_BRR\_BR5}}
\index{GPIO\_BRR\_BR5@{GPIO\_BRR\_BR5}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR5}{GPIO\_BRR\_BR5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR5~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a6b24f01f67db366ff6adf86f5f940669}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos}})}



Portx Set bit 5 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00464}{464}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a6b24f01f67db366ff6adf86f5f940669}\label{reg__gpio_8h_a6b24f01f67db366ff6adf86f5f940669}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR5\_Pos@{GPIO\_BRR\_BR5\_Pos}}
\index{GPIO\_BRR\_BR5\_Pos@{GPIO\_BRR\_BR5\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR5\_Pos}{GPIO\_BRR\_BR5\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos~(5)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00463}{463}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_afa84d5cb9d0a0a945389ad0fef07eb2a}\label{reg__gpio_8h_afa84d5cb9d0a0a945389ad0fef07eb2a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR6@{GPIO\_BRR\_BR6}}
\index{GPIO\_BRR\_BR6@{GPIO\_BRR\_BR6}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR6}{GPIO\_BRR\_BR6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR6~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a22e8aaa7e05c2f824d6fc1ae83f04913}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos}})}



Portx Set bit 6 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00466}{466}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a22e8aaa7e05c2f824d6fc1ae83f04913}\label{reg__gpio_8h_a22e8aaa7e05c2f824d6fc1ae83f04913}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR6\_Pos@{GPIO\_BRR\_BR6\_Pos}}
\index{GPIO\_BRR\_BR6\_Pos@{GPIO\_BRR\_BR6\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR6\_Pos}{GPIO\_BRR\_BR6\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos~(6)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00465}{465}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5110afe1f5bda4fde7983b447ce162c4}\label{reg__gpio_8h_a5110afe1f5bda4fde7983b447ce162c4}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR7@{GPIO\_BRR\_BR7}}
\index{GPIO\_BRR\_BR7@{GPIO\_BRR\_BR7}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR7}{GPIO\_BRR\_BR7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR7~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a321d9cc2bc9fd4601694780ac4fcc7f6}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos}})}



Portx Set bit 7 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00468}{468}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a321d9cc2bc9fd4601694780ac4fcc7f6}\label{reg__gpio_8h_a321d9cc2bc9fd4601694780ac4fcc7f6}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR7\_Pos@{GPIO\_BRR\_BR7\_Pos}}
\index{GPIO\_BRR\_BR7\_Pos@{GPIO\_BRR\_BR7\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR7\_Pos}{GPIO\_BRR\_BR7\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos~(7)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00467}{467}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae1560a3457fcec47c6f1871cf225557e}\label{reg__gpio_8h_ae1560a3457fcec47c6f1871cf225557e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR8@{GPIO\_BRR\_BR8}}
\index{GPIO\_BRR\_BR8@{GPIO\_BRR\_BR8}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR8}{GPIO\_BRR\_BR8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR8~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_af45a746e5bb2a1c132093a2844d22683}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos}})}



Portx Set bit 8 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00470}{470}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_af45a746e5bb2a1c132093a2844d22683}\label{reg__gpio_8h_af45a746e5bb2a1c132093a2844d22683}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR8\_Pos@{GPIO\_BRR\_BR8\_Pos}}
\index{GPIO\_BRR\_BR8\_Pos@{GPIO\_BRR\_BR8\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR8\_Pos}{GPIO\_BRR\_BR8\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00469}{469}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a248ac798aa8fdd42573fa6ff4762ba58}\label{reg__gpio_8h_a248ac798aa8fdd42573fa6ff4762ba58}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR9@{GPIO\_BRR\_BR9}}
\index{GPIO\_BRR\_BR9@{GPIO\_BRR\_BR9}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR9}{GPIO\_BRR\_BR9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR9~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a84ae3878f9088d349453430a79e26810}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos}})}



Portx Set bit 9 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00472}{472}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a84ae3878f9088d349453430a79e26810}\label{reg__gpio_8h_a84ae3878f9088d349453430a79e26810}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR9\_Pos@{GPIO\_BRR\_BR9\_Pos}}
\index{GPIO\_BRR\_BR9\_Pos@{GPIO\_BRR\_BR9\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR9\_Pos}{GPIO\_BRR\_BR9\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos~(9)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00471}{471}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5d8030c7ce982bcaf4c1cefb651b1c85}\label{reg__gpio_8h_a5d8030c7ce982bcaf4c1cefb651b1c85}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BRR\_BR\_Pos@{GPIO\_BRR\_BR\_Pos}}
\index{GPIO\_BRR\_BR\_Pos@{GPIO\_BRR\_BR\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BRR\_BR\_Pos}{GPIO\_BRR\_BR\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+\+Pos~(0)}



GPIO\+\_\+\+BRR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00447}{447}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a44316fb208a551d63550ab435a65faaf}\label{reg__gpio_8h_a44316fb208a551d63550ab435a65faaf}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR0@{GPIO\_BSRR\_BR0}}
\index{GPIO\_BSRR\_BR0@{GPIO\_BSRR\_BR0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR0}{GPIO\_BSRR\_BR0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9b9e4440bb44a4ab919e9a0171af788b}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}})}



Portx Reset bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00412}{412}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9b9e4440bb44a4ab919e9a0171af788b}\label{reg__gpio_8h_a9b9e4440bb44a4ab919e9a0171af788b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR0\_Pos@{GPIO\_BSRR\_BR0\_Pos}}
\index{GPIO\_BSRR\_BR0\_Pos@{GPIO\_BSRR\_BR0\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR0\_Pos}{GPIO\_BSRR\_BR0\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos~(16)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00411}{411}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a855ce6a1019d453bd1fbe9f61b5531b8}\label{reg__gpio_8h_a855ce6a1019d453bd1fbe9f61b5531b8}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR1@{GPIO\_BSRR\_BR1}}
\index{GPIO\_BSRR\_BR1@{GPIO\_BSRR\_BR1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR1}{GPIO\_BSRR\_BR1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a075d239db694cea8f30c70534ddf7be9}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}})}



Portx Reset bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00414}{414}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a98581ac23be9f4fa003686d2ea523a81}\label{reg__gpio_8h_a98581ac23be9f4fa003686d2ea523a81}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR10@{GPIO\_BSRR\_BR10}}
\index{GPIO\_BSRR\_BR10@{GPIO\_BSRR\_BR10}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR10}{GPIO\_BSRR\_BR10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR10~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a968f494c3928ba28bfa7c87da5f2cbaa}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}})}



Portx Reset bit 10 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00432}{432}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a968f494c3928ba28bfa7c87da5f2cbaa}\label{reg__gpio_8h_a968f494c3928ba28bfa7c87da5f2cbaa}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR10\_Pos@{GPIO\_BSRR\_BR10\_Pos}}
\index{GPIO\_BSRR\_BR10\_Pos@{GPIO\_BSRR\_BR10\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR10\_Pos}{GPIO\_BSRR\_BR10\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos~(26)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00431}{431}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_acedacd6c3e840a8172269cac3dbb550b}\label{reg__gpio_8h_acedacd6c3e840a8172269cac3dbb550b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR11@{GPIO\_BSRR\_BR11}}
\index{GPIO\_BSRR\_BR11@{GPIO\_BSRR\_BR11}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR11}{GPIO\_BSRR\_BR11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR11~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8b421b338b145649e8937806472a59c6}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}})}



Portx Reset bit 11 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00434}{434}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8b421b338b145649e8937806472a59c6}\label{reg__gpio_8h_a8b421b338b145649e8937806472a59c6}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR11\_Pos@{GPIO\_BSRR\_BR11\_Pos}}
\index{GPIO\_BSRR\_BR11\_Pos@{GPIO\_BSRR\_BR11\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR11\_Pos}{GPIO\_BSRR\_BR11\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos~(27)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00433}{433}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4622e78de418b59cd4199928801b6958}\label{reg__gpio_8h_a4622e78de418b59cd4199928801b6958}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR12@{GPIO\_BSRR\_BR12}}
\index{GPIO\_BSRR\_BR12@{GPIO\_BSRR\_BR12}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR12}{GPIO\_BSRR\_BR12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR12~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a79f141572b1c065dcabbc7ddfe4092f2}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}})}



Portx Reset bit 12 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00436}{436}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a79f141572b1c065dcabbc7ddfe4092f2}\label{reg__gpio_8h_a79f141572b1c065dcabbc7ddfe4092f2}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR12\_Pos@{GPIO\_BSRR\_BR12\_Pos}}
\index{GPIO\_BSRR\_BR12\_Pos@{GPIO\_BSRR\_BR12\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR12\_Pos}{GPIO\_BSRR\_BR12\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos~(28)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00435}{435}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a292c1d0172620e0454ccc36f91f0c6ea}\label{reg__gpio_8h_a292c1d0172620e0454ccc36f91f0c6ea}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR13@{GPIO\_BSRR\_BR13}}
\index{GPIO\_BSRR\_BR13@{GPIO\_BSRR\_BR13}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR13}{GPIO\_BSRR\_BR13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR13~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a53a07a77a4bb0457b13abfee48ed3e39}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}})}



Portx Reset bit 13 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00438}{438}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a53a07a77a4bb0457b13abfee48ed3e39}\label{reg__gpio_8h_a53a07a77a4bb0457b13abfee48ed3e39}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR13\_Pos@{GPIO\_BSRR\_BR13\_Pos}}
\index{GPIO\_BSRR\_BR13\_Pos@{GPIO\_BSRR\_BR13\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR13\_Pos}{GPIO\_BSRR\_BR13\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos~(29)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00437}{437}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a32477ac5ab4f5c7257ca332bb691b7cf}\label{reg__gpio_8h_a32477ac5ab4f5c7257ca332bb691b7cf}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR14@{GPIO\_BSRR\_BR14}}
\index{GPIO\_BSRR\_BR14@{GPIO\_BSRR\_BR14}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR14}{GPIO\_BSRR\_BR14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR14~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1e6b3f0c1a866cd39319f28cacbb768e}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}})}



Portx Reset bit 14 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00440}{440}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a1e6b3f0c1a866cd39319f28cacbb768e}\label{reg__gpio_8h_a1e6b3f0c1a866cd39319f28cacbb768e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR14\_Pos@{GPIO\_BSRR\_BR14\_Pos}}
\index{GPIO\_BSRR\_BR14\_Pos@{GPIO\_BSRR\_BR14\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR14\_Pos}{GPIO\_BSRR\_BR14\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos~(30)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00439}{439}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a3c6d612adeaae9b26d0ea4af74ffe1cd}\label{reg__gpio_8h_a3c6d612adeaae9b26d0ea4af74ffe1cd}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR15@{GPIO\_BSRR\_BR15}}
\index{GPIO\_BSRR\_BR15@{GPIO\_BSRR\_BR15}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR15}{GPIO\_BSRR\_BR15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR15~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a30d885f9a72889c6f1070b6da4d4d782}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}})}



Portx Reset bit 15 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00442}{442}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a30d885f9a72889c6f1070b6da4d4d782}\label{reg__gpio_8h_a30d885f9a72889c6f1070b6da4d4d782}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR15\_Pos@{GPIO\_BSRR\_BR15\_Pos}}
\index{GPIO\_BSRR\_BR15\_Pos@{GPIO\_BSRR\_BR15\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR15\_Pos}{GPIO\_BSRR\_BR15\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos~(31)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00441}{441}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a075d239db694cea8f30c70534ddf7be9}\label{reg__gpio_8h_a075d239db694cea8f30c70534ddf7be9}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR1\_Pos@{GPIO\_BSRR\_BR1\_Pos}}
\index{GPIO\_BSRR\_BR1\_Pos@{GPIO\_BSRR\_BR1\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR1\_Pos}{GPIO\_BSRR\_BR1\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos~(17)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00413}{413}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7ac2103861a8ab0c8c8fed5e3bf7db0a}\label{reg__gpio_8h_a7ac2103861a8ab0c8c8fed5e3bf7db0a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR2@{GPIO\_BSRR\_BR2}}
\index{GPIO\_BSRR\_BR2@{GPIO\_BSRR\_BR2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR2}{GPIO\_BSRR\_BR2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR2~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2c5825e38ef02071bf0d888ab636d241}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}})}



Portx Reset bit 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00416}{416}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2c5825e38ef02071bf0d888ab636d241}\label{reg__gpio_8h_a2c5825e38ef02071bf0d888ab636d241}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR2\_Pos@{GPIO\_BSRR\_BR2\_Pos}}
\index{GPIO\_BSRR\_BR2\_Pos@{GPIO\_BSRR\_BR2\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR2\_Pos}{GPIO\_BSRR\_BR2\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos~(18)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00415}{415}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_af256a26094e33026f7f575f04d0e05c9}\label{reg__gpio_8h_af256a26094e33026f7f575f04d0e05c9}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR3@{GPIO\_BSRR\_BR3}}
\index{GPIO\_BSRR\_BR3@{GPIO\_BSRR\_BR3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR3}{GPIO\_BSRR\_BR3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR3~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1ef6b53609ca5d188a6916d8574d6030}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}})}



Portx Reset bit 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00418}{418}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a1ef6b53609ca5d188a6916d8574d6030}\label{reg__gpio_8h_a1ef6b53609ca5d188a6916d8574d6030}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR3\_Pos@{GPIO\_BSRR\_BR3\_Pos}}
\index{GPIO\_BSRR\_BR3\_Pos@{GPIO\_BSRR\_BR3\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR3\_Pos}{GPIO\_BSRR\_BR3\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos~(19)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00417}{417}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac84f66118397bb661ad9edfdd50432f0}\label{reg__gpio_8h_ac84f66118397bb661ad9edfdd50432f0}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR4@{GPIO\_BSRR\_BR4}}
\index{GPIO\_BSRR\_BR4@{GPIO\_BSRR\_BR4}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR4}{GPIO\_BSRR\_BR4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR4~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a71bbd49dad3b3dcd6ecb60b0fb1fa8eb}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}})}



Portx Reset bit 4 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00420}{420}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a71bbd49dad3b3dcd6ecb60b0fb1fa8eb}\label{reg__gpio_8h_a71bbd49dad3b3dcd6ecb60b0fb1fa8eb}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR4\_Pos@{GPIO\_BSRR\_BR4\_Pos}}
\index{GPIO\_BSRR\_BR4\_Pos@{GPIO\_BSRR\_BR4\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR4\_Pos}{GPIO\_BSRR\_BR4\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos~(20)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00419}{419}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a09a777f006ef68641e80110f20117a8d}\label{reg__gpio_8h_a09a777f006ef68641e80110f20117a8d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR5@{GPIO\_BSRR\_BR5}}
\index{GPIO\_BSRR\_BR5@{GPIO\_BSRR\_BR5}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR5}{GPIO\_BSRR\_BR5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR5~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa565b7acd495e70be1b68204ef2910db}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}})}



Portx Reset bit 5 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00422}{422}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aa565b7acd495e70be1b68204ef2910db}\label{reg__gpio_8h_aa565b7acd495e70be1b68204ef2910db}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR5\_Pos@{GPIO\_BSRR\_BR5\_Pos}}
\index{GPIO\_BSRR\_BR5\_Pos@{GPIO\_BSRR\_BR5\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR5\_Pos}{GPIO\_BSRR\_BR5\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos~(21)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00421}{421}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8695c8bfcc32bda2806805339db1e8ce}\label{reg__gpio_8h_a8695c8bfcc32bda2806805339db1e8ce}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR6@{GPIO\_BSRR\_BR6}}
\index{GPIO\_BSRR\_BR6@{GPIO\_BSRR\_BR6}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR6}{GPIO\_BSRR\_BR6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR6~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_afce8dd4c2ed3764a234fc40ad192ae03}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}})}



Portx Reset bit 6 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00424}{424}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_afce8dd4c2ed3764a234fc40ad192ae03}\label{reg__gpio_8h_afce8dd4c2ed3764a234fc40ad192ae03}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR6\_Pos@{GPIO\_BSRR\_BR6\_Pos}}
\index{GPIO\_BSRR\_BR6\_Pos@{GPIO\_BSRR\_BR6\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR6\_Pos}{GPIO\_BSRR\_BR6\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos~(22)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00423}{423}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aba577e8f2650976f219ad7ad93244f8a}\label{reg__gpio_8h_aba577e8f2650976f219ad7ad93244f8a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR7@{GPIO\_BSRR\_BR7}}
\index{GPIO\_BSRR\_BR7@{GPIO\_BSRR\_BR7}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR7}{GPIO\_BSRR\_BR7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR7~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a34e114c3d131dbb2abc05837b9c20fff}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}})}



Portx Reset bit 7 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00426}{426}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a34e114c3d131dbb2abc05837b9c20fff}\label{reg__gpio_8h_a34e114c3d131dbb2abc05837b9c20fff}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR7\_Pos@{GPIO\_BSRR\_BR7\_Pos}}
\index{GPIO\_BSRR\_BR7\_Pos@{GPIO\_BSRR\_BR7\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR7\_Pos}{GPIO\_BSRR\_BR7\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos~(23)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00425}{425}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aaedbc146cc7659d51bc5f472d3a405ee}\label{reg__gpio_8h_aaedbc146cc7659d51bc5f472d3a405ee}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR8@{GPIO\_BSRR\_BR8}}
\index{GPIO\_BSRR\_BR8@{GPIO\_BSRR\_BR8}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR8}{GPIO\_BSRR\_BR8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR8~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_adebc6e8a656a3adbff46f398b5bcb3d4}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}})}



Portx Reset bit 8 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00428}{428}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_adebc6e8a656a3adbff46f398b5bcb3d4}\label{reg__gpio_8h_adebc6e8a656a3adbff46f398b5bcb3d4}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR8\_Pos@{GPIO\_BSRR\_BR8\_Pos}}
\index{GPIO\_BSRR\_BR8\_Pos@{GPIO\_BSRR\_BR8\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR8\_Pos}{GPIO\_BSRR\_BR8\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos~(24)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00427}{427}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aa3e0c779115c59cb98e021ede5605df3}\label{reg__gpio_8h_aa3e0c779115c59cb98e021ede5605df3}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR9@{GPIO\_BSRR\_BR9}}
\index{GPIO\_BSRR\_BR9@{GPIO\_BSRR\_BR9}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR9}{GPIO\_BSRR\_BR9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR9~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a13d98b977fc86581e566299bd363176d}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}})}



Portx Reset bit 9 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00430}{430}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a13d98b977fc86581e566299bd363176d}\label{reg__gpio_8h_a13d98b977fc86581e566299bd363176d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BR9\_Pos@{GPIO\_BSRR\_BR9\_Pos}}
\index{GPIO\_BSRR\_BR9\_Pos@{GPIO\_BSRR\_BR9\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BR9\_Pos}{GPIO\_BSRR\_BR9\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos~(25)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00429}{429}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8907bab25e0f65a5ae1b4fddb86619e7}\label{reg__gpio_8h_a8907bab25e0f65a5ae1b4fddb86619e7}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS@{GPIO\_BSRR\_BS}}
\index{GPIO\_BSRR\_BS@{GPIO\_BSRR\_BS}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS}{GPIO\_BSRR\_BS}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS~(0x\+FFFFU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae0ff4c4bddcc0f6cda509b3746668830}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+\+Pos}})}



Portx Reset ///////////////////////////////////////////////////////////////////////////// 

GPIO\+\_\+\+BSRR Register Bit Definition 

在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00377}{377}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4bdfbe2a618de42c420de923b2f8507d}\label{reg__gpio_8h_a4bdfbe2a618de42c420de923b2f8507d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS0@{GPIO\_BSRR\_BS0}}
\index{GPIO\_BSRR\_BS0@{GPIO\_BSRR\_BS0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS0}{GPIO\_BSRR\_BS0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a409d8650af1aa0e1958cc1ed2f96acda}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}})}



Portx Set bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00379}{379}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a409d8650af1aa0e1958cc1ed2f96acda}\label{reg__gpio_8h_a409d8650af1aa0e1958cc1ed2f96acda}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS0\_Pos@{GPIO\_BSRR\_BS0\_Pos}}
\index{GPIO\_BSRR\_BS0\_Pos@{GPIO\_BSRR\_BS0\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS0\_Pos}{GPIO\_BSRR\_BS0\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00378}{378}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a316604d9223fee0c0591b58bd42b5f51}\label{reg__gpio_8h_a316604d9223fee0c0591b58bd42b5f51}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS1@{GPIO\_BSRR\_BS1}}
\index{GPIO\_BSRR\_BS1@{GPIO\_BSRR\_BS1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS1}{GPIO\_BSRR\_BS1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a7457f610b20ffdd73c97d90724ed4d4e}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}})}



Portx Set bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00381}{381}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_adbe42933da56edaa62f89d6fb5093b32}\label{reg__gpio_8h_adbe42933da56edaa62f89d6fb5093b32}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS10@{GPIO\_BSRR\_BS10}}
\index{GPIO\_BSRR\_BS10@{GPIO\_BSRR\_BS10}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS10}{GPIO\_BSRR\_BS10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS10~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_af85195c9fb5642687151366b0f363441}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}})}



Portx Set bit 10 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00399}{399}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_af85195c9fb5642687151366b0f363441}\label{reg__gpio_8h_af85195c9fb5642687151366b0f363441}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS10\_Pos@{GPIO\_BSRR\_BS10\_Pos}}
\index{GPIO\_BSRR\_BS10\_Pos@{GPIO\_BSRR\_BS10\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS10\_Pos}{GPIO\_BSRR\_BS10\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00398}{398}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a71b06aba868da67827335c823cde772c}\label{reg__gpio_8h_a71b06aba868da67827335c823cde772c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS11@{GPIO\_BSRR\_BS11}}
\index{GPIO\_BSRR\_BS11@{GPIO\_BSRR\_BS11}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS11}{GPIO\_BSRR\_BS11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS11~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a7f79cf6b45de75813ed9d2af64f0d91b}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}})}



Portx Set bit 11 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00401}{401}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7f79cf6b45de75813ed9d2af64f0d91b}\label{reg__gpio_8h_a7f79cf6b45de75813ed9d2af64f0d91b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS11\_Pos@{GPIO\_BSRR\_BS11\_Pos}}
\index{GPIO\_BSRR\_BS11\_Pos@{GPIO\_BSRR\_BS11\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS11\_Pos}{GPIO\_BSRR\_BS11\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos~(11)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00400}{400}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a34dec3bc91096fccb3339f2d6d181846}\label{reg__gpio_8h_a34dec3bc91096fccb3339f2d6d181846}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS12@{GPIO\_BSRR\_BS12}}
\index{GPIO\_BSRR\_BS12@{GPIO\_BSRR\_BS12}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS12}{GPIO\_BSRR\_BS12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS12~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4302c8e25dd2711d37262b73865f3c19}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}})}



Portx Set bit 12 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00403}{403}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4302c8e25dd2711d37262b73865f3c19}\label{reg__gpio_8h_a4302c8e25dd2711d37262b73865f3c19}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS12\_Pos@{GPIO\_BSRR\_BS12\_Pos}}
\index{GPIO\_BSRR\_BS12\_Pos@{GPIO\_BSRR\_BS12\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS12\_Pos}{GPIO\_BSRR\_BS12\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00402}{402}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a1ea853befe5a2a238f0e0fe5d6c41b9c}\label{reg__gpio_8h_a1ea853befe5a2a238f0e0fe5d6c41b9c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS13@{GPIO\_BSRR\_BS13}}
\index{GPIO\_BSRR\_BS13@{GPIO\_BSRR\_BS13}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS13}{GPIO\_BSRR\_BS13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS13~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a5fe11d923932261f904c089da78e7ebc}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}})}



Portx Set bit 13 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00405}{405}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5fe11d923932261f904c089da78e7ebc}\label{reg__gpio_8h_a5fe11d923932261f904c089da78e7ebc}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS13\_Pos@{GPIO\_BSRR\_BS13\_Pos}}
\index{GPIO\_BSRR\_BS13\_Pos@{GPIO\_BSRR\_BS13\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS13\_Pos}{GPIO\_BSRR\_BS13\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos~(13)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00404}{404}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a24e32d8f8af43a171ed1a4c7eb202d17}\label{reg__gpio_8h_a24e32d8f8af43a171ed1a4c7eb202d17}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS14@{GPIO\_BSRR\_BS14}}
\index{GPIO\_BSRR\_BS14@{GPIO\_BSRR\_BS14}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS14}{GPIO\_BSRR\_BS14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS14~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a7c86de2a9b2e7394040a65bf114131bc}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}})}



Portx Set bit 14 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00407}{407}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7c86de2a9b2e7394040a65bf114131bc}\label{reg__gpio_8h_a7c86de2a9b2e7394040a65bf114131bc}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS14\_Pos@{GPIO\_BSRR\_BS14\_Pos}}
\index{GPIO\_BSRR\_BS14\_Pos@{GPIO\_BSRR\_BS14\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS14\_Pos}{GPIO\_BSRR\_BS14\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos~(14)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00406}{406}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ad8427fb5c9074e51fbf27480a6a65a80}\label{reg__gpio_8h_ad8427fb5c9074e51fbf27480a6a65a80}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS15@{GPIO\_BSRR\_BS15}}
\index{GPIO\_BSRR\_BS15@{GPIO\_BSRR\_BS15}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS15}{GPIO\_BSRR\_BS15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS15~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae93dccdbf7e8ef41da1b847975cf0eac}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}})}



Portx Set bit 15 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00409}{409}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae93dccdbf7e8ef41da1b847975cf0eac}\label{reg__gpio_8h_ae93dccdbf7e8ef41da1b847975cf0eac}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS15\_Pos@{GPIO\_BSRR\_BS15\_Pos}}
\index{GPIO\_BSRR\_BS15\_Pos@{GPIO\_BSRR\_BS15\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS15\_Pos}{GPIO\_BSRR\_BS15\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos~(15)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00408}{408}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7457f610b20ffdd73c97d90724ed4d4e}\label{reg__gpio_8h_a7457f610b20ffdd73c97d90724ed4d4e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS1\_Pos@{GPIO\_BSRR\_BS1\_Pos}}
\index{GPIO\_BSRR\_BS1\_Pos@{GPIO\_BSRR\_BS1\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS1\_Pos}{GPIO\_BSRR\_BS1\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00380}{380}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_acc89617a25217236b94eec1fd93891cb}\label{reg__gpio_8h_acc89617a25217236b94eec1fd93891cb}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS2@{GPIO\_BSRR\_BS2}}
\index{GPIO\_BSRR\_BS2@{GPIO\_BSRR\_BS2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS2}{GPIO\_BSRR\_BS2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS2~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a3af1acce0c96a515284b6f8bd12b8436}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}})}



Portx Set bit 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00383}{383}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a3af1acce0c96a515284b6f8bd12b8436}\label{reg__gpio_8h_a3af1acce0c96a515284b6f8bd12b8436}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS2\_Pos@{GPIO\_BSRR\_BS2\_Pos}}
\index{GPIO\_BSRR\_BS2\_Pos@{GPIO\_BSRR\_BS2\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS2\_Pos}{GPIO\_BSRR\_BS2\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00382}{382}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a79e5ac9ace2d797ecfcc3d633c7ca52f}\label{reg__gpio_8h_a79e5ac9ace2d797ecfcc3d633c7ca52f}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS3@{GPIO\_BSRR\_BS3}}
\index{GPIO\_BSRR\_BS3@{GPIO\_BSRR\_BS3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS3}{GPIO\_BSRR\_BS3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS3~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ac0837604e1baac4b8b86fc3e660b17ad}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}})}



Portx Set bit 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00385}{385}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac0837604e1baac4b8b86fc3e660b17ad}\label{reg__gpio_8h_ac0837604e1baac4b8b86fc3e660b17ad}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS3\_Pos@{GPIO\_BSRR\_BS3\_Pos}}
\index{GPIO\_BSRR\_BS3\_Pos@{GPIO\_BSRR\_BS3\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS3\_Pos}{GPIO\_BSRR\_BS3\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos~(3)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00384}{384}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a692f3966c5260fd55f3bb09829f69e75}\label{reg__gpio_8h_a692f3966c5260fd55f3bb09829f69e75}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS4@{GPIO\_BSRR\_BS4}}
\index{GPIO\_BSRR\_BS4@{GPIO\_BSRR\_BS4}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS4}{GPIO\_BSRR\_BS4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS4~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae421b6676ce8b2865cbb6e15fc45d495}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}})}



Portx Set bit 4 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00387}{387}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae421b6676ce8b2865cbb6e15fc45d495}\label{reg__gpio_8h_ae421b6676ce8b2865cbb6e15fc45d495}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS4\_Pos@{GPIO\_BSRR\_BS4\_Pos}}
\index{GPIO\_BSRR\_BS4\_Pos@{GPIO\_BSRR\_BS4\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS4\_Pos}{GPIO\_BSRR\_BS4\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00386}{386}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5ea824455e136eee60ec17f42dabab0b}\label{reg__gpio_8h_a5ea824455e136eee60ec17f42dabab0b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS5@{GPIO\_BSRR\_BS5}}
\index{GPIO\_BSRR\_BS5@{GPIO\_BSRR\_BS5}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS5}{GPIO\_BSRR\_BS5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS5~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ad686100d76807920229b49d233cbd96d}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}})}



Portx Set bit 5 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00389}{389}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ad686100d76807920229b49d233cbd96d}\label{reg__gpio_8h_ad686100d76807920229b49d233cbd96d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS5\_Pos@{GPIO\_BSRR\_BS5\_Pos}}
\index{GPIO\_BSRR\_BS5\_Pos@{GPIO\_BSRR\_BS5\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS5\_Pos}{GPIO\_BSRR\_BS5\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos~(5)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00388}{388}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a69b3333e39824fde00bc36b181de3929}\label{reg__gpio_8h_a69b3333e39824fde00bc36b181de3929}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS6@{GPIO\_BSRR\_BS6}}
\index{GPIO\_BSRR\_BS6@{GPIO\_BSRR\_BS6}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS6}{GPIO\_BSRR\_BS6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS6~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a91f4268de41bba2e411879d3fa900af7}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}})}



Portx Set bit 6 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00391}{391}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a91f4268de41bba2e411879d3fa900af7}\label{reg__gpio_8h_a91f4268de41bba2e411879d3fa900af7}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS6\_Pos@{GPIO\_BSRR\_BS6\_Pos}}
\index{GPIO\_BSRR\_BS6\_Pos@{GPIO\_BSRR\_BS6\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS6\_Pos}{GPIO\_BSRR\_BS6\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos~(6)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00390}{390}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_af9836771d1c021b9b7350fd3c3d544b0}\label{reg__gpio_8h_af9836771d1c021b9b7350fd3c3d544b0}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS7@{GPIO\_BSRR\_BS7}}
\index{GPIO\_BSRR\_BS7@{GPIO\_BSRR\_BS7}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS7}{GPIO\_BSRR\_BS7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS7~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a6d1dd4ddac06be768bb7727bcb657081}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}})}



Portx Set bit 7 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00393}{393}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a6d1dd4ddac06be768bb7727bcb657081}\label{reg__gpio_8h_a6d1dd4ddac06be768bb7727bcb657081}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS7\_Pos@{GPIO\_BSRR\_BS7\_Pos}}
\index{GPIO\_BSRR\_BS7\_Pos@{GPIO\_BSRR\_BS7\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS7\_Pos}{GPIO\_BSRR\_BS7\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos~(7)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00392}{392}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2c295b6482aa91ef51198e570166f60f}\label{reg__gpio_8h_a2c295b6482aa91ef51198e570166f60f}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS8@{GPIO\_BSRR\_BS8}}
\index{GPIO\_BSRR\_BS8@{GPIO\_BSRR\_BS8}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS8}{GPIO\_BSRR\_BS8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS8~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a595b5fd07dcafd23fd6ed6e23cb43b5a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}})}



Portx Set bit 8 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00395}{395}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a595b5fd07dcafd23fd6ed6e23cb43b5a}\label{reg__gpio_8h_a595b5fd07dcafd23fd6ed6e23cb43b5a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS8\_Pos@{GPIO\_BSRR\_BS8\_Pos}}
\index{GPIO\_BSRR\_BS8\_Pos@{GPIO\_BSRR\_BS8\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS8\_Pos}{GPIO\_BSRR\_BS8\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00394}{394}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a49258fbb201ec8e332b248bbd0370b07}\label{reg__gpio_8h_a49258fbb201ec8e332b248bbd0370b07}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS9@{GPIO\_BSRR\_BS9}}
\index{GPIO\_BSRR\_BS9@{GPIO\_BSRR\_BS9}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS9}{GPIO\_BSRR\_BS9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS9~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ab415c303400428fa585419e57aa2513d}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}})}



Portx Set bit 9 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00397}{397}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ab415c303400428fa585419e57aa2513d}\label{reg__gpio_8h_ab415c303400428fa585419e57aa2513d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS9\_Pos@{GPIO\_BSRR\_BS9\_Pos}}
\index{GPIO\_BSRR\_BS9\_Pos@{GPIO\_BSRR\_BS9\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS9\_Pos}{GPIO\_BSRR\_BS9\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos~(9)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00396}{396}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae0ff4c4bddcc0f6cda509b3746668830}\label{reg__gpio_8h_ae0ff4c4bddcc0f6cda509b3746668830}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_BSRR\_BS\_Pos@{GPIO\_BSRR\_BS\_Pos}}
\index{GPIO\_BSRR\_BS\_Pos@{GPIO\_BSRR\_BS\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BSRR\_BS\_Pos}{GPIO\_BSRR\_BS\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+\+Pos~(0)}



GPIO\+\_\+\+BRR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00373}{373}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a512d699c2adf0866e7c12b34c19eb342}\label{reg__gpio_8h_a512d699c2adf0866e7c12b34c19eb342}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_10MHZ\_AF\_OD@{GPIO\_CNF\_MODE\_10MHZ\_AF\_OD}}
\index{GPIO\_CNF\_MODE\_10MHZ\_AF\_OD@{GPIO\_CNF\_MODE\_10MHZ\_AF\_OD}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_10MHZ\_AF\_OD}{GPIO\_CNF\_MODE\_10MHZ\_AF\_OD}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+10\+MHZ\+\_\+\+AF\+\_\+\+OD~0x0\+FUL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00113}{113}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8fb30e5cbc8da1351fee180a3532dd94}\label{reg__gpio_8h_a8fb30e5cbc8da1351fee180a3532dd94}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_10MHZ\_AF\_PP@{GPIO\_CNF\_MODE\_10MHZ\_AF\_PP}}
\index{GPIO\_CNF\_MODE\_10MHZ\_AF\_PP@{GPIO\_CNF\_MODE\_10MHZ\_AF\_PP}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_10MHZ\_AF\_PP}{GPIO\_CNF\_MODE\_10MHZ\_AF\_PP}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+10\+MHZ\+\_\+\+AF\+\_\+\+PP~0x0\+BUL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00112}{112}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae3082e6a0ba419a20316c70022bcff23}\label{reg__gpio_8h_ae3082e6a0ba419a20316c70022bcff23}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_10MHZ\_OUT\_OD@{GPIO\_CNF\_MODE\_10MHZ\_OUT\_OD}}
\index{GPIO\_CNF\_MODE\_10MHZ\_OUT\_OD@{GPIO\_CNF\_MODE\_10MHZ\_OUT\_OD}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_10MHZ\_OUT\_OD}{GPIO\_CNF\_MODE\_10MHZ\_OUT\_OD}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+10\+MHZ\+\_\+\+OUT\+\_\+\+OD~0x07\+UL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00111}{111}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a013da5b2bcc7997b9edc2f66c39d6984}\label{reg__gpio_8h_a013da5b2bcc7997b9edc2f66c39d6984}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_10MHZ\_OUT\_PP@{GPIO\_CNF\_MODE\_10MHZ\_OUT\_PP}}
\index{GPIO\_CNF\_MODE\_10MHZ\_OUT\_PP@{GPIO\_CNF\_MODE\_10MHZ\_OUT\_PP}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_10MHZ\_OUT\_PP}{GPIO\_CNF\_MODE\_10MHZ\_OUT\_PP}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+10\+MHZ\+\_\+\+OUT\+\_\+\+PP~0x03\+UL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00110}{110}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8ff747a57f6c289a6aa5eae555872185}\label{reg__gpio_8h_a8ff747a57f6c289a6aa5eae555872185}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_20MHZ\_AF\_OD@{GPIO\_CNF\_MODE\_20MHZ\_AF\_OD}}
\index{GPIO\_CNF\_MODE\_20MHZ\_AF\_OD@{GPIO\_CNF\_MODE\_20MHZ\_AF\_OD}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_20MHZ\_AF\_OD}{GPIO\_CNF\_MODE\_20MHZ\_AF\_OD}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+20\+MHZ\+\_\+\+AF\+\_\+\+OD~0x0\+EUL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00109}{109}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2f13b1d8460ae9296793a655090c2b6a}\label{reg__gpio_8h_a2f13b1d8460ae9296793a655090c2b6a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_20MHZ\_AF\_PP@{GPIO\_CNF\_MODE\_20MHZ\_AF\_PP}}
\index{GPIO\_CNF\_MODE\_20MHZ\_AF\_PP@{GPIO\_CNF\_MODE\_20MHZ\_AF\_PP}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_20MHZ\_AF\_PP}{GPIO\_CNF\_MODE\_20MHZ\_AF\_PP}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+20\+MHZ\+\_\+\+AF\+\_\+\+PP~0x0\+AUL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00108}{108}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7d44f8e2312a46bac13ee530df0f6887}\label{reg__gpio_8h_a7d44f8e2312a46bac13ee530df0f6887}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_20MHZ\_OUT\_OD@{GPIO\_CNF\_MODE\_20MHZ\_OUT\_OD}}
\index{GPIO\_CNF\_MODE\_20MHZ\_OUT\_OD@{GPIO\_CNF\_MODE\_20MHZ\_OUT\_OD}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_20MHZ\_OUT\_OD}{GPIO\_CNF\_MODE\_20MHZ\_OUT\_OD}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+20\+MHZ\+\_\+\+OUT\+\_\+\+OD~0x06\+UL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00107}{107}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_afd49fc2a79b695033b8b9dd904250ded}\label{reg__gpio_8h_afd49fc2a79b695033b8b9dd904250ded}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_20MHZ\_OUT\_PP@{GPIO\_CNF\_MODE\_20MHZ\_OUT\_PP}}
\index{GPIO\_CNF\_MODE\_20MHZ\_OUT\_PP@{GPIO\_CNF\_MODE\_20MHZ\_OUT\_PP}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_20MHZ\_OUT\_PP}{GPIO\_CNF\_MODE\_20MHZ\_OUT\_PP}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+20\+MHZ\+\_\+\+OUT\+\_\+\+PP~0x02\+UL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00106}{106}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac59980974c35541cdcbe3b2d3984a0b5}\label{reg__gpio_8h_ac59980974c35541cdcbe3b2d3984a0b5}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_50MHZ\_AF\_OD@{GPIO\_CNF\_MODE\_50MHZ\_AF\_OD}}
\index{GPIO\_CNF\_MODE\_50MHZ\_AF\_OD@{GPIO\_CNF\_MODE\_50MHZ\_AF\_OD}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_50MHZ\_AF\_OD}{GPIO\_CNF\_MODE\_50MHZ\_AF\_OD}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+50\+MHZ\+\_\+\+AF\+\_\+\+OD~0x0\+DUL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00105}{105}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aac7d46d875f34cfa2aca156a5cf6d48b}\label{reg__gpio_8h_aac7d46d875f34cfa2aca156a5cf6d48b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_50MHZ\_AF\_PP@{GPIO\_CNF\_MODE\_50MHZ\_AF\_PP}}
\index{GPIO\_CNF\_MODE\_50MHZ\_AF\_PP@{GPIO\_CNF\_MODE\_50MHZ\_AF\_PP}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_50MHZ\_AF\_PP}{GPIO\_CNF\_MODE\_50MHZ\_AF\_PP}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+50\+MHZ\+\_\+\+AF\+\_\+\+PP~0x09\+UL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00104}{104}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac2fb89874deacacf0193687566546577}\label{reg__gpio_8h_ac2fb89874deacacf0193687566546577}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_50MHZ\_OUT\_OD@{GPIO\_CNF\_MODE\_50MHZ\_OUT\_OD}}
\index{GPIO\_CNF\_MODE\_50MHZ\_OUT\_OD@{GPIO\_CNF\_MODE\_50MHZ\_OUT\_OD}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_50MHZ\_OUT\_OD}{GPIO\_CNF\_MODE\_50MHZ\_OUT\_OD}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+50\+MHZ\+\_\+\+OUT\+\_\+\+OD~0x05\+UL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00103}{103}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a23e9ea3a302d9dcd167a14a14778cf00}\label{reg__gpio_8h_a23e9ea3a302d9dcd167a14a14778cf00}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_50MHZ\_OUT\_PP@{GPIO\_CNF\_MODE\_50MHZ\_OUT\_PP}}
\index{GPIO\_CNF\_MODE\_50MHZ\_OUT\_PP@{GPIO\_CNF\_MODE\_50MHZ\_OUT\_PP}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_50MHZ\_OUT\_PP}{GPIO\_CNF\_MODE\_50MHZ\_OUT\_PP}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+50\+MHZ\+\_\+\+OUT\+\_\+\+PP~0x01\+UL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00102}{102}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_acf6edba865ced25e650366ae265be1ec}\label{reg__gpio_8h_acf6edba865ced25e650366ae265be1ec}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_AF\_OD@{GPIO\_CNF\_MODE\_AF\_OD}}
\index{GPIO\_CNF\_MODE\_AF\_OD@{GPIO\_CNF\_MODE\_AF\_OD}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_AF\_OD}{GPIO\_CNF\_MODE\_AF\_OD}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+\+AF\+\_\+\+OD~0x0\+DUL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00101}{101}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aba4cc7b57f5091d722cc73b85cea66b8}\label{reg__gpio_8h_aba4cc7b57f5091d722cc73b85cea66b8}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_AF\_PP@{GPIO\_CNF\_MODE\_AF\_PP}}
\index{GPIO\_CNF\_MODE\_AF\_PP@{GPIO\_CNF\_MODE\_AF\_PP}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_AF\_PP}{GPIO\_CNF\_MODE\_AF\_PP}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+\+AF\+\_\+\+PP~0x09\+UL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00100}{100}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0421ef8e04f09f90c67112fb7b0ac5c9}\label{reg__gpio_8h_a0421ef8e04f09f90c67112fb7b0ac5c9}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_AIN@{GPIO\_CNF\_MODE\_AIN}}
\index{GPIO\_CNF\_MODE\_AIN@{GPIO\_CNF\_MODE\_AIN}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_AIN}{GPIO\_CNF\_MODE\_AIN}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+\+AIN~0x00\+UL}



GPIO Common Register Bit Definition 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00094}{94}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae600738f342e06ca748db3eeff3d6667}\label{reg__gpio_8h_ae600738f342e06ca748db3eeff3d6667}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_FLOATING@{GPIO\_CNF\_MODE\_FLOATING}}
\index{GPIO\_CNF\_MODE\_FLOATING@{GPIO\_CNF\_MODE\_FLOATING}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_FLOATING}{GPIO\_CNF\_MODE\_FLOATING}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+\+FLOATING~0x04\+UL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00095}{95}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ad4e1b3daa3fd47e37a8b5654b915959c}\label{reg__gpio_8h_ad4e1b3daa3fd47e37a8b5654b915959c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_INPUPD@{GPIO\_CNF\_MODE\_INPUPD}}
\index{GPIO\_CNF\_MODE\_INPUPD@{GPIO\_CNF\_MODE\_INPUPD}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_INPUPD}{GPIO\_CNF\_MODE\_INPUPD}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+\+INPUPD~0x08\+UL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00096}{96}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a607984c80cc3164fbe508be56aa9f451}\label{reg__gpio_8h_a607984c80cc3164fbe508be56aa9f451}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_INRESEVED@{GPIO\_CNF\_MODE\_INRESEVED}}
\index{GPIO\_CNF\_MODE\_INRESEVED@{GPIO\_CNF\_MODE\_INRESEVED}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_INRESEVED}{GPIO\_CNF\_MODE\_INRESEVED}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+\+INRESEVED~0x0\+CUL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00097}{97}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ad3f0dad232283db87029e6ab5ddb1000}\label{reg__gpio_8h_ad3f0dad232283db87029e6ab5ddb1000}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_MASK@{GPIO\_CNF\_MODE\_MASK}}
\index{GPIO\_CNF\_MODE\_MASK@{GPIO\_CNF\_MODE\_MASK}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_MASK}{GPIO\_CNF\_MODE\_MASK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+\+MASK~0x0\+FUL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00114}{114}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac70548e5a5862cef21314fc1ff2c95f7}\label{reg__gpio_8h_ac70548e5a5862cef21314fc1ff2c95f7}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_OUT\_OD@{GPIO\_CNF\_MODE\_OUT\_OD}}
\index{GPIO\_CNF\_MODE\_OUT\_OD@{GPIO\_CNF\_MODE\_OUT\_OD}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_OUT\_OD}{GPIO\_CNF\_MODE\_OUT\_OD}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+\+OUT\+\_\+\+OD~0x05\+UL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00099}{99}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2890dbd6f43f5ae96e6e2abefe50a7e1}\label{reg__gpio_8h_a2890dbd6f43f5ae96e6e2abefe50a7e1}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CNF\_MODE\_OUT\_PP@{GPIO\_CNF\_MODE\_OUT\_PP}}
\index{GPIO\_CNF\_MODE\_OUT\_PP@{GPIO\_CNF\_MODE\_OUT\_PP}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CNF\_MODE\_OUT\_PP}{GPIO\_CNF\_MODE\_OUT\_PP}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CNF\+\_\+\+MODE\+\_\+\+OUT\+\_\+\+PP~0x01\+UL}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00098}{98}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_afd9d14adc37b5e47c9c62f2ad7f5d800}\label{reg__gpio_8h_afd9d14adc37b5e47c9c62f2ad7f5d800}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF10@{GPIO\_CRH\_CNF10}}
\index{GPIO\_CRH\_CNF10@{GPIO\_CRH\_CNF10}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF10}{GPIO\_CRH\_CNF10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF10~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a577ba81f4242e6fda8b29ec37161fe02}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos}})}



CNF10\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 2) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00245}{245}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a36572f76f92f081a7353689019c560fb}\label{reg__gpio_8h_a36572f76f92f081a7353689019c560fb}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF10\_0@{GPIO\_CRH\_CNF10\_0}}
\index{GPIO\_CRH\_CNF10\_0@{GPIO\_CRH\_CNF10\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF10\_0}{GPIO\_CRH\_CNF10\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a577ba81f4242e6fda8b29ec37161fe02}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00246}{246}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a1878a0c7076953418f89ef3986eefa4a}\label{reg__gpio_8h_a1878a0c7076953418f89ef3986eefa4a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF10\_1@{GPIO\_CRH\_CNF10\_1}}
\index{GPIO\_CRH\_CNF10\_1@{GPIO\_CRH\_CNF10\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF10\_1}{GPIO\_CRH\_CNF10\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a577ba81f4242e6fda8b29ec37161fe02}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00247}{247}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a577ba81f4242e6fda8b29ec37161fe02}\label{reg__gpio_8h_a577ba81f4242e6fda8b29ec37161fe02}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF10\_Pos@{GPIO\_CRH\_CNF10\_Pos}}
\index{GPIO\_CRH\_CNF10\_Pos@{GPIO\_CRH\_CNF10\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF10\_Pos}{GPIO\_CRH\_CNF10\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00244}{244}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_afdda3fcbd9a508bdfc2133bca746a563}\label{reg__gpio_8h_afdda3fcbd9a508bdfc2133bca746a563}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF11@{GPIO\_CRH\_CNF11}}
\index{GPIO\_CRH\_CNF11@{GPIO\_CRH\_CNF11}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF11}{GPIO\_CRH\_CNF11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF11~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a47ac5dd17fa5953f49ae2055036dbf08}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos}})}



CNF11\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 3) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00253}{253}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4b4db43bf530fbc40071bc55afdb8a12}\label{reg__gpio_8h_a4b4db43bf530fbc40071bc55afdb8a12}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF11\_0@{GPIO\_CRH\_CNF11\_0}}
\index{GPIO\_CRH\_CNF11\_0@{GPIO\_CRH\_CNF11\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF11\_0}{GPIO\_CRH\_CNF11\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a47ac5dd17fa5953f49ae2055036dbf08}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00254}{254}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a611063f86356e4bb141166e9714d09a6}\label{reg__gpio_8h_a611063f86356e4bb141166e9714d09a6}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF11\_1@{GPIO\_CRH\_CNF11\_1}}
\index{GPIO\_CRH\_CNF11\_1@{GPIO\_CRH\_CNF11\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF11\_1}{GPIO\_CRH\_CNF11\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a47ac5dd17fa5953f49ae2055036dbf08}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00255}{255}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a47ac5dd17fa5953f49ae2055036dbf08}\label{reg__gpio_8h_a47ac5dd17fa5953f49ae2055036dbf08}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF11\_Pos@{GPIO\_CRH\_CNF11\_Pos}}
\index{GPIO\_CRH\_CNF11\_Pos@{GPIO\_CRH\_CNF11\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF11\_Pos}{GPIO\_CRH\_CNF11\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos~(14)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00252}{252}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7df966bbe464e265539646deca04f936}\label{reg__gpio_8h_a7df966bbe464e265539646deca04f936}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF12@{GPIO\_CRH\_CNF12}}
\index{GPIO\_CRH\_CNF12@{GPIO\_CRH\_CNF12}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF12}{GPIO\_CRH\_CNF12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF12~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a6d68d4d435433fb15712d48134f9b1fd}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos}})}



CNF12\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 4) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00261}{261}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aa088520031f81f5d31377a438154160b}\label{reg__gpio_8h_aa088520031f81f5d31377a438154160b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF12\_0@{GPIO\_CRH\_CNF12\_0}}
\index{GPIO\_CRH\_CNF12\_0@{GPIO\_CRH\_CNF12\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF12\_0}{GPIO\_CRH\_CNF12\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a6d68d4d435433fb15712d48134f9b1fd}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00262}{262}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a96f2bdaf714b96bb2ff0fca5828ad328}\label{reg__gpio_8h_a96f2bdaf714b96bb2ff0fca5828ad328}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF12\_1@{GPIO\_CRH\_CNF12\_1}}
\index{GPIO\_CRH\_CNF12\_1@{GPIO\_CRH\_CNF12\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF12\_1}{GPIO\_CRH\_CNF12\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a6d68d4d435433fb15712d48134f9b1fd}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00263}{263}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a6d68d4d435433fb15712d48134f9b1fd}\label{reg__gpio_8h_a6d68d4d435433fb15712d48134f9b1fd}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF12\_Pos@{GPIO\_CRH\_CNF12\_Pos}}
\index{GPIO\_CRH\_CNF12\_Pos@{GPIO\_CRH\_CNF12\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF12\_Pos}{GPIO\_CRH\_CNF12\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos~(18)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00260}{260}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aeaf717ae90411d43f184214af6ba48c1}\label{reg__gpio_8h_aeaf717ae90411d43f184214af6ba48c1}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF13@{GPIO\_CRH\_CNF13}}
\index{GPIO\_CRH\_CNF13@{GPIO\_CRH\_CNF13}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF13}{GPIO\_CRH\_CNF13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF13~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa14a749593f7c983e604991e48c60022}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos}})}



CNF13\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 5) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00269}{269}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_afd4f7c84833863dc528f4ebfdf2033ee}\label{reg__gpio_8h_afd4f7c84833863dc528f4ebfdf2033ee}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF13\_0@{GPIO\_CRH\_CNF13\_0}}
\index{GPIO\_CRH\_CNF13\_0@{GPIO\_CRH\_CNF13\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF13\_0}{GPIO\_CRH\_CNF13\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa14a749593f7c983e604991e48c60022}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00270}{270}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4087c56a3b179f61cb2bb207236bbc0e}\label{reg__gpio_8h_a4087c56a3b179f61cb2bb207236bbc0e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF13\_1@{GPIO\_CRH\_CNF13\_1}}
\index{GPIO\_CRH\_CNF13\_1@{GPIO\_CRH\_CNF13\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF13\_1}{GPIO\_CRH\_CNF13\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa14a749593f7c983e604991e48c60022}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00271}{271}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aa14a749593f7c983e604991e48c60022}\label{reg__gpio_8h_aa14a749593f7c983e604991e48c60022}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF13\_Pos@{GPIO\_CRH\_CNF13\_Pos}}
\index{GPIO\_CRH\_CNF13\_Pos@{GPIO\_CRH\_CNF13\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF13\_Pos}{GPIO\_CRH\_CNF13\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos~(22)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00268}{268}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a675b06b78f03c59517257ed709d0714a}\label{reg__gpio_8h_a675b06b78f03c59517257ed709d0714a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF14@{GPIO\_CRH\_CNF14}}
\index{GPIO\_CRH\_CNF14@{GPIO\_CRH\_CNF14}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF14}{GPIO\_CRH\_CNF14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF14~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1cd51521ddf07ac350598a241f1229fc}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos}})}



CNF14\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 6) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00277}{277}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aa9c3bc0232af0e0ae1e4146320048109}\label{reg__gpio_8h_aa9c3bc0232af0e0ae1e4146320048109}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF14\_0@{GPIO\_CRH\_CNF14\_0}}
\index{GPIO\_CRH\_CNF14\_0@{GPIO\_CRH\_CNF14\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF14\_0}{GPIO\_CRH\_CNF14\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1cd51521ddf07ac350598a241f1229fc}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00278}{278}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a39b7deb9a6f017ac1f554dae003c3d6b}\label{reg__gpio_8h_a39b7deb9a6f017ac1f554dae003c3d6b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF14\_1@{GPIO\_CRH\_CNF14\_1}}
\index{GPIO\_CRH\_CNF14\_1@{GPIO\_CRH\_CNF14\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF14\_1}{GPIO\_CRH\_CNF14\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1cd51521ddf07ac350598a241f1229fc}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00279}{279}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a1cd51521ddf07ac350598a241f1229fc}\label{reg__gpio_8h_a1cd51521ddf07ac350598a241f1229fc}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF14\_Pos@{GPIO\_CRH\_CNF14\_Pos}}
\index{GPIO\_CRH\_CNF14\_Pos@{GPIO\_CRH\_CNF14\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF14\_Pos}{GPIO\_CRH\_CNF14\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos~(26)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00276}{276}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a778bedf9e530d780496a427f3f7239a9}\label{reg__gpio_8h_a778bedf9e530d780496a427f3f7239a9}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF15@{GPIO\_CRH\_CNF15}}
\index{GPIO\_CRH\_CNF15@{GPIO\_CRH\_CNF15}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF15}{GPIO\_CRH\_CNF15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF15~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0d59cc62782c8ddea559afa82c47d426}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos}})}



CNF15\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 7) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00285}{285}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a76f6ebf102a5788df027573b13a6438c}\label{reg__gpio_8h_a76f6ebf102a5788df027573b13a6438c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF15\_0@{GPIO\_CRH\_CNF15\_0}}
\index{GPIO\_CRH\_CNF15\_0@{GPIO\_CRH\_CNF15\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF15\_0}{GPIO\_CRH\_CNF15\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0d59cc62782c8ddea559afa82c47d426}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00286}{286}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_afd696e9e854d83886aa713bcad9fcf8d}\label{reg__gpio_8h_afd696e9e854d83886aa713bcad9fcf8d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF15\_1@{GPIO\_CRH\_CNF15\_1}}
\index{GPIO\_CRH\_CNF15\_1@{GPIO\_CRH\_CNF15\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF15\_1}{GPIO\_CRH\_CNF15\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0d59cc62782c8ddea559afa82c47d426}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00287}{287}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0d59cc62782c8ddea559afa82c47d426}\label{reg__gpio_8h_a0d59cc62782c8ddea559afa82c47d426}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF15\_Pos@{GPIO\_CRH\_CNF15\_Pos}}
\index{GPIO\_CRH\_CNF15\_Pos@{GPIO\_CRH\_CNF15\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF15\_Pos}{GPIO\_CRH\_CNF15\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos~(30)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00284}{284}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ace87ab29a8ba8aa75ed31f2482d93a16}\label{reg__gpio_8h_ace87ab29a8ba8aa75ed31f2482d93a16}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF8@{GPIO\_CRH\_CNF8}}
\index{GPIO\_CRH\_CNF8@{GPIO\_CRH\_CNF8}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF8}{GPIO\_CRH\_CNF8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF8~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa1e96ceeb203f51d0b60f2de36ec647d}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos}})}



CNF8\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 0) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00229}{229}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a76f35602ac8a9be36425faf6d68ecafb}\label{reg__gpio_8h_a76f35602ac8a9be36425faf6d68ecafb}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF8\_0@{GPIO\_CRH\_CNF8\_0}}
\index{GPIO\_CRH\_CNF8\_0@{GPIO\_CRH\_CNF8\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF8\_0}{GPIO\_CRH\_CNF8\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa1e96ceeb203f51d0b60f2de36ec647d}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00230}{230}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5e200a5a3b500ef22782e2a6267a2a63}\label{reg__gpio_8h_a5e200a5a3b500ef22782e2a6267a2a63}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF8\_1@{GPIO\_CRH\_CNF8\_1}}
\index{GPIO\_CRH\_CNF8\_1@{GPIO\_CRH\_CNF8\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF8\_1}{GPIO\_CRH\_CNF8\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa1e96ceeb203f51d0b60f2de36ec647d}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00231}{231}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aa1e96ceeb203f51d0b60f2de36ec647d}\label{reg__gpio_8h_aa1e96ceeb203f51d0b60f2de36ec647d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF8\_Pos@{GPIO\_CRH\_CNF8\_Pos}}
\index{GPIO\_CRH\_CNF8\_Pos@{GPIO\_CRH\_CNF8\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF8\_Pos}{GPIO\_CRH\_CNF8\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00228}{228}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aa1884160084a2e83912cdd1ef9ee8378}\label{reg__gpio_8h_aa1884160084a2e83912cdd1ef9ee8378}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF9@{GPIO\_CRH\_CNF9}}
\index{GPIO\_CRH\_CNF9@{GPIO\_CRH\_CNF9}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF9}{GPIO\_CRH\_CNF9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF9~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_afd6041565cce32a17503390a767ff683}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos}})}



CNF9\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 1) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00237}{237}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac8152db5db71a40d79ae2a01cc826f9d}\label{reg__gpio_8h_ac8152db5db71a40d79ae2a01cc826f9d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF9\_0@{GPIO\_CRH\_CNF9\_0}}
\index{GPIO\_CRH\_CNF9\_0@{GPIO\_CRH\_CNF9\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF9\_0}{GPIO\_CRH\_CNF9\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_afd6041565cce32a17503390a767ff683}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00238}{238}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4db7c6d54edcef8a714417c426966ad0}\label{reg__gpio_8h_a4db7c6d54edcef8a714417c426966ad0}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF9\_1@{GPIO\_CRH\_CNF9\_1}}
\index{GPIO\_CRH\_CNF9\_1@{GPIO\_CRH\_CNF9\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF9\_1}{GPIO\_CRH\_CNF9\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_afd6041565cce32a17503390a767ff683}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00239}{239}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_afd6041565cce32a17503390a767ff683}\label{reg__gpio_8h_afd6041565cce32a17503390a767ff683}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF9\_Pos@{GPIO\_CRH\_CNF9\_Pos}}
\index{GPIO\_CRH\_CNF9\_Pos@{GPIO\_CRH\_CNF9\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF9\_Pos}{GPIO\_CRH\_CNF9\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos~(6)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00236}{236}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_afcd1fe982ed0a61e5ffd2c06732cc78a}\label{reg__gpio_8h_afcd1fe982ed0a61e5ffd2c06732cc78a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF\_MODE\_10\_Pos@{GPIO\_CRH\_CNF\_MODE\_10\_Pos}}
\index{GPIO\_CRH\_CNF\_MODE\_10\_Pos@{GPIO\_CRH\_CNF\_MODE\_10\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF\_MODE\_10\_Pos}{GPIO\_CRH\_CNF\_MODE\_10\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+MODE\+\_\+10\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00126}{126}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9f7228a2c9601309ad35fca1733c2671}\label{reg__gpio_8h_a9f7228a2c9601309ad35fca1733c2671}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF\_MODE\_11\_Pos@{GPIO\_CRH\_CNF\_MODE\_11\_Pos}}
\index{GPIO\_CRH\_CNF\_MODE\_11\_Pos@{GPIO\_CRH\_CNF\_MODE\_11\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF\_MODE\_11\_Pos}{GPIO\_CRH\_CNF\_MODE\_11\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+MODE\+\_\+11\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00127}{127}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9486ce0536c2c88f68da1a685f5bbaea}\label{reg__gpio_8h_a9486ce0536c2c88f68da1a685f5bbaea}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF\_MODE\_12\_Pos@{GPIO\_CRH\_CNF\_MODE\_12\_Pos}}
\index{GPIO\_CRH\_CNF\_MODE\_12\_Pos@{GPIO\_CRH\_CNF\_MODE\_12\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF\_MODE\_12\_Pos}{GPIO\_CRH\_CNF\_MODE\_12\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+MODE\+\_\+12\+\_\+\+Pos~(16)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00128}{128}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a92f69979d8e9f8f6ba7fa01ba30954ef}\label{reg__gpio_8h_a92f69979d8e9f8f6ba7fa01ba30954ef}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF\_MODE\_13\_Pos@{GPIO\_CRH\_CNF\_MODE\_13\_Pos}}
\index{GPIO\_CRH\_CNF\_MODE\_13\_Pos@{GPIO\_CRH\_CNF\_MODE\_13\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF\_MODE\_13\_Pos}{GPIO\_CRH\_CNF\_MODE\_13\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+MODE\+\_\+13\+\_\+\+Pos~(20)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00129}{129}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2c3c80404b45226965e3d1d6bf6c67e8}\label{reg__gpio_8h_a2c3c80404b45226965e3d1d6bf6c67e8}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF\_MODE\_14\_Pos@{GPIO\_CRH\_CNF\_MODE\_14\_Pos}}
\index{GPIO\_CRH\_CNF\_MODE\_14\_Pos@{GPIO\_CRH\_CNF\_MODE\_14\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF\_MODE\_14\_Pos}{GPIO\_CRH\_CNF\_MODE\_14\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+MODE\+\_\+14\+\_\+\+Pos~(24)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00130}{130}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aef591f49189337c08026f17df69016b3}\label{reg__gpio_8h_aef591f49189337c08026f17df69016b3}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF\_MODE\_15\_Pos@{GPIO\_CRH\_CNF\_MODE\_15\_Pos}}
\index{GPIO\_CRH\_CNF\_MODE\_15\_Pos@{GPIO\_CRH\_CNF\_MODE\_15\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF\_MODE\_15\_Pos}{GPIO\_CRH\_CNF\_MODE\_15\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+MODE\+\_\+15\+\_\+\+Pos~(28)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00131}{131}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a29528a7f30e4e45f256e739bfe1232a8}\label{reg__gpio_8h_a29528a7f30e4e45f256e739bfe1232a8}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF\_MODE\_8\_Pos@{GPIO\_CRH\_CNF\_MODE\_8\_Pos}}
\index{GPIO\_CRH\_CNF\_MODE\_8\_Pos@{GPIO\_CRH\_CNF\_MODE\_8\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF\_MODE\_8\_Pos}{GPIO\_CRH\_CNF\_MODE\_8\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+MODE\+\_\+8\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00124}{124}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aae9e6581a3ab789d2b424e1f65cac5a8}\label{reg__gpio_8h_aae9e6581a3ab789d2b424e1f65cac5a8}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_CNF\_MODE\_9\_Pos@{GPIO\_CRH\_CNF\_MODE\_9\_Pos}}
\index{GPIO\_CRH\_CNF\_MODE\_9\_Pos@{GPIO\_CRH\_CNF\_MODE\_9\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_CNF\_MODE\_9\_Pos}{GPIO\_CRH\_CNF\_MODE\_9\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+MODE\+\_\+9\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00125}{125}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac114257ba9f8d812b8a18da30e4b9e07}\label{reg__gpio_8h_ac114257ba9f8d812b8a18da30e4b9e07}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE@{GPIO\_CRH\_MODE}}
\index{GPIO\_CRH\_MODE@{GPIO\_CRH\_MODE}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE}{GPIO\_CRH\_MODE}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE~((\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}})0x33333333)}



GPIO\+\_\+\+CRH Register Bit Definition 

Port x mode bits 

在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00222}{222}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a1ac3791e8f42fa3d53d9d0f122feb76b}\label{reg__gpio_8h_a1ac3791e8f42fa3d53d9d0f122feb76b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE10@{GPIO\_CRH\_MODE10}}
\index{GPIO\_CRH\_MODE10@{GPIO\_CRH\_MODE10}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE10}{GPIO\_CRH\_MODE10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE10~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8714cc0bdccf712dfe488924baacd684}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos}})}



MODE10\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 2) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00241}{241}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ad0ffaef25716156e25dc268af778969a}\label{reg__gpio_8h_ad0ffaef25716156e25dc268af778969a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE10\_0@{GPIO\_CRH\_MODE10\_0}}
\index{GPIO\_CRH\_MODE10\_0@{GPIO\_CRH\_MODE10\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE10\_0}{GPIO\_CRH\_MODE10\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8714cc0bdccf712dfe488924baacd684}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00242}{242}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a331c724df71676215d0090c9123628cd}\label{reg__gpio_8h_a331c724df71676215d0090c9123628cd}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE10\_1@{GPIO\_CRH\_MODE10\_1}}
\index{GPIO\_CRH\_MODE10\_1@{GPIO\_CRH\_MODE10\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE10\_1}{GPIO\_CRH\_MODE10\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8714cc0bdccf712dfe488924baacd684}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00243}{243}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8714cc0bdccf712dfe488924baacd684}\label{reg__gpio_8h_a8714cc0bdccf712dfe488924baacd684}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE10\_Pos@{GPIO\_CRH\_MODE10\_Pos}}
\index{GPIO\_CRH\_MODE10\_Pos@{GPIO\_CRH\_MODE10\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE10\_Pos}{GPIO\_CRH\_MODE10\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00240}{240}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae99de91066740ee08d4a1f1e5bd3ee69}\label{reg__gpio_8h_ae99de91066740ee08d4a1f1e5bd3ee69}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE11@{GPIO\_CRH\_MODE11}}
\index{GPIO\_CRH\_MODE11@{GPIO\_CRH\_MODE11}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE11}{GPIO\_CRH\_MODE11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE11~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4102d498421da1033d9ba03afcd66bf1}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos}})}



MODE11\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 3) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00249}{249}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5933c89958d25223e8b88b00a4dc522a}\label{reg__gpio_8h_a5933c89958d25223e8b88b00a4dc522a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE11\_0@{GPIO\_CRH\_MODE11\_0}}
\index{GPIO\_CRH\_MODE11\_0@{GPIO\_CRH\_MODE11\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE11\_0}{GPIO\_CRH\_MODE11\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4102d498421da1033d9ba03afcd66bf1}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00250}{250}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a52a6803a7c23e649416cb25942e0d113}\label{reg__gpio_8h_a52a6803a7c23e649416cb25942e0d113}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE11\_1@{GPIO\_CRH\_MODE11\_1}}
\index{GPIO\_CRH\_MODE11\_1@{GPIO\_CRH\_MODE11\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE11\_1}{GPIO\_CRH\_MODE11\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4102d498421da1033d9ba03afcd66bf1}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00251}{251}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4102d498421da1033d9ba03afcd66bf1}\label{reg__gpio_8h_a4102d498421da1033d9ba03afcd66bf1}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE11\_Pos@{GPIO\_CRH\_MODE11\_Pos}}
\index{GPIO\_CRH\_MODE11\_Pos@{GPIO\_CRH\_MODE11\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE11\_Pos}{GPIO\_CRH\_MODE11\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00248}{248}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9282af7b7fa56285cc805784ba0126dd}\label{reg__gpio_8h_a9282af7b7fa56285cc805784ba0126dd}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE12@{GPIO\_CRH\_MODE12}}
\index{GPIO\_CRH\_MODE12@{GPIO\_CRH\_MODE12}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE12}{GPIO\_CRH\_MODE12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE12~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a13852ef39e9358eef74e0b0b066eae3b}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos}})}



MODE12\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 4) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00257}{257}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a20adb71ffdd8dad9f2ae2b1e42b4809c}\label{reg__gpio_8h_a20adb71ffdd8dad9f2ae2b1e42b4809c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE12\_0@{GPIO\_CRH\_MODE12\_0}}
\index{GPIO\_CRH\_MODE12\_0@{GPIO\_CRH\_MODE12\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE12\_0}{GPIO\_CRH\_MODE12\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a13852ef39e9358eef74e0b0b066eae3b}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00258}{258}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a6fd15ab3ae38aa1ad96c6361c5c24531}\label{reg__gpio_8h_a6fd15ab3ae38aa1ad96c6361c5c24531}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE12\_1@{GPIO\_CRH\_MODE12\_1}}
\index{GPIO\_CRH\_MODE12\_1@{GPIO\_CRH\_MODE12\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE12\_1}{GPIO\_CRH\_MODE12\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a13852ef39e9358eef74e0b0b066eae3b}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00259}{259}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a13852ef39e9358eef74e0b0b066eae3b}\label{reg__gpio_8h_a13852ef39e9358eef74e0b0b066eae3b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE12\_Pos@{GPIO\_CRH\_MODE12\_Pos}}
\index{GPIO\_CRH\_MODE12\_Pos@{GPIO\_CRH\_MODE12\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE12\_Pos}{GPIO\_CRH\_MODE12\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos~(16)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00256}{256}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4b20c047a004488b23e24d581935146c}\label{reg__gpio_8h_a4b20c047a004488b23e24d581935146c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE13@{GPIO\_CRH\_MODE13}}
\index{GPIO\_CRH\_MODE13@{GPIO\_CRH\_MODE13}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE13}{GPIO\_CRH\_MODE13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE13~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0627122351a88372782d779f95f11b02}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos}})}



MODE13\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 5) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00265}{265}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_abcd514c53d9095c26b47e5206b734c24}\label{reg__gpio_8h_abcd514c53d9095c26b47e5206b734c24}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE13\_0@{GPIO\_CRH\_MODE13\_0}}
\index{GPIO\_CRH\_MODE13\_0@{GPIO\_CRH\_MODE13\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE13\_0}{GPIO\_CRH\_MODE13\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0627122351a88372782d779f95f11b02}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00266}{266}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8a07c5b52a5caa565c8eb8988c2f5b9c}\label{reg__gpio_8h_a8a07c5b52a5caa565c8eb8988c2f5b9c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE13\_1@{GPIO\_CRH\_MODE13\_1}}
\index{GPIO\_CRH\_MODE13\_1@{GPIO\_CRH\_MODE13\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE13\_1}{GPIO\_CRH\_MODE13\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0627122351a88372782d779f95f11b02}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00267}{267}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0627122351a88372782d779f95f11b02}\label{reg__gpio_8h_a0627122351a88372782d779f95f11b02}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE13\_Pos@{GPIO\_CRH\_MODE13\_Pos}}
\index{GPIO\_CRH\_MODE13\_Pos@{GPIO\_CRH\_MODE13\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE13\_Pos}{GPIO\_CRH\_MODE13\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos~(20)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00264}{264}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a167bc46193971870fa4f3717f04e8299}\label{reg__gpio_8h_a167bc46193971870fa4f3717f04e8299}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE14@{GPIO\_CRH\_MODE14}}
\index{GPIO\_CRH\_MODE14@{GPIO\_CRH\_MODE14}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE14}{GPIO\_CRH\_MODE14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE14~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a7f6d532577521dc9e28f49b6974e987a}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos}})}



MODE14\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 6) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00273}{273}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac343dc334e140a60b4e46332c733336b}\label{reg__gpio_8h_ac343dc334e140a60b4e46332c733336b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE14\_0@{GPIO\_CRH\_MODE14\_0}}
\index{GPIO\_CRH\_MODE14\_0@{GPIO\_CRH\_MODE14\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE14\_0}{GPIO\_CRH\_MODE14\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a7f6d532577521dc9e28f49b6974e987a}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00274}{274}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a15154111d901547358f87c767958e3a2}\label{reg__gpio_8h_a15154111d901547358f87c767958e3a2}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE14\_1@{GPIO\_CRH\_MODE14\_1}}
\index{GPIO\_CRH\_MODE14\_1@{GPIO\_CRH\_MODE14\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE14\_1}{GPIO\_CRH\_MODE14\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a7f6d532577521dc9e28f49b6974e987a}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00275}{275}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7f6d532577521dc9e28f49b6974e987a}\label{reg__gpio_8h_a7f6d532577521dc9e28f49b6974e987a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE14\_Pos@{GPIO\_CRH\_MODE14\_Pos}}
\index{GPIO\_CRH\_MODE14\_Pos@{GPIO\_CRH\_MODE14\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE14\_Pos}{GPIO\_CRH\_MODE14\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos~(24)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00272}{272}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_afa7713e0cfe0e94c8435e4a537e77f14}\label{reg__gpio_8h_afa7713e0cfe0e94c8435e4a537e77f14}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE15@{GPIO\_CRH\_MODE15}}
\index{GPIO\_CRH\_MODE15@{GPIO\_CRH\_MODE15}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE15}{GPIO\_CRH\_MODE15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE15~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0e81b268ccdb977ebf34164286ff4c56}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos}})}



MODE15\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 7) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00281}{281}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0f79bf2c41499678dcba5a72eb4183e1}\label{reg__gpio_8h_a0f79bf2c41499678dcba5a72eb4183e1}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE15\_0@{GPIO\_CRH\_MODE15\_0}}
\index{GPIO\_CRH\_MODE15\_0@{GPIO\_CRH\_MODE15\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE15\_0}{GPIO\_CRH\_MODE15\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0e81b268ccdb977ebf34164286ff4c56}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00282}{282}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aebad3a6ac2874e7cd38cba27369da7d8}\label{reg__gpio_8h_aebad3a6ac2874e7cd38cba27369da7d8}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE15\_1@{GPIO\_CRH\_MODE15\_1}}
\index{GPIO\_CRH\_MODE15\_1@{GPIO\_CRH\_MODE15\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE15\_1}{GPIO\_CRH\_MODE15\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0e81b268ccdb977ebf34164286ff4c56}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00283}{283}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0e81b268ccdb977ebf34164286ff4c56}\label{reg__gpio_8h_a0e81b268ccdb977ebf34164286ff4c56}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE15\_Pos@{GPIO\_CRH\_MODE15\_Pos}}
\index{GPIO\_CRH\_MODE15\_Pos@{GPIO\_CRH\_MODE15\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE15\_Pos}{GPIO\_CRH\_MODE15\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos~(28)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00280}{280}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a989e5974697fe08359d1bcd9f76624a1}\label{reg__gpio_8h_a989e5974697fe08359d1bcd9f76624a1}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE8@{GPIO\_CRH\_MODE8}}
\index{GPIO\_CRH\_MODE8@{GPIO\_CRH\_MODE8}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE8}{GPIO\_CRH\_MODE8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE8~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a23e705901757c31193f326157e1c981f}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos}})}



MODE8\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 0) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00225}{225}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a52b1bd12a10cafb51a9e4090f2826b78}\label{reg__gpio_8h_a52b1bd12a10cafb51a9e4090f2826b78}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE8\_0@{GPIO\_CRH\_MODE8\_0}}
\index{GPIO\_CRH\_MODE8\_0@{GPIO\_CRH\_MODE8\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE8\_0}{GPIO\_CRH\_MODE8\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a23e705901757c31193f326157e1c981f}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00226}{226}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a3756f19dcfb0be9f377d1335b716d8b6}\label{reg__gpio_8h_a3756f19dcfb0be9f377d1335b716d8b6}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE8\_1@{GPIO\_CRH\_MODE8\_1}}
\index{GPIO\_CRH\_MODE8\_1@{GPIO\_CRH\_MODE8\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE8\_1}{GPIO\_CRH\_MODE8\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a23e705901757c31193f326157e1c981f}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00227}{227}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a23e705901757c31193f326157e1c981f}\label{reg__gpio_8h_a23e705901757c31193f326157e1c981f}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE8\_Pos@{GPIO\_CRH\_MODE8\_Pos}}
\index{GPIO\_CRH\_MODE8\_Pos@{GPIO\_CRH\_MODE8\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE8\_Pos}{GPIO\_CRH\_MODE8\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00224}{224}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a950066b5b6fc68f7373bbcdd70ed28e1}\label{reg__gpio_8h_a950066b5b6fc68f7373bbcdd70ed28e1}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE9@{GPIO\_CRH\_MODE9}}
\index{GPIO\_CRH\_MODE9@{GPIO\_CRH\_MODE9}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE9}{GPIO\_CRH\_MODE9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE9~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a94ad98d04512b99f2ae54ccbb77b17f3}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos}})}



MODE9\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 1) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00233}{233}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9bd8c2c6db28e9905cb7a9b8798e7b56}\label{reg__gpio_8h_a9bd8c2c6db28e9905cb7a9b8798e7b56}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE9\_0@{GPIO\_CRH\_MODE9\_0}}
\index{GPIO\_CRH\_MODE9\_0@{GPIO\_CRH\_MODE9\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE9\_0}{GPIO\_CRH\_MODE9\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a94ad98d04512b99f2ae54ccbb77b17f3}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00234}{234}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7ea120b509cb127a36ccd5658b1f88b1}\label{reg__gpio_8h_a7ea120b509cb127a36ccd5658b1f88b1}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE9\_1@{GPIO\_CRH\_MODE9\_1}}
\index{GPIO\_CRH\_MODE9\_1@{GPIO\_CRH\_MODE9\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE9\_1}{GPIO\_CRH\_MODE9\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a94ad98d04512b99f2ae54ccbb77b17f3}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00235}{235}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a94ad98d04512b99f2ae54ccbb77b17f3}\label{reg__gpio_8h_a94ad98d04512b99f2ae54ccbb77b17f3}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRH\_MODE9\_Pos@{GPIO\_CRH\_MODE9\_Pos}}
\index{GPIO\_CRH\_MODE9\_Pos@{GPIO\_CRH\_MODE9\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRH\_MODE9\_Pos}{GPIO\_CRH\_MODE9\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00232}{232}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a58c66290c450d7078597125c0e127903}\label{reg__gpio_8h_a58c66290c450d7078597125c0e127903}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF0@{GPIO\_CRL\_CNF0}}
\index{GPIO\_CRL\_CNF0@{GPIO\_CRL\_CNF0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF0}{GPIO\_CRL\_CNF0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF0~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2c1023ff3b3957c8e5d1f6755e311cac}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos}})}



CNF0\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 0) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00144}{144}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0bf8a6e162d564a0f69b580d417acae8}\label{reg__gpio_8h_a0bf8a6e162d564a0f69b580d417acae8}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF0\_0@{GPIO\_CRL\_CNF0\_0}}
\index{GPIO\_CRL\_CNF0\_0@{GPIO\_CRL\_CNF0\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF0\_0}{GPIO\_CRL\_CNF0\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2c1023ff3b3957c8e5d1f6755e311cac}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00145}{145}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5291190c37de6ae57e06e8586a393a59}\label{reg__gpio_8h_a5291190c37de6ae57e06e8586a393a59}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF0\_1@{GPIO\_CRL\_CNF0\_1}}
\index{GPIO\_CRL\_CNF0\_1@{GPIO\_CRL\_CNF0\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF0\_1}{GPIO\_CRL\_CNF0\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2c1023ff3b3957c8e5d1f6755e311cac}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00146}{146}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2c1023ff3b3957c8e5d1f6755e311cac}\label{reg__gpio_8h_a2c1023ff3b3957c8e5d1f6755e311cac}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF0\_Pos@{GPIO\_CRL\_CNF0\_Pos}}
\index{GPIO\_CRL\_CNF0\_Pos@{GPIO\_CRL\_CNF0\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF0\_Pos}{GPIO\_CRL\_CNF0\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00143}{143}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_af9ca2d3a0f7587608aba569acde3317b}\label{reg__gpio_8h_af9ca2d3a0f7587608aba569acde3317b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF1@{GPIO\_CRL\_CNF1}}
\index{GPIO\_CRL\_CNF1@{GPIO\_CRL\_CNF1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF1}{GPIO\_CRL\_CNF1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF1~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8b37b00c4239d9c3506e5ae0cf49f133}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos}})}



CNF1\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 1) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00154}{154}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7a3173c39ee01b0389024f8612469cf2}\label{reg__gpio_8h_a7a3173c39ee01b0389024f8612469cf2}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF1\_0@{GPIO\_CRL\_CNF1\_0}}
\index{GPIO\_CRL\_CNF1\_0@{GPIO\_CRL\_CNF1\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF1\_0}{GPIO\_CRL\_CNF1\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8b37b00c4239d9c3506e5ae0cf49f133}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00155}{155}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a32d35220984bf84c5eaae064e3defc3a}\label{reg__gpio_8h_a32d35220984bf84c5eaae064e3defc3a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF1\_1@{GPIO\_CRL\_CNF1\_1}}
\index{GPIO\_CRL\_CNF1\_1@{GPIO\_CRL\_CNF1\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF1\_1}{GPIO\_CRL\_CNF1\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8b37b00c4239d9c3506e5ae0cf49f133}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00156}{156}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8b37b00c4239d9c3506e5ae0cf49f133}\label{reg__gpio_8h_a8b37b00c4239d9c3506e5ae0cf49f133}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF1\_Pos@{GPIO\_CRL\_CNF1\_Pos}}
\index{GPIO\_CRL\_CNF1\_Pos@{GPIO\_CRL\_CNF1\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF1\_Pos}{GPIO\_CRL\_CNF1\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos~(6)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00153}{153}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a63db6056280880a85b6103195d6d43ac}\label{reg__gpio_8h_a63db6056280880a85b6103195d6d43ac}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF2@{GPIO\_CRL\_CNF2}}
\index{GPIO\_CRL\_CNF2@{GPIO\_CRL\_CNF2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF2}{GPIO\_CRL\_CNF2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF2~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a279db2350cd0f9618c296a5999c6b41d}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos}})}



CNF2\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 2) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00164}{164}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ad5a2a2770e852c94f4b75c4ca0e6a89e}\label{reg__gpio_8h_ad5a2a2770e852c94f4b75c4ca0e6a89e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF2\_0@{GPIO\_CRL\_CNF2\_0}}
\index{GPIO\_CRL\_CNF2\_0@{GPIO\_CRL\_CNF2\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF2\_0}{GPIO\_CRL\_CNF2\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a279db2350cd0f9618c296a5999c6b41d}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00165}{165}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aae7c1604bc9d187e8d339385b6be7c05}\label{reg__gpio_8h_aae7c1604bc9d187e8d339385b6be7c05}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF2\_1@{GPIO\_CRL\_CNF2\_1}}
\index{GPIO\_CRL\_CNF2\_1@{GPIO\_CRL\_CNF2\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF2\_1}{GPIO\_CRL\_CNF2\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a279db2350cd0f9618c296a5999c6b41d}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00166}{166}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a279db2350cd0f9618c296a5999c6b41d}\label{reg__gpio_8h_a279db2350cd0f9618c296a5999c6b41d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF2\_Pos@{GPIO\_CRL\_CNF2\_Pos}}
\index{GPIO\_CRL\_CNF2\_Pos@{GPIO\_CRL\_CNF2\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF2\_Pos}{GPIO\_CRL\_CNF2\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00163}{163}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5b201ed339a417f4a6b16c75ad473ff2}\label{reg__gpio_8h_a5b201ed339a417f4a6b16c75ad473ff2}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF3@{GPIO\_CRL\_CNF3}}
\index{GPIO\_CRL\_CNF3@{GPIO\_CRL\_CNF3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF3}{GPIO\_CRL\_CNF3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0258c6a9c9f7c35b76f82bf4d29859bb}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos}})}



CNF3\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 3) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00174}{174}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ab8ee38d349593c64ca11c3b901289fd6}\label{reg__gpio_8h_ab8ee38d349593c64ca11c3b901289fd6}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF3\_0@{GPIO\_CRL\_CNF3\_0}}
\index{GPIO\_CRL\_CNF3\_0@{GPIO\_CRL\_CNF3\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF3\_0}{GPIO\_CRL\_CNF3\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0258c6a9c9f7c35b76f82bf4d29859bb}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00175}{175}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a3fc2aa63cf9d1e41e90e83686efac0be}\label{reg__gpio_8h_a3fc2aa63cf9d1e41e90e83686efac0be}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF3\_1@{GPIO\_CRL\_CNF3\_1}}
\index{GPIO\_CRL\_CNF3\_1@{GPIO\_CRL\_CNF3\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF3\_1}{GPIO\_CRL\_CNF3\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0258c6a9c9f7c35b76f82bf4d29859bb}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00176}{176}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0258c6a9c9f7c35b76f82bf4d29859bb}\label{reg__gpio_8h_a0258c6a9c9f7c35b76f82bf4d29859bb}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF3\_Pos@{GPIO\_CRL\_CNF3\_Pos}}
\index{GPIO\_CRL\_CNF3\_Pos@{GPIO\_CRL\_CNF3\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF3\_Pos}{GPIO\_CRL\_CNF3\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos~(14)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00173}{173}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ad2ae25542ecc928b5be2efa02cb65a7d}\label{reg__gpio_8h_ad2ae25542ecc928b5be2efa02cb65a7d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF4@{GPIO\_CRL\_CNF4}}
\index{GPIO\_CRL\_CNF4@{GPIO\_CRL\_CNF4}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF4}{GPIO\_CRL\_CNF4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF4~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ad334975489a6bb83104563438bcf26c3}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos}})}



CNF4\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 4) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00185}{185}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7c8e19f954197c54c587df29aad5047e}\label{reg__gpio_8h_a7c8e19f954197c54c587df29aad5047e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF4\_0@{GPIO\_CRL\_CNF4\_0}}
\index{GPIO\_CRL\_CNF4\_0@{GPIO\_CRL\_CNF4\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF4\_0}{GPIO\_CRL\_CNF4\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ad334975489a6bb83104563438bcf26c3}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00186}{186}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a6cabe5a2a5ee896d7abf4471d48b4591}\label{reg__gpio_8h_a6cabe5a2a5ee896d7abf4471d48b4591}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF4\_1@{GPIO\_CRL\_CNF4\_1}}
\index{GPIO\_CRL\_CNF4\_1@{GPIO\_CRL\_CNF4\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF4\_1}{GPIO\_CRL\_CNF4\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ad334975489a6bb83104563438bcf26c3}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00187}{187}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ad334975489a6bb83104563438bcf26c3}\label{reg__gpio_8h_ad334975489a6bb83104563438bcf26c3}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF4\_Pos@{GPIO\_CRL\_CNF4\_Pos}}
\index{GPIO\_CRL\_CNF4\_Pos@{GPIO\_CRL\_CNF4\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF4\_Pos}{GPIO\_CRL\_CNF4\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos~(18)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00184}{184}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a36bc3cc93deb6d6223f5868e73b70115}\label{reg__gpio_8h_a36bc3cc93deb6d6223f5868e73b70115}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF5@{GPIO\_CRL\_CNF5}}
\index{GPIO\_CRL\_CNF5@{GPIO\_CRL\_CNF5}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF5}{GPIO\_CRL\_CNF5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF5~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ad3d9a014580ab919b44cde8c63d0d0b6}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos}})}



CNF5\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 5) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00195}{195}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ad5aa19ce2af8682762cccaa141ec2949}\label{reg__gpio_8h_ad5aa19ce2af8682762cccaa141ec2949}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF5\_0@{GPIO\_CRL\_CNF5\_0}}
\index{GPIO\_CRL\_CNF5\_0@{GPIO\_CRL\_CNF5\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF5\_0}{GPIO\_CRL\_CNF5\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ad3d9a014580ab919b44cde8c63d0d0b6}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00196}{196}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_adae9d028c9c08feab521de69344ef2bb}\label{reg__gpio_8h_adae9d028c9c08feab521de69344ef2bb}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF5\_1@{GPIO\_CRL\_CNF5\_1}}
\index{GPIO\_CRL\_CNF5\_1@{GPIO\_CRL\_CNF5\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF5\_1}{GPIO\_CRL\_CNF5\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ad3d9a014580ab919b44cde8c63d0d0b6}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00197}{197}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ad3d9a014580ab919b44cde8c63d0d0b6}\label{reg__gpio_8h_ad3d9a014580ab919b44cde8c63d0d0b6}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF5\_Pos@{GPIO\_CRL\_CNF5\_Pos}}
\index{GPIO\_CRL\_CNF5\_Pos@{GPIO\_CRL\_CNF5\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF5\_Pos}{GPIO\_CRL\_CNF5\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos~(22)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00194}{194}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ab14aa5957aba048d58b8eecf7afd331a}\label{reg__gpio_8h_ab14aa5957aba048d58b8eecf7afd331a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF6@{GPIO\_CRL\_CNF6}}
\index{GPIO\_CRL\_CNF6@{GPIO\_CRL\_CNF6}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF6}{GPIO\_CRL\_CNF6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF6~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4576e7aea301aa23b82723989eb42ad6}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos}})}



CNF6\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 6) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00205}{205}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a363316a6d179a6b19f7742e6e976f30c}\label{reg__gpio_8h_a363316a6d179a6b19f7742e6e976f30c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF6\_0@{GPIO\_CRL\_CNF6\_0}}
\index{GPIO\_CRL\_CNF6\_0@{GPIO\_CRL\_CNF6\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF6\_0}{GPIO\_CRL\_CNF6\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4576e7aea301aa23b82723989eb42ad6}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00206}{206}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0b03c0d4a3e05113f0e9315bffd522f6}\label{reg__gpio_8h_a0b03c0d4a3e05113f0e9315bffd522f6}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF6\_1@{GPIO\_CRL\_CNF6\_1}}
\index{GPIO\_CRL\_CNF6\_1@{GPIO\_CRL\_CNF6\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF6\_1}{GPIO\_CRL\_CNF6\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4576e7aea301aa23b82723989eb42ad6}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00207}{207}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4576e7aea301aa23b82723989eb42ad6}\label{reg__gpio_8h_a4576e7aea301aa23b82723989eb42ad6}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF6\_Pos@{GPIO\_CRL\_CNF6\_Pos}}
\index{GPIO\_CRL\_CNF6\_Pos@{GPIO\_CRL\_CNF6\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF6\_Pos}{GPIO\_CRL\_CNF6\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos~(26)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00204}{204}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7ce116816638e3ef36b5a94e2fad38dd}\label{reg__gpio_8h_a7ce116816638e3ef36b5a94e2fad38dd}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF7@{GPIO\_CRL\_CNF7}}
\index{GPIO\_CRL\_CNF7@{GPIO\_CRL\_CNF7}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF7}{GPIO\_CRL\_CNF7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF7~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a514a34338c5a54555ca6f0a032002997}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos}})}



CNF7\mbox{[}1\+:0\mbox{]} bits (portx configuration bits, pin 7) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00215}{215}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ab9a0556440a284e54f5d6f94e4fabed6}\label{reg__gpio_8h_ab9a0556440a284e54f5d6f94e4fabed6}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF7\_0@{GPIO\_CRL\_CNF7\_0}}
\index{GPIO\_CRL\_CNF7\_0@{GPIO\_CRL\_CNF7\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF7\_0}{GPIO\_CRL\_CNF7\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a514a34338c5a54555ca6f0a032002997}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00216}{216}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_abb42794f5eb4dfef4df5bb9e73275347}\label{reg__gpio_8h_abb42794f5eb4dfef4df5bb9e73275347}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF7\_1@{GPIO\_CRL\_CNF7\_1}}
\index{GPIO\_CRL\_CNF7\_1@{GPIO\_CRL\_CNF7\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF7\_1}{GPIO\_CRL\_CNF7\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a514a34338c5a54555ca6f0a032002997}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00217}{217}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a514a34338c5a54555ca6f0a032002997}\label{reg__gpio_8h_a514a34338c5a54555ca6f0a032002997}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF7\_Pos@{GPIO\_CRL\_CNF7\_Pos}}
\index{GPIO\_CRL\_CNF7\_Pos@{GPIO\_CRL\_CNF7\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF7\_Pos}{GPIO\_CRL\_CNF7\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos~(30)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00214}{214}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a3e68d2a1e363152977a3111041dda6dc}\label{reg__gpio_8h_a3e68d2a1e363152977a3111041dda6dc}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF\_MODE\_0\_Pos@{GPIO\_CRL\_CNF\_MODE\_0\_Pos}}
\index{GPIO\_CRL\_CNF\_MODE\_0\_Pos@{GPIO\_CRL\_CNF\_MODE\_0\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF\_MODE\_0\_Pos}{GPIO\_CRL\_CNF\_MODE\_0\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+MODE\+\_\+0\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00116}{116}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a44db7a6239fbf673b8b669c6f632b1d9}\label{reg__gpio_8h_a44db7a6239fbf673b8b669c6f632b1d9}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF\_MODE\_1\_Pos@{GPIO\_CRL\_CNF\_MODE\_1\_Pos}}
\index{GPIO\_CRL\_CNF\_MODE\_1\_Pos@{GPIO\_CRL\_CNF\_MODE\_1\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF\_MODE\_1\_Pos}{GPIO\_CRL\_CNF\_MODE\_1\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+MODE\+\_\+1\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00117}{117}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aad80d9968cb70223d390a00c746ff5bb}\label{reg__gpio_8h_aad80d9968cb70223d390a00c746ff5bb}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF\_MODE\_2\_Pos@{GPIO\_CRL\_CNF\_MODE\_2\_Pos}}
\index{GPIO\_CRL\_CNF\_MODE\_2\_Pos@{GPIO\_CRL\_CNF\_MODE\_2\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF\_MODE\_2\_Pos}{GPIO\_CRL\_CNF\_MODE\_2\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+MODE\+\_\+2\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00118}{118}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a87971d7b1635ce60fbb394b68cd8cefc}\label{reg__gpio_8h_a87971d7b1635ce60fbb394b68cd8cefc}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF\_MODE\_3\_Pos@{GPIO\_CRL\_CNF\_MODE\_3\_Pos}}
\index{GPIO\_CRL\_CNF\_MODE\_3\_Pos@{GPIO\_CRL\_CNF\_MODE\_3\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF\_MODE\_3\_Pos}{GPIO\_CRL\_CNF\_MODE\_3\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+MODE\+\_\+3\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00119}{119}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_abcf1cafda656d7fc9abcce0cce8ae8a9}\label{reg__gpio_8h_abcf1cafda656d7fc9abcce0cce8ae8a9}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF\_MODE\_4\_Pos@{GPIO\_CRL\_CNF\_MODE\_4\_Pos}}
\index{GPIO\_CRL\_CNF\_MODE\_4\_Pos@{GPIO\_CRL\_CNF\_MODE\_4\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF\_MODE\_4\_Pos}{GPIO\_CRL\_CNF\_MODE\_4\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+MODE\+\_\+4\+\_\+\+Pos~(16)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00120}{120}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_acda900e925c87e18d29fb2705e13b112}\label{reg__gpio_8h_acda900e925c87e18d29fb2705e13b112}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF\_MODE\_5\_Pos@{GPIO\_CRL\_CNF\_MODE\_5\_Pos}}
\index{GPIO\_CRL\_CNF\_MODE\_5\_Pos@{GPIO\_CRL\_CNF\_MODE\_5\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF\_MODE\_5\_Pos}{GPIO\_CRL\_CNF\_MODE\_5\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+MODE\+\_\+5\+\_\+\+Pos~(20)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00121}{121}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5518fb2db857e46b31865d1ca2738099}\label{reg__gpio_8h_a5518fb2db857e46b31865d1ca2738099}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF\_MODE\_6\_Pos@{GPIO\_CRL\_CNF\_MODE\_6\_Pos}}
\index{GPIO\_CRL\_CNF\_MODE\_6\_Pos@{GPIO\_CRL\_CNF\_MODE\_6\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF\_MODE\_6\_Pos}{GPIO\_CRL\_CNF\_MODE\_6\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+MODE\+\_\+6\+\_\+\+Pos~(24)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00122}{122}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae551c52652a863f32dc9683317c030e7}\label{reg__gpio_8h_ae551c52652a863f32dc9683317c030e7}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_CNF\_MODE\_7\_Pos@{GPIO\_CRL\_CNF\_MODE\_7\_Pos}}
\index{GPIO\_CRL\_CNF\_MODE\_7\_Pos@{GPIO\_CRL\_CNF\_MODE\_7\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_CNF\_MODE\_7\_Pos}{GPIO\_CRL\_CNF\_MODE\_7\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+MODE\+\_\+7\+\_\+\+Pos~(28)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00123}{123}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a423aaaebb1846603eaf2b91f7d2b9fa1}\label{reg__gpio_8h_a423aaaebb1846603eaf2b91f7d2b9fa1}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE@{GPIO\_CRL\_MODE}}
\index{GPIO\_CRL\_MODE@{GPIO\_CRL\_MODE}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE}{GPIO\_CRL\_MODE}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE~((\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}})0x33333333)}



GPIO\+\_\+\+CRL Register Bit Definition 

Port x mode bits 

在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00136}{136}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2cdd3f5cad389fbe7c96458fb115035b}\label{reg__gpio_8h_a2cdd3f5cad389fbe7c96458fb115035b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE0@{GPIO\_CRL\_MODE0}}
\index{GPIO\_CRL\_MODE0@{GPIO\_CRL\_MODE0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE0}{GPIO\_CRL\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE0~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0c2cdb76079824904fe4d02aee982b07}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos}})}



MODE0\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 0) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00139}{139}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a1facefbe58e0198f424d1e4487af72f6}\label{reg__gpio_8h_a1facefbe58e0198f424d1e4487af72f6}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE0\_0@{GPIO\_CRL\_MODE0\_0}}
\index{GPIO\_CRL\_MODE0\_0@{GPIO\_CRL\_MODE0\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE0\_0}{GPIO\_CRL\_MODE0\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0c2cdb76079824904fe4d02aee982b07}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00140}{140}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8e03107c8dbdeb512d612bb52d88014e}\label{reg__gpio_8h_a8e03107c8dbdeb512d612bb52d88014e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE0\_1@{GPIO\_CRL\_MODE0\_1}}
\index{GPIO\_CRL\_MODE0\_1@{GPIO\_CRL\_MODE0\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE0\_1}{GPIO\_CRL\_MODE0\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0c2cdb76079824904fe4d02aee982b07}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00141}{141}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0c2cdb76079824904fe4d02aee982b07}\label{reg__gpio_8h_a0c2cdb76079824904fe4d02aee982b07}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE0\_Pos@{GPIO\_CRL\_MODE0\_Pos}}
\index{GPIO\_CRL\_MODE0\_Pos@{GPIO\_CRL\_MODE0\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE0\_Pos}{GPIO\_CRL\_MODE0\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00138}{138}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a3ba5b9f5ed5a0ed429893f9cf0425328}\label{reg__gpio_8h_a3ba5b9f5ed5a0ed429893f9cf0425328}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE1@{GPIO\_CRL\_MODE1}}
\index{GPIO\_CRL\_MODE1@{GPIO\_CRL\_MODE1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE1}{GPIO\_CRL\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE1~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a59e4ac2c24ed4ebec2e8ea4b6fb0e246}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos}})}



MODE1\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 1) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00149}{149}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae58972b411ad8d1f9ac4de980bde84d6}\label{reg__gpio_8h_ae58972b411ad8d1f9ac4de980bde84d6}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE1\_0@{GPIO\_CRL\_MODE1\_0}}
\index{GPIO\_CRL\_MODE1\_0@{GPIO\_CRL\_MODE1\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE1\_0}{GPIO\_CRL\_MODE1\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a59e4ac2c24ed4ebec2e8ea4b6fb0e246}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00150}{150}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a321825c44a1d436fa483fdf363791ebc}\label{reg__gpio_8h_a321825c44a1d436fa483fdf363791ebc}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE1\_1@{GPIO\_CRL\_MODE1\_1}}
\index{GPIO\_CRL\_MODE1\_1@{GPIO\_CRL\_MODE1\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE1\_1}{GPIO\_CRL\_MODE1\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a59e4ac2c24ed4ebec2e8ea4b6fb0e246}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00151}{151}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a59e4ac2c24ed4ebec2e8ea4b6fb0e246}\label{reg__gpio_8h_a59e4ac2c24ed4ebec2e8ea4b6fb0e246}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE1\_Pos@{GPIO\_CRL\_MODE1\_Pos}}
\index{GPIO\_CRL\_MODE1\_Pos@{GPIO\_CRL\_MODE1\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE1\_Pos}{GPIO\_CRL\_MODE1\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00148}{148}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a97a6c37c1f5fc8e89ae2cb017c4f545b}\label{reg__gpio_8h_a97a6c37c1f5fc8e89ae2cb017c4f545b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE2@{GPIO\_CRL\_MODE2}}
\index{GPIO\_CRL\_MODE2@{GPIO\_CRL\_MODE2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE2}{GPIO\_CRL\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE2~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8b07051af15de89ebc819b00f3c5bc3a}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos}})}



MODE2\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 2) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00159}{159}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a1acdc817f1d3a0ceedbe13f4ce625a2d}\label{reg__gpio_8h_a1acdc817f1d3a0ceedbe13f4ce625a2d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE2\_0@{GPIO\_CRL\_MODE2\_0}}
\index{GPIO\_CRL\_MODE2\_0@{GPIO\_CRL\_MODE2\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE2\_0}{GPIO\_CRL\_MODE2\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8b07051af15de89ebc819b00f3c5bc3a}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00160}{160}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5ed274efc4fbcb5a6b9e733fc23f6343}\label{reg__gpio_8h_a5ed274efc4fbcb5a6b9e733fc23f6343}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE2\_1@{GPIO\_CRL\_MODE2\_1}}
\index{GPIO\_CRL\_MODE2\_1@{GPIO\_CRL\_MODE2\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE2\_1}{GPIO\_CRL\_MODE2\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8b07051af15de89ebc819b00f3c5bc3a}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00161}{161}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8b07051af15de89ebc819b00f3c5bc3a}\label{reg__gpio_8h_a8b07051af15de89ebc819b00f3c5bc3a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE2\_Pos@{GPIO\_CRL\_MODE2\_Pos}}
\index{GPIO\_CRL\_MODE2\_Pos@{GPIO\_CRL\_MODE2\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE2\_Pos}{GPIO\_CRL\_MODE2\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00158}{158}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac4f6e7d1dcc681e79e3ec70f3c13dff7}\label{reg__gpio_8h_ac4f6e7d1dcc681e79e3ec70f3c13dff7}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE3@{GPIO\_CRL\_MODE3}}
\index{GPIO\_CRL\_MODE3@{GPIO\_CRL\_MODE3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE3}{GPIO\_CRL\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aebe301f6be3d3d42979decb111504f43}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos}})}



MODE3\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 3) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00169}{169}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7894b794fc3568954dcd0bf4ce97f291}\label{reg__gpio_8h_a7894b794fc3568954dcd0bf4ce97f291}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE3\_0@{GPIO\_CRL\_MODE3\_0}}
\index{GPIO\_CRL\_MODE3\_0@{GPIO\_CRL\_MODE3\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE3\_0}{GPIO\_CRL\_MODE3\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aebe301f6be3d3d42979decb111504f43}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00170}{170}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae2e0d4d691512704d52c9a4d94921a37}\label{reg__gpio_8h_ae2e0d4d691512704d52c9a4d94921a37}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE3\_1@{GPIO\_CRL\_MODE3\_1}}
\index{GPIO\_CRL\_MODE3\_1@{GPIO\_CRL\_MODE3\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE3\_1}{GPIO\_CRL\_MODE3\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aebe301f6be3d3d42979decb111504f43}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00171}{171}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aebe301f6be3d3d42979decb111504f43}\label{reg__gpio_8h_aebe301f6be3d3d42979decb111504f43}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE3\_Pos@{GPIO\_CRL\_MODE3\_Pos}}
\index{GPIO\_CRL\_MODE3\_Pos@{GPIO\_CRL\_MODE3\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE3\_Pos}{GPIO\_CRL\_MODE3\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00168}{168}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a88c0d876b6305cbf60ec6b3add96658b}\label{reg__gpio_8h_a88c0d876b6305cbf60ec6b3add96658b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE4@{GPIO\_CRL\_MODE4}}
\index{GPIO\_CRL\_MODE4@{GPIO\_CRL\_MODE4}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE4}{GPIO\_CRL\_MODE4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE4~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_af266ff9fe40b04dbab1ca2a6b0ed3abf}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos}})}



MODE4\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 4) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00180}{180}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae110cd4ac6cc9ad00eec9089ab08a43e}\label{reg__gpio_8h_ae110cd4ac6cc9ad00eec9089ab08a43e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE4\_0@{GPIO\_CRL\_MODE4\_0}}
\index{GPIO\_CRL\_MODE4\_0@{GPIO\_CRL\_MODE4\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE4\_0}{GPIO\_CRL\_MODE4\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_af266ff9fe40b04dbab1ca2a6b0ed3abf}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00181}{181}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a78534f019846a3c2a541c346798a480b}\label{reg__gpio_8h_a78534f019846a3c2a541c346798a480b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE4\_1@{GPIO\_CRL\_MODE4\_1}}
\index{GPIO\_CRL\_MODE4\_1@{GPIO\_CRL\_MODE4\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE4\_1}{GPIO\_CRL\_MODE4\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_af266ff9fe40b04dbab1ca2a6b0ed3abf}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00182}{182}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_af266ff9fe40b04dbab1ca2a6b0ed3abf}\label{reg__gpio_8h_af266ff9fe40b04dbab1ca2a6b0ed3abf}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE4\_Pos@{GPIO\_CRL\_MODE4\_Pos}}
\index{GPIO\_CRL\_MODE4\_Pos@{GPIO\_CRL\_MODE4\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE4\_Pos}{GPIO\_CRL\_MODE4\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos~(16)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00179}{179}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a6baa7197a06e539323e0d551a19500d9}\label{reg__gpio_8h_a6baa7197a06e539323e0d551a19500d9}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE5@{GPIO\_CRL\_MODE5}}
\index{GPIO\_CRL\_MODE5@{GPIO\_CRL\_MODE5}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE5}{GPIO\_CRL\_MODE5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE5~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_affb8599a54f96bd55e6c4210bdcf0cc5}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos}})}



MODE5\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 5) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00190}{190}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4264ac5999e94bb3807ea2078fa2b7a6}\label{reg__gpio_8h_a4264ac5999e94bb3807ea2078fa2b7a6}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE5\_0@{GPIO\_CRL\_MODE5\_0}}
\index{GPIO\_CRL\_MODE5\_0@{GPIO\_CRL\_MODE5\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE5\_0}{GPIO\_CRL\_MODE5\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_affb8599a54f96bd55e6c4210bdcf0cc5}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00191}{191}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a13de7f1f4a2b6db8afc28785e30d32c7}\label{reg__gpio_8h_a13de7f1f4a2b6db8afc28785e30d32c7}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE5\_1@{GPIO\_CRL\_MODE5\_1}}
\index{GPIO\_CRL\_MODE5\_1@{GPIO\_CRL\_MODE5\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE5\_1}{GPIO\_CRL\_MODE5\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_affb8599a54f96bd55e6c4210bdcf0cc5}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00192}{192}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_affb8599a54f96bd55e6c4210bdcf0cc5}\label{reg__gpio_8h_affb8599a54f96bd55e6c4210bdcf0cc5}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE5\_Pos@{GPIO\_CRL\_MODE5\_Pos}}
\index{GPIO\_CRL\_MODE5\_Pos@{GPIO\_CRL\_MODE5\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE5\_Pos}{GPIO\_CRL\_MODE5\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos~(20)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00189}{189}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4b353c5507b6cc8575a89a4f445dafd6}\label{reg__gpio_8h_a4b353c5507b6cc8575a89a4f445dafd6}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE6@{GPIO\_CRL\_MODE6}}
\index{GPIO\_CRL\_MODE6@{GPIO\_CRL\_MODE6}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE6}{GPIO\_CRL\_MODE6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE6~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a49e3d971cad6b91738e4ae4b73643bf5}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos}})}



MODE6\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 6) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00200}{200}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aeda9df54fcfbcb8ee978785b08b0b0e6}\label{reg__gpio_8h_aeda9df54fcfbcb8ee978785b08b0b0e6}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE6\_0@{GPIO\_CRL\_MODE6\_0}}
\index{GPIO\_CRL\_MODE6\_0@{GPIO\_CRL\_MODE6\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE6\_0}{GPIO\_CRL\_MODE6\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a49e3d971cad6b91738e4ae4b73643bf5}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00201}{201}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9c5ba2cfc5febb76210d8cc10a815cd0}\label{reg__gpio_8h_a9c5ba2cfc5febb76210d8cc10a815cd0}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE6\_1@{GPIO\_CRL\_MODE6\_1}}
\index{GPIO\_CRL\_MODE6\_1@{GPIO\_CRL\_MODE6\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE6\_1}{GPIO\_CRL\_MODE6\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a49e3d971cad6b91738e4ae4b73643bf5}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00202}{202}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a49e3d971cad6b91738e4ae4b73643bf5}\label{reg__gpio_8h_a49e3d971cad6b91738e4ae4b73643bf5}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE6\_Pos@{GPIO\_CRL\_MODE6\_Pos}}
\index{GPIO\_CRL\_MODE6\_Pos@{GPIO\_CRL\_MODE6\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE6\_Pos}{GPIO\_CRL\_MODE6\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos~(24)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00199}{199}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9050a4d57b9ed8190d730a98bdf4d3f1}\label{reg__gpio_8h_a9050a4d57b9ed8190d730a98bdf4d3f1}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE7@{GPIO\_CRL\_MODE7}}
\index{GPIO\_CRL\_MODE7@{GPIO\_CRL\_MODE7}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE7}{GPIO\_CRL\_MODE7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE7~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1caaa08dc8614db22854d0c888e2c32f}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos}})}



MODE7\mbox{[}1\+:0\mbox{]} bits (portx mode bits, pin 7) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00210}{210}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a441dd58c2652fdd2787c827165a7f052}\label{reg__gpio_8h_a441dd58c2652fdd2787c827165a7f052}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE7\_0@{GPIO\_CRL\_MODE7\_0}}
\index{GPIO\_CRL\_MODE7\_0@{GPIO\_CRL\_MODE7\_0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE7\_0}{GPIO\_CRL\_MODE7\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1caaa08dc8614db22854d0c888e2c32f}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos}})}



Bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00211}{211}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae043168c37d4a1c133a9da8cdd94080e}\label{reg__gpio_8h_ae043168c37d4a1c133a9da8cdd94080e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE7\_1@{GPIO\_CRL\_MODE7\_1}}
\index{GPIO\_CRL\_MODE7\_1@{GPIO\_CRL\_MODE7\_1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE7\_1}{GPIO\_CRL\_MODE7\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+1~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1caaa08dc8614db22854d0c888e2c32f}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos}})}



Bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00212}{212}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a1caaa08dc8614db22854d0c888e2c32f}\label{reg__gpio_8h_a1caaa08dc8614db22854d0c888e2c32f}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_CRL\_MODE7\_Pos@{GPIO\_CRL\_MODE7\_Pos}}
\index{GPIO\_CRL\_MODE7\_Pos@{GPIO\_CRL\_MODE7\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_CRL\_MODE7\_Pos}{GPIO\_CRL\_MODE7\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos~(28)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00209}{209}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a445c7f6d3b305767c9d357af09ffae09}\label{reg__gpio_8h_a445c7f6d3b305767c9d357af09ffae09}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX0@{GPIO\_DCR\_PX0}}
\index{GPIO\_DCR\_PX0@{GPIO\_DCR\_PX0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX0}{GPIO\_DCR\_PX0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX0~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aeb2c7f694ac374eab94bb4b034ff5d6d}{GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+Pos}})}



PX0\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 0) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00534}{534}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_afa19a83517092a8e5c07d55c842021c0}\label{reg__gpio_8h_afa19a83517092a8e5c07d55c842021c0}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX0\_MODE0@{GPIO\_DCR\_PX0\_MODE0}}
\index{GPIO\_DCR\_PX0\_MODE0@{GPIO\_DCR\_PX0\_MODE0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX0\_MODE0}{GPIO\_DCR\_PX0\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+MODE0~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aeb2c7f694ac374eab94bb4b034ff5d6d}{GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+Pos}})}



Mode = 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00535}{535}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aea34deae8097c152a25fbd619dccc9c9}\label{reg__gpio_8h_aea34deae8097c152a25fbd619dccc9c9}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX0\_MODE1@{GPIO\_DCR\_PX0\_MODE1}}
\index{GPIO\_DCR\_PX0\_MODE1@{GPIO\_DCR\_PX0\_MODE1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX0\_MODE1}{GPIO\_DCR\_PX0\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+MODE1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aeb2c7f694ac374eab94bb4b034ff5d6d}{GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+Pos}})}



Mode = 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00536}{536}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2d2c872c6cd624956724c8603ff7e82c}\label{reg__gpio_8h_a2d2c872c6cd624956724c8603ff7e82c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX0\_MODE2@{GPIO\_DCR\_PX0\_MODE2}}
\index{GPIO\_DCR\_PX0\_MODE2@{GPIO\_DCR\_PX0\_MODE2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX0\_MODE2}{GPIO\_DCR\_PX0\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+MODE2~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aeb2c7f694ac374eab94bb4b034ff5d6d}{GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+Pos}})}



Mode = 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00537}{537}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a3e59d89666bb80b6a5262431bd772d3e}\label{reg__gpio_8h_a3e59d89666bb80b6a5262431bd772d3e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX0\_MODE3@{GPIO\_DCR\_PX0\_MODE3}}
\index{GPIO\_DCR\_PX0\_MODE3@{GPIO\_DCR\_PX0\_MODE3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX0\_MODE3}{GPIO\_DCR\_PX0\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+MODE3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aeb2c7f694ac374eab94bb4b034ff5d6d}{GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+Pos}})}



Mode = 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00538}{538}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aeb2c7f694ac374eab94bb4b034ff5d6d}\label{reg__gpio_8h_aeb2c7f694ac374eab94bb4b034ff5d6d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX0\_Pos@{GPIO\_DCR\_PX0\_Pos}}
\index{GPIO\_DCR\_PX0\_Pos@{GPIO\_DCR\_PX0\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX0\_Pos}{GPIO\_DCR\_PX0\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX0\+\_\+\+Pos~(0)}



GPIO\+\_\+\+DCR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00533}{533}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a12998786c1e10f49f37a9ab7c3394f0c}\label{reg__gpio_8h_a12998786c1e10f49f37a9ab7c3394f0c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX1@{GPIO\_DCR\_PX1}}
\index{GPIO\_DCR\_PX1@{GPIO\_DCR\_PX1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX1}{GPIO\_DCR\_PX1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX1~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae0e6e7d1aa36b8512488b1622dd324be}{GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+Pos}})}



PX1\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 1) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00540}{540}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aaa07f796883a4ac754c90e64cbd3b335}\label{reg__gpio_8h_aaa07f796883a4ac754c90e64cbd3b335}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX10@{GPIO\_DCR\_PX10}}
\index{GPIO\_DCR\_PX10@{GPIO\_DCR\_PX10}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX10}{GPIO\_DCR\_PX10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX10~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9a9c922980eca3351c7c8c81e93973fb}{GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+Pos}})}



PX10\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 10) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00601}{601}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ad64dac78beea92cb3080dffc90b06c6c}\label{reg__gpio_8h_ad64dac78beea92cb3080dffc90b06c6c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX10\_MODE0@{GPIO\_DCR\_PX10\_MODE0}}
\index{GPIO\_DCR\_PX10\_MODE0@{GPIO\_DCR\_PX10\_MODE0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX10\_MODE0}{GPIO\_DCR\_PX10\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+MODE0~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9a9c922980eca3351c7c8c81e93973fb}{GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+Pos}})}



Mode = 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00602}{602}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a44e9c5e564fdf176da28f599eae626bd}\label{reg__gpio_8h_a44e9c5e564fdf176da28f599eae626bd}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX10\_MODE1@{GPIO\_DCR\_PX10\_MODE1}}
\index{GPIO\_DCR\_PX10\_MODE1@{GPIO\_DCR\_PX10\_MODE1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX10\_MODE1}{GPIO\_DCR\_PX10\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+MODE1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9a9c922980eca3351c7c8c81e93973fb}{GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+Pos}})}



Mode = 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00603}{603}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a551235685c4cd3cb1baad187ddb40227}\label{reg__gpio_8h_a551235685c4cd3cb1baad187ddb40227}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX10\_MODE2@{GPIO\_DCR\_PX10\_MODE2}}
\index{GPIO\_DCR\_PX10\_MODE2@{GPIO\_DCR\_PX10\_MODE2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX10\_MODE2}{GPIO\_DCR\_PX10\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+MODE2~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9a9c922980eca3351c7c8c81e93973fb}{GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+Pos}})}



Mode = 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00604}{604}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a74aa6f1acb35b6ec6e3e2ea271a7220b}\label{reg__gpio_8h_a74aa6f1acb35b6ec6e3e2ea271a7220b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX10\_MODE3@{GPIO\_DCR\_PX10\_MODE3}}
\index{GPIO\_DCR\_PX10\_MODE3@{GPIO\_DCR\_PX10\_MODE3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX10\_MODE3}{GPIO\_DCR\_PX10\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+MODE3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9a9c922980eca3351c7c8c81e93973fb}{GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+Pos}})}



Mode = 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00605}{605}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9a9c922980eca3351c7c8c81e93973fb}\label{reg__gpio_8h_a9a9c922980eca3351c7c8c81e93973fb}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX10\_Pos@{GPIO\_DCR\_PX10\_Pos}}
\index{GPIO\_DCR\_PX10\_Pos@{GPIO\_DCR\_PX10\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX10\_Pos}{GPIO\_DCR\_PX10\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX10\+\_\+\+Pos~(20)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00600}{600}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7a6f28a948cd2dbceb9c031533a7b389}\label{reg__gpio_8h_a7a6f28a948cd2dbceb9c031533a7b389}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX11@{GPIO\_DCR\_PX11}}
\index{GPIO\_DCR\_PX11@{GPIO\_DCR\_PX11}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX11}{GPIO\_DCR\_PX11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX11~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9bd3b00f4c85780957ebc0be25d4426d}{GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+Pos}})}



PX11\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 11) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00608}{608}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5bea5f897039a8745c8a2c7e63b1a3e1}\label{reg__gpio_8h_a5bea5f897039a8745c8a2c7e63b1a3e1}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX11\_MODE0@{GPIO\_DCR\_PX11\_MODE0}}
\index{GPIO\_DCR\_PX11\_MODE0@{GPIO\_DCR\_PX11\_MODE0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX11\_MODE0}{GPIO\_DCR\_PX11\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+MODE0~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9bd3b00f4c85780957ebc0be25d4426d}{GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+Pos}})}



Mode = 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00609}{609}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0ef331c43a698364bd59cd970f7d2cad}\label{reg__gpio_8h_a0ef331c43a698364bd59cd970f7d2cad}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX11\_MODE1@{GPIO\_DCR\_PX11\_MODE1}}
\index{GPIO\_DCR\_PX11\_MODE1@{GPIO\_DCR\_PX11\_MODE1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX11\_MODE1}{GPIO\_DCR\_PX11\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+MODE1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9bd3b00f4c85780957ebc0be25d4426d}{GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+Pos}})}



Mode = 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00610}{610}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a3ead09b80d34d2f63e0c5014a82343f2}\label{reg__gpio_8h_a3ead09b80d34d2f63e0c5014a82343f2}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX11\_MODE2@{GPIO\_DCR\_PX11\_MODE2}}
\index{GPIO\_DCR\_PX11\_MODE2@{GPIO\_DCR\_PX11\_MODE2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX11\_MODE2}{GPIO\_DCR\_PX11\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+MODE2~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9bd3b00f4c85780957ebc0be25d4426d}{GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+Pos}})}



Mode = 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00611}{611}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9a16dd19c5e0e16c063cb91869d498c4}\label{reg__gpio_8h_a9a16dd19c5e0e16c063cb91869d498c4}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX11\_MODE3@{GPIO\_DCR\_PX11\_MODE3}}
\index{GPIO\_DCR\_PX11\_MODE3@{GPIO\_DCR\_PX11\_MODE3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX11\_MODE3}{GPIO\_DCR\_PX11\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+MODE3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9bd3b00f4c85780957ebc0be25d4426d}{GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+Pos}})}



Mode = 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00612}{612}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9bd3b00f4c85780957ebc0be25d4426d}\label{reg__gpio_8h_a9bd3b00f4c85780957ebc0be25d4426d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX11\_Pos@{GPIO\_DCR\_PX11\_Pos}}
\index{GPIO\_DCR\_PX11\_Pos@{GPIO\_DCR\_PX11\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX11\_Pos}{GPIO\_DCR\_PX11\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX11\+\_\+\+Pos~(22)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00607}{607}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ad8fbd298bdbc7632efa8dfc7c1239152}\label{reg__gpio_8h_ad8fbd298bdbc7632efa8dfc7c1239152}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX12@{GPIO\_DCR\_PX12}}
\index{GPIO\_DCR\_PX12@{GPIO\_DCR\_PX12}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX12}{GPIO\_DCR\_PX12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX12~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1fe7e10fc64574a58d0a6cd6df79a18b}{GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+Pos}})}



PX12\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 12) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00614}{614}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0379d99660a8a1494abda2929ff85837}\label{reg__gpio_8h_a0379d99660a8a1494abda2929ff85837}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX12\_MODE0@{GPIO\_DCR\_PX12\_MODE0}}
\index{GPIO\_DCR\_PX12\_MODE0@{GPIO\_DCR\_PX12\_MODE0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX12\_MODE0}{GPIO\_DCR\_PX12\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+MODE0~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1fe7e10fc64574a58d0a6cd6df79a18b}{GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+Pos}})}



Mode = 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00615}{615}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0dc300e18394a57aff8d94ebf50bfc02}\label{reg__gpio_8h_a0dc300e18394a57aff8d94ebf50bfc02}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX12\_MODE1@{GPIO\_DCR\_PX12\_MODE1}}
\index{GPIO\_DCR\_PX12\_MODE1@{GPIO\_DCR\_PX12\_MODE1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX12\_MODE1}{GPIO\_DCR\_PX12\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+MODE1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1fe7e10fc64574a58d0a6cd6df79a18b}{GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+Pos}})}



Mode = 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00616}{616}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ad03291568d8a24e363ba92f4dfc62bd7}\label{reg__gpio_8h_ad03291568d8a24e363ba92f4dfc62bd7}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX12\_MODE2@{GPIO\_DCR\_PX12\_MODE2}}
\index{GPIO\_DCR\_PX12\_MODE2@{GPIO\_DCR\_PX12\_MODE2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX12\_MODE2}{GPIO\_DCR\_PX12\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+MODE2~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1fe7e10fc64574a58d0a6cd6df79a18b}{GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+Pos}})}



Mode = 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00617}{617}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a326e1b1086069c86ea18192fcc66c76e}\label{reg__gpio_8h_a326e1b1086069c86ea18192fcc66c76e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX12\_MODE3@{GPIO\_DCR\_PX12\_MODE3}}
\index{GPIO\_DCR\_PX12\_MODE3@{GPIO\_DCR\_PX12\_MODE3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX12\_MODE3}{GPIO\_DCR\_PX12\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+MODE3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1fe7e10fc64574a58d0a6cd6df79a18b}{GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+Pos}})}



Mode = 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00618}{618}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a1fe7e10fc64574a58d0a6cd6df79a18b}\label{reg__gpio_8h_a1fe7e10fc64574a58d0a6cd6df79a18b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX12\_Pos@{GPIO\_DCR\_PX12\_Pos}}
\index{GPIO\_DCR\_PX12\_Pos@{GPIO\_DCR\_PX12\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX12\_Pos}{GPIO\_DCR\_PX12\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX12\+\_\+\+Pos~(24)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00613}{613}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a22dc06de46e14b667261aaef3b4db42e}\label{reg__gpio_8h_a22dc06de46e14b667261aaef3b4db42e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX13@{GPIO\_DCR\_PX13}}
\index{GPIO\_DCR\_PX13@{GPIO\_DCR\_PX13}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX13}{GPIO\_DCR\_PX13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX13~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a069aea74051fb360e7e218e1edaf9b14}{GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+Pos}})}



PX13\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 13) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00620}{620}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9d2de4280164c4d1e5885e1e7173212c}\label{reg__gpio_8h_a9d2de4280164c4d1e5885e1e7173212c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX13\_MODE0@{GPIO\_DCR\_PX13\_MODE0}}
\index{GPIO\_DCR\_PX13\_MODE0@{GPIO\_DCR\_PX13\_MODE0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX13\_MODE0}{GPIO\_DCR\_PX13\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+MODE0~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a069aea74051fb360e7e218e1edaf9b14}{GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+Pos}})}



Mode = 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00621}{621}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a73c4b13da81c050fd350d83ff0fe31c6}\label{reg__gpio_8h_a73c4b13da81c050fd350d83ff0fe31c6}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX13\_MODE1@{GPIO\_DCR\_PX13\_MODE1}}
\index{GPIO\_DCR\_PX13\_MODE1@{GPIO\_DCR\_PX13\_MODE1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX13\_MODE1}{GPIO\_DCR\_PX13\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+MODE1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a069aea74051fb360e7e218e1edaf9b14}{GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+Pos}})}



Mode = 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00622}{622}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7505a4f2944fded03230a34f17e5646c}\label{reg__gpio_8h_a7505a4f2944fded03230a34f17e5646c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX13\_MODE2@{GPIO\_DCR\_PX13\_MODE2}}
\index{GPIO\_DCR\_PX13\_MODE2@{GPIO\_DCR\_PX13\_MODE2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX13\_MODE2}{GPIO\_DCR\_PX13\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+MODE2~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a069aea74051fb360e7e218e1edaf9b14}{GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+Pos}})}



Mode = 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00623}{623}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0bfacc68dfba3e385ef97747f399b006}\label{reg__gpio_8h_a0bfacc68dfba3e385ef97747f399b006}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX13\_MODE3@{GPIO\_DCR\_PX13\_MODE3}}
\index{GPIO\_DCR\_PX13\_MODE3@{GPIO\_DCR\_PX13\_MODE3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX13\_MODE3}{GPIO\_DCR\_PX13\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+MODE3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a069aea74051fb360e7e218e1edaf9b14}{GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+Pos}})}



Mode = 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00624}{624}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a069aea74051fb360e7e218e1edaf9b14}\label{reg__gpio_8h_a069aea74051fb360e7e218e1edaf9b14}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX13\_Pos@{GPIO\_DCR\_PX13\_Pos}}
\index{GPIO\_DCR\_PX13\_Pos@{GPIO\_DCR\_PX13\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX13\_Pos}{GPIO\_DCR\_PX13\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX13\+\_\+\+Pos~(26)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00619}{619}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_af5ce1957214e8264c982e63d3046a852}\label{reg__gpio_8h_af5ce1957214e8264c982e63d3046a852}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX14@{GPIO\_DCR\_PX14}}
\index{GPIO\_DCR\_PX14@{GPIO\_DCR\_PX14}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX14}{GPIO\_DCR\_PX14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX14~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a182ff6e9e7b8ca6d9986689dac153d91}{GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+Pos}})}



PX14\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 14) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00627}{627}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a77daac313b52fee48809ca3c0335ca82}\label{reg__gpio_8h_a77daac313b52fee48809ca3c0335ca82}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX14\_MODE0@{GPIO\_DCR\_PX14\_MODE0}}
\index{GPIO\_DCR\_PX14\_MODE0@{GPIO\_DCR\_PX14\_MODE0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX14\_MODE0}{GPIO\_DCR\_PX14\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+MODE0~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a182ff6e9e7b8ca6d9986689dac153d91}{GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+Pos}})}



Mode = 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00628}{628}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a759eea0ed259771a18dd8a2364b475bc}\label{reg__gpio_8h_a759eea0ed259771a18dd8a2364b475bc}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX14\_MODE1@{GPIO\_DCR\_PX14\_MODE1}}
\index{GPIO\_DCR\_PX14\_MODE1@{GPIO\_DCR\_PX14\_MODE1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX14\_MODE1}{GPIO\_DCR\_PX14\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+MODE1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a182ff6e9e7b8ca6d9986689dac153d91}{GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+Pos}})}



Mode = 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00629}{629}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a6d98912556f30c62a80782319a05d1e2}\label{reg__gpio_8h_a6d98912556f30c62a80782319a05d1e2}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX14\_MODE2@{GPIO\_DCR\_PX14\_MODE2}}
\index{GPIO\_DCR\_PX14\_MODE2@{GPIO\_DCR\_PX14\_MODE2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX14\_MODE2}{GPIO\_DCR\_PX14\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+MODE2~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a182ff6e9e7b8ca6d9986689dac153d91}{GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+Pos}})}



Mode = 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00630}{630}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a3206a4d7b90f8b4dd6d01cbb1523f674}\label{reg__gpio_8h_a3206a4d7b90f8b4dd6d01cbb1523f674}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX14\_MODE3@{GPIO\_DCR\_PX14\_MODE3}}
\index{GPIO\_DCR\_PX14\_MODE3@{GPIO\_DCR\_PX14\_MODE3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX14\_MODE3}{GPIO\_DCR\_PX14\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+MODE3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a182ff6e9e7b8ca6d9986689dac153d91}{GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+Pos}})}



Mode = 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00631}{631}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a182ff6e9e7b8ca6d9986689dac153d91}\label{reg__gpio_8h_a182ff6e9e7b8ca6d9986689dac153d91}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX14\_Pos@{GPIO\_DCR\_PX14\_Pos}}
\index{GPIO\_DCR\_PX14\_Pos@{GPIO\_DCR\_PX14\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX14\_Pos}{GPIO\_DCR\_PX14\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX14\+\_\+\+Pos~(28)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00626}{626}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7e60a5ddead34d7659a335808ead4642}\label{reg__gpio_8h_a7e60a5ddead34d7659a335808ead4642}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX15@{GPIO\_DCR\_PX15}}
\index{GPIO\_DCR\_PX15@{GPIO\_DCR\_PX15}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX15}{GPIO\_DCR\_PX15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX15~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8e4259e5db7201b58d31be8a17009c63}{GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+Pos}})}



PX15\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 15) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00633}{633}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8b1d83acf4c00698e0afdf57cb417b29}\label{reg__gpio_8h_a8b1d83acf4c00698e0afdf57cb417b29}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX15\_MODE0@{GPIO\_DCR\_PX15\_MODE0}}
\index{GPIO\_DCR\_PX15\_MODE0@{GPIO\_DCR\_PX15\_MODE0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX15\_MODE0}{GPIO\_DCR\_PX15\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+MODE0~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8e4259e5db7201b58d31be8a17009c63}{GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+Pos}})}



Mode = 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00634}{634}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a61d916081be63dbcdcc40430efc50a32}\label{reg__gpio_8h_a61d916081be63dbcdcc40430efc50a32}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX15\_MODE1@{GPIO\_DCR\_PX15\_MODE1}}
\index{GPIO\_DCR\_PX15\_MODE1@{GPIO\_DCR\_PX15\_MODE1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX15\_MODE1}{GPIO\_DCR\_PX15\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+MODE1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8e4259e5db7201b58d31be8a17009c63}{GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+Pos}})}



Mode = 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00635}{635}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a96100c34d4763e234763bd387a344f1b}\label{reg__gpio_8h_a96100c34d4763e234763bd387a344f1b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX15\_MODE2@{GPIO\_DCR\_PX15\_MODE2}}
\index{GPIO\_DCR\_PX15\_MODE2@{GPIO\_DCR\_PX15\_MODE2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX15\_MODE2}{GPIO\_DCR\_PX15\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+MODE2~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8e4259e5db7201b58d31be8a17009c63}{GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+Pos}})}



Mode = 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00636}{636}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a13c412c7d4c0f556aca1e8bb70ebfb4d}\label{reg__gpio_8h_a13c412c7d4c0f556aca1e8bb70ebfb4d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX15\_MODE3@{GPIO\_DCR\_PX15\_MODE3}}
\index{GPIO\_DCR\_PX15\_MODE3@{GPIO\_DCR\_PX15\_MODE3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX15\_MODE3}{GPIO\_DCR\_PX15\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+MODE3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8e4259e5db7201b58d31be8a17009c63}{GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+Pos}})}



Mode = 3 ///////////////////////////////////////////////////////////////////////////// 

GPIO\+\_\+\+AFRL Register Bit Definition 

在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00640}{640}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8e4259e5db7201b58d31be8a17009c63}\label{reg__gpio_8h_a8e4259e5db7201b58d31be8a17009c63}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX15\_Pos@{GPIO\_DCR\_PX15\_Pos}}
\index{GPIO\_DCR\_PX15\_Pos@{GPIO\_DCR\_PX15\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX15\_Pos}{GPIO\_DCR\_PX15\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX15\+\_\+\+Pos~(30)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00632}{632}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac5cd9b2bdb669df6eba71674f79d54fc}\label{reg__gpio_8h_ac5cd9b2bdb669df6eba71674f79d54fc}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX1\_MODE0@{GPIO\_DCR\_PX1\_MODE0}}
\index{GPIO\_DCR\_PX1\_MODE0@{GPIO\_DCR\_PX1\_MODE0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX1\_MODE0}{GPIO\_DCR\_PX1\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+MODE0~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae0e6e7d1aa36b8512488b1622dd324be}{GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+Pos}})}



Mode = 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00541}{541}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ab1fe47752e1544562e03db69ea98d056}\label{reg__gpio_8h_ab1fe47752e1544562e03db69ea98d056}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX1\_MODE1@{GPIO\_DCR\_PX1\_MODE1}}
\index{GPIO\_DCR\_PX1\_MODE1@{GPIO\_DCR\_PX1\_MODE1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX1\_MODE1}{GPIO\_DCR\_PX1\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+MODE1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae0e6e7d1aa36b8512488b1622dd324be}{GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+Pos}})}



Mode = 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00542}{542}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9c21d83998774e39c9224b99f68cc984}\label{reg__gpio_8h_a9c21d83998774e39c9224b99f68cc984}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX1\_MODE2@{GPIO\_DCR\_PX1\_MODE2}}
\index{GPIO\_DCR\_PX1\_MODE2@{GPIO\_DCR\_PX1\_MODE2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX1\_MODE2}{GPIO\_DCR\_PX1\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+MODE2~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae0e6e7d1aa36b8512488b1622dd324be}{GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+Pos}})}



Mode = 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00543}{543}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4588bef2950c379fe769bd6e21443447}\label{reg__gpio_8h_a4588bef2950c379fe769bd6e21443447}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX1\_MODE3@{GPIO\_DCR\_PX1\_MODE3}}
\index{GPIO\_DCR\_PX1\_MODE3@{GPIO\_DCR\_PX1\_MODE3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX1\_MODE3}{GPIO\_DCR\_PX1\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+MODE3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae0e6e7d1aa36b8512488b1622dd324be}{GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+Pos}})}



Mode = 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00544}{544}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae0e6e7d1aa36b8512488b1622dd324be}\label{reg__gpio_8h_ae0e6e7d1aa36b8512488b1622dd324be}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX1\_Pos@{GPIO\_DCR\_PX1\_Pos}}
\index{GPIO\_DCR\_PX1\_Pos@{GPIO\_DCR\_PX1\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX1\_Pos}{GPIO\_DCR\_PX1\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX1\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00539}{539}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a821dc36b31d6719bde0c389d6321b572}\label{reg__gpio_8h_a821dc36b31d6719bde0c389d6321b572}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX2@{GPIO\_DCR\_PX2}}
\index{GPIO\_DCR\_PX2@{GPIO\_DCR\_PX2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX2}{GPIO\_DCR\_PX2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX2~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa64e7733f65df3085fb30f37b68ab6f3}{GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+Pos}})}



PX2\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 2) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00546}{546}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_afac223d7e7449953b5fadc94be31d0d8}\label{reg__gpio_8h_afac223d7e7449953b5fadc94be31d0d8}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX2\_MODE0@{GPIO\_DCR\_PX2\_MODE0}}
\index{GPIO\_DCR\_PX2\_MODE0@{GPIO\_DCR\_PX2\_MODE0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX2\_MODE0}{GPIO\_DCR\_PX2\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+MODE0~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa64e7733f65df3085fb30f37b68ab6f3}{GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+Pos}})}



Mode = 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00547}{547}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a63fe7be66ffe6b03f5b365215d4af757}\label{reg__gpio_8h_a63fe7be66ffe6b03f5b365215d4af757}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX2\_MODE1@{GPIO\_DCR\_PX2\_MODE1}}
\index{GPIO\_DCR\_PX2\_MODE1@{GPIO\_DCR\_PX2\_MODE1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX2\_MODE1}{GPIO\_DCR\_PX2\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+MODE1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa64e7733f65df3085fb30f37b68ab6f3}{GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+Pos}})}



Mode = 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00548}{548}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a20b5981562d993eaf1a94d3070ade65b}\label{reg__gpio_8h_a20b5981562d993eaf1a94d3070ade65b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX2\_MODE2@{GPIO\_DCR\_PX2\_MODE2}}
\index{GPIO\_DCR\_PX2\_MODE2@{GPIO\_DCR\_PX2\_MODE2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX2\_MODE2}{GPIO\_DCR\_PX2\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+MODE2~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa64e7733f65df3085fb30f37b68ab6f3}{GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+Pos}})}



Mode = 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00549}{549}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0bcb996f55f85430a81e19142b90afcd}\label{reg__gpio_8h_a0bcb996f55f85430a81e19142b90afcd}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX2\_MODE3@{GPIO\_DCR\_PX2\_MODE3}}
\index{GPIO\_DCR\_PX2\_MODE3@{GPIO\_DCR\_PX2\_MODE3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX2\_MODE3}{GPIO\_DCR\_PX2\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+MODE3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa64e7733f65df3085fb30f37b68ab6f3}{GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+Pos}})}



Mode = 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00550}{550}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aa64e7733f65df3085fb30f37b68ab6f3}\label{reg__gpio_8h_aa64e7733f65df3085fb30f37b68ab6f3}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX2\_Pos@{GPIO\_DCR\_PX2\_Pos}}
\index{GPIO\_DCR\_PX2\_Pos@{GPIO\_DCR\_PX2\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX2\_Pos}{GPIO\_DCR\_PX2\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX2\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00545}{545}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ab4cc7c083fabffa72011ea4acbd143b3}\label{reg__gpio_8h_ab4cc7c083fabffa72011ea4acbd143b3}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX3@{GPIO\_DCR\_PX3}}
\index{GPIO\_DCR\_PX3@{GPIO\_DCR\_PX3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX3}{GPIO\_DCR\_PX3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2ab18741e6e2209b263e6d01071c970f}{GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+Pos}})}



PX3\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 3) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00552}{552}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ab65c99f255a253f4122ee8df4d64df2a}\label{reg__gpio_8h_ab65c99f255a253f4122ee8df4d64df2a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX3\_MODE0@{GPIO\_DCR\_PX3\_MODE0}}
\index{GPIO\_DCR\_PX3\_MODE0@{GPIO\_DCR\_PX3\_MODE0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX3\_MODE0}{GPIO\_DCR\_PX3\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+MODE0~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2ab18741e6e2209b263e6d01071c970f}{GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+Pos}})}



Mode = 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00553}{553}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_afe56986d05e81bb2409b9a31391f6465}\label{reg__gpio_8h_afe56986d05e81bb2409b9a31391f6465}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX3\_MODE1@{GPIO\_DCR\_PX3\_MODE1}}
\index{GPIO\_DCR\_PX3\_MODE1@{GPIO\_DCR\_PX3\_MODE1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX3\_MODE1}{GPIO\_DCR\_PX3\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+MODE1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2ab18741e6e2209b263e6d01071c970f}{GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+Pos}})}



Mode = 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00554}{554}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a96894f239fc2d5c26fc284a15a69f2b7}\label{reg__gpio_8h_a96894f239fc2d5c26fc284a15a69f2b7}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX3\_MODE2@{GPIO\_DCR\_PX3\_MODE2}}
\index{GPIO\_DCR\_PX3\_MODE2@{GPIO\_DCR\_PX3\_MODE2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX3\_MODE2}{GPIO\_DCR\_PX3\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+MODE2~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2ab18741e6e2209b263e6d01071c970f}{GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+Pos}})}



Mode = 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00555}{555}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a744dd47881961de9df099fb96416a255}\label{reg__gpio_8h_a744dd47881961de9df099fb96416a255}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX3\_MODE3@{GPIO\_DCR\_PX3\_MODE3}}
\index{GPIO\_DCR\_PX3\_MODE3@{GPIO\_DCR\_PX3\_MODE3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX3\_MODE3}{GPIO\_DCR\_PX3\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+MODE3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2ab18741e6e2209b263e6d01071c970f}{GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+Pos}})}



Mode = 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00556}{556}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2ab18741e6e2209b263e6d01071c970f}\label{reg__gpio_8h_a2ab18741e6e2209b263e6d01071c970f}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX3\_Pos@{GPIO\_DCR\_PX3\_Pos}}
\index{GPIO\_DCR\_PX3\_Pos@{GPIO\_DCR\_PX3\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX3\_Pos}{GPIO\_DCR\_PX3\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX3\+\_\+\+Pos~(6)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00551}{551}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a465335987d3725586e6fee98258a4ceb}\label{reg__gpio_8h_a465335987d3725586e6fee98258a4ceb}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX4@{GPIO\_DCR\_PX4}}
\index{GPIO\_DCR\_PX4@{GPIO\_DCR\_PX4}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX4}{GPIO\_DCR\_PX4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX4~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aef195359179115347ebe1924093e43f9}{GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+Pos}})}



PX4\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 4) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00559}{559}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_af1df9668d21500928f4d1491854a5a7d}\label{reg__gpio_8h_af1df9668d21500928f4d1491854a5a7d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX4\_MODE0@{GPIO\_DCR\_PX4\_MODE0}}
\index{GPIO\_DCR\_PX4\_MODE0@{GPIO\_DCR\_PX4\_MODE0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX4\_MODE0}{GPIO\_DCR\_PX4\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+MODE0~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aef195359179115347ebe1924093e43f9}{GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+Pos}})}



Mode = 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00560}{560}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a70da9faffb983c3db83223145fe97702}\label{reg__gpio_8h_a70da9faffb983c3db83223145fe97702}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX4\_MODE1@{GPIO\_DCR\_PX4\_MODE1}}
\index{GPIO\_DCR\_PX4\_MODE1@{GPIO\_DCR\_PX4\_MODE1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX4\_MODE1}{GPIO\_DCR\_PX4\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+MODE1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aef195359179115347ebe1924093e43f9}{GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+Pos}})}



Mode = 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00561}{561}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5be677a2aff2dacaa27f0bf8645ef14d}\label{reg__gpio_8h_a5be677a2aff2dacaa27f0bf8645ef14d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX4\_MODE2@{GPIO\_DCR\_PX4\_MODE2}}
\index{GPIO\_DCR\_PX4\_MODE2@{GPIO\_DCR\_PX4\_MODE2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX4\_MODE2}{GPIO\_DCR\_PX4\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+MODE2~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aef195359179115347ebe1924093e43f9}{GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+Pos}})}



Mode = 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00562}{562}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ab4583b370ac0f5a93dd5e7b1f36cd613}\label{reg__gpio_8h_ab4583b370ac0f5a93dd5e7b1f36cd613}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX4\_MODE3@{GPIO\_DCR\_PX4\_MODE3}}
\index{GPIO\_DCR\_PX4\_MODE3@{GPIO\_DCR\_PX4\_MODE3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX4\_MODE3}{GPIO\_DCR\_PX4\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+MODE3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aef195359179115347ebe1924093e43f9}{GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+Pos}})}



Mode = 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00563}{563}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aef195359179115347ebe1924093e43f9}\label{reg__gpio_8h_aef195359179115347ebe1924093e43f9}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX4\_Pos@{GPIO\_DCR\_PX4\_Pos}}
\index{GPIO\_DCR\_PX4\_Pos@{GPIO\_DCR\_PX4\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX4\_Pos}{GPIO\_DCR\_PX4\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX4\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00558}{558}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9c04216b0fb99b5353ab25d49604007b}\label{reg__gpio_8h_a9c04216b0fb99b5353ab25d49604007b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX5@{GPIO\_DCR\_PX5}}
\index{GPIO\_DCR\_PX5@{GPIO\_DCR\_PX5}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX5}{GPIO\_DCR\_PX5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX5~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a238155bb7cf9d77f4b625493112122a7}{GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+Pos}})}



PX5\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 5) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00566}{566}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2a0c371ed43c16608cc14b3a59ef60ad}\label{reg__gpio_8h_a2a0c371ed43c16608cc14b3a59ef60ad}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX5\_MODE0@{GPIO\_DCR\_PX5\_MODE0}}
\index{GPIO\_DCR\_PX5\_MODE0@{GPIO\_DCR\_PX5\_MODE0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX5\_MODE0}{GPIO\_DCR\_PX5\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+MODE0~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a238155bb7cf9d77f4b625493112122a7}{GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+Pos}})}



Mode = 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00567}{567}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a210df377ab83f09a3953e08279090a0c}\label{reg__gpio_8h_a210df377ab83f09a3953e08279090a0c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX5\_MODE1@{GPIO\_DCR\_PX5\_MODE1}}
\index{GPIO\_DCR\_PX5\_MODE1@{GPIO\_DCR\_PX5\_MODE1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX5\_MODE1}{GPIO\_DCR\_PX5\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+MODE1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a238155bb7cf9d77f4b625493112122a7}{GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+Pos}})}



Mode = 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00568}{568}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ab12d9e4a17f94ec19dfcb1500af41fe9}\label{reg__gpio_8h_ab12d9e4a17f94ec19dfcb1500af41fe9}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX5\_MODE2@{GPIO\_DCR\_PX5\_MODE2}}
\index{GPIO\_DCR\_PX5\_MODE2@{GPIO\_DCR\_PX5\_MODE2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX5\_MODE2}{GPIO\_DCR\_PX5\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+MODE2~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a238155bb7cf9d77f4b625493112122a7}{GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+Pos}})}



Mode = 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00569}{569}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_afdcfbaacbde7d2854612ffc1718f77ec}\label{reg__gpio_8h_afdcfbaacbde7d2854612ffc1718f77ec}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX5\_MODE3@{GPIO\_DCR\_PX5\_MODE3}}
\index{GPIO\_DCR\_PX5\_MODE3@{GPIO\_DCR\_PX5\_MODE3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX5\_MODE3}{GPIO\_DCR\_PX5\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+MODE3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a238155bb7cf9d77f4b625493112122a7}{GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+Pos}})}



Mode = 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00570}{570}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a238155bb7cf9d77f4b625493112122a7}\label{reg__gpio_8h_a238155bb7cf9d77f4b625493112122a7}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX5\_Pos@{GPIO\_DCR\_PX5\_Pos}}
\index{GPIO\_DCR\_PX5\_Pos@{GPIO\_DCR\_PX5\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX5\_Pos}{GPIO\_DCR\_PX5\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX5\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00565}{565}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5741caf22dc79160352872ea065cd323}\label{reg__gpio_8h_a5741caf22dc79160352872ea065cd323}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX6@{GPIO\_DCR\_PX6}}
\index{GPIO\_DCR\_PX6@{GPIO\_DCR\_PX6}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX6}{GPIO\_DCR\_PX6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX6~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a92ef85b1b6e2b26bbb64e82ede9fc996}{GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+Pos}})}



PX6\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 6) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00573}{573}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac815bdb07d723fb44361e3a185353868}\label{reg__gpio_8h_ac815bdb07d723fb44361e3a185353868}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX6\_MODE0@{GPIO\_DCR\_PX6\_MODE0}}
\index{GPIO\_DCR\_PX6\_MODE0@{GPIO\_DCR\_PX6\_MODE0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX6\_MODE0}{GPIO\_DCR\_PX6\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+MODE0~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a92ef85b1b6e2b26bbb64e82ede9fc996}{GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+Pos}})}



Mode = 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00574}{574}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ada4d56c6605adf28a431d34aed99e61b}\label{reg__gpio_8h_ada4d56c6605adf28a431d34aed99e61b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX6\_MODE1@{GPIO\_DCR\_PX6\_MODE1}}
\index{GPIO\_DCR\_PX6\_MODE1@{GPIO\_DCR\_PX6\_MODE1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX6\_MODE1}{GPIO\_DCR\_PX6\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+MODE1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a92ef85b1b6e2b26bbb64e82ede9fc996}{GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+Pos}})}



Mode = 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00575}{575}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a64868da99dca1a22a96d7571195fb431}\label{reg__gpio_8h_a64868da99dca1a22a96d7571195fb431}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX6\_MODE2@{GPIO\_DCR\_PX6\_MODE2}}
\index{GPIO\_DCR\_PX6\_MODE2@{GPIO\_DCR\_PX6\_MODE2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX6\_MODE2}{GPIO\_DCR\_PX6\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+MODE2~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a92ef85b1b6e2b26bbb64e82ede9fc996}{GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+Pos}})}



Mode = 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00576}{576}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a75506b6c41802265cedd6efce741a4e8}\label{reg__gpio_8h_a75506b6c41802265cedd6efce741a4e8}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX6\_MODE3@{GPIO\_DCR\_PX6\_MODE3}}
\index{GPIO\_DCR\_PX6\_MODE3@{GPIO\_DCR\_PX6\_MODE3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX6\_MODE3}{GPIO\_DCR\_PX6\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+MODE3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a92ef85b1b6e2b26bbb64e82ede9fc996}{GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+Pos}})}



Mode = 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00577}{577}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a92ef85b1b6e2b26bbb64e82ede9fc996}\label{reg__gpio_8h_a92ef85b1b6e2b26bbb64e82ede9fc996}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX6\_Pos@{GPIO\_DCR\_PX6\_Pos}}
\index{GPIO\_DCR\_PX6\_Pos@{GPIO\_DCR\_PX6\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX6\_Pos}{GPIO\_DCR\_PX6\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX6\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00572}{572}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a68b9acb94445a37bc408a157d1a47f1c}\label{reg__gpio_8h_a68b9acb94445a37bc408a157d1a47f1c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX7@{GPIO\_DCR\_PX7}}
\index{GPIO\_DCR\_PX7@{GPIO\_DCR\_PX7}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX7}{GPIO\_DCR\_PX7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX7~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aba365f48e1a70b01ac8161709839cff5}{GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+Pos}})}



PX7\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 7) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00580}{580}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7f5031c1458daf552e77b32c6b2adb1f}\label{reg__gpio_8h_a7f5031c1458daf552e77b32c6b2adb1f}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX7\_MODE0@{GPIO\_DCR\_PX7\_MODE0}}
\index{GPIO\_DCR\_PX7\_MODE0@{GPIO\_DCR\_PX7\_MODE0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX7\_MODE0}{GPIO\_DCR\_PX7\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+MODE0~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aba365f48e1a70b01ac8161709839cff5}{GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+Pos}})}



Mode = 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00581}{581}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9133f7a002a4e40a51558b35f17ea3c7}\label{reg__gpio_8h_a9133f7a002a4e40a51558b35f17ea3c7}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX7\_MODE1@{GPIO\_DCR\_PX7\_MODE1}}
\index{GPIO\_DCR\_PX7\_MODE1@{GPIO\_DCR\_PX7\_MODE1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX7\_MODE1}{GPIO\_DCR\_PX7\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+MODE1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aba365f48e1a70b01ac8161709839cff5}{GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+Pos}})}



Mode = 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00582}{582}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a78718705fa335e3dc18f14a64f05d3e0}\label{reg__gpio_8h_a78718705fa335e3dc18f14a64f05d3e0}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX7\_MODE2@{GPIO\_DCR\_PX7\_MODE2}}
\index{GPIO\_DCR\_PX7\_MODE2@{GPIO\_DCR\_PX7\_MODE2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX7\_MODE2}{GPIO\_DCR\_PX7\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+MODE2~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aba365f48e1a70b01ac8161709839cff5}{GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+Pos}})}



Mode = 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00583}{583}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aba04360a182c5fddfba9b824dbe81735}\label{reg__gpio_8h_aba04360a182c5fddfba9b824dbe81735}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX7\_MODE3@{GPIO\_DCR\_PX7\_MODE3}}
\index{GPIO\_DCR\_PX7\_MODE3@{GPIO\_DCR\_PX7\_MODE3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX7\_MODE3}{GPIO\_DCR\_PX7\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+MODE3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aba365f48e1a70b01ac8161709839cff5}{GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+Pos}})}



Mode = 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00584}{584}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aba365f48e1a70b01ac8161709839cff5}\label{reg__gpio_8h_aba365f48e1a70b01ac8161709839cff5}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX7\_Pos@{GPIO\_DCR\_PX7\_Pos}}
\index{GPIO\_DCR\_PX7\_Pos@{GPIO\_DCR\_PX7\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX7\_Pos}{GPIO\_DCR\_PX7\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX7\+\_\+\+Pos~(14)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00579}{579}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a890546d29285402a60944134ede3d926}\label{reg__gpio_8h_a890546d29285402a60944134ede3d926}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX8@{GPIO\_DCR\_PX8}}
\index{GPIO\_DCR\_PX8@{GPIO\_DCR\_PX8}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX8}{GPIO\_DCR\_PX8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX8~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_adf1475670ad1427b154e74cb53c8f7b5}{GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+Pos}})}



PX8\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 8) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00587}{587}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a28ba6212fcc1406382a45fa94da526b9}\label{reg__gpio_8h_a28ba6212fcc1406382a45fa94da526b9}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX8\_MODE0@{GPIO\_DCR\_PX8\_MODE0}}
\index{GPIO\_DCR\_PX8\_MODE0@{GPIO\_DCR\_PX8\_MODE0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX8\_MODE0}{GPIO\_DCR\_PX8\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+MODE0~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_adf1475670ad1427b154e74cb53c8f7b5}{GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+Pos}})}



Mode = 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00588}{588}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a76f5d9e892da56a636e4a2837dbd1d06}\label{reg__gpio_8h_a76f5d9e892da56a636e4a2837dbd1d06}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX8\_MODE1@{GPIO\_DCR\_PX8\_MODE1}}
\index{GPIO\_DCR\_PX8\_MODE1@{GPIO\_DCR\_PX8\_MODE1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX8\_MODE1}{GPIO\_DCR\_PX8\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+MODE1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_adf1475670ad1427b154e74cb53c8f7b5}{GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+Pos}})}



Mode = 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00589}{589}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a13b27086e81083be09465835623d20eb}\label{reg__gpio_8h_a13b27086e81083be09465835623d20eb}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX8\_MODE2@{GPIO\_DCR\_PX8\_MODE2}}
\index{GPIO\_DCR\_PX8\_MODE2@{GPIO\_DCR\_PX8\_MODE2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX8\_MODE2}{GPIO\_DCR\_PX8\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+MODE2~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_adf1475670ad1427b154e74cb53c8f7b5}{GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+Pos}})}



Mode = 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00590}{590}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae50768d91a1ad65396c2243bc4d547f8}\label{reg__gpio_8h_ae50768d91a1ad65396c2243bc4d547f8}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX8\_MODE3@{GPIO\_DCR\_PX8\_MODE3}}
\index{GPIO\_DCR\_PX8\_MODE3@{GPIO\_DCR\_PX8\_MODE3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX8\_MODE3}{GPIO\_DCR\_PX8\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+MODE3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_adf1475670ad1427b154e74cb53c8f7b5}{GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+Pos}})}



Mode = 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00591}{591}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_adf1475670ad1427b154e74cb53c8f7b5}\label{reg__gpio_8h_adf1475670ad1427b154e74cb53c8f7b5}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX8\_Pos@{GPIO\_DCR\_PX8\_Pos}}
\index{GPIO\_DCR\_PX8\_Pos@{GPIO\_DCR\_PX8\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX8\_Pos}{GPIO\_DCR\_PX8\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX8\+\_\+\+Pos~(16)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00586}{586}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a80ae81f0b83708306dc497303e562798}\label{reg__gpio_8h_a80ae81f0b83708306dc497303e562798}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX9@{GPIO\_DCR\_PX9}}
\index{GPIO\_DCR\_PX9@{GPIO\_DCR\_PX9}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX9}{GPIO\_DCR\_PX9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX9~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_afd405452ddc782814655946d39d37a98}{GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+Pos}})}



PX9\mbox{[}1\+:0\mbox{]} bits (pinx configuration bits, pin 9) 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00594}{594}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4b7d8f0432cd9b40c616e23466520f6e}\label{reg__gpio_8h_a4b7d8f0432cd9b40c616e23466520f6e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX9\_MODE0@{GPIO\_DCR\_PX9\_MODE0}}
\index{GPIO\_DCR\_PX9\_MODE0@{GPIO\_DCR\_PX9\_MODE0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX9\_MODE0}{GPIO\_DCR\_PX9\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+MODE0~(0x00U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_afd405452ddc782814655946d39d37a98}{GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+Pos}})}



Mode = 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00595}{595}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a87417181b0c1cd23ff8e4d76d7345595}\label{reg__gpio_8h_a87417181b0c1cd23ff8e4d76d7345595}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX9\_MODE1@{GPIO\_DCR\_PX9\_MODE1}}
\index{GPIO\_DCR\_PX9\_MODE1@{GPIO\_DCR\_PX9\_MODE1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX9\_MODE1}{GPIO\_DCR\_PX9\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+MODE1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_afd405452ddc782814655946d39d37a98}{GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+Pos}})}



Mode = 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00596}{596}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac7cdb44d1e31b76f658f1485e125a670}\label{reg__gpio_8h_ac7cdb44d1e31b76f658f1485e125a670}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX9\_MODE2@{GPIO\_DCR\_PX9\_MODE2}}
\index{GPIO\_DCR\_PX9\_MODE2@{GPIO\_DCR\_PX9\_MODE2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX9\_MODE2}{GPIO\_DCR\_PX9\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+MODE2~(0x02U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_afd405452ddc782814655946d39d37a98}{GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+Pos}})}



Mode = 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00597}{597}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5907600f6e0c7387b033ede654f6292d}\label{reg__gpio_8h_a5907600f6e0c7387b033ede654f6292d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX9\_MODE3@{GPIO\_DCR\_PX9\_MODE3}}
\index{GPIO\_DCR\_PX9\_MODE3@{GPIO\_DCR\_PX9\_MODE3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX9\_MODE3}{GPIO\_DCR\_PX9\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+MODE3~(0x03U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_afd405452ddc782814655946d39d37a98}{GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+Pos}})}



Mode = 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00598}{598}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_afd405452ddc782814655946d39d37a98}\label{reg__gpio_8h_afd405452ddc782814655946d39d37a98}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_DCR\_PX9\_Pos@{GPIO\_DCR\_PX9\_Pos}}
\index{GPIO\_DCR\_PX9\_Pos@{GPIO\_DCR\_PX9\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DCR\_PX9\_Pos}{GPIO\_DCR\_PX9\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DCR\+\_\+\+PX9\+\_\+\+Pos~(18)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00593}{593}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4cecb1a527904ae981db9f9e34e8d160}\label{reg__gpio_8h_a4cecb1a527904ae981db9f9e34e8d160}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_DATA@{GPIO\_IDR\_DATA}}
\index{GPIO\_IDR\_DATA@{GPIO\_IDR\_DATA}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_DATA}{GPIO\_IDR\_DATA}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+DATA~(0x\+FFFFU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a0763f28b5540954e84e8e5861eeb96b8}{GPIO\+\_\+\+IDR\+\_\+\+DATA\+\_\+\+Pos}})}



Port input data ///////////////////////////////////////////////////////////////////////////// 

GPIO\+\_\+\+IDR Register Bit Definition 

在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00296}{296}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0763f28b5540954e84e8e5861eeb96b8}\label{reg__gpio_8h_a0763f28b5540954e84e8e5861eeb96b8}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_DATA\_Pos@{GPIO\_IDR\_DATA\_Pos}}
\index{GPIO\_IDR\_DATA\_Pos@{GPIO\_IDR\_DATA\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_DATA\_Pos}{GPIO\_IDR\_DATA\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+DATA\+\_\+\+Pos~(0)}



GPIO\+\_\+\+IDR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00292}{292}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac7a850e3aa5c1543380ef3ac4136cc11}\label{reg__gpio_8h_ac7a850e3aa5c1543380ef3ac4136cc11}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR0@{GPIO\_IDR\_IDR0}}
\index{GPIO\_IDR\_IDR0@{GPIO\_IDR\_IDR0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR0}{GPIO\_IDR\_IDR0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4c3239eb25d3104f88d5659445cf5e46}{GPIO\+\_\+\+IDR\+\_\+\+IDR0\+\_\+\+Pos}})}



Portx Set bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00298}{298}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4c3239eb25d3104f88d5659445cf5e46}\label{reg__gpio_8h_a4c3239eb25d3104f88d5659445cf5e46}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR0\_Pos@{GPIO\_IDR\_IDR0\_Pos}}
\index{GPIO\_IDR\_IDR0\_Pos@{GPIO\_IDR\_IDR0\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR0\_Pos}{GPIO\_IDR\_IDR0\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR0\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00297}{297}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aba8fd128cd05bfd794c8cdcde0881019}\label{reg__gpio_8h_aba8fd128cd05bfd794c8cdcde0881019}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR1@{GPIO\_IDR\_IDR1}}
\index{GPIO\_IDR\_IDR1@{GPIO\_IDR\_IDR1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR1}{GPIO\_IDR\_IDR1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa63dfb70c22924dbe605ba323add0b59}{GPIO\+\_\+\+IDR\+\_\+\+IDR1\+\_\+\+Pos}})}



Portx Set bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00300}{300}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aa7d58438899588f2a4eeeb7d1f9607d9}\label{reg__gpio_8h_aa7d58438899588f2a4eeeb7d1f9607d9}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR10@{GPIO\_IDR\_IDR10}}
\index{GPIO\_IDR\_IDR10@{GPIO\_IDR\_IDR10}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR10}{GPIO\_IDR\_IDR10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR10~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4e2b8c930a3c7fa5a031e301cdfb6f93}{GPIO\+\_\+\+IDR\+\_\+\+IDR10\+\_\+\+Pos}})}



Portx Set bit 10 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00318}{318}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4e2b8c930a3c7fa5a031e301cdfb6f93}\label{reg__gpio_8h_a4e2b8c930a3c7fa5a031e301cdfb6f93}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR10\_Pos@{GPIO\_IDR\_IDR10\_Pos}}
\index{GPIO\_IDR\_IDR10\_Pos@{GPIO\_IDR\_IDR10\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR10\_Pos}{GPIO\_IDR\_IDR10\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR10\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00317}{317}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4b8c6e2fcd0bf5b5284008e1b4d72fb8}\label{reg__gpio_8h_a4b8c6e2fcd0bf5b5284008e1b4d72fb8}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR11@{GPIO\_IDR\_IDR11}}
\index{GPIO\_IDR\_IDR11@{GPIO\_IDR\_IDR11}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR11}{GPIO\_IDR\_IDR11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR11~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aa8199a32c78ca227dac23ff99bf85b80}{GPIO\+\_\+\+IDR\+\_\+\+IDR11\+\_\+\+Pos}})}



Portx Set bit 11 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00320}{320}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aa8199a32c78ca227dac23ff99bf85b80}\label{reg__gpio_8h_aa8199a32c78ca227dac23ff99bf85b80}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR11\_Pos@{GPIO\_IDR\_IDR11\_Pos}}
\index{GPIO\_IDR\_IDR11\_Pos@{GPIO\_IDR\_IDR11\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR11\_Pos}{GPIO\_IDR\_IDR11\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR11\+\_\+\+Pos~(11)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00319}{319}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a56777a4d0c73a16970b2b7d7ca7dda18}\label{reg__gpio_8h_a56777a4d0c73a16970b2b7d7ca7dda18}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR12@{GPIO\_IDR\_IDR12}}
\index{GPIO\_IDR\_IDR12@{GPIO\_IDR\_IDR12}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR12}{GPIO\_IDR\_IDR12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR12~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2e0d6fcd1abc5e1a5ceb42423aae4a5d}{GPIO\+\_\+\+IDR\+\_\+\+IDR12\+\_\+\+Pos}})}



Portx Set bit 12 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00322}{322}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2e0d6fcd1abc5e1a5ceb42423aae4a5d}\label{reg__gpio_8h_a2e0d6fcd1abc5e1a5ceb42423aae4a5d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR12\_Pos@{GPIO\_IDR\_IDR12\_Pos}}
\index{GPIO\_IDR\_IDR12\_Pos@{GPIO\_IDR\_IDR12\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR12\_Pos}{GPIO\_IDR\_IDR12\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR12\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00321}{321}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a45d488afaf42e3a447b274f73486ad00}\label{reg__gpio_8h_a45d488afaf42e3a447b274f73486ad00}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR13@{GPIO\_IDR\_IDR13}}
\index{GPIO\_IDR\_IDR13@{GPIO\_IDR\_IDR13}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR13}{GPIO\_IDR\_IDR13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR13~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ad97afd9fa1857a9c23de33ec9e630c1b}{GPIO\+\_\+\+IDR\+\_\+\+IDR13\+\_\+\+Pos}})}



Portx Set bit 13 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00324}{324}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ad97afd9fa1857a9c23de33ec9e630c1b}\label{reg__gpio_8h_ad97afd9fa1857a9c23de33ec9e630c1b}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR13\_Pos@{GPIO\_IDR\_IDR13\_Pos}}
\index{GPIO\_IDR\_IDR13\_Pos@{GPIO\_IDR\_IDR13\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR13\_Pos}{GPIO\_IDR\_IDR13\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR13\+\_\+\+Pos~(13)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00323}{323}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a811118b05ed3aff70264813823a69851}\label{reg__gpio_8h_a811118b05ed3aff70264813823a69851}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR14@{GPIO\_IDR\_IDR14}}
\index{GPIO\_IDR\_IDR14@{GPIO\_IDR\_IDR14}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR14}{GPIO\_IDR\_IDR14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR14~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a3f588f01081b724d02aa9364dbf9af6f}{GPIO\+\_\+\+IDR\+\_\+\+IDR14\+\_\+\+Pos}})}



Portx Set bit 14 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00326}{326}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a3f588f01081b724d02aa9364dbf9af6f}\label{reg__gpio_8h_a3f588f01081b724d02aa9364dbf9af6f}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR14\_Pos@{GPIO\_IDR\_IDR14\_Pos}}
\index{GPIO\_IDR\_IDR14\_Pos@{GPIO\_IDR\_IDR14\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR14\_Pos}{GPIO\_IDR\_IDR14\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR14\+\_\+\+Pos~(14)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00325}{325}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_abccccbeaa1672daedf0837b60dfd5b45}\label{reg__gpio_8h_abccccbeaa1672daedf0837b60dfd5b45}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR15@{GPIO\_IDR\_IDR15}}
\index{GPIO\_IDR\_IDR15@{GPIO\_IDR\_IDR15}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR15}{GPIO\_IDR\_IDR15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR15~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae67e057b1c6fb9e0463d2009cb37ef93}{GPIO\+\_\+\+IDR\+\_\+\+IDR15\+\_\+\+Pos}})}



Portx Set bit 15 ///////////////////////////////////////////////////////////////////////////// 

GPIO\+\_\+\+ODR Register Bit Definition 

在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00331}{331}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae67e057b1c6fb9e0463d2009cb37ef93}\label{reg__gpio_8h_ae67e057b1c6fb9e0463d2009cb37ef93}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR15\_Pos@{GPIO\_IDR\_IDR15\_Pos}}
\index{GPIO\_IDR\_IDR15\_Pos@{GPIO\_IDR\_IDR15\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR15\_Pos}{GPIO\_IDR\_IDR15\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR15\+\_\+\+Pos~(15)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00327}{327}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aa63dfb70c22924dbe605ba323add0b59}\label{reg__gpio_8h_aa63dfb70c22924dbe605ba323add0b59}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR1\_Pos@{GPIO\_IDR\_IDR1\_Pos}}
\index{GPIO\_IDR\_IDR1\_Pos@{GPIO\_IDR\_IDR1\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR1\_Pos}{GPIO\_IDR\_IDR1\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR1\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00299}{299}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae9784fabf7bbd2ebdb5f7e2630234fb4}\label{reg__gpio_8h_ae9784fabf7bbd2ebdb5f7e2630234fb4}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR2@{GPIO\_IDR\_IDR2}}
\index{GPIO\_IDR\_IDR2@{GPIO\_IDR\_IDR2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR2}{GPIO\_IDR\_IDR2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR2~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2b78f1a12c95c710782eae3316ab918a}{GPIO\+\_\+\+IDR\+\_\+\+IDR2\+\_\+\+Pos}})}



Portx Set bit 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00302}{302}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2b78f1a12c95c710782eae3316ab918a}\label{reg__gpio_8h_a2b78f1a12c95c710782eae3316ab918a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR2\_Pos@{GPIO\_IDR\_IDR2\_Pos}}
\index{GPIO\_IDR\_IDR2\_Pos@{GPIO\_IDR\_IDR2\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR2\_Pos}{GPIO\_IDR\_IDR2\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR2\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00301}{301}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a0a6d373ac7af05410cfbc4d35d996ca8}\label{reg__gpio_8h_a0a6d373ac7af05410cfbc4d35d996ca8}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR3@{GPIO\_IDR\_IDR3}}
\index{GPIO\_IDR\_IDR3@{GPIO\_IDR\_IDR3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR3}{GPIO\_IDR\_IDR3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR3~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aae8c0f4403b9e282c4c044a70688f2a2}{GPIO\+\_\+\+IDR\+\_\+\+IDR3\+\_\+\+Pos}})}



Portx Set bit 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00304}{304}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aae8c0f4403b9e282c4c044a70688f2a2}\label{reg__gpio_8h_aae8c0f4403b9e282c4c044a70688f2a2}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR3\_Pos@{GPIO\_IDR\_IDR3\_Pos}}
\index{GPIO\_IDR\_IDR3\_Pos@{GPIO\_IDR\_IDR3\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR3\_Pos}{GPIO\_IDR\_IDR3\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR3\+\_\+\+Pos~(3)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00303}{303}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a478dccec7de2abcbd927ed6923ef32c7}\label{reg__gpio_8h_a478dccec7de2abcbd927ed6923ef32c7}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR4@{GPIO\_IDR\_IDR4}}
\index{GPIO\_IDR\_IDR4@{GPIO\_IDR\_IDR4}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR4}{GPIO\_IDR\_IDR4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR4~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_acd89fb77f5518ce75d16ba75dea9fda1}{GPIO\+\_\+\+IDR\+\_\+\+IDR4\+\_\+\+Pos}})}



Portx Set bit 4 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00306}{306}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_acd89fb77f5518ce75d16ba75dea9fda1}\label{reg__gpio_8h_acd89fb77f5518ce75d16ba75dea9fda1}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR4\_Pos@{GPIO\_IDR\_IDR4\_Pos}}
\index{GPIO\_IDR\_IDR4\_Pos@{GPIO\_IDR\_IDR4\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR4\_Pos}{GPIO\_IDR\_IDR4\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR4\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00305}{305}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac20a373bc5a5869e3ce5c87a26cc5c26}\label{reg__gpio_8h_ac20a373bc5a5869e3ce5c87a26cc5c26}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR5@{GPIO\_IDR\_IDR5}}
\index{GPIO\_IDR\_IDR5@{GPIO\_IDR\_IDR5}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR5}{GPIO\_IDR\_IDR5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR5~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a270333f2849c1e723685faa96a049647}{GPIO\+\_\+\+IDR\+\_\+\+IDR5\+\_\+\+Pos}})}



Portx Set bit 5 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00308}{308}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a270333f2849c1e723685faa96a049647}\label{reg__gpio_8h_a270333f2849c1e723685faa96a049647}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR5\_Pos@{GPIO\_IDR\_IDR5\_Pos}}
\index{GPIO\_IDR\_IDR5\_Pos@{GPIO\_IDR\_IDR5\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR5\_Pos}{GPIO\_IDR\_IDR5\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR5\+\_\+\+Pos~(5)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00307}{307}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9c647c0fa98de3db7abe16149e56b912}\label{reg__gpio_8h_a9c647c0fa98de3db7abe16149e56b912}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR6@{GPIO\_IDR\_IDR6}}
\index{GPIO\_IDR\_IDR6@{GPIO\_IDR\_IDR6}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR6}{GPIO\_IDR\_IDR6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR6~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae9ae1acc3e52f84101439459ae33f96c}{GPIO\+\_\+\+IDR\+\_\+\+IDR6\+\_\+\+Pos}})}



Portx Set bit 6 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00310}{310}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae9ae1acc3e52f84101439459ae33f96c}\label{reg__gpio_8h_ae9ae1acc3e52f84101439459ae33f96c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR6\_Pos@{GPIO\_IDR\_IDR6\_Pos}}
\index{GPIO\_IDR\_IDR6\_Pos@{GPIO\_IDR\_IDR6\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR6\_Pos}{GPIO\_IDR\_IDR6\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR6\+\_\+\+Pos~(6)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00309}{309}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a21781c5e4e74462c4d48b0619f3735f2}\label{reg__gpio_8h_a21781c5e4e74462c4d48b0619f3735f2}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR7@{GPIO\_IDR\_IDR7}}
\index{GPIO\_IDR\_IDR7@{GPIO\_IDR\_IDR7}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR7}{GPIO\_IDR\_IDR7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR7~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1c84b9bcbedad779deb80ed3af3edb33}{GPIO\+\_\+\+IDR\+\_\+\+IDR7\+\_\+\+Pos}})}



Portx Set bit 7 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00312}{312}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a1c84b9bcbedad779deb80ed3af3edb33}\label{reg__gpio_8h_a1c84b9bcbedad779deb80ed3af3edb33}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR7\_Pos@{GPIO\_IDR\_IDR7\_Pos}}
\index{GPIO\_IDR\_IDR7\_Pos@{GPIO\_IDR\_IDR7\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR7\_Pos}{GPIO\_IDR\_IDR7\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR7\+\_\+\+Pos~(7)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00311}{311}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae6cd32d3b32f70f4d0e7a7635fb22969}\label{reg__gpio_8h_ae6cd32d3b32f70f4d0e7a7635fb22969}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR8@{GPIO\_IDR\_IDR8}}
\index{GPIO\_IDR\_IDR8@{GPIO\_IDR\_IDR8}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR8}{GPIO\_IDR\_IDR8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR8~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a65ea0ae76b389defc3ee572a5767569f}{GPIO\+\_\+\+IDR\+\_\+\+IDR8\+\_\+\+Pos}})}



Portx Set bit 8 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00314}{314}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a65ea0ae76b389defc3ee572a5767569f}\label{reg__gpio_8h_a65ea0ae76b389defc3ee572a5767569f}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR8\_Pos@{GPIO\_IDR\_IDR8\_Pos}}
\index{GPIO\_IDR\_IDR8\_Pos@{GPIO\_IDR\_IDR8\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR8\_Pos}{GPIO\_IDR\_IDR8\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR8\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00313}{313}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2c804c5fca2b891e63c691872c440253}\label{reg__gpio_8h_a2c804c5fca2b891e63c691872c440253}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR9@{GPIO\_IDR\_IDR9}}
\index{GPIO\_IDR\_IDR9@{GPIO\_IDR\_IDR9}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR9}{GPIO\_IDR\_IDR9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR9~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a01ca5f116e77b0736255106ce28c6a22}{GPIO\+\_\+\+IDR\+\_\+\+IDR9\+\_\+\+Pos}})}



Portx Set bit 9 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00316}{316}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a01ca5f116e77b0736255106ce28c6a22}\label{reg__gpio_8h_a01ca5f116e77b0736255106ce28c6a22}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_IDR\_IDR9\_Pos@{GPIO\_IDR\_IDR9\_Pos}}
\index{GPIO\_IDR\_IDR9\_Pos@{GPIO\_IDR\_IDR9\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IDR\_IDR9\_Pos}{GPIO\_IDR\_IDR9\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR9\+\_\+\+Pos~(9)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00315}{315}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ab351c904eaa5d5cbfccbe2bd2279b534}\label{reg__gpio_8h_ab351c904eaa5d5cbfccbe2bd2279b534}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK@{GPIO\_LCKR\_LCK}}
\index{GPIO\_LCKR\_LCK@{GPIO\_LCKR\_LCK}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK}{GPIO\_LCKR\_LCK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK~(0x\+FFFFU $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a6a61a8ec43bff846c410167633b9ea70}{GPIO\+\_\+\+LCKR\+\_\+\+LCK\+\_\+\+Pos}})}



Portx Lock 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00490}{490}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_af6ae6b6d787a6af758bfde54b6ae934f}\label{reg__gpio_8h_af6ae6b6d787a6af758bfde54b6ae934f}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK0@{GPIO\_LCKR\_LCK0}}
\index{GPIO\_LCKR\_LCK0@{GPIO\_LCKR\_LCK0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK0}{GPIO\_LCKR\_LCK0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9a97048a23afc262b30fc9d0a4cb65bc}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}})}



Portx Set bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00498}{498}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9a97048a23afc262b30fc9d0a4cb65bc}\label{reg__gpio_8h_a9a97048a23afc262b30fc9d0a4cb65bc}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK0\_Pos@{GPIO\_LCKR\_LCK0\_Pos}}
\index{GPIO\_LCKR\_LCK0\_Pos@{GPIO\_LCKR\_LCK0\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK0\_Pos}{GPIO\_LCKR\_LCK0\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos~(0)}



GPIO\+\_\+\+LCKR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00497}{497}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a627d088ded79e6da761eaa880582372a}\label{reg__gpio_8h_a627d088ded79e6da761eaa880582372a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK1@{GPIO\_LCKR\_LCK1}}
\index{GPIO\_LCKR\_LCK1@{GPIO\_LCKR\_LCK1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK1}{GPIO\_LCKR\_LCK1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a94100a3d7d43a5b8718aea76e31279a7}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}})}



Portx Set bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00500}{500}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aae055f5848967c7929f47e848b2ed812}\label{reg__gpio_8h_aae055f5848967c7929f47e848b2ed812}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK10@{GPIO\_LCKR\_LCK10}}
\index{GPIO\_LCKR\_LCK10@{GPIO\_LCKR\_LCK10}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK10}{GPIO\_LCKR\_LCK10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK10~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8eeb57953118508685e74055da9d6348}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}})}



Portx Set bit 10 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00518}{518}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8eeb57953118508685e74055da9d6348}\label{reg__gpio_8h_a8eeb57953118508685e74055da9d6348}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK10\_Pos@{GPIO\_LCKR\_LCK10\_Pos}}
\index{GPIO\_LCKR\_LCK10\_Pos@{GPIO\_LCKR\_LCK10\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK10\_Pos}{GPIO\_LCKR\_LCK10\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00517}{517}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4de971426a1248621733a9b78ef552ab}\label{reg__gpio_8h_a4de971426a1248621733a9b78ef552ab}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK11@{GPIO\_LCKR\_LCK11}}
\index{GPIO\_LCKR\_LCK11@{GPIO\_LCKR\_LCK11}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK11}{GPIO\_LCKR\_LCK11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK11~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a4a19305a39f7bd02815a39c998c34216}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}})}



Portx Set bit 11 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00520}{520}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a4a19305a39f7bd02815a39c998c34216}\label{reg__gpio_8h_a4a19305a39f7bd02815a39c998c34216}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK11\_Pos@{GPIO\_LCKR\_LCK11\_Pos}}
\index{GPIO\_LCKR\_LCK11\_Pos@{GPIO\_LCKR\_LCK11\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK11\_Pos}{GPIO\_LCKR\_LCK11\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos~(11)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00519}{519}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a38e8685790aea3fb09194683d1f58508}\label{reg__gpio_8h_a38e8685790aea3fb09194683d1f58508}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK12@{GPIO\_LCKR\_LCK12}}
\index{GPIO\_LCKR\_LCK12@{GPIO\_LCKR\_LCK12}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK12}{GPIO\_LCKR\_LCK12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK12~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a81e8901ea395cd0a1b56c4118670fa0e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}})}



Portx Set bit 12 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00522}{522}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a81e8901ea395cd0a1b56c4118670fa0e}\label{reg__gpio_8h_a81e8901ea395cd0a1b56c4118670fa0e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK12\_Pos@{GPIO\_LCKR\_LCK12\_Pos}}
\index{GPIO\_LCKR\_LCK12\_Pos@{GPIO\_LCKR\_LCK12\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK12\_Pos}{GPIO\_LCKR\_LCK12\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00521}{521}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae0279fa554731160a9115c21d95312a5}\label{reg__gpio_8h_ae0279fa554731160a9115c21d95312a5}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK13@{GPIO\_LCKR\_LCK13}}
\index{GPIO\_LCKR\_LCK13@{GPIO\_LCKR\_LCK13}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK13}{GPIO\_LCKR\_LCK13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK13~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a5dd0ccab863e23880863f0d431fdee11}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}})}



Portx Set bit 13 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00524}{524}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5dd0ccab863e23880863f0d431fdee11}\label{reg__gpio_8h_a5dd0ccab863e23880863f0d431fdee11}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK13\_Pos@{GPIO\_LCKR\_LCK13\_Pos}}
\index{GPIO\_LCKR\_LCK13\_Pos@{GPIO\_LCKR\_LCK13\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK13\_Pos}{GPIO\_LCKR\_LCK13\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos~(13)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00523}{523}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8bf290cecb54b6b68ac42a544b87dcee}\label{reg__gpio_8h_a8bf290cecb54b6b68ac42a544b87dcee}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK14@{GPIO\_LCKR\_LCK14}}
\index{GPIO\_LCKR\_LCK14@{GPIO\_LCKR\_LCK14}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK14}{GPIO\_LCKR\_LCK14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK14~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a5686e00f4e40771a31eb18d88e1ca1e9}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}})}



Portx Set bit 14 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00526}{526}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5686e00f4e40771a31eb18d88e1ca1e9}\label{reg__gpio_8h_a5686e00f4e40771a31eb18d88e1ca1e9}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK14\_Pos@{GPIO\_LCKR\_LCK14\_Pos}}
\index{GPIO\_LCKR\_LCK14\_Pos@{GPIO\_LCKR\_LCK14\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK14\_Pos}{GPIO\_LCKR\_LCK14\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos~(14)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00525}{525}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a47c3114c8cd603d8aee022d0b426bf04}\label{reg__gpio_8h_a47c3114c8cd603d8aee022d0b426bf04}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK15@{GPIO\_LCKR\_LCK15}}
\index{GPIO\_LCKR\_LCK15@{GPIO\_LCKR\_LCK15}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK15}{GPIO\_LCKR\_LCK15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK15~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a5ba6d99e256f344ea2d8a4ba9278a0e3}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}})}



Portx Set bit 15 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00528}{528}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5ba6d99e256f344ea2d8a4ba9278a0e3}\label{reg__gpio_8h_a5ba6d99e256f344ea2d8a4ba9278a0e3}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK15\_Pos@{GPIO\_LCKR\_LCK15\_Pos}}
\index{GPIO\_LCKR\_LCK15\_Pos@{GPIO\_LCKR\_LCK15\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK15\_Pos}{GPIO\_LCKR\_LCK15\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos~(15)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00527}{527}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a94100a3d7d43a5b8718aea76e31279a7}\label{reg__gpio_8h_a94100a3d7d43a5b8718aea76e31279a7}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK1\_Pos@{GPIO\_LCKR\_LCK1\_Pos}}
\index{GPIO\_LCKR\_LCK1\_Pos@{GPIO\_LCKR\_LCK1\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK1\_Pos}{GPIO\_LCKR\_LCK1\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00499}{499}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac5a17a7348d45dbe2b2ea41a0908d7de}\label{reg__gpio_8h_ac5a17a7348d45dbe2b2ea41a0908d7de}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK2@{GPIO\_LCKR\_LCK2}}
\index{GPIO\_LCKR\_LCK2@{GPIO\_LCKR\_LCK2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK2}{GPIO\_LCKR\_LCK2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK2~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a96d48b0834c3898e74309980020f88a3}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}})}



Portx Set bit 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00502}{502}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a96d48b0834c3898e74309980020f88a3}\label{reg__gpio_8h_a96d48b0834c3898e74309980020f88a3}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK2\_Pos@{GPIO\_LCKR\_LCK2\_Pos}}
\index{GPIO\_LCKR\_LCK2\_Pos@{GPIO\_LCKR\_LCK2\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK2\_Pos}{GPIO\_LCKR\_LCK2\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00501}{501}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a1597c1b50d32ed0229c38811656ba402}\label{reg__gpio_8h_a1597c1b50d32ed0229c38811656ba402}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK3@{GPIO\_LCKR\_LCK3}}
\index{GPIO\_LCKR\_LCK3@{GPIO\_LCKR\_LCK3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK3}{GPIO\_LCKR\_LCK3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK3~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a348f1d0358ea70f6a7dc2a00a1c519bf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}})}



Portx Set bit 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00504}{504}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a348f1d0358ea70f6a7dc2a00a1c519bf}\label{reg__gpio_8h_a348f1d0358ea70f6a7dc2a00a1c519bf}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK3\_Pos@{GPIO\_LCKR\_LCK3\_Pos}}
\index{GPIO\_LCKR\_LCK3\_Pos@{GPIO\_LCKR\_LCK3\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK3\_Pos}{GPIO\_LCKR\_LCK3\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos~(3)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00503}{503}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a723577475747d2405d86b1ab28767cb5}\label{reg__gpio_8h_a723577475747d2405d86b1ab28767cb5}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK4@{GPIO\_LCKR\_LCK4}}
\index{GPIO\_LCKR\_LCK4@{GPIO\_LCKR\_LCK4}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK4}{GPIO\_LCKR\_LCK4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK4~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a9fd29e0757ed2bc8e3935d17960b68df}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}})}



Portx Set bit 4 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00506}{506}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9fd29e0757ed2bc8e3935d17960b68df}\label{reg__gpio_8h_a9fd29e0757ed2bc8e3935d17960b68df}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK4\_Pos@{GPIO\_LCKR\_LCK4\_Pos}}
\index{GPIO\_LCKR\_LCK4\_Pos@{GPIO\_LCKR\_LCK4\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK4\_Pos}{GPIO\_LCKR\_LCK4\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00505}{505}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7c2446bfe50cbd04617496c30eda6c18}\label{reg__gpio_8h_a7c2446bfe50cbd04617496c30eda6c18}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK5@{GPIO\_LCKR\_LCK5}}
\index{GPIO\_LCKR\_LCK5@{GPIO\_LCKR\_LCK5}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK5}{GPIO\_LCKR\_LCK5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK5~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a07f73a37145ff6709a20081d329900c2}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}})}



Portx Set bit 5 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00508}{508}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a07f73a37145ff6709a20081d329900c2}\label{reg__gpio_8h_a07f73a37145ff6709a20081d329900c2}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK5\_Pos@{GPIO\_LCKR\_LCK5\_Pos}}
\index{GPIO\_LCKR\_LCK5\_Pos@{GPIO\_LCKR\_LCK5\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK5\_Pos}{GPIO\_LCKR\_LCK5\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos~(5)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00507}{507}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a606249f4cc3ac14cf8133b76f3c7edd7}\label{reg__gpio_8h_a606249f4cc3ac14cf8133b76f3c7edd7}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK6@{GPIO\_LCKR\_LCK6}}
\index{GPIO\_LCKR\_LCK6@{GPIO\_LCKR\_LCK6}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK6}{GPIO\_LCKR\_LCK6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK6~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a456193c04a296b05ad87aa0f8e51c144}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}})}



Portx Set bit 6 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00510}{510}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a456193c04a296b05ad87aa0f8e51c144}\label{reg__gpio_8h_a456193c04a296b05ad87aa0f8e51c144}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK6\_Pos@{GPIO\_LCKR\_LCK6\_Pos}}
\index{GPIO\_LCKR\_LCK6\_Pos@{GPIO\_LCKR\_LCK6\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK6\_Pos}{GPIO\_LCKR\_LCK6\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos~(6)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00509}{509}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_af998da536594af780718084cee0d22a4}\label{reg__gpio_8h_af998da536594af780718084cee0d22a4}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK7@{GPIO\_LCKR\_LCK7}}
\index{GPIO\_LCKR\_LCK7@{GPIO\_LCKR\_LCK7}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK7}{GPIO\_LCKR\_LCK7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK7~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_af9c741b163a1b1e23b05432f866544f4}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}})}



Portx Set bit 7 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00512}{512}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_af9c741b163a1b1e23b05432f866544f4}\label{reg__gpio_8h_af9c741b163a1b1e23b05432f866544f4}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK7\_Pos@{GPIO\_LCKR\_LCK7\_Pos}}
\index{GPIO\_LCKR\_LCK7\_Pos@{GPIO\_LCKR\_LCK7\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK7\_Pos}{GPIO\_LCKR\_LCK7\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos~(7)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00511}{511}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ab00a81afcf4d92f6f5644724803b7404}\label{reg__gpio_8h_ab00a81afcf4d92f6f5644724803b7404}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK8@{GPIO\_LCKR\_LCK8}}
\index{GPIO\_LCKR\_LCK8@{GPIO\_LCKR\_LCK8}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK8}{GPIO\_LCKR\_LCK8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK8~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ae9a02f2ef3023a1c82f04391fcb79859}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}})}



Portx Set bit 8 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00514}{514}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae9a02f2ef3023a1c82f04391fcb79859}\label{reg__gpio_8h_ae9a02f2ef3023a1c82f04391fcb79859}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK8\_Pos@{GPIO\_LCKR\_LCK8\_Pos}}
\index{GPIO\_LCKR\_LCK8\_Pos@{GPIO\_LCKR\_LCK8\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK8\_Pos}{GPIO\_LCKR\_LCK8\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00513}{513}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ab9aa0442c88bc17eaf07c55dd84910ea}\label{reg__gpio_8h_ab9aa0442c88bc17eaf07c55dd84910ea}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK9@{GPIO\_LCKR\_LCK9}}
\index{GPIO\_LCKR\_LCK9@{GPIO\_LCKR\_LCK9}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK9}{GPIO\_LCKR\_LCK9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK9~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a821f9dc79420f84e79fe2697addf1d42}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}})}



Portx Set bit 9 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00516}{516}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a821f9dc79420f84e79fe2697addf1d42}\label{reg__gpio_8h_a821f9dc79420f84e79fe2697addf1d42}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK9\_Pos@{GPIO\_LCKR\_LCK9\_Pos}}
\index{GPIO\_LCKR\_LCK9\_Pos@{GPIO\_LCKR\_LCK9\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK9\_Pos}{GPIO\_LCKR\_LCK9\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos~(9)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00515}{515}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a6a61a8ec43bff846c410167633b9ea70}\label{reg__gpio_8h_a6a61a8ec43bff846c410167633b9ea70}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCK\_Pos@{GPIO\_LCKR\_LCK\_Pos}}
\index{GPIO\_LCKR\_LCK\_Pos@{GPIO\_LCKR\_LCK\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK\_Pos}{GPIO\_LCKR\_LCK\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK\+\_\+\+Pos~(0)}



GPIO\+\_\+\+LCKR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00489}{489}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_afa2a83bf31ef76ee3857c7cb0a90c4d9}\label{reg__gpio_8h_afa2a83bf31ef76ee3857c7cb0a90c4d9}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCKK@{GPIO\_LCKR\_LCKK}}
\index{GPIO\_LCKR\_LCKK@{GPIO\_LCKR\_LCKK}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCKK}{GPIO\_LCKR\_LCKK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCKK~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a40eb2db1c2df544774f41995d029565d}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}})}



Lock key 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00492}{492}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a40eb2db1c2df544774f41995d029565d}\label{reg__gpio_8h_a40eb2db1c2df544774f41995d029565d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_LCKR\_LCKK\_Pos@{GPIO\_LCKR\_LCKK\_Pos}}
\index{GPIO\_LCKR\_LCKK\_Pos@{GPIO\_LCKR\_LCKK\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LCKR\_LCKK\_Pos}{GPIO\_LCKR\_LCKK\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos~(16)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00491}{491}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aaf0a02d9b0c03125f1e2a2a4d2df9f17}\label{reg__gpio_8h_aaf0a02d9b0c03125f1e2a2a4d2df9f17}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_DATA@{GPIO\_ODR\_DATA}}
\index{GPIO\_ODR\_DATA@{GPIO\_ODR\_DATA}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_DATA}{GPIO\_ODR\_DATA}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+DATA~(0x\+FFFF $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a8ccd2b54b6e3028408644be451c38b4c}{GPIO\+\_\+\+ODR\+\_\+\+DATA\+\_\+\+Pos}})}



Port output data ///////////////////////////////////////////////////////////////////////////// 

GPIO\+\_\+\+ODR Register Bit Definition 

在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00336}{336}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a8ccd2b54b6e3028408644be451c38b4c}\label{reg__gpio_8h_a8ccd2b54b6e3028408644be451c38b4c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_DATA\_Pos@{GPIO\_ODR\_DATA\_Pos}}
\index{GPIO\_ODR\_DATA\_Pos@{GPIO\_ODR\_DATA\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_DATA\_Pos}{GPIO\_ODR\_DATA\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+DATA\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00332}{332}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a3fdb4b0764d21e748916ea683a9c2d51}\label{reg__gpio_8h_a3fdb4b0764d21e748916ea683a9c2d51}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR0@{GPIO\_ODR\_ODR0}}
\index{GPIO\_ODR\_ODR0@{GPIO\_ODR\_ODR0}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR0}{GPIO\_ODR\_ODR0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR0~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a461b6f5c91a26ac4b4e63c68a27e8b56}{GPIO\+\_\+\+ODR\+\_\+\+ODR0\+\_\+\+Pos}})}



Portx Set bit 0 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00338}{338}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a461b6f5c91a26ac4b4e63c68a27e8b56}\label{reg__gpio_8h_a461b6f5c91a26ac4b4e63c68a27e8b56}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR0\_Pos@{GPIO\_ODR\_ODR0\_Pos}}
\index{GPIO\_ODR\_ODR0\_Pos@{GPIO\_ODR\_ODR0\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR0\_Pos}{GPIO\_ODR\_ODR0\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR0\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00337}{337}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a410ccbcd45e0c2a52f4785bf931f447e}\label{reg__gpio_8h_a410ccbcd45e0c2a52f4785bf931f447e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR1@{GPIO\_ODR\_ODR1}}
\index{GPIO\_ODR\_ODR1@{GPIO\_ODR\_ODR1}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR1}{GPIO\_ODR\_ODR1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR1~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_abdb9c78a5507aa8850949db13312a4db}{GPIO\+\_\+\+ODR\+\_\+\+ODR1\+\_\+\+Pos}})}



Portx Set bit 1 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00340}{340}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ab32f8a517f25bcae7b60330523ff878a}\label{reg__gpio_8h_ab32f8a517f25bcae7b60330523ff878a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR10@{GPIO\_ODR\_ODR10}}
\index{GPIO\_ODR\_ODR10@{GPIO\_ODR\_ODR10}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR10}{GPIO\_ODR\_ODR10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR10~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2da85dd7962123bef4ef1c930ff78102}{GPIO\+\_\+\+ODR\+\_\+\+ODR10\+\_\+\+Pos}})}



Portx Set bit 10 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00358}{358}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2da85dd7962123bef4ef1c930ff78102}\label{reg__gpio_8h_a2da85dd7962123bef4ef1c930ff78102}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR10\_Pos@{GPIO\_ODR\_ODR10\_Pos}}
\index{GPIO\_ODR\_ODR10\_Pos@{GPIO\_ODR\_ODR10\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR10\_Pos}{GPIO\_ODR\_ODR10\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR10\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00357}{357}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a3133087355e6c2f73db21065f74b8254}\label{reg__gpio_8h_a3133087355e6c2f73db21065f74b8254}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR11@{GPIO\_ODR\_ODR11}}
\index{GPIO\_ODR\_ODR11@{GPIO\_ODR\_ODR11}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR11}{GPIO\_ODR\_ODR11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR11~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ad9a23da62957562c5ba47ef2aa489355}{GPIO\+\_\+\+ODR\+\_\+\+ODR11\+\_\+\+Pos}})}



Portx Set bit 11 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00360}{360}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ad9a23da62957562c5ba47ef2aa489355}\label{reg__gpio_8h_ad9a23da62957562c5ba47ef2aa489355}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR11\_Pos@{GPIO\_ODR\_ODR11\_Pos}}
\index{GPIO\_ODR\_ODR11\_Pos@{GPIO\_ODR\_ODR11\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR11\_Pos}{GPIO\_ODR\_ODR11\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR11\+\_\+\+Pos~(11)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00359}{359}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_af62ec1e54fb8b76bd2f31aa4c32852f0}\label{reg__gpio_8h_af62ec1e54fb8b76bd2f31aa4c32852f0}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR12@{GPIO\_ODR\_ODR12}}
\index{GPIO\_ODR\_ODR12@{GPIO\_ODR\_ODR12}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR12}{GPIO\_ODR\_ODR12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR12~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_af18fd498ee9644e499df7ca9710641f7}{GPIO\+\_\+\+ODR\+\_\+\+ODR12\+\_\+\+Pos}})}



Portx Set bit 12 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00362}{362}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_af18fd498ee9644e499df7ca9710641f7}\label{reg__gpio_8h_af18fd498ee9644e499df7ca9710641f7}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR12\_Pos@{GPIO\_ODR\_ODR12\_Pos}}
\index{GPIO\_ODR\_ODR12\_Pos@{GPIO\_ODR\_ODR12\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR12\_Pos}{GPIO\_ODR\_ODR12\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR12\+\_\+\+Pos~(12)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00361}{361}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae15416db0d5f54d03e101d7a84bafd0d}\label{reg__gpio_8h_ae15416db0d5f54d03e101d7a84bafd0d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR13@{GPIO\_ODR\_ODR13}}
\index{GPIO\_ODR\_ODR13@{GPIO\_ODR\_ODR13}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR13}{GPIO\_ODR\_ODR13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR13~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a83e19c59bdcc41bc6b75e1ccfd7f07df}{GPIO\+\_\+\+ODR\+\_\+\+ODR13\+\_\+\+Pos}})}



Portx Set bit 13 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00364}{364}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a83e19c59bdcc41bc6b75e1ccfd7f07df}\label{reg__gpio_8h_a83e19c59bdcc41bc6b75e1ccfd7f07df}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR13\_Pos@{GPIO\_ODR\_ODR13\_Pos}}
\index{GPIO\_ODR\_ODR13\_Pos@{GPIO\_ODR\_ODR13\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR13\_Pos}{GPIO\_ODR\_ODR13\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR13\+\_\+\+Pos~(13)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00363}{363}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a93c550f614a85b6f7889559010c4f0b3}\label{reg__gpio_8h_a93c550f614a85b6f7889559010c4f0b3}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR14@{GPIO\_ODR\_ODR14}}
\index{GPIO\_ODR\_ODR14@{GPIO\_ODR\_ODR14}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR14}{GPIO\_ODR\_ODR14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR14~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aca83eafd197ccfc6ec85757f439a85b4}{GPIO\+\_\+\+ODR\+\_\+\+ODR14\+\_\+\+Pos}})}



Portx Set bit 14 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00366}{366}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aca83eafd197ccfc6ec85757f439a85b4}\label{reg__gpio_8h_aca83eafd197ccfc6ec85757f439a85b4}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR14\_Pos@{GPIO\_ODR\_ODR14\_Pos}}
\index{GPIO\_ODR\_ODR14\_Pos@{GPIO\_ODR\_ODR14\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR14\_Pos}{GPIO\_ODR\_ODR14\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR14\+\_\+\+Pos~(14)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00365}{365}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_af788434fb27537f1a3f508b1cedbfbab}\label{reg__gpio_8h_af788434fb27537f1a3f508b1cedbfbab}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR15@{GPIO\_ODR\_ODR15}}
\index{GPIO\_ODR\_ODR15@{GPIO\_ODR\_ODR15}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR15}{GPIO\_ODR\_ODR15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR15~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a43a33cea5a7f8b3eb8260d17e23b9f7e}{GPIO\+\_\+\+ODR\+\_\+\+ODR15\+\_\+\+Pos}})}



Portx Set bit 15 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00368}{368}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a43a33cea5a7f8b3eb8260d17e23b9f7e}\label{reg__gpio_8h_a43a33cea5a7f8b3eb8260d17e23b9f7e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR15\_Pos@{GPIO\_ODR\_ODR15\_Pos}}
\index{GPIO\_ODR\_ODR15\_Pos@{GPIO\_ODR\_ODR15\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR15\_Pos}{GPIO\_ODR\_ODR15\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR15\+\_\+\+Pos~(15)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00367}{367}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_abdb9c78a5507aa8850949db13312a4db}\label{reg__gpio_8h_abdb9c78a5507aa8850949db13312a4db}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR1\_Pos@{GPIO\_ODR\_ODR1\_Pos}}
\index{GPIO\_ODR\_ODR1\_Pos@{GPIO\_ODR\_ODR1\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR1\_Pos}{GPIO\_ODR\_ODR1\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR1\+\_\+\+Pos~(1)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00339}{339}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aa7065029983e1d4b3e5d29c39c806fcb}\label{reg__gpio_8h_aa7065029983e1d4b3e5d29c39c806fcb}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR2@{GPIO\_ODR\_ODR2}}
\index{GPIO\_ODR\_ODR2@{GPIO\_ODR\_ODR2}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR2}{GPIO\_ODR\_ODR2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR2~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a5b32629f98fb5eedc93d4144a085f820}{GPIO\+\_\+\+ODR\+\_\+\+ODR2\+\_\+\+Pos}})}



Portx Set bit 2 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00342}{342}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5b32629f98fb5eedc93d4144a085f820}\label{reg__gpio_8h_a5b32629f98fb5eedc93d4144a085f820}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR2\_Pos@{GPIO\_ODR\_ODR2\_Pos}}
\index{GPIO\_ODR\_ODR2\_Pos@{GPIO\_ODR\_ODR2\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR2\_Pos}{GPIO\_ODR\_ODR2\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR2\+\_\+\+Pos~(2)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00341}{341}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae76bac33647c09342ce6aa992546f7a2}\label{reg__gpio_8h_ae76bac33647c09342ce6aa992546f7a2}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR3@{GPIO\_ODR\_ODR3}}
\index{GPIO\_ODR\_ODR3@{GPIO\_ODR\_ODR3}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR3}{GPIO\_ODR\_ODR3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR3~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_aea9e940f7994596b11602321da3f8204}{GPIO\+\_\+\+ODR\+\_\+\+ODR3\+\_\+\+Pos}})}



Portx Set bit 3 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00344}{344}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aea9e940f7994596b11602321da3f8204}\label{reg__gpio_8h_aea9e940f7994596b11602321da3f8204}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR3\_Pos@{GPIO\_ODR\_ODR3\_Pos}}
\index{GPIO\_ODR\_ODR3\_Pos@{GPIO\_ODR\_ODR3\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR3\_Pos}{GPIO\_ODR\_ODR3\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR3\+\_\+\+Pos~(3)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00343}{343}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_afa23bde84b70b480e5348394cee5d8f2}\label{reg__gpio_8h_afa23bde84b70b480e5348394cee5d8f2}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR4@{GPIO\_ODR\_ODR4}}
\index{GPIO\_ODR\_ODR4@{GPIO\_ODR\_ODR4}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR4}{GPIO\_ODR\_ODR4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR4~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a1b1996439c3edefe689a4f0a32ec9428}{GPIO\+\_\+\+ODR\+\_\+\+ODR4\+\_\+\+Pos}})}



Portx Set bit 4 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00346}{346}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a1b1996439c3edefe689a4f0a32ec9428}\label{reg__gpio_8h_a1b1996439c3edefe689a4f0a32ec9428}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR4\_Pos@{GPIO\_ODR\_ODR4\_Pos}}
\index{GPIO\_ODR\_ODR4\_Pos@{GPIO\_ODR\_ODR4\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR4\_Pos}{GPIO\_ODR\_ODR4\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR4\+\_\+\+Pos~(4)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00345}{345}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ad3a874859723b3e8fe7ce1a68afa9afd}\label{reg__gpio_8h_ad3a874859723b3e8fe7ce1a68afa9afd}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR5@{GPIO\_ODR\_ODR5}}
\index{GPIO\_ODR\_ODR5@{GPIO\_ODR\_ODR5}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR5}{GPIO\_ODR\_ODR5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR5~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a59f8756dc089d738b58f7f6214060c18}{GPIO\+\_\+\+ODR\+\_\+\+ODR5\+\_\+\+Pos}})}



Portx Set bit 5 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00348}{348}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a59f8756dc089d738b58f7f6214060c18}\label{reg__gpio_8h_a59f8756dc089d738b58f7f6214060c18}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR5\_Pos@{GPIO\_ODR\_ODR5\_Pos}}
\index{GPIO\_ODR\_ODR5\_Pos@{GPIO\_ODR\_ODR5\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR5\_Pos}{GPIO\_ODR\_ODR5\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR5\+\_\+\+Pos~(5)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00347}{347}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a00ae0b0c4bc32f9b21b1bc1cea174230}\label{reg__gpio_8h_a00ae0b0c4bc32f9b21b1bc1cea174230}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR6@{GPIO\_ODR\_ODR6}}
\index{GPIO\_ODR\_ODR6@{GPIO\_ODR\_ODR6}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR6}{GPIO\_ODR\_ODR6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR6~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_ace312c6e7cedf0df2f3509a84de19694}{GPIO\+\_\+\+ODR\+\_\+\+ODR6\+\_\+\+Pos}})}



Portx Set bit 6 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00350}{350}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ace312c6e7cedf0df2f3509a84de19694}\label{reg__gpio_8h_ace312c6e7cedf0df2f3509a84de19694}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR6\_Pos@{GPIO\_ODR\_ODR6\_Pos}}
\index{GPIO\_ODR\_ODR6\_Pos@{GPIO\_ODR\_ODR6\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR6\_Pos}{GPIO\_ODR\_ODR6\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR6\+\_\+\+Pos~(6)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00349}{349}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a12b634cee6d6e10f6cf464e28e164b3c}\label{reg__gpio_8h_a12b634cee6d6e10f6cf464e28e164b3c}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR7@{GPIO\_ODR\_ODR7}}
\index{GPIO\_ODR\_ODR7@{GPIO\_ODR\_ODR7}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR7}{GPIO\_ODR\_ODR7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR7~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_abc95ab6ce99d4e9fd879a09863cde2e3}{GPIO\+\_\+\+ODR\+\_\+\+ODR7\+\_\+\+Pos}})}



Portx Set bit 7 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00352}{352}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_abc95ab6ce99d4e9fd879a09863cde2e3}\label{reg__gpio_8h_abc95ab6ce99d4e9fd879a09863cde2e3}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR7\_Pos@{GPIO\_ODR\_ODR7\_Pos}}
\index{GPIO\_ODR\_ODR7\_Pos@{GPIO\_ODR\_ODR7\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR7\_Pos}{GPIO\_ODR\_ODR7\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR7\+\_\+\+Pos~(7)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00351}{351}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a9280b6d2fc7b12bd6fe91e82b9feb377}\label{reg__gpio_8h_a9280b6d2fc7b12bd6fe91e82b9feb377}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR8@{GPIO\_ODR\_ODR8}}
\index{GPIO\_ODR\_ODR8@{GPIO\_ODR\_ODR8}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR8}{GPIO\_ODR\_ODR8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR8~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a2d6a9696ebdf54afb9a1ebfb3f34696a}{GPIO\+\_\+\+ODR\+\_\+\+ODR8\+\_\+\+Pos}})}



Portx Set bit 8 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00354}{354}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2d6a9696ebdf54afb9a1ebfb3f34696a}\label{reg__gpio_8h_a2d6a9696ebdf54afb9a1ebfb3f34696a}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR8\_Pos@{GPIO\_ODR\_ODR8\_Pos}}
\index{GPIO\_ODR\_ODR8\_Pos@{GPIO\_ODR\_ODR8\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR8\_Pos}{GPIO\_ODR\_ODR8\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR8\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00353}{353}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2ec739eff617930cb7c60ef7aab6ba58}\label{reg__gpio_8h_a2ec739eff617930cb7c60ef7aab6ba58}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR9@{GPIO\_ODR\_ODR9}}
\index{GPIO\_ODR\_ODR9@{GPIO\_ODR\_ODR9}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR9}{GPIO\_ODR\_ODR9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR9~(0x01U $<$$<$ \mbox{\hyperlink{reg__gpio_8h_a16bb6d33fe73ae20ea8b0a7fa16a0707}{GPIO\+\_\+\+ODR\+\_\+\+ODR9\+\_\+\+Pos}})}



Portx Set bit 9 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00356}{356}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a16bb6d33fe73ae20ea8b0a7fa16a0707}\label{reg__gpio_8h_a16bb6d33fe73ae20ea8b0a7fa16a0707}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIO\_ODR\_ODR9\_Pos@{GPIO\_ODR\_ODR9\_Pos}}
\index{GPIO\_ODR\_ODR9\_Pos@{GPIO\_ODR\_ODR9\_Pos}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ODR\_ODR9\_Pos}{GPIO\_ODR\_ODR9\_Pos}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR9\+\_\+\+Pos~(9)}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00355}{355}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac485358099728ddae050db37924dd6b7}\label{reg__gpio_8h_ac485358099728ddae050db37924dd6b7}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIOA}{GPIOA}}
{\footnotesize\ttfamily \#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__gpio_8h_ad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



GPIO type pointer Definition 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00077}{77}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ad7723846cc5db8e43a44d78cf21f6efa}\label{reg__gpio_8h_ad7723846cc5db8e43a44d78cf21f6efa}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIOA\_BASE@{GPIOA\_BASE}}
\index{GPIOA\_BASE@{GPIOA\_BASE}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIOA\_BASE}{GPIOA\_BASE}}
{\footnotesize\ttfamily \#define GPIOA\+\_\+\+BASE~(\mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x0020000)}



GPIO Base Address Definition 

Base Address\+: 0x40040000 

在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00048}{48}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a68b66ac73be4c836db878a42e1fea3cd}\label{reg__gpio_8h_a68b66ac73be4c836db878a42e1fea3cd}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIOB}{GPIOB}}
{\footnotesize\ttfamily \#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__gpio_8h_ac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00078}{78}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ac944a89eb789000ece920c0f89cb6a68}\label{reg__gpio_8h_ac944a89eb789000ece920c0f89cb6a68}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIOB\_BASE@{GPIOB\_BASE}}
\index{GPIOB\_BASE@{GPIOB\_BASE}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIOB\_BASE}{GPIOB\_BASE}}
{\footnotesize\ttfamily \#define GPIOB\+\_\+\+BASE~(\mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x0020400)}



Base Address\+: 0x40040400 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00049}{49}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a2dca03332d620196ba943bc2346eaa08}\label{reg__gpio_8h_a2dca03332d620196ba943bc2346eaa08}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIOC}{GPIOC}}
{\footnotesize\ttfamily \#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__gpio_8h_a26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00079}{79}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a26f267dc35338eef219544c51f1e6b3f}\label{reg__gpio_8h_a26f267dc35338eef219544c51f1e6b3f}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIOC\_BASE@{GPIOC\_BASE}}
\index{GPIOC\_BASE@{GPIOC\_BASE}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIOC\_BASE}{GPIOC\_BASE}}
{\footnotesize\ttfamily \#define GPIOC\+\_\+\+BASE~(\mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x0020800)}



Base Address\+: 0x40040800 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00050}{50}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7580b1a929ea9df59725ba9c18eba6ac}\label{reg__gpio_8h_a7580b1a929ea9df59725ba9c18eba6ac}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIOD}{GPIOD}}
{\footnotesize\ttfamily \#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__gpio_8h_a1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00080}{80}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a1a93ab27129f04064089616910c296ec}\label{reg__gpio_8h_a1a93ab27129f04064089616910c296ec}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIOD\_BASE@{GPIOD\_BASE}}
\index{GPIOD\_BASE@{GPIOD\_BASE}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIOD\_BASE}{GPIOD\_BASE}}
{\footnotesize\ttfamily \#define GPIOD\+\_\+\+BASE~(\mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x0020\+C00)}



Base Address\+: 0x40040\+C00 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00051}{51}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ae04bdb5e8acc47cab1d0532e6b0d0763}\label{reg__gpio_8h_ae04bdb5e8acc47cab1d0532e6b0d0763}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIOE}{GPIOE}}
{\footnotesize\ttfamily \#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__gpio_8h_ab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00081}{81}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_ab487b1983d936c4fee3e9e88b95aad9d}\label{reg__gpio_8h_ab487b1983d936c4fee3e9e88b95aad9d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIOE\_BASE@{GPIOE\_BASE}}
\index{GPIOE\_BASE@{GPIOE\_BASE}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIOE\_BASE}{GPIOE\_BASE}}
{\footnotesize\ttfamily \#define GPIOE\+\_\+\+BASE~(\mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x0021000)}



Base Address\+: 0x40041000 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00052}{52}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a43c3022dede7c9db7a58d3c3409dbc8d}\label{reg__gpio_8h_a43c3022dede7c9db7a58d3c3409dbc8d}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIOF}{GPIOF}}
{\footnotesize\ttfamily \#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__gpio_8h_a7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00082}{82}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a7f9a3f4223a1a784af464a114978d26e}\label{reg__gpio_8h_a7f9a3f4223a1a784af464a114978d26e}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIOF\_BASE}{GPIOF\_BASE}}
{\footnotesize\ttfamily \#define GPIOF\+\_\+\+BASE~(\mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x0021400)}



Base Address\+: 0x40041400 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00053}{53}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a02a2a23a32f9b02166a8c64012842414}\label{reg__gpio_8h_a02a2a23a32f9b02166a8c64012842414}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIOG}{GPIOG}}
{\footnotesize\ttfamily \#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__gpio_8h_a5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00083}{83}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_a5d8ca4020f2e8c00bde974e8e7c13cfe}\label{reg__gpio_8h_a5d8ca4020f2e8c00bde974e8e7c13cfe}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIOG\_BASE@{GPIOG\_BASE}}
\index{GPIOG\_BASE@{GPIOG\_BASE}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIOG\_BASE}{GPIOG\_BASE}}
{\footnotesize\ttfamily \#define GPIOG\+\_\+\+BASE~(\mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x0021800)}



Base Address\+: 0x40041800 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00054}{54}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_adeacbb43ae86c879945afe98c679b285}\label{reg__gpio_8h_adeacbb43ae86c879945afe98c679b285}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIOH}{GPIOH}}
{\footnotesize\ttfamily \#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__gpio_8h_aee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00084}{84}} 行定义.

\mbox{\Hypertarget{reg__gpio_8h_aee4716389f3a1c727495375b76645608}\label{reg__gpio_8h_aee4716389f3a1c727495375b76645608}} 
\index{reg\_gpio.h@{reg\_gpio.h}!GPIOH\_BASE@{GPIOH\_BASE}}
\index{GPIOH\_BASE@{GPIOH\_BASE}!reg\_gpio.h@{reg\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIOH\_BASE}{GPIOH\_BASE}}
{\footnotesize\ttfamily \#define GPIOH\+\_\+\+BASE~(\mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x0021\+C00)}



Base Address\+: 0x40041\+C00 



在文件 \mbox{\hyperlink{reg__gpio_8h_source}{reg\+\_\+gpio.\+h}} 第 \mbox{\hyperlink{reg__gpio_8h_source_l00055}{55}} 行定义.

