{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 11:31:57 2020 " "Info: Processing started: Tue Oct 06 11:31:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta F1 -c F1 " "Info: Command: quartus_sta F1 -c F1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[3\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[3\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[4\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[4\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[1\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[1\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[2\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[2\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[5\]\|combout " "Warning: Node \"usynchro\|monocoup\[5\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[6\]\|combout " "Warning: Node \"usynchro\|monocoup\[6\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[7\]\|combout " "Warning: Node \"usynchro\|monocoup\[7\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[3\]\|combout " "Warning: Node \"usynchro\|monocoup\[3\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[4\]\|combout " "Warning: Node \"usynchro\|monocoup\[4\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[1\]\|combout " "Warning: Node \"usynchro\|monocoup\[1\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[2\]\|combout " "Warning: Node \"usynchro\|monocoup\[2\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[5\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[5\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[7\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[7\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[6\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[6\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "F1.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'F1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in_fred_anemometre in_fred_anemometre " "Info: create_clock -period 1.000 -name in_fred_anemometre in_fred_anemometre" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Diviseur_50M_2hz:udiv2hz\|clkout Diviseur_50M_2hz:udiv2hz\|clkout " "Info: create_clock -period 1.000 -name Diviseur_50M_2hz:udiv2hz\|clkout Diviseur_50M_2hz:udiv2hz\|clkout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50M clk_50M " "Info: create_clock -period 1.000 -name clk_50M clk_50M" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Diviseur_50M_1hz:udiv1hz\|clkout Diviseur_50M_1hz:udiv1hz\|clkout " "Info: create_clock -period 1.000 -name Diviseur_50M_1hz:udiv1hz\|clkout Diviseur_50M_1hz:udiv1hz\|clkout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name continu continu " "Info: create_clock -period 1.000 -name continu continu" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "usynchro\|Equal1~0\|combout " "Warning: Node \"usynchro\|Equal1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "usynchro\|Equal1~0\|dataa " "Warning: Node \"usynchro\|Equal1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 46 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.519 " "Info: Worst-case setup slack is -3.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.519      -166.262 clk_50M  " "Info:    -3.519      -166.262 clk_50M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.945        -9.536 continu  " "Info:    -1.945        -9.536 continu " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.809       -45.833 in_fred_anemometre  " "Info:    -1.809       -45.833 in_fred_anemometre " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051         0.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info:     0.051         0.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379         0.000 Diviseur_50M_2hz:udiv2hz\|clkout  " "Info:     0.379         0.000 Diviseur_50M_2hz:udiv2hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.541 " "Info: Worst-case hold slack is -2.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.541        -5.076 clk_50M  " "Info:    -2.541        -5.076 clk_50M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.652        -4.426 continu  " "Info:    -0.652        -4.426 continu " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206         0.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info:     0.206         0.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 Diviseur_50M_2hz:udiv2hz\|clkout  " "Info:     0.391         0.000 Diviseur_50M_2hz:udiv2hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.675         0.000 in_fred_anemometre  " "Info:     0.675         0.000 in_fred_anemometre " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Info: Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -69.380 clk_50M  " "Info:    -1.380       -69.380 clk_50M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 continu  " "Info:    -1.380        -1.380 continu " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -29.222 in_fred_anemometre  " "Info:    -1.222       -29.222 in_fred_anemometre " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info:    -0.500        -7.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 Diviseur_50M_2hz:udiv2hz\|clkout  " "Info:    -0.500        -2.000 Diviseur_50M_2hz:udiv2hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Warning: Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0 0 " "Info: Pin \"led0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1 0 " "Info: Pin \"led1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2 0 " "Info: Pin \"led2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3 0 " "Info: Pin \"led3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led4 0 " "Info: Pin \"led4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led5 0 " "Info: Pin \"led5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led6 0 " "Info: Pin \"led6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led7 0 " "Info: Pin \"led7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_valid 0 " "Info: Pin \"data_valid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.149 " "Info: Worst-case setup slack is -1.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.149       -41.615 clk_50M  " "Info:    -1.149       -41.615 clk_50M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.456        -9.301 in_fred_anemometre  " "Info:    -0.456        -9.301 in_fred_anemometre " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.388        -0.405 continu  " "Info:    -0.388        -0.405 continu " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 Diviseur_50M_2hz:udiv2hz\|clkout  " "Info:     0.665         0.000 Diviseur_50M_2hz:udiv2hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.717         0.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info:     0.717         0.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.584 " "Info: Worst-case hold slack is -1.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.584        -3.161 clk_50M  " "Info:    -1.584        -3.161 clk_50M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.639        -4.377 continu  " "Info:    -0.639        -4.377 continu " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065        -0.188 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info:    -0.065        -0.188 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Diviseur_50M_2hz:udiv2hz\|clkout  " "Info:     0.215         0.000 Diviseur_50M_2hz:udiv2hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314         0.000 in_fred_anemometre  " "Info:     0.314         0.000 in_fred_anemometre " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Info: Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -69.380 clk_50M  " "Info:    -1.380       -69.380 clk_50M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 continu  " "Info:    -1.380        -1.380 continu " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -29.222 in_fred_anemometre  " "Info:    -1.222       -29.222 in_fred_anemometre " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info:    -0.500        -7.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 Diviseur_50M_2hz:udiv2hz\|clkout  " "Info:    -0.500        -2.000 Diviseur_50M_2hz:udiv2hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 23 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 11:31:59 2020 " "Info: Processing ended: Tue Oct 06 11:31:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
