module sevenSegmentsLogic
	(input reg [5:0] in,
	 output reg [6:0] display1);
	 
	 assign logic a = in[0];
	 assign logic b = in[1];
	 assign logic c = in[2];
	 assign logic d = in[3];
	 assign logic e = in[4];
	 assign logic f = in[5];
	 assign logic g = in[6];
	 
	 assign logic aSegment1 = ~b & c & e | ~b & c & d | a & ~b & c | ~a  & b & ~c & ~d | b & ~c & ~d & ~e;
	 
	 assign display1 = {aSegment1, 0, 0, 0, 0, 0, 0};
	
endmodule
