static void\r\nF_1 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 )\r\n{\r\nT_4 * V_4 ;\r\nT_3 * V_5 ;\r\nT_5 V_6 ;\r\nT_1 * V_7 ;\r\nV_6 = F_2 ( V_1 , 0 ) ;\r\nF_3 ( V_2 -> V_8 , V_9 , L_1 ,\r\nF_4 ( V_6 , V_10 , L_2 ) ) ;\r\nif ( V_3 )\r\n{\r\nV_4 =\r\nF_5 ( V_3 , V_11 , V_1 , 0 , - 1 ,\r\nL_3 ) ;\r\nV_5 = F_6 ( V_4 , V_12 ) ;\r\nF_7 ( V_5 , V_13 , V_1 , 0 , 1 ,\r\nV_14 ) ;\r\nF_7 ( V_5 , V_15 , V_1 , 1 , 1 ,\r\nV_14 ) ;\r\nF_7 ( V_5 , V_16 , V_1 , 2 , 2 ,\r\nV_14 ) ;\r\n}\r\nV_7 = F_8 ( V_1 , 4 ) ;\r\nF_9 ( V_17 , V_7 , V_2 , V_3 ) ;\r\n}\r\nvoid\r\nF_10 ( void )\r\n{\r\nstatic T_6 V_18 [] = {\r\n{ & V_13 ,\r\n{ L_4 , L_5 ,\r\nV_19 , V_20 , F_11 ( V_10 ) , 0x0 ,\r\nL_3 , V_21 }\r\n} ,\r\n{ & V_15 ,\r\n{ L_6 , L_7 ,\r\nV_19 , V_20 , NULL , 0x0 ,\r\nNULL , V_21 }\r\n} ,\r\n{ & V_16 ,\r\n{ L_8 , L_9 ,\r\nV_22 , V_20 , NULL , 0x0 ,\r\nNULL , V_21 }\r\n} ,\r\n} ;\r\nstatic T_7 * V_23 [] = {\r\n& V_12 ,\r\n} ;\r\nV_11 =\r\nF_12 ( L_10 ,\r\nL_11 , L_12 ) ;\r\nF_13 ( V_11 , V_18 , F_14 ( V_18 ) ) ;\r\nF_15 ( V_23 , F_14 ( V_23 ) ) ;\r\nF_16 ( L_12 , F_1 ,\r\nV_11 ) ;\r\n}\r\nvoid\r\nF_17 ( void )\r\n{\r\nT_8 V_24 ;\r\nV_24 = F_18 ( L_12 ) ;\r\nV_17 = F_18 ( L_13 ) ;\r\nF_19 ( L_14 , 0x0C , V_24 ) ;\r\n}
