LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY encoderCRC8 IS
  PORT (a : IN STD_LOGIC_VECTOR(15 downto 0);
        r : OUT STD_LOGIC_VECTOR(7 downto 0);
END encoderCRC8;

ARCHITECTURE logicFunction OF encoderCRC8 IS

	component gateXOR2
		port(x0,x1 : in STD_LOGIC;
					y : out STD_LOGIC);
	end component;
	
	component gateXOR3
		port(x0,x1,x2 : in STD_LOGIC;
						y : out STD_LOGIC);
	end component;

BEGIN

	

	
  
END logicFunction;