$date
	Thu Nov 23 10:51:59 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 1 ! ready $end
$var wire 16 " output7_real [15:0] $end
$var wire 16 # output7_imag [15:0] $end
$var wire 16 $ output6_real [15:0] $end
$var wire 16 % output6_imag [15:0] $end
$var wire 16 & output5_real [15:0] $end
$var wire 16 ' output5_imag [15:0] $end
$var wire 16 ( output4_real [15:0] $end
$var wire 16 ) output4_imag [15:0] $end
$var wire 16 * output3_real [15:0] $end
$var wire 16 + output3_imag [15:0] $end
$var wire 16 , output2_real [15:0] $end
$var wire 16 - output2_imag [15:0] $end
$var wire 16 . output1_real [15:0] $end
$var wire 16 / output1_imag [15:0] $end
$var wire 16 0 output0_real [15:0] $end
$var wire 16 1 output0_imag [15:0] $end
$var reg 1 2 clk $end
$var reg 16 3 input0_imag [15:0] $end
$var reg 16 4 input0_real [15:0] $end
$var reg 16 5 input1_imag [15:0] $end
$var reg 16 6 input1_real [15:0] $end
$var reg 16 7 input2_imag [15:0] $end
$var reg 16 8 input2_real [15:0] $end
$var reg 16 9 input3_imag [15:0] $end
$var reg 16 : input3_real [15:0] $end
$var reg 16 ; input4_imag [15:0] $end
$var reg 16 < input4_real [15:0] $end
$var reg 16 = input5_imag [15:0] $end
$var reg 16 > input5_real [15:0] $end
$var reg 16 ? input6_imag [15:0] $end
$var reg 16 @ input6_real [15:0] $end
$var reg 16 A input7_imag [15:0] $end
$var reg 16 B input7_real [15:0] $end
$var reg 1 C rst $end
$var reg 1 D start $end
$var reg 1 E write $end
$scope module U0 $end
$var wire 1 2 clk $end
$var wire 16 F input0_imag [15:0] $end
$var wire 16 G input0_real [15:0] $end
$var wire 16 H input1_imag [15:0] $end
$var wire 16 I input1_real [15:0] $end
$var wire 16 J input2_imag [15:0] $end
$var wire 16 K input2_real [15:0] $end
$var wire 16 L input3_imag [15:0] $end
$var wire 16 M input3_real [15:0] $end
$var wire 16 N input4_imag [15:0] $end
$var wire 16 O input4_real [15:0] $end
$var wire 16 P input5_imag [15:0] $end
$var wire 16 Q input5_real [15:0] $end
$var wire 16 R input6_imag [15:0] $end
$var wire 16 S input6_real [15:0] $end
$var wire 16 T input7_imag [15:0] $end
$var wire 16 U input7_real [15:0] $end
$var wire 16 V output0_imag [15:0] $end
$var wire 16 W output0_real [15:0] $end
$var wire 16 X output1_imag [15:0] $end
$var wire 16 Y output1_real [15:0] $end
$var wire 16 Z output2_imag [15:0] $end
$var wire 16 [ output2_real [15:0] $end
$var wire 16 \ output3_imag [15:0] $end
$var wire 16 ] output3_real [15:0] $end
$var wire 16 ^ output4_imag [15:0] $end
$var wire 16 _ output4_real [15:0] $end
$var wire 16 ` output5_imag [15:0] $end
$var wire 16 a output5_real [15:0] $end
$var wire 16 b output6_imag [15:0] $end
$var wire 16 c output6_real [15:0] $end
$var wire 16 d output7_imag [15:0] $end
$var wire 16 e output7_real [15:0] $end
$var wire 1 C rst $end
$var wire 1 D start $end
$var wire 1 E write $end
$var reg 1 ! ready $end
$var integer 32 f k [31:0] $end
$var integer 32 g l [31:0] $end
$scope begin genblk1[0] $end
$var parameter 2 h i $end
$scope module U $end
$var wire 1 2 clk $end
$var wire 1 D start $end
$var wire 16 i w_i [15:0] $end
$var wire 16 j w_r [15:0] $end
$var wire 16 k x1_i [15:0] $end
$var wire 16 l x1_r [15:0] $end
$var wire 16 m x2_i [15:0] $end
$var wire 16 n x2_r [15:0] $end
$var wire 16 o y2_r [15:0] $end
$var wire 16 p y2_i [15:0] $end
$var wire 16 q y1_r [15:0] $end
$var wire 16 r y1_i [15:0] $end
$var reg 32 s y1_i_reg [31:0] $end
$var reg 32 t y1_r_reg [31:0] $end
$var reg 32 u y2_i_reg [31:0] $end
$var reg 32 v y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 w i $end
$scope module U $end
$var wire 1 2 clk $end
$var wire 1 D start $end
$var wire 16 x w_i [15:0] $end
$var wire 16 y w_r [15:0] $end
$var wire 16 z x1_i [15:0] $end
$var wire 16 { x1_r [15:0] $end
$var wire 16 | x2_i [15:0] $end
$var wire 16 } x2_r [15:0] $end
$var wire 16 ~ y2_r [15:0] $end
$var wire 16 !" y2_i [15:0] $end
$var wire 16 "" y1_r [15:0] $end
$var wire 16 #" y1_i [15:0] $end
$var reg 32 $" y1_i_reg [31:0] $end
$var reg 32 %" y1_r_reg [31:0] $end
$var reg 32 &" y2_i_reg [31:0] $end
$var reg 32 '" y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 (" i $end
$scope module U $end
$var wire 1 2 clk $end
$var wire 1 D start $end
$var wire 16 )" w_i [15:0] $end
$var wire 16 *" w_r [15:0] $end
$var wire 16 +" x1_i [15:0] $end
$var wire 16 ," x1_r [15:0] $end
$var wire 16 -" x2_i [15:0] $end
$var wire 16 ." x2_r [15:0] $end
$var wire 16 /" y2_r [15:0] $end
$var wire 16 0" y2_i [15:0] $end
$var wire 16 1" y1_r [15:0] $end
$var wire 16 2" y1_i [15:0] $end
$var reg 32 3" y1_i_reg [31:0] $end
$var reg 32 4" y1_r_reg [31:0] $end
$var reg 32 5" y2_i_reg [31:0] $end
$var reg 32 6" y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$var parameter 4 7" i $end
$scope module U $end
$var wire 1 2 clk $end
$var wire 1 D start $end
$var wire 16 8" w_i [15:0] $end
$var wire 16 9" w_r [15:0] $end
$var wire 16 :" x1_i [15:0] $end
$var wire 16 ;" x1_r [15:0] $end
$var wire 16 <" x2_i [15:0] $end
$var wire 16 =" x2_r [15:0] $end
$var wire 16 >" y2_r [15:0] $end
$var wire 16 ?" y2_i [15:0] $end
$var wire 16 @" y1_r [15:0] $end
$var wire 16 A" y1_i [15:0] $end
$var reg 32 B" y1_i_reg [31:0] $end
$var reg 32 C" y1_r_reg [31:0] $end
$var reg 32 D" y2_i_reg [31:0] $end
$var reg 32 E" y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk2[0] $end
$var parameter 2 F" i $end
$scope begin genblk1 $end
$scope module U $end
$var wire 1 2 clk $end
$var wire 1 D start $end
$var wire 16 G" w_i [15:0] $end
$var wire 16 H" w_r [15:0] $end
$var wire 16 I" x1_i [15:0] $end
$var wire 16 J" x1_r [15:0] $end
$var wire 16 K" x2_i [15:0] $end
$var wire 16 L" x2_r [15:0] $end
$var wire 16 M" y2_r [15:0] $end
$var wire 16 N" y2_i [15:0] $end
$var wire 16 O" y1_r [15:0] $end
$var wire 16 P" y1_i [15:0] $end
$var reg 32 Q" y1_i_reg [31:0] $end
$var reg 32 R" y1_r_reg [31:0] $end
$var reg 32 S" y2_i_reg [31:0] $end
$var reg 32 T" y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[1] $end
$var parameter 2 U" i $end
$scope begin genblk1 $end
$scope module U $end
$var wire 1 2 clk $end
$var wire 1 D start $end
$var wire 16 V" w_i [15:0] $end
$var wire 16 W" w_r [15:0] $end
$var wire 16 X" x1_i [15:0] $end
$var wire 16 Y" x1_r [15:0] $end
$var wire 16 Z" x2_i [15:0] $end
$var wire 16 [" x2_r [15:0] $end
$var wire 16 \" y2_r [15:0] $end
$var wire 16 ]" y2_i [15:0] $end
$var wire 16 ^" y1_r [15:0] $end
$var wire 16 _" y1_i [15:0] $end
$var reg 32 `" y1_i_reg [31:0] $end
$var reg 32 a" y1_r_reg [31:0] $end
$var reg 32 b" y2_i_reg [31:0] $end
$var reg 32 c" y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[2] $end
$var parameter 3 d" i $end
$scope begin genblk1 $end
$scope module U $end
$var wire 1 2 clk $end
$var wire 1 D start $end
$var wire 16 e" w_i [15:0] $end
$var wire 16 f" w_r [15:0] $end
$var wire 16 g" x1_i [15:0] $end
$var wire 16 h" x1_r [15:0] $end
$var wire 16 i" x2_i [15:0] $end
$var wire 16 j" x2_r [15:0] $end
$var wire 16 k" y2_r [15:0] $end
$var wire 16 l" y2_i [15:0] $end
$var wire 16 m" y1_r [15:0] $end
$var wire 16 n" y1_i [15:0] $end
$var reg 32 o" y1_i_reg [31:0] $end
$var reg 32 p" y1_r_reg [31:0] $end
$var reg 32 q" y2_i_reg [31:0] $end
$var reg 32 r" y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[3] $end
$var parameter 3 s" i $end
$scope begin genblk1 $end
$scope module U $end
$var wire 1 2 clk $end
$var wire 1 D start $end
$var wire 16 t" w_i [15:0] $end
$var wire 16 u" w_r [15:0] $end
$var wire 16 v" x1_i [15:0] $end
$var wire 16 w" x1_r [15:0] $end
$var wire 16 x" x2_i [15:0] $end
$var wire 16 y" x2_r [15:0] $end
$var wire 16 z" y2_r [15:0] $end
$var wire 16 {" y2_i [15:0] $end
$var wire 16 |" y1_r [15:0] $end
$var wire 16 }" y1_i [15:0] $end
$var reg 32 ~" y1_i_reg [31:0] $end
$var reg 32 !# y1_r_reg [31:0] $end
$var reg 32 "# y2_i_reg [31:0] $end
$var reg 32 ## y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk3[0] $end
$var parameter 2 $# i $end
$scope module U $end
$var wire 1 2 clk $end
$var wire 1 D start $end
$var wire 16 %# w_i [15:0] $end
$var wire 16 &# w_r [15:0] $end
$var wire 16 '# x1_i [15:0] $end
$var wire 16 (# x1_r [15:0] $end
$var wire 16 )# x2_i [15:0] $end
$var wire 16 *# x2_r [15:0] $end
$var wire 16 +# y2_r [15:0] $end
$var wire 16 ,# y2_i [15:0] $end
$var wire 16 -# y1_r [15:0] $end
$var wire 16 .# y1_i [15:0] $end
$var reg 32 /# y1_i_reg [31:0] $end
$var reg 32 0# y1_r_reg [31:0] $end
$var reg 32 1# y2_i_reg [31:0] $end
$var reg 32 2# y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk3[1] $end
$var parameter 2 3# i $end
$scope module U $end
$var wire 1 2 clk $end
$var wire 1 D start $end
$var wire 16 4# w_i [15:0] $end
$var wire 16 5# w_r [15:0] $end
$var wire 16 6# x1_i [15:0] $end
$var wire 16 7# x1_r [15:0] $end
$var wire 16 8# x2_i [15:0] $end
$var wire 16 9# x2_r [15:0] $end
$var wire 16 :# y2_r [15:0] $end
$var wire 16 ;# y2_i [15:0] $end
$var wire 16 <# y1_r [15:0] $end
$var wire 16 =# y1_i [15:0] $end
$var reg 32 ># y1_i_reg [31:0] $end
$var reg 32 ?# y1_r_reg [31:0] $end
$var reg 32 @# y2_i_reg [31:0] $end
$var reg 32 A# y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk3[2] $end
$var parameter 3 B# i $end
$scope module U $end
$var wire 1 2 clk $end
$var wire 1 D start $end
$var wire 16 C# w_i [15:0] $end
$var wire 16 D# w_r [15:0] $end
$var wire 16 E# x1_i [15:0] $end
$var wire 16 F# x1_r [15:0] $end
$var wire 16 G# x2_i [15:0] $end
$var wire 16 H# x2_r [15:0] $end
$var wire 16 I# y2_r [15:0] $end
$var wire 16 J# y2_i [15:0] $end
$var wire 16 K# y1_r [15:0] $end
$var wire 16 L# y1_i [15:0] $end
$var reg 32 M# y1_i_reg [31:0] $end
$var reg 32 N# y1_r_reg [31:0] $end
$var reg 32 O# y2_i_reg [31:0] $end
$var reg 32 P# y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk3[3] $end
$var parameter 3 Q# i $end
$scope module U $end
$var wire 1 2 clk $end
$var wire 1 D start $end
$var wire 16 R# w_i [15:0] $end
$var wire 16 S# w_r [15:0] $end
$var wire 16 T# x1_i [15:0] $end
$var wire 16 U# x1_r [15:0] $end
$var wire 16 V# x2_i [15:0] $end
$var wire 16 W# x2_r [15:0] $end
$var wire 16 X# y2_r [15:0] $end
$var wire 16 Y# y2_i [15:0] $end
$var wire 16 Z# y1_r [15:0] $end
$var wire 16 [# y1_i [15:0] $end
$var reg 32 \# y1_i_reg [31:0] $end
$var reg 32 ]# y1_r_reg [31:0] $end
$var reg 32 ^# y2_i_reg [31:0] $end
$var reg 32 _# y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 Q#
b10 B#
b1 3#
b0 $#
b11 s"
b10 d"
b1 U"
b0 F"
b110 7"
b100 ("
b10 w
b0 h
$end
#0
$dumpvars
bx _#
bx ^#
bx ]#
bx \#
bx [#
bx Z#
bx Y#
bx X#
bx W#
bx V#
bx U#
bx T#
bx S#
bx R#
bx P#
bx O#
bx N#
bx M#
bx L#
bx K#
bx J#
bx I#
bx H#
bx G#
bx F#
bx E#
bx D#
bx C#
bx A#
bx @#
bx ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx ##
bx "#
bx !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
b11100000000 U
b0 T
b11000000000 S
b0 R
b10100000000 Q
b0 P
b10000000000 O
b0 N
b1100000000 M
b0 L
b1000000000 K
b0 J
b100000000 I
b0 H
b0 G
b0 F
0E
0D
0C
b11100000000 B
b0 A
b11000000000 @
b0 ?
b10100000000 >
b0 =
b10000000000 <
b0 ;
b1100000000 :
b0 9
b1000000000 8
b0 7
b100000000 6
b0 5
b0 4
b0 3
02
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
x!
$end
#5000
b0 <"
b0 ="
b0 :"
b0 ;"
b0 -"
b0 ."
b0 +"
b0 ,"
b0 |
b0 }
b0 z
b0 {
b0 m
b0 n
b0 k
b0 l
b0 p
b0 X"
b0 o
b0 Y"
b0 r
b0 I"
b0 q
b0 J"
b0 !"
b0 Z"
b0 ~
b0 ["
b0 #"
b0 K"
b0 ""
b0 L"
b0 0"
b0 v"
b0 /"
b0 w"
b0 2"
b0 g"
b0 1"
b0 h"
b0 ?"
b0 x"
b0 >"
b0 y"
b0 A"
b0 i"
b0 @"
b0 j"
b0 N"
b0 E#
b0 M"
b0 F#
b0 P"
b0 '#
b0 O"
b0 (#
b0 ]"
b0 T#
b0 \"
b0 U#
b0 _"
b0 6#
b0 ^"
b0 7#
b0 l"
b0 G#
b0 k"
b0 H#
b0 n"
b0 )#
b0 m"
b0 *#
b0 {"
b0 V#
b0 z"
b0 W#
b0 }"
b0 8#
b0 |"
b0 9#
b0 )
b0 ^
b0 ,#
b0 (
b0 _
b0 +#
b0 1
b0 V
b0 .#
b0 0
b0 W
b0 -#
b0 '
b0 `
b0 ;#
b0 &
b0 a
b0 :#
b0 /
b0 X
b0 =#
b0 .
b0 Y
b0 <#
b0 %
b0 b
b0 J#
b0 $
b0 c
b0 I#
b0 -
b0 Z
b0 L#
b0 ,
b0 [
b0 K#
b0 #
b0 d
b0 Y#
b0 "
b0 e
b0 X#
b0 +
b0 \
b0 [#
b0 *
b0 ]
b0 Z#
b0 u
b0 v
b0 s
b0 t
b0 &"
b0 '"
b0 $"
b0 %"
b0 5"
b0 6"
b0 3"
b0 4"
b0 D"
b0 E"
b0 B"
b0 C"
b0 S"
b0 T"
b0 Q"
b0 R"
b0 b"
b0 c"
b0 `"
b0 a"
b0 q"
b0 r"
b0 o"
b0 p"
b0 "#
b0 ##
b0 ~"
b0 !#
b0 1#
b0 2#
b0 /#
b0 0#
b0 @#
b0 A#
b0 >#
b0 ?#
b0 O#
b0 P#
b0 M#
b0 N#
b0 ^#
b0 _#
b0 \#
b0 ]#
b1111111101001011 R#
b1111111101001011 S#
b1111111100000000 V"
b1111111100000000 t"
b1111111100000000 C#
b0 W"
b0 u"
b0 D#
b1111111101001011 4#
b10110101 5#
b0 i
b0 x
b0 )"
b0 8"
b0 G"
b0 e"
b0 %#
b100000000 j
b100000000 y
b100000000 *"
b100000000 9"
b100000000 H"
b100000000 f"
b100000000 &#
b1000 f
0!
b1 g
12
#10000
02
1D
1E
1C
#15000
b11100000000 ="
b1100000000 ;"
b10100000000 ."
b100000000 ,"
b11000000000 }
b1000000000 {
b10000000000 n
b10 g
12
#20000
02
0E
#25000
b1111110000000000 o
b1111110000000000 Y"
b10000000000 q
b10000000000 J"
b1111110000000000 ~
b1111110000000000 ["
b100000000000 ""
b100000000000 L"
b1111110000000000 /"
b1111110000000000 w"
b11000000000 1"
b11000000000 h"
b1111110000000000 >"
b1111110000000000 y"
b101000000000 @"
b101000000000 j"
b11111111111111111111110000000000 v
b10000000000 t
b11111111111111111111110000000000 '"
b100000000000 %"
b11111111111111111111110000000000 6"
b11000000000 4"
b11111111111111111111110000000000 E"
b101000000000 C"
b11 g
12
#30000
02
#35000
b1111110000000000 {"
b1111110000000000 V#
b1111110000000000 z"
b1111110000000000 W#
b10000000000 }"
b10000000000 8#
b1111110000000000 |"
b1111110000000000 9#
b1111110000000000 k"
b1111110000000000 H#
b1000000000000 m"
b1000000000000 *#
b1111110000000000 ]"
b1111110000000000 T#
b1111110000000000 \"
b1111110000000000 U#
b10000000000 _"
b10000000000 6#
b1111110000000000 ^"
b1111110000000000 7#
b1111110000000000 M"
b1111110000000000 F#
b110000000000 O"
b110000000000 (#
b100 g
b11111111111111111111110000000000 "#
b11111111111111111111110000000000 ##
b10000000000 ~"
b11111111111111111111110000000000 !#
b11111111111111111111110000000000 r"
b1000000000000 p"
b11111111111111111111110000000000 b"
b11111111111111111111110000000000 c"
b10000000000 `"
b11111111111111111111110000000000 a"
b11111111111111111111110000000000 T"
b110000000000 R"
12
#40000
02
#45000
b1111110000000000 (
b1111110000000000 _
b1111110000000000 +#
b1110000000000 0
b1110000000000 W
b1110000000000 -#
b1111111001011000 '
b1111111001011000 `
b1111111001011000 ;#
b1111110000000000 &
b1111110000000000 a
b1111110000000000 :#
b100110101000 /
b100110101000 X
b100110101000 =#
b1111110000000000 .
b1111110000000000 Y
b1111110000000000 <#
b1111110000000000 %
b1111110000000000 b
b1111110000000000 J#
b1111110000000000 $
b1111110000000000 c
b1111110000000000 I#
b10000000000 -
b10000000000 Z
b10000000000 L#
b1111110000000000 ,
b1111110000000000 [
b1111110000000000 K#
b1111011001011000 #
b1111011001011000 d
b1111011001011000 Y#
b1111110000000000 "
b1111110000000000 e
b1111110000000000 X#
b110101000 +
b110101000 \
b110101000 [#
b1111110000000000 *
b1111110000000000 ]
b1111110000000000 Z#
b11111111111111111111110000000000 2#
b1110000000000 0#
b11111111111111111111111001011000 @#
b11111111111111111111110000000000 A#
b100110101000 >#
b11111111111111111111110000000000 ?#
b11111111111111111111110000000000 O#
b11111111111111111111110000000000 P#
b10000000000 M#
b11111111111111111111110000000000 N#
b11111111111111111111011001011000 ^#
b11111111111111111111110000000000 _#
b110101000 \#
b11111111111111111111110000000000 ]#
1!
b0 g
12
#50000
02
#55000
b1 g
12
#60000
02
#65000
b10 g
12
#70000
02
#75000
b11 g
12
#80000
02
#85000
b100 g
12
#90000
02
#95000
b0 g
12
#100000
02
#105000
b1 g
12
#110000
02
#115000
b10 g
12
#120000
02
#125000
b11 g
12
#130000
02
#135000
b100 g
12
#140000
02
#145000
b0 g
12
#150000
02
#155000
b1 g
12
#160000
02
#165000
b10 g
12
#170000
02
#175000
b11 g
12
#180000
02
#185000
b100 g
12
#190000
02
#195000
b0 g
12
#200000
02
#205000
b1 g
12
#210000
02
#215000
b10 g
12
#220000
02
#225000
b11 g
12
#230000
02
#235000
b100 g
12
#240000
02
#245000
b0 g
12
#250000
02
#255000
b1 g
12
#260000
02
#265000
b10 g
12
#270000
02
#275000
b11 g
12
#280000
02
#285000
b100 g
12
#290000
02
#295000
b0 g
12
#300000
02
