<DOC>
<DOCNO>
EP-0004444
</DOCNO>
<TEXT>
<DATE>
19791003
</DATE>
<IPC-CLASSIFICATIONS>
G11C-11/40 G11C-11/417 <main>G11C-7/00</main> G11C-11/41 G11C-11/412 H01L-27/02 
</IPC-CLASSIFICATIONS>
<TITLE>
a clocked static memory.
</TITLE>
<APPLICANT>
fujitsu ltdjp<sep>fujitsu limited<sep>fujitsu limited1015, kamikodanaka, nakahara-kukawasaki-shi, kanagawa 211jp<sep>fujitsu limited<sep>
</APPLICANT>
<INVENTOR>
ando hisashige<sep>ando, hisashige<sep>ando, hisashige1218-1, ikuta tama-ku kawasaki-shikanagawajp<sep>ando, hisashige<sep>ando, hisashige1218-1, ikuta tama-ku kawasaki-shikanagawajp<sep>
</INVENTOR>
<ABSTRACT>
a clocked static memory comprising a memory matrix  (10) including a plurality of static memory cells (11) arranged  in rows and columns and providing a voltage differential  at bit lines (13, 14) whenever an associated memory  cell is selected.  sense amplifiers (22) are connected between  the bit lines of each column and a sense clock line  (27) connected to a sense driver (40) crosses transistors  in a sense amplifier (22) in each column.  a logic circuit  (50) detects the actual data output on data lines (15, 16)  coupled to the bit lines and is buffered by an amplifier (51)  to provide a memory status output signal indicating the  existence of valid data output.  
</ABSTRACT>
</TEXT>
</DOC>
