#### I am ....


#### My synthesis report 

```
=== adder_4bit ===

   Number of wires:                 26
   Number of wire bits:             37
   Number of public wires:          26
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     sky130_fd_sc_hd__maj3_1         4
     sky130_fd_sc_hd__xor3_1         4

   Chip area for module '\adder_4bit': 135.129600
   ```
   
   #### The following is synthesis report RCA
   
   ![image](https://github.com/visionvlsi/demo/assets/98731221/af53e6d0-3eb5-49da-aded-18a815b21d9e)

