library verilog;
use verilog.vl_types.all;
entity alu is
    port(
        in_a            : in     vl_logic_vector(15 downto 0);
        in_b            : in     vl_logic_vector(15 downto 0);
        in_opcode       : in     vl_logic_vector(3 downto 0);
        out_y           : out    vl_logic_vector(15 downto 0);
        out_zero        : out    vl_logic;
        out_carry       : out    vl_logic
    );
end alu;
