// Seed: 525781754
module module_0 #(
    parameter id_1 = 32'd96,
    parameter id_2 = 32'd81,
    parameter id_3 = 32'd5,
    parameter id_4 = 32'd25
) (
    _id_1,
    _id_2,
    _id_3,
    _id_4,
    id_5
);
  input id_5;
  input _id_4;
  input _id_3;
  output _id_2;
  input _id_1;
  type_8(
      1 >= id_5, 1, id_4, 1, id_3[{1, 1, {1, id_1, id_4?id_3 : 1, 1, 1}}] * 1 - 1
  );
  always @(posedge id_3)
    if (id_5) begin
      if (1) begin
        id_1 <= id_2;
        id_4 = 1;
        if (id_5) id_4 <= 1;
        else if (id_3.id_4((1))) id_4 <= id_2 << id_3;
      end
    end else begin
      id_1[(id_3)] <= 1;
      id_5[1] <= id_3 & id_2[1 : id_3];
      if (id_5) begin
        if (id_1 - id_3) id_3 = id_2;
      end else id_1 = 1;
    end
  assign id_3 = id_2 ? id_4 ^ 1 : id_4[id_3];
  logic id_6;
  assign id_3#(
      .id_3(id_3),
      .id_1(1),
      .id_4(id_5),
      .id_4(id_4),
      .id_1((id_6[id_1 : id_2[1]]) - 1),
      .id_5(id_4),
      .id_4(1),
      .id_3(id_4)
  ) [1] = id_4;
  logic id_7;
  always @(posedge 1 - 1 or posedge 1) begin
    #1;
    SystemTFIdentifier();
  end
endmodule
