v 20130925 2
T 400 1500 8 10 1 1 0 0 1
refdes=U?
T 400 200 5 10 1 1 180 6 1
value=P82B96
T 1200 3400 5 10 0 0 0 0 1
footprint=dip(8)
T 1200 3600 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 1200 3200 5 10 0 0 0 0 1
numslots=2
T 1200 3800 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 1200 4000 5 10 0 0 0 0 1
use-license=free/unlimited
T 1200 3000 5 10 0 0 0 0 1
slotdef=1:3,2,1,8,4
T 1200 2800 5 10 0 0 0 0 1
slotdef=2:5,6,7,8,4
T 1200 2600 5 10 0 0 0 0 1
slot=2
P 100 1100 400 1100 1 0 0
{
T 450 1125 9 8 1 1 0 0 1
pinlabel=Tx
T 300 1150 5 8 1 1 0 6 1
pinnumber=1
T 450 1100 5 8 0 1 0 2 1
pintype=io
T 300 1050 5 8 0 1 0 8 1
pinseq=1
}
P 100 600 400 600 1 0 0
{
T 450 625 9 8 1 1 0 0 1
pinlabel=Rx
T 300 650 5 8 1 1 0 6 1
pinnumber=2
T 450 600 5 8 0 1 0 2 1
pintype=io
T 300 550 5 8 0 1 0 8 1
pinseq=2
}
P 1700 800 1400 800 1 0 0
{
T 1350 825 9 8 1 1 0 6 1
pinlabel=Sx
T 1500 850 5 8 1 1 0 0 1
pinnumber=3
T 1350 800 5 8 0 1 0 8 1
pintype=io
T 1500 750 5 8 0 1 0 2 1
pinseq=3
}
B 400 300 1000 1100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 400 1100 700 1100 3 0 0 0 -1 -1
L 700 1100 1000 1300 3 0 0 0 -1 -1
L 700 1100 1000 900 3 0 0 0 -1 -1
L 1000 1300 1000 900 3 0 0 0 -1 -1
L 1100 1100 1100 600 3 0 0 0 -1 -1
L 1400 800 1100 800 3 0 0 0 -1 -1
L 400 600 700 600 3 0 0 0 -1 -1
V 1100 800 7 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1
L 1000 600 1100 600 3 0 0 0 -1 -1
L 1000 600 700 800 3 0 0 0 -1 -1
L 700 800 700 400 3 0 0 0 -1 -1
L 1000 600 700 400 3 0 0 0 -1 -1
L 1000 1100 1100 1100 3 0 0 0 -1 -1
