

================================================================
== Vitis HLS Report for 'upzero'
================================================================
* Date:           Fri May 30 21:17:06 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.202 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.136 us|  0.136 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- upzero_label10  |       12|       12|         2|          -|          -|     6|        no|
        |- upzero_label11  |       12|       12|         2|          -|          -|     6|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     185|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     1|        0|       5|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     195|    -|
|Register             |        -|     -|       98|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|       98|     385|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_16s_32_1_1_U55  |mul_16s_16s_32_1_1  |        0|   1|  0|   5|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   1|  0|   5|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln550_fu_278_p2     |         +|   0|  0|  39|          32|          32|
    |grp_fu_168_p2           |         +|   0|  0|  10|           3|           1|
    |sub_ln539_fu_297_p2     |         -|   0|  0|  47|          40|          40|
    |sub_ln549_fu_262_p2     |         -|   0|  0|  47|          40|          40|
    |grp_fu_162_p2           |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln535_fu_180_p2    |      icmp|   0|  0|  23|          16|           1|
    |select_ln549_fu_242_p3  |    select|   0|  0|   9|           1|           9|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 185|         135|         126|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  49|          9|    1|          9|
    |bli_address0   |  26|          5|    3|         15|
    |bli_d0         |  14|          3|   32|         96|
    |dlti_address0  |  37|          7|    3|         21|
    |dlti_address1  |  31|          6|    3|         18|
    |dlti_d1        |  20|          4|   16|         64|
    |i_fu_58        |   9|          2|    3|          6|
    |reg_174        |   9|          2|   16|         32|
    +---------------+----+-----------+-----+-----------+
    |Total          | 195|         38|   77|        261|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   8|   0|    8|          0|
    |bli_addr_1_reg_350   |   3|   0|    3|          0|
    |bli_addr_reg_358     |   3|   0|    3|          0|
    |dlti_load_2_reg_373  |  16|   0|   16|          0|
    |dlti_load_4_reg_390  |  16|   0|   16|          0|
    |i_fu_58              |   3|   0|    3|          0|
    |icmp_ln535_reg_324   |   1|   0|    1|          0|
    |reg_174              |  16|   0|   16|          0|
    |sext_ln543_reg_337   |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  98|   0|   98|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|        upzero|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|        upzero|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|        upzero|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|        upzero|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|        upzero|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|        upzero|  return value|
|dlt            |   in|   16|     ap_none|           dlt|        scalar|
|dlti_address0  |  out|    3|   ap_memory|          dlti|         array|
|dlti_ce0       |  out|    1|   ap_memory|          dlti|         array|
|dlti_we0       |  out|    1|   ap_memory|          dlti|         array|
|dlti_d0        |  out|   16|   ap_memory|          dlti|         array|
|dlti_q0        |   in|   16|   ap_memory|          dlti|         array|
|dlti_address1  |  out|    3|   ap_memory|          dlti|         array|
|dlti_ce1       |  out|    1|   ap_memory|          dlti|         array|
|dlti_we1       |  out|    1|   ap_memory|          dlti|         array|
|dlti_d1        |  out|   16|   ap_memory|          dlti|         array|
|dlti_q1        |   in|   16|   ap_memory|          dlti|         array|
|bli_address0   |  out|    3|   ap_memory|           bli|         array|
|bli_ce0        |  out|    1|   ap_memory|           bli|         array|
|bli_we0        |  out|    1|   ap_memory|           bli|         array|
|bli_d0         |  out|   32|   ap_memory|           bli|         array|
|bli_q0         |   in|   32|   ap_memory|           bli|         array|
+---------------+-----+-----+------------+--------------+--------------+

