<profile>

<section name = "Vitis HLS Report for 'MLP_PE33'" level="0">
<item name = "Date">Mon Apr 12 13:24:08 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.827 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">302, 302, 3.020 us, 3.020 us, 302, 302, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_86_1">300, 300, 2, 1, 1, 300, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 129, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 20, -</column>
<column name="Memory">-, -, 0, 0, 1</column>
<column name="Multiplexer">-, -, -, 115, -</column>
<column name="Register">-, -, 58, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, ~0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_54_1_1_U81">mul_32s_32s_54_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="mlp_out_V_1_U">MLP_PE33_mlp_out_V_1, 0, 0, 0, 1, 600, 32, 1, 19200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln86_fu_187_p2">+, 0, 0, 16, 9, 1</column>
<column name="ret_V_fu_226_p2">+, 0, 0, 61, 54, 54</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln86_fu_193_p2">icmp, 0, 0, 11, 9, 9</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln92_fu_254_p3">select, 0, 0, 31, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="d_out_blk_n">9, 2, 1, 2</column>
<column name="d_out_out_blk_n">9, 2, 1, 2</column>
<column name="i_reg_161">9, 2, 9, 18</column>
<column name="lhs_reg_172">9, 2, 32, 64</column>
<column name="mlp_1_bias_V_load_loc_blk_n">9, 2, 1, 2</column>
<column name="mlp_1_bias_V_load_loc_out_blk_n">9, 2, 1, 2</column>
<column name="mlp_1_weight_fifo_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="mlp_1_weight_fifo_2_V_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_reg_161">9, 0, 9, 0</column>
<column name="icmp_ln86_reg_282">1, 0, 1, 0</column>
<column name="lhs_reg_172">32, 0, 32, 0</column>
<column name="mlp_out_V_1_addr_reg_272">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, MLP_PE33, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, MLP_PE33, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, MLP_PE33, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, MLP_PE33, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, MLP_PE33, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, MLP_PE33, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, MLP_PE33, return value</column>
<column name="mlp_1_weight_fifo_1_V_V_dout">in, 32, ap_fifo, mlp_1_weight_fifo_1_V_V, pointer</column>
<column name="mlp_1_weight_fifo_1_V_V_empty_n">in, 1, ap_fifo, mlp_1_weight_fifo_1_V_V, pointer</column>
<column name="mlp_1_weight_fifo_1_V_V_read">out, 1, ap_fifo, mlp_1_weight_fifo_1_V_V, pointer</column>
<column name="mlp_1_weight_fifo_2_V_V_din">out, 32, ap_fifo, mlp_1_weight_fifo_2_V_V, pointer</column>
<column name="mlp_1_weight_fifo_2_V_V_full_n">in, 1, ap_fifo, mlp_1_weight_fifo_2_V_V, pointer</column>
<column name="mlp_1_weight_fifo_2_V_V_write">out, 1, ap_fifo, mlp_1_weight_fifo_2_V_V, pointer</column>
<column name="mlp_1_bias_V_load_loc_dout">in, 32, ap_fifo, mlp_1_bias_V_load_loc, pointer</column>
<column name="mlp_1_bias_V_load_loc_empty_n">in, 1, ap_fifo, mlp_1_bias_V_load_loc, pointer</column>
<column name="mlp_1_bias_V_load_loc_read">out, 1, ap_fifo, mlp_1_bias_V_load_loc, pointer</column>
<column name="mlp_in_V_1_address0">out, 10, ap_memory, mlp_in_V_1, array</column>
<column name="mlp_in_V_1_ce0">out, 1, ap_memory, mlp_in_V_1, array</column>
<column name="mlp_in_V_1_q0">in, 32, ap_memory, mlp_in_V_1, array</column>
<column name="d_out_dout">in, 10, ap_fifo, d_out, pointer</column>
<column name="d_out_empty_n">in, 1, ap_fifo, d_out, pointer</column>
<column name="d_out_read">out, 1, ap_fifo, d_out, pointer</column>
<column name="mlp_1_bias_V_load_loc_out_din">out, 32, ap_fifo, mlp_1_bias_V_load_loc_out, pointer</column>
<column name="mlp_1_bias_V_load_loc_out_full_n">in, 1, ap_fifo, mlp_1_bias_V_load_loc_out, pointer</column>
<column name="mlp_1_bias_V_load_loc_out_write">out, 1, ap_fifo, mlp_1_bias_V_load_loc_out, pointer</column>
<column name="d_out_out_din">out, 10, ap_fifo, d_out_out, pointer</column>
<column name="d_out_out_full_n">in, 1, ap_fifo, d_out_out, pointer</column>
<column name="d_out_out_write">out, 1, ap_fifo, d_out_out, pointer</column>
</table>
</item>
</section>
</profile>
