module test (
    input  wire in0,
    input  wire in1,
    input  wire sel,
    output wire z
);

  wire not_sel;
  wire and_out1, and_out2;

  assign not_sel = ~sel;
  assign and_out1 = not_sel & in0;
  assign and_out2 = sel & in1;

  assign z = and_out1 | and_out2;

endmodule