library ieee;
use ieee.std_logic_1164.all;

entity map4 is
	port
	(
		F0, F1, F2, F3, F4, F5, F6, F7, F8, F9, F10, F11, F12, F13, F14, F15: out std_logic_vector(31 downto 0)
	);
end map4;	
	
architecture map4_struct of map4 is
begin
	F0 <=  "";
	F1 <=  "";
	F2 <=  "";
	F3 <=  "";
	F4 <=  "";
	F5 <=  "";
	F6 <=  "";
	F7 <=  "";
	F8 <=  "";
	F9 <=  "";
	F10 <= "";
	F11 <= "";
	F12 <= "";
	F13 <= "";
	F14 <= "";
	F15 <= "";
end map4_struct;