INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Lab6_Counter/Lab6_Counter.srcs/sources_1/new/mod_M_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_M_Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Lab6_Counter/Lab6_Counter.srcs/sim_1/new/mod_M_Counter_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_M_Counter_Testbench'
