TimeQuest Timing Analyzer report for uart_control
Mon Mar 26 00:01:24 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]'
 13. Slow 1200mV 85C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]'
 15. Slow 1200mV 85C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'in_Clock'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]'
 31. Slow 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]'
 33. Slow 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'in_Clock'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Slow 1200mV 0C Model Metastability Summary
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]'
 48. Fast 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]'
 50. Fast 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'in_Clock'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Fast 1200mV 0C Model Metastability Summary
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Report TCCS
 72. Report RSKM
 73. Unconstrained Paths
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; uart_control                                        ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                    ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] } ;
; in_Clock                                                                                                      ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { in_Clock }                                                                                                      ;
; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; Generated ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; in_Clock ; mypll|altpll_component|auto_generated|pll1|inclk[0] ; { mypll|altpll_component|auto_generated|pll1|clk[0] }                                                             ;
+---------------------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                    ; Note ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------+------+
; 48.2 MHz   ; 48.2 MHz        ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;      ;
; 104.94 MHz ; 104.94 MHz      ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;      ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+
; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -11.934 ; -82.629       ;
; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; -5.974  ; -28.351       ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -1.738 ; -11.074       ;
; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; 0.365  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                      ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -3.983 ; -463.650      ;
; in_Clock                                                                                                      ; 9.894  ; 0.000         ;
; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; 49.703 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]'                                                                                                                                                                                                                  ;
+---------+--------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                              ; To Node                       ; Launch Clock                                      ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -11.934 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.974      ; 17.438     ;
; -11.924 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.972      ; 17.426     ;
; -11.806 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.913      ; 17.250     ;
; -11.785 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.971      ; 17.285     ;
; -11.761 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.012      ; 17.303     ;
; -11.758 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.971      ; 17.258     ;
; -11.751 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.010      ; 17.291     ;
; -11.741 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.980      ; 17.251     ;
; -11.731 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.978      ; 17.239     ;
; -11.712 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.975      ; 17.218     ;
; -11.710 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.972      ; 17.385     ;
; -11.633 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.951      ; 17.115     ;
; -11.629 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.009      ; 17.167     ;
; -11.613 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.919      ; 17.063     ;
; -11.602 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.009      ; 17.140     ;
; -11.592 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.977      ; 17.098     ;
; -11.565 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.977      ; 17.071     ;
; -11.541 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.005      ; 17.076     ;
; -11.539 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.013      ; 17.083     ;
; -11.537 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.010      ; 17.250     ;
; -11.531 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.003      ; 17.064     ;
; -11.519 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.981      ; 17.031     ;
; -11.517 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.978      ; 17.198     ;
; -11.414 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.032      ; 16.976     ;
; -11.413 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.004      ; 16.947     ;
; -11.413 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.944      ; 16.888     ;
; -11.409 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.002      ; 16.940     ;
; -11.404 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.030      ; 16.964     ;
; -11.403 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.002      ; 16.935     ;
; -11.399 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.985      ; 16.914     ;
; -11.389 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.983      ; 16.902     ;
; -11.388 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.056      ; 16.974     ;
; -11.382 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.002      ; 16.913     ;
; -11.378 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.054      ; 16.962     ;
; -11.357 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.035      ; 16.922     ;
; -11.347 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.033      ; 16.910     ;
; -11.325 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.976      ; 16.831     ;
; -11.324 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.049      ; 16.903     ;
; -11.319 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.006      ; 16.856     ;
; -11.317 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.003      ; 17.023     ;
; -11.315 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.974      ; 16.819     ;
; -11.314 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.047      ; 16.891     ;
; -11.295 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.001      ; 16.825     ;
; -11.290 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.999      ; 16.819     ;
; -11.286 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.971      ; 16.788     ;
; -11.285 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.943      ; 16.759     ;
; -11.283 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.972      ; 16.785     ;
; -11.280 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.997      ; 16.807     ;
; -11.280 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.986      ; 16.796     ;
; -11.273 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.970      ; 16.773     ;
; -11.272 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.978      ; 16.780     ;
; -11.271 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.924      ; 16.726     ;
; -11.271 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.982      ; 16.782     ;
; -11.270 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.029      ; 16.828     ;
; -11.270 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.984      ; 16.784     ;
; -11.268 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.001      ; 16.798     ;
; -11.263 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.011      ; 16.804     ;
; -11.262 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.033      ; 16.825     ;
; -11.261 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.980      ; 16.771     ;
; -11.260 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.995      ; 16.786     ;
; -11.257 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2  ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.015      ; 16.802     ;
; -11.253 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.009      ; 16.792     ;
; -11.252 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.031      ; 16.813     ;
; -11.250 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.015      ; 16.795     ;
; -11.247 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2  ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.013      ; 16.790     ;
; -11.246 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.040      ; 16.816     ;
; -11.244 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.982      ; 16.755     ;
; -11.243 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.029      ; 16.801     ;
; -11.240 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.013      ; 16.783     ;
; -11.239 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.053      ; 16.821     ;
; -11.236 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.038      ; 16.804     ;
; -11.229 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.974      ; 16.734     ;
; -11.226 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.032      ; 16.787     ;
; -11.219 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.990      ; 16.739     ;
; -11.212 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.053      ; 16.794     ;
; -11.209 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.988      ; 16.727     ;
; -11.201 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.975      ; 16.706     ;
; -11.199 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.032      ; 16.760     ;
; -11.197 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.915      ; 16.643     ;
; -11.197 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.973      ; 16.700     ;
; -11.196 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.988      ; 16.715     ;
; -11.195 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.999      ; 16.724     ;
; -11.194 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7  ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.984      ; 16.708     ;
; -11.192 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.033      ; 16.756     ;
; -11.192 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.988      ; 16.710     ;
; -11.191 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.980      ; 16.701     ;
; -11.191 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.005      ; 16.727     ;
; -11.190 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.030      ; 16.923     ;
; -11.189 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.002      ; 16.894     ;
; -11.185 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.997      ; 16.712     ;
; -11.185 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.046      ; 16.760     ;
; -11.183 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7  ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.986      ; 16.699     ;
; -11.182 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.977      ; 16.688     ;
; -11.182 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.986      ; 16.698     ;
; -11.181 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.978      ; 16.689     ;
; -11.177 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.986      ; 16.694     ;
; -11.176 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.973      ; 16.678     ;
; -11.175 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.983      ; 16.861     ;
; -11.173 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.996      ; 16.698     ;
; -11.173 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7  ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 6.041      ; 16.744     ;
+---------+--------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                   ; Launch Clock                                                                                                  ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.974 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[0]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.263      ; 6.917      ;
; -5.484 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[0]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.263      ; 6.927      ;
; -3.836 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[4]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.153     ; 4.363      ;
; -3.442 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[3]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.154     ; 3.968      ;
; -3.367 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[1]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.157     ; 3.890      ;
; -3.180 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[4]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 4.207      ;
; -3.074 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[2]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.155     ; 3.599      ;
; -2.994 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[5]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.154     ; 3.520      ;
; -2.975 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[7]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.154     ; 3.501      ;
; -2.855 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[3]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.154     ; 3.881      ;
; -2.803 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[1]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.157     ; 3.826      ;
; -2.689 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[6]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.156     ; 3.213      ;
; -2.445 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[2]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.155     ; 3.470      ;
; -2.400 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[7]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.154     ; 3.426      ;
; -2.396 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[5]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.154     ; 3.422      ;
; -2.150 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[6]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.156     ; 3.174      ;
; 90.471 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.238      ; 9.805      ;
; 90.552 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.188      ; 9.674      ;
; 90.697 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48        ; uart_tx:transmitter|r_Tx_Data[0]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.050      ; 9.351      ;
; 90.712 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.238      ; 9.564      ;
; 90.724 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.236      ; 9.550      ;
; 90.761 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.233      ; 9.510      ;
; 90.766 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; uart_tx:transmitter|r_Tx_Data[0]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.334      ; 9.566      ;
; 90.772 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.220      ; 9.486      ;
; 90.837 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.215      ; 9.416      ;
; 90.856 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.263      ; 9.445      ;
; 90.858 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.213      ; 9.393      ;
; 90.873 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.221      ; 9.386      ;
; 90.880 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.211      ; 9.369      ;
; 90.884 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.266      ; 9.420      ;
; 90.897 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.195      ; 9.336      ;
; 90.906 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.232      ; 9.364      ;
; 90.915 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.208      ; 9.331      ;
; 90.915 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.213      ; 9.336      ;
; 90.920 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.203      ; 9.321      ;
; 90.922 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48        ; uart_tx:transmitter|r_Tx_Data[0]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 9.155      ;
; 90.922 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.211      ; 9.327      ;
; 90.976 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.177      ; 9.239      ;
; 90.976 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.177      ; 9.239      ;
; 90.977 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.183      ; 9.244      ;
; 90.986 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.192      ; 9.244      ;
; 90.986 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.192      ; 9.244      ;
; 90.987 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.198      ; 9.249      ;
; 91.007 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.239      ; 9.270      ;
; 91.043 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.230      ; 9.225      ;
; 91.055 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.177      ; 9.160      ;
; 91.055 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.177      ; 9.160      ;
; 91.056 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.183      ; 9.165      ;
; 91.058 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.222      ; 9.202      ;
; 91.065 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.192      ; 9.165      ;
; 91.065 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.192      ; 9.165      ;
; 91.066 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.198      ; 9.170      ;
; 91.072 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.213      ; 9.179      ;
; 91.079 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.211      ; 9.170      ;
; 91.082 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.226      ; 9.182      ;
; 91.102 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.239      ; 9.175      ;
; 91.150 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.253      ; 9.141      ;
; 91.160 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.177      ; 9.055      ;
; 91.160 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.177      ; 9.055      ;
; 91.161 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.183      ; 9.060      ;
; 91.170 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.192      ; 9.060      ;
; 91.170 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.192      ; 9.060      ;
; 91.171 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.198      ; 9.065      ;
; 91.175 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.234      ; 9.097      ;
; 91.177 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.244      ; 9.105      ;
; 91.181 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.249      ; 9.106      ;
; 91.181 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.239      ; 9.096      ;
; 91.201 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.209      ; 9.046      ;
; 91.206 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.249      ; 9.081      ;
; 91.213 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.236      ; 9.061      ;
; 91.214 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.186      ; 9.010      ;
; 91.249 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.227      ; 9.016      ;
; 91.258 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.228      ; 9.008      ;
; 91.259 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.239      ; 9.018      ;
; 91.320 ; mux_out[9]                                                                                                    ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.216      ; 8.934      ;
; 91.325 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.198      ; 8.911      ;
; 91.325 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.198      ; 8.911      ;
; 91.326 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.204      ; 8.916      ;
; 91.332 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.214      ; 8.920      ;
; 91.333 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.208      ; 8.913      ;
; 91.336 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.204      ; 8.906      ;
; 91.336 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.204      ; 8.906      ;
; 91.336 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.228      ; 8.930      ;
; 91.337 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.210      ; 8.911      ;
; 91.338 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.219      ; 8.919      ;
; 91.347 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.212      ; 8.903      ;
; 91.352 ; mux_out[9]                                                                                                    ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.220      ; 8.906      ;
; 91.354 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.186      ; 8.870      ;
; 91.362 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.192      ; 8.868      ;
; 91.362 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.215      ; 8.891      ;
; 91.374 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.213      ; 8.877      ;
; 91.377 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.190      ; 8.851      ;
; 91.377 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.217      ; 8.878      ;
; 91.379 ; mux_out[16]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.237      ; 8.896      ;
; 91.382 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.208      ; 8.864      ;
; 91.383 ; mux_out[9]                                                                                                    ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.225      ; 8.880      ;
; 91.388 ; mux_out[17]                                                                                                   ; uart_tx:transmitter|r_Tx_Data[0]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.338      ; 8.948      ;
; 91.404 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.198      ; 8.832      ;
; 91.404 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.198      ; 8.832      ;
; 91.405 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.204      ; 8.837      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]'                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                       ; Launch Clock                                                                                                  ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.738 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 11.113     ; 9.607      ;
; -1.709 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 11.112     ; 9.635      ;
; -1.598 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[4] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 11.116     ; 9.750      ;
; -1.563 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 11.115     ; 9.784      ;
; -1.536 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[5] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 11.112     ; 9.808      ;
; -1.509 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.838     ; 9.561      ;
; -1.489 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 11.113     ; 9.856      ;
; -1.480 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.837     ; 9.589      ;
; -1.441 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 11.051     ; 9.842      ;
; -1.369 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[4] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.841     ; 9.704      ;
; -1.334 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.840     ; 9.738      ;
; -1.307 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[5] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.837     ; 9.762      ;
; -1.304 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 11.113     ; 9.561      ;
; -1.275 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 11.112     ; 9.589      ;
; -1.260 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.838     ; 9.810      ;
; -1.212 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.776     ; 9.796      ;
; -1.164 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[4] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 11.116     ; 9.704      ;
; -1.129 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 11.115     ; 9.738      ;
; -1.102 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[5] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 11.112     ; 9.762      ;
; -1.055 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 11.113     ; 9.810      ;
; -1.007 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 11.051     ; 9.796      ;
; -0.983 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 10.838     ; 9.607      ;
; -0.954 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 10.837     ; 9.635      ;
; -0.843 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[4] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 10.841     ; 9.750      ;
; -0.808 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 10.840     ; 9.784      ;
; -0.781 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[5] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 10.837     ; 9.808      ;
; -0.734 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 10.838     ; 9.856      ;
; -0.686 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 10.776     ; 9.842      ;
; -0.574 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.992     ; 10.488     ;
; -0.545 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.991     ; 10.516     ;
; -0.523 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.722     ; 10.269     ;
; -0.494 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.721     ; 10.297     ;
; -0.434 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.995     ; 10.631     ;
; -0.422 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.748     ; 10.396     ;
; -0.399 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.994     ; 10.665     ;
; -0.393 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.747     ; 10.424     ;
; -0.383 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.725     ; 10.412     ;
; -0.372 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.991     ; 10.689     ;
; -0.349 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 11.267     ; 10.488     ;
; -0.348 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.724     ; 10.446     ;
; -0.342 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.714     ; 10.442     ;
; -0.339 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.991     ; 10.722     ;
; -0.338 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.698     ; 10.430     ;
; -0.324 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.992     ; 10.738     ;
; -0.321 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.721     ; 10.470     ;
; -0.320 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 11.266     ; 10.516     ;
; -0.315 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.696     ; 10.451     ;
; -0.313 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.713     ; 10.470     ;
; -0.308 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.990     ; 10.752     ;
; -0.307 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.697     ; 10.460     ;
; -0.298 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 10.997     ; 10.269     ;
; -0.284 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.695     ; 10.481     ;
; -0.282 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.751     ; 10.539     ;
; -0.276 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.930     ; 10.724     ;
; -0.273 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.722     ; 10.519     ;
; -0.269 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 10.996     ; 10.297     ;
; -0.247 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.750     ; 10.573     ;
; -0.225 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.660     ; 10.505     ;
; -0.223 ; mux_out[16]                                                                                                   ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.993     ; 10.840     ;
; -0.220 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.747     ; 10.597     ;
; -0.218 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.724     ; 10.576     ;
; -0.209 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 11.270     ; 10.631     ;
; -0.202 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.717     ; 10.585     ;
; -0.197 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 11.023     ; 10.396     ;
; -0.194 ; mux_out[16]                                                                                                   ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.992     ; 10.868     ;
; -0.194 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.994     ; 10.870     ;
; -0.193 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.701     ; 10.578     ;
; -0.189 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.723     ; 10.604     ;
; -0.174 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 11.269     ; 10.665     ;
; -0.172 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.748     ; 10.646     ;
; -0.170 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.699     ; 10.599     ;
; -0.168 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 11.022     ; 10.424     ;
; -0.167 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.716     ; 10.619     ;
; -0.158 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 11.000     ; 10.412     ;
; -0.153 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.993     ; 10.910     ;
; -0.152 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.700     ; 10.618     ;
; -0.147 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 11.266     ; 10.689     ;
; -0.140 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.713     ; 10.643     ;
; -0.129 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.698     ; 10.639     ;
; -0.126 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.710     ; 10.654     ;
; -0.124 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.686     ; 10.632     ;
; -0.123 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 10.999     ; 10.446     ;
; -0.117 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 10.989     ; 10.442     ;
; -0.114 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 11.266     ; 10.722     ;
; -0.113 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 10.973     ; 10.430     ;
; -0.111 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.990     ; 10.949     ;
; -0.107 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.697     ; 10.660     ;
; -0.102 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.750     ; 10.718     ;
; -0.099 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 11.267     ; 10.738     ;
; -0.097 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.709     ; 10.682     ;
; -0.096 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 10.996     ; 10.470     ;
; -0.093 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.991     ; 10.968     ;
; -0.092 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.698     ; 10.676     ;
; -0.091 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.695     ; 10.674     ;
; -0.090 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 10.971     ; 10.451     ;
; -0.088 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 10.988     ; 10.470     ;
; -0.087 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.714     ; 10.697     ;
; -0.083 ; mux_out[16]                                                                                                   ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 10.996     ; 10.983     ;
; -0.083 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 11.265     ; 10.752     ;
; -0.082 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 10.972     ; 10.460     ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.365 ; mux_out[7]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.023      ;
; 0.369 ; mux_out[6]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.027      ;
; 0.395 ; mux_out[4]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.093      ;
; 0.397 ; Data_Writer:writer|Dout[4]                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.059      ;
; 0.401 ; uart_tx:transmitter|r_Tx_Active              ; uart_tx:transmitter|r_Tx_Active                                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mux_out[4]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.059      ;
; 0.401 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|STATE.DONE                                                                                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|STATE.TRANSMITTING                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Data_retriever:retriever|wen                 ; Data_retriever:retriever|wen                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Data_retriever:retriever|flag                ; Data_retriever:retriever|flag                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Data_retriever:retriever|STATE.00            ; Data_retriever:retriever|STATE.00                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|r_SM_Main.000                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Data_Writer:writer|STATE.STORING             ; Data_Writer:writer|STATE.STORING                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Data_Writer:writer|flag                      ; Data_Writer:writer|flag                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_Rx_Byte[0]                ; uart_rx:reciever|r_Rx_Byte[0]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_Rx_Byte[1]                ; uart_rx:reciever|r_Rx_Byte[1]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_Rx_Byte[2]                ; uart_rx:reciever|r_Rx_Byte[2]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_Rx_Byte[3]                ; uart_rx:reciever|r_Rx_Byte[3]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_Rx_Byte[6]                ; uart_rx:reciever|r_Rx_Byte[6]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_Rx_Byte[5]                ; uart_rx:reciever|r_Rx_Byte[5]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_Rx_Byte[7]                ; uart_rx:reciever|r_Rx_Byte[7]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_Rx_Byte[4]                ; uart_rx:reciever|r_Rx_Byte[4]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_Rx_DV                     ; uart_rx:reciever|r_Rx_DV                                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_Bit_Index[2]              ; uart_rx:reciever|r_Bit_Index[2]                                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_Bit_Index[1]              ; uart_rx:reciever|r_Bit_Index[1]                                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_Bit_Index[0]              ; uart_rx:reciever|r_Bit_Index[0]                                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT    ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_SM_Main.000               ; uart_rx:reciever|r_SM_Main.000                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_Bit_Index[0]           ; uart_tx:transmitter|r_Bit_Index[0]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_Bit_Index[2]           ; uart_tx:transmitter|r_Bit_Index[2]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; STATE.TX_MODE                                ; STATE.TX_MODE                                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; STATE.00                                     ; STATE.00                                                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; STATE.IDLE                                   ; STATE.IDLE                                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.404 ; mux_out[0]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.062      ;
; 0.418 ; mux_out[8]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.076      ;
; 0.427 ; mux_out[3]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.085      ;
; 0.428 ; uart_rx:reciever|r_Rx_Byte[2]                ; Data_Writer:writer|Dout[2]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; mux_out[4]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.081      ;
; 0.428 ; mux_out[4]                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.088      ;
; 0.429 ; uart_rx:reciever|r_Rx_Byte[6]                ; Data_Writer:writer|Dout[6]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; uart_rx:reciever|r_Rx_Byte[7]                ; Data_Writer:writer|Dout[7]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; uart_rx:reciever|r_Rx_Byte[4]                ; Data_Writer:writer|Dout[4]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; mux_out[4]                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.089      ;
; 0.431 ; uart_rx:reciever|r_Rx_Byte[0]                ; Data_Writer:writer|Dout[0]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; mux_out[4]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.082      ;
; 0.436 ; mux_out[1]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.093      ;
; 0.448 ; uart_tx:transmitter|r_SM_Main.s_CLEANUP      ; uart_tx:transmitter|r_SM_Main.000                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.716      ;
; 0.452 ; mux_out[1]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.107      ;
; 0.452 ; Data_Writer:writer|STATE.STORING             ; Data_Writer:writer|STATE.00                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.720      ;
; 0.453 ; Data_Writer:writer|STATE.STORING             ; Data_Writer:writer|fin                                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.721      ;
; 0.454 ; mux_out[4]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.111      ;
; 0.457 ; Data_Writer:writer|Addr[10]                  ; mux_out[10]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.724      ;
; 0.457 ; Data_Writer:writer|Addr[7]                   ; mux_out[7]                                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.724      ;
; 0.459 ; uart_tx:transmitter|r_Bit_Index[0]           ; uart_tx:transmitter|r_Bit_Index[1]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.726      ;
; 0.461 ; Data_Writer:writer|Addr[11]                  ; mux_out[11]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.728      ;
; 0.465 ; mux_out[1]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.116      ;
; 0.470 ; mux_out[4]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.125      ;
; 0.488 ; mux_out[1]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.141      ;
; 0.504 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[16]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.772      ;
; 0.558 ; Data_retriever:retriever|flag                ; Data_retriever:retriever|fin                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.826      ;
; 0.559 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ; uart_rx:reciever|r_SM_Main.s_CLEANUP                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.826      ;
; 0.600 ; uart_rx:reciever|r_Rx_Byte[1]                ; Data_Writer:writer|Dout[1]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; uart_rx:reciever|r_Rx_Byte[5]                ; Data_Writer:writer|Dout[5]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; uart_rx:reciever|r_Rx_Byte[3]                ; Data_Writer:writer|Dout[3]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.868      ;
; 0.617 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.884      ;
; 0.627 ; Data_retriever:retriever|addr[5]             ; mux_out[5]                                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.894      ;
; 0.630 ; Data_retriever:retriever|addr[1]             ; mux_out[1]                                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.897      ;
; 0.632 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|r_Bit_Index[0]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.899      ;
; 0.641 ; uart_tx:transmitter|r_Clock_Count[1]         ; uart_tx:transmitter|r_Clock_Count[1]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.909      ;
; 0.643 ; uart_tx:transmitter|r_Clock_Count[2]         ; uart_tx:transmitter|r_Clock_Count[2]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.911      ;
; 0.644 ; uart_tx:transmitter|r_Clock_Count[3]         ; uart_tx:transmitter|r_Clock_Count[3]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.912      ;
; 0.647 ; uart_tx:transmitter|r_Clock_Count[4]         ; uart_tx:transmitter|r_Clock_Count[4]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.915      ;
; 0.648 ; uart_rx:reciever|r_Clock_Count[3]            ; uart_rx:reciever|r_Clock_Count[3]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.915      ;
; 0.651 ; uart_tx:transmitter|r_Clock_Count[7]         ; uart_tx:transmitter|r_Clock_Count[7]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.919      ;
; 0.651 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|flag                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.919      ;
; 0.652 ; uart_tx:transmitter|r_Clock_Count[5]         ; uart_tx:transmitter|r_Clock_Count[5]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.920      ;
; 0.653 ; uart_rx:reciever|r_Clock_Count[4]            ; uart_rx:reciever|r_Clock_Count[4]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.920      ;
; 0.654 ; uart_rx:reciever|r_Clock_Count[2]            ; uart_rx:reciever|r_Clock_Count[2]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; uart_rx:reciever|r_Clock_Count[5]            ; uart_rx:reciever|r_Clock_Count[5]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; uart_tx:transmitter|r_Clock_Count[6]         ; uart_tx:transmitter|r_Clock_Count[6]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.923      ;
; 0.656 ; uart_rx:reciever|r_Clock_Count[7]            ; uart_rx:reciever|r_Clock_Count[7]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; mux_out[8]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.355      ;
; 0.658 ; uart_rx:reciever|r_Clock_Count[1]            ; uart_rx:reciever|r_Clock_Count[1]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; Data_Writer:writer|Dout[3]                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.333      ;
; 0.660 ; uart_rx:reciever|r_Clock_Count[6]            ; uart_rx:reciever|r_Clock_Count[6]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|fin                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.928      ;
; 0.661 ; uart_tx:transmitter|r_Clock_Count[0]         ; uart_tx:transmitter|r_Clock_Count[0]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.929      ;
; 0.661 ; Data_retriever:retriever|STATE.00            ; Data_retriever:retriever|wen                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.929      ;
; 0.668 ; STATE.00                                     ; STATE.IDLE                                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.668 ; Data_Writer:writer|STATE.STORING             ; Data_Writer:writer|flag                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.670 ; uart_rx:reciever|r_Clock_Count[0]            ; uart_rx:reciever|r_Clock_Count[0]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.673 ; mux_out[0]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.330      ;
; 0.674 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT    ; uart_rx:reciever|r_Rx_DV                                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.941      ;
; 0.685 ; uart_rx:reciever|r_SM_Main.s_CLEANUP         ; uart_rx:reciever|r_SM_Main.000                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.952      ;
; 0.686 ; Data_Writer:writer|Addr[3]                   ; mux_out[3]                                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.953      ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]'                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                         ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-------------------------------+
; -3.983 ; -3.983       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -3.983 ; -3.983       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -3.983 ; -3.983       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[3]|datad          ;
; -3.983 ; -3.983       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[4]|datad          ;
; -3.982 ; -3.982       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[0]|datad          ;
; -3.982 ; -3.982       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[2]|datad          ;
; -3.982 ; -3.982       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[5]|datad          ;
; -3.982 ; -3.982       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[6]|datad          ;
; -3.972 ; -3.972       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[1]|datad          ;
; -3.953 ; -3.953       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -3.953 ; -3.953       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -3.952 ; -3.952       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -3.952 ; -3.952       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -3.952 ; -3.952       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -3.952 ; -3.952       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -3.942 ; -3.942       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -3.927 ; -3.927       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|combout         ;
; -3.515 ; -3.515       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|combout         ;
; -3.501 ; -3.501       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -3.492 ; -3.492       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -3.492 ; -3.492       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -3.492 ; -3.492       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -3.492 ; -3.492       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -3.492 ; -3.492       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -3.491 ; -3.491       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -3.472 ; -3.472       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[1]|datad          ;
; -3.463 ; -3.463       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[0]|datad          ;
; -3.463 ; -3.463       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[2]|datad          ;
; -3.463 ; -3.463       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[3]|datad          ;
; -3.463 ; -3.463       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[5]|datad          ;
; -3.463 ; -3.463       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[6]|datad          ;
; -3.462 ; -3.462       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -3.462 ; -3.462       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -3.462 ; -3.462       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[4]|datad          ;
; -3.200 ; -3.200       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0|combout         ;
; -3.186 ; -3.186       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -3.177 ; -3.177       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -3.177 ; -3.177       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -3.177 ; -3.177       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -3.177 ; -3.177       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -3.177 ; -3.177       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -3.176 ; -3.176       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -3.157 ; -3.157       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[1]|datad          ;
; -3.148 ; -3.148       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[0]|datad          ;
; -3.148 ; -3.148       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[2]|datad          ;
; -3.148 ; -3.148       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[3]|datad          ;
; -3.148 ; -3.148       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[5]|datad          ;
; -3.148 ; -3.148       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[6]|datad          ;
; -3.147 ; -3.147       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -3.147 ; -3.147       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -3.147 ; -3.147       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[4]|datad          ;
; -3.085 ; -3.085       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|datab           ;
; -3.083 ; -3.083       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~13|combout        ;
; -3.078 ; -3.078       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|dataa           ;
; -3.052 ; -3.052       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~14|combout        ;
; -2.750 ; -2.750       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|datad           ;
; -2.744 ; -2.744       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -2.744 ; -2.744       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -2.744 ; -2.744       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[3]|datad          ;
; -2.744 ; -2.744       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[4]|datad          ;
; -2.743 ; -2.743       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[0]|datad          ;
; -2.743 ; -2.743       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[2]|datad          ;
; -2.743 ; -2.743       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[5]|datad          ;
; -2.743 ; -2.743       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[6]|datad          ;
; -2.738 ; -2.738       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~15|combout        ;
; -2.733 ; -2.733       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[1]|datad          ;
; -2.714 ; -2.714       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -2.714 ; -2.714       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -2.713 ; -2.713       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -2.713 ; -2.713       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -2.713 ; -2.713       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -2.713 ; -2.713       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -2.703 ; -2.703       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -2.690 ; -2.690       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~13|combout        ;
; -2.689 ; -2.689       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|datab           ;
; -2.688 ; -2.688       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0|combout         ;
; -2.580 ; -2.580       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~14|combout        ;
; -2.555 ; -2.555       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|dataa           ;
; -2.419 ; -2.419       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~15|datab          ;
; -2.418 ; -2.418       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~13|datac          ;
; -2.418 ; -2.418       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~14|datac          ;
; -2.379 ; -2.379       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~13|dataa          ;
; -2.379 ; -2.379       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~14|dataa          ;
; -2.378 ; -2.378       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~5|combout         ;
; -2.371 ; -2.371       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~15|datac          ;
; -2.368 ; -2.368       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~15|combout        ;
; -2.357 ; -2.357       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|datad           ;
; -2.330 ; -2.330       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~4|combout         ;
; -2.292 ; -2.292       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|shifter~13|combout        ;
; -2.290 ; -2.290       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0|datab           ;
; -2.281 ; -2.281       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~13|datad          ;
; -2.281 ; -2.281       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~14|datad          ;
; -2.280 ; -2.280       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~15|datad          ;
; -2.252 ; -2.252       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~3|combout         ;
; -2.171 ; -2.171       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~5|dataa           ;
; -2.164 ; -2.164       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~3|datac           ;
; -2.163 ; -2.163       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~4|datac           ;
; -2.123 ; -2.123       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~0|combout         ;
; -2.114 ; -2.114       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~5|datad           ;
; -2.113 ; -2.113       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~3|datad           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'in_Clock'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 9.896  ; 9.896        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.896  ; 9.896        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.917  ; 9.917        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.082 ; 10.082       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.102 ; 10.102       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.102 ; 10.102       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; in_Clock ; Rise       ; in_Clock                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Data_R                                                                                  ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[0]                                                                               ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[0]                                                                             ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[1]                                                                             ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[2]                                                                             ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[3]                                                                             ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[4]                                                                             ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[5]                                                                             ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[6]                                                                             ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[7]                                                                             ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_DV                                                                                      ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Data                                                                                    ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.000                                                                                ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_CLEANUP                                                                          ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                     ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                                     ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                      ;
; 49.709 ; 49.929       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[0]                                                                                    ;
; 49.709 ; 49.929       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[1]                                                                                    ;
; 49.709 ; 49.929       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[2]                                                                                    ;
; 49.709 ; 49.929       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[3]                                                                                    ;
; 49.709 ; 49.929       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[4]                                                                                    ;
; 49.709 ; 49.929       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[5]                                                                                    ;
; 49.709 ; 49.929       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[6]                                                                                    ;
; 49.709 ; 49.929       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[7]                                                                                    ;
; 49.709 ; 49.929       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[1]                                                                               ;
; 49.709 ; 49.929       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[2]                                                                               ;
; 49.709 ; 49.929       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[0]                                                                                 ;
; 49.709 ; 49.929       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[1]                                                                                 ;
; 49.709 ; 49.929       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[2]                                                                                 ;
; 49.709 ; 49.929       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[3]                                                                                 ;
; 49.709 ; 49.929       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[4]                                                                                 ;
; 49.709 ; 49.929       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[5]                                                                                 ;
; 49.709 ; 49.929       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[6]                                                                                 ;
; 49.709 ; 49.929       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[7]                                                                                 ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[0]                                                                                    ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[16]                                                                                   ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[17]                                                                                   ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[1]                                                                                    ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[2]                                                                                    ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[4]                                                                                    ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[5]                                                                                    ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[6]                                                                                    ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[8]                                                                                    ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|STATE.00                                                                                   ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|STATE.STORING                                                                              ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|fin                                                                                        ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|flag                                                                                       ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.00                                                                             ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.DONE                                                                           ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.TRANSMITTING                                                                   ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[11]                                                                             ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[12]                                                                             ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[13]                                                                             ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[14]                                                                             ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[15]                                                                             ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[16]                                                                             ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[17]                                                                             ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[1]                                                                              ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[5]                                                                              ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|fin                                                                                  ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|flag                                                                                 ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|wen                                                                                  ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; STATE.00                                                                                                      ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; STATE.IDLE                                                                                                    ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; STATE.TX_MODE                                                                                                 ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[0]                                                                                                    ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[1]                                                                                                    ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[2]                                                                                                    ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[4]                                                                                                    ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[5]                                                                                                    ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[6]                                                                                                    ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[8]                                                                                                    ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[9]                                                                                                    ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[2]                                                                              ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[4]                                                                              ;
; 49.710 ; 49.930       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[6]                                                                              ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[10]                                                                                   ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[11]                                                                                   ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[12]                                                                                   ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[13]                                                                                   ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[14]                                                                                   ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[15]                                                                                   ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[3]                                                                                    ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[7]                                                                                    ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[9]                                                                                    ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Wen                                                                                        ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[0]                                                                              ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[10]                                                                             ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[2]                                                                              ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[3]                                                                              ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[4]                                                                              ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[6]                                                                              ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[7]                                                                              ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[8]                                                                              ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[9]                                                                              ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[0]     ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1]     ;
; 49.711 ; 49.931       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]     ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; 6.364 ; 6.898 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; 5.836 ; 6.309 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; 5.794 ; 6.271 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; 6.126 ; 6.581 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; 5.649 ; 6.093 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; 5.657 ; 6.090 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; 6.213 ; 6.729 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; 6.225 ; 6.688 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; 5.908 ; 6.411 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; 6.254 ; 6.776 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; 5.513 ; 5.934 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; 6.247 ; 6.787 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; 6.200 ; 6.715 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; 6.364 ; 6.898 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; 6.309 ; 6.849 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; 6.296 ; 6.790 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; 6.189 ; 6.691 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[16] ; in_Clock   ; 5.649 ; 6.118 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[17] ; in_Clock   ; 5.854 ; 6.287 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; 6.788 ; 7.236 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; 5.073 ; 5.506 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; -4.651 ; -5.047 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; -4.942 ; -5.378 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; -4.923 ; -5.371 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; -5.220 ; -5.639 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; -4.784 ; -5.201 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; -4.791 ; -5.197 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; -5.267 ; -5.739 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; -5.315 ; -5.742 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; -4.974 ; -5.438 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; -5.343 ; -5.824 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; -4.651 ; -5.047 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; -5.298 ; -5.794 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; -5.253 ; -5.725 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; -5.448 ; -5.942 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; -5.396 ; -5.897 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; -5.383 ; -5.836 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; -5.281 ; -5.742 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[16] ; in_Clock   ; -4.781 ; -5.223 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[17] ; in_Clock   ; -4.978 ; -5.385 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; -4.735 ; -5.158 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; -4.217 ; -4.649 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                        ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; hex0[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 20.824 ; 20.822 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 18.017 ; 17.979 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.999 ; 18.155 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 18.135 ; 18.108 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.525 ; 17.379 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 18.133 ; 18.118 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 20.824 ; 20.822 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.961 ; 17.123 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.571 ; 17.630 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.153 ; 14.155 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.904 ; 14.928 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.441 ; 14.518 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.490 ; 14.478 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.066 ; 16.079 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.571 ; 17.630 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.988 ; 16.862 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex2[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.676 ; 13.725 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.676 ; 13.725 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.408 ; 13.362 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.371 ; 13.412 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.344 ; 12.254 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.585 ; 13.525 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.604 ; 12.667 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex0[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 21.099 ; 21.097 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 18.292 ; 18.254 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 18.274 ; 18.430 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 18.410 ; 18.383 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.800 ; 17.654 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 18.408 ; 18.393 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 21.099 ; 21.097 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.236 ; 17.398 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.727 ; 17.786 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.309 ; 14.311 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 15.060 ; 15.084 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.597 ; 14.674 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.646 ; 14.634 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.222 ; 16.235 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.727 ; 17.786 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.144 ; 17.018 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex2[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.832 ; 13.881 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.832 ; 13.881 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.564 ; 13.518 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.527 ; 13.568 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.500 ; 12.410 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.741 ; 13.681 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.760 ; 12.823 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; in_Clock                                                                                                      ; 19.552 ; 19.611 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[0]      ; in_Clock                                                                                                      ; 16.134 ; 16.136 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[1]      ; in_Clock                                                                                                      ; 16.885 ; 16.909 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[2]      ; in_Clock                                                                                                      ; 16.422 ; 16.499 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[3]      ; in_Clock                                                                                                      ; 16.471 ; 16.459 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[4]      ; in_Clock                                                                                                      ; 18.047 ; 18.060 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[5]      ; in_Clock                                                                                                      ; 19.552 ; 19.611 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[6]      ; in_Clock                                                                                                      ; 18.969 ; 18.843 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; hex2[*]       ; in_Clock                                                                                                      ; 15.657 ; 15.706 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[0]      ; in_Clock                                                                                                      ; 15.657 ; 15.706 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[2]      ; in_Clock                                                                                                      ; 15.389 ; 15.343 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[3]      ; in_Clock                                                                                                      ; 15.352 ; 15.393 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[4]      ; in_Clock                                                                                                      ; 14.325 ; 14.235 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[5]      ; in_Clock                                                                                                      ; 15.566 ; 15.506 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[6]      ; in_Clock                                                                                                      ; 14.585 ; 14.648 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; retrieve_done ; in_Clock                                                                                                      ; 7.438  ; 7.418  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; tx_active     ; in_Clock                                                                                                      ; 5.675  ; 5.676  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; tx_serial     ; in_Clock                                                                                                      ; 9.476  ; 9.546  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; write_done    ; in_Clock                                                                                                      ; 9.714  ; 9.645  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; hex0[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.256 ; 13.411 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.276 ; 14.239 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.313 ; 14.466 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.389 ; 14.362 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.798 ; 13.657 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.381 ; 14.366 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.019 ; 17.020 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.256 ; 13.411 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.088  ; 8.095  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.088  ; 8.095  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.829  ; 8.866  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.391  ; 8.396  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.396  ; 8.379  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.894  ; 9.919  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 11.444 ; 11.490 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 10.909 ; 10.803 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex2[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.982  ; 7.976  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.077  ; 9.106  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.802  ; 8.774  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.784  ; 8.806  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.982  ; 7.976  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.010  ; 8.902  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.450  ; 8.600  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex0[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.512 ; 12.667 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.532 ; 13.495 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.569 ; 13.722 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.645 ; 13.618 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.054 ; 12.913 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.637 ; 13.622 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.275 ; 16.276 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.512 ; 12.667 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.136  ; 8.143  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.136  ; 8.143  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.877  ; 8.950  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.475  ; 8.444  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.444  ; 8.427  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.942  ; 10.003 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 11.528 ; 11.538 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 10.957 ; 10.851 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex2[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.067  ; 8.024  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.162  ; 9.154  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.850  ; 8.859  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.869  ; 8.854  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.067  ; 8.024  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.095  ; 8.950  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.534  ; 8.684  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; in_Clock                                                                                                      ; 7.654  ; 7.661  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[0]      ; in_Clock                                                                                                      ; 7.654  ; 7.661  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[1]      ; in_Clock                                                                                                      ; 8.395  ; 8.428  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[2]      ; in_Clock                                                                                                      ; 7.953  ; 7.962  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[3]      ; in_Clock                                                                                                      ; 7.962  ; 7.945  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[4]      ; in_Clock                                                                                                      ; 9.460  ; 9.481  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[5]      ; in_Clock                                                                                                      ; 11.006 ; 11.056 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[6]      ; in_Clock                                                                                                      ; 10.475 ; 10.369 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; hex2[*]       ; in_Clock                                                                                                      ; 7.537  ; 7.535  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[0]      ; in_Clock                                                                                                      ; 8.632  ; 8.665  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[2]      ; in_Clock                                                                                                      ; 8.361  ; 8.329  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[3]      ; in_Clock                                                                                                      ; 8.339  ; 8.365  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[4]      ; in_Clock                                                                                                      ; 7.537  ; 7.535  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[5]      ; in_Clock                                                                                                      ; 8.565  ; 8.461  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[6]      ; in_Clock                                                                                                      ; 7.691  ; 7.842  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; retrieve_done ; in_Clock                                                                                                      ; 6.704  ; 6.684  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; tx_active     ; in_Clock                                                                                                      ; 5.009  ; 5.009  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; tx_serial     ; in_Clock                                                                                                      ; 8.658  ; 8.724  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; write_done    ; in_Clock                                                                                                      ; 8.886  ; 8.819  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                   ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                    ; Note ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------+------+
; 51.43 MHz  ; 51.43 MHz       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;      ;
; 112.44 MHz ; 112.44 MHz      ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;      ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+
; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -11.189 ; -77.646       ;
; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; -5.352  ; -24.330       ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -1.465 ; -9.516        ;
; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; 0.352  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                       ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -3.366 ; -408.649      ;
; in_Clock                                                                                                      ; 9.890  ; 0.000         ;
; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; 49.698 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]'                                                                                                                                                                                                                   ;
+---------+--------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                              ; To Node                       ; Launch Clock                                      ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -11.189 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.216      ; 16.016     ;
; -11.181 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.217      ; 16.009     ;
; -11.119 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.165      ; 15.896     ;
; -11.090 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.253      ; 15.954     ;
; -11.085 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.215      ; 15.910     ;
; -11.082 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.254      ; 15.947     ;
; -11.075 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.222      ; 15.908     ;
; -11.067 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.223      ; 15.901     ;
; -11.054 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.215      ; 15.880     ;
; -11.026 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.218      ; 15.856     ;
; -11.020 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.202      ; 15.834     ;
; -11.005 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.171      ; 15.788     ;
; -10.992 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.216      ; 15.966     ;
; -10.971 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.221      ; 15.802     ;
; -10.970 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.252      ; 15.832     ;
; -10.940 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.221      ; 15.772     ;
; -10.939 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.252      ; 15.802     ;
; -10.927 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.255      ; 15.794     ;
; -10.912 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.224      ; 15.748     ;
; -10.893 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.253      ; 15.904     ;
; -10.879 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.246      ; 15.736     ;
; -10.878 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.222      ; 15.858     ;
; -10.871 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.247      ; 15.729     ;
; -10.809 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.195      ; 15.616     ;
; -10.789 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.248      ; 15.648     ;
; -10.781 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.249      ; 15.641     ;
; -10.764 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.297      ; 15.672     ;
; -10.759 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.245      ; 15.614     ;
; -10.756 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.298      ; 15.665     ;
; -10.728 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.245      ; 15.584     ;
; -10.719 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.197      ; 15.528     ;
; -10.716 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.248      ; 15.576     ;
; -10.700 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.241      ; 15.552     ;
; -10.694 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.246      ; 15.552     ;
; -10.693 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.228      ; 15.532     ;
; -10.692 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.242      ; 15.545     ;
; -10.687 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.275      ; 15.573     ;
; -10.685 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.229      ; 15.525     ;
; -10.685 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.247      ; 15.542     ;
; -10.682 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.246      ; 15.686     ;
; -10.679 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.218      ; 15.508     ;
; -10.679 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.276      ; 15.566     ;
; -10.675 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.215      ; 15.501     ;
; -10.671 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.219      ; 15.501     ;
; -10.671 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.276      ; 15.558     ;
; -10.667 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.216      ; 15.494     ;
; -10.667 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.291      ; 15.569     ;
; -10.663 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.277      ; 15.551     ;
; -10.660 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.296      ; 15.566     ;
; -10.659 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.292      ; 15.562     ;
; -10.655 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.277      ; 15.543     ;
; -10.654 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.247      ; 15.512     ;
; -10.647 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.278      ; 15.536     ;
; -10.630 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.190      ; 15.432     ;
; -10.629 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.296      ; 15.536     ;
; -10.626 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.250      ; 15.488     ;
; -10.623 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.177      ; 15.412     ;
; -10.618 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.227      ; 15.456     ;
; -10.617 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.224      ; 15.453     ;
; -10.616 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.257      ; 15.484     ;
; -10.613 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7  ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.228      ; 15.452     ;
; -10.610 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.228      ; 15.449     ;
; -10.609 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.167      ; 15.388     ;
; -10.608 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.258      ; 15.477     ;
; -10.605 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.164      ; 15.381     ;
; -10.605 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7  ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.229      ; 15.445     ;
; -10.602 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.240      ; 15.452     ;
; -10.601 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.299      ; 15.512     ;
; -10.601 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.225      ; 15.438     ;
; -10.599 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.233      ; 15.443     ;
; -10.597 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.240      ; 15.449     ;
; -10.592 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.248      ; 15.598     ;
; -10.591 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.234      ; 15.436     ;
; -10.589 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.274      ; 15.473     ;
; -10.585 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.226      ; 15.423     ;
; -10.582 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2  ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.257      ; 15.450     ;
; -10.577 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.217      ; 15.405     ;
; -10.576 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.214      ; 15.400     ;
; -10.575 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.217      ; 15.402     ;
; -10.574 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2  ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.258      ; 15.443     ;
; -10.574 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.231      ; 15.416     ;
; -10.572 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.275      ; 15.457     ;
; -10.571 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.240      ; 15.422     ;
; -10.569 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.218      ; 15.398     ;
; -10.569 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.290      ; 15.469     ;
; -10.567 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.297      ; 15.622     ;
; -10.566 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.232      ; 15.409     ;
; -10.558 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.274      ; 15.443     ;
; -10.553 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.241      ; 15.405     ;
; -10.550 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.276      ; 15.436     ;
; -10.548 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.176      ; 15.336     ;
; -10.547 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.254      ; 15.412     ;
; -10.547 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.284      ; 15.442     ;
; -10.546 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.206      ; 15.364     ;
; -10.545 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.214      ; 15.370     ;
; -10.545 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.242      ; 15.398     ;
; -10.544 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.217      ; 15.372     ;
; -10.543 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7  ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.177      ; 15.332     ;
; -10.541 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.275      ; 15.427     ;
; -10.539 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 5.255      ; 15.405     ;
+---------+--------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                   ; Launch Clock                                                                                                  ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.352 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[0]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.354      ; 6.368      ;
; -4.959 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[0]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.354      ; 6.475      ;
; -3.273 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[4]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.027     ; 3.908      ;
; -2.934 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[3]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.029     ; 3.567      ;
; -2.865 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[1]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.031     ; 3.496      ;
; -2.683 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[4]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.027     ; 3.818      ;
; -2.586 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[2]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.029     ; 3.219      ;
; -2.535 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[5]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.028     ; 3.169      ;
; -2.532 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[7]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.028     ; 3.166      ;
; -2.386 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[3]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.029     ; 3.519      ;
; -2.363 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[1]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.031     ; 3.494      ;
; -2.253 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[6]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.030     ; 2.885      ;
; -2.045 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[2]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.029     ; 3.178      ;
; -1.996 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[5]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.028     ; 3.130      ;
; -1.994 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[7]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.028     ; 3.128      ;
; -1.745 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[6]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.030     ; 2.877      ;
; 91.106 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.206      ; 9.130      ;
; 91.327 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48        ; uart_tx:transmitter|r_Tx_Data[0]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.056      ; 8.728      ;
; 91.386 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.187      ; 8.831      ;
; 91.476 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; uart_tx:transmitter|r_Tx_Data[0]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.308      ; 8.831      ;
; 91.481 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.176      ; 8.725      ;
; 91.492 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.176      ; 8.714      ;
; 91.494 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 8.689      ;
; 91.509 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.173      ; 8.694      ;
; 91.543 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.141      ; 8.628      ;
; 91.543 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.141      ; 8.628      ;
; 91.543 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.146      ; 8.633      ;
; 91.553 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 8.634      ;
; 91.553 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 8.634      ;
; 91.553 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 8.639      ;
; 91.576 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48        ; uart_tx:transmitter|r_Tx_Data[0]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.086      ; 8.509      ;
; 91.612 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.203      ; 8.621      ;
; 91.625 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.202      ; 8.607      ;
; 91.639 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.203      ; 8.594      ;
; 91.660 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.200      ; 8.570      ;
; 91.668 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.141      ; 8.503      ;
; 91.668 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.141      ; 8.503      ;
; 91.668 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.146      ; 8.508      ;
; 91.678 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 8.509      ;
; 91.678 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 8.509      ;
; 91.678 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 8.514      ;
; 91.685 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.220      ; 8.565      ;
; 91.696 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.176      ; 8.510      ;
; 91.713 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.173      ; 8.490      ;
; 91.725 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.141      ; 8.446      ;
; 91.725 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.141      ; 8.446      ;
; 91.725 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.146      ; 8.451      ;
; 91.735 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 8.452      ;
; 91.735 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 8.452      ;
; 91.735 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 8.457      ;
; 91.739 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.202      ; 8.493      ;
; 91.740 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.227      ; 8.517      ;
; 91.753 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.217      ; 8.494      ;
; 91.753 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.182      ; 8.459      ;
; 91.768 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.230      ; 8.492      ;
; 91.785 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.188      ; 8.433      ;
; 91.791 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 8.390      ;
; 91.802 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.176      ; 8.404      ;
; 91.805 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 8.386      ;
; 91.815 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.198      ; 8.413      ;
; 91.819 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.173      ; 8.384      ;
; 91.826 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.169      ; 8.373      ;
; 91.843 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.203      ; 8.390      ;
; 91.861 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.192      ; 8.361      ;
; 91.872 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 8.322      ;
; 91.872 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 8.322      ;
; 91.872 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.169      ; 8.327      ;
; 91.883 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.170      ; 8.317      ;
; 91.883 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.170      ; 8.317      ;
; 91.883 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.175      ; 8.322      ;
; 91.897 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.178      ; 8.311      ;
; 91.901 ; mux_out[9]                                                                                                    ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.183      ; 8.312      ;
; 91.913 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.197      ; 8.314      ;
; 91.914 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.175      ; 8.291      ;
; 91.925 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.188      ; 8.293      ;
; 91.931 ; mux_out[9]                                                                                                    ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.188      ; 8.287      ;
; 91.945 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.212      ; 8.297      ;
; 91.947 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.193      ; 8.276      ;
; 91.949 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.203      ; 8.284      ;
; 91.960 ; mux_out[9]                                                                                                    ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.192      ; 8.262      ;
; 91.964 ; mux_out[17]                                                                                                   ; uart_tx:transmitter|r_Tx_Data[0]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.312      ; 8.347      ;
; 91.983 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.163      ; 8.210      ;
; 91.995 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 8.186      ;
; 91.997 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 8.197      ;
; 91.997 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 8.197      ;
; 91.997 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.169      ; 8.202      ;
; 91.998 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.174      ; 8.206      ;
; 92.008 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.170      ; 8.192      ;
; 92.008 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.170      ; 8.192      ;
; 92.008 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.175      ; 8.197      ;
; 92.014 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.189      ; 8.205      ;
; 92.029 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.209      ; 8.210      ;
; 92.031 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.212      ; 8.211      ;
; 92.032 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.203      ; 8.201      ;
; 92.044 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.205      ; 8.191      ;
; 92.054 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 8.140      ;
; 92.054 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 8.140      ;
; 92.054 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.169      ; 8.145      ;
; 92.060 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.203      ; 8.173      ;
; 92.063 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.204      ; 8.171      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]'                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                       ; Launch Clock                                                                                                  ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.465 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.924      ; 8.672      ;
; -1.440 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.923      ; 8.696      ;
; -1.402 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.879      ; 8.690      ;
; -1.398 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[4] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.926      ; 8.741      ;
; -1.377 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.878      ; 8.714      ;
; -1.359 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.926      ; 8.780      ;
; -1.335 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[4] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.881      ; 8.759      ;
; -1.318 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[5] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.923      ; 8.818      ;
; -1.305 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.924      ; 8.832      ;
; -1.296 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.881      ; 8.798      ;
; -1.255 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[5] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.878      ; 8.836      ;
; -1.242 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.879      ; 8.850      ;
; -1.231 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.871      ; 8.853      ;
; -1.168 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.826      ; 8.871      ;
; -0.967 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 9.924      ; 8.690      ;
; -0.942 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 9.923      ; 8.714      ;
; -0.940 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 9.879      ; 8.672      ;
; -0.915 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 9.878      ; 8.696      ;
; -0.900 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[4] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 9.926      ; 8.759      ;
; -0.873 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[4] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 9.881      ; 8.741      ;
; -0.861 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 9.926      ; 8.798      ;
; -0.834 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 9.881      ; 8.780      ;
; -0.820 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[5] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 9.923      ; 8.836      ;
; -0.807 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 9.924      ; 8.850      ;
; -0.793 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[5] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 9.878      ; 8.818      ;
; -0.780 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 9.879      ; 8.832      ;
; -0.733 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 9.871      ; 8.871      ;
; -0.706 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 9.826      ; 8.853      ;
; -0.490 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.907      ; 9.487      ;
; -0.465 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.906      ; 9.511      ;
; -0.423 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.909      ; 9.556      ;
; -0.418 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.677      ; 9.329      ;
; -0.393 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.676      ; 9.353      ;
; -0.384 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.909      ; 9.595      ;
; -0.351 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.679      ; 9.398      ;
; -0.347 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.707      ; 9.430      ;
; -0.343 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.906      ; 9.633      ;
; -0.330 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.907      ; 9.647      ;
; -0.322 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.706      ; 9.454      ;
; -0.312 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.679      ; 9.437      ;
; -0.294 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.655      ; 9.431      ;
; -0.285 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.652      ; 9.437      ;
; -0.280 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.709      ; 9.499      ;
; -0.273 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.670      ; 9.467      ;
; -0.271 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.676      ; 9.475      ;
; -0.269 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.654      ; 9.455      ;
; -0.260 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.651      ; 9.461      ;
; -0.258 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.677      ; 9.489      ;
; -0.256 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.854      ; 9.668      ;
; -0.248 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.669      ; 9.491      ;
; -0.242 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.906      ; 9.734      ;
; -0.241 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.709      ; 9.538      ;
; -0.227 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.657      ; 9.500      ;
; -0.218 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.654      ; 9.506      ;
; -0.217 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.905      ; 9.758      ;
; -0.206 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.672      ; 9.536      ;
; -0.200 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.706      ; 9.576      ;
; -0.199 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.680      ; 9.551      ;
; -0.188 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.657      ; 9.539      ;
; -0.187 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.707      ; 9.590      ;
; -0.184 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.624      ; 9.510      ;
; -0.179 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.654      ; 9.545      ;
; -0.175 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.908      ; 9.803      ;
; -0.174 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.679      ; 9.575      ;
; -0.167 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.672      ; 9.575      ;
; -0.147 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.654      ; 9.577      ;
; -0.138 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.651      ; 9.583      ;
; -0.136 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.908      ; 9.842      ;
; -0.134 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.655      ; 9.591      ;
; -0.132 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.682      ; 9.620      ;
; -0.126 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.669      ; 9.613      ;
; -0.125 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.652      ; 9.597      ;
; -0.115 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.705      ; 9.660      ;
; -0.113 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.670      ; 9.627      ;
; -0.113 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.654      ; 9.611      ;
; -0.095 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.905      ; 9.880      ;
; -0.093 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.682      ; 9.659      ;
; -0.090 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.704      ; 9.684      ;
; -0.088 ; mux_out[16]                                                                                                   ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.908      ; 9.890      ;
; -0.082 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.906      ; 9.894      ;
; -0.060 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.602      ; 9.612      ;
; -0.058 ; mux_out[16]                                                                                                   ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.907      ; 9.919      ;
; -0.054 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16        ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.695      ; 9.711      ;
; -0.052 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.679      ; 9.697      ;
; -0.051 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.599      ; 9.618      ;
; -0.048 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.707      ; 9.729      ;
; -0.043 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.674      ; 9.701      ;
; -0.041 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.666      ; 9.695      ;
; -0.039 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.680      ; 9.711      ;
; -0.039 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.617      ; 9.648      ;
; -0.035 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 9.952      ; 9.487      ;
; -0.029 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16        ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.694      ; 9.735      ;
; -0.018 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.673      ; 9.725      ;
; -0.016 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.665      ; 9.719      ;
; -0.010 ; mux_out[16]                                                                                                   ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.910      ; 9.970      ;
; -0.010 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 9.951      ; 9.511      ;
; -0.009 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.707      ; 9.768      ;
; -0.008 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.853      ; 9.915      ;
; 0.013  ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16        ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.697      ; 9.780      ;
; 0.016  ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 9.699      ; 9.785      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.352 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_tx:transmitter|r_Bit_Index[0]           ; uart_tx:transmitter|r_Bit_Index[0]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_tx:transmitter|r_Bit_Index[2]           ; uart_tx:transmitter|r_Bit_Index[2]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; uart_rx:reciever|r_Rx_Byte[0]                ; uart_rx:reciever|r_Rx_Byte[0]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:reciever|r_Rx_Byte[1]                ; uart_rx:reciever|r_Rx_Byte[1]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:reciever|r_Rx_Byte[2]                ; uart_rx:reciever|r_Rx_Byte[2]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:reciever|r_Rx_Byte[3]                ; uart_rx:reciever|r_Rx_Byte[3]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:reciever|r_Rx_Byte[6]                ; uart_rx:reciever|r_Rx_Byte[6]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:reciever|r_Rx_Byte[5]                ; uart_rx:reciever|r_Rx_Byte[5]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:reciever|r_Rx_Byte[7]                ; uart_rx:reciever|r_Rx_Byte[7]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:reciever|r_Rx_Byte[4]                ; uart_rx:reciever|r_Rx_Byte[4]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:reciever|r_Rx_DV                     ; uart_rx:reciever|r_Rx_DV                                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:reciever|r_Bit_Index[2]              ; uart_rx:reciever|r_Bit_Index[2]                                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:reciever|r_Bit_Index[1]              ; uart_rx:reciever|r_Bit_Index[1]                                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:reciever|r_Bit_Index[0]              ; uart_rx:reciever|r_Bit_Index[0]                                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT    ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:reciever|r_SM_Main.000               ; uart_rx:reciever|r_SM_Main.000                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_Tx_Active              ; uart_tx:transmitter|r_Tx_Active                                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|STATE.DONE                                                                                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|STATE.TRANSMITTING                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Data_retriever:retriever|wen                 ; Data_retriever:retriever|wen                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Data_retriever:retriever|flag                ; Data_retriever:retriever|flag                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Data_retriever:retriever|STATE.00            ; Data_retriever:retriever|STATE.00                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|r_SM_Main.000                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; STATE.TX_MODE                                ; STATE.TX_MODE                                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; STATE.00                                     ; STATE.00                                                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; STATE.IDLE                                   ; STATE.IDLE                                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Data_Writer:writer|STATE.STORING             ; Data_Writer:writer|STATE.STORING                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Data_Writer:writer|flag                      ; Data_Writer:writer|flag                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.361 ; mux_out[7]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.951      ;
; 0.365 ; mux_out[6]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.955      ;
; 0.393 ; mux_out[4]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.020      ;
; 0.395 ; uart_rx:reciever|r_Rx_Byte[2]                ; Data_Writer:writer|Dout[2]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; uart_rx:reciever|r_Rx_Byte[6]                ; Data_Writer:writer|Dout[6]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; mux_out[4]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.986      ;
; 0.396 ; uart_rx:reciever|r_Rx_Byte[7]                ; Data_Writer:writer|Dout[7]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; uart_rx:reciever|r_Rx_Byte[4]                ; Data_Writer:writer|Dout[4]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; uart_rx:reciever|r_Rx_Byte[0]                ; Data_Writer:writer|Dout[0]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; Data_Writer:writer|Dout[4]                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.990      ;
; 0.401 ; mux_out[0]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.991      ;
; 0.406 ; uart_tx:transmitter|r_SM_Main.s_CLEANUP      ; uart_tx:transmitter|r_SM_Main.000                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.650      ;
; 0.409 ; Data_Writer:writer|STATE.STORING             ; Data_Writer:writer|STATE.00                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.653      ;
; 0.410 ; Data_Writer:writer|STATE.STORING             ; Data_Writer:writer|fin                                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.654      ;
; 0.414 ; uart_tx:transmitter|r_Bit_Index[0]           ; uart_tx:transmitter|r_Bit_Index[1]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.659      ;
; 0.415 ; mux_out[8]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.005      ;
; 0.421 ; mux_out[4]                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.014      ;
; 0.421 ; Data_Writer:writer|Addr[10]                  ; mux_out[10]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.665      ;
; 0.421 ; Data_Writer:writer|Addr[7]                   ; mux_out[7]                                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.665      ;
; 0.422 ; mux_out[4]                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.014      ;
; 0.423 ; mux_out[3]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.013      ;
; 0.423 ; mux_out[4]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.008      ;
; 0.425 ; Data_Writer:writer|Addr[11]                  ; mux_out[11]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.426 ; mux_out[4]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.009      ;
; 0.429 ; mux_out[1]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.019      ;
; 0.444 ; mux_out[1]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.033      ;
; 0.446 ; mux_out[4]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.036      ;
; 0.459 ; mux_out[1]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.042      ;
; 0.461 ; mux_out[4]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.050      ;
; 0.462 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[16]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.706      ;
; 0.480 ; mux_out[1]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.065      ;
; 0.512 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ; uart_rx:reciever|r_SM_Main.s_CLEANUP                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.756      ;
; 0.512 ; Data_retriever:retriever|flag                ; Data_retriever:retriever|fin                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.756      ;
; 0.548 ; uart_rx:reciever|r_Rx_Byte[1]                ; Data_Writer:writer|Dout[1]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; uart_rx:reciever|r_Rx_Byte[3]                ; Data_Writer:writer|Dout[3]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; uart_rx:reciever|r_Rx_Byte[5]                ; Data_Writer:writer|Dout[5]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.792      ;
; 0.569 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.813      ;
; 0.572 ; Data_retriever:retriever|addr[5]             ; mux_out[5]                                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.816      ;
; 0.574 ; Data_retriever:retriever|addr[1]             ; mux_out[1]                                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.818      ;
; 0.582 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|r_Bit_Index[0]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.826      ;
; 0.586 ; uart_tx:transmitter|r_Clock_Count[1]         ; uart_tx:transmitter|r_Clock_Count[1]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.830      ;
; 0.588 ; uart_tx:transmitter|r_Clock_Count[2]         ; uart_tx:transmitter|r_Clock_Count[2]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.832      ;
; 0.590 ; uart_tx:transmitter|r_Clock_Count[3]         ; uart_tx:transmitter|r_Clock_Count[3]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.834      ;
; 0.591 ; uart_rx:reciever|r_Clock_Count[3]            ; uart_rx:reciever|r_Clock_Count[3]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; uart_tx:transmitter|r_Clock_Count[4]         ; uart_tx:transmitter|r_Clock_Count[4]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.835      ;
; 0.596 ; uart_rx:reciever|r_Clock_Count[4]            ; uart_rx:reciever|r_Clock_Count[4]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.840      ;
; 0.596 ; uart_tx:transmitter|r_Clock_Count[7]         ; uart_tx:transmitter|r_Clock_Count[7]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.840      ;
; 0.596 ; uart_tx:transmitter|r_Clock_Count[5]         ; uart_tx:transmitter|r_Clock_Count[5]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.840      ;
; 0.597 ; uart_rx:reciever|r_Clock_Count[2]            ; uart_rx:reciever|r_Clock_Count[2]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.841      ;
; 0.597 ; uart_rx:reciever|r_Clock_Count[7]            ; uart_rx:reciever|r_Clock_Count[7]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.841      ;
; 0.599 ; uart_rx:reciever|r_Clock_Count[5]            ; uart_rx:reciever|r_Clock_Count[5]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; uart_tx:transmitter|r_Clock_Count[6]         ; uart_tx:transmitter|r_Clock_Count[6]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.843      ;
; 0.601 ; uart_rx:reciever|r_Clock_Count[6]            ; uart_rx:reciever|r_Clock_Count[6]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; uart_rx:reciever|r_Clock_Count[1]            ; uart_rx:reciever|r_Clock_Count[1]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|flag                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.605 ; uart_tx:transmitter|r_Clock_Count[0]         ; uart_tx:transmitter|r_Clock_Count[0]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.849      ;
; 0.607 ; Data_retriever:retriever|STATE.00            ; Data_retriever:retriever|wen                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.851      ;
; 0.609 ; STATE.00                                     ; STATE.IDLE                                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.853      ;
; 0.610 ; Data_Writer:writer|STATE.STORING             ; Data_Writer:writer|flag                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.854      ;
; 0.612 ; uart_rx:reciever|r_Clock_Count[0]            ; uart_rx:reciever|r_Clock_Count[0]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.856      ;
; 0.618 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|fin                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.862      ;
; 0.619 ; uart_rx:reciever|r_SM_Main.s_CLEANUP         ; uart_rx:reciever|r_SM_Main.000                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.863      ;
; 0.619 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT    ; uart_rx:reciever|r_Rx_DV                                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.863      ;
; 0.624 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; uart_tx:transmitter|r_Bit_Index[2]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.869      ;
; 0.625 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; uart_tx:transmitter|r_Bit_Index[0]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.870      ;
; 0.626 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.871      ;
; 0.629 ; Data_Writer:writer|Addr[3]                   ; mux_out[3]                                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.873      ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]'                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                         ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-------------------------------+
; -3.366 ; -3.366       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -3.366 ; -3.366       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -3.361 ; -3.361       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|combout         ;
; -3.353 ; -3.353       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -3.349 ; -3.349       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[0]|datad          ;
; -3.349 ; -3.349       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[2]|datad          ;
; -3.349 ; -3.349       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[3]|datad          ;
; -3.349 ; -3.349       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[5]|datad          ;
; -3.348 ; -3.348       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[4]|datad          ;
; -3.348 ; -3.348       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[6]|datad          ;
; -3.346 ; -3.346       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -3.346 ; -3.346       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -3.346 ; -3.346       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -3.345 ; -3.345       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -3.345 ; -3.345       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -3.345 ; -3.345       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -3.341 ; -3.341       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[1]|datad          ;
; -3.319 ; -3.319       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[1]|datad          ;
; -3.315 ; -3.315       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -3.315 ; -3.315       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -3.315 ; -3.315       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -3.315 ; -3.315       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -3.314 ; -3.314       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -3.314 ; -3.314       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -3.312 ; -3.312       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[3]|datad          ;
; -3.312 ; -3.312       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[4]|datad          ;
; -3.312 ; -3.312       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[6]|datad          ;
; -3.311 ; -3.311       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[0]|datad          ;
; -3.311 ; -3.311       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[2]|datad          ;
; -3.311 ; -3.311       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[5]|datad          ;
; -3.307 ; -3.307       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -3.299 ; -3.299       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|combout         ;
; -3.295 ; -3.295       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -3.295 ; -3.295       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -2.742 ; -2.742       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -2.735 ; -2.735       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -2.735 ; -2.735       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -2.735 ; -2.735       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -2.734 ; -2.734       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -2.734 ; -2.734       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -2.734 ; -2.734       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -2.708 ; -2.708       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[1]|datad          ;
; -2.701 ; -2.701       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[3]|datad          ;
; -2.701 ; -2.701       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[4]|datad          ;
; -2.701 ; -2.701       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[6]|datad          ;
; -2.700 ; -2.700       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[0]|datad          ;
; -2.700 ; -2.700       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[2]|datad          ;
; -2.700 ; -2.700       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[5]|datad          ;
; -2.688 ; -2.688       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0|combout         ;
; -2.684 ; -2.684       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -2.684 ; -2.684       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -2.626 ; -2.626       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~13|combout        ;
; -2.597 ; -2.597       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~14|combout        ;
; -2.589 ; -2.589       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|datab           ;
; -2.587 ; -2.587       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|dataa           ;
; -2.565 ; -2.565       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -2.565 ; -2.565       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -2.560 ; -2.560       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0|combout         ;
; -2.558 ; -2.558       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|datab           ;
; -2.548 ; -2.548       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[0]|datad          ;
; -2.548 ; -2.548       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[2]|datad          ;
; -2.548 ; -2.548       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[3]|datad          ;
; -2.548 ; -2.548       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[5]|datad          ;
; -2.547 ; -2.547       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[4]|datad          ;
; -2.547 ; -2.547       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[6]|datad          ;
; -2.540 ; -2.540       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[1]|datad          ;
; -2.520 ; -2.520       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~13|combout        ;
; -2.514 ; -2.514       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -2.514 ; -2.514       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -2.514 ; -2.514       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -2.514 ; -2.514       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -2.513 ; -2.513       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -2.513 ; -2.513       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -2.506 ; -2.506       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -2.434 ; -2.434       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|dataa           ;
; -2.424 ; -2.424       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~14|combout        ;
; -2.310 ; -2.310       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~15|combout        ;
; -2.287 ; -2.287       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|datad           ;
; -2.257 ; -2.257       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|datad           ;
; -2.232 ; -2.232       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~15|combout        ;
; -2.041 ; -2.041       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~13|datac          ;
; -2.040 ; -2.040       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~14|datac          ;
; -2.038 ; -2.038       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~15|datab          ;
; -2.006 ; -2.006       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~5|combout         ;
; -1.999 ; -1.999       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~13|dataa          ;
; -1.999 ; -1.999       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~14|dataa          ;
; -1.998 ; -1.998       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~15|datac          ;
; -1.968 ; -1.968       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0|datab           ;
; -1.961 ; -1.961       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~4|combout         ;
; -1.930 ; -1.930       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|shifter~13|combout        ;
; -1.922 ; -1.922       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~15|datad          ;
; -1.921 ; -1.921       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~13|datad          ;
; -1.921 ; -1.921       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~14|datad          ;
; -1.898 ; -1.898       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~3|combout         ;
; -1.857 ; -1.857       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~5|combout         ;
; -1.827 ; -1.827       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~15|datab          ;
; -1.824 ; -1.824       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~13|datac          ;
; -1.824 ; -1.824       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~14|datac          ;
; -1.822 ; -1.822       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~3|datac           ;
; -1.822 ; -1.822       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~5|dataa           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'in_Clock'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.890  ; 9.890        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.890  ; 9.890        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.915  ; 9.915        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.065 ; 10.065       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; in_Clock ; Rise       ; in_Clock                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 49.698 ; 49.916       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[0]                                                                              ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[0]                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[10]                                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[11]                                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[12]                                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[13]                                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[14]                                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[15]                                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[16]                                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[17]                                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[1]                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[2]                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[3]                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[4]                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[5]                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[6]                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[7]                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[8]                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[9]                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|STATE.00                                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|STATE.STORING                                                                              ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|fin                                                                                        ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|flag                                                                                       ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[11]                                                                             ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[12]                                                                             ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[1]                                                                              ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[5]                                                                              ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; STATE.00                                                                                                      ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; STATE.IDLE                                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; STATE.TX_MODE                                                                                                 ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[0]     ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1]     ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]     ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[0]                                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[10]                                                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[11]                                                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[12]                                                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[13]                                                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[14]                                                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[15]                                                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[16]                                                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[1]                                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[2]                                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[3]                                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[4]                                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[5]                                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[6]                                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[7]                                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[8]                                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[9]                                                                                                    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Data_R                                                                                  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|o_Tx_Serial                                                                               ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Bit_Index[0]                                                                            ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Bit_Index[1]                                                                            ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Bit_Index[2]                                                                            ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.000                                                                             ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_CLEANUP                                                                       ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                                  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT                                                                  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Active                                                                               ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[1]                                                                              ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Done                                                                                 ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[0]                                                                                    ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[1]                                                                                    ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[2]                                                                                    ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[3]                                                                                    ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[4]                                                                                    ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[5]                                                                                    ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[6]                                                                                    ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[7]                                                                                    ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[17]                                                                                                   ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[0]                                                                               ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[1]                                                                               ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[2]                                                                               ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[0]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[1]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[2]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[3]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[4]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[5]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[6]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[7]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[0]                                                                                 ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[1]                                                                                 ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[2]                                                                                 ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[3]                                                                                 ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[4]                                                                                 ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[5]                                                                                 ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[6]                                                                                 ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[7]                                                                                 ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_DV                                                                                      ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Data                                                                                    ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.000                                                                                ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_CLEANUP                                                                          ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                     ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                                     ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                      ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[2]                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; 5.643 ; 5.966 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; 5.163 ; 5.441 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; 5.112 ; 5.418 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; 5.436 ; 5.692 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; 4.990 ; 5.253 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; 4.998 ; 5.255 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; 5.510 ; 5.821 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; 5.522 ; 5.784 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; 5.219 ; 5.535 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; 5.551 ; 5.863 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; 4.865 ; 5.110 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; 5.541 ; 5.870 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; 5.495 ; 5.807 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; 5.643 ; 5.966 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; 5.603 ; 5.927 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; 5.586 ; 5.874 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; 5.483 ; 5.784 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[16] ; in_Clock   ; 4.988 ; 5.272 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[17] ; in_Clock   ; 5.175 ; 5.423 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; 6.033 ; 6.269 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; 4.433 ; 4.745 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; -4.098 ; -4.323 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; -4.362 ; -4.616 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; -4.336 ; -4.620 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; -4.624 ; -4.857 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; -4.219 ; -4.461 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; -4.226 ; -4.463 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; -4.665 ; -4.940 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; -4.707 ; -4.946 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; -4.386 ; -4.670 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; -4.735 ; -5.020 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; -4.098 ; -4.323 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; -4.694 ; -4.987 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; -4.649 ; -4.926 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; -4.821 ; -5.118 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; -4.783 ; -5.081 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; -4.768 ; -5.029 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; -4.669 ; -4.943 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[16] ; in_Clock   ; -4.215 ; -4.478 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[17] ; in_Clock   ; -4.394 ; -4.622 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; -4.157 ; -4.431 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; -3.675 ; -3.983 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                        ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; hex0[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 18.989 ; 18.747 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.431 ; 16.273 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.362 ; 16.349 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.535 ; 16.397 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 15.986 ; 15.722 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.548 ; 16.380 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 18.989 ; 18.747 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 15.459 ; 15.488 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 15.969 ; 15.922 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.868 ; 12.878 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.605 ; 13.559 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.216 ; 13.114 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.185 ; 13.158 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.666 ; 14.583 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 15.969 ; 15.922 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 15.274 ; 15.375 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex2[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.404 ; 12.526 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.300 ; 12.526 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.231 ; 12.017 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.025 ; 12.234 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 11.141 ; 11.160 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.404 ; 12.161 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 11.341 ; 11.545 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex0[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 19.034 ; 18.792 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.476 ; 16.318 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.407 ; 16.394 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.580 ; 16.442 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.031 ; 15.767 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.593 ; 16.425 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 19.034 ; 18.792 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 15.504 ; 15.533 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.059 ; 16.012 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.958 ; 12.968 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.695 ; 13.649 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.306 ; 13.204 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.275 ; 13.248 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.756 ; 14.673 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.059 ; 16.012 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 15.364 ; 15.465 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex2[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.494 ; 12.616 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.390 ; 12.616 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.321 ; 12.107 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.115 ; 12.324 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 11.231 ; 11.250 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.494 ; 12.251 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 11.431 ; 11.635 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; in_Clock                                                                                                      ; 17.856 ; 17.809 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[0]      ; in_Clock                                                                                                      ; 14.755 ; 14.765 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[1]      ; in_Clock                                                                                                      ; 15.492 ; 15.446 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[2]      ; in_Clock                                                                                                      ; 15.103 ; 15.001 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[3]      ; in_Clock                                                                                                      ; 15.072 ; 15.045 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[4]      ; in_Clock                                                                                                      ; 16.553 ; 16.470 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[5]      ; in_Clock                                                                                                      ; 17.856 ; 17.809 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[6]      ; in_Clock                                                                                                      ; 17.161 ; 17.262 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; hex2[*]       ; in_Clock                                                                                                      ; 14.291 ; 14.413 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[0]      ; in_Clock                                                                                                      ; 14.187 ; 14.413 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[2]      ; in_Clock                                                                                                      ; 14.118 ; 13.904 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[3]      ; in_Clock                                                                                                      ; 13.912 ; 14.121 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[4]      ; in_Clock                                                                                                      ; 13.028 ; 13.047 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[5]      ; in_Clock                                                                                                      ; 14.291 ; 14.048 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[6]      ; in_Clock                                                                                                      ; 13.228 ; 13.432 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; retrieve_done ; in_Clock                                                                                                      ; 6.888  ; 6.756  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; tx_active     ; in_Clock                                                                                                      ; 5.249  ; 5.162  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; tx_serial     ; in_Clock                                                                                                      ; 8.797  ; 8.657  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; write_done    ; in_Clock                                                                                                      ; 9.002  ; 8.754  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; hex0[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.052 ; 12.079 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.988 ; 12.836 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.968 ; 12.958 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.087 ; 12.953 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.556 ; 12.303 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.097 ; 12.936 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 15.487 ; 15.257 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.052 ; 12.079 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.314  ; 7.269  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.314  ; 7.269  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.028  ; 7.978  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.640  ; 7.522  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.617  ; 7.517  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.028  ; 8.913  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 10.388 ; 10.241 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.721  ; 9.769  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex2[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.178  ; 7.236  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.159  ; 8.297  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.014  ; 7.886  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.895  ; 8.016  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.178  ; 7.236  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.137  ; 8.072  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.563  ; 7.893  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex0[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 11.254 ; 11.281 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.190 ; 12.038 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.170 ; 12.160 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.289 ; 12.155 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 11.758 ; 11.505 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.299 ; 12.138 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.689 ; 14.459 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 11.254 ; 11.281 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.313  ; 7.268  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.313  ; 7.268  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.027  ; 7.977  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.639  ; 7.521  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.616  ; 7.516  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.027  ; 8.912  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 10.387 ; 10.240 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.720  ; 9.768  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex2[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.177  ; 7.235  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.158  ; 8.296  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.013  ; 7.885  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.894  ; 8.015  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.177  ; 7.235  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.136  ; 8.071  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.597  ; 7.927  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; in_Clock                                                                                                      ; 7.018  ; 6.968  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[0]      ; in_Clock                                                                                                      ; 7.018  ; 6.968  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[1]      ; in_Clock                                                                                                      ; 7.733  ; 7.646  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[2]      ; in_Clock                                                                                                      ; 7.308  ; 7.227  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[3]      ; in_Clock                                                                                                      ; 7.322  ; 7.217  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[4]      ; in_Clock                                                                                                      ; 8.733  ; 8.581  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[5]      ; in_Clock                                                                                                      ; 10.056 ; 9.946  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[6]      ; in_Clock                                                                                                      ; 9.421  ; 9.474  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; hex2[*]       ; in_Clock                                                                                                      ; 6.837  ; 6.933  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[0]      ; in_Clock                                                                                                      ; 7.818  ; 7.994  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[2]      ; in_Clock                                                                                                      ; 7.711  ; 7.545  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[3]      ; in_Clock                                                                                                      ; 7.554  ; 7.713  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[4]      ; in_Clock                                                                                                      ; 6.837  ; 6.933  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[5]      ; in_Clock                                                                                                      ; 7.796  ; 7.769  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[6]      ; in_Clock                                                                                                      ; 6.989  ; 7.293  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; retrieve_done ; in_Clock                                                                                                      ; 6.213  ; 6.085  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; tx_active     ; in_Clock                                                                                                      ; 4.637  ; 4.553  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; tx_serial     ; in_Clock                                                                                                      ; 8.043  ; 7.908  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; write_done    ; in_Clock                                                                                                      ; 8.240  ; 8.001  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -6.193 ; -42.819       ;
; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; -3.062 ; -13.144       ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -1.155 ; -7.675        ;
; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; 0.154  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                       ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -1.971 ; -162.533      ;
; in_Clock                                                                                                      ; 9.577  ; 0.000         ;
; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; 49.755 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]'                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                       ; Launch Clock                                      ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.193 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.229      ; 9.401      ;
; -6.170 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.227      ; 9.376      ;
; -6.139 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.262      ; 9.380      ;
; -6.126 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.231      ; 9.336      ;
; -6.116 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.195      ; 9.291      ;
; -6.116 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.226      ; 9.321      ;
; -6.116 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.260      ; 9.355      ;
; -6.103 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.229      ; 9.311      ;
; -6.096 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.226      ; 9.301      ;
; -6.087 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.259      ; 9.325      ;
; -6.080 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.229      ; 9.289      ;
; -6.067 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.259      ; 9.305      ;
; -6.062 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.228      ; 9.270      ;
; -6.049 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.197      ; 9.226      ;
; -6.049 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.228      ; 9.256      ;
; -6.048 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.227      ; 9.349      ;
; -6.032 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.251      ; 9.262      ;
; -6.029 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.228      ; 9.236      ;
; -6.026 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.262      ; 9.268      ;
; -6.013 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.231      ; 9.224      ;
; -6.009 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.249      ; 9.237      ;
; -5.994 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55 ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.260      ; 9.328      ;
; -5.982 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.257      ; 9.218      ;
; -5.981 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.240      ; 9.200      ;
; -5.981 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.229      ; 9.284      ;
; -5.980 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.248      ; 9.207      ;
; -5.960 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.248      ; 9.187      ;
; -5.959 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.255      ; 9.193      ;
; -5.958 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.238      ; 9.175      ;
; -5.955 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.217      ; 9.152      ;
; -5.931 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.254      ; 9.164      ;
; -5.920 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.254      ; 9.153      ;
; -5.919 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.251      ; 9.150      ;
; -5.917 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.284      ; 9.180      ;
; -5.913 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.230      ; 9.122      ;
; -5.911 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.254      ; 9.144      ;
; -5.905 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.223      ; 9.108      ;
; -5.904 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.206      ; 9.090      ;
; -5.900 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.240      ; 9.119      ;
; -5.900 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.230      ; 9.109      ;
; -5.899 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.233      ; 9.111      ;
; -5.897 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.252      ; 9.128      ;
; -5.896 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2  ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.265      ; 9.140      ;
; -5.895 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.302      ; 9.176      ;
; -5.894 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.282      ; 9.155      ;
; -5.890 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.228      ; 9.097      ;
; -5.887 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63 ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.249      ; 9.210      ;
; -5.877 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.238      ; 9.094      ;
; -5.877 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.228      ; 9.084      ;
; -5.876 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.227      ; 9.082      ;
; -5.876 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.231      ; 9.086      ;
; -5.875 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.294      ; 9.148      ;
; -5.875 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.285      ; 9.139      ;
; -5.873 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2  ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.263      ; 9.115      ;
; -5.872 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.300      ; 9.151      ;
; -5.869 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.237      ; 9.085      ;
; -5.869 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.257      ; 9.106      ;
; -5.868 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.240      ; 9.088      ;
; -5.863 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.227      ; 9.069      ;
; -5.861 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.227      ; 9.067      ;
; -5.855 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.237      ; 9.071      ;
; -5.853 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.230      ; 9.062      ;
; -5.853 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.225      ; 9.057      ;
; -5.852 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.292      ; 9.123      ;
; -5.852 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.283      ; 9.114      ;
; -5.852 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.281      ; 9.112      ;
; -5.851 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.295      ; 9.125      ;
; -5.849 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.230      ; 9.058      ;
; -5.849 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.237      ; 9.065      ;
; -5.849 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.237      ; 9.065      ;
; -5.848 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.227      ; 9.054      ;
; -5.843 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.220      ; 9.043      ;
; -5.843 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.251      ; 9.073      ;
; -5.841 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.227      ; 9.047      ;
; -5.840 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.265      ; 9.084      ;
; -5.840 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.225      ; 9.044      ;
; -5.840 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.250      ; 9.070      ;
; -5.840 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.281      ; 9.100      ;
; -5.839 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.226      ; 9.044      ;
; -5.837 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.255      ; 9.166      ;
; -5.836 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.196      ; 9.012      ;
; -5.836 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27 ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.238      ; 9.148      ;
; -5.834 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.254      ; 9.067      ;
; -5.832 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.235      ; 9.046      ;
; -5.830 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.228      ; 9.037      ;
; -5.829 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.237      ; 9.045      ;
; -5.829 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7  ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.240      ; 9.048      ;
; -5.829 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.279      ; 9.087      ;
; -5.828 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.293      ; 9.100      ;
; -5.828 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.227      ; 9.034      ;
; -5.826 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15 ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.247      ; 9.052      ;
; -5.826 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.228      ; 9.033      ;
; -5.823 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.251      ; 9.053      ;
; -5.823 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.291      ; 9.093      ;
; -5.823 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.206      ; 9.009      ;
; -5.823 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.282      ; 9.084      ;
; -5.823 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.196      ; 8.999      ;
; -5.822 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.199      ; 9.001      ;
; -5.822 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52 ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.230      ; 9.031      ;
; -5.820 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.500        ; 3.281      ; 9.080      ;
+--------+--------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                   ; Launch Clock                                                                                                  ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.062 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[0]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.050      ; 3.654      ;
; -2.499 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[0]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.050      ; 3.591      ;
; -1.761 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[4]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.146     ; 2.157      ;
; -1.562 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[3]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.147     ; 1.957      ;
; -1.510 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[1]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.150     ; 1.902      ;
; -1.369 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[2]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.148     ; 1.763      ;
; -1.355 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[7]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.147     ; 1.750      ;
; -1.340 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[5]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.146     ; 1.736      ;
; -1.185 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[6]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.149     ; 1.578      ;
; -1.112 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[4]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.146     ; 2.008      ;
; -0.954 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[3]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.147     ; 1.849      ;
; -0.919 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[1]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.150     ; 1.811      ;
; -0.756 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[7]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.147     ; 1.651      ;
; -0.738 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[2]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.148     ; 1.632      ;
; -0.720 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[5]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.146     ; 1.616      ;
; -0.632 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; uart_tx:transmitter|r_Tx_Data[6]                                                                                          ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.149     ; 1.525      ;
; 94.642 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.051      ; 5.418      ;
; 94.699 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.106      ; 5.416      ;
; 94.707 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.104      ; 5.406      ;
; 94.709 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.104      ; 5.404      ;
; 94.731 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.101      ; 5.379      ;
; 94.796 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.118      ; 5.331      ;
; 94.813 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 5.275      ;
; 94.814 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.122      ; 5.317      ;
; 94.835 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 5.259      ;
; 94.845 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.059      ; 5.223      ;
; 94.864 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.094      ; 5.239      ;
; 94.864 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.066      ; 5.211      ;
; 94.876 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 5.218      ;
; 94.887 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.098      ; 5.220      ;
; 94.901 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.090      ; 5.198      ;
; 94.910 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.094      ; 5.193      ;
; 94.938 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.071      ; 5.142      ;
; 94.944 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.076      ; 5.141      ;
; 94.946 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.071      ; 5.134      ;
; 94.961 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.071      ; 5.119      ;
; 94.969 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.071      ; 5.111      ;
; 94.976 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.104      ; 5.137      ;
; 94.980 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.109      ; 5.138      ;
; 94.981 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.100      ; 5.128      ;
; 94.999 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48        ; uart_tx:transmitter|r_Tx_Data[0]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.012      ; 5.000      ;
; 95.010 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.100      ; 5.099      ;
; 95.017 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.073      ; 5.065      ;
; 95.019 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.071      ; 5.061      ;
; 95.035 ; mux_out[9]                                                                                                    ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.083      ; 5.057      ;
; 95.042 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.071      ; 5.038      ;
; 95.045 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.090      ; 5.054      ;
; 95.051 ; mux_out[9]                                                                                                    ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.087      ; 5.045      ;
; 95.060 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; uart_tx:transmitter|r_Tx_Data[0]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 5.081      ;
; 95.069 ; mux_out[9]                                                                                                    ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.092      ; 5.032      ;
; 95.072 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.100      ; 5.037      ;
; 95.074 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.081      ; 5.016      ;
; 95.077 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 5.017      ;
; 95.079 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.076      ; 5.006      ;
; 95.080 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.117      ; 5.046      ;
; 95.080 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.063      ; 4.992      ;
; 95.080 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.100      ; 5.029      ;
; 95.083 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.086      ; 5.012      ;
; 95.086 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.045      ; 4.968      ;
; 95.086 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.045      ; 4.968      ;
; 95.088 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.048      ; 4.969      ;
; 95.093 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.082      ; 4.998      ;
; 95.094 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.059      ; 4.974      ;
; 95.094 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.059      ; 4.974      ;
; 95.096 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.075      ; 4.988      ;
; 95.096 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.062      ; 4.975      ;
; 95.097 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.064      ; 4.976      ;
; 95.108 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.115      ; 5.016      ;
; 95.118 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48        ; uart_tx:transmitter|r_Tx_Data[0]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.044      ; 4.913      ;
; 95.124 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.104      ; 4.989      ;
; 95.141 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.072      ; 4.940      ;
; 95.153 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.100      ; 4.956      ;
; 95.164 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.072      ; 4.917      ;
; 95.172 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.084      ; 4.921      ;
; 95.179 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.086      ; 4.916      ;
; 95.187 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.086      ; 4.908      ;
; 95.188 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.089      ; 4.910      ;
; 95.193 ; mux_out[12]                                                                                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.095      ; 4.911      ;
; 95.202 ; mux_out[15]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.057      ; 4.864      ;
; 95.203 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.045      ; 4.851      ;
; 95.203 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.045      ; 4.851      ;
; 95.205 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.048      ; 4.852      ;
; 95.207 ; mux_out[9]                                                                                                    ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.052      ; 4.854      ;
; 95.210 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.057      ; 4.856      ;
; 95.211 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.063      ; 4.861      ;
; 95.211 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.059      ; 4.857      ;
; 95.211 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.059      ; 4.857      ;
; 95.213 ; mux_out[13]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.062      ; 4.858      ;
; 95.229 ; mux_out[9]                                                                                                    ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.045      ; 4.825      ;
; 95.230 ; mux_out[17]                                                                                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.113      ; 4.892      ;
; 95.231 ; mux_out[9]                                                                                                    ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.065      ; 4.843      ;
; 95.235 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.045      ; 4.819      ;
; 95.235 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.045      ; 4.819      ;
; 95.237 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.048      ; 4.820      ;
; 95.241 ; mux_out[1]                                                                                                    ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.061      ; 4.829      ;
; 95.242 ; mux_out[10]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.100      ; 4.867      ;
; 95.243 ; mux_out[9]                                                                                                    ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.065      ; 4.831      ;
; 95.243 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.059      ; 4.825      ;
; 95.243 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.059      ; 4.825      ;
; 95.245 ; mux_out[14]                                                                                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.062      ; 4.826      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]'                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                       ; Launch Clock                                                                                                  ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.155 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[4] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.742      ; 4.692      ;
; -1.121 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.741      ; 4.725      ;
; -1.102 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[5] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.738      ; 4.741      ;
; -1.101 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.740      ; 4.744      ;
; -1.093 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.740      ; 4.752      ;
; -1.073 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.739      ; 4.771      ;
; -1.030 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.706      ; 4.781      ;
; -0.883 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[4] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.349      ; 4.571      ;
; -0.849 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.348      ; 4.604      ;
; -0.830 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[5] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.345      ; 4.620      ;
; -0.829 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.347      ; 4.623      ;
; -0.821 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.347      ; 4.631      ;
; -0.801 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.346      ; 4.650      ;
; -0.796 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[4] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.742      ; 4.571      ;
; -0.762 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.741      ; 4.604      ;
; -0.758 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.313      ; 4.660      ;
; -0.743 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[5] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.738      ; 4.620      ;
; -0.742 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.740      ; 4.623      ;
; -0.734 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.740      ; 4.631      ;
; -0.714 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.739      ; 4.650      ;
; -0.671 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.706      ; 4.660      ;
; -0.525 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.496      ; 5.041      ;
; -0.491 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.495      ; 5.074      ;
; -0.485 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.386      ; 4.971      ;
; -0.472 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.492      ; 5.090      ;
; -0.471 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.494      ; 5.093      ;
; -0.463 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.494      ; 5.101      ;
; -0.459 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.418      ; 5.029      ;
; -0.451 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.385      ; 5.004      ;
; -0.443 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.493      ; 5.120      ;
; -0.432 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.382      ; 5.020      ;
; -0.431 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.384      ; 5.023      ;
; -0.425 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.417      ; 5.062      ;
; -0.423 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.384      ; 5.031      ;
; -0.418 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.889      ; 5.041      ;
; -0.406 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.414      ; 5.078      ;
; -0.405 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.416      ; 5.081      ;
; -0.403 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.383      ; 5.050      ;
; -0.400 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.460      ; 5.130      ;
; -0.397 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.416      ; 5.089      ;
; -0.386 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.365      ; 5.049      ;
; -0.384 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.888      ; 5.074      ;
; -0.378 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.779      ; 4.971      ;
; -0.377 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.415      ; 5.108      ;
; -0.369 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.364      ; 5.065      ;
; -0.368 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.378      ; 5.080      ;
; -0.365 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.885      ; 5.090      ;
; -0.364 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.887      ; 5.093      ;
; -0.360 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.350      ; 5.060      ;
; -0.356 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.887      ; 5.101      ;
; -0.352 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.364      ; 5.082      ;
; -0.352 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.811      ; 5.029      ;
; -0.344 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.778      ; 5.004      ;
; -0.342 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.495      ; 5.223      ;
; -0.336 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.886      ; 5.120      ;
; -0.335 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.363      ; 5.098      ;
; -0.334 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.377      ; 5.113      ;
; -0.334 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.382      ; 5.118      ;
; -0.333 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.361      ; 5.098      ;
; -0.332 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.363      ; 5.101      ;
; -0.325 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.391      ; 5.136      ;
; -0.325 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.775      ; 5.020      ;
; -0.324 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.363      ; 5.109      ;
; -0.324 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.777      ; 5.023      ;
; -0.318 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.810      ; 5.062      ;
; -0.316 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.360      ; 5.114      ;
; -0.316 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.777      ; 5.031      ;
; -0.315 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.374      ; 5.129      ;
; -0.315 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.362      ; 5.117      ;
; -0.314 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.376      ; 5.132      ;
; -0.308 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.494      ; 5.256      ;
; -0.307 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.362      ; 5.125      ;
; -0.306 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.376      ; 5.140      ;
; -0.304 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.362      ; 5.128      ;
; -0.299 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.807      ; 5.078      ;
; -0.298 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.809      ; 5.081      ;
; -0.296 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.776      ; 5.050      ;
; -0.293 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.853      ; 5.130      ;
; -0.291 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; bi2bcd:bcd|decoder:d0|dout[3] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.390      ; 5.169      ;
; -0.290 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.809      ; 5.089      ;
; -0.289 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.491      ; 5.272      ;
; -0.288 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.493      ; 5.275      ;
; -0.287 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.361      ; 5.144      ;
; -0.286 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.375      ; 5.159      ;
; -0.285 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.374      ; 5.159      ;
; -0.284 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.410      ; 5.196      ;
; -0.282 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[4] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.349      ; 4.692      ;
; -0.280 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.493      ; 5.283      ;
; -0.279 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.758      ; 5.049      ;
; -0.275 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.413      ; 5.208      ;
; -0.272 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; bi2bcd:bcd|decoder:d0|dout[5] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.387      ; 5.185      ;
; -0.271 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; bi2bcd:bcd|decoder:d0|dout[6] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.389      ; 5.188      ;
; -0.271 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.386      ; 5.185      ;
; -0.270 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.808      ; 5.108      ;
; -0.263 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40        ; bi2bcd:bcd|decoder:d0|dout[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.389      ; 5.196      ;
; -0.262 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0         ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.757      ; 5.065      ;
; -0.261 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8         ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.329      ; 5.138      ;
; -0.261 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56        ; bi2bcd:bcd|decoder:d0|dout[4] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.771      ; 5.080      ;
; -0.260 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[2] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 0.000        ; 5.492      ; 5.302      ;
; -0.253 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24        ; bi2bcd:bcd|decoder:d0|dout[1] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -0.500       ; 5.743      ; 5.060      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.154 ; mux_out[7]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.483      ;
; 0.156 ; mux_out[6]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.165 ; mux_out[4]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.518      ;
; 0.167 ; mux_out[4]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.496      ;
; 0.171 ; Data_Writer:writer|Dout[4]                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.496      ;
; 0.171 ; mux_out[0]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.500      ;
; 0.175 ; mux_out[8]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.504      ;
; 0.177 ; mux_out[4]                                   ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.507      ;
; 0.179 ; mux_out[3]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.508      ;
; 0.180 ; mux_out[1]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.508      ;
; 0.180 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|STATE.DONE                                                                                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|STATE.TRANSMITTING                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Data_retriever:retriever|wen                 ; Data_retriever:retriever|wen                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Data_retriever:retriever|flag                ; Data_retriever:retriever|flag                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Data_retriever:retriever|STATE.00            ; Data_retriever:retriever|STATE.00                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_tx:transmitter|r_Bit_Index[0]           ; uart_tx:transmitter|r_Bit_Index[0]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_tx:transmitter|r_Bit_Index[2]           ; uart_tx:transmitter|r_Bit_Index[2]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_Rx_Byte[0]                ; uart_rx:reciever|r_Rx_Byte[0]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_Rx_Byte[1]                ; uart_rx:reciever|r_Rx_Byte[1]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_Rx_Byte[2]                ; uart_rx:reciever|r_Rx_Byte[2]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_Rx_Byte[3]                ; uart_rx:reciever|r_Rx_Byte[3]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_Rx_Byte[6]                ; uart_rx:reciever|r_Rx_Byte[6]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_Rx_Byte[5]                ; uart_rx:reciever|r_Rx_Byte[5]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_Rx_Byte[7]                ; uart_rx:reciever|r_Rx_Byte[7]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_Rx_Byte[4]                ; uart_rx:reciever|r_Rx_Byte[4]                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_Rx_DV                     ; uart_rx:reciever|r_Rx_DV                                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_Bit_Index[2]              ; uart_rx:reciever|r_Bit_Index[2]                                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_Bit_Index[1]              ; uart_rx:reciever|r_Bit_Index[1]                                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_Bit_Index[0]              ; uart_rx:reciever|r_Bit_Index[0]                                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT    ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_SM_Main.000               ; uart_rx:reciever|r_SM_Main.000                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_Tx_Active              ; uart_tx:transmitter|r_Tx_Active                                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|r_SM_Main.000                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; STATE.TX_MODE                                ; STATE.TX_MODE                                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; STATE.00                                     ; STATE.00                                                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; STATE.IDLE                                   ; STATE.IDLE                                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Data_Writer:writer|STATE.STORING             ; Data_Writer:writer|STATE.STORING                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Data_Writer:writer|flag                      ; Data_Writer:writer|flag                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; mux_out[4]                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.518      ;
; 0.188 ; uart_rx:reciever|r_Rx_Byte[2]                ; Data_Writer:writer|Dout[2]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; uart_rx:reciever|r_Rx_Byte[6]                ; Data_Writer:writer|Dout[6]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; mux_out[4]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.516      ;
; 0.189 ; uart_rx:reciever|r_Rx_Byte[7]                ; Data_Writer:writer|Dout[7]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; uart_rx:reciever|r_Rx_Byte[4]                ; Data_Writer:writer|Dout[4]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; uart_rx:reciever|r_Rx_Byte[0]                ; Data_Writer:writer|Dout[0]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.192 ; mux_out[4]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.515      ;
; 0.194 ; mux_out[4]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.516      ;
; 0.195 ; mux_out[1]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.521      ;
; 0.202 ; mux_out[4]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.528      ;
; 0.203 ; Data_Writer:writer|Addr[10]                  ; mux_out[10]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; Data_Writer:writer|Addr[7]                   ; mux_out[7]                                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.207 ; mux_out[1]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.529      ;
; 0.207 ; Data_Writer:writer|Addr[11]                  ; mux_out[11]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.333      ;
; 0.207 ; uart_tx:transmitter|r_SM_Main.s_CLEANUP      ; uart_tx:transmitter|r_SM_Main.000                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.333      ;
; 0.208 ; uart_tx:transmitter|r_Bit_Index[0]           ; uart_tx:transmitter|r_Bit_Index[1]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.335      ;
; 0.208 ; Data_Writer:writer|STATE.STORING             ; Data_Writer:writer|STATE.00                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.334      ;
; 0.213 ; Data_Writer:writer|STATE.STORING             ; Data_Writer:writer|fin                                                                                                    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.339      ;
; 0.216 ; mux_out[1]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.539      ;
; 0.229 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[16]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.356      ;
; 0.250 ; Data_retriever:retriever|flag                ; Data_retriever:retriever|fin                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.377      ;
; 0.251 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ; uart_rx:reciever|r_SM_Main.s_CLEANUP                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.377      ;
; 0.262 ; uart_rx:reciever|r_Rx_Byte[1]                ; Data_Writer:writer|Dout[1]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; uart_rx:reciever|r_Rx_Byte[3]                ; Data_Writer:writer|Dout[3]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; uart_rx:reciever|r_Rx_Byte[5]                ; Data_Writer:writer|Dout[5]                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.266 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.392      ;
; 0.275 ; Data_retriever:retriever|addr[5]             ; mux_out[5]                                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.401      ;
; 0.276 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|r_Bit_Index[0]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.402      ;
; 0.277 ; Data_retriever:retriever|addr[1]             ; mux_out[1]                                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.403      ;
; 0.286 ; mux_out[0]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.614      ;
; 0.291 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|fin                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.418      ;
; 0.292 ; uart_tx:transmitter|r_Clock_Count[1]         ; uart_tx:transmitter|r_Clock_Count[1]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|flag                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; uart_tx:transmitter|r_Clock_Count[3]         ; uart_tx:transmitter|r_Clock_Count[3]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; uart_tx:transmitter|r_Clock_Count[2]         ; uart_tx:transmitter|r_Clock_Count[2]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; uart_tx:transmitter|r_Clock_Count[4]         ; uart_tx:transmitter|r_Clock_Count[4]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.421      ;
; 0.297 ; uart_rx:reciever|r_Clock_Count[3]            ; uart_rx:reciever|r_Clock_Count[3]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; uart_rx:reciever|r_Clock_Count[4]            ; uart_rx:reciever|r_Clock_Count[4]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; uart_tx:transmitter|r_Clock_Count[5]         ; uart_tx:transmitter|r_Clock_Count[5]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Data_retriever:retriever|STATE.00            ; Data_retriever:retriever|wen                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; uart_rx:reciever|r_Clock_Count[2]            ; uart_rx:reciever|r_Clock_Count[2]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; uart_rx:reciever|r_Clock_Count[7]            ; uart_rx:reciever|r_Clock_Count[7]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; uart_tx:transmitter|r_Clock_Count[7]         ; uart_tx:transmitter|r_Clock_Count[7]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; uart_rx:reciever|r_Clock_Count[1]            ; uart_rx:reciever|r_Clock_Count[1]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; uart_tx:transmitter|r_Clock_Count[6]         ; uart_tx:transmitter|r_Clock_Count[6]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; uart_rx:reciever|r_Clock_Count[6]            ; uart_rx:reciever|r_Clock_Count[6]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; uart_rx:reciever|r_Clock_Count[5]            ; uart_rx:reciever|r_Clock_Count[5]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; uart_tx:transmitter|r_Clock_Count[0]         ; uart_tx:transmitter|r_Clock_Count[0]                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; mux_out[8]                                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.655      ;
; 0.303 ; STATE.00                                     ; STATE.IDLE                                                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.429      ;
; 0.305 ; Data_Writer:writer|Dout[3]                   ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_datain_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.638      ;
; 0.305 ; uart_rx:reciever|r_Clock_Count[0]            ; uart_rx:reciever|r_Clock_Count[0]                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.431      ;
; 0.307 ; Data_Writer:writer|STATE.STORING             ; Data_Writer:writer|flag                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.433      ;
; 0.309 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT    ; uart_rx:reciever|r_Rx_DV                                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.435      ;
; 0.309 ; mux_out[0]                                   ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.640      ;
; 0.311 ; mux_out[0]                                   ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.642      ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]'                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                         ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-------------------------------+
; -1.971 ; -1.971       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[0]|datad          ;
; -1.971 ; -1.971       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[2]|datad          ;
; -1.971 ; -1.971       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[6]|datad          ;
; -1.970 ; -1.970       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[3]|datad          ;
; -1.970 ; -1.970       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[4]|datad          ;
; -1.970 ; -1.970       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[5]|datad          ;
; -1.966 ; -1.966       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -1.966 ; -1.966       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -1.966 ; -1.966       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -1.965 ; -1.965       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -1.965 ; -1.965       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -1.965 ; -1.965       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -1.963 ; -1.963       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[1]|datad          ;
; -1.958 ; -1.958       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -1.935 ; -1.935       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -1.935 ; -1.935       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -1.835 ; -1.835       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|combout         ;
; -1.483 ; -1.483       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0|combout         ;
; -1.420 ; -1.420       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|datab           ;
; -1.412 ; -1.412       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|dataa           ;
; -1.386 ; -1.386       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -1.386 ; -1.386       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -1.363 ; -1.363       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -1.359 ; -1.359       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[1]|datad          ;
; -1.357 ; -1.357       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -1.356 ; -1.356       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -1.356 ; -1.356       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -1.356 ; -1.356       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -1.356 ; -1.356       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -1.356 ; -1.356       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -1.353 ; -1.353       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[4]|datad          ;
; -1.352 ; -1.352       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[0]|datad          ;
; -1.352 ; -1.352       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[2]|datad          ;
; -1.352 ; -1.352       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[3]|datad          ;
; -1.352 ; -1.352       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[5]|datad          ;
; -1.352 ; -1.352       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[6]|datad          ;
; -1.351 ; -1.351       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~13|combout        ;
; -1.338 ; -1.338       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~14|combout        ;
; -1.263 ; -1.263       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|datad           ;
; -1.228 ; -1.228       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0|combout         ;
; -1.206 ; -1.206       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~15|combout        ;
; -1.131 ; -1.131       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -1.131 ; -1.131       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -1.108 ; -1.108       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -1.104 ; -1.104       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[1]|datad          ;
; -1.102 ; -1.102       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -1.101 ; -1.101       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -1.101 ; -1.101       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -1.101 ; -1.101       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -1.101 ; -1.101       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -1.101 ; -1.101       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -1.098 ; -1.098       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[4]|datad          ;
; -1.097 ; -1.097       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[0]|datad          ;
; -1.097 ; -1.097       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[2]|datad          ;
; -1.097 ; -1.097       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[3]|datad          ;
; -1.097 ; -1.097       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[5]|datad          ;
; -1.097 ; -1.097       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|d0|dout[6]|datad          ;
; -1.041 ; -1.041       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~15|datab          ;
; -1.036 ; -1.036       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~13|datac          ;
; -1.035 ; -1.035       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~14|datac          ;
; -1.016 ; -1.016       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~13|dataa          ;
; -1.016 ; -1.016       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~14|dataa          ;
; -1.010 ; -1.010       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~5|combout         ;
; -1.007 ; -1.007       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~15|datac          ;
; -0.981 ; -0.981       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~4|combout         ;
; -0.969 ; -0.969       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|shifter~13|combout        ;
; -0.963 ; -0.963       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~13|datad          ;
; -0.962 ; -0.962       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~14|datad          ;
; -0.962 ; -0.962       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~15|datad          ;
; -0.942 ; -0.942       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~3|combout         ;
; -0.923 ; -0.923       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[0]|datad          ;
; -0.923 ; -0.923       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[2]|datad          ;
; -0.923 ; -0.923       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[6]|datad          ;
; -0.922 ; -0.922       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[3]|datad          ;
; -0.922 ; -0.922       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[4]|datad          ;
; -0.922 ; -0.922       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[5]|datad          ;
; -0.918 ; -0.918       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -0.918 ; -0.918       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -0.918 ; -0.918       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -0.917 ; -0.917       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -0.917 ; -0.917       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -0.917 ; -0.917       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -0.915 ; -0.915       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|dout[1]|datad          ;
; -0.910 ; -0.910       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -0.901 ; -0.901       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0|datab           ;
; -0.900 ; -0.900       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~5|dataa           ;
; -0.891 ; -0.891       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~3|datac           ;
; -0.891 ; -0.891       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~4|datac           ;
; -0.887 ; -0.887       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -0.887 ; -0.887       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -0.866 ; -0.866       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~4|datad           ;
; -0.865 ; -0.865       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|shifter~3|combout         ;
; -0.865 ; -0.865       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~5|datad           ;
; -0.864 ; -0.864       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~0|combout         ;
; -0.864 ; -0.864       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~3|datad           ;
; -0.857 ; -0.857       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~3|dataa           ;
; -0.855 ; -0.855       ; 0.000          ; Low Pulse Width  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~4|dataa           ;
; -0.850 ; -0.850       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Rise       ; bcd|shifter~13|combout        ;
; -0.850 ; -0.850       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|shifter~14|combout        ;
; -0.850 ; -0.850       ; 0.000          ; High Pulse Width ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Fall       ; bcd|shifter~15|combout        ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'in_Clock'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.577  ; 9.577        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.577  ; 9.577        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 9.626  ; 9.626        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 10.421 ; 10.421       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.421 ; 10.421       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; in_Clock ; Rise       ; in_Clock                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 49.755 ; 49.985       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_address_reg0 ;
; 49.755 ; 49.985       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_we_reg        ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                    ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_we_reg        ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_we_reg        ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg        ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                    ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                    ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_address_reg0 ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; 3.304 ; 4.081 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; 3.036 ; 3.764 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; 3.046 ; 3.775 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; 3.196 ; 3.932 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; 2.968 ; 3.673 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; 2.972 ; 3.673 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; 3.240 ; 3.999 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; 3.244 ; 3.991 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; 3.083 ; 3.814 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; 3.261 ; 4.038 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; 2.883 ; 3.571 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; 3.240 ; 4.016 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; 3.226 ; 3.988 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; 3.304 ; 4.081 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; 3.298 ; 4.072 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; 3.260 ; 4.027 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; 3.215 ; 3.973 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[16] ; in_Clock   ; 2.961 ; 3.672 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[17] ; in_Clock   ; 3.031 ; 3.758 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; 3.451 ; 4.223 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; 2.681 ; 3.331 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; -2.442 ; -3.113 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; -2.582 ; -3.282 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; -2.600 ; -3.309 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; -2.735 ; -3.443 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; -2.524 ; -3.212 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; -2.528 ; -3.211 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; -2.757 ; -3.491 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; -2.782 ; -3.500 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; -2.607 ; -3.316 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; -2.797 ; -3.540 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; -2.442 ; -3.113 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; -2.757 ; -3.507 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; -2.743 ; -3.480 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; -2.838 ; -3.585 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; -2.833 ; -3.577 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; -2.797 ; -3.529 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; -2.754 ; -3.478 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[16] ; in_Clock   ; -2.516 ; -3.209 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[17] ; in_Clock   ; -2.583 ; -3.291 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; -2.482 ; -3.173 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; -2.244 ; -2.892 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                        ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; hex0[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 10.691 ; 11.102 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.089  ; 9.380  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.331  ; 9.619  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.155  ; 9.461  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.786  ; 9.007  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.126  ; 9.427  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 10.691 ; 11.102 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.581  ; 8.872  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.154  ; 9.332  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.251  ; 7.368  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.638  ; 7.841  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.248  ; 7.578  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.414  ; 7.560  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.206  ; 8.339  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.154  ; 9.332  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.117  ; 8.691  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex2[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.054  ; 6.957  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.054  ; 6.823  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.665  ; 6.874  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.876  ; 6.665  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.365  ; 6.182  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.843  ; 6.957  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.500  ; 6.343  ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex0[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 11.084 ; 11.495 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.482  ; 9.773  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.724  ; 10.012 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.548  ; 9.854  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.179  ; 9.400  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.519  ; 9.820  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 11.084 ; 11.495 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.974  ; 9.265  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.303  ; 9.481  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.400  ; 7.517  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.787  ; 7.990  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.397  ; 7.727  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.563  ; 7.709  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.355  ; 8.488  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.303  ; 9.481  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 9.266  ; 8.840  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex2[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.203  ; 7.106  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.203  ; 6.972  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.814  ; 7.023  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.025  ; 6.814  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.514  ; 6.331  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.992  ; 7.106  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.649  ; 6.492  ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; in_Clock                                                                                                      ; 10.242 ; 10.420 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[0]      ; in_Clock                                                                                                      ; 8.339  ; 8.456  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[1]      ; in_Clock                                                                                                      ; 8.726  ; 8.929  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[2]      ; in_Clock                                                                                                      ; 8.336  ; 8.666  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[3]      ; in_Clock                                                                                                      ; 8.502  ; 8.648  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[4]      ; in_Clock                                                                                                      ; 9.294  ; 9.427  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[5]      ; in_Clock                                                                                                      ; 10.242 ; 10.420 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[6]      ; in_Clock                                                                                                      ; 10.205 ; 9.779  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; hex2[*]       ; in_Clock                                                                                                      ; 8.142  ; 8.045  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[0]      ; in_Clock                                                                                                      ; 8.142  ; 7.911  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[2]      ; in_Clock                                                                                                      ; 7.753  ; 7.962  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[3]      ; in_Clock                                                                                                      ; 7.964  ; 7.753  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[4]      ; in_Clock                                                                                                      ; 7.453  ; 7.270  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[5]      ; in_Clock                                                                                                      ; 7.931  ; 8.045  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[6]      ; in_Clock                                                                                                      ; 7.588  ; 7.431  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; retrieve_done ; in_Clock                                                                                                      ; 3.796  ; 4.077  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; tx_active     ; in_Clock                                                                                                      ; 2.873  ; 3.043  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; tx_serial     ; in_Clock                                                                                                      ; 4.822  ; 5.268  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; write_done    ; in_Clock                                                                                                      ; 4.909  ; 5.332  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                              ;
+---------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+---------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; hex0[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.850 ; 7.129 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.338 ; 7.618 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.607 ; 7.885 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.400 ; 7.694 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.048 ; 7.261 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.374 ; 7.663 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.913 ; 9.311 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.850 ; 7.129 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.052 ; 4.197 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.052 ; 4.197 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.432 ; 4.657 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.211 ; 4.360 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.199 ; 4.369 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.952 ; 5.241 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 5.942 ; 6.234 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 5.914 ; 5.635 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex2[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.177 ; 4.014 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.768 ; 4.542 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.392 ; 4.594 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.597 ; 4.390 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.177 ; 4.014 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.635 ; 4.514 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.519 ; 4.284 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex0[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.620 ; 6.899 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.108 ; 7.388 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.377 ; 7.655 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.170 ; 7.464 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.818 ; 7.031 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.144 ; 7.433 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.683 ; 9.081 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.620 ; 6.899 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.173 ; 4.318 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.173 ; 4.318 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.553 ; 4.778 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.332 ; 4.481 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.320 ; 4.490 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 5.073 ; 5.362 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.063 ; 6.355 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.035 ; 5.756 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex2[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.298 ; 4.135 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.889 ; 4.663 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.513 ; 4.715 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.718 ; 4.511 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.298 ; 4.135 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.756 ; 4.635 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.627 ; 4.392 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; in_Clock                                                                                                      ; 3.772 ; 3.917 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[0]      ; in_Clock                                                                                                      ; 3.772 ; 3.917 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[1]      ; in_Clock                                                                                                      ; 4.152 ; 4.382 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[2]      ; in_Clock                                                                                                      ; 3.936 ; 4.080 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[3]      ; in_Clock                                                                                                      ; 3.919 ; 4.089 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[4]      ; in_Clock                                                                                                      ; 4.672 ; 4.966 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[5]      ; in_Clock                                                                                                      ; 5.667 ; 5.954 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[6]      ; in_Clock                                                                                                      ; 5.634 ; 5.355 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; hex2[*]       ; in_Clock                                                                                                      ; 3.896 ; 3.728 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[0]      ; in_Clock                                                                                                      ; 4.487 ; 4.256 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[2]      ; in_Clock                                                                                                      ; 4.106 ; 4.313 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[3]      ; in_Clock                                                                                                      ; 4.316 ; 4.104 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[4]      ; in_Clock                                                                                                      ; 3.896 ; 3.728 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[5]      ; in_Clock                                                                                                      ; 4.253 ; 4.228 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[6]      ; in_Clock                                                                                                      ; 4.081 ; 3.868 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; retrieve_done ; in_Clock                                                                                                      ; 3.415 ; 3.685 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; tx_active     ; in_Clock                                                                                                      ; 2.528 ; 2.691 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; tx_serial     ; in_Clock                                                                                                      ; 4.398 ; 4.827 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; write_done    ; in_Clock                                                                                                      ; 4.482 ; 4.889 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
+---------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                                                                                          ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                               ; -11.934 ; -1.738  ; N/A      ; N/A     ; -3.983              ;
;  dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -11.934 ; -1.738  ; N/A      ; N/A     ; -3.983              ;
;  in_Clock                                                                                                      ; N/A     ; N/A     ; N/A      ; N/A     ; 9.577               ;
;  mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; -5.974  ; 0.154   ; N/A      ; N/A     ; 49.698              ;
; Design-wide TNS                                                                                                ; -110.98 ; -11.074 ; 0.0      ; 0.0     ; -463.65             ;
;  dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; -82.629 ; -11.074 ; N/A      ; N/A     ; -463.650            ;
;  in_Clock                                                                                                      ; N/A     ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; -28.351 ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------------------------------------------------+---------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; 6.364 ; 6.898 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; 5.836 ; 6.309 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; 5.794 ; 6.271 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; 6.126 ; 6.581 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; 5.649 ; 6.093 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; 5.657 ; 6.090 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; 6.213 ; 6.729 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; 6.225 ; 6.688 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; 5.908 ; 6.411 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; 6.254 ; 6.776 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; 5.513 ; 5.934 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; 6.247 ; 6.787 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; 6.200 ; 6.715 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; 6.364 ; 6.898 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; 6.309 ; 6.849 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; 6.296 ; 6.790 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; 6.189 ; 6.691 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[16] ; in_Clock   ; 5.649 ; 6.118 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[17] ; in_Clock   ; 5.854 ; 6.287 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; 6.788 ; 7.236 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; 5.073 ; 5.506 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; -2.442 ; -3.113 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; -2.582 ; -3.282 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; -2.600 ; -3.309 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; -2.735 ; -3.443 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; -2.524 ; -3.212 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; -2.528 ; -3.211 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; -2.757 ; -3.491 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; -2.782 ; -3.500 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; -2.607 ; -3.316 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; -2.797 ; -3.540 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; -2.442 ; -3.113 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; -2.757 ; -3.507 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; -2.743 ; -3.480 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; -2.838 ; -3.585 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; -2.833 ; -3.577 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; -2.797 ; -3.529 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; -2.754 ; -3.478 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[16] ; in_Clock   ; -2.516 ; -3.209 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[17] ; in_Clock   ; -2.583 ; -3.291 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; -2.482 ; -3.173 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; -2.244 ; -2.892 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                        ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; hex0[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 20.824 ; 20.822 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 18.017 ; 17.979 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.999 ; 18.155 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 18.135 ; 18.108 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.525 ; 17.379 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 18.133 ; 18.118 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 20.824 ; 20.822 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.961 ; 17.123 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.571 ; 17.630 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.153 ; 14.155 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.904 ; 14.928 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.441 ; 14.518 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.490 ; 14.478 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.066 ; 16.079 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.571 ; 17.630 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.988 ; 16.862 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex2[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.676 ; 13.725 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.676 ; 13.725 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.408 ; 13.362 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.371 ; 13.412 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.344 ; 12.254 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.585 ; 13.525 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.604 ; 12.667 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex0[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 21.099 ; 21.097 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 18.292 ; 18.254 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 18.274 ; 18.430 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 18.410 ; 18.383 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.800 ; 17.654 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 18.408 ; 18.393 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 21.099 ; 21.097 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.236 ; 17.398 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.727 ; 17.786 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.309 ; 14.311 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 15.060 ; 15.084 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.597 ; 14.674 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 14.646 ; 14.634 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 16.222 ; 16.235 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.727 ; 17.786 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 17.144 ; 17.018 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex2[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.832 ; 13.881 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.832 ; 13.881 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.564 ; 13.518 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.527 ; 13.568 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.500 ; 12.410 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 13.741 ; 13.681 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 12.760 ; 12.823 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; in_Clock                                                                                                      ; 19.552 ; 19.611 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[0]      ; in_Clock                                                                                                      ; 16.134 ; 16.136 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[1]      ; in_Clock                                                                                                      ; 16.885 ; 16.909 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[2]      ; in_Clock                                                                                                      ; 16.422 ; 16.499 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[3]      ; in_Clock                                                                                                      ; 16.471 ; 16.459 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[4]      ; in_Clock                                                                                                      ; 18.047 ; 18.060 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[5]      ; in_Clock                                                                                                      ; 19.552 ; 19.611 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[6]      ; in_Clock                                                                                                      ; 18.969 ; 18.843 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; hex2[*]       ; in_Clock                                                                                                      ; 15.657 ; 15.706 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[0]      ; in_Clock                                                                                                      ; 15.657 ; 15.706 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[2]      ; in_Clock                                                                                                      ; 15.389 ; 15.343 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[3]      ; in_Clock                                                                                                      ; 15.352 ; 15.393 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[4]      ; in_Clock                                                                                                      ; 14.325 ; 14.235 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[5]      ; in_Clock                                                                                                      ; 15.566 ; 15.506 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[6]      ; in_Clock                                                                                                      ; 14.585 ; 14.648 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; retrieve_done ; in_Clock                                                                                                      ; 7.438  ; 7.418  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; tx_active     ; in_Clock                                                                                                      ; 5.675  ; 5.676  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; tx_serial     ; in_Clock                                                                                                      ; 9.476  ; 9.546  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; write_done    ; in_Clock                                                                                                      ; 9.714  ; 9.645  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                              ;
+---------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+---------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; hex0[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.850 ; 7.129 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.338 ; 7.618 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.607 ; 7.885 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.400 ; 7.694 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.048 ; 7.261 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.374 ; 7.663 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.913 ; 9.311 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.850 ; 7.129 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.052 ; 4.197 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.052 ; 4.197 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.432 ; 4.657 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.211 ; 4.360 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.199 ; 4.369 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.952 ; 5.241 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 5.942 ; 6.234 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 5.914 ; 5.635 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex2[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.177 ; 4.014 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.768 ; 4.542 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.392 ; 4.594 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.597 ; 4.390 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.177 ; 4.014 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.635 ; 4.514 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.519 ; 4.284 ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex0[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.620 ; 6.899 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.108 ; 7.388 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.377 ; 7.655 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.170 ; 7.464 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.818 ; 7.031 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 7.144 ; 7.433 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 8.683 ; 9.081 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex0[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.620 ; 6.899 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.173 ; 4.318 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.173 ; 4.318 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[1]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.553 ; 4.778 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.332 ; 4.481 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.320 ; 4.490 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 5.073 ; 5.362 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.063 ; 6.355 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex1[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 6.035 ; 5.756 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex2[*]       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.298 ; 4.135 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[0]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.889 ; 4.663 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[2]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.513 ; 4.715 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[3]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.718 ; 4.511 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[4]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.298 ; 4.135 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[5]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.756 ; 4.635 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
;  hex2[6]      ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 4.627 ; 4.392 ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; hex1[*]       ; in_Clock                                                                                                      ; 3.772 ; 3.917 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[0]      ; in_Clock                                                                                                      ; 3.772 ; 3.917 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[1]      ; in_Clock                                                                                                      ; 4.152 ; 4.382 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[2]      ; in_Clock                                                                                                      ; 3.936 ; 4.080 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[3]      ; in_Clock                                                                                                      ; 3.919 ; 4.089 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[4]      ; in_Clock                                                                                                      ; 4.672 ; 4.966 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[5]      ; in_Clock                                                                                                      ; 5.667 ; 5.954 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex1[6]      ; in_Clock                                                                                                      ; 5.634 ; 5.355 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; hex2[*]       ; in_Clock                                                                                                      ; 3.896 ; 3.728 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[0]      ; in_Clock                                                                                                      ; 4.487 ; 4.256 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[2]      ; in_Clock                                                                                                      ; 4.106 ; 4.313 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[3]      ; in_Clock                                                                                                      ; 4.316 ; 4.104 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[4]      ; in_Clock                                                                                                      ; 3.896 ; 3.728 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[5]      ; in_Clock                                                                                                      ; 4.253 ; 4.228 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
;  hex2[6]      ; in_Clock                                                                                                      ; 4.081 ; 3.868 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; retrieve_done ; in_Clock                                                                                                      ; 3.415 ; 3.685 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; tx_active     ; in_Clock                                                                                                      ; 2.528 ; 2.691 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; tx_serial     ; in_Clock                                                                                                      ; 4.398 ; 4.827 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
; write_done    ; in_Clock                                                                                                      ; 4.482 ; 4.889 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ;
+---------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hex2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_done    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_serial     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; retrieve_done ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_active     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ram_mode                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; retrieve_image          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in_Clock                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx_serial               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hex2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; hex1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; hex1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; hex0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; hex0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; hex0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; hex0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; hex0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; write_done    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_serial     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; retrieve_done ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_active     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hex2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; hex1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; hex1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; hex0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; hex0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; hex0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; hex0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; hex0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; write_done    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_serial     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; retrieve_done ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_active     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hex2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; hex1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; hex1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; hex0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; hex0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; hex0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; hex0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; hex0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; write_done    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_serial     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; retrieve_done ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_active     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                    ; To Clock                                                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 29012    ; 29012    ; 29012    ; 29012    ;
; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 231970   ; 0        ; 231970   ; 0        ;
; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; 58       ; 58       ; 0        ; 0        ;
; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; 11001    ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                    ; To Clock                                                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 29012    ; 29012    ; 29012    ; 29012    ;
; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; 231970   ; 0        ; 231970   ; 0        ;
; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; 58       ; 58       ; 0        ; 0        ;
; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0]                                                             ; 11001    ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 26    ; 26   ;
; Unconstrained Output Ports      ; 24    ; 24   ;
; Unconstrained Output Port Paths ; 2764  ; 2764 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Mon Mar 26 00:01:18 2018
Info: Command: quartus_sta uart_control -c uart_control
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name in_Clock in_Clock
    Info (332110): create_generated_clock -source {mypll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {mypll|altpll_component|auto_generated|pll1|clk[0]} {mypll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: bcd|d0|Mux7~0  from: datab  to: combout
    Info (332098): Cell: bcd|d0|Mux7~0  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~0  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~0  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~0  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~0  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~13  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~13  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~13  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~14  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~14  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~14  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~15  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~15  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~15  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~1  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~1  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~1  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~1  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~2  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~2  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~2  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~2  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~3  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~3  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~3  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~4  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~4  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~4  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~5  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~5  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~5  from: datad  to: combout
    Info (332098): Cell: data_ram|d2|altsyncram_component|auto_generated|mux2|_~0  from: datab  to: combout
    Info (332098): Cell: data_ram|d2|altsyncram_component|auto_generated|mux2|_~1  from: datab  to: combout
    Info (332098): Cell: data_ram|d2|altsyncram_component|auto_generated|mux2|_~1  from: datad  to: combout
    Info (332098): Cell: data_ram|d2|altsyncram_component|auto_generated|mux2|_~2  from: datab  to: combout
    Info (332098): Cell: data_ram|d2|altsyncram_component|auto_generated|mux2|_~3  from: datad  to: combout
    Info (332098): Cell: data_ram|d4|altsyncram_component|auto_generated|mux2|_~0  from: datab  to: combout
    Info (332098): Cell: data_ram|d4|altsyncram_component|auto_generated|mux2|_~1  from: datad  to: combout
    Info (332098): Cell: data_ram|d4|altsyncram_component|auto_generated|mux2|_~2  from: datab  to: combout
    Info (332098): Cell: data_ram|d4|altsyncram_component|auto_generated|mux2|_~3  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~118  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~119  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~119  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~120  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~121  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~122  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~123  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~123  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~125  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~126  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~127  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~134  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~137  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~100  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~101  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~102  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~104  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~105  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~105  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~106  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~113  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~116  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~116  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~97  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~98  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~98  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~99  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~76  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~77  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~77  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~78  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~79  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~80  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~81  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~81  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~83  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~84  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~85  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~92  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~95  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~0  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~16  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~19  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~19  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~1  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~1  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~2  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~3  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~4  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~5  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~7  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~8  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~8  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~9  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~42  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~43  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~44  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~45  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~46  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~47  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~49  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~50  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~51  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~58  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~61  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~63  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~64  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~65  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~66  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~67  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~68  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~70  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~71  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~72  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~21  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~22  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~22  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~23  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~24  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~25  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~26  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~28  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~29  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~30  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~37  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~40  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.934             -82.629 dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] 
    Info (332119):    -5.974             -28.351 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -1.738
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.738             -11.074 dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] 
    Info (332119):     0.365               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.983
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.983            -463.650 dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] 
    Info (332119):     9.894               0.000 in_Clock 
    Info (332119):    49.703               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: bcd|d0|Mux7~0  from: datab  to: combout
    Info (332098): Cell: bcd|d0|Mux7~0  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~0  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~0  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~0  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~0  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~13  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~13  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~13  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~14  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~14  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~14  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~15  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~15  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~15  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~1  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~1  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~1  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~1  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~2  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~2  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~2  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~2  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~3  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~3  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~3  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~4  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~4  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~4  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~5  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~5  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~5  from: datad  to: combout
    Info (332098): Cell: data_ram|d2|altsyncram_component|auto_generated|mux2|_~0  from: datab  to: combout
    Info (332098): Cell: data_ram|d2|altsyncram_component|auto_generated|mux2|_~1  from: datab  to: combout
    Info (332098): Cell: data_ram|d2|altsyncram_component|auto_generated|mux2|_~1  from: datad  to: combout
    Info (332098): Cell: data_ram|d2|altsyncram_component|auto_generated|mux2|_~2  from: datab  to: combout
    Info (332098): Cell: data_ram|d2|altsyncram_component|auto_generated|mux2|_~3  from: datad  to: combout
    Info (332098): Cell: data_ram|d4|altsyncram_component|auto_generated|mux2|_~0  from: datab  to: combout
    Info (332098): Cell: data_ram|d4|altsyncram_component|auto_generated|mux2|_~1  from: datad  to: combout
    Info (332098): Cell: data_ram|d4|altsyncram_component|auto_generated|mux2|_~2  from: datab  to: combout
    Info (332098): Cell: data_ram|d4|altsyncram_component|auto_generated|mux2|_~3  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~118  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~119  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~119  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~120  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~121  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~122  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~123  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~123  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~125  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~126  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~127  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~134  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~137  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~100  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~101  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~102  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~104  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~105  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~105  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~106  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~113  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~116  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~116  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~97  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~98  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~98  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~99  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~76  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~77  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~77  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~78  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~79  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~80  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~81  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~81  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~83  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~84  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~85  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~92  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~95  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~0  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~16  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~19  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~19  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~1  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~1  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~2  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~3  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~4  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~5  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~7  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~8  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~8  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~9  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~42  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~43  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~44  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~45  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~46  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~47  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~49  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~50  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~51  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~58  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~61  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~63  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~64  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~65  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~66  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~67  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~68  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~70  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~71  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~72  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~21  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~22  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~22  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~23  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~24  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~25  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~26  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~28  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~29  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~30  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~37  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~40  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.189             -77.646 dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] 
    Info (332119):    -5.352             -24.330 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -1.465
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.465              -9.516 dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] 
    Info (332119):     0.352               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.366            -408.649 dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] 
    Info (332119):     9.890               0.000 in_Clock 
    Info (332119):    49.698               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: bcd|d0|Mux7~0  from: datab  to: combout
    Info (332098): Cell: bcd|d0|Mux7~0  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~0  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~0  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~0  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~0  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~13  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~13  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~13  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~14  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~14  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~14  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~15  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~15  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~15  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~1  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~1  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~1  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~1  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~2  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~2  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~2  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~2  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~3  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~3  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~3  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~4  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~4  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~4  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~5  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~5  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~5  from: datad  to: combout
    Info (332098): Cell: data_ram|d2|altsyncram_component|auto_generated|mux2|_~0  from: datab  to: combout
    Info (332098): Cell: data_ram|d2|altsyncram_component|auto_generated|mux2|_~1  from: datab  to: combout
    Info (332098): Cell: data_ram|d2|altsyncram_component|auto_generated|mux2|_~1  from: datad  to: combout
    Info (332098): Cell: data_ram|d2|altsyncram_component|auto_generated|mux2|_~2  from: datab  to: combout
    Info (332098): Cell: data_ram|d2|altsyncram_component|auto_generated|mux2|_~3  from: datad  to: combout
    Info (332098): Cell: data_ram|d4|altsyncram_component|auto_generated|mux2|_~0  from: datab  to: combout
    Info (332098): Cell: data_ram|d4|altsyncram_component|auto_generated|mux2|_~1  from: datad  to: combout
    Info (332098): Cell: data_ram|d4|altsyncram_component|auto_generated|mux2|_~2  from: datab  to: combout
    Info (332098): Cell: data_ram|d4|altsyncram_component|auto_generated|mux2|_~3  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~118  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~119  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~119  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~120  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~121  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~122  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~123  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~123  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~125  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~126  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~127  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~134  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~137  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~100  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~101  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~102  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~104  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~105  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~105  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~106  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~113  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~116  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~116  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~97  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~98  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~98  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~99  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~76  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~77  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~77  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~78  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~79  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~80  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~81  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~81  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~83  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~84  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~85  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~92  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~95  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~0  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~16  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~19  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~19  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~1  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~1  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~2  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~3  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~4  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~5  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~7  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~8  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~8  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~9  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~42  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~43  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~44  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~45  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~46  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~47  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~49  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~50  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~51  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~58  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~61  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~63  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~64  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~65  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~66  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~67  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~68  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~70  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~71  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~72  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~21  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~22  from: datab  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~22  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~23  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~24  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~25  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~26  from: datac  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~28  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~29  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~30  from: datad  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~37  from: dataa  to: combout
    Info (332098): Cell: data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~40  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.193             -42.819 dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] 
    Info (332119):    -3.062             -13.144 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -1.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.155              -7.675 dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] 
    Info (332119):     0.154               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.971
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.971            -162.533 dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] 
    Info (332119):     9.577               0.000 in_Clock 
    Info (332119):    49.755               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 858 megabytes
    Info: Processing ended: Mon Mar 26 00:01:24 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


