# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../task1.srcs/sources_1/new/and4gate.sv" \
"../../../../task1.srcs/sources_1/new/and4input.sv" \
"../../../../task1.srcs/sim_1/new/and4gatetestbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
