<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="data_handling.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="data_handling_module.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="data_handling_module.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="data_handling_module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="data_handling_module.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="data_handling_module.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="data_handling_module.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="data_handling_module.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="data_handling_module.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="data_handling_module.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="data_handling_module.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_handling_module.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="data_handling_module.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_handling_module.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="data_handling_module.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="data_handling_module.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="data_handling_module.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="data_handling_module.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="data_handling_module.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="data_handling_module.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="data_handling_module.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="data_handling_module_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="data_handling_module_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="data_handling_module_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="data_handling_module_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="data_handling_module_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="data_handling_module_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_handling_module_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_handling_module_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="data_handling_module_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="data_handling_module_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_handling_module_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="data_handling_module_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="data_handling_module_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="data_handling_module_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_handling_module_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="data_ports.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="data_ports.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="data_ports.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="data_ports.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="data_ports.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="data_ports.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="data_ports.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="data_ports.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="data_ports.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="data_ports.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="data_ports.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="data_ports.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="data_ports.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_ports.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="data_ports.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_ports.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="data_ports.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="data_ports.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="data_ports.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="data_ports.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="data_ports.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="data_ports.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="data_ports.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="data_ports.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="data_ports_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="data_ports_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="data_ports_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="data_ports_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="data_ports_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="data_ports_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_ports_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_ports_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="data_ports_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="data_ports_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_ports_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="data_ports_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="data_ports_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="data_ports_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_ports_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_processing_sim_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="data_processing_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="data_processing_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="data_processing_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="data_processing_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="data_processing_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="data_processing_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="data_processing_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="data_processing_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="data_processing_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="data_processing_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="data_processing_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="data_processing_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="data_processing_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_processing_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="data_processing_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_processing_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="data_processing_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="data_processing_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="data_processing_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="data_processing_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="data_processing_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="data_processing_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="data_processing_top.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="data_processing_top_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="data_processing_top_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="data_processing_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="data_processing_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="data_processing_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="data_processing_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="data_processing_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="data_processing_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_processing_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_processing_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="data_processing_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="data_processing_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_processing_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="data_processing_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="data_processing_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="data_processing_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_processing_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/axis_fifo.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/axis_fifo.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="read_out_data.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="trig_addr_sel_sim_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="trigger_addr_sel.vhi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1539968725" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1539968725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541006765" xil_pn:in_ck="-3507989493181441867" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1541006765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ISERDES_primitive.vhd"/>
      <outfile xil_pn:name="data_handling_module.vhd"/>
      <outfile xil_pn:name="data_ports.vhd"/>
      <outfile xil_pn:name="data_processing_top.vhd"/>
      <outfile xil_pn:name="process_trigger.vhd"/>
      <outfile xil_pn:name="read_out_data.vhd"/>
      <outfile xil_pn:name="syncBit_en.vhd"/>
      <outfile xil_pn:name="tranLoc_TOP.vhd"/>
      <outfile xil_pn:name="trigger_addr_sel.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1541006765" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3378386747910550741" xil_pn:start_ts="1541006765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541006765" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6138892896154408361" xil_pn:start_ts="1541006765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541006765" xil_pn:in_ck="-3079355123130451850" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2072654098772373756" xil_pn:start_ts="1541006765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ipcore_dir/BRAM_storage.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BRAM_storage.vhd"/>
      <outfile xil_pn:name="ipcore_dir/axis_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/clk_gen.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1541006765" xil_pn:in_ck="-293281068069532292" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1541006765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ISERDES_primitive.vhd"/>
      <outfile xil_pn:name="data_handling_module.vhd"/>
      <outfile xil_pn:name="data_ports.vhd"/>
      <outfile xil_pn:name="data_processing_top.vhd"/>
      <outfile xil_pn:name="ipcore_dir/BRAM_storage.vhd"/>
      <outfile xil_pn:name="ipcore_dir/clk_gen.vhd"/>
      <outfile xil_pn:name="process_trigger.vhd"/>
      <outfile xil_pn:name="read_out_data.vhd"/>
      <outfile xil_pn:name="syncBit_en.vhd"/>
      <outfile xil_pn:name="tranLoc_TOP.vhd"/>
      <outfile xil_pn:name="trigger_addr_sel.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1541006767" xil_pn:in_ck="3183627907847542075" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5117891620446089417" xil_pn:start_ts="1541006765">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1539576492" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1539576492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539888154" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2113540985448889623" xil_pn:start_ts="1539888154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540330117" xil_pn:in_ck="-3079355123130451850" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2072654098772373756" xil_pn:start_ts="1540330116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ipcore_dir/BRAM_storage.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BRAM_storage.vhd"/>
      <outfile xil_pn:name="ipcore_dir/axis_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/axis_fifo_synth.vhd"/>
      <outfile xil_pn:name="ipcore_dir/clk_gen.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1539888154" xil_pn:in_ck="-6700878269908379965" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1539888154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539888154" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3378386747910550741" xil_pn:start_ts="1539888154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539888154" xil_pn:in_ck="-6700878269908379965" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-563469029221826088" xil_pn:start_ts="1539888154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1539888154" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-116068174409127994" xil_pn:start_ts="1539888154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1540330198" xil_pn:in_ck="-2967911898578700024" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="334665613906191253" xil_pn:start_ts="1540330176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="data_handling_module.ngr"/>
      <outfile xil_pn:name="data_ports.ngr"/>
      <outfile xil_pn:name="data_processing_top.lso"/>
      <outfile xil_pn:name="data_processing_top.ngc"/>
      <outfile xil_pn:name="data_processing_top.ngr"/>
      <outfile xil_pn:name="data_processing_top.prj"/>
      <outfile xil_pn:name="data_processing_top.stx"/>
      <outfile xil_pn:name="data_processing_top.syr"/>
      <outfile xil_pn:name="data_processing_top.xst"/>
      <outfile xil_pn:name="data_processing_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1539887272" xil_pn:in_ck="-4445466591259610079" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2743775314975437056" xil_pn:start_ts="1539887272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1540330209" xil_pn:in_ck="-1434836287357357434" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2291660545658831399" xil_pn:start_ts="1540330198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="data_processing_top.bld"/>
      <outfile xil_pn:name="data_processing_top.ngd"/>
      <outfile xil_pn:name="data_processing_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1540330262" xil_pn:in_ck="8216320592634187409" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="346394261158932323" xil_pn:start_ts="1540330209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="data_processing_top.pcf"/>
      <outfile xil_pn:name="data_processing_top_map.map"/>
      <outfile xil_pn:name="data_processing_top_map.mrp"/>
      <outfile xil_pn:name="data_processing_top_map.ncd"/>
      <outfile xil_pn:name="data_processing_top_map.ngm"/>
      <outfile xil_pn:name="data_processing_top_map.xrpt"/>
      <outfile xil_pn:name="data_processing_top_summary.xml"/>
      <outfile xil_pn:name="data_processing_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1540330346" xil_pn:in_ck="-6074754047248091300" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3717135755049403020" xil_pn:start_ts="1540330262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="data_processing_top.ncd"/>
      <outfile xil_pn:name="data_processing_top.pad"/>
      <outfile xil_pn:name="data_processing_top.par"/>
      <outfile xil_pn:name="data_processing_top.ptwx"/>
      <outfile xil_pn:name="data_processing_top.unroutes"/>
      <outfile xil_pn:name="data_processing_top.xpi"/>
      <outfile xil_pn:name="data_processing_top_pad.csv"/>
      <outfile xil_pn:name="data_processing_top_pad.txt"/>
      <outfile xil_pn:name="data_processing_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1540005212" xil_pn:in_ck="383303593244671749" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="8144905581504103502" xil_pn:start_ts="1540005168">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1539895796" xil_pn:in_ck="-76935247281031533" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="2291660545658831399" xil_pn:start_ts="1539895796">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1540330346" xil_pn:in_ck="383303593244671749" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1540330327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="data_processing_top.twr"/>
      <outfile xil_pn:name="data_processing_top.twx"/>
    </transform>
  </transforms>

</generated_project>
