<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="15">
  <GenAppInfo Name="Vivado" Version="2020.1" CL="2902540" TimeStamp="Wed Jun 10 02:54:26 2020"/>
  <DSA Vendor="xilinx" BoardId="zcu104" Name="zcu104_base" VersionMajor="1" VersionMinor="0" Description="" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="false" DefaultOutputType="sd_card">
    <Build UsesPR="false" PlatformState="pre_synth" AcceleratorBinaryContent="bitstream" ValidBinaryContentValues="dcp,bitstream" TopModuleName="zcu104_base_wrapper"/>
    <Board Name="xilinx.com:zcu104:1.1" Vendor="xilinx.com" Part="xczu7ev-ffvc1156-2-e" BoardPart="xilinx.com:zcu104:part0:1.1">
      <Images>
        <Img Type="HDPI" File="zcu104_board.jpeg"/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="zynquplus:xczu7ev:ffvc1156:-2:e">
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="60" DRBDName="zcu104_base.bd"/>
      </Device>
    </Devices>
    <Files>
      <File Type="FULL_BIT" Name="xilinx_zcu104_base_202010_1.bit"/>
      <File Type="HPFM" Name="xilinx_zcu104_base_202010_1.hpfm"/>
      <File Type="REBUILD_TCL" Name="prj/rebuild.tcl"/>
      <File Type="IP_CACHE_DIR" Name="ipcache"/>
      <File Type="BOARD_REPO_PATH" Name="board"/>
    </Files>
  </DSA>
</Root>
