/*
 * Copyright (c) 2009-2019 ARM Limited. All rights reserved.
 * 
 * SPDX-License-Identifier: Apache-2.0
 * 
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * 
 * http://www.apache.org/licenses/LICENSE-2.0
 * 
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 * @file     lpc17_headers//LPC176x5x.h
 * @brief    CMSIS HeaderFile
 * @version  0.2
 * @date     06. February 2020
 * @note     Generated by SVDConv V3.3.27 on Thursday, 06.02.2020 12:13:27
 *           from File 'LPC176x5x_v0.2.svd',
 */



/** @addtogroup 
  * @{
  */


/** @addtogroup LPC176x5x
  * @{
  */


#ifndef LPC176X5X_H
#define LPC176X5X_H

#ifdef __cplusplus
extern "C" {
#endif


/** @addtogroup Configuration_of_CMSIS
  * @{
  */



/* =========================================================================================================================== */
/* ================                                Interrupt Number Definition                                ================ */
/* =========================================================================================================================== */

typedef enum {
/* =======================================  ARM Cortex-M3 Specific Interrupt Numbers  ======================================== */
  Reset_IRQn                = -15,              /*!< -15  Reset Vector, invoked on Power up and warm reset                     */
  NonMaskableInt_IRQn       = -14,              /*!< -14  Non maskable Interrupt, cannot be stopped or preempted               */
  HardFault_IRQn            = -13,              /*!< -13  Hard Fault, all classes of Fault                                     */
  MemoryManagement_IRQn     = -12,              /*!< -12  Memory Management, MPU mismatch, including Access Violation
                                                     and No Match                                                              */
  BusFault_IRQn             = -11,              /*!< -11  Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory
                                                     related Fault                                                             */
  UsageFault_IRQn           = -10,              /*!< -10  Usage Fault, i.e. Undef Instruction, Illegal State Transition        */
  SVCall_IRQn               =  -5,              /*!< -5 System Service Call via SVC instruction                                */
  DebugMonitor_IRQn         =  -4,              /*!< -4 Debug Monitor                                                          */
  PendSV_IRQn               =  -2,              /*!< -2 Pendable request for system service                                    */
  SysTick_IRQn              =  -1,              /*!< -1 System Tick Timer                                                      */
/* =========================================  LPC176x5x Specific Interrupt Numbers  ========================================== */
  WDT_IRQn                  =   0,              /*!< 0  WDT                                                                    */
  TIMER0_IRQn               =   1,              /*!< 1  TIMER0                                                                 */
  TIMER1_IRQn               =   2,              /*!< 2  TIMER1                                                                 */
  TIMER2_IRQn               =   3,              /*!< 3  TIMER2                                                                 */
  TIMER3_IRQn               =   4,              /*!< 4  TIMER3                                                                 */
  UART0_IRQn                =   5,              /*!< 5  UART0                                                                  */
  UART1_IRQn                =   6,              /*!< 6  UART1                                                                  */
  UART2_IRQn                =   7,              /*!< 7  UART2                                                                  */
  UART3_IRQn                =   8,              /*!< 8  UART3                                                                  */
  PWM1_IRQn                 =   9,              /*!< 9  PWM1                                                                   */
  I2C0_IRQn                 =  10,              /*!< 10 I2C0                                                                   */
  I2C1_IRQn                 =  11,              /*!< 11 I2C1                                                                   */
  I2C2_IRQn                 =  12,              /*!< 12 I2C2                                                                   */
  SPI_IRQn                  =  13,              /*!< 13 SPI                                                                    */
  SSP0_IRQn                 =  14,              /*!< 14 SSP0                                                                   */
  SSP1_IRQn                 =  15,              /*!< 15 SSP1                                                                   */
  PLL0_IRQn                 =  16,              /*!< 16 PLL0                                                                   */
  RTC_IRQn                  =  17,              /*!< 17 RTC                                                                    */
  EINT0_IRQn                =  18,              /*!< 18 EINT0                                                                  */
  EINT1_IRQn                =  19,              /*!< 19 EINT1                                                                  */
  EINT2_IRQn                =  20,              /*!< 20 EINT2                                                                  */
  EINT3_IRQn                =  21,              /*!< 21 EINT3                                                                  */
  ADC_IRQn                  =  22,              /*!< 22 ADC                                                                    */
  BOD_IRQn                  =  23,              /*!< 23 BOD                                                                    */
  USB_IRQn                  =  24,              /*!< 24 USB                                                                    */
  CAN_IRQn                  =  25,              /*!< 25 CAN                                                                    */
  DMA_IRQn                  =  26,              /*!< 26 DMA                                                                    */
  I2S_IRQn                  =  27,              /*!< 27 I2S                                                                    */
  ENET_IRQn                 =  28,              /*!< 28 ENET                                                                   */
  RIT_IRQn                  =  29,              /*!< 29 RIT                                                                    */
  MCPWM_IRQn                =  30,              /*!< 30 MCPWM                                                                  */
  QEI_IRQn                  =  31,              /*!< 31 QEI                                                                    */
  PLL1_IRQn                 =  32,              /*!< 32 PLL1                                                                   */
  USBActivity_IRQn          =  33,              /*!< 33 USBActivity                                                            */
  CANActivity_IRQn          =  34               /*!< 34 CANActivity                                                            */
} IRQn_Type;



/* =========================================================================================================================== */
/* ================                           Processor and Core Peripheral Section                           ================ */
/* =========================================================================================================================== */

/* ===========================  Configuration of the ARM Cortex-M3 Processor and Core Peripherals  =========================== */
#define __CM3_REV                 0x0000U       /*!< CM3 Core Revision                                                         */
#define __NVIC_PRIO_BITS               5        /*!< Number of Bits used for Priority Levels                                   */
#define __Vendor_SysTickConfig         0        /*!< Set to 1 if different SysTick Config is used                              */
#define __MPU_PRESENT                  1        /*!< MPU present                                                               */
#define __FPU_PRESENT                  0        /*!< FPU present                                                               */


/** @} */ /* End of group Configuration_of_CMSIS */

#include "core_cm3.h"                           /*!< ARM Cortex-M3 processor and core peripherals                              */
// #include "system_LPC176x5x.h"                   /*!< LPC176x5x System                                                          */

#ifndef __IM                                    /*!< Fallback for older CMSIS versions                                         */
  #define __IM   __I
#endif
#ifndef __OM                                    /*!< Fallback for older CMSIS versions                                         */
  #define __OM   __O
#endif
#ifndef __IOM                                   /*!< Fallback for older CMSIS versions                                         */
  #define __IOM  __IO
#endif


/* ========================================  Start of section using anonymous unions  ======================================== */
#if defined (__CC_ARM)
  #pragma push
  #pragma anon_unions
#elif defined (__ICCARM__)
  #pragma language=extended
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  #pragma clang diagnostic push
  #pragma clang diagnostic ignored "-Wc11-extensions"
  #pragma clang diagnostic ignored "-Wreserved-id-macro"
  #pragma clang diagnostic ignored "-Wgnu-anonymous-struct"
  #pragma clang diagnostic ignored "-Wnested-anon-types"
#elif defined (__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined (__TMS470__)
  /* anonymous unions are enabled by default */
#elif defined (__TASKING__)
  #pragma warning 586
#elif defined (__CSMC__)
  /* anonymous unions are enabled by default */
#else
  #warning Not supported compiler type
#endif


/* =========================================================================================================================== */
/* ================                            Device Specific Peripheral Section                             ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_peripherals
  * @{
  */



/* =========================================================================================================================== */
/* ================                                            WDT                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief Watchdog Timer (WDT) (WDT)
  */

typedef struct {                                /*!< (@ 0x40000000) WDT Structure                                              */
  __IOM uint32_t  MOD;                          /*!< (@ 0x00000000) Watchdog mode register. This register determines
                                                                    the basic mode and status of the Watchdog
                                                                    Timer.                                                     */
  __IOM uint32_t  TC;                           /*!< (@ 0x00000004) Watchdog timer constant register. The value in
                                                                    this register determines the time-out value.               */
  __OM  uint32_t  FEED;                         /*!< (@ 0x00000008) Watchdog feed sequence register. Writing 0xAA
                                                                    followed by 0x55 to this register reloads
                                                                    the Watchdog timer with the value contained
                                                                    in WDTC.                                                   */
  __IM  uint32_t  TV;                           /*!< (@ 0x0000000C) Watchdog timer value register. This register
                                                                    reads out the current value of the Watchdog
                                                                    timer.                                                     */
  __IOM uint32_t  CLKSEL;                       /*!< (@ 0x00000010) Watchdog clock select register.                            */
} LPC_WDT_Type;                                 /*!< Size = 20 (0x14)                                                          */



/* =========================================================================================================================== */
/* ================                                          TIMER0                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief Timer0/1/2/3 (TIMER0)
  */

typedef struct {                                /*!< (@ 0x40004000) TIMER0 Structure                                           */
  __IOM uint32_t  IR;                           /*!< (@ 0x00000000) Interrupt Register. The IR can be written to
                                                                    clear interrupts. The IR can be read to
                                                                    identify which of eight possible interrupt
                                                                    sources are pending.                                       */
  __IOM uint32_t  TCR;                          /*!< (@ 0x00000004) Timer Control Register. The TCR is used to control
                                                                    the Timer Counter functions. The Timer Counter
                                                                    can be disabled or reset through the TCR.                  */
  __IOM uint32_t  TC;                           /*!< (@ 0x00000008) Timer Counter. The 32 bit TC is incremented every
                                                                    PR+1 cycles of PCLK. The TC is controlled
                                                                    through the TCR.                                           */
  __IOM uint32_t  PR;                           /*!< (@ 0x0000000C) Prescale Register. When the Prescale Counter
                                                                    (PC) is equal to this value, the next clock
                                                                    increments the TC and clears the PC.                       */
  __IOM uint32_t  PC;                           /*!< (@ 0x00000010) Prescale Counter. The 32 bit PC is a counter
                                                                    which is incremented to the value stored
                                                                    in PR. When the value in PR is reached,
                                                                    the TC is incremented and the PC is cleared.
                                                                    The PC is observable and controllable through
                                                                    the bus interface.                                         */
  __IOM uint32_t  MCR;                          /*!< (@ 0x00000014) Match Control Register. The MCR is used to control
                                                                    if an interrupt is generated and if the
                                                                    TC is reset when a Match occurs.                           */
  __IOM uint32_t  MR[4];                        /*!< (@ 0x00000018) Match Register 0. MR0 can be enabled through
                                                                    the MCR to reset the TC, stop both the TC
                                                                    and PC, and/or generate an interrupt every
                                                                    time MR0 matches the TC.                                   */
  __IOM uint32_t  CCR;                          /*!< (@ 0x00000028) Capture Control Register. The CCR controls which
                                                                    edges of the capture inputs are used to
                                                                    load the Capture Registers and whether or
                                                                    not an interrupt is generated when a capture
                                                                    takes place.                                               */
  __IM  uint32_t  CR[2];                        /*!< (@ 0x0000002C) Capture Register 0. CR0 is loaded with the value
                                                                    of TC when there is an event on the CAPn.0
                                                                    input.                                                     */
  __IM  uint32_t  RESERVED[2];
  __IOM uint32_t  EMR;                          /*!< (@ 0x0000003C) External Match Register. The EMR controls the
                                                                    external match pins.                                       */
  __IM  uint32_t  RESERVED1[12];
  __IOM uint32_t  CTCR;                         /*!< (@ 0x00000070) Count Control Register. The CTCR selects between
                                                                    Timer and Counter mode, and in Counter mode
                                                                    selects the signal and edge(s) for counting.               */
} LPC_TIMER0_Type;                              /*!< Size = 116 (0x74)                                                         */



/* =========================================================================================================================== */
/* ================                                          TIMER1                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief Timer0/1/2/3 (TIMER1)
  */

typedef struct {                                /*!< (@ 0x40008000) TIMER1 Structure                                           */
  __IOM uint32_t  IR;                           /*!< (@ 0x00000000) Interrupt Register. The IR can be written to
                                                                    clear interrupts. The IR can be read to
                                                                    identify which of eight possible interrupt
                                                                    sources are pending.                                       */
  __IOM uint32_t  TCR;                          /*!< (@ 0x00000004) Timer Control Register. The TCR is used to control
                                                                    the Timer Counter functions. The Timer Counter
                                                                    can be disabled or reset through the TCR.                  */
  __IOM uint32_t  TC;                           /*!< (@ 0x00000008) Timer Counter. The 32 bit TC is incremented every
                                                                    PR+1 cycles of PCLK. The TC is controlled
                                                                    through the TCR.                                           */
  __IOM uint32_t  PR;                           /*!< (@ 0x0000000C) Prescale Register. When the Prescale Counter
                                                                    (PC) is equal to this value, the next clock
                                                                    increments the TC and clears the PC.                       */
  __IOM uint32_t  PC;                           /*!< (@ 0x00000010) Prescale Counter. The 32 bit PC is a counter
                                                                    which is incremented to the value stored
                                                                    in PR. When the value in PR is reached,
                                                                    the TC is incremented and the PC is cleared.
                                                                    The PC is observable and controllable through
                                                                    the bus interface.                                         */
  __IOM uint32_t  MCR;                          /*!< (@ 0x00000014) Match Control Register. The MCR is used to control
                                                                    if an interrupt is generated and if the
                                                                    TC is reset when a Match occurs.                           */
  __IOM uint32_t  MR[4];                        /*!< (@ 0x00000018) Match Register 0. MR0 can be enabled through
                                                                    the MCR to reset the TC, stop both the TC
                                                                    and PC, and/or generate an interrupt every
                                                                    time MR0 matches the TC.                                   */
  __IOM uint32_t  CCR;                          /*!< (@ 0x00000028) Capture Control Register. The CCR controls which
                                                                    edges of the capture inputs are used to
                                                                    load the Capture Registers and whether or
                                                                    not an interrupt is generated when a capture
                                                                    takes place.                                               */
  __IM  uint32_t  CR[2];                        /*!< (@ 0x0000002C) Capture Register 0. CR0 is loaded with the value
                                                                    of TC when there is an event on the CAPn.0
                                                                    input.                                                     */
  __IM  uint32_t  RESERVED[2];
  __IOM uint32_t  EMR;                          /*!< (@ 0x0000003C) External Match Register. The EMR controls the
                                                                    external match pins.                                       */
  __IM  uint32_t  RESERVED1[12];
  __IOM uint32_t  CTCR;                         /*!< (@ 0x00000070) Count Control Register. The CTCR selects between
                                                                    Timer and Counter mode, and in Counter mode
                                                                    selects the signal and edge(s) for counting.               */
} LPC_TIMER1_Type;                              /*!< Size = 116 (0x74)                                                         */



/* =========================================================================================================================== */
/* ================                                           UART0                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief UART0/2/3 (UART0)
  */

typedef struct {                                /*!< (@ 0x4000C000) UART0 Structure                                            */
  
  union {
    __IM  uint32_t RBR;                         /*!< (@ 0x00000000) Receiver Buffer Register. Contains the next received
                                                                    character to be read (DLAB =0).                            */
    __OM  uint32_t THR;                         /*!< (@ 0x00000000) Transmit Holding Regiter. The next character
                                                                    to be transmitted is written here (DLAB
                                                                    =0).                                                       */
    __IOM uint32_t DLL;                         /*!< (@ 0x00000000) Divisor Latch LSB. Least significant byte of
                                                                    the baud rate divisor value. The full divisor
                                                                    is used to generate a baud rate from the
                                                                    fractional rate divider (DLAB =1).                         */
  };
  
  union {
    __IOM uint32_t DLM;                         /*!< (@ 0x00000004) Divisor Latch MSB. Most significant byte of the
                                                                    baud rate divisor value. The full divisor
                                                                    is used to generate a baud rate from the
                                                                    fractional rate divider (DLAB =1).                         */
    __IOM uint32_t IER;                         /*!< (@ 0x00000004) Interrupt Enable Register. Contains individual
                                                                    interrupt enable bits for the 7 potential
                                                                    UART interrupts (DLAB =0).                                 */
  };
  
  union {
    __IM  uint32_t IIR;                         /*!< (@ 0x00000008) Interrupt ID Register. Identifies which interrupt(s)
                                                                    are pending.                                               */
    __OM  uint32_t FCR;                         /*!< (@ 0x00000008) FIFO Control Register. Controls UART FIFO usage
                                                                    and modes.                                                 */
  };
  __IOM uint32_t  LCR;                          /*!< (@ 0x0000000C) Line Control Register. Contains controls for
                                                                    frame formatting and break generation.                     */
  __IM  uint32_t  RESERVED;
  __IM  uint32_t  LSR;                          /*!< (@ 0x00000014) Line Status Register. Contains flags for transmit
                                                                    and receive status, including line errors.                 */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  SCR;                          /*!< (@ 0x0000001C) Scratch Pad Register. 8-bit temporary storage
                                                                    for software.                                              */
  __IOM uint32_t  ACR;                          /*!< (@ 0x00000020) Auto-baud Control Register. Contains controls
                                                                    for the auto-baud feature.                                 */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  FDR;                          /*!< (@ 0x00000028) Fractional Divider Register. Generates a clock
                                                                    input for the baud rate divider.                           */
  __IM  uint32_t  RESERVED3;
  __IOM uint32_t  TER;                          /*!< (@ 0x00000030) Transmit Enable Register. Turns off UART transmitter
                                                                    for use with software flow control.                        */
  __IM  uint32_t  RESERVED4[6];
  __IOM uint32_t  RS485CTRL;                    /*!< (@ 0x0000004C) RS-485/EIA-485 Control. Contains controls to
                                                                    configure various aspects of RS-485/EIA-485
                                                                    modes.                                                     */
  __IOM uint32_t  RS485ADRMATCH;                /*!< (@ 0x00000050) RS-485/EIA-485 address match. Contains the address
                                                                    match value for RS-485/EIA-485 mode.                       */
  __IOM uint32_t  RS485DLY;                     /*!< (@ 0x00000054) RS-485/EIA-485 direction control delay.                    */
} LPC_UART0_Type;                               /*!< Size = 88 (0x58)                                                          */



/* =========================================================================================================================== */
/* ================                                           UART1                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief UART1 (UART1)
  */

typedef struct {                                /*!< (@ 0x40010000) UART1 Structure                                            */
  
  union {
    __IM  uint32_t RBR;                         /*!< (@ 0x00000000) DLAB =0 Receiver Buffer Register. Contains the
                                                                    next received character to be read.                        */
    __OM  uint32_t THR;                         /*!< (@ 0x00000000) DLAB =0. Transmit Holding Register. The next
                                                                    character to be transmitted is written here.               */
    __IOM uint32_t DLL;                         /*!< (@ 0x00000000) DLAB =1. Divisor Latch LSB. Least significant
                                                                    byte of the baud rate divisor value. The
                                                                    full divisor is used to generate a baud
                                                                    rate from the fractional rate divider.                     */
  };
  
  union {
    __IOM uint32_t DLM;                         /*!< (@ 0x00000004) DLAB =1. Divisor Latch MSB. Most significant
                                                                    byte of the baud rate divisor value. The
                                                                    full divisor is used to generate a baud
                                                                    rate from the fractional rate divider.                     */
    __IOM uint32_t IER;                         /*!< (@ 0x00000004) DLAB =0. Interrupt Enable Register. Contains
                                                                    individual interrupt enable bits for the
                                                                    7 potential UART1 interrupts.                              */
  };
  
  union {
    __IM  uint32_t IIR;                         /*!< (@ 0x00000008) Interrupt ID Register. Identifies which interrupt(s)
                                                                    are pending.                                               */
    __OM  uint32_t FCR;                         /*!< (@ 0x00000008) FIFO Control Register. Controls UART1 FIFO usage
                                                                    and modes.                                                 */
  };
  __IOM uint32_t  LCR;                          /*!< (@ 0x0000000C) Line Control Register. Contains controls for
                                                                    frame formatting and break generation.                     */
  __IOM uint32_t  MCR;                          /*!< (@ 0x00000010) Modem Control Register. Contains controls for
                                                                    flow control handshaking and loopback mode.                */
  __IM  uint32_t  LSR;                          /*!< (@ 0x00000014) Line Status Register. Contains flags for transmit
                                                                    and receive status, including line errors.                 */
  __IM  uint32_t  MSR;                          /*!< (@ 0x00000018) Modem Status Register. Contains handshake signal
                                                                    status flags.                                              */
  __IOM uint32_t  SCR;                          /*!< (@ 0x0000001C) Scratch Pad Register. 8-bit temporary storage
                                                                    for software.                                              */
  __IOM uint32_t  ACR;                          /*!< (@ 0x00000020) Auto-baud Control Register. Contains controls
                                                                    for the auto-baud feature.                                 */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  FDR;                          /*!< (@ 0x00000028) Fractional Divider Register. Generates a clock
                                                                    input for the baud rate divider.                           */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  TER;                          /*!< (@ 0x00000030) Transmit Enable Register. Turns off UART transmitter
                                                                    for use with software flow control.                        */
  __IM  uint32_t  RESERVED2[6];
  __IOM uint32_t  RS485CTRL;                    /*!< (@ 0x0000004C) RS-485/EIA-485 Control. Contains controls to
                                                                    configure various aspects of RS-485/EIA-485
                                                                    modes.                                                     */
  __IOM uint32_t  RS485ADRMATCH;                /*!< (@ 0x00000050) RS-485/EIA-485 address match. Contains the address
                                                                    match value for RS-485/EIA-485 mode.                       */
  __IOM uint32_t  RS485DLY;                     /*!< (@ 0x00000054) RS-485/EIA-485 direction control delay.                    */
} LPC_UART1_Type;                               /*!< Size = 88 (0x58)                                                          */



/* =========================================================================================================================== */
/* ================                                           PWM1                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief Pulse Width Modulators (PWM1) (PWM1)
  */

typedef struct {                                /*!< (@ 0x40018000) PWM1 Structure                                             */
  __IOM uint32_t  IR;                           /*!< (@ 0x00000000) Interrupt Register. The IR can be written to
                                                                    clear interrupts, or read to identify which
                                                                    PWM interrupt sources are pending.                         */
  __IOM uint32_t  TCR;                          /*!< (@ 0x00000004) Timer Control Register. The TCR is used to control
                                                                    the Timer Counter functions.                               */
  __IOM uint32_t  TC;                           /*!< (@ 0x00000008) Timer Counter. The 32 bit TC is incremented every
                                                                    PR+1 cycles of PCLK. The TC is controlled
                                                                    through the TCR.                                           */
  __IOM uint32_t  PR;                           /*!< (@ 0x0000000C) Prescale Register. Determines how often the PWM
                                                                    counter is incremented.                                    */
  __IOM uint32_t  PC;                           /*!< (@ 0x00000010) Prescale Counter. Prescaler for the main PWM
                                                                    counter.                                                   */
  __IOM uint32_t  MCR;                          /*!< (@ 0x00000014) Match Control Register. The MCR is used to control
                                                                    whether an interrupt is generated and if
                                                                    the PWM counter is reset when a Match occurs.              */
  __IOM uint32_t  MR0;                          /*!< (@ 0x00000018) Match Register. Match registersare continuously
                                                                    compared to the PWM counter in order to
                                                                    control PWMoutput edges.                                   */
  __IOM uint32_t  MR1;                          /*!< (@ 0x0000001C) Match Register. Match registersare continuously
                                                                    compared to the PWM counter in order to
                                                                    control PWMoutput edges.                                   */
  __IOM uint32_t  MR2;                          /*!< (@ 0x00000020) Match Register. Match registersare continuously
                                                                    compared to the PWM counter in order to
                                                                    control PWMoutput edges.                                   */
  __IOM uint32_t  MR3;                          /*!< (@ 0x00000024) Match Register. Match registersare continuously
                                                                    compared to the PWM counter in order to
                                                                    control PWMoutput edges.                                   */
  __IOM uint32_t  CCR;                          /*!< (@ 0x00000028) Capture Control Register. The CCR controls which
                                                                    edges of the capture inputs are used to
                                                                    load the Capture Registers and whether or
                                                                    not an interrupt is generated for a capture
                                                                    event.                                                     */
  __IOM uint32_t  CR[2];                        /*!< (@ 0x0000002C) PWM Control Register. Enables PWM outputs and
                                                                    selects either single edge or double edge
                                                                    controlled PWM outputs.                                    */
  __IM  uint32_t  RESERVED[3];
  __IOM uint32_t  MR4;                          /*!< (@ 0x00000040) Match Register. Match registersare continuously
                                                                    compared to the PWM counter in order to
                                                                    control PWMoutput edges.                                   */
  __IOM uint32_t  MR5;                          /*!< (@ 0x00000044) Match Register. Match registersare continuously
                                                                    compared to the PWM counter in order to
                                                                    control PWMoutput edges.                                   */
  __IOM uint32_t  MR6;                          /*!< (@ 0x00000048) Match Register. Match registersare continuously
                                                                    compared to the PWM counter in order to
                                                                    control PWMoutput edges.                                   */
  __IOM uint32_t  PCR;                          /*!< (@ 0x0000004C) PWM Control Register. Enables PWM outputs and
                                                                    selects either single edge or double edge
                                                                    controlled PWM outputs.                                    */
  __IOM uint32_t  LER;                          /*!< (@ 0x00000050) Load Enable Register. Enables use of updated
                                                                    PWM match values.                                          */
  __IM  uint32_t  RESERVED1[7];
  __IOM uint32_t  CTCR;                         /*!< (@ 0x00000070) Count Control Register. The CTCR selects between
                                                                    Timer and Counter mode, and in Counter mode
                                                                    selects the signal and edge(s) for counting.               */
} LPC_PWM1_Type;                                /*!< Size = 116 (0x74)                                                         */



/* =========================================================================================================================== */
/* ================                                           I2C0                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief I2C bus interface (I2C0)
  */

typedef struct {                                /*!< (@ 0x4001C000) I2C0 Structure                                             */
  __IOM uint32_t  CONSET;                       /*!< (@ 0x00000000) I2C Control Set Register. When a one is written
                                                                    to a bit of this register, the corresponding
                                                                    bit in the I2C control register is set.
                                                                    Writing a zero has no effect on the corresponding
                                                                    bit in the I2C control register.                           */
  __IM  uint32_t  STAT;                         /*!< (@ 0x00000004) I2C Status Register. During I2C operation, this
                                                                    register provides detailed status codes
                                                                    that allow software to determine the next
                                                                    action needed.                                             */
  __IOM uint32_t  DAT;                          /*!< (@ 0x00000008) I2C Data Register. During master or slave transmit
                                                                    mode, data to be transmitted is written
                                                                    to this register. During master or slave
                                                                    receive mode, data that has been received
                                                                    may be read from this register.                            */
  __IOM uint32_t  ADR0;                         /*!< (@ 0x0000000C) I2C Slave Address Register 0. Contains the 7-bit
                                                                    slave address for operation of the I2C interface
                                                                    in slave mode, and is not used in master
                                                                    mode. The least significant bit determines
                                                                    whether a slave responds to the General
                                                                    Call address.                                              */
  __IOM uint32_t  SCLH;                         /*!< (@ 0x00000010) SCH Duty Cycle Register High Half Word. Determines
                                                                    the high time of the I2C clock.                            */
  __IOM uint32_t  SCLL;                         /*!< (@ 0x00000014) SCL Duty Cycle Register Low Half Word. Determines
                                                                    the low time of the I2C clock. SCLL and
                                                                    SCLH together determine the clock frequency
                                                                    generated by an I2C master and certain times
                                                                    used in slave mode.                                        */
  __OM  uint32_t  CONCLR;                       /*!< (@ 0x00000018) I2C Control Clear Register. When a one is written
                                                                    to a bit of this register, the corresponding
                                                                    bit in the I2C control register is cleared.
                                                                    Writing a zero has no effect on the corresponding
                                                                    bit in the I2C control register.                           */
  __IOM uint32_t  MMCTRL;                       /*!< (@ 0x0000001C) Monitor mode control register.                             */
  __IOM uint32_t  ADR1;                         /*!< (@ 0x00000020) I2C Slave Address Register. Contains the 7-bit
                                                                    slave address for operation of the I2C interface
                                                                    in slave mode, and is not used in master
                                                                    mode. The least significant bit determines
                                                                    whether a slave responds to the General
                                                                    Call address.                                              */
  __IOM uint32_t  ADR2;                         /*!< (@ 0x00000024) I2C Slave Address Register. Contains the 7-bit
                                                                    slave address for operation of the I2C interface
                                                                    in slave mode, and is not used in master
                                                                    mode. The least significant bit determines
                                                                    whether a slave responds to the General
                                                                    Call address.                                              */
  __IOM uint32_t  ADR3;                         /*!< (@ 0x00000028) I2C Slave Address Register. Contains the 7-bit
                                                                    slave address for operation of the I2C interface
                                                                    in slave mode, and is not used in master
                                                                    mode. The least significant bit determines
                                                                    whether a slave responds to the General
                                                                    Call address.                                              */
  __IM  uint32_t  DATA_BUFFER;                  /*!< (@ 0x0000002C) Data buffer register. The contents of the 8 MSBs
                                                                    of the DAT shift register will be transferred
                                                                    to the DATA_BUFFER automatically after every
                                                                    nine bits (8 bits of data plus ACK or NACK)
                                                                    has been received on the bus.                              */
  __IOM uint32_t  MASK[4];                      /*!< (@ 0x00000030) I2C Slave address mask register                            */
} LPC_I2C0_Type;                                /*!< Size = 64 (0x40)                                                          */



/* =========================================================================================================================== */
/* ================                                            SPI                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief SPI (SPI)
  */

typedef struct {                                /*!< (@ 0x40020000) SPI Structure                                              */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) SPI Control Register. This register controls
                                                                    the operation of the SPI.                                  */
  __IM  uint32_t  SR;                           /*!< (@ 0x00000004) SPI Status Register. This register shows the
                                                                    status of the SPI.                                         */
  __IOM uint32_t  DR;                           /*!< (@ 0x00000008) SPI Data Register. This bi-directional register
                                                                    provides the transmit and receive data for
                                                                    the SPI. Transmit data is provided to the
                                                                    SPI0 by writing to this register. Data received
                                                                    by the SPI0 can be read from this register.                */
  __IOM uint32_t  CCR;                          /*!< (@ 0x0000000C) SPI Clock Counter Register. This register controls
                                                                    the frequency of a master's SCK0.                          */
  __IM  uint32_t  RESERVED[3];
  __IOM uint32_t  INT;                          /*!< (@ 0x0000001C) SPI Interrupt Flag. This register contains the
                                                                    interrupt flag for the SPI interface.                      */
} LPC_SPI_Type;                                 /*!< Size = 32 (0x20)                                                          */



/* =========================================================================================================================== */
/* ================                                            RTC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief Real Time Clock (RTC) (RTC)
  */

typedef struct {                                /*!< (@ 0x40024000) RTC Structure                                              */
  __IOM uint32_t  ILR;                          /*!< (@ 0x00000000) Interrupt Location Register                                */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  CCR;                          /*!< (@ 0x00000008) Clock Control Register                                     */
  __IOM uint32_t  CIIR;                         /*!< (@ 0x0000000C) Counter Increment Interrupt Register                       */
  __IOM uint32_t  AMR;                          /*!< (@ 0x00000010) Alarm Mask Register                                        */
  __IM  uint32_t  CTIME0;                       /*!< (@ 0x00000014) Consolidated Time Register 0                               */
  __IM  uint32_t  CTIME1;                       /*!< (@ 0x00000018) Consolidated Time Register 1                               */
  __IM  uint32_t  CTIME2;                       /*!< (@ 0x0000001C) Consolidated Time Register 2                               */
  __IOM uint32_t  SEC;                          /*!< (@ 0x00000020) Seconds Counter                                            */
  __IOM uint32_t  MIN;                          /*!< (@ 0x00000024) Minutes Register                                           */
  __IOM uint32_t  HRS;                          /*!< (@ 0x00000028) Hours Register                                             */
  __IOM uint32_t  DOM;                          /*!< (@ 0x0000002C) Day of Month Register                                      */
  __IOM uint32_t  DOW;                          /*!< (@ 0x00000030) Day of Week Register                                       */
  __IOM uint32_t  DOY;                          /*!< (@ 0x00000034) Day of Year Register                                       */
  __IOM uint32_t  MONTH;                        /*!< (@ 0x00000038) Months Register                                            */
  __IOM uint32_t  YEAR;                         /*!< (@ 0x0000003C) Years Register                                             */
  __IOM uint32_t  CALIBRATION;                  /*!< (@ 0x00000040) Calibration Value Register                                 */
  __IOM uint32_t  GPREG0;                       /*!< (@ 0x00000044) General Purpose Register 0                                 */
  __IOM uint32_t  GPREG1;                       /*!< (@ 0x00000048) General Purpose Register 0                                 */
  __IOM uint32_t  GPREG2;                       /*!< (@ 0x0000004C) General Purpose Register 0                                 */
  __IOM uint32_t  GPREG3;                       /*!< (@ 0x00000050) General Purpose Register 0                                 */
  __IOM uint32_t  GPREG4;                       /*!< (@ 0x00000054) General Purpose Register 0                                 */
  __IOM uint32_t  RTC_AUXEN;                    /*!< (@ 0x00000058) RTC Auxiliary Enable register                              */
  __IOM uint32_t  RTC_AUX;                      /*!< (@ 0x0000005C) RTC Auxiliary control register                             */
  __IOM uint32_t  ASEC;                         /*!< (@ 0x00000060) Alarm value for Seconds                                    */
  __IOM uint32_t  AMIN;                         /*!< (@ 0x00000064) Alarm value for Minutes                                    */
  __IOM uint32_t  AHRS;                         /*!< (@ 0x00000068) Alarm value for Hours                                      */
  __IOM uint32_t  ADOM;                         /*!< (@ 0x0000006C) Alarm value for Day of Month                               */
  __IOM uint32_t  ADOW;                         /*!< (@ 0x00000070) Alarm value for Day of Week                                */
  __IOM uint32_t  ADOY;                         /*!< (@ 0x00000074) Alarm value for Day of Year                                */
  __IOM uint32_t  AMON;                         /*!< (@ 0x00000078) Alarm value for Months                                     */
  __IOM uint32_t  AYRS;                         /*!< (@ 0x0000007C) Alarm value for Year                                       */
} LPC_RTC_Type;                                 /*!< Size = 128 (0x80)                                                         */



/* =========================================================================================================================== */
/* ================                                          GPIOINT                                          ================ */
/* =========================================================================================================================== */


/**
  * @brief GPIO (GPIOINT)
  */

typedef struct {                                /*!< (@ 0x40028080) GPIOINT Structure                                          */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000000) GPIO overall Interrupt Status.                             */
  __IM  uint32_t  STATR0;                       /*!< (@ 0x00000004) GPIO Interrupt Status for Rising edge for Port
                                                                    0.                                                         */
  __IM  uint32_t  STATF0;                       /*!< (@ 0x00000008) GPIO Interrupt Status for Falling edge for Port
                                                                    0.                                                         */
  __OM  uint32_t  CLR0;                         /*!< (@ 0x0000000C) GPIO Interrupt Clear.                                      */
  __IOM uint32_t  ENR0;                         /*!< (@ 0x00000010) GPIO Interrupt Enable for Rising edge for Port
                                                                    0.                                                         */
  __IOM uint32_t  ENF0;                         /*!< (@ 0x00000014) GPIO Interrupt Enable for Falling edge for Port
                                                                    0.                                                         */
  __IM  uint32_t  RESERVED[3];
  __IM  uint32_t  STATR2;                       /*!< (@ 0x00000024) GPIO Interrupt Status for Rising edge for Port
                                                                    0.                                                         */
  __IM  uint32_t  STATF2;                       /*!< (@ 0x00000028) GPIO Interrupt Status for Falling edge for Port
                                                                    0.                                                         */
  __OM  uint32_t  CLR2;                         /*!< (@ 0x0000002C) GPIO Interrupt Clear.                                      */
  __IOM uint32_t  ENR2;                         /*!< (@ 0x00000030) GPIO Interrupt Enable for Rising edge for Port
                                                                    0.                                                         */
  __IOM uint32_t  ENF2;                         /*!< (@ 0x00000034) GPIO Interrupt Enable for Falling edge for Port
                                                                    0.                                                         */
} LPC_GPIOINT_Type;                             /*!< Size = 56 (0x38)                                                          */



/* =========================================================================================================================== */
/* ================                                        PINCONNECT                                         ================ */
/* =========================================================================================================================== */


/**
  * @brief Pin connect block (PINCONNECT)
  */

typedef struct {                                /*!< (@ 0x4002C000) PINCONNECT Structure                                       */
  __IOM uint32_t  PINSEL0;                      /*!< (@ 0x00000000) Pin function select register 0.                            */
  __IOM uint32_t  PINSEL1;                      /*!< (@ 0x00000004) Pin function select register 1.                            */
  __IOM uint32_t  PINSEL2;                      /*!< (@ 0x00000008) Pin function select register 2.                            */
  __IOM uint32_t  PINSEL3;                      /*!< (@ 0x0000000C) Pin function select register 3.                            */
  __IOM uint32_t  PINSEL4;                      /*!< (@ 0x00000010) Pin function select register 4                             */
  __IM  uint32_t  RESERVED[2];
  __IOM uint32_t  PINSEL7;                      /*!< (@ 0x0000001C) Pin function select register 7                             */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  PINSEL9;                      /*!< (@ 0x00000024) Pin function select register 9                             */
  __IOM uint32_t  PINSEL10;                     /*!< (@ 0x00000028) Pin function select register 10                            */
  __IM  uint32_t  RESERVED2[5];
  __IOM uint32_t  PINMODE0;                     /*!< (@ 0x00000040) Pin mode select register 0                                 */
  __IOM uint32_t  PINMODE1;                     /*!< (@ 0x00000044) Pin mode select register 1                                 */
  __IOM uint32_t  PINMODE2;                     /*!< (@ 0x00000048) Pin mode select register 2                                 */
  __IOM uint32_t  PINMODE3;                     /*!< (@ 0x0000004C) Pin mode select register 3.                                */
  __IOM uint32_t  PINMODE4;                     /*!< (@ 0x00000050) Pin mode select register 4                                 */
  __IM  uint32_t  RESERVED3[2];
  __IOM uint32_t  PINMODE7;                     /*!< (@ 0x0000005C) Pin mode select register 7                                 */
  __IM  uint32_t  RESERVED4;
  __IOM uint32_t  PINMODE9;                     /*!< (@ 0x00000064) Pin mode select register 9                                 */
  __IOM uint32_t  PINMODE_OD0;                  /*!< (@ 0x00000068) Open drain mode control register 0                         */
  __IOM uint32_t  PINMODE_OD1;                  /*!< (@ 0x0000006C) Open drain mode control register 1                         */
  __IOM uint32_t  PINMODE_OD2;                  /*!< (@ 0x00000070) Open drain mode control register 2                         */
  __IOM uint32_t  PINMODE_OD3;                  /*!< (@ 0x00000074) Open drain mode control register 3                         */
  __IOM uint32_t  PINMODE_OD4;                  /*!< (@ 0x00000078) Open drain mode control register 4                         */
  __IOM uint32_t  I2CPADCFG;                    /*!< (@ 0x0000007C) I2C Pin Configuration register                             */
} LPC_PINCONNECT_Type;                          /*!< Size = 128 (0x80)                                                         */



/* =========================================================================================================================== */
/* ================                                           SSP1                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief SSP1 controller (SSP1)
  */

typedef struct {                                /*!< (@ 0x40030000) SSP1 Structure                                             */
  __IOM uint32_t  CR0;                          /*!< (@ 0x00000000) Control Register 0. Selects the serial clock
                                                                    rate, bus type, and data size.                             */
  __IOM uint32_t  CR1;                          /*!< (@ 0x00000004) Control Register 1. Selects master/slave and
                                                                    other modes.                                               */
  __IOM uint32_t  DR;                           /*!< (@ 0x00000008) Data Register. Writes fill the transmit FIFO,
                                                                    and reads empty the receive FIFO.                          */
  __IM  uint32_t  SR;                           /*!< (@ 0x0000000C) Status Register                                            */
  __IOM uint32_t  CPSR;                         /*!< (@ 0x00000010) Clock Prescale Register                                    */
  __IOM uint32_t  IMSC;                         /*!< (@ 0x00000014) Interrupt Mask Set and Clear Register                      */
  __IM  uint32_t  RIS;                          /*!< (@ 0x00000018) Raw Interrupt Status Register                              */
  __IM  uint32_t  MIS;                          /*!< (@ 0x0000001C) Masked Interrupt Status Register                           */
  __OM  uint32_t  ICR;                          /*!< (@ 0x00000020) SSPICR Interrupt Clear Register                            */
  __IOM uint32_t  DMACR;                        /*!< (@ 0x00000024) SSP0 DMA control register                                  */
} LPC_SSP1_Type;                                /*!< Size = 40 (0x28)                                                          */



/* =========================================================================================================================== */
/* ================                                            ADC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief Analog-to-Digital Converter (ADC) (ADC)
  */

typedef struct {                                /*!< (@ 0x40034000) ADC Structure                                              */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) A/D Control Register. The ADCR register must
                                                                    be written to select the operating mode
                                                                    before A/D conversion can occur.                           */
  __IOM uint32_t  GDR;                          /*!< (@ 0x00000004) A/D Global Data Register. This register contains
                                                                    the ADC's DONE bit and the result of the
                                                                    most recent A/D conversion.                                */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  INTEN;                        /*!< (@ 0x0000000C) A/D Interrupt Enable Register. This register
                                                                    contains enable bits that allow the DONE
                                                                    flag of each A/D channel to be included
                                                                    or excluded from contributing to the generation
                                                                    of an A/D interrupt.                                       */
  __IM  uint32_t  DR[8];                        /*!< (@ 0x00000010) A/D Channel 0 Data Register. This register contains
                                                                    the result of the most recent conversion
                                                                    completed on channel 0.                                    */
  __IM  uint32_t  STAT;                         /*!< (@ 0x00000030) A/D Status Register. This register contains DONE
                                                                    and OVERRUN flags for all of the A/D channels,
                                                                    as well as the A/D interrupt/DMA flag.                     */
  __IOM uint32_t  TRM;                          /*!< (@ 0x00000034) ADC trim register.                                         */
} LPC_ADC_Type;                                 /*!< Size = 56 (0x38)                                                          */



/* =========================================================================================================================== */
/* ================                                         CANAFRAM                                          ================ */
/* =========================================================================================================================== */


/**
  * @brief CAN acceptance filter RAM (CANAFRAM)
  */

typedef struct {                                /*!< (@ 0x40038000) CANAFRAM Structure                                         */
  __IOM uint32_t  MASK[512];                    /*!< (@ 0x00000000) CAN AF ram access register                                 */
} LPC_CANAFRAM_Type;                            /*!< Size = 2048 (0x800)                                                       */



/* =========================================================================================================================== */
/* ================                                           CANAF                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief CAN controller acceptance filter (CANAF)
  */

typedef struct {                                /*!< (@ 0x4003C000) CANAF Structure                                            */
  __IOM uint32_t  AFMR;                         /*!< (@ 0x00000000) Acceptance Filter Register                                 */
  __IOM uint32_t  SFF_SA;                       /*!< (@ 0x00000004) Standard Frame Individual Start Address Register           */
  __IOM uint32_t  SFF_GRP_SA;                   /*!< (@ 0x00000008) Standard Frame Group Start Address Register                */
  __IOM uint32_t  EFF_SA;                       /*!< (@ 0x0000000C) Extended Frame Start Address Register                      */
  __IOM uint32_t  EFF_GRP_SA;                   /*!< (@ 0x00000010) Extended Frame Group Start Address Register                */
  __IOM uint32_t  ENDOFTABLE;                   /*!< (@ 0x00000014) End of AF Tables register                                  */
  __IM  uint32_t  LUTERRAD;                     /*!< (@ 0x00000018) LUT Error Address register                                 */
  __IM  uint32_t  LUTERR;                       /*!< (@ 0x0000001C) LUT Error Register                                         */
  __IOM uint32_t  FCANIE;                       /*!< (@ 0x00000020) FullCAN interrupt enable register                          */
  __IOM uint32_t  FCANIC0;                      /*!< (@ 0x00000024) FullCAN interrupt and capture register0                    */
  __IOM uint32_t  FCANIC1;                      /*!< (@ 0x00000028) FullCAN interrupt and capture register1                    */
} LPC_CANAF_Type;                               /*!< Size = 44 (0x2c)                                                          */



/* =========================================================================================================================== */
/* ================                                           CCAN                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief Central CAN controller (CCAN)
  */

typedef struct {                                /*!< (@ 0x40040000) CCAN Structure                                             */
  __IM  uint32_t  TXSR;                         /*!< (@ 0x00000000) CAN Central Transmit Status Register                       */
  __IM  uint32_t  RXSR;                         /*!< (@ 0x00000004) CAN Central Receive Status Register                        */
  __IM  uint32_t  MSR;                          /*!< (@ 0x00000008) CAN Central Miscellaneous Register                         */
} LPC_CCAN_Type;                                /*!< Size = 12 (0xc)                                                           */



/* =========================================================================================================================== */
/* ================                                           CAN1                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief CAN1 controller (CAN1)
  */

typedef struct {                                /*!< (@ 0x40044000) CAN1 Structure                                             */
  __IOM uint32_t  MOD;                          /*!< (@ 0x00000000) Controls the operating mode of the CAN Controller.         */
  __OM  uint32_t  CMR;                          /*!< (@ 0x00000004) Command bits that affect the state of the CAN
                                                                    Controller                                                 */
  __IM  uint32_t  GSR;                          /*!< (@ 0x00000008) Global Controller Status and Error Counters.
                                                                    The error counters can only be written when
                                                                    RM in CANMOD is 1.                                         */
  __IM  uint32_t  ICR;                          /*!< (@ 0x0000000C) Interrupt status, Arbitration Lost Capture, Error
                                                                    Code Capture                                               */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000010) Interrupt Enable                                           */
  __IOM uint32_t  BTR;                          /*!< (@ 0x00000014) Bus Timing. Can only be written when RM in CANMOD
                                                                    is 1.                                                      */
  __IOM uint32_t  EWL;                          /*!< (@ 0x00000018) Error Warning Limit. Can only be written when
                                                                    RM in CANMOD is 1.                                         */
  __IM  uint32_t  SR;                           /*!< (@ 0x0000001C) Status Register                                            */
  __IOM uint32_t  RFS;                          /*!< (@ 0x00000020) Receive frame status. Can only be written when
                                                                    RM in CANMOD is 1.                                         */
  __IOM uint32_t  RID;                          /*!< (@ 0x00000024) Received Identifier. Can only be written when
                                                                    RM in CANMOD is 1.                                         */
  __IOM uint32_t  RDA;                          /*!< (@ 0x00000028) Received data bytes 1-4. Can only be written
                                                                    when RM in CANMOD is 1.                                    */
  __IOM uint32_t  RDB;                          /*!< (@ 0x0000002C) Received data bytes 5-8. Can only be written
                                                                    when RM in CANMOD is 1.                                    */
  __IOM uint32_t  TFI1;                         /*!< (@ 0x00000030) Transmitframe info (Tx Buffer )                            */
  __IOM uint32_t  TID1;                         /*!< (@ 0x00000034) TransmitIdentifier (Tx Buffer)                             */
  __IOM uint32_t  TDA1;                         /*!< (@ 0x00000038) Transmitdata bytes 1-4 (Tx Buffer)                         */
  __IOM uint32_t  TDB1;                         /*!< (@ 0x0000003C) Transmitdata bytes 5-8 (Tx Buffer )                        */
  __IOM uint32_t  TFI2;                         /*!< (@ 0x00000040) Transmitframe info (Tx Buffer )                            */
  __IOM uint32_t  TID2;                         /*!< (@ 0x00000044) TransmitIdentifier (Tx Buffer)                             */
  __IOM uint32_t  TDA2;                         /*!< (@ 0x00000048) Transmitdata bytes 1-4 (Tx Buffer)                         */
  __IOM uint32_t  TDB2;                         /*!< (@ 0x0000004C) Transmitdata bytes 5-8 (Tx Buffer )                        */
  __IOM uint32_t  TFI3;                         /*!< (@ 0x00000050) Transmitframe info (Tx Buffer )                            */
  __IOM uint32_t  TID3;                         /*!< (@ 0x00000054) TransmitIdentifier (Tx Buffer)                             */
  __IOM uint32_t  TDA3;                         /*!< (@ 0x00000058) Transmitdata bytes 1-4 (Tx Buffer)                         */
  __IOM uint32_t  TDB3;                         /*!< (@ 0x0000005C) Transmitdata bytes 5-8 (Tx Buffer )                        */
} LPC_CAN1_Type;                                /*!< Size = 96 (0x60)                                                          */



/* =========================================================================================================================== */
/* ================                                           CAN2                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief CAN1 controller (CAN2)
  */

typedef struct {                                /*!< (@ 0x40048000) CAN2 Structure                                             */
  __IOM uint32_t  MOD;                          /*!< (@ 0x00000000) Controls the operating mode of the CAN Controller.         */
  __OM  uint32_t  CMR;                          /*!< (@ 0x00000004) Command bits that affect the state of the CAN
                                                                    Controller                                                 */
  __IM  uint32_t  GSR;                          /*!< (@ 0x00000008) Global Controller Status and Error Counters.
                                                                    The error counters can only be written when
                                                                    RM in CANMOD is 1.                                         */
  __IM  uint32_t  ICR;                          /*!< (@ 0x0000000C) Interrupt status, Arbitration Lost Capture, Error
                                                                    Code Capture                                               */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000010) Interrupt Enable                                           */
  __IOM uint32_t  BTR;                          /*!< (@ 0x00000014) Bus Timing. Can only be written when RM in CANMOD
                                                                    is 1.                                                      */
  __IOM uint32_t  EWL;                          /*!< (@ 0x00000018) Error Warning Limit. Can only be written when
                                                                    RM in CANMOD is 1.                                         */
  __IM  uint32_t  SR;                           /*!< (@ 0x0000001C) Status Register                                            */
  __IOM uint32_t  RFS;                          /*!< (@ 0x00000020) Receive frame status. Can only be written when
                                                                    RM in CANMOD is 1.                                         */
  __IOM uint32_t  RID;                          /*!< (@ 0x00000024) Received Identifier. Can only be written when
                                                                    RM in CANMOD is 1.                                         */
  __IOM uint32_t  RDA;                          /*!< (@ 0x00000028) Received data bytes 1-4. Can only be written
                                                                    when RM in CANMOD is 1.                                    */
  __IOM uint32_t  RDB;                          /*!< (@ 0x0000002C) Received data bytes 5-8. Can only be written
                                                                    when RM in CANMOD is 1.                                    */
  __IOM uint32_t  TFI1;                         /*!< (@ 0x00000030) Transmitframe info (Tx Buffer )                            */
  __IOM uint32_t  TID1;                         /*!< (@ 0x00000034) TransmitIdentifier (Tx Buffer)                             */
  __IOM uint32_t  TDA1;                         /*!< (@ 0x00000038) Transmitdata bytes 1-4 (Tx Buffer)                         */
  __IOM uint32_t  TDB1;                         /*!< (@ 0x0000003C) Transmitdata bytes 5-8 (Tx Buffer )                        */
  __IOM uint32_t  TFI2;                         /*!< (@ 0x00000040) Transmitframe info (Tx Buffer )                            */
  __IOM uint32_t  TID2;                         /*!< (@ 0x00000044) TransmitIdentifier (Tx Buffer)                             */
  __IOM uint32_t  TDA2;                         /*!< (@ 0x00000048) Transmitdata bytes 1-4 (Tx Buffer)                         */
  __IOM uint32_t  TDB2;                         /*!< (@ 0x0000004C) Transmitdata bytes 5-8 (Tx Buffer )                        */
  __IOM uint32_t  TFI3;                         /*!< (@ 0x00000050) Transmitframe info (Tx Buffer )                            */
  __IOM uint32_t  TID3;                         /*!< (@ 0x00000054) TransmitIdentifier (Tx Buffer)                             */
  __IOM uint32_t  TDA3;                         /*!< (@ 0x00000058) Transmitdata bytes 1-4 (Tx Buffer)                         */
  __IOM uint32_t  TDB3;                         /*!< (@ 0x0000005C) Transmitdata bytes 5-8 (Tx Buffer )                        */
} LPC_CAN2_Type;                                /*!< Size = 96 (0x60)                                                          */



/* =========================================================================================================================== */
/* ================                                           SSP0                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief SSP controller (SSP0)
  */

typedef struct {                                /*!< (@ 0x40088000) SSP0 Structure                                             */
  __IOM uint32_t  CR0;                          /*!< (@ 0x00000000) Control Register 0. Selects the serial clock
                                                                    rate, bus type, and data size.                             */
  __IOM uint32_t  CR1;                          /*!< (@ 0x00000004) Control Register 1. Selects master/slave and
                                                                    other modes.                                               */
  __IOM uint32_t  DR;                           /*!< (@ 0x00000008) Data Register. Writes fill the transmit FIFO,
                                                                    and reads empty the receive FIFO.                          */
  __IM  uint32_t  SR;                           /*!< (@ 0x0000000C) Status Register                                            */
  __IOM uint32_t  CPSR;                         /*!< (@ 0x00000010) Clock Prescale Register                                    */
  __IOM uint32_t  IMSC;                         /*!< (@ 0x00000014) Interrupt Mask Set and Clear Register                      */
  __IM  uint32_t  RIS;                          /*!< (@ 0x00000018) Raw Interrupt Status Register                              */
  __IM  uint32_t  MIS;                          /*!< (@ 0x0000001C) Masked Interrupt Status Register                           */
  __OM  uint32_t  ICR;                          /*!< (@ 0x00000020) SSPICR Interrupt Clear Register                            */
  __IOM uint32_t  DMACR;                        /*!< (@ 0x00000024) SSP0 DMA control register                                  */
} LPC_SSP0_Type;                                /*!< Size = 40 (0x28)                                                          */



/* =========================================================================================================================== */
/* ================                                            DAC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief Digital-to-Analog Converter (DAC) (DAC)
  */

typedef struct {                                /*!< (@ 0x4008C000) DAC Structure                                              */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) D/A Converter Register. This register contains
                                                                    the digital value to be converted to analog
                                                                    and a power control bit.                                   */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000004) DAC Control register. This register controls
                                                                    DMA and timer operation.                                   */
  __IOM uint32_t  CNTVAL;                       /*!< (@ 0x00000008) DAC Counter Value register. This register contains
                                                                    the reload value for the DAC DMA/Interrupt
                                                                    timer.                                                     */
} LPC_DAC_Type;                                 /*!< Size = 12 (0xc)                                                           */



/* =========================================================================================================================== */
/* ================                                          TIMER2                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief Timer0/1/2/3 (TIMER2)
  */

typedef struct {                                /*!< (@ 0x40090000) TIMER2 Structure                                           */
  __IOM uint32_t  IR;                           /*!< (@ 0x00000000) Interrupt Register. The IR can be written to
                                                                    clear interrupts. The IR can be read to
                                                                    identify which of eight possible interrupt
                                                                    sources are pending.                                       */
  __IOM uint32_t  TCR;                          /*!< (@ 0x00000004) Timer Control Register. The TCR is used to control
                                                                    the Timer Counter functions. The Timer Counter
                                                                    can be disabled or reset through the TCR.                  */
  __IOM uint32_t  TC;                           /*!< (@ 0x00000008) Timer Counter. The 32 bit TC is incremented every
                                                                    PR+1 cycles of PCLK. The TC is controlled
                                                                    through the TCR.                                           */
  __IOM uint32_t  PR;                           /*!< (@ 0x0000000C) Prescale Register. When the Prescale Counter
                                                                    (PC) is equal to this value, the next clock
                                                                    increments the TC and clears the PC.                       */
  __IOM uint32_t  PC;                           /*!< (@ 0x00000010) Prescale Counter. The 32 bit PC is a counter
                                                                    which is incremented to the value stored
                                                                    in PR. When the value in PR is reached,
                                                                    the TC is incremented and the PC is cleared.
                                                                    The PC is observable and controllable through
                                                                    the bus interface.                                         */
  __IOM uint32_t  MCR;                          /*!< (@ 0x00000014) Match Control Register. The MCR is used to control
                                                                    if an interrupt is generated and if the
                                                                    TC is reset when a Match occurs.                           */
  __IOM uint32_t  MR[4];                        /*!< (@ 0x00000018) Match Register 0. MR0 can be enabled through
                                                                    the MCR to reset the TC, stop both the TC
                                                                    and PC, and/or generate an interrupt every
                                                                    time MR0 matches the TC.                                   */
  __IOM uint32_t  CCR;                          /*!< (@ 0x00000028) Capture Control Register. The CCR controls which
                                                                    edges of the capture inputs are used to
                                                                    load the Capture Registers and whether or
                                                                    not an interrupt is generated when a capture
                                                                    takes place.                                               */
  __IM  uint32_t  CR[2];                        /*!< (@ 0x0000002C) Capture Register 0. CR0 is loaded with the value
                                                                    of TC when there is an event on the CAPn.0
                                                                    input.                                                     */
  __IM  uint32_t  RESERVED[2];
  __IOM uint32_t  EMR;                          /*!< (@ 0x0000003C) External Match Register. The EMR controls the
                                                                    external match pins.                                       */
  __IM  uint32_t  RESERVED1[12];
  __IOM uint32_t  CTCR;                         /*!< (@ 0x00000070) Count Control Register. The CTCR selects between
                                                                    Timer and Counter mode, and in Counter mode
                                                                    selects the signal and edge(s) for counting.               */
} LPC_TIMER2_Type;                              /*!< Size = 116 (0x74)                                                         */



/* =========================================================================================================================== */
/* ================                                          TIMER3                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief Timer0/1/2/3 (TIMER3)
  */

typedef struct {                                /*!< (@ 0x40094000) TIMER3 Structure                                           */
  __IOM uint32_t  IR;                           /*!< (@ 0x00000000) Interrupt Register. The IR can be written to
                                                                    clear interrupts. The IR can be read to
                                                                    identify which of eight possible interrupt
                                                                    sources are pending.                                       */
  __IOM uint32_t  TCR;                          /*!< (@ 0x00000004) Timer Control Register. The TCR is used to control
                                                                    the Timer Counter functions. The Timer Counter
                                                                    can be disabled or reset through the TCR.                  */
  __IOM uint32_t  TC;                           /*!< (@ 0x00000008) Timer Counter. The 32 bit TC is incremented every
                                                                    PR+1 cycles of PCLK. The TC is controlled
                                                                    through the TCR.                                           */
  __IOM uint32_t  PR;                           /*!< (@ 0x0000000C) Prescale Register. When the Prescale Counter
                                                                    (PC) is equal to this value, the next clock
                                                                    increments the TC and clears the PC.                       */
  __IOM uint32_t  PC;                           /*!< (@ 0x00000010) Prescale Counter. The 32 bit PC is a counter
                                                                    which is incremented to the value stored
                                                                    in PR. When the value in PR is reached,
                                                                    the TC is incremented and the PC is cleared.
                                                                    The PC is observable and controllable through
                                                                    the bus interface.                                         */
  __IOM uint32_t  MCR;                          /*!< (@ 0x00000014) Match Control Register. The MCR is used to control
                                                                    if an interrupt is generated and if the
                                                                    TC is reset when a Match occurs.                           */
  __IOM uint32_t  MR[4];                        /*!< (@ 0x00000018) Match Register 0. MR0 can be enabled through
                                                                    the MCR to reset the TC, stop both the TC
                                                                    and PC, and/or generate an interrupt every
                                                                    time MR0 matches the TC.                                   */
  __IOM uint32_t  CCR;                          /*!< (@ 0x00000028) Capture Control Register. The CCR controls which
                                                                    edges of the capture inputs are used to
                                                                    load the Capture Registers and whether or
                                                                    not an interrupt is generated when a capture
                                                                    takes place.                                               */
  __IM  uint32_t  CR[2];                        /*!< (@ 0x0000002C) Capture Register 0. CR0 is loaded with the value
                                                                    of TC when there is an event on the CAPn.0
                                                                    input.                                                     */
  __IM  uint32_t  RESERVED[2];
  __IOM uint32_t  EMR;                          /*!< (@ 0x0000003C) External Match Register. The EMR controls the
                                                                    external match pins.                                       */
  __IM  uint32_t  RESERVED1[12];
  __IOM uint32_t  CTCR;                         /*!< (@ 0x00000070) Count Control Register. The CTCR selects between
                                                                    Timer and Counter mode, and in Counter mode
                                                                    selects the signal and edge(s) for counting.               */
} LPC_TIMER3_Type;                              /*!< Size = 116 (0x74)                                                         */



/* =========================================================================================================================== */
/* ================                                           UART2                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief UART0/2/3 (UART2)
  */

typedef struct {                                /*!< (@ 0x40098000) UART2 Structure                                            */
  
  union {
    __IM  uint32_t RBR;                         /*!< (@ 0x00000000) Receiver Buffer Register. Contains the next received
                                                                    character to be read (DLAB =0).                            */
    __OM  uint32_t THR;                         /*!< (@ 0x00000000) Transmit Holding Regiter. The next character
                                                                    to be transmitted is written here (DLAB
                                                                    =0).                                                       */
    __IOM uint32_t DLL;                         /*!< (@ 0x00000000) Divisor Latch LSB. Least significant byte of
                                                                    the baud rate divisor value. The full divisor
                                                                    is used to generate a baud rate from the
                                                                    fractional rate divider (DLAB =1).                         */
  };
  
  union {
    __IOM uint32_t DLM;                         /*!< (@ 0x00000004) Divisor Latch MSB. Most significant byte of the
                                                                    baud rate divisor value. The full divisor
                                                                    is used to generate a baud rate from the
                                                                    fractional rate divider (DLAB =1).                         */
    __IOM uint32_t IER;                         /*!< (@ 0x00000004) Interrupt Enable Register. Contains individual
                                                                    interrupt enable bits for the 7 potential
                                                                    UART interrupts (DLAB =0).                                 */
  };
  
  union {
    __IM  uint32_t IIR;                         /*!< (@ 0x00000008) Interrupt ID Register. Identifies which interrupt(s)
                                                                    are pending.                                               */
    __OM  uint32_t FCR;                         /*!< (@ 0x00000008) FIFO Control Register. Controls UART FIFO usage
                                                                    and modes.                                                 */
  };
  __IOM uint32_t  LCR;                          /*!< (@ 0x0000000C) Line Control Register. Contains controls for
                                                                    frame formatting and break generation.                     */
  __IM  uint32_t  RESERVED;
  __IM  uint32_t  LSR;                          /*!< (@ 0x00000014) Line Status Register. Contains flags for transmit
                                                                    and receive status, including line errors.                 */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  SCR;                          /*!< (@ 0x0000001C) Scratch Pad Register. 8-bit temporary storage
                                                                    for software.                                              */
  __IOM uint32_t  ACR;                          /*!< (@ 0x00000020) Auto-baud Control Register. Contains controls
                                                                    for the auto-baud feature.                                 */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  FDR;                          /*!< (@ 0x00000028) Fractional Divider Register. Generates a clock
                                                                    input for the baud rate divider.                           */
  __IM  uint32_t  RESERVED3;
  __IOM uint32_t  TER;                          /*!< (@ 0x00000030) Transmit Enable Register. Turns off UART transmitter
                                                                    for use with software flow control.                        */
  __IM  uint32_t  RESERVED4[6];
  __IOM uint32_t  RS485CTRL;                    /*!< (@ 0x0000004C) RS-485/EIA-485 Control. Contains controls to
                                                                    configure various aspects of RS-485/EIA-485
                                                                    modes.                                                     */
  __IOM uint32_t  RS485ADRMATCH;                /*!< (@ 0x00000050) RS-485/EIA-485 address match. Contains the address
                                                                    match value for RS-485/EIA-485 mode.                       */
  __IOM uint32_t  RS485DLY;                     /*!< (@ 0x00000054) RS-485/EIA-485 direction control delay.                    */
} LPC_UART2_Type;                               /*!< Size = 88 (0x58)                                                          */



/* =========================================================================================================================== */
/* ================                                           UART3                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief UART0/2/3 (UART3)
  */

typedef struct {                                /*!< (@ 0x4009C000) UART3 Structure                                            */
  
  union {
    __IM  uint32_t RBR;                         /*!< (@ 0x00000000) Receiver Buffer Register. Contains the next received
                                                                    character to be read (DLAB =0).                            */
    __OM  uint32_t THR;                         /*!< (@ 0x00000000) Transmit Holding Regiter. The next character
                                                                    to be transmitted is written here (DLAB
                                                                    =0).                                                       */
    __IOM uint32_t DLL;                         /*!< (@ 0x00000000) Divisor Latch LSB. Least significant byte of
                                                                    the baud rate divisor value. The full divisor
                                                                    is used to generate a baud rate from the
                                                                    fractional rate divider (DLAB =1).                         */
  };
  
  union {
    __IOM uint32_t DLM;                         /*!< (@ 0x00000004) Divisor Latch MSB. Most significant byte of the
                                                                    baud rate divisor value. The full divisor
                                                                    is used to generate a baud rate from the
                                                                    fractional rate divider (DLAB =1).                         */
    __IOM uint32_t IER;                         /*!< (@ 0x00000004) Interrupt Enable Register. Contains individual
                                                                    interrupt enable bits for the 7 potential
                                                                    UART interrupts (DLAB =0).                                 */
  };
  
  union {
    __IM  uint32_t IIR;                         /*!< (@ 0x00000008) Interrupt ID Register. Identifies which interrupt(s)
                                                                    are pending.                                               */
    __OM  uint32_t FCR;                         /*!< (@ 0x00000008) FIFO Control Register. Controls UART FIFO usage
                                                                    and modes.                                                 */
  };
  __IOM uint32_t  LCR;                          /*!< (@ 0x0000000C) Line Control Register. Contains controls for
                                                                    frame formatting and break generation.                     */
  __IM  uint32_t  RESERVED;
  __IM  uint32_t  LSR;                          /*!< (@ 0x00000014) Line Status Register. Contains flags for transmit
                                                                    and receive status, including line errors.                 */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  SCR;                          /*!< (@ 0x0000001C) Scratch Pad Register. 8-bit temporary storage
                                                                    for software.                                              */
  __IOM uint32_t  ACR;                          /*!< (@ 0x00000020) Auto-baud Control Register. Contains controls
                                                                    for the auto-baud feature.                                 */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  FDR;                          /*!< (@ 0x00000028) Fractional Divider Register. Generates a clock
                                                                    input for the baud rate divider.                           */
  __IM  uint32_t  RESERVED3;
  __IOM uint32_t  TER;                          /*!< (@ 0x00000030) Transmit Enable Register. Turns off UART transmitter
                                                                    for use with software flow control.                        */
  __IM  uint32_t  RESERVED4[6];
  __IOM uint32_t  RS485CTRL;                    /*!< (@ 0x0000004C) RS-485/EIA-485 Control. Contains controls to
                                                                    configure various aspects of RS-485/EIA-485
                                                                    modes.                                                     */
  __IOM uint32_t  RS485ADRMATCH;                /*!< (@ 0x00000050) RS-485/EIA-485 address match. Contains the address
                                                                    match value for RS-485/EIA-485 mode.                       */
  __IOM uint32_t  RS485DLY;                     /*!< (@ 0x00000054) RS-485/EIA-485 direction control delay.                    */
} LPC_UART3_Type;                               /*!< Size = 88 (0x58)                                                          */



/* =========================================================================================================================== */
/* ================                                            I2S                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief I2S interface (I2S)
  */

typedef struct {                                /*!< (@ 0x400A8000) I2S Structure                                              */
  __IOM uint32_t  DAO;                          /*!< (@ 0x00000000) I2S Digital Audio Output Register. Contains control
                                                                    bits for the I2S transmit channel.                         */
  __IOM uint32_t  DAI;                          /*!< (@ 0x00000004) I2S Digital Audio Input Register. Contains control
                                                                    bits for the I2S receive channel.                          */
  __OM  uint32_t  TXFIFO;                       /*!< (@ 0x00000008) I2S Transmit FIFO. Access register for the 8
                                                                    x 32-bit transmitter FIFO.                                 */
  __IM  uint32_t  RXFIFO;                       /*!< (@ 0x0000000C) I2S Receive FIFO. Access register for the 8 x
                                                                    32-bit receiver FIFO.                                      */
  __IM  uint32_t  STATE;                        /*!< (@ 0x00000010) I2S Status Feedback Register. Contains status
                                                                    information about the I2S interface.                       */
  __IOM uint32_t  DMA1;                         /*!< (@ 0x00000014) I2S DMA Configuration Register 1. Contains control
                                                                    information for DMA request 1.                             */
  __IOM uint32_t  DMA2;                         /*!< (@ 0x00000018) I2S DMA Configuration Register 2. Contains control
                                                                    information for DMA request 2.                             */
  __IOM uint32_t  IRQ;                          /*!< (@ 0x0000001C) I2S Interrupt Request Control Register. Contains
                                                                    bits that control how the I2S interrupt
                                                                    request is generated.                                      */
  __IOM uint32_t  TXRATE;                       /*!< (@ 0x00000020) I2S Transmit MCLK divider. This register determines
                                                                    the I2S TX MCLK rate by specifying the value
                                                                    to divide PCLK by in order to produce MCLK.                */
  __IOM uint32_t  RXRATE;                       /*!< (@ 0x00000024) I2S Receive MCLK divider. This register determines
                                                                    the I2S RX MCLK rate by specifying the value
                                                                    to divide PCLK by in order to produce MCLK.                */
  __IOM uint32_t  TXBITRATE;                    /*!< (@ 0x00000028) I2S Transmit bit rate divider. This register
                                                                    determines the I2S transmit bit rate by
                                                                    specifying the value to divide TX_MCLK by
                                                                    in order to produce the transmit bit clock.                */
  __IOM uint32_t  RXBITRATE;                    /*!< (@ 0x0000002C) I2S Receive bit rate divider. This register determines
                                                                    the I2S receive bit rate by specifying the
                                                                    value to divide RX_MCLK by in order to produce
                                                                    the receive bit clock.                                     */
  __IOM uint32_t  TXMODE;                       /*!< (@ 0x00000030) I2S Transmit mode control.                                 */
  __IOM uint32_t  RXMODE;                       /*!< (@ 0x00000034) I2S Receive mode control.                                  */
} LPC_I2S_Type;                                 /*!< Size = 56 (0x38)                                                          */



/* =========================================================================================================================== */
/* ================                                          RITIMER                                          ================ */
/* =========================================================================================================================== */


/**
  * @brief Repetitive Interrupt Timer (RIT) (RITIMER)
  */

typedef struct {                                /*!< (@ 0x400B0000) RITIMER Structure                                          */
  __IOM uint32_t  COMPVAL;                      /*!< (@ 0x00000000) Compare register                                           */
  __IOM uint32_t  MASK;                         /*!< (@ 0x00000004) Mask register. This register holds the 32-bit
                                                                    mask value. A 1 written to any bit will
                                                                    force a compare on the corresponding bit
                                                                    of the counter and compare register.                       */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000008) Control register.                                          */
  __IOM uint32_t  COUNTER;                      /*!< (@ 0x0000000C) 32-bit counter                                             */
} LPC_RITIMER_Type;                             /*!< Size = 16 (0x10)                                                          */



/* =========================================================================================================================== */
/* ================                                           MCPWM                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief Motor Control PWM (MCPWM)
  */

typedef struct {                                /*!< (@ 0x400B8000) MCPWM Structure                                            */
  __IM  uint32_t  CON;                          /*!< (@ 0x00000000) PWM Control read address                                   */
  __OM  uint32_t  CON_SET;                      /*!< (@ 0x00000004) PWM Control set address                                    */
  __OM  uint32_t  CON_CLR;                      /*!< (@ 0x00000008) PWM Control clear address                                  */
  __IM  uint32_t  CAPCON;                       /*!< (@ 0x0000000C) Capture Control read address                               */
  __OM  uint32_t  CAPCON_SET;                   /*!< (@ 0x00000010) Capture Control set address                                */
  __OM  uint32_t  CAPCON_CLR;                   /*!< (@ 0x00000014) Event Control clear address                                */
  __IOM uint32_t  TC[3];                        /*!< (@ 0x00000018) Timer Counter register                                     */
  __IOM uint32_t  LIM[3];                       /*!< (@ 0x00000024) Limit register                                             */
  __IOM uint32_t  MAT[3];                       /*!< (@ 0x00000030) Match register                                             */
  __IOM uint32_t  DT;                           /*!< (@ 0x0000003C) Dead time register                                         */
  __IOM uint32_t  CP;                           /*!< (@ 0x00000040) Communication Pattern register                             */
  __IM  uint32_t  CAP[3];                       /*!< (@ 0x00000044) Capture register                                           */
  __IM  uint32_t  INTEN;                        /*!< (@ 0x00000050) Interrupt Enable read address                              */
  __OM  uint32_t  INTEN_SET;                    /*!< (@ 0x00000054) Interrupt Enable set address                               */
  __OM  uint32_t  INTEN_CLR;                    /*!< (@ 0x00000058) Interrupt Enable clear address                             */
  __IM  uint32_t  CNTCON;                       /*!< (@ 0x0000005C) Count Control read address                                 */
  __OM  uint32_t  CNTCON_SET;                   /*!< (@ 0x00000060) Count Control set address                                  */
  __OM  uint32_t  CNTCON_CLR;                   /*!< (@ 0x00000064) Count Control clear address                                */
  __IM  uint32_t  INTF;                         /*!< (@ 0x00000068) Interrupt flags read address                               */
  __OM  uint32_t  INTF_SET;                     /*!< (@ 0x0000006C) Interrupt flags set address                                */
  __OM  uint32_t  INTF_CLR;                     /*!< (@ 0x00000070) Interrupt flags clear address                              */
  __OM  uint32_t  CAP_CLR;                      /*!< (@ 0x00000074) Capture clear address                                      */
} LPC_MCPWM_Type;                               /*!< Size = 120 (0x78)                                                         */



/* =========================================================================================================================== */
/* ================                                            QEI                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief Quadrature Encoder Interface (QEI) (QEI)
  */

typedef struct {                                /*!< (@ 0x400BC000) QEI Structure                                              */
  __OM  uint32_t  CON;                          /*!< (@ 0x00000000) Control register                                           */
  __IM  uint32_t  STAT;                         /*!< (@ 0x00000004) Status register                                            */
  __IOM uint32_t  CONF;                         /*!< (@ 0x00000008) Configuration register                                     */
  __IM  uint32_t  POS;                          /*!< (@ 0x0000000C) Position register                                          */
  __IOM uint32_t  MAXPOS;                       /*!< (@ 0x00000010) Maximum position register                                  */
  __IOM uint32_t  CMPOS0;                       /*!< (@ 0x00000014) Position compare register 0                                */
  __IOM uint32_t  CMPOS1;                       /*!< (@ 0x00000018) Position compare register 1                                */
  __IOM uint32_t  CMPOS2;                       /*!< (@ 0x0000001C) Position compare register 2                                */
  __IM  uint32_t  INXCNT;                       /*!< (@ 0x00000020) Index count register 0                                     */
  __IOM uint32_t  INXCMP0;                      /*!< (@ 0x00000024) Index compare register 0                                   */
  __IOM uint32_t  LOAD;                         /*!< (@ 0x00000028) Velocity timer reload register                             */
  __IM  uint32_t  TIME;                         /*!< (@ 0x0000002C) Velocity timer register                                    */
  __IM  uint32_t  VEL;                          /*!< (@ 0x00000030) Velocity counter register                                  */
  __IM  uint32_t  CAP;                          /*!< (@ 0x00000034) Velocity capture register                                  */
  __IOM uint32_t  VELCOMP;                      /*!< (@ 0x00000038) Velocity compare register                                  */
  __IOM uint32_t  FILTER;                       /*!< (@ 0x0000003C) Digital filter register                                    */
  __IM  uint32_t  RESERVED[998];
  __OM  uint32_t  IEC;                          /*!< (@ 0x00000FD8) Interrupt enable clear register                            */
  __OM  uint32_t  IES;                          /*!< (@ 0x00000FDC) Interrupt enable set register                              */
  __IM  uint32_t  INTSTAT;                      /*!< (@ 0x00000FE0) Interrupt status register                                  */
  __IM  uint32_t  IE;                           /*!< (@ 0x00000FE4) Interrupt enable register                                  */
  __OM  uint32_t  CLR;                          /*!< (@ 0x00000FE8) Interrupt status clear register                            */
  __OM  uint32_t  SET;                          /*!< (@ 0x00000FEC) Interrupt status set register                              */
} LPC_QEI_Type;                                 /*!< Size = 4080 (0xff0)                                                       */



/* =========================================================================================================================== */
/* ================                                          SYSCON                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief System and clock control (SYSCON)
  */

typedef struct {                                /*!< (@ 0x400FC000) SYSCON Structure                                           */
  __IOM uint32_t  FLASHCFG;                     /*!< (@ 0x00000000) Flash Accelerator Configuration Register. Controls
                                                                    flash access timing.                                       */
  __IM  uint32_t  RESERVED[31];
  __IOM uint32_t  PLL0CON;                      /*!< (@ 0x00000080) PLL0 Control Register                                      */
  __IOM uint32_t  PLL0CFG;                      /*!< (@ 0x00000084) PLL0 Configuration Register                                */
  __IM  uint32_t  PLL0STAT;                     /*!< (@ 0x00000088) PLL0 Status Register                                       */
  __OM  uint32_t  PLL0FEED;                     /*!< (@ 0x0000008C) PLL0 Feed Register                                         */
  __IM  uint32_t  RESERVED1[4];
  __IOM uint32_t  PLL1CON;                      /*!< (@ 0x000000A0) PLL1 Control Register                                      */
  __IOM uint32_t  PLL1CFG;                      /*!< (@ 0x000000A4) PLL1 Configuration Register                                */
  __IM  uint32_t  PLL1STAT;                     /*!< (@ 0x000000A8) PLL1 Status Register                                       */
  __OM  uint32_t  PLL1FEED;                     /*!< (@ 0x000000AC) PLL1 Feed Register                                         */
  __IM  uint32_t  RESERVED2[4];
  __IOM uint32_t  PCON;                         /*!< (@ 0x000000C0) Power Control Register                                     */
  __IOM uint32_t  PCONP;                        /*!< (@ 0x000000C4) Power Control for Peripherals Register                     */
  __IM  uint32_t  RESERVED3[15];
  __IOM uint32_t  CCLKCFG;                      /*!< (@ 0x00000104) CPU Clock Configuration Register                           */
  __IOM uint32_t  USBCLKCFG;                    /*!< (@ 0x00000108) USB Clock Configuration Register                           */
  __IOM uint32_t  CLKSRCSEL;                    /*!< (@ 0x0000010C) Clock Source Select Register                               */
  __IOM uint32_t  CANSLEEPCLR;                  /*!< (@ 0x00000110) Allows clearing the current CAN channel sleep
                                                                    state as well as reading that state.                       */
  __IOM uint32_t  CANWAKEFLAGS;                 /*!< (@ 0x00000114) Allows reading the wake-up state of the CAN channels.      */
  __IM  uint32_t  RESERVED4[10];
  __IOM uint32_t  EXTINT;                       /*!< (@ 0x00000140) External Interrupt Flag Register                           */
  __IM  uint32_t  RESERVED5;
  __IOM uint32_t  EXTMODE;                      /*!< (@ 0x00000148) External Interrupt Mode register                           */
  __IOM uint32_t  EXTPOLAR;                     /*!< (@ 0x0000014C) External Interrupt Polarity Register                       */
  __IM  uint32_t  RESERVED6[12];
  __IOM uint32_t  RSID;                         /*!< (@ 0x00000180) Reset Source Identification Register                       */
  __IM  uint32_t  RESERVED7[7];
  __IOM uint32_t  SCS;                          /*!< (@ 0x000001A0) System control and status                                  */
  __IM  uint32_t  RESERVED8;
  __IOM uint32_t  PCLKSEL0;                     /*!< (@ 0x000001A8) Peripheral Clock Selection register 0.                     */
  __IOM uint32_t  PCLKSEL1;                     /*!< (@ 0x000001AC) Peripheral Clock Selection register 1.                     */
  __IM  uint32_t  RESERVED9[4];
  __IOM uint32_t  USBINTST;                     /*!< (@ 0x000001C0) USB Interrupt Status                                       */
  __IOM uint32_t  DMACREQSEL;                   /*!< (@ 0x000001C4) Selects between alternative requests on DMA channels
                                                                    0 through 7 and 10 through 15                              */
  __IOM uint32_t  CLKOUTCFG;                    /*!< (@ 0x000001C8) Clock Output Configuration Register                        */
} LPC_SYSCON_Type;                              /*!< Size = 460 (0x1cc)                                                        */



/* =========================================================================================================================== */
/* ================                                           EMAC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief Ethernet (EMAC)
  */

typedef struct {                                /*!< (@ 0x50000000) EMAC Structure                                             */
  __IOM uint32_t  MAC1;                         /*!< (@ 0x00000000) MAC configuration register 1.                              */
  __IOM uint32_t  MAC2;                         /*!< (@ 0x00000004) MAC configuration register 2.                              */
  __IOM uint32_t  IPGT;                         /*!< (@ 0x00000008) Back-to-Back Inter-Packet-Gap register.                    */
  __IOM uint32_t  IPGR;                         /*!< (@ 0x0000000C) Non Back-to-Back Inter-Packet-Gap register.                */
  __IOM uint32_t  CLRT;                         /*!< (@ 0x00000010) Collision window / Retry register.                         */
  __IOM uint32_t  MAXF;                         /*!< (@ 0x00000014) Maximum Frame register.                                    */
  __IOM uint32_t  SUPP;                         /*!< (@ 0x00000018) PHY Support register.                                      */
  __IOM uint32_t  TEST;                         /*!< (@ 0x0000001C) Test register.                                             */
  __IOM uint32_t  MCFG;                         /*!< (@ 0x00000020) MII Mgmt Configuration register.                           */
  __IOM uint32_t  MCMD;                         /*!< (@ 0x00000024) MII Mgmt Command register.                                 */
  __IOM uint32_t  MADR;                         /*!< (@ 0x00000028) MII Mgmt Address register.                                 */
  __OM  uint32_t  MWTD;                         /*!< (@ 0x0000002C) MII Mgmt Write Data register.                              */
  __IM  uint32_t  MRDD;                         /*!< (@ 0x00000030) MII Mgmt Read Data register.                               */
  __IM  uint32_t  MIND;                         /*!< (@ 0x00000034) MII Mgmt Indicators register.                              */
  __IM  uint32_t  RESERVED[2];
  __IOM uint32_t  SA0;                          /*!< (@ 0x00000040) Station Address 0 register.                                */
  __IOM uint32_t  SA1;                          /*!< (@ 0x00000044) Station Address 1 register.                                */
  __IOM uint32_t  SA2;                          /*!< (@ 0x00000048) Station Address 2 register.                                */
  __IM  uint32_t  RESERVED1[45];
  __IOM uint32_t  COMMAND;                      /*!< (@ 0x00000100) Command register.                                          */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000104) Status register.                                           */
  __IOM uint32_t  RXDESCRIPTOR;                 /*!< (@ 0x00000108) Receive descriptor base address register.                  */
  __IOM uint32_t  RXSTATUS;                     /*!< (@ 0x0000010C) Receive status base address register.                      */
  __IOM uint32_t  RXDESCRIPTORNUMBER;           /*!< (@ 0x00000110) Receive number of descriptors register.                    */
  __IM  uint32_t  RXPRODUCEINDEX;               /*!< (@ 0x00000114) Receive produce index register.                            */
  __IOM uint32_t  RXCONSUMEINDEX;               /*!< (@ 0x00000118) Receive consume index register.                            */
  __IOM uint32_t  TXDESCRIPTOR;                 /*!< (@ 0x0000011C) Transmit descriptor base address register.                 */
  __IOM uint32_t  TXSTATUS;                     /*!< (@ 0x00000120) Transmit status base address register.                     */
  __IOM uint32_t  TXDESCRIPTORNUMBER;           /*!< (@ 0x00000124) Transmit number of descriptors register.                   */
  __IOM uint32_t  TXPRODUCEINDEX;               /*!< (@ 0x00000128) Transmit produce index register.                           */
  __IM  uint32_t  TXCONSUMEINDEX;               /*!< (@ 0x0000012C) Transmit consume index register.                           */
  __IM  uint32_t  RESERVED2[10];
  __IM  uint32_t  TSV0;                         /*!< (@ 0x00000158) Transmit status vector 0 register.                         */
  __IM  uint32_t  TSV1;                         /*!< (@ 0x0000015C) Transmit status vector 1 register.                         */
  __IM  uint32_t  RSV;                          /*!< (@ 0x00000160) Receive status vector register.                            */
  __IM  uint32_t  RESERVED3[3];
  __IOM uint32_t  FLOWCONTROLCOUNTER;           /*!< (@ 0x00000170) Flow control counter register.                             */
  __IM  uint32_t  FLOWCONTROLSTATUS;            /*!< (@ 0x00000174) Flow control status register.                              */
  __IM  uint32_t  RESERVED4[34];
  __IOM uint32_t  RXFILTERCTRL;                 /*!< (@ 0x00000200) Receive filter control register.                           */
  __IM  uint32_t  RXFILTERWOLSTATUS;            /*!< (@ 0x00000204) Receive filter WoL status register.                        */
  __OM  uint32_t  RXFILTERWOLCLEAR;             /*!< (@ 0x00000208) Receive filter WoL clear register.                         */
  __IM  uint32_t  RESERVED5;
  __IOM uint32_t  HASHFILTERL;                  /*!< (@ 0x00000210) Hash filter table LSBs register.                           */
  __IOM uint32_t  HASHFILTERH;                  /*!< (@ 0x00000214) Hash filter table MSBs register.                           */
  __IM  uint32_t  RESERVED6[882];
  __IM  uint32_t  INTSTATUS;                    /*!< (@ 0x00000FE0) Interrupt status register.                                 */
  __IOM uint32_t  INTENABLE;                    /*!< (@ 0x00000FE4) Interrupt enable register.                                 */
  __OM  uint32_t  INTCLEAR;                     /*!< (@ 0x00000FE8) Interrupt clear register.                                  */
  __OM  uint32_t  INTSET;                       /*!< (@ 0x00000FEC) Interrupt set register.                                    */
  __IM  uint32_t  RESERVED7;
  __IOM uint32_t  POWERDOWN;                    /*!< (@ 0x00000FF4) Power-down register.                                       */
} LPC_EMAC_Type;                                /*!< Size = 4088 (0xff8)                                                       */



/* =========================================================================================================================== */
/* ================                                           GPDMA                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief General purpose DMA controller (GPDMA)
  */

typedef struct {                                /*!< (@ 0x50004000) GPDMA Structure                                            */
  __IM  uint32_t  INTSTAT;                      /*!< (@ 0x00000000) DMA Interrupt Status Register                              */
  __IM  uint32_t  INTTCSTAT;                    /*!< (@ 0x00000004) DMA Interrupt Terminal Count Request Status Register       */
  __OM  uint32_t  INTTCCLEAR;                   /*!< (@ 0x00000008) DMA Interrupt Terminal Count Request Clear Register        */
  __IM  uint32_t  INTERRSTAT;                   /*!< (@ 0x0000000C) DMA Interrupt Error Status Register                        */
  __OM  uint32_t  INTERRCLR;                    /*!< (@ 0x00000010) DMA Interrupt Error Clear Register                         */
  __IM  uint32_t  RAWINTTCSTAT;                 /*!< (@ 0x00000014) DMA Raw Interrupt Terminal Count Status Register           */
  __IM  uint32_t  RAWINTERRSTAT;                /*!< (@ 0x00000018) DMA Raw Error Interrupt Status Register                    */
  __IM  uint32_t  ENBLDCHNS;                    /*!< (@ 0x0000001C) DMA Enabled Channel Register                               */
  __IOM uint32_t  SOFTBREQ;                     /*!< (@ 0x00000020) DMA Software Burst Request Register                        */
  __IOM uint32_t  SOFTSREQ;                     /*!< (@ 0x00000024) DMA Software Single Request Register                       */
  __IOM uint32_t  SOFTLBREQ;                    /*!< (@ 0x00000028) DMA Software Last Burst Request Register                   */
  __IOM uint32_t  SOFTLSREQ;                    /*!< (@ 0x0000002C) DMA Software Last Single Request Register                  */
  __IOM uint32_t  CONFIG;                       /*!< (@ 0x00000030) DMA Configuration Register                                 */
  __IOM uint32_t  SYNC;                         /*!< (@ 0x00000034) DMA Synchronization Register                               */
  __IM  uint32_t  RESERVED[50];
  __IOM uint32_t  SRCADDR0;                     /*!< (@ 0x00000100) DMA Channel 0 Source Address Register                      */
  __IOM uint32_t  DESTADDR0;                    /*!< (@ 0x00000104) DMA Channel 0 Destination Address Register                 */
  __IOM uint32_t  LLI0;                         /*!< (@ 0x00000108) DMA Channel 0 Linked List Item Register                    */
  __IOM uint32_t  CONTROL0;                     /*!< (@ 0x0000010C) DMA Channel 0 Control Register                             */
  __IOM uint32_t  CONFIG0;                      /*!< (@ 0x00000110) DMA Channel 0 Configuration Register[1]                    */
  __IM  uint32_t  RESERVED1[3];
  __IOM uint32_t  SRCADDR1;                     /*!< (@ 0x00000120) DMA Channel 0 Source Address Register                      */
  __IOM uint32_t  DESTADDR1;                    /*!< (@ 0x00000124) DMA Channel 0 Destination Address Register                 */
  __IOM uint32_t  LLI1;                         /*!< (@ 0x00000128) DMA Channel 0 Linked List Item Register                    */
  __IOM uint32_t  CONTROL1;                     /*!< (@ 0x0000012C) DMA Channel 0 Control Register                             */
  __IOM uint32_t  CONFIG1;                      /*!< (@ 0x00000130) DMA Channel 0 Configuration Register[1]                    */
  __IM  uint32_t  RESERVED2[3];
  __IOM uint32_t  SRCADDR2;                     /*!< (@ 0x00000140) DMA Channel 0 Source Address Register                      */
  __IOM uint32_t  DESTADDR2;                    /*!< (@ 0x00000144) DMA Channel 0 Destination Address Register                 */
  __IOM uint32_t  LLI2;                         /*!< (@ 0x00000148) DMA Channel 0 Linked List Item Register                    */
  __IOM uint32_t  CONTROL2;                     /*!< (@ 0x0000014C) DMA Channel 0 Control Register                             */
  __IOM uint32_t  CONFIG2;                      /*!< (@ 0x00000150) DMA Channel 0 Configuration Register[1]                    */
  __IM  uint32_t  RESERVED3[3];
  __IOM uint32_t  SRCADDR3;                     /*!< (@ 0x00000160) DMA Channel 0 Source Address Register                      */
  __IOM uint32_t  DESTADDR3;                    /*!< (@ 0x00000164) DMA Channel 0 Destination Address Register                 */
  __IOM uint32_t  LLI3;                         /*!< (@ 0x00000168) DMA Channel 0 Linked List Item Register                    */
  __IOM uint32_t  CONTROL3;                     /*!< (@ 0x0000016C) DMA Channel 0 Control Register                             */
  __IOM uint32_t  CONFIG3;                      /*!< (@ 0x00000170) DMA Channel 0 Configuration Register[1]                    */
  __IM  uint32_t  RESERVED4[3];
  __IOM uint32_t  SRCADDR4;                     /*!< (@ 0x00000180) DMA Channel 0 Source Address Register                      */
  __IOM uint32_t  DESTADDR4;                    /*!< (@ 0x00000184) DMA Channel 0 Destination Address Register                 */
  __IOM uint32_t  LLI4;                         /*!< (@ 0x00000188) DMA Channel 0 Linked List Item Register                    */
  __IOM uint32_t  CONTROL4;                     /*!< (@ 0x0000018C) DMA Channel 0 Control Register                             */
  __IOM uint32_t  CONFIG4;                      /*!< (@ 0x00000190) DMA Channel 0 Configuration Register[1]                    */
  __IM  uint32_t  RESERVED5[3];
  __IOM uint32_t  SRCADDR5;                     /*!< (@ 0x000001A0) DMA Channel 0 Source Address Register                      */
  __IOM uint32_t  DESTADDR5;                    /*!< (@ 0x000001A4) DMA Channel 0 Destination Address Register                 */
  __IOM uint32_t  LLI5;                         /*!< (@ 0x000001A8) DMA Channel 0 Linked List Item Register                    */
  __IOM uint32_t  CONTROL5;                     /*!< (@ 0x000001AC) DMA Channel 0 Control Register                             */
  __IOM uint32_t  CONFIG5;                      /*!< (@ 0x000001B0) DMA Channel 0 Configuration Register[1]                    */
  __IM  uint32_t  RESERVED6[3];
  __IOM uint32_t  SRCADDR6;                     /*!< (@ 0x000001C0) DMA Channel 0 Source Address Register                      */
  __IOM uint32_t  DESTADDR6;                    /*!< (@ 0x000001C4) DMA Channel 0 Destination Address Register                 */
  __IOM uint32_t  LLI6;                         /*!< (@ 0x000001C8) DMA Channel 0 Linked List Item Register                    */
  __IOM uint32_t  CONTROL6;                     /*!< (@ 0x000001CC) DMA Channel 0 Control Register                             */
  __IOM uint32_t  CONFIG6;                      /*!< (@ 0x000001D0) DMA Channel 0 Configuration Register[1]                    */
  __IM  uint32_t  RESERVED7[3];
  __IOM uint32_t  SRCADDR7;                     /*!< (@ 0x000001E0) DMA Channel 0 Source Address Register                      */
  __IOM uint32_t  DESTADDR7;                    /*!< (@ 0x000001E4) DMA Channel 0 Destination Address Register                 */
  __IOM uint32_t  LLI7;                         /*!< (@ 0x000001E8) DMA Channel 0 Linked List Item Register                    */
  __IOM uint32_t  CONTROL7;                     /*!< (@ 0x000001EC) DMA Channel 0 Control Register                             */
  __IOM uint32_t  CONFIG7;                      /*!< (@ 0x000001F0) DMA Channel 0 Configuration Register[1]                    */
} LPC_GPDMA_Type;                               /*!< Size = 500 (0x1f4)                                                        */



/* =========================================================================================================================== */
/* ================                                            USB                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief USB device/host/OTG controller (USB)
  */

typedef struct {                                /*!< (@ 0x50008000) USB Structure                                              */
  __IM  uint32_t  RESERVED[55];
  __IM  uint32_t  RXPLEN;                       /*!< (@ 0x000000DC) USB Receive Packet Length                                  */
  __IM  uint32_t  RESERVED1[8];
  __IM  uint32_t  INTST;                        /*!< (@ 0x00000100) OTG Interrupt Status                                       */
  __IOM uint32_t  INTEN;                        /*!< (@ 0x00000104) OTG Interrupt Enable                                       */
  __OM  uint32_t  INTSET;                       /*!< (@ 0x00000108) OTG Interrupt Set                                          */
  __OM  uint32_t  INTCLR;                       /*!< (@ 0x0000010C) OTG Interrupt Clear                                        */
  __IOM uint32_t  STCTRL;                       /*!< (@ 0x00000110) OTG Status and Control and USB port select                 */
  __IOM uint32_t  TMR;                          /*!< (@ 0x00000114) OTG Timer                                                  */
  __IM  uint32_t  RESERVED2[58];
  __IM  uint32_t  DEVINTST;                     /*!< (@ 0x00000200) USB Device Interrupt Status                                */
  __IOM uint32_t  DEVINTEN;                     /*!< (@ 0x00000204) USB Device Interrupt Enable                                */
  __OM  uint32_t  DEVINTCLR;                    /*!< (@ 0x00000208) USB Device Interrupt Clear                                 */
  __OM  uint32_t  DEVINTSET;                    /*!< (@ 0x0000020C) USB Device Interrupt Set                                   */
  __OM  uint32_t  CMDCODE;                      /*!< (@ 0x00000210) USB Command Code                                           */
  __IM  uint32_t  CMDDATA;                      /*!< (@ 0x00000214) USB Command Data                                           */
  __IM  uint32_t  RXDATA;                       /*!< (@ 0x00000218) USB Receive Data                                           */
  __OM  uint32_t  TXDATA;                       /*!< (@ 0x0000021C) USB Transmit Data                                          */
  __IM  uint32_t  RESERVED3;
  __OM  uint32_t  TXPLEN;                       /*!< (@ 0x00000224) USB Transmit Packet Length                                 */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000228) USB Control                                                */
  __OM  uint32_t  DEVINTPRI;                    /*!< (@ 0x0000022C) USB Device Interrupt Priority                              */
  __IM  uint32_t  EPINTST;                      /*!< (@ 0x00000230) USB Endpoint Interrupt Status                              */
  __IOM uint32_t  EPINTEN;                      /*!< (@ 0x00000234) USB Endpoint Interrupt Enable                              */
  __OM  uint32_t  EPINTCLR;                     /*!< (@ 0x00000238) USB Endpoint Interrupt Clear                               */
  __OM  uint32_t  EPINTSET;                     /*!< (@ 0x0000023C) USB Endpoint Interrupt Set                                 */
  __OM  uint32_t  EPINTPRI;                     /*!< (@ 0x00000240) USB Endpoint Priority                                      */
  __IOM uint32_t  REEP;                         /*!< (@ 0x00000244) USB Realize Endpoint                                       */
  __OM  uint32_t  EPIND;                        /*!< (@ 0x00000248) USB Endpoint Index                                         */
  __IOM uint32_t  MAXPSIZE;                     /*!< (@ 0x0000024C) USB MaxPacketSize                                          */
  __IM  uint32_t  DMARST;                       /*!< (@ 0x00000250) USB DMA Request Status                                     */
  __OM  uint32_t  DMARCLR;                      /*!< (@ 0x00000254) USB DMA Request Clear                                      */
  __OM  uint32_t  DMARSET;                      /*!< (@ 0x00000258) USB DMA Request Set                                        */
  __IM  uint32_t  RESERVED4[9];
  __IOM uint32_t  UDCAH;                        /*!< (@ 0x00000280) USB UDCA Head                                              */
  __IM  uint32_t  EPDMAST;                      /*!< (@ 0x00000284) USB Endpoint DMA Status                                    */
  __OM  uint32_t  EPDMAEN;                      /*!< (@ 0x00000288) USB Endpoint DMA Enable                                    */
  __OM  uint32_t  EPDMADIS;                     /*!< (@ 0x0000028C) USB Endpoint DMA Disable                                   */
  __IM  uint32_t  DMAINTST;                     /*!< (@ 0x00000290) USB DMA Interrupt Status                                   */
  __IOM uint32_t  DMAINTEN;                     /*!< (@ 0x00000294) USB DMA Interrupt Enable                                   */
  __IM  uint32_t  RESERVED5[2];
  __IM  uint32_t  EOTINTST;                     /*!< (@ 0x000002A0) USB End of Transfer Interrupt Status                       */
  __OM  uint32_t  EOTINTCLR;                    /*!< (@ 0x000002A4) USB End of Transfer Interrupt Clear                        */
  __OM  uint32_t  EOTINTSET;                    /*!< (@ 0x000002A8) USB End of Transfer Interrupt Set                          */
  __IM  uint32_t  NDDRINTST;                    /*!< (@ 0x000002AC) USB New DD Request Interrupt Status                        */
  __OM  uint32_t  NDDRINTCLR;                   /*!< (@ 0x000002B0) USB New DD Request Interrupt Clear                         */
  __OM  uint32_t  NDDRINTSET;                   /*!< (@ 0x000002B4) USB New DD Request Interrupt Set                           */
  __IM  uint32_t  SYSERRINTST;                  /*!< (@ 0x000002B8) USB System Error Interrupt Status                          */
  __OM  uint32_t  SYSERRINTCLR;                 /*!< (@ 0x000002BC) USB System Error Interrupt Clear                           */
  __OM  uint32_t  SYSERRINTSET;                 /*!< (@ 0x000002C0) USB System Error Interrupt Set                             */
  __IM  uint32_t  RESERVED6[15];
  
  union {
    __IM  uint32_t I2C_RX;                      /*!< (@ 0x00000300) I2C Receive                                                */
    __OM  uint32_t I2C_WO;                      /*!< (@ 0x00000300) I2C Transmit                                               */
  };
  __IM  uint32_t  I2C_STS;                      /*!< (@ 0x00000304) I2C Status                                                 */
  __IOM uint32_t  I2C_CTL;                      /*!< (@ 0x00000308) I2C Control                                                */
  __IOM uint32_t  I2C_CLKHI;                    /*!< (@ 0x0000030C) I2C Clock High                                             */
  __OM  uint32_t  I2C_CLKLO;                    /*!< (@ 0x00000310) I2C Clock Low                                              */
  __IM  uint32_t  RESERVED7[824];
  
  union {
    __IOM uint32_t USBCLKCTRL;                  /*!< (@ 0x00000FF4) USB Clock Control                                          */
    __IOM uint32_t OTGCLKCTRL;                  /*!< (@ 0x00000FF4) OTG clock controller                                       */
  };
  
  union {
    __IM  uint32_t USBCLKST;                    /*!< (@ 0x00000FF8) USB Clock Status                                           */
    __IM  uint32_t OTGCLKST;                    /*!< (@ 0x00000FF8) OTG clock status                                           */
  };
} LPC_USB_Type;                                 /*!< Size = 4092 (0xffc)                                                       */



/* =========================================================================================================================== */
/* ================                                           GPIO                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief General Purpose I/O (GPIO)
  */

typedef struct {                                /*!< (@ 0x2009C000) GPIO Structure                                             */
  __IOM uint32_t  DIR0;                         /*!< (@ 0x00000000) GPIO Port Direction control register.                      */
  __IM  uint32_t  RESERVED[3];
  __IOM uint32_t  MASK0;                        /*!< (@ 0x00000010) Mask register for Port.                                    */
  __IOM uint32_t  PIN0;                         /*!< (@ 0x00000014) Port Pin value register using FIOMASK.                     */
  __IOM uint32_t  SET0;                         /*!< (@ 0x00000018) Port Output Set register using FIOMASK.                    */
  __OM  uint32_t  CLR0;                         /*!< (@ 0x0000001C) Port Output Clear register using FIOMASK.                  */
  __IOM uint32_t  DIR1;                         /*!< (@ 0x00000020) GPIO Port Direction control register.                      */
  __IM  uint32_t  RESERVED1[3];
  __IOM uint32_t  MASK1;                        /*!< (@ 0x00000030) Mask register for Port.                                    */
  __IOM uint32_t  PIN1;                         /*!< (@ 0x00000034) Port Pin value register using FIOMASK.                     */
  __IOM uint32_t  SET1;                         /*!< (@ 0x00000038) Port Output Set register using FIOMASK.                    */
  __OM  uint32_t  CLR1;                         /*!< (@ 0x0000003C) Port Output Clear register using FIOMASK.                  */
  __IOM uint32_t  DIR2;                         /*!< (@ 0x00000040) GPIO Port Direction control register.                      */
  __IM  uint32_t  RESERVED2[3];
  __IOM uint32_t  MASK2;                        /*!< (@ 0x00000050) Mask register for Port.                                    */
  __IOM uint32_t  PIN2;                         /*!< (@ 0x00000054) Port Pin value register using FIOMASK.                     */
  __IOM uint32_t  SET2;                         /*!< (@ 0x00000058) Port Output Set register using FIOMASK.                    */
  __OM  uint32_t  CLR2;                         /*!< (@ 0x0000005C) Port Output Clear register using FIOMASK.                  */
  __IOM uint32_t  DIR3;                         /*!< (@ 0x00000060) GPIO Port Direction control register.                      */
  __IM  uint32_t  RESERVED3[3];
  __IOM uint32_t  MASK3;                        /*!< (@ 0x00000070) Mask register for Port.                                    */
  __IOM uint32_t  PIN3;                         /*!< (@ 0x00000074) Port Pin value register using FIOMASK.                     */
  __IOM uint32_t  SET3;                         /*!< (@ 0x00000078) Port Output Set register using FIOMASK.                    */
  __OM  uint32_t  CLR3;                         /*!< (@ 0x0000007C) Port Output Clear register using FIOMASK.                  */
  __IOM uint32_t  DIR4;                         /*!< (@ 0x00000080) GPIO Port Direction control register.                      */
  __IM  uint32_t  RESERVED4[3];
  __IOM uint32_t  MASK4;                        /*!< (@ 0x00000090) Mask register for Port.                                    */
  __IOM uint32_t  PIN4;                         /*!< (@ 0x00000094) Port Pin value register using FIOMASK.                     */
  __IOM uint32_t  SET4;                         /*!< (@ 0x00000098) Port Output Set register using FIOMASK.                    */
  __OM  uint32_t  CLR4;                         /*!< (@ 0x0000009C) Port Output Clear register using FIOMASK.                  */
} LPC_GPIO_Type;                                /*!< Size = 160 (0xa0)                                                         */


/** @} */ /* End of group Device_Peripheral_peripherals */


/* =========================================================================================================================== */
/* ================                          Device Specific Peripheral Address Map                           ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_peripheralAddr
  * @{
  */

#define LPC_WDT_BASE                0x40000000UL
#define LPC_TIMER0_BASE             0x40004000UL
#define LPC_TIMER1_BASE             0x40008000UL
#define LPC_UART0_BASE              0x4000C000UL
#define LPC_UART1_BASE              0x40010000UL
#define LPC_PWM1_BASE               0x40018000UL
#define LPC_I2C0_BASE               0x4001C000UL
#define LPC_SPI_BASE                0x40020000UL
#define LPC_RTC_BASE                0x40024000UL
#define LPC_GPIOINT_BASE            0x40028080UL
#define LPC_PINCONNECT_BASE         0x4002C000UL
#define LPC_SSP1_BASE               0x40030000UL
#define LPC_ADC_BASE                0x40034000UL
#define LPC_CANAFRAM_BASE           0x40038000UL
#define LPC_CANAF_BASE              0x4003C000UL
#define LPC_CCAN_BASE               0x40040000UL
#define LPC_CAN1_BASE               0x40044000UL
#define LPC_CAN2_BASE               0x40048000UL
#define LPC_I2C1_BASE               0x4005C000UL
#define LPC_SSP0_BASE               0x40088000UL
#define LPC_DAC_BASE                0x4008C000UL
#define LPC_TIMER2_BASE             0x40090000UL
#define LPC_TIMER3_BASE             0x40094000UL
#define LPC_UART2_BASE              0x40098000UL
#define LPC_UART3_BASE              0x4009C000UL
#define LPC_I2C2_BASE               0x400A0000UL
#define LPC_I2S_BASE                0x400A8000UL
#define LPC_RITIMER_BASE            0x400B0000UL
#define LPC_MCPWM_BASE              0x400B8000UL
#define LPC_QEI_BASE                0x400BC000UL
#define LPC_SYSCON_BASE             0x400FC000UL
#define LPC_EMAC_BASE               0x50000000UL
#define LPC_GPDMA_BASE              0x50004000UL
#define LPC_USB_BASE                0x50008000UL
#define LPC_GPIO_BASE               0x2009C000UL

/** @} */ /* End of group Device_Peripheral_peripheralAddr */


/* =========================================================================================================================== */
/* ================                                  Peripheral declaration                                   ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_declaration
  * @{
  */

#define LPC_WDT                     ((LPC_WDT_Type*)           LPC_WDT_BASE)
#define LPC_TIMER0                  ((LPC_TIMER0_Type*)        LPC_TIMER0_BASE)
#define LPC_TIMER1                  ((LPC_TIMER1_Type*)        LPC_TIMER1_BASE)
#define LPC_UART0                   ((LPC_UART0_Type*)         LPC_UART0_BASE)
#define LPC_UART1                   ((LPC_UART1_Type*)         LPC_UART1_BASE)
#define LPC_PWM1                    ((LPC_PWM1_Type*)          LPC_PWM1_BASE)
#define LPC_I2C0                    ((LPC_I2C0_Type*)          LPC_I2C0_BASE)
#define LPC_SPI                     ((LPC_SPI_Type*)           LPC_SPI_BASE)
#define LPC_RTC                     ((LPC_RTC_Type*)           LPC_RTC_BASE)
#define LPC_GPIOINT                 ((LPC_GPIOINT_Type*)       LPC_GPIOINT_BASE)
#define LPC_PINCONNECT              ((LPC_PINCONNECT_Type*)    LPC_PINCONNECT_BASE)
#define LPC_SSP1                    ((LPC_SSP1_Type*)          LPC_SSP1_BASE)
#define LPC_ADC                     ((LPC_ADC_Type*)           LPC_ADC_BASE)
#define LPC_CANAFRAM                ((LPC_CANAFRAM_Type*)      LPC_CANAFRAM_BASE)
#define LPC_CANAF                   ((LPC_CANAF_Type*)         LPC_CANAF_BASE)
#define LPC_CCAN                    ((LPC_CCAN_Type*)          LPC_CCAN_BASE)
#define LPC_CAN1                    ((LPC_CAN1_Type*)          LPC_CAN1_BASE)
#define LPC_CAN2                    ((LPC_CAN2_Type*)          LPC_CAN2_BASE)
#define LPC_I2C1                    ((LPC_I2C0_Type*)          LPC_I2C1_BASE)
#define LPC_SSP0                    ((LPC_SSP0_Type*)          LPC_SSP0_BASE)
#define LPC_DAC                     ((LPC_DAC_Type*)           LPC_DAC_BASE)
#define LPC_TIMER2                  ((LPC_TIMER2_Type*)        LPC_TIMER2_BASE)
#define LPC_TIMER3                  ((LPC_TIMER3_Type*)        LPC_TIMER3_BASE)
#define LPC_UART2                   ((LPC_UART2_Type*)         LPC_UART2_BASE)
#define LPC_UART3                   ((LPC_UART3_Type*)         LPC_UART3_BASE)
#define LPC_I2C2                    ((LPC_I2C0_Type*)          LPC_I2C2_BASE)
#define LPC_I2S                     ((LPC_I2S_Type*)           LPC_I2S_BASE)
#define LPC_RITIMER                 ((LPC_RITIMER_Type*)       LPC_RITIMER_BASE)
#define LPC_MCPWM                   ((LPC_MCPWM_Type*)         LPC_MCPWM_BASE)
#define LPC_QEI                     ((LPC_QEI_Type*)           LPC_QEI_BASE)
#define LPC_SYSCON                  ((LPC_SYSCON_Type*)        LPC_SYSCON_BASE)
#define LPC_EMAC                    ((LPC_EMAC_Type*)          LPC_EMAC_BASE)
#define LPC_GPDMA                   ((LPC_GPDMA_Type*)         LPC_GPDMA_BASE)
#define LPC_USB                     ((LPC_USB_Type*)           LPC_USB_BASE)
#define LPC_GPIO                    ((LPC_GPIO_Type*)          LPC_GPIO_BASE)

/** @} */ /* End of group Device_Peripheral_declaration */


/* =========================================  End of section using anonymous unions  ========================================= */
#if defined (__CC_ARM)
  #pragma pop
#elif defined (__ICCARM__)
  /* leave anonymous unions enabled */
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  #pragma clang diagnostic pop
#elif defined (__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined (__TMS470__)
  /* anonymous unions are enabled by default */
#elif defined (__TASKING__)
  #pragma warning restore
#elif defined (__CSMC__)
  /* anonymous unions are enabled by default */
#endif


/* =========================================================================================================================== */
/* ================                                Pos/Mask Peripheral Section                                ================ */
/* =========================================================================================================================== */


/** @addtogroup PosMask_peripherals
  * @{
  */



/* =========================================================================================================================== */
/* ================                                          LPC_WDT                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  MOD  ========================================================== */
#define WDT_MOD_WDEN_Pos                  (0UL)                     /*!< WDEN (Bit 0)                                          */
#define WDT_MOD_WDEN_Msk                  (0x1UL)                   /*!< WDEN (Bitfield-Mask: 0x01)                            */
#define WDT_MOD_WDRESET_Pos               (1UL)                     /*!< WDRESET (Bit 1)                                       */
#define WDT_MOD_WDRESET_Msk               (0x2UL)                   /*!< WDRESET (Bitfield-Mask: 0x01)                         */
#define WDT_MOD_WDTOF_Pos                 (2UL)                     /*!< WDTOF (Bit 2)                                         */
#define WDT_MOD_WDTOF_Msk                 (0x4UL)                   /*!< WDTOF (Bitfield-Mask: 0x01)                           */
#define WDT_MOD_WDINT_Pos                 (3UL)                     /*!< WDINT (Bit 3)                                         */
#define WDT_MOD_WDINT_Msk                 (0x8UL)                   /*!< WDINT (Bitfield-Mask: 0x01)                           */
/* ==========================================================  TC  =========================================================== */
#define WDT_TC_Count_Pos                  (0UL)                     /*!< Count (Bit 0)                                         */
#define WDT_TC_Count_Msk                  (0xffffffffUL)            /*!< Count (Bitfield-Mask: 0xffffffff)                     */
/* =========================================================  FEED  ========================================================== */
#define WDT_FEED_Feed_Pos                 (0UL)                     /*!< Feed (Bit 0)                                          */
#define WDT_FEED_Feed_Msk                 (0xffUL)                  /*!< Feed (Bitfield-Mask: 0xff)                            */
/* ==========================================================  TV  =========================================================== */
#define WDT_TV_Count_Pos                  (0UL)                     /*!< Count (Bit 0)                                         */
#define WDT_TV_Count_Msk                  (0xffffffffUL)            /*!< Count (Bitfield-Mask: 0xffffffff)                     */
/* ========================================================  CLKSEL  ========================================================= */
#define WDT_CLKSEL_CLKSEL_Pos             (0UL)                     /*!< CLKSEL (Bit 0)                                        */
#define WDT_CLKSEL_CLKSEL_Msk             (0x3UL)                   /*!< CLKSEL (Bitfield-Mask: 0x03)                          */
#define WDT_CLKSEL_LOCK_Pos               (31UL)                    /*!< LOCK (Bit 31)                                         */
#define WDT_CLKSEL_LOCK_Msk               (0x80000000UL)            /*!< LOCK (Bitfield-Mask: 0x01)                            */


/* =========================================================================================================================== */
/* ================                                        LPC_TIMER0                                         ================ */
/* =========================================================================================================================== */

/* ==========================================================  IR  =========================================================== */
#define TIMER0_IR_MR0INT_Pos              (0UL)                     /*!< MR0INT (Bit 0)                                        */
#define TIMER0_IR_MR0INT_Msk              (0x1UL)                   /*!< MR0INT (Bitfield-Mask: 0x01)                          */
#define TIMER0_IR_MR1INT_Pos              (1UL)                     /*!< MR1INT (Bit 1)                                        */
#define TIMER0_IR_MR1INT_Msk              (0x2UL)                   /*!< MR1INT (Bitfield-Mask: 0x01)                          */
#define TIMER0_IR_MR2INT_Pos              (2UL)                     /*!< MR2INT (Bit 2)                                        */
#define TIMER0_IR_MR2INT_Msk              (0x4UL)                   /*!< MR2INT (Bitfield-Mask: 0x01)                          */
#define TIMER0_IR_MR3INT_Pos              (3UL)                     /*!< MR3INT (Bit 3)                                        */
#define TIMER0_IR_MR3INT_Msk              (0x8UL)                   /*!< MR3INT (Bitfield-Mask: 0x01)                          */
#define TIMER0_IR_CR0INT_Pos              (4UL)                     /*!< CR0INT (Bit 4)                                        */
#define TIMER0_IR_CR0INT_Msk              (0x10UL)                  /*!< CR0INT (Bitfield-Mask: 0x01)                          */
#define TIMER0_IR_CR1INT_Pos              (5UL)                     /*!< CR1INT (Bit 5)                                        */
#define TIMER0_IR_CR1INT_Msk              (0x20UL)                  /*!< CR1INT (Bitfield-Mask: 0x01)                          */
/* ==========================================================  TCR  ========================================================== */
#define TIMER0_TCR_CEN_Pos                (0UL)                     /*!< CEN (Bit 0)                                           */
#define TIMER0_TCR_CEN_Msk                (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
#define TIMER0_TCR_CRST_Pos               (1UL)                     /*!< CRST (Bit 1)                                          */
#define TIMER0_TCR_CRST_Msk               (0x2UL)                   /*!< CRST (Bitfield-Mask: 0x01)                            */
/* ==========================================================  TC  =========================================================== */
#define TIMER0_TC_TC_Pos                  (0UL)                     /*!< TC (Bit 0)                                            */
#define TIMER0_TC_TC_Msk                  (0xffffffffUL)            /*!< TC (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  PR  =========================================================== */
#define TIMER0_PR_PM_Pos                  (0UL)                     /*!< PM (Bit 0)                                            */
#define TIMER0_PR_PM_Msk                  (0xffffffffUL)            /*!< PM (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  PC  =========================================================== */
#define TIMER0_PC_PC_Pos                  (0UL)                     /*!< PC (Bit 0)                                            */
#define TIMER0_PC_PC_Msk                  (0xffffffffUL)            /*!< PC (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  MCR  ========================================================== */
#define TIMER0_MCR_MR0I_Pos               (0UL)                     /*!< MR0I (Bit 0)                                          */
#define TIMER0_MCR_MR0I_Msk               (0x1UL)                   /*!< MR0I (Bitfield-Mask: 0x01)                            */
#define TIMER0_MCR_MR0R_Pos               (1UL)                     /*!< MR0R (Bit 1)                                          */
#define TIMER0_MCR_MR0R_Msk               (0x2UL)                   /*!< MR0R (Bitfield-Mask: 0x01)                            */
#define TIMER0_MCR_MR0S_Pos               (2UL)                     /*!< MR0S (Bit 2)                                          */
#define TIMER0_MCR_MR0S_Msk               (0x4UL)                   /*!< MR0S (Bitfield-Mask: 0x01)                            */
#define TIMER0_MCR_MR1I_Pos               (3UL)                     /*!< MR1I (Bit 3)                                          */
#define TIMER0_MCR_MR1I_Msk               (0x8UL)                   /*!< MR1I (Bitfield-Mask: 0x01)                            */
#define TIMER0_MCR_MR1R_Pos               (4UL)                     /*!< MR1R (Bit 4)                                          */
#define TIMER0_MCR_MR1R_Msk               (0x10UL)                  /*!< MR1R (Bitfield-Mask: 0x01)                            */
#define TIMER0_MCR_MR1S_Pos               (5UL)                     /*!< MR1S (Bit 5)                                          */
#define TIMER0_MCR_MR1S_Msk               (0x20UL)                  /*!< MR1S (Bitfield-Mask: 0x01)                            */
#define TIMER0_MCR_MR2I_Pos               (6UL)                     /*!< MR2I (Bit 6)                                          */
#define TIMER0_MCR_MR2I_Msk               (0x40UL)                  /*!< MR2I (Bitfield-Mask: 0x01)                            */
#define TIMER0_MCR_MR2R_Pos               (7UL)                     /*!< MR2R (Bit 7)                                          */
#define TIMER0_MCR_MR2R_Msk               (0x80UL)                  /*!< MR2R (Bitfield-Mask: 0x01)                            */
#define TIMER0_MCR_MR2S_Pos               (8UL)                     /*!< MR2S (Bit 8)                                          */
#define TIMER0_MCR_MR2S_Msk               (0x100UL)                 /*!< MR2S (Bitfield-Mask: 0x01)                            */
#define TIMER0_MCR_MR3I_Pos               (9UL)                     /*!< MR3I (Bit 9)                                          */
#define TIMER0_MCR_MR3I_Msk               (0x200UL)                 /*!< MR3I (Bitfield-Mask: 0x01)                            */
#define TIMER0_MCR_MR3R_Pos               (10UL)                    /*!< MR3R (Bit 10)                                         */
#define TIMER0_MCR_MR3R_Msk               (0x400UL)                 /*!< MR3R (Bitfield-Mask: 0x01)                            */
#define TIMER0_MCR_MR3S_Pos               (11UL)                    /*!< MR3S (Bit 11)                                         */
#define TIMER0_MCR_MR3S_Msk               (0x800UL)                 /*!< MR3S (Bitfield-Mask: 0x01)                            */
/* ==========================================================  CCR  ========================================================== */
#define TIMER0_CCR_CAP0RE_Pos             (0UL)                     /*!< CAP0RE (Bit 0)                                        */
#define TIMER0_CCR_CAP0RE_Msk             (0x1UL)                   /*!< CAP0RE (Bitfield-Mask: 0x01)                          */
#define TIMER0_CCR_CAP0FE_Pos             (1UL)                     /*!< CAP0FE (Bit 1)                                        */
#define TIMER0_CCR_CAP0FE_Msk             (0x2UL)                   /*!< CAP0FE (Bitfield-Mask: 0x01)                          */
#define TIMER0_CCR_CAP0I_Pos              (2UL)                     /*!< CAP0I (Bit 2)                                         */
#define TIMER0_CCR_CAP0I_Msk              (0x4UL)                   /*!< CAP0I (Bitfield-Mask: 0x01)                           */
#define TIMER0_CCR_CAP1RE_Pos             (3UL)                     /*!< CAP1RE (Bit 3)                                        */
#define TIMER0_CCR_CAP1RE_Msk             (0x8UL)                   /*!< CAP1RE (Bitfield-Mask: 0x01)                          */
#define TIMER0_CCR_CAP1FE_Pos             (4UL)                     /*!< CAP1FE (Bit 4)                                        */
#define TIMER0_CCR_CAP1FE_Msk             (0x10UL)                  /*!< CAP1FE (Bitfield-Mask: 0x01)                          */
#define TIMER0_CCR_CAP1I_Pos              (5UL)                     /*!< CAP1I (Bit 5)                                         */
#define TIMER0_CCR_CAP1I_Msk              (0x20UL)                  /*!< CAP1I (Bitfield-Mask: 0x01)                           */
/* ==========================================================  EMR  ========================================================== */
#define TIMER0_EMR_EM0_Pos                (0UL)                     /*!< EM0 (Bit 0)                                           */
#define TIMER0_EMR_EM0_Msk                (0x1UL)                   /*!< EM0 (Bitfield-Mask: 0x01)                             */
#define TIMER0_EMR_EM1_Pos                (1UL)                     /*!< EM1 (Bit 1)                                           */
#define TIMER0_EMR_EM1_Msk                (0x2UL)                   /*!< EM1 (Bitfield-Mask: 0x01)                             */
#define TIMER0_EMR_EM2_Pos                (2UL)                     /*!< EM2 (Bit 2)                                           */
#define TIMER0_EMR_EM2_Msk                (0x4UL)                   /*!< EM2 (Bitfield-Mask: 0x01)                             */
#define TIMER0_EMR_EM3_Pos                (3UL)                     /*!< EM3 (Bit 3)                                           */
#define TIMER0_EMR_EM3_Msk                (0x8UL)                   /*!< EM3 (Bitfield-Mask: 0x01)                             */
#define TIMER0_EMR_EMC0_Pos               (4UL)                     /*!< EMC0 (Bit 4)                                          */
#define TIMER0_EMR_EMC0_Msk               (0x30UL)                  /*!< EMC0 (Bitfield-Mask: 0x03)                            */
#define TIMER0_EMR_EMC1_Pos               (6UL)                     /*!< EMC1 (Bit 6)                                          */
#define TIMER0_EMR_EMC1_Msk               (0xc0UL)                  /*!< EMC1 (Bitfield-Mask: 0x03)                            */
#define TIMER0_EMR_EMC2_Pos               (8UL)                     /*!< EMC2 (Bit 8)                                          */
#define TIMER0_EMR_EMC2_Msk               (0x300UL)                 /*!< EMC2 (Bitfield-Mask: 0x03)                            */
#define TIMER0_EMR_EMC3_Pos               (10UL)                    /*!< EMC3 (Bit 10)                                         */
#define TIMER0_EMR_EMC3_Msk               (0xc00UL)                 /*!< EMC3 (Bitfield-Mask: 0x03)                            */
/* =========================================================  CTCR  ========================================================== */
#define TIMER0_CTCR_CTMODE_Pos            (0UL)                     /*!< CTMODE (Bit 0)                                        */
#define TIMER0_CTCR_CTMODE_Msk            (0x3UL)                   /*!< CTMODE (Bitfield-Mask: 0x03)                          */
#define TIMER0_CTCR_CINSEL_Pos            (2UL)                     /*!< CINSEL (Bit 2)                                        */
#define TIMER0_CTCR_CINSEL_Msk            (0xcUL)                   /*!< CINSEL (Bitfield-Mask: 0x03)                          */


/* =========================================================================================================================== */
/* ================                                        LPC_TIMER1                                         ================ */
/* =========================================================================================================================== */

/* ==========================================================  IR  =========================================================== */
#define TIMER1_IR_MR0INT_Pos              (0UL)                     /*!< MR0INT (Bit 0)                                        */
#define TIMER1_IR_MR0INT_Msk              (0x1UL)                   /*!< MR0INT (Bitfield-Mask: 0x01)                          */
#define TIMER1_IR_MR1INT_Pos              (1UL)                     /*!< MR1INT (Bit 1)                                        */
#define TIMER1_IR_MR1INT_Msk              (0x2UL)                   /*!< MR1INT (Bitfield-Mask: 0x01)                          */
#define TIMER1_IR_MR2INT_Pos              (2UL)                     /*!< MR2INT (Bit 2)                                        */
#define TIMER1_IR_MR2INT_Msk              (0x4UL)                   /*!< MR2INT (Bitfield-Mask: 0x01)                          */
#define TIMER1_IR_MR3INT_Pos              (3UL)                     /*!< MR3INT (Bit 3)                                        */
#define TIMER1_IR_MR3INT_Msk              (0x8UL)                   /*!< MR3INT (Bitfield-Mask: 0x01)                          */
#define TIMER1_IR_CR0INT_Pos              (4UL)                     /*!< CR0INT (Bit 4)                                        */
#define TIMER1_IR_CR0INT_Msk              (0x10UL)                  /*!< CR0INT (Bitfield-Mask: 0x01)                          */
#define TIMER1_IR_CR1INT_Pos              (5UL)                     /*!< CR1INT (Bit 5)                                        */
#define TIMER1_IR_CR1INT_Msk              (0x20UL)                  /*!< CR1INT (Bitfield-Mask: 0x01)                          */
/* ==========================================================  TCR  ========================================================== */
#define TIMER1_TCR_CEN_Pos                (0UL)                     /*!< CEN (Bit 0)                                           */
#define TIMER1_TCR_CEN_Msk                (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
#define TIMER1_TCR_CRST_Pos               (1UL)                     /*!< CRST (Bit 1)                                          */
#define TIMER1_TCR_CRST_Msk               (0x2UL)                   /*!< CRST (Bitfield-Mask: 0x01)                            */
/* ==========================================================  TC  =========================================================== */
#define TIMER1_TC_TC_Pos                  (0UL)                     /*!< TC (Bit 0)                                            */
#define TIMER1_TC_TC_Msk                  (0xffffffffUL)            /*!< TC (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  PR  =========================================================== */
#define TIMER1_PR_PM_Pos                  (0UL)                     /*!< PM (Bit 0)                                            */
#define TIMER1_PR_PM_Msk                  (0xffffffffUL)            /*!< PM (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  PC  =========================================================== */
#define TIMER1_PC_PC_Pos                  (0UL)                     /*!< PC (Bit 0)                                            */
#define TIMER1_PC_PC_Msk                  (0xffffffffUL)            /*!< PC (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  MCR  ========================================================== */
#define TIMER1_MCR_MR0I_Pos               (0UL)                     /*!< MR0I (Bit 0)                                          */
#define TIMER1_MCR_MR0I_Msk               (0x1UL)                   /*!< MR0I (Bitfield-Mask: 0x01)                            */
#define TIMER1_MCR_MR0R_Pos               (1UL)                     /*!< MR0R (Bit 1)                                          */
#define TIMER1_MCR_MR0R_Msk               (0x2UL)                   /*!< MR0R (Bitfield-Mask: 0x01)                            */
#define TIMER1_MCR_MR0S_Pos               (2UL)                     /*!< MR0S (Bit 2)                                          */
#define TIMER1_MCR_MR0S_Msk               (0x4UL)                   /*!< MR0S (Bitfield-Mask: 0x01)                            */
#define TIMER1_MCR_MR1I_Pos               (3UL)                     /*!< MR1I (Bit 3)                                          */
#define TIMER1_MCR_MR1I_Msk               (0x8UL)                   /*!< MR1I (Bitfield-Mask: 0x01)                            */
#define TIMER1_MCR_MR1R_Pos               (4UL)                     /*!< MR1R (Bit 4)                                          */
#define TIMER1_MCR_MR1R_Msk               (0x10UL)                  /*!< MR1R (Bitfield-Mask: 0x01)                            */
#define TIMER1_MCR_MR1S_Pos               (5UL)                     /*!< MR1S (Bit 5)                                          */
#define TIMER1_MCR_MR1S_Msk               (0x20UL)                  /*!< MR1S (Bitfield-Mask: 0x01)                            */
#define TIMER1_MCR_MR2I_Pos               (6UL)                     /*!< MR2I (Bit 6)                                          */
#define TIMER1_MCR_MR2I_Msk               (0x40UL)                  /*!< MR2I (Bitfield-Mask: 0x01)                            */
#define TIMER1_MCR_MR2R_Pos               (7UL)                     /*!< MR2R (Bit 7)                                          */
#define TIMER1_MCR_MR2R_Msk               (0x80UL)                  /*!< MR2R (Bitfield-Mask: 0x01)                            */
#define TIMER1_MCR_MR2S_Pos               (8UL)                     /*!< MR2S (Bit 8)                                          */
#define TIMER1_MCR_MR2S_Msk               (0x100UL)                 /*!< MR2S (Bitfield-Mask: 0x01)                            */
#define TIMER1_MCR_MR3I_Pos               (9UL)                     /*!< MR3I (Bit 9)                                          */
#define TIMER1_MCR_MR3I_Msk               (0x200UL)                 /*!< MR3I (Bitfield-Mask: 0x01)                            */
#define TIMER1_MCR_MR3R_Pos               (10UL)                    /*!< MR3R (Bit 10)                                         */
#define TIMER1_MCR_MR3R_Msk               (0x400UL)                 /*!< MR3R (Bitfield-Mask: 0x01)                            */
#define TIMER1_MCR_MR3S_Pos               (11UL)                    /*!< MR3S (Bit 11)                                         */
#define TIMER1_MCR_MR3S_Msk               (0x800UL)                 /*!< MR3S (Bitfield-Mask: 0x01)                            */
/* ==========================================================  CCR  ========================================================== */
#define TIMER1_CCR_CAP0RE_Pos             (0UL)                     /*!< CAP0RE (Bit 0)                                        */
#define TIMER1_CCR_CAP0RE_Msk             (0x1UL)                   /*!< CAP0RE (Bitfield-Mask: 0x01)                          */
#define TIMER1_CCR_CAP0FE_Pos             (1UL)                     /*!< CAP0FE (Bit 1)                                        */
#define TIMER1_CCR_CAP0FE_Msk             (0x2UL)                   /*!< CAP0FE (Bitfield-Mask: 0x01)                          */
#define TIMER1_CCR_CAP0I_Pos              (2UL)                     /*!< CAP0I (Bit 2)                                         */
#define TIMER1_CCR_CAP0I_Msk              (0x4UL)                   /*!< CAP0I (Bitfield-Mask: 0x01)                           */
#define TIMER1_CCR_CAP1RE_Pos             (3UL)                     /*!< CAP1RE (Bit 3)                                        */
#define TIMER1_CCR_CAP1RE_Msk             (0x8UL)                   /*!< CAP1RE (Bitfield-Mask: 0x01)                          */
#define TIMER1_CCR_CAP1FE_Pos             (4UL)                     /*!< CAP1FE (Bit 4)                                        */
#define TIMER1_CCR_CAP1FE_Msk             (0x10UL)                  /*!< CAP1FE (Bitfield-Mask: 0x01)                          */
#define TIMER1_CCR_CAP1I_Pos              (5UL)                     /*!< CAP1I (Bit 5)                                         */
#define TIMER1_CCR_CAP1I_Msk              (0x20UL)                  /*!< CAP1I (Bitfield-Mask: 0x01)                           */
/* ==========================================================  EMR  ========================================================== */
#define TIMER1_EMR_EM0_Pos                (0UL)                     /*!< EM0 (Bit 0)                                           */
#define TIMER1_EMR_EM0_Msk                (0x1UL)                   /*!< EM0 (Bitfield-Mask: 0x01)                             */
#define TIMER1_EMR_EM1_Pos                (1UL)                     /*!< EM1 (Bit 1)                                           */
#define TIMER1_EMR_EM1_Msk                (0x2UL)                   /*!< EM1 (Bitfield-Mask: 0x01)                             */
#define TIMER1_EMR_EM2_Pos                (2UL)                     /*!< EM2 (Bit 2)                                           */
#define TIMER1_EMR_EM2_Msk                (0x4UL)                   /*!< EM2 (Bitfield-Mask: 0x01)                             */
#define TIMER1_EMR_EM3_Pos                (3UL)                     /*!< EM3 (Bit 3)                                           */
#define TIMER1_EMR_EM3_Msk                (0x8UL)                   /*!< EM3 (Bitfield-Mask: 0x01)                             */
#define TIMER1_EMR_EMC0_Pos               (4UL)                     /*!< EMC0 (Bit 4)                                          */
#define TIMER1_EMR_EMC0_Msk               (0x30UL)                  /*!< EMC0 (Bitfield-Mask: 0x03)                            */
#define TIMER1_EMR_EMC1_Pos               (6UL)                     /*!< EMC1 (Bit 6)                                          */
#define TIMER1_EMR_EMC1_Msk               (0xc0UL)                  /*!< EMC1 (Bitfield-Mask: 0x03)                            */
#define TIMER1_EMR_EMC2_Pos               (8UL)                     /*!< EMC2 (Bit 8)                                          */
#define TIMER1_EMR_EMC2_Msk               (0x300UL)                 /*!< EMC2 (Bitfield-Mask: 0x03)                            */
#define TIMER1_EMR_EMC3_Pos               (10UL)                    /*!< EMC3 (Bit 10)                                         */
#define TIMER1_EMR_EMC3_Msk               (0xc00UL)                 /*!< EMC3 (Bitfield-Mask: 0x03)                            */
/* =========================================================  CTCR  ========================================================== */
#define TIMER1_CTCR_CTMODE_Pos            (0UL)                     /*!< CTMODE (Bit 0)                                        */
#define TIMER1_CTCR_CTMODE_Msk            (0x3UL)                   /*!< CTMODE (Bitfield-Mask: 0x03)                          */
#define TIMER1_CTCR_CINSEL_Pos            (2UL)                     /*!< CINSEL (Bit 2)                                        */
#define TIMER1_CTCR_CINSEL_Msk            (0xcUL)                   /*!< CINSEL (Bitfield-Mask: 0x03)                          */


/* =========================================================================================================================== */
/* ================                                         LPC_UART0                                         ================ */
/* =========================================================================================================================== */

/* ==========================================================  RBR  ========================================================== */
#define UART0_RBR_RBR_Pos                 (0UL)                     /*!< RBR (Bit 0)                                           */
#define UART0_RBR_RBR_Msk                 (0xffUL)                  /*!< RBR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  THR  ========================================================== */
#define UART0_THR_THR_Pos                 (0UL)                     /*!< THR (Bit 0)                                           */
#define UART0_THR_THR_Msk                 (0xffUL)                  /*!< THR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  DLL  ========================================================== */
#define UART0_DLL_DLLSB_Pos               (0UL)                     /*!< DLLSB (Bit 0)                                         */
#define UART0_DLL_DLLSB_Msk               (0xffUL)                  /*!< DLLSB (Bitfield-Mask: 0xff)                           */
/* ==========================================================  DLM  ========================================================== */
#define UART0_DLM_DLMSB_Pos               (0UL)                     /*!< DLMSB (Bit 0)                                         */
#define UART0_DLM_DLMSB_Msk               (0xffUL)                  /*!< DLMSB (Bitfield-Mask: 0xff)                           */
/* ==========================================================  IER  ========================================================== */
#define UART0_IER_RBRIE_Pos               (0UL)                     /*!< RBRIE (Bit 0)                                         */
#define UART0_IER_RBRIE_Msk               (0x1UL)                   /*!< RBRIE (Bitfield-Mask: 0x01)                           */
#define UART0_IER_THREIE_Pos              (1UL)                     /*!< THREIE (Bit 1)                                        */
#define UART0_IER_THREIE_Msk              (0x2UL)                   /*!< THREIE (Bitfield-Mask: 0x01)                          */
#define UART0_IER_RXIE_Pos                (2UL)                     /*!< RXIE (Bit 2)                                          */
#define UART0_IER_RXIE_Msk                (0x4UL)                   /*!< RXIE (Bitfield-Mask: 0x01)                            */
#define UART0_IER_ABEOINTEN_Pos           (8UL)                     /*!< ABEOINTEN (Bit 8)                                     */
#define UART0_IER_ABEOINTEN_Msk           (0x100UL)                 /*!< ABEOINTEN (Bitfield-Mask: 0x01)                       */
#define UART0_IER_ABTOINTEN_Pos           (9UL)                     /*!< ABTOINTEN (Bit 9)                                     */
#define UART0_IER_ABTOINTEN_Msk           (0x200UL)                 /*!< ABTOINTEN (Bitfield-Mask: 0x01)                       */
/* ==========================================================  IIR  ========================================================== */
#define UART0_IIR_INTSTATUS_Pos           (0UL)                     /*!< INTSTATUS (Bit 0)                                     */
#define UART0_IIR_INTSTATUS_Msk           (0x1UL)                   /*!< INTSTATUS (Bitfield-Mask: 0x01)                       */
#define UART0_IIR_INTID_Pos               (1UL)                     /*!< INTID (Bit 1)                                         */
#define UART0_IIR_INTID_Msk               (0xeUL)                   /*!< INTID (Bitfield-Mask: 0x07)                           */
#define UART0_IIR_FIFOENABLE_Pos          (6UL)                     /*!< FIFOENABLE (Bit 6)                                    */
#define UART0_IIR_FIFOENABLE_Msk          (0xc0UL)                  /*!< FIFOENABLE (Bitfield-Mask: 0x03)                      */
#define UART0_IIR_ABEOINT_Pos             (8UL)                     /*!< ABEOINT (Bit 8)                                       */
#define UART0_IIR_ABEOINT_Msk             (0x100UL)                 /*!< ABEOINT (Bitfield-Mask: 0x01)                         */
#define UART0_IIR_ABTOINT_Pos             (9UL)                     /*!< ABTOINT (Bit 9)                                       */
#define UART0_IIR_ABTOINT_Msk             (0x200UL)                 /*!< ABTOINT (Bitfield-Mask: 0x01)                         */
/* ==========================================================  FCR  ========================================================== */
#define UART0_FCR_FIFOEN_Pos              (0UL)                     /*!< FIFOEN (Bit 0)                                        */
#define UART0_FCR_FIFOEN_Msk              (0x1UL)                   /*!< FIFOEN (Bitfield-Mask: 0x01)                          */
#define UART0_FCR_RXFIFORES_Pos           (1UL)                     /*!< RXFIFORES (Bit 1)                                     */
#define UART0_FCR_RXFIFORES_Msk           (0x2UL)                   /*!< RXFIFORES (Bitfield-Mask: 0x01)                       */
#define UART0_FCR_TXFIFORES_Pos           (2UL)                     /*!< TXFIFORES (Bit 2)                                     */
#define UART0_FCR_TXFIFORES_Msk           (0x4UL)                   /*!< TXFIFORES (Bitfield-Mask: 0x01)                       */
#define UART0_FCR_DMAMODE_Pos             (3UL)                     /*!< DMAMODE (Bit 3)                                       */
#define UART0_FCR_DMAMODE_Msk             (0x8UL)                   /*!< DMAMODE (Bitfield-Mask: 0x01)                         */
#define UART0_FCR_RXTRIGLVL_Pos           (6UL)                     /*!< RXTRIGLVL (Bit 6)                                     */
#define UART0_FCR_RXTRIGLVL_Msk           (0xc0UL)                  /*!< RXTRIGLVL (Bitfield-Mask: 0x03)                       */
/* ==========================================================  LCR  ========================================================== */
#define UART0_LCR_WLS_Pos                 (0UL)                     /*!< WLS (Bit 0)                                           */
#define UART0_LCR_WLS_Msk                 (0x3UL)                   /*!< WLS (Bitfield-Mask: 0x03)                             */
#define UART0_LCR_SBS_Pos                 (2UL)                     /*!< SBS (Bit 2)                                           */
#define UART0_LCR_SBS_Msk                 (0x4UL)                   /*!< SBS (Bitfield-Mask: 0x01)                             */
#define UART0_LCR_PE_Pos                  (3UL)                     /*!< PE (Bit 3)                                            */
#define UART0_LCR_PE_Msk                  (0x8UL)                   /*!< PE (Bitfield-Mask: 0x01)                              */
#define UART0_LCR_PS_Pos                  (4UL)                     /*!< PS (Bit 4)                                            */
#define UART0_LCR_PS_Msk                  (0x30UL)                  /*!< PS (Bitfield-Mask: 0x03)                              */
#define UART0_LCR_BC_Pos                  (6UL)                     /*!< BC (Bit 6)                                            */
#define UART0_LCR_BC_Msk                  (0x40UL)                  /*!< BC (Bitfield-Mask: 0x01)                              */
#define UART0_LCR_DLAB_Pos                (7UL)                     /*!< DLAB (Bit 7)                                          */
#define UART0_LCR_DLAB_Msk                (0x80UL)                  /*!< DLAB (Bitfield-Mask: 0x01)                            */
/* ==========================================================  LSR  ========================================================== */
#define UART0_LSR_RDR_Pos                 (0UL)                     /*!< RDR (Bit 0)                                           */
#define UART0_LSR_RDR_Msk                 (0x1UL)                   /*!< RDR (Bitfield-Mask: 0x01)                             */
#define UART0_LSR_OE_Pos                  (1UL)                     /*!< OE (Bit 1)                                            */
#define UART0_LSR_OE_Msk                  (0x2UL)                   /*!< OE (Bitfield-Mask: 0x01)                              */
#define UART0_LSR_PE_Pos                  (2UL)                     /*!< PE (Bit 2)                                            */
#define UART0_LSR_PE_Msk                  (0x4UL)                   /*!< PE (Bitfield-Mask: 0x01)                              */
#define UART0_LSR_FE_Pos                  (3UL)                     /*!< FE (Bit 3)                                            */
#define UART0_LSR_FE_Msk                  (0x8UL)                   /*!< FE (Bitfield-Mask: 0x01)                              */
#define UART0_LSR_BI_Pos                  (4UL)                     /*!< BI (Bit 4)                                            */
#define UART0_LSR_BI_Msk                  (0x10UL)                  /*!< BI (Bitfield-Mask: 0x01)                              */
#define UART0_LSR_THRE_Pos                (5UL)                     /*!< THRE (Bit 5)                                          */
#define UART0_LSR_THRE_Msk                (0x20UL)                  /*!< THRE (Bitfield-Mask: 0x01)                            */
#define UART0_LSR_TEMT_Pos                (6UL)                     /*!< TEMT (Bit 6)                                          */
#define UART0_LSR_TEMT_Msk                (0x40UL)                  /*!< TEMT (Bitfield-Mask: 0x01)                            */
#define UART0_LSR_RXFE_Pos                (7UL)                     /*!< RXFE (Bit 7)                                          */
#define UART0_LSR_RXFE_Msk                (0x80UL)                  /*!< RXFE (Bitfield-Mask: 0x01)                            */
/* ==========================================================  SCR  ========================================================== */
#define UART0_SCR_PAD_Pos                 (0UL)                     /*!< PAD (Bit 0)                                           */
#define UART0_SCR_PAD_Msk                 (0xffUL)                  /*!< PAD (Bitfield-Mask: 0xff)                             */
/* ==========================================================  ACR  ========================================================== */
#define UART0_ACR_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define UART0_ACR_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
#define UART0_ACR_MODE_Pos                (1UL)                     /*!< MODE (Bit 1)                                          */
#define UART0_ACR_MODE_Msk                (0x2UL)                   /*!< MODE (Bitfield-Mask: 0x01)                            */
#define UART0_ACR_AUTORESTART_Pos         (2UL)                     /*!< AUTORESTART (Bit 2)                                   */
#define UART0_ACR_AUTORESTART_Msk         (0x4UL)                   /*!< AUTORESTART (Bitfield-Mask: 0x01)                     */
#define UART0_ACR_ABEOINTCLR_Pos          (8UL)                     /*!< ABEOINTCLR (Bit 8)                                    */
#define UART0_ACR_ABEOINTCLR_Msk          (0x100UL)                 /*!< ABEOINTCLR (Bitfield-Mask: 0x01)                      */
#define UART0_ACR_ABTOINTCLR_Pos          (9UL)                     /*!< ABTOINTCLR (Bit 9)                                    */
#define UART0_ACR_ABTOINTCLR_Msk          (0x200UL)                 /*!< ABTOINTCLR (Bitfield-Mask: 0x01)                      */
/* ==========================================================  FDR  ========================================================== */
#define UART0_FDR_DIVADDVAL_Pos           (0UL)                     /*!< DIVADDVAL (Bit 0)                                     */
#define UART0_FDR_DIVADDVAL_Msk           (0xfUL)                   /*!< DIVADDVAL (Bitfield-Mask: 0x0f)                       */
#define UART0_FDR_MULVAL_Pos              (4UL)                     /*!< MULVAL (Bit 4)                                        */
#define UART0_FDR_MULVAL_Msk              (0xf0UL)                  /*!< MULVAL (Bitfield-Mask: 0x0f)                          */
/* ==========================================================  TER  ========================================================== */
#define UART0_TER_TXEN_Pos                (7UL)                     /*!< TXEN (Bit 7)                                          */
#define UART0_TER_TXEN_Msk                (0x80UL)                  /*!< TXEN (Bitfield-Mask: 0x01)                            */
/* =======================================================  RS485CTRL  ======================================================= */
#define UART0_RS485CTRL_NMMEN_Pos         (0UL)                     /*!< NMMEN (Bit 0)                                         */
#define UART0_RS485CTRL_NMMEN_Msk         (0x1UL)                   /*!< NMMEN (Bitfield-Mask: 0x01)                           */
#define UART0_RS485CTRL_RXDIS_Pos         (1UL)                     /*!< RXDIS (Bit 1)                                         */
#define UART0_RS485CTRL_RXDIS_Msk         (0x2UL)                   /*!< RXDIS (Bitfield-Mask: 0x01)                           */
#define UART0_RS485CTRL_AADEN_Pos         (2UL)                     /*!< AADEN (Bit 2)                                         */
#define UART0_RS485CTRL_AADEN_Msk         (0x4UL)                   /*!< AADEN (Bitfield-Mask: 0x01)                           */
#define UART0_RS485CTRL_DCTRL_Pos         (4UL)                     /*!< DCTRL (Bit 4)                                         */
#define UART0_RS485CTRL_DCTRL_Msk         (0x10UL)                  /*!< DCTRL (Bitfield-Mask: 0x01)                           */
#define UART0_RS485CTRL_OINV_Pos          (5UL)                     /*!< OINV (Bit 5)                                          */
#define UART0_RS485CTRL_OINV_Msk          (0x20UL)                  /*!< OINV (Bitfield-Mask: 0x01)                            */
/* =====================================================  RS485ADRMATCH  ===================================================== */
#define UART0_RS485ADRMATCH_ADRMATCH_Pos  (0UL)                     /*!< ADRMATCH (Bit 0)                                      */
#define UART0_RS485ADRMATCH_ADRMATCH_Msk  (0xffUL)                  /*!< ADRMATCH (Bitfield-Mask: 0xff)                        */
/* =======================================================  RS485DLY  ======================================================== */
#define UART0_RS485DLY_DLY_Pos            (0UL)                     /*!< DLY (Bit 0)                                           */
#define UART0_RS485DLY_DLY_Msk            (0xffUL)                  /*!< DLY (Bitfield-Mask: 0xff)                             */


/* =========================================================================================================================== */
/* ================                                         LPC_UART1                                         ================ */
/* =========================================================================================================================== */

/* ==========================================================  RBR  ========================================================== */
#define UART1_RBR_RBR_Pos                 (0UL)                     /*!< RBR (Bit 0)                                           */
#define UART1_RBR_RBR_Msk                 (0xffUL)                  /*!< RBR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  THR  ========================================================== */
#define UART1_THR_THR_Pos                 (0UL)                     /*!< THR (Bit 0)                                           */
#define UART1_THR_THR_Msk                 (0xffUL)                  /*!< THR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  DLL  ========================================================== */
#define UART1_DLL_DLLSB_Pos               (0UL)                     /*!< DLLSB (Bit 0)                                         */
#define UART1_DLL_DLLSB_Msk               (0xffUL)                  /*!< DLLSB (Bitfield-Mask: 0xff)                           */
/* ==========================================================  DLM  ========================================================== */
#define UART1_DLM_DLMSB_Pos               (0UL)                     /*!< DLMSB (Bit 0)                                         */
#define UART1_DLM_DLMSB_Msk               (0xffUL)                  /*!< DLMSB (Bitfield-Mask: 0xff)                           */
/* ==========================================================  IER  ========================================================== */
#define UART1_IER_RBRIE_Pos               (0UL)                     /*!< RBRIE (Bit 0)                                         */
#define UART1_IER_RBRIE_Msk               (0x1UL)                   /*!< RBRIE (Bitfield-Mask: 0x01)                           */
#define UART1_IER_THREIE_Pos              (1UL)                     /*!< THREIE (Bit 1)                                        */
#define UART1_IER_THREIE_Msk              (0x2UL)                   /*!< THREIE (Bitfield-Mask: 0x01)                          */
#define UART1_IER_RXIE_Pos                (2UL)                     /*!< RXIE (Bit 2)                                          */
#define UART1_IER_RXIE_Msk                (0x4UL)                   /*!< RXIE (Bitfield-Mask: 0x01)                            */
#define UART1_IER_MSIE_Pos                (3UL)                     /*!< MSIE (Bit 3)                                          */
#define UART1_IER_MSIE_Msk                (0x8UL)                   /*!< MSIE (Bitfield-Mask: 0x01)                            */
#define UART1_IER_CTSIE_Pos               (7UL)                     /*!< CTSIE (Bit 7)                                         */
#define UART1_IER_CTSIE_Msk               (0x80UL)                  /*!< CTSIE (Bitfield-Mask: 0x01)                           */
#define UART1_IER_ABEOIE_Pos              (8UL)                     /*!< ABEOIE (Bit 8)                                        */
#define UART1_IER_ABEOIE_Msk              (0x100UL)                 /*!< ABEOIE (Bitfield-Mask: 0x01)                          */
#define UART1_IER_ABTOIE_Pos              (9UL)                     /*!< ABTOIE (Bit 9)                                        */
#define UART1_IER_ABTOIE_Msk              (0x200UL)                 /*!< ABTOIE (Bitfield-Mask: 0x01)                          */
/* ==========================================================  IIR  ========================================================== */
#define UART1_IIR_INTSTATUS_Pos           (0UL)                     /*!< INTSTATUS (Bit 0)                                     */
#define UART1_IIR_INTSTATUS_Msk           (0x1UL)                   /*!< INTSTATUS (Bitfield-Mask: 0x01)                       */
#define UART1_IIR_INTID_Pos               (1UL)                     /*!< INTID (Bit 1)                                         */
#define UART1_IIR_INTID_Msk               (0xeUL)                   /*!< INTID (Bitfield-Mask: 0x07)                           */
#define UART1_IIR_FIFOENABLE_Pos          (6UL)                     /*!< FIFOENABLE (Bit 6)                                    */
#define UART1_IIR_FIFOENABLE_Msk          (0xc0UL)                  /*!< FIFOENABLE (Bitfield-Mask: 0x03)                      */
#define UART1_IIR_ABEOINT_Pos             (8UL)                     /*!< ABEOINT (Bit 8)                                       */
#define UART1_IIR_ABEOINT_Msk             (0x100UL)                 /*!< ABEOINT (Bitfield-Mask: 0x01)                         */
#define UART1_IIR_ABTOINT_Pos             (9UL)                     /*!< ABTOINT (Bit 9)                                       */
#define UART1_IIR_ABTOINT_Msk             (0x200UL)                 /*!< ABTOINT (Bitfield-Mask: 0x01)                         */
/* ==========================================================  FCR  ========================================================== */
#define UART1_FCR_FIFOEN_Pos              (0UL)                     /*!< FIFOEN (Bit 0)                                        */
#define UART1_FCR_FIFOEN_Msk              (0x1UL)                   /*!< FIFOEN (Bitfield-Mask: 0x01)                          */
#define UART1_FCR_RXFIFORES_Pos           (1UL)                     /*!< RXFIFORES (Bit 1)                                     */
#define UART1_FCR_RXFIFORES_Msk           (0x2UL)                   /*!< RXFIFORES (Bitfield-Mask: 0x01)                       */
#define UART1_FCR_TXFIFORES_Pos           (2UL)                     /*!< TXFIFORES (Bit 2)                                     */
#define UART1_FCR_TXFIFORES_Msk           (0x4UL)                   /*!< TXFIFORES (Bitfield-Mask: 0x01)                       */
#define UART1_FCR_DMAMODE_Pos             (3UL)                     /*!< DMAMODE (Bit 3)                                       */
#define UART1_FCR_DMAMODE_Msk             (0x8UL)                   /*!< DMAMODE (Bitfield-Mask: 0x01)                         */
#define UART1_FCR_RXTRIGLVL_Pos           (6UL)                     /*!< RXTRIGLVL (Bit 6)                                     */
#define UART1_FCR_RXTRIGLVL_Msk           (0xc0UL)                  /*!< RXTRIGLVL (Bitfield-Mask: 0x03)                       */
/* ==========================================================  LCR  ========================================================== */
#define UART1_LCR_WLS_Pos                 (0UL)                     /*!< WLS (Bit 0)                                           */
#define UART1_LCR_WLS_Msk                 (0x3UL)                   /*!< WLS (Bitfield-Mask: 0x03)                             */
#define UART1_LCR_SBS_Pos                 (2UL)                     /*!< SBS (Bit 2)                                           */
#define UART1_LCR_SBS_Msk                 (0x4UL)                   /*!< SBS (Bitfield-Mask: 0x01)                             */
#define UART1_LCR_PE_Pos                  (3UL)                     /*!< PE (Bit 3)                                            */
#define UART1_LCR_PE_Msk                  (0x8UL)                   /*!< PE (Bitfield-Mask: 0x01)                              */
#define UART1_LCR_PS_Pos                  (4UL)                     /*!< PS (Bit 4)                                            */
#define UART1_LCR_PS_Msk                  (0x30UL)                  /*!< PS (Bitfield-Mask: 0x03)                              */
#define UART1_LCR_BC_Pos                  (6UL)                     /*!< BC (Bit 6)                                            */
#define UART1_LCR_BC_Msk                  (0x40UL)                  /*!< BC (Bitfield-Mask: 0x01)                              */
#define UART1_LCR_DLAB_Pos                (7UL)                     /*!< DLAB (Bit 7)                                          */
#define UART1_LCR_DLAB_Msk                (0x80UL)                  /*!< DLAB (Bitfield-Mask: 0x01)                            */
/* ==========================================================  MCR  ========================================================== */
#define UART1_MCR_DTRCTRL_Pos             (0UL)                     /*!< DTRCTRL (Bit 0)                                       */
#define UART1_MCR_DTRCTRL_Msk             (0x1UL)                   /*!< DTRCTRL (Bitfield-Mask: 0x01)                         */
#define UART1_MCR_RTSCTRL_Pos             (1UL)                     /*!< RTSCTRL (Bit 1)                                       */
#define UART1_MCR_RTSCTRL_Msk             (0x2UL)                   /*!< RTSCTRL (Bitfield-Mask: 0x01)                         */
#define UART1_MCR_LMS_Pos                 (4UL)                     /*!< LMS (Bit 4)                                           */
#define UART1_MCR_LMS_Msk                 (0x10UL)                  /*!< LMS (Bitfield-Mask: 0x01)                             */
#define UART1_MCR_RTSEN_Pos               (6UL)                     /*!< RTSEN (Bit 6)                                         */
#define UART1_MCR_RTSEN_Msk               (0x40UL)                  /*!< RTSEN (Bitfield-Mask: 0x01)                           */
#define UART1_MCR_CTSEN_Pos               (7UL)                     /*!< CTSEN (Bit 7)                                         */
#define UART1_MCR_CTSEN_Msk               (0x80UL)                  /*!< CTSEN (Bitfield-Mask: 0x01)                           */
/* ==========================================================  LSR  ========================================================== */
#define UART1_LSR_RDR_Pos                 (0UL)                     /*!< RDR (Bit 0)                                           */
#define UART1_LSR_RDR_Msk                 (0x1UL)                   /*!< RDR (Bitfield-Mask: 0x01)                             */
#define UART1_LSR_OE_Pos                  (1UL)                     /*!< OE (Bit 1)                                            */
#define UART1_LSR_OE_Msk                  (0x2UL)                   /*!< OE (Bitfield-Mask: 0x01)                              */
#define UART1_LSR_PE_Pos                  (2UL)                     /*!< PE (Bit 2)                                            */
#define UART1_LSR_PE_Msk                  (0x4UL)                   /*!< PE (Bitfield-Mask: 0x01)                              */
#define UART1_LSR_FE_Pos                  (3UL)                     /*!< FE (Bit 3)                                            */
#define UART1_LSR_FE_Msk                  (0x8UL)                   /*!< FE (Bitfield-Mask: 0x01)                              */
#define UART1_LSR_BI_Pos                  (4UL)                     /*!< BI (Bit 4)                                            */
#define UART1_LSR_BI_Msk                  (0x10UL)                  /*!< BI (Bitfield-Mask: 0x01)                              */
#define UART1_LSR_THRE_Pos                (5UL)                     /*!< THRE (Bit 5)                                          */
#define UART1_LSR_THRE_Msk                (0x20UL)                  /*!< THRE (Bitfield-Mask: 0x01)                            */
#define UART1_LSR_TEMT_Pos                (6UL)                     /*!< TEMT (Bit 6)                                          */
#define UART1_LSR_TEMT_Msk                (0x40UL)                  /*!< TEMT (Bitfield-Mask: 0x01)                            */
#define UART1_LSR_RXFE_Pos                (7UL)                     /*!< RXFE (Bit 7)                                          */
#define UART1_LSR_RXFE_Msk                (0x80UL)                  /*!< RXFE (Bitfield-Mask: 0x01)                            */
/* ==========================================================  MSR  ========================================================== */
#define UART1_MSR_DCTS_Pos                (0UL)                     /*!< DCTS (Bit 0)                                          */
#define UART1_MSR_DCTS_Msk                (0x1UL)                   /*!< DCTS (Bitfield-Mask: 0x01)                            */
#define UART1_MSR_DDSR_Pos                (1UL)                     /*!< DDSR (Bit 1)                                          */
#define UART1_MSR_DDSR_Msk                (0x2UL)                   /*!< DDSR (Bitfield-Mask: 0x01)                            */
#define UART1_MSR_TERI_Pos                (2UL)                     /*!< TERI (Bit 2)                                          */
#define UART1_MSR_TERI_Msk                (0x4UL)                   /*!< TERI (Bitfield-Mask: 0x01)                            */
#define UART1_MSR_DDCD_Pos                (3UL)                     /*!< DDCD (Bit 3)                                          */
#define UART1_MSR_DDCD_Msk                (0x8UL)                   /*!< DDCD (Bitfield-Mask: 0x01)                            */
#define UART1_MSR_CTS_Pos                 (4UL)                     /*!< CTS (Bit 4)                                           */
#define UART1_MSR_CTS_Msk                 (0x10UL)                  /*!< CTS (Bitfield-Mask: 0x01)                             */
#define UART1_MSR_DSR_Pos                 (5UL)                     /*!< DSR (Bit 5)                                           */
#define UART1_MSR_DSR_Msk                 (0x20UL)                  /*!< DSR (Bitfield-Mask: 0x01)                             */
#define UART1_MSR_RI_Pos                  (6UL)                     /*!< RI (Bit 6)                                            */
#define UART1_MSR_RI_Msk                  (0x40UL)                  /*!< RI (Bitfield-Mask: 0x01)                              */
#define UART1_MSR_DCD_Pos                 (7UL)                     /*!< DCD (Bit 7)                                           */
#define UART1_MSR_DCD_Msk                 (0x80UL)                  /*!< DCD (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SCR  ========================================================== */
#define UART1_SCR_Pad_Pos                 (0UL)                     /*!< Pad (Bit 0)                                           */
#define UART1_SCR_Pad_Msk                 (0xffUL)                  /*!< Pad (Bitfield-Mask: 0xff)                             */
/* ==========================================================  ACR  ========================================================== */
#define UART1_ACR_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define UART1_ACR_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
#define UART1_ACR_MODE_Pos                (1UL)                     /*!< MODE (Bit 1)                                          */
#define UART1_ACR_MODE_Msk                (0x2UL)                   /*!< MODE (Bitfield-Mask: 0x01)                            */
#define UART1_ACR_AUTORESTART_Pos         (2UL)                     /*!< AUTORESTART (Bit 2)                                   */
#define UART1_ACR_AUTORESTART_Msk         (0x4UL)                   /*!< AUTORESTART (Bitfield-Mask: 0x01)                     */
#define UART1_ACR_ABEOINTCLR_Pos          (8UL)                     /*!< ABEOINTCLR (Bit 8)                                    */
#define UART1_ACR_ABEOINTCLR_Msk          (0x100UL)                 /*!< ABEOINTCLR (Bitfield-Mask: 0x01)                      */
#define UART1_ACR_ABTOINTCLR_Pos          (9UL)                     /*!< ABTOINTCLR (Bit 9)                                    */
#define UART1_ACR_ABTOINTCLR_Msk          (0x200UL)                 /*!< ABTOINTCLR (Bitfield-Mask: 0x01)                      */
/* ==========================================================  FDR  ========================================================== */
#define UART1_FDR_DIVADDVAL_Pos           (0UL)                     /*!< DIVADDVAL (Bit 0)                                     */
#define UART1_FDR_DIVADDVAL_Msk           (0xfUL)                   /*!< DIVADDVAL (Bitfield-Mask: 0x0f)                       */
#define UART1_FDR_MULVAL_Pos              (4UL)                     /*!< MULVAL (Bit 4)                                        */
#define UART1_FDR_MULVAL_Msk              (0xf0UL)                  /*!< MULVAL (Bitfield-Mask: 0x0f)                          */
/* ==========================================================  TER  ========================================================== */
#define UART1_TER_TXEN_Pos                (7UL)                     /*!< TXEN (Bit 7)                                          */
#define UART1_TER_TXEN_Msk                (0x80UL)                  /*!< TXEN (Bitfield-Mask: 0x01)                            */
/* =======================================================  RS485CTRL  ======================================================= */
#define UART1_RS485CTRL_NMMEN_Pos         (0UL)                     /*!< NMMEN (Bit 0)                                         */
#define UART1_RS485CTRL_NMMEN_Msk         (0x1UL)                   /*!< NMMEN (Bitfield-Mask: 0x01)                           */
#define UART1_RS485CTRL_RXDIS_Pos         (1UL)                     /*!< RXDIS (Bit 1)                                         */
#define UART1_RS485CTRL_RXDIS_Msk         (0x2UL)                   /*!< RXDIS (Bitfield-Mask: 0x01)                           */
#define UART1_RS485CTRL_AADEN_Pos         (2UL)                     /*!< AADEN (Bit 2)                                         */
#define UART1_RS485CTRL_AADEN_Msk         (0x4UL)                   /*!< AADEN (Bitfield-Mask: 0x01)                           */
#define UART1_RS485CTRL_SEL_Pos           (3UL)                     /*!< SEL (Bit 3)                                           */
#define UART1_RS485CTRL_SEL_Msk           (0x8UL)                   /*!< SEL (Bitfield-Mask: 0x01)                             */
#define UART1_RS485CTRL_DCTRL_Pos         (4UL)                     /*!< DCTRL (Bit 4)                                         */
#define UART1_RS485CTRL_DCTRL_Msk         (0x10UL)                  /*!< DCTRL (Bitfield-Mask: 0x01)                           */
#define UART1_RS485CTRL_OINV_Pos          (5UL)                     /*!< OINV (Bit 5)                                          */
#define UART1_RS485CTRL_OINV_Msk          (0x20UL)                  /*!< OINV (Bitfield-Mask: 0x01)                            */
/* =====================================================  RS485ADRMATCH  ===================================================== */
#define UART1_RS485ADRMATCH_ADRMATCH_Pos  (0UL)                     /*!< ADRMATCH (Bit 0)                                      */
#define UART1_RS485ADRMATCH_ADRMATCH_Msk  (0xffUL)                  /*!< ADRMATCH (Bitfield-Mask: 0xff)                        */
/* =======================================================  RS485DLY  ======================================================== */
#define UART1_RS485DLY_DLY_Pos            (0UL)                     /*!< DLY (Bit 0)                                           */
#define UART1_RS485DLY_DLY_Msk            (0xffUL)                  /*!< DLY (Bitfield-Mask: 0xff)                             */


/* =========================================================================================================================== */
/* ================                                         LPC_PWM1                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  IR  =========================================================== */
#define PWM1_IR_PWMMR0INT_Pos             (0UL)                     /*!< PWMMR0INT (Bit 0)                                     */
#define PWM1_IR_PWMMR0INT_Msk             (0x1UL)                   /*!< PWMMR0INT (Bitfield-Mask: 0x01)                       */
#define PWM1_IR_PWMMR1INT_Pos             (1UL)                     /*!< PWMMR1INT (Bit 1)                                     */
#define PWM1_IR_PWMMR1INT_Msk             (0x2UL)                   /*!< PWMMR1INT (Bitfield-Mask: 0x01)                       */
#define PWM1_IR_PWMMR2INT_Pos             (2UL)                     /*!< PWMMR2INT (Bit 2)                                     */
#define PWM1_IR_PWMMR2INT_Msk             (0x4UL)                   /*!< PWMMR2INT (Bitfield-Mask: 0x01)                       */
#define PWM1_IR_PWMMR3INT_Pos             (3UL)                     /*!< PWMMR3INT (Bit 3)                                     */
#define PWM1_IR_PWMMR3INT_Msk             (0x8UL)                   /*!< PWMMR3INT (Bitfield-Mask: 0x01)                       */
#define PWM1_IR_PWMCAP0INT_Pos            (4UL)                     /*!< PWMCAP0INT (Bit 4)                                    */
#define PWM1_IR_PWMCAP0INT_Msk            (0x10UL)                  /*!< PWMCAP0INT (Bitfield-Mask: 0x01)                      */
#define PWM1_IR_PWMCAP1INT_Pos            (5UL)                     /*!< PWMCAP1INT (Bit 5)                                    */
#define PWM1_IR_PWMCAP1INT_Msk            (0x20UL)                  /*!< PWMCAP1INT (Bitfield-Mask: 0x01)                      */
#define PWM1_IR_PWMMR4INT_Pos             (8UL)                     /*!< PWMMR4INT (Bit 8)                                     */
#define PWM1_IR_PWMMR4INT_Msk             (0x100UL)                 /*!< PWMMR4INT (Bitfield-Mask: 0x01)                       */
#define PWM1_IR_PWMMR5INT_Pos             (9UL)                     /*!< PWMMR5INT (Bit 9)                                     */
#define PWM1_IR_PWMMR5INT_Msk             (0x200UL)                 /*!< PWMMR5INT (Bitfield-Mask: 0x01)                       */
#define PWM1_IR_PWMMR6INT_Pos             (10UL)                    /*!< PWMMR6INT (Bit 10)                                    */
#define PWM1_IR_PWMMR6INT_Msk             (0x400UL)                 /*!< PWMMR6INT (Bitfield-Mask: 0x01)                       */
/* ==========================================================  TCR  ========================================================== */
#define PWM1_TCR_CE_Pos                   (0UL)                     /*!< CE (Bit 0)                                            */
#define PWM1_TCR_CE_Msk                   (0x1UL)                   /*!< CE (Bitfield-Mask: 0x01)                              */
#define PWM1_TCR_CR_Pos                   (1UL)                     /*!< CR (Bit 1)                                            */
#define PWM1_TCR_CR_Msk                   (0x2UL)                   /*!< CR (Bitfield-Mask: 0x01)                              */
#define PWM1_TCR_PWMEN_Pos                (3UL)                     /*!< PWMEN (Bit 3)                                         */
#define PWM1_TCR_PWMEN_Msk                (0x8UL)                   /*!< PWMEN (Bitfield-Mask: 0x01)                           */
#define PWM1_TCR_MDIS_Pos                 (4UL)                     /*!< MDIS (Bit 4)                                          */
#define PWM1_TCR_MDIS_Msk                 (0x10UL)                  /*!< MDIS (Bitfield-Mask: 0x01)                            */
/* ==========================================================  TC  =========================================================== */
#define PWM1_TC_TC_Pos                    (0UL)                     /*!< TC (Bit 0)                                            */
#define PWM1_TC_TC_Msk                    (0xffffffffUL)            /*!< TC (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  PR  =========================================================== */
#define PWM1_PR_PM_Pos                    (0UL)                     /*!< PM (Bit 0)                                            */
#define PWM1_PR_PM_Msk                    (0xffffffffUL)            /*!< PM (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  PC  =========================================================== */
#define PWM1_PC_PC_Pos                    (0UL)                     /*!< PC (Bit 0)                                            */
#define PWM1_PC_PC_Msk                    (0xffffffffUL)            /*!< PC (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  MCR  ========================================================== */
#define PWM1_MCR_PWMMR0I_Pos              (0UL)                     /*!< PWMMR0I (Bit 0)                                       */
#define PWM1_MCR_PWMMR0I_Msk              (0x1UL)                   /*!< PWMMR0I (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR0R_Pos              (1UL)                     /*!< PWMMR0R (Bit 1)                                       */
#define PWM1_MCR_PWMMR0R_Msk              (0x2UL)                   /*!< PWMMR0R (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR0S_Pos              (2UL)                     /*!< PWMMR0S (Bit 2)                                       */
#define PWM1_MCR_PWMMR0S_Msk              (0x4UL)                   /*!< PWMMR0S (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR1I_Pos              (3UL)                     /*!< PWMMR1I (Bit 3)                                       */
#define PWM1_MCR_PWMMR1I_Msk              (0x8UL)                   /*!< PWMMR1I (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR1R_Pos              (4UL)                     /*!< PWMMR1R (Bit 4)                                       */
#define PWM1_MCR_PWMMR1R_Msk              (0x10UL)                  /*!< PWMMR1R (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR1S_Pos              (5UL)                     /*!< PWMMR1S (Bit 5)                                       */
#define PWM1_MCR_PWMMR1S_Msk              (0x20UL)                  /*!< PWMMR1S (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR2I_Pos              (6UL)                     /*!< PWMMR2I (Bit 6)                                       */
#define PWM1_MCR_PWMMR2I_Msk              (0x40UL)                  /*!< PWMMR2I (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR2R_Pos              (7UL)                     /*!< PWMMR2R (Bit 7)                                       */
#define PWM1_MCR_PWMMR2R_Msk              (0x80UL)                  /*!< PWMMR2R (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR2S_Pos              (8UL)                     /*!< PWMMR2S (Bit 8)                                       */
#define PWM1_MCR_PWMMR2S_Msk              (0x100UL)                 /*!< PWMMR2S (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR3I_Pos              (9UL)                     /*!< PWMMR3I (Bit 9)                                       */
#define PWM1_MCR_PWMMR3I_Msk              (0x200UL)                 /*!< PWMMR3I (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR3R_Pos              (10UL)                    /*!< PWMMR3R (Bit 10)                                      */
#define PWM1_MCR_PWMMR3R_Msk              (0x400UL)                 /*!< PWMMR3R (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR3S_Pos              (11UL)                    /*!< PWMMR3S (Bit 11)                                      */
#define PWM1_MCR_PWMMR3S_Msk              (0x800UL)                 /*!< PWMMR3S (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR4I_Pos              (12UL)                    /*!< PWMMR4I (Bit 12)                                      */
#define PWM1_MCR_PWMMR4I_Msk              (0x1000UL)                /*!< PWMMR4I (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR4R_Pos              (13UL)                    /*!< PWMMR4R (Bit 13)                                      */
#define PWM1_MCR_PWMMR4R_Msk              (0x2000UL)                /*!< PWMMR4R (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR4S_Pos              (14UL)                    /*!< PWMMR4S (Bit 14)                                      */
#define PWM1_MCR_PWMMR4S_Msk              (0x4000UL)                /*!< PWMMR4S (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR5I_Pos              (15UL)                    /*!< PWMMR5I (Bit 15)                                      */
#define PWM1_MCR_PWMMR5I_Msk              (0x8000UL)                /*!< PWMMR5I (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR5R_Pos              (16UL)                    /*!< PWMMR5R (Bit 16)                                      */
#define PWM1_MCR_PWMMR5R_Msk              (0x10000UL)               /*!< PWMMR5R (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR5S_Pos              (17UL)                    /*!< PWMMR5S (Bit 17)                                      */
#define PWM1_MCR_PWMMR5S_Msk              (0x20000UL)               /*!< PWMMR5S (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR6I_Pos              (18UL)                    /*!< PWMMR6I (Bit 18)                                      */
#define PWM1_MCR_PWMMR6I_Msk              (0x40000UL)               /*!< PWMMR6I (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR6R_Pos              (19UL)                    /*!< PWMMR6R (Bit 19)                                      */
#define PWM1_MCR_PWMMR6R_Msk              (0x80000UL)               /*!< PWMMR6R (Bitfield-Mask: 0x01)                         */
#define PWM1_MCR_PWMMR6S_Pos              (20UL)                    /*!< PWMMR6S (Bit 20)                                      */
#define PWM1_MCR_PWMMR6S_Msk              (0x100000UL)              /*!< PWMMR6S (Bitfield-Mask: 0x01)                         */
/* ==========================================================  MR0  ========================================================== */
#define PWM1_MR0_MATCH_Pos                (0UL)                     /*!< MATCH (Bit 0)                                         */
#define PWM1_MR0_MATCH_Msk                (0xffffffffUL)            /*!< MATCH (Bitfield-Mask: 0xffffffff)                     */
/* ==========================================================  MR1  ========================================================== */
#define PWM1_MR1_MATCH_Pos                (0UL)                     /*!< MATCH (Bit 0)                                         */
#define PWM1_MR1_MATCH_Msk                (0xffffffffUL)            /*!< MATCH (Bitfield-Mask: 0xffffffff)                     */
/* ==========================================================  MR2  ========================================================== */
#define PWM1_MR2_MATCH_Pos                (0UL)                     /*!< MATCH (Bit 0)                                         */
#define PWM1_MR2_MATCH_Msk                (0xffffffffUL)            /*!< MATCH (Bitfield-Mask: 0xffffffff)                     */
/* ==========================================================  MR3  ========================================================== */
#define PWM1_MR3_MATCH_Pos                (0UL)                     /*!< MATCH (Bit 0)                                         */
#define PWM1_MR3_MATCH_Msk                (0xffffffffUL)            /*!< MATCH (Bitfield-Mask: 0xffffffff)                     */
/* ==========================================================  CCR  ========================================================== */
#define PWM1_CCR_CAP0_R_Pos               (0UL)                     /*!< CAP0_R (Bit 0)                                        */
#define PWM1_CCR_CAP0_R_Msk               (0x1UL)                   /*!< CAP0_R (Bitfield-Mask: 0x01)                          */
#define PWM1_CCR_CAP0_F_Pos               (1UL)                     /*!< CAP0_F (Bit 1)                                        */
#define PWM1_CCR_CAP0_F_Msk               (0x2UL)                   /*!< CAP0_F (Bitfield-Mask: 0x01)                          */
#define PWM1_CCR_CAP0_I_Pos               (2UL)                     /*!< CAP0_I (Bit 2)                                        */
#define PWM1_CCR_CAP0_I_Msk               (0x4UL)                   /*!< CAP0_I (Bitfield-Mask: 0x01)                          */
#define PWM1_CCR_CAP1_R_Pos               (3UL)                     /*!< CAP1_R (Bit 3)                                        */
#define PWM1_CCR_CAP1_R_Msk               (0x8UL)                   /*!< CAP1_R (Bitfield-Mask: 0x01)                          */
#define PWM1_CCR_CAP1_F_Pos               (4UL)                     /*!< CAP1_F (Bit 4)                                        */
#define PWM1_CCR_CAP1_F_Msk               (0x10UL)                  /*!< CAP1_F (Bitfield-Mask: 0x01)                          */
#define PWM1_CCR_CAP1_I_Pos               (5UL)                     /*!< CAP1_I (Bit 5)                                        */
#define PWM1_CCR_CAP1_I_Msk               (0x20UL)                  /*!< CAP1_I (Bitfield-Mask: 0x01)                          */
/* ==========================================================  MR4  ========================================================== */
#define PWM1_MR4_MATCH_Pos                (0UL)                     /*!< MATCH (Bit 0)                                         */
#define PWM1_MR4_MATCH_Msk                (0xffffffffUL)            /*!< MATCH (Bitfield-Mask: 0xffffffff)                     */
/* ==========================================================  MR5  ========================================================== */
#define PWM1_MR5_MATCH_Pos                (0UL)                     /*!< MATCH (Bit 0)                                         */
#define PWM1_MR5_MATCH_Msk                (0xffffffffUL)            /*!< MATCH (Bitfield-Mask: 0xffffffff)                     */
/* ==========================================================  MR6  ========================================================== */
#define PWM1_MR6_MATCH_Pos                (0UL)                     /*!< MATCH (Bit 0)                                         */
#define PWM1_MR6_MATCH_Msk                (0xffffffffUL)            /*!< MATCH (Bitfield-Mask: 0xffffffff)                     */
/* ==========================================================  PCR  ========================================================== */
#define PWM1_PCR_PWMSEL2_Pos              (2UL)                     /*!< PWMSEL2 (Bit 2)                                       */
#define PWM1_PCR_PWMSEL2_Msk              (0x4UL)                   /*!< PWMSEL2 (Bitfield-Mask: 0x01)                         */
#define PWM1_PCR_PWMSEL3_Pos              (3UL)                     /*!< PWMSEL3 (Bit 3)                                       */
#define PWM1_PCR_PWMSEL3_Msk              (0x8UL)                   /*!< PWMSEL3 (Bitfield-Mask: 0x01)                         */
#define PWM1_PCR_PWMSEL4_Pos              (4UL)                     /*!< PWMSEL4 (Bit 4)                                       */
#define PWM1_PCR_PWMSEL4_Msk              (0x10UL)                  /*!< PWMSEL4 (Bitfield-Mask: 0x01)                         */
#define PWM1_PCR_PWMSEL5_Pos              (5UL)                     /*!< PWMSEL5 (Bit 5)                                       */
#define PWM1_PCR_PWMSEL5_Msk              (0x20UL)                  /*!< PWMSEL5 (Bitfield-Mask: 0x01)                         */
#define PWM1_PCR_PWMSEL6_Pos              (6UL)                     /*!< PWMSEL6 (Bit 6)                                       */
#define PWM1_PCR_PWMSEL6_Msk              (0x40UL)                  /*!< PWMSEL6 (Bitfield-Mask: 0x01)                         */
#define PWM1_PCR_PWMENA1_Pos              (9UL)                     /*!< PWMENA1 (Bit 9)                                       */
#define PWM1_PCR_PWMENA1_Msk              (0x200UL)                 /*!< PWMENA1 (Bitfield-Mask: 0x01)                         */
#define PWM1_PCR_PWMENA2_Pos              (10UL)                    /*!< PWMENA2 (Bit 10)                                      */
#define PWM1_PCR_PWMENA2_Msk              (0x400UL)                 /*!< PWMENA2 (Bitfield-Mask: 0x01)                         */
#define PWM1_PCR_PWMENA3_Pos              (11UL)                    /*!< PWMENA3 (Bit 11)                                      */
#define PWM1_PCR_PWMENA3_Msk              (0x800UL)                 /*!< PWMENA3 (Bitfield-Mask: 0x01)                         */
#define PWM1_PCR_PWMENA4_Pos              (12UL)                    /*!< PWMENA4 (Bit 12)                                      */
#define PWM1_PCR_PWMENA4_Msk              (0x1000UL)                /*!< PWMENA4 (Bitfield-Mask: 0x01)                         */
#define PWM1_PCR_PWMENA5_Pos              (13UL)                    /*!< PWMENA5 (Bit 13)                                      */
#define PWM1_PCR_PWMENA5_Msk              (0x2000UL)                /*!< PWMENA5 (Bitfield-Mask: 0x01)                         */
#define PWM1_PCR_PWMENA6_Pos              (14UL)                    /*!< PWMENA6 (Bit 14)                                      */
#define PWM1_PCR_PWMENA6_Msk              (0x4000UL)                /*!< PWMENA6 (Bitfield-Mask: 0x01)                         */
/* ==========================================================  LER  ========================================================== */
#define PWM1_LER_MAT0LATCHEN_Pos          (0UL)                     /*!< MAT0LATCHEN (Bit 0)                                   */
#define PWM1_LER_MAT0LATCHEN_Msk          (0x1UL)                   /*!< MAT0LATCHEN (Bitfield-Mask: 0x01)                     */
#define PWM1_LER_MAT1LATCHEN_Pos          (1UL)                     /*!< MAT1LATCHEN (Bit 1)                                   */
#define PWM1_LER_MAT1LATCHEN_Msk          (0x2UL)                   /*!< MAT1LATCHEN (Bitfield-Mask: 0x01)                     */
#define PWM1_LER_MAT2LATCHEN_Pos          (2UL)                     /*!< MAT2LATCHEN (Bit 2)                                   */
#define PWM1_LER_MAT2LATCHEN_Msk          (0x4UL)                   /*!< MAT2LATCHEN (Bitfield-Mask: 0x01)                     */
#define PWM1_LER_MAT3LATCHEN_Pos          (3UL)                     /*!< MAT3LATCHEN (Bit 3)                                   */
#define PWM1_LER_MAT3LATCHEN_Msk          (0x8UL)                   /*!< MAT3LATCHEN (Bitfield-Mask: 0x01)                     */
#define PWM1_LER_MAT4LATCHEN_Pos          (4UL)                     /*!< MAT4LATCHEN (Bit 4)                                   */
#define PWM1_LER_MAT4LATCHEN_Msk          (0x10UL)                  /*!< MAT4LATCHEN (Bitfield-Mask: 0x01)                     */
#define PWM1_LER_MAT5LATCHEN_Pos          (5UL)                     /*!< MAT5LATCHEN (Bit 5)                                   */
#define PWM1_LER_MAT5LATCHEN_Msk          (0x20UL)                  /*!< MAT5LATCHEN (Bitfield-Mask: 0x01)                     */
#define PWM1_LER_MAT6LATCHEN_Pos          (6UL)                     /*!< MAT6LATCHEN (Bit 6)                                   */
#define PWM1_LER_MAT6LATCHEN_Msk          (0x40UL)                  /*!< MAT6LATCHEN (Bitfield-Mask: 0x01)                     */
/* =========================================================  CTCR  ========================================================== */
#define PWM1_CTCR_MOD_Pos                 (0UL)                     /*!< MOD (Bit 0)                                           */
#define PWM1_CTCR_MOD_Msk                 (0x3UL)                   /*!< MOD (Bitfield-Mask: 0x03)                             */
#define PWM1_CTCR_CIS_Pos                 (2UL)                     /*!< CIS (Bit 2)                                           */
#define PWM1_CTCR_CIS_Msk                 (0xcUL)                   /*!< CIS (Bitfield-Mask: 0x03)                             */


/* =========================================================================================================================== */
/* ================                                         LPC_I2C0                                          ================ */
/* =========================================================================================================================== */

/* ========================================================  CONSET  ========================================================= */
#define I2C0_CONSET_AA_Pos                (2UL)                     /*!< AA (Bit 2)                                            */
#define I2C0_CONSET_AA_Msk                (0x4UL)                   /*!< AA (Bitfield-Mask: 0x01)                              */
#define I2C0_CONSET_SI_Pos                (3UL)                     /*!< SI (Bit 3)                                            */
#define I2C0_CONSET_SI_Msk                (0x8UL)                   /*!< SI (Bitfield-Mask: 0x01)                              */
#define I2C0_CONSET_STO_Pos               (4UL)                     /*!< STO (Bit 4)                                           */
#define I2C0_CONSET_STO_Msk               (0x10UL)                  /*!< STO (Bitfield-Mask: 0x01)                             */
#define I2C0_CONSET_STA_Pos               (5UL)                     /*!< STA (Bit 5)                                           */
#define I2C0_CONSET_STA_Msk               (0x20UL)                  /*!< STA (Bitfield-Mask: 0x01)                             */
#define I2C0_CONSET_I2EN_Pos              (6UL)                     /*!< I2EN (Bit 6)                                          */
#define I2C0_CONSET_I2EN_Msk              (0x40UL)                  /*!< I2EN (Bitfield-Mask: 0x01)                            */
/* =========================================================  STAT  ========================================================== */
#define I2C0_STAT_Status_Pos              (3UL)                     /*!< Status (Bit 3)                                        */
#define I2C0_STAT_Status_Msk              (0xf8UL)                  /*!< Status (Bitfield-Mask: 0x1f)                          */
/* ==========================================================  DAT  ========================================================== */
#define I2C0_DAT_Data_Pos                 (0UL)                     /*!< Data (Bit 0)                                          */
#define I2C0_DAT_Data_Msk                 (0xffUL)                  /*!< Data (Bitfield-Mask: 0xff)                            */
/* =========================================================  ADR0  ========================================================== */
#define I2C0_ADR0_GC_Pos                  (0UL)                     /*!< GC (Bit 0)                                            */
#define I2C0_ADR0_GC_Msk                  (0x1UL)                   /*!< GC (Bitfield-Mask: 0x01)                              */
#define I2C0_ADR0_Address_Pos             (1UL)                     /*!< Address (Bit 1)                                       */
#define I2C0_ADR0_Address_Msk             (0xfeUL)                  /*!< Address (Bitfield-Mask: 0x7f)                         */
/* =========================================================  SCLH  ========================================================== */
#define I2C0_SCLH_SCLH_Pos                (0UL)                     /*!< SCLH (Bit 0)                                          */
#define I2C0_SCLH_SCLH_Msk                (0xffffUL)                /*!< SCLH (Bitfield-Mask: 0xffff)                          */
/* =========================================================  SCLL  ========================================================== */
#define I2C0_SCLL_SCLL_Pos                (0UL)                     /*!< SCLL (Bit 0)                                          */
#define I2C0_SCLL_SCLL_Msk                (0xffffUL)                /*!< SCLL (Bitfield-Mask: 0xffff)                          */
/* ========================================================  CONCLR  ========================================================= */
#define I2C0_CONCLR_AAC_Pos               (2UL)                     /*!< AAC (Bit 2)                                           */
#define I2C0_CONCLR_AAC_Msk               (0x4UL)                   /*!< AAC (Bitfield-Mask: 0x01)                             */
#define I2C0_CONCLR_SIC_Pos               (3UL)                     /*!< SIC (Bit 3)                                           */
#define I2C0_CONCLR_SIC_Msk               (0x8UL)                   /*!< SIC (Bitfield-Mask: 0x01)                             */
#define I2C0_CONCLR_STAC_Pos              (5UL)                     /*!< STAC (Bit 5)                                          */
#define I2C0_CONCLR_STAC_Msk              (0x20UL)                  /*!< STAC (Bitfield-Mask: 0x01)                            */
#define I2C0_CONCLR_I2ENC_Pos             (6UL)                     /*!< I2ENC (Bit 6)                                         */
#define I2C0_CONCLR_I2ENC_Msk             (0x40UL)                  /*!< I2ENC (Bitfield-Mask: 0x01)                           */
/* ========================================================  MMCTRL  ========================================================= */
#define I2C0_MMCTRL_MM_ENA_Pos            (0UL)                     /*!< MM_ENA (Bit 0)                                        */
#define I2C0_MMCTRL_MM_ENA_Msk            (0x1UL)                   /*!< MM_ENA (Bitfield-Mask: 0x01)                          */
#define I2C0_MMCTRL_ENA_SCL_Pos           (1UL)                     /*!< ENA_SCL (Bit 1)                                       */
#define I2C0_MMCTRL_ENA_SCL_Msk           (0x2UL)                   /*!< ENA_SCL (Bitfield-Mask: 0x01)                         */
#define I2C0_MMCTRL_MATCH_ALL_Pos         (2UL)                     /*!< MATCH_ALL (Bit 2)                                     */
#define I2C0_MMCTRL_MATCH_ALL_Msk         (0x4UL)                   /*!< MATCH_ALL (Bitfield-Mask: 0x01)                       */
/* =========================================================  ADR1  ========================================================== */
#define I2C0_ADR1_GC_Pos                  (0UL)                     /*!< GC (Bit 0)                                            */
#define I2C0_ADR1_GC_Msk                  (0x1UL)                   /*!< GC (Bitfield-Mask: 0x01)                              */
#define I2C0_ADR1_Address_Pos             (1UL)                     /*!< Address (Bit 1)                                       */
#define I2C0_ADR1_Address_Msk             (0xfeUL)                  /*!< Address (Bitfield-Mask: 0x7f)                         */
/* =========================================================  ADR2  ========================================================== */
#define I2C0_ADR2_GC_Pos                  (0UL)                     /*!< GC (Bit 0)                                            */
#define I2C0_ADR2_GC_Msk                  (0x1UL)                   /*!< GC (Bitfield-Mask: 0x01)                              */
#define I2C0_ADR2_Address_Pos             (1UL)                     /*!< Address (Bit 1)                                       */
#define I2C0_ADR2_Address_Msk             (0xfeUL)                  /*!< Address (Bitfield-Mask: 0x7f)                         */
/* =========================================================  ADR3  ========================================================== */
#define I2C0_ADR3_GC_Pos                  (0UL)                     /*!< GC (Bit 0)                                            */
#define I2C0_ADR3_GC_Msk                  (0x1UL)                   /*!< GC (Bitfield-Mask: 0x01)                              */
#define I2C0_ADR3_Address_Pos             (1UL)                     /*!< Address (Bit 1)                                       */
#define I2C0_ADR3_Address_Msk             (0xfeUL)                  /*!< Address (Bitfield-Mask: 0x7f)                         */
/* ======================================================  DATA_BUFFER  ====================================================== */
#define I2C0_DATA_BUFFER_Data_Pos         (0UL)                     /*!< Data (Bit 0)                                          */
#define I2C0_DATA_BUFFER_Data_Msk         (0xffUL)                  /*!< Data (Bitfield-Mask: 0xff)                            */


/* =========================================================================================================================== */
/* ================                                          LPC_SPI                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define SPI_CR_BITENABLE_Pos              (2UL)                     /*!< BITENABLE (Bit 2)                                     */
#define SPI_CR_BITENABLE_Msk              (0x4UL)                   /*!< BITENABLE (Bitfield-Mask: 0x01)                       */
#define SPI_CR_CPHA_Pos                   (3UL)                     /*!< CPHA (Bit 3)                                          */
#define SPI_CR_CPHA_Msk                   (0x8UL)                   /*!< CPHA (Bitfield-Mask: 0x01)                            */
#define SPI_CR_CPOL_Pos                   (4UL)                     /*!< CPOL (Bit 4)                                          */
#define SPI_CR_CPOL_Msk                   (0x10UL)                  /*!< CPOL (Bitfield-Mask: 0x01)                            */
#define SPI_CR_MSTR_Pos                   (5UL)                     /*!< MSTR (Bit 5)                                          */
#define SPI_CR_MSTR_Msk                   (0x20UL)                  /*!< MSTR (Bitfield-Mask: 0x01)                            */
#define SPI_CR_LSBF_Pos                   (6UL)                     /*!< LSBF (Bit 6)                                          */
#define SPI_CR_LSBF_Msk                   (0x40UL)                  /*!< LSBF (Bitfield-Mask: 0x01)                            */
#define SPI_CR_SPIE_Pos                   (7UL)                     /*!< SPIE (Bit 7)                                          */
#define SPI_CR_SPIE_Msk                   (0x80UL)                  /*!< SPIE (Bitfield-Mask: 0x01)                            */
#define SPI_CR_BITS_Pos                   (8UL)                     /*!< BITS (Bit 8)                                          */
#define SPI_CR_BITS_Msk                   (0xf00UL)                 /*!< BITS (Bitfield-Mask: 0x0f)                            */
/* ==========================================================  SR  =========================================================== */
#define SPI_SR_ABRT_Pos                   (3UL)                     /*!< ABRT (Bit 3)                                          */
#define SPI_SR_ABRT_Msk                   (0x8UL)                   /*!< ABRT (Bitfield-Mask: 0x01)                            */
#define SPI_SR_MODF_Pos                   (4UL)                     /*!< MODF (Bit 4)                                          */
#define SPI_SR_MODF_Msk                   (0x10UL)                  /*!< MODF (Bitfield-Mask: 0x01)                            */
#define SPI_SR_ROVR_Pos                   (5UL)                     /*!< ROVR (Bit 5)                                          */
#define SPI_SR_ROVR_Msk                   (0x20UL)                  /*!< ROVR (Bitfield-Mask: 0x01)                            */
#define SPI_SR_WCOL_Pos                   (6UL)                     /*!< WCOL (Bit 6)                                          */
#define SPI_SR_WCOL_Msk                   (0x40UL)                  /*!< WCOL (Bitfield-Mask: 0x01)                            */
#define SPI_SR_SPIF_Pos                   (7UL)                     /*!< SPIF (Bit 7)                                          */
#define SPI_SR_SPIF_Msk                   (0x80UL)                  /*!< SPIF (Bitfield-Mask: 0x01)                            */
/* ==========================================================  DR  =========================================================== */
#define SPI_DR_DATALOW_Pos                (0UL)                     /*!< DATALOW (Bit 0)                                       */
#define SPI_DR_DATALOW_Msk                (0xffUL)                  /*!< DATALOW (Bitfield-Mask: 0xff)                         */
#define SPI_DR_DATAHIGH_Pos               (8UL)                     /*!< DATAHIGH (Bit 8)                                      */
#define SPI_DR_DATAHIGH_Msk               (0xff00UL)                /*!< DATAHIGH (Bitfield-Mask: 0xff)                        */
/* ==========================================================  CCR  ========================================================== */
#define SPI_CCR_COUNTER_Pos               (0UL)                     /*!< COUNTER (Bit 0)                                       */
#define SPI_CCR_COUNTER_Msk               (0xffUL)                  /*!< COUNTER (Bitfield-Mask: 0xff)                         */
/* ==========================================================  INT  ========================================================== */
#define SPI_INT_SPIF_Pos                  (0UL)                     /*!< SPIF (Bit 0)                                          */
#define SPI_INT_SPIF_Msk                  (0x1UL)                   /*!< SPIF (Bitfield-Mask: 0x01)                            */


/* =========================================================================================================================== */
/* ================                                          LPC_RTC                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  ILR  ========================================================== */
#define RTC_ILR_RTCCIF_Pos                (0UL)                     /*!< RTCCIF (Bit 0)                                        */
#define RTC_ILR_RTCCIF_Msk                (0x1UL)                   /*!< RTCCIF (Bitfield-Mask: 0x01)                          */
#define RTC_ILR_RTCALF_Pos                (1UL)                     /*!< RTCALF (Bit 1)                                        */
#define RTC_ILR_RTCALF_Msk                (0x2UL)                   /*!< RTCALF (Bitfield-Mask: 0x01)                          */
/* ==========================================================  CCR  ========================================================== */
#define RTC_CCR_CLKEN_Pos                 (0UL)                     /*!< CLKEN (Bit 0)                                         */
#define RTC_CCR_CLKEN_Msk                 (0x1UL)                   /*!< CLKEN (Bitfield-Mask: 0x01)                           */
#define RTC_CCR_CTCRST_Pos                (1UL)                     /*!< CTCRST (Bit 1)                                        */
#define RTC_CCR_CTCRST_Msk                (0x2UL)                   /*!< CTCRST (Bitfield-Mask: 0x01)                          */
#define RTC_CCR_CCALEN_Pos                (4UL)                     /*!< CCALEN (Bit 4)                                        */
#define RTC_CCR_CCALEN_Msk                (0x10UL)                  /*!< CCALEN (Bitfield-Mask: 0x01)                          */
/* =========================================================  CIIR  ========================================================== */
#define RTC_CIIR_IMSEC_Pos                (0UL)                     /*!< IMSEC (Bit 0)                                         */
#define RTC_CIIR_IMSEC_Msk                (0x1UL)                   /*!< IMSEC (Bitfield-Mask: 0x01)                           */
#define RTC_CIIR_IMMIN_Pos                (1UL)                     /*!< IMMIN (Bit 1)                                         */
#define RTC_CIIR_IMMIN_Msk                (0x2UL)                   /*!< IMMIN (Bitfield-Mask: 0x01)                           */
#define RTC_CIIR_IMHOUR_Pos               (2UL)                     /*!< IMHOUR (Bit 2)                                        */
#define RTC_CIIR_IMHOUR_Msk               (0x4UL)                   /*!< IMHOUR (Bitfield-Mask: 0x01)                          */
#define RTC_CIIR_IMDOM_Pos                (3UL)                     /*!< IMDOM (Bit 3)                                         */
#define RTC_CIIR_IMDOM_Msk                (0x8UL)                   /*!< IMDOM (Bitfield-Mask: 0x01)                           */
#define RTC_CIIR_IMDOW_Pos                (4UL)                     /*!< IMDOW (Bit 4)                                         */
#define RTC_CIIR_IMDOW_Msk                (0x10UL)                  /*!< IMDOW (Bitfield-Mask: 0x01)                           */
#define RTC_CIIR_IMDOY_Pos                (5UL)                     /*!< IMDOY (Bit 5)                                         */
#define RTC_CIIR_IMDOY_Msk                (0x20UL)                  /*!< IMDOY (Bitfield-Mask: 0x01)                           */
#define RTC_CIIR_IMMON_Pos                (6UL)                     /*!< IMMON (Bit 6)                                         */
#define RTC_CIIR_IMMON_Msk                (0x40UL)                  /*!< IMMON (Bitfield-Mask: 0x01)                           */
#define RTC_CIIR_IMYEAR_Pos               (7UL)                     /*!< IMYEAR (Bit 7)                                        */
#define RTC_CIIR_IMYEAR_Msk               (0x80UL)                  /*!< IMYEAR (Bitfield-Mask: 0x01)                          */
/* ==========================================================  AMR  ========================================================== */
#define RTC_AMR_AMRSEC_Pos                (0UL)                     /*!< AMRSEC (Bit 0)                                        */
#define RTC_AMR_AMRSEC_Msk                (0x1UL)                   /*!< AMRSEC (Bitfield-Mask: 0x01)                          */
#define RTC_AMR_AMRMIN_Pos                (1UL)                     /*!< AMRMIN (Bit 1)                                        */
#define RTC_AMR_AMRMIN_Msk                (0x2UL)                   /*!< AMRMIN (Bitfield-Mask: 0x01)                          */
#define RTC_AMR_AMRHOUR_Pos               (2UL)                     /*!< AMRHOUR (Bit 2)                                       */
#define RTC_AMR_AMRHOUR_Msk               (0x4UL)                   /*!< AMRHOUR (Bitfield-Mask: 0x01)                         */
#define RTC_AMR_AMRDOM_Pos                (3UL)                     /*!< AMRDOM (Bit 3)                                        */
#define RTC_AMR_AMRDOM_Msk                (0x8UL)                   /*!< AMRDOM (Bitfield-Mask: 0x01)                          */
#define RTC_AMR_AMRDOW_Pos                (4UL)                     /*!< AMRDOW (Bit 4)                                        */
#define RTC_AMR_AMRDOW_Msk                (0x10UL)                  /*!< AMRDOW (Bitfield-Mask: 0x01)                          */
#define RTC_AMR_AMRDOY_Pos                (5UL)                     /*!< AMRDOY (Bit 5)                                        */
#define RTC_AMR_AMRDOY_Msk                (0x20UL)                  /*!< AMRDOY (Bitfield-Mask: 0x01)                          */
#define RTC_AMR_AMRMON_Pos                (6UL)                     /*!< AMRMON (Bit 6)                                        */
#define RTC_AMR_AMRMON_Msk                (0x40UL)                  /*!< AMRMON (Bitfield-Mask: 0x01)                          */
#define RTC_AMR_AMRYEAR_Pos               (7UL)                     /*!< AMRYEAR (Bit 7)                                       */
#define RTC_AMR_AMRYEAR_Msk               (0x80UL)                  /*!< AMRYEAR (Bitfield-Mask: 0x01)                         */
/* ========================================================  CTIME0  ========================================================= */
#define RTC_CTIME0_SECONDS_Pos            (0UL)                     /*!< SECONDS (Bit 0)                                       */
#define RTC_CTIME0_SECONDS_Msk            (0x3fUL)                  /*!< SECONDS (Bitfield-Mask: 0x3f)                         */
#define RTC_CTIME0_MINUTES_Pos            (8UL)                     /*!< MINUTES (Bit 8)                                       */
#define RTC_CTIME0_MINUTES_Msk            (0x3f00UL)                /*!< MINUTES (Bitfield-Mask: 0x3f)                         */
#define RTC_CTIME0_HOURS_Pos              (16UL)                    /*!< HOURS (Bit 16)                                        */
#define RTC_CTIME0_HOURS_Msk              (0x1f0000UL)              /*!< HOURS (Bitfield-Mask: 0x1f)                           */
#define RTC_CTIME0_DOW_Pos                (24UL)                    /*!< DOW (Bit 24)                                          */
#define RTC_CTIME0_DOW_Msk                (0x7000000UL)             /*!< DOW (Bitfield-Mask: 0x07)                             */
/* ========================================================  CTIME1  ========================================================= */
#define RTC_CTIME1_DOM_Pos                (0UL)                     /*!< DOM (Bit 0)                                           */
#define RTC_CTIME1_DOM_Msk                (0x1fUL)                  /*!< DOM (Bitfield-Mask: 0x1f)                             */
#define RTC_CTIME1_MONTH_Pos              (8UL)                     /*!< MONTH (Bit 8)                                         */
#define RTC_CTIME1_MONTH_Msk              (0xf00UL)                 /*!< MONTH (Bitfield-Mask: 0x0f)                           */
#define RTC_CTIME1_YEAR_Pos               (16UL)                    /*!< YEAR (Bit 16)                                         */
#define RTC_CTIME1_YEAR_Msk               (0xfff0000UL)             /*!< YEAR (Bitfield-Mask: 0xfff)                           */
/* ========================================================  CTIME2  ========================================================= */
#define RTC_CTIME2_DOY_Pos                (0UL)                     /*!< DOY (Bit 0)                                           */
#define RTC_CTIME2_DOY_Msk                (0xfffUL)                 /*!< DOY (Bitfield-Mask: 0xfff)                            */
/* ==========================================================  SEC  ========================================================== */
#define RTC_SEC_SECONDS_Pos               (0UL)                     /*!< SECONDS (Bit 0)                                       */
#define RTC_SEC_SECONDS_Msk               (0x3fUL)                  /*!< SECONDS (Bitfield-Mask: 0x3f)                         */
/* ==========================================================  MIN  ========================================================== */
#define RTC_MIN_MINUTES_Pos               (0UL)                     /*!< MINUTES (Bit 0)                                       */
#define RTC_MIN_MINUTES_Msk               (0x3fUL)                  /*!< MINUTES (Bitfield-Mask: 0x3f)                         */
/* ==========================================================  HRS  ========================================================== */
#define RTC_HRS_HOURS_Pos                 (0UL)                     /*!< HOURS (Bit 0)                                         */
#define RTC_HRS_HOURS_Msk                 (0x1fUL)                  /*!< HOURS (Bitfield-Mask: 0x1f)                           */
/* ==========================================================  DOM  ========================================================== */
#define RTC_DOM_DOM_Pos                   (0UL)                     /*!< DOM (Bit 0)                                           */
#define RTC_DOM_DOM_Msk                   (0x1fUL)                  /*!< DOM (Bitfield-Mask: 0x1f)                             */
/* ==========================================================  DOW  ========================================================== */
#define RTC_DOW_DOW_Pos                   (0UL)                     /*!< DOW (Bit 0)                                           */
#define RTC_DOW_DOW_Msk                   (0x7UL)                   /*!< DOW (Bitfield-Mask: 0x07)                             */
/* ==========================================================  DOY  ========================================================== */
#define RTC_DOY_DOY_Pos                   (0UL)                     /*!< DOY (Bit 0)                                           */
#define RTC_DOY_DOY_Msk                   (0x1ffUL)                 /*!< DOY (Bitfield-Mask: 0x1ff)                            */
/* =========================================================  MONTH  ========================================================= */
#define RTC_MONTH_MONTH_Pos               (0UL)                     /*!< MONTH (Bit 0)                                         */
#define RTC_MONTH_MONTH_Msk               (0xfUL)                   /*!< MONTH (Bitfield-Mask: 0x0f)                           */
/* =========================================================  YEAR  ========================================================== */
#define RTC_YEAR_YEAR_Pos                 (0UL)                     /*!< YEAR (Bit 0)                                          */
#define RTC_YEAR_YEAR_Msk                 (0xfffUL)                 /*!< YEAR (Bitfield-Mask: 0xfff)                           */
/* ======================================================  CALIBRATION  ====================================================== */
#define RTC_CALIBRATION_CALVAL_Pos        (0UL)                     /*!< CALVAL (Bit 0)                                        */
#define RTC_CALIBRATION_CALVAL_Msk        (0x1ffffUL)               /*!< CALVAL (Bitfield-Mask: 0x1ffff)                       */
#define RTC_CALIBRATION_CALDIR_Pos        (17UL)                    /*!< CALDIR (Bit 17)                                       */
#define RTC_CALIBRATION_CALDIR_Msk        (0x20000UL)               /*!< CALDIR (Bitfield-Mask: 0x01)                          */
/* ========================================================  GPREG0  ========================================================= */
#define RTC_GPREG0_GP_Pos                 (0UL)                     /*!< GP (Bit 0)                                            */
#define RTC_GPREG0_GP_Msk                 (0xffffffffUL)            /*!< GP (Bitfield-Mask: 0xffffffff)                        */
/* ========================================================  GPREG1  ========================================================= */
#define RTC_GPREG1_GP_Pos                 (0UL)                     /*!< GP (Bit 0)                                            */
#define RTC_GPREG1_GP_Msk                 (0xffffffffUL)            /*!< GP (Bitfield-Mask: 0xffffffff)                        */
/* ========================================================  GPREG2  ========================================================= */
#define RTC_GPREG2_GP_Pos                 (0UL)                     /*!< GP (Bit 0)                                            */
#define RTC_GPREG2_GP_Msk                 (0xffffffffUL)            /*!< GP (Bitfield-Mask: 0xffffffff)                        */
/* ========================================================  GPREG3  ========================================================= */
#define RTC_GPREG3_GP_Pos                 (0UL)                     /*!< GP (Bit 0)                                            */
#define RTC_GPREG3_GP_Msk                 (0xffffffffUL)            /*!< GP (Bitfield-Mask: 0xffffffff)                        */
/* ========================================================  GPREG4  ========================================================= */
#define RTC_GPREG4_GP_Pos                 (0UL)                     /*!< GP (Bit 0)                                            */
#define RTC_GPREG4_GP_Msk                 (0xffffffffUL)            /*!< GP (Bitfield-Mask: 0xffffffff)                        */
/* ========================================================  RTC_AUX  ======================================================== */
#define RTC_RTC_AUX_RTC_OSCF_Pos          (4UL)                     /*!< RTC_OSCF (Bit 4)                                      */
#define RTC_RTC_AUX_RTC_OSCF_Msk          (0x10UL)                  /*!< RTC_OSCF (Bitfield-Mask: 0x01)                        */
#define RTC_RTC_AUX_RTC_PDOUT_Pos         (6UL)                     /*!< RTC_PDOUT (Bit 6)                                     */
#define RTC_RTC_AUX_RTC_PDOUT_Msk         (0x40UL)                  /*!< RTC_PDOUT (Bitfield-Mask: 0x01)                       */
/* =======================================================  RTC_AUXEN  ======================================================= */
#define RTC_RTC_AUXEN_RTC_OSCFEN_Pos      (4UL)                     /*!< RTC_OSCFEN (Bit 4)                                    */
#define RTC_RTC_AUXEN_RTC_OSCFEN_Msk      (0x10UL)                  /*!< RTC_OSCFEN (Bitfield-Mask: 0x01)                      */
/* =========================================================  ASEC  ========================================================== */
#define RTC_ASEC_SECONDS_Pos              (0UL)                     /*!< SECONDS (Bit 0)                                       */
#define RTC_ASEC_SECONDS_Msk              (0x3fUL)                  /*!< SECONDS (Bitfield-Mask: 0x3f)                         */
/* =========================================================  AMIN  ========================================================== */
#define RTC_AMIN_MINUTES_Pos              (0UL)                     /*!< MINUTES (Bit 0)                                       */
#define RTC_AMIN_MINUTES_Msk              (0x3fUL)                  /*!< MINUTES (Bitfield-Mask: 0x3f)                         */
/* =========================================================  AHRS  ========================================================== */
#define RTC_AHRS_HOURS_Pos                (0UL)                     /*!< HOURS (Bit 0)                                         */
#define RTC_AHRS_HOURS_Msk                (0x1fUL)                  /*!< HOURS (Bitfield-Mask: 0x1f)                           */
/* =========================================================  ADOM  ========================================================== */
#define RTC_ADOM_DOM_Pos                  (0UL)                     /*!< DOM (Bit 0)                                           */
#define RTC_ADOM_DOM_Msk                  (0x1fUL)                  /*!< DOM (Bitfield-Mask: 0x1f)                             */
/* =========================================================  ADOW  ========================================================== */
#define RTC_ADOW_DOW_Pos                  (0UL)                     /*!< DOW (Bit 0)                                           */
#define RTC_ADOW_DOW_Msk                  (0x7UL)                   /*!< DOW (Bitfield-Mask: 0x07)                             */
/* =========================================================  ADOY  ========================================================== */
#define RTC_ADOY_DOY_Pos                  (0UL)                     /*!< DOY (Bit 0)                                           */
#define RTC_ADOY_DOY_Msk                  (0x1ffUL)                 /*!< DOY (Bitfield-Mask: 0x1ff)                            */
/* =========================================================  AMON  ========================================================== */
#define RTC_AMON_MONTH_Pos                (0UL)                     /*!< MONTH (Bit 0)                                         */
#define RTC_AMON_MONTH_Msk                (0xfUL)                   /*!< MONTH (Bitfield-Mask: 0x0f)                           */
/* =========================================================  AYRS  ========================================================== */
#define RTC_AYRS_YEAR_Pos                 (0UL)                     /*!< YEAR (Bit 0)                                          */
#define RTC_AYRS_YEAR_Msk                 (0xfffUL)                 /*!< YEAR (Bitfield-Mask: 0xfff)                           */


/* =========================================================================================================================== */
/* ================                                        LPC_GPIOINT                                        ================ */
/* =========================================================================================================================== */

/* ========================================================  STATUS  ========================================================= */
#define GPIOINT_STATUS_P0INT_Pos          (0UL)                     /*!< P0INT (Bit 0)                                         */
#define GPIOINT_STATUS_P0INT_Msk          (0x1UL)                   /*!< P0INT (Bitfield-Mask: 0x01)                           */
#define GPIOINT_STATUS_P2INT_Pos          (2UL)                     /*!< P2INT (Bit 2)                                         */
#define GPIOINT_STATUS_P2INT_Msk          (0x4UL)                   /*!< P2INT (Bitfield-Mask: 0x01)                           */
/* ========================================================  STATR0  ========================================================= */
#define GPIOINT_STATR0_P0_0REI_Pos        (0UL)                     /*!< P0_0REI (Bit 0)                                       */
#define GPIOINT_STATR0_P0_0REI_Msk        (0x1UL)                   /*!< P0_0REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR0_P0_1REI_Pos        (1UL)                     /*!< P0_1REI (Bit 1)                                       */
#define GPIOINT_STATR0_P0_1REI_Msk        (0x2UL)                   /*!< P0_1REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR0_P0_2REI_Pos        (2UL)                     /*!< P0_2REI (Bit 2)                                       */
#define GPIOINT_STATR0_P0_2REI_Msk        (0x4UL)                   /*!< P0_2REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR0_P0_3REI_Pos        (3UL)                     /*!< P0_3REI (Bit 3)                                       */
#define GPIOINT_STATR0_P0_3REI_Msk        (0x8UL)                   /*!< P0_3REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR0_P0_4REI_Pos        (4UL)                     /*!< P0_4REI (Bit 4)                                       */
#define GPIOINT_STATR0_P0_4REI_Msk        (0x10UL)                  /*!< P0_4REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR0_P0_5REI_Pos        (5UL)                     /*!< P0_5REI (Bit 5)                                       */
#define GPIOINT_STATR0_P0_5REI_Msk        (0x20UL)                  /*!< P0_5REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR0_P0_6REI_Pos        (6UL)                     /*!< P0_6REI (Bit 6)                                       */
#define GPIOINT_STATR0_P0_6REI_Msk        (0x40UL)                  /*!< P0_6REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR0_P0_7REI_Pos        (7UL)                     /*!< P0_7REI (Bit 7)                                       */
#define GPIOINT_STATR0_P0_7REI_Msk        (0x80UL)                  /*!< P0_7REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR0_P0_8REI_Pos        (8UL)                     /*!< P0_8REI (Bit 8)                                       */
#define GPIOINT_STATR0_P0_8REI_Msk        (0x100UL)                 /*!< P0_8REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR0_P0_9REI_Pos        (9UL)                     /*!< P0_9REI (Bit 9)                                       */
#define GPIOINT_STATR0_P0_9REI_Msk        (0x200UL)                 /*!< P0_9REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR0_P0_10REI_Pos       (10UL)                    /*!< P0_10REI (Bit 10)                                     */
#define GPIOINT_STATR0_P0_10REI_Msk       (0x400UL)                 /*!< P0_10REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_11REI_Pos       (11UL)                    /*!< P0_11REI (Bit 11)                                     */
#define GPIOINT_STATR0_P0_11REI_Msk       (0x800UL)                 /*!< P0_11REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_12REI_Pos       (12UL)                    /*!< P0_12REI (Bit 12)                                     */
#define GPIOINT_STATR0_P0_12REI_Msk       (0x1000UL)                /*!< P0_12REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_13REI_Pos       (13UL)                    /*!< P0_13REI (Bit 13)                                     */
#define GPIOINT_STATR0_P0_13REI_Msk       (0x2000UL)                /*!< P0_13REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_14REI_Pos       (14UL)                    /*!< P0_14REI (Bit 14)                                     */
#define GPIOINT_STATR0_P0_14REI_Msk       (0x4000UL)                /*!< P0_14REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_15REI_Pos       (15UL)                    /*!< P0_15REI (Bit 15)                                     */
#define GPIOINT_STATR0_P0_15REI_Msk       (0x8000UL)                /*!< P0_15REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_16REI_Pos       (16UL)                    /*!< P0_16REI (Bit 16)                                     */
#define GPIOINT_STATR0_P0_16REI_Msk       (0x10000UL)               /*!< P0_16REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_17REI_Pos       (17UL)                    /*!< P0_17REI (Bit 17)                                     */
#define GPIOINT_STATR0_P0_17REI_Msk       (0x20000UL)               /*!< P0_17REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_18REI_Pos       (18UL)                    /*!< P0_18REI (Bit 18)                                     */
#define GPIOINT_STATR0_P0_18REI_Msk       (0x40000UL)               /*!< P0_18REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_19REI_Pos       (19UL)                    /*!< P0_19REI (Bit 19)                                     */
#define GPIOINT_STATR0_P0_19REI_Msk       (0x80000UL)               /*!< P0_19REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_20REI_Pos       (20UL)                    /*!< P0_20REI (Bit 20)                                     */
#define GPIOINT_STATR0_P0_20REI_Msk       (0x100000UL)              /*!< P0_20REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_21REI_Pos       (21UL)                    /*!< P0_21REI (Bit 21)                                     */
#define GPIOINT_STATR0_P0_21REI_Msk       (0x200000UL)              /*!< P0_21REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_22REI_Pos       (22UL)                    /*!< P0_22REI (Bit 22)                                     */
#define GPIOINT_STATR0_P0_22REI_Msk       (0x400000UL)              /*!< P0_22REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_23REI_Pos       (23UL)                    /*!< P0_23REI (Bit 23)                                     */
#define GPIOINT_STATR0_P0_23REI_Msk       (0x800000UL)              /*!< P0_23REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_24REI_Pos       (24UL)                    /*!< P0_24REI (Bit 24)                                     */
#define GPIOINT_STATR0_P0_24REI_Msk       (0x1000000UL)             /*!< P0_24REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_25REI_Pos       (25UL)                    /*!< P0_25REI (Bit 25)                                     */
#define GPIOINT_STATR0_P0_25REI_Msk       (0x2000000UL)             /*!< P0_25REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_26REI_Pos       (26UL)                    /*!< P0_26REI (Bit 26)                                     */
#define GPIOINT_STATR0_P0_26REI_Msk       (0x4000000UL)             /*!< P0_26REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_27REI_Pos       (27UL)                    /*!< P0_27REI (Bit 27)                                     */
#define GPIOINT_STATR0_P0_27REI_Msk       (0x8000000UL)             /*!< P0_27REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_28REI_Pos       (28UL)                    /*!< P0_28REI (Bit 28)                                     */
#define GPIOINT_STATR0_P0_28REI_Msk       (0x10000000UL)            /*!< P0_28REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_29REI_Pos       (29UL)                    /*!< P0_29REI (Bit 29)                                     */
#define GPIOINT_STATR0_P0_29REI_Msk       (0x20000000UL)            /*!< P0_29REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR0_P0_30REI_Pos       (30UL)                    /*!< P0_30REI (Bit 30)                                     */
#define GPIOINT_STATR0_P0_30REI_Msk       (0x40000000UL)            /*!< P0_30REI (Bitfield-Mask: 0x01)                        */
/* ========================================================  STATF0  ========================================================= */
#define GPIOINT_STATF0_P0_0FEI_Pos        (0UL)                     /*!< P0_0FEI (Bit 0)                                       */
#define GPIOINT_STATF0_P0_0FEI_Msk        (0x1UL)                   /*!< P0_0FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF0_P0_1FEI_Pos        (1UL)                     /*!< P0_1FEI (Bit 1)                                       */
#define GPIOINT_STATF0_P0_1FEI_Msk        (0x2UL)                   /*!< P0_1FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF0_P0_2FEI_Pos        (2UL)                     /*!< P0_2FEI (Bit 2)                                       */
#define GPIOINT_STATF0_P0_2FEI_Msk        (0x4UL)                   /*!< P0_2FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF0_P0_3FEI_Pos        (3UL)                     /*!< P0_3FEI (Bit 3)                                       */
#define GPIOINT_STATF0_P0_3FEI_Msk        (0x8UL)                   /*!< P0_3FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF0_P0_4FEI_Pos        (4UL)                     /*!< P0_4FEI (Bit 4)                                       */
#define GPIOINT_STATF0_P0_4FEI_Msk        (0x10UL)                  /*!< P0_4FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF0_P0_5FEI_Pos        (5UL)                     /*!< P0_5FEI (Bit 5)                                       */
#define GPIOINT_STATF0_P0_5FEI_Msk        (0x20UL)                  /*!< P0_5FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF0_P0_6FEI_Pos        (6UL)                     /*!< P0_6FEI (Bit 6)                                       */
#define GPIOINT_STATF0_P0_6FEI_Msk        (0x40UL)                  /*!< P0_6FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF0_P0_7FEI_Pos        (7UL)                     /*!< P0_7FEI (Bit 7)                                       */
#define GPIOINT_STATF0_P0_7FEI_Msk        (0x80UL)                  /*!< P0_7FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF0_P0_8FEI_Pos        (8UL)                     /*!< P0_8FEI (Bit 8)                                       */
#define GPIOINT_STATF0_P0_8FEI_Msk        (0x100UL)                 /*!< P0_8FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF0_P0_9FEI_Pos        (9UL)                     /*!< P0_9FEI (Bit 9)                                       */
#define GPIOINT_STATF0_P0_9FEI_Msk        (0x200UL)                 /*!< P0_9FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF0_P0_10FEI_Pos       (10UL)                    /*!< P0_10FEI (Bit 10)                                     */
#define GPIOINT_STATF0_P0_10FEI_Msk       (0x400UL)                 /*!< P0_10FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_11FEI_Pos       (11UL)                    /*!< P0_11FEI (Bit 11)                                     */
#define GPIOINT_STATF0_P0_11FEI_Msk       (0x800UL)                 /*!< P0_11FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_12FEI_Pos       (12UL)                    /*!< P0_12FEI (Bit 12)                                     */
#define GPIOINT_STATF0_P0_12FEI_Msk       (0x1000UL)                /*!< P0_12FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_13FEI_Pos       (13UL)                    /*!< P0_13FEI (Bit 13)                                     */
#define GPIOINT_STATF0_P0_13FEI_Msk       (0x2000UL)                /*!< P0_13FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_14FEI_Pos       (14UL)                    /*!< P0_14FEI (Bit 14)                                     */
#define GPIOINT_STATF0_P0_14FEI_Msk       (0x4000UL)                /*!< P0_14FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_15FEI_Pos       (15UL)                    /*!< P0_15FEI (Bit 15)                                     */
#define GPIOINT_STATF0_P0_15FEI_Msk       (0x8000UL)                /*!< P0_15FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_16FEI_Pos       (16UL)                    /*!< P0_16FEI (Bit 16)                                     */
#define GPIOINT_STATF0_P0_16FEI_Msk       (0x10000UL)               /*!< P0_16FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_17FEI_Pos       (17UL)                    /*!< P0_17FEI (Bit 17)                                     */
#define GPIOINT_STATF0_P0_17FEI_Msk       (0x20000UL)               /*!< P0_17FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_18FEI_Pos       (18UL)                    /*!< P0_18FEI (Bit 18)                                     */
#define GPIOINT_STATF0_P0_18FEI_Msk       (0x40000UL)               /*!< P0_18FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_19FEI_Pos       (19UL)                    /*!< P0_19FEI (Bit 19)                                     */
#define GPIOINT_STATF0_P0_19FEI_Msk       (0x80000UL)               /*!< P0_19FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_20FEI_Pos       (20UL)                    /*!< P0_20FEI (Bit 20)                                     */
#define GPIOINT_STATF0_P0_20FEI_Msk       (0x100000UL)              /*!< P0_20FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_21FEI_Pos       (21UL)                    /*!< P0_21FEI (Bit 21)                                     */
#define GPIOINT_STATF0_P0_21FEI_Msk       (0x200000UL)              /*!< P0_21FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_22FEI_Pos       (22UL)                    /*!< P0_22FEI (Bit 22)                                     */
#define GPIOINT_STATF0_P0_22FEI_Msk       (0x400000UL)              /*!< P0_22FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_23FEI_Pos       (23UL)                    /*!< P0_23FEI (Bit 23)                                     */
#define GPIOINT_STATF0_P0_23FEI_Msk       (0x800000UL)              /*!< P0_23FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_24FEI_Pos       (24UL)                    /*!< P0_24FEI (Bit 24)                                     */
#define GPIOINT_STATF0_P0_24FEI_Msk       (0x1000000UL)             /*!< P0_24FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_25FEI_Pos       (25UL)                    /*!< P0_25FEI (Bit 25)                                     */
#define GPIOINT_STATF0_P0_25FEI_Msk       (0x2000000UL)             /*!< P0_25FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_26FEI_Pos       (26UL)                    /*!< P0_26FEI (Bit 26)                                     */
#define GPIOINT_STATF0_P0_26FEI_Msk       (0x4000000UL)             /*!< P0_26FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_27FEI_Pos       (27UL)                    /*!< P0_27FEI (Bit 27)                                     */
#define GPIOINT_STATF0_P0_27FEI_Msk       (0x8000000UL)             /*!< P0_27FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_28FEI_Pos       (28UL)                    /*!< P0_28FEI (Bit 28)                                     */
#define GPIOINT_STATF0_P0_28FEI_Msk       (0x10000000UL)            /*!< P0_28FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_29FEI_Pos       (29UL)                    /*!< P0_29FEI (Bit 29)                                     */
#define GPIOINT_STATF0_P0_29FEI_Msk       (0x20000000UL)            /*!< P0_29FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF0_P0_30FEI_Pos       (30UL)                    /*!< P0_30FEI (Bit 30)                                     */
#define GPIOINT_STATF0_P0_30FEI_Msk       (0x40000000UL)            /*!< P0_30FEI (Bitfield-Mask: 0x01)                        */
/* =========================================================  CLR0  ========================================================== */
#define GPIOINT_CLR0_P0_0CI_Pos           (0UL)                     /*!< P0_0CI (Bit 0)                                        */
#define GPIOINT_CLR0_P0_0CI_Msk           (0x1UL)                   /*!< P0_0CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR0_P0_1CI_Pos           (1UL)                     /*!< P0_1CI (Bit 1)                                        */
#define GPIOINT_CLR0_P0_1CI_Msk           (0x2UL)                   /*!< P0_1CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR0_P0_2CI_Pos           (2UL)                     /*!< P0_2CI (Bit 2)                                        */
#define GPIOINT_CLR0_P0_2CI_Msk           (0x4UL)                   /*!< P0_2CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR0_P0_3CI_Pos           (3UL)                     /*!< P0_3CI (Bit 3)                                        */
#define GPIOINT_CLR0_P0_3CI_Msk           (0x8UL)                   /*!< P0_3CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR0_P0_4CI_Pos           (4UL)                     /*!< P0_4CI (Bit 4)                                        */
#define GPIOINT_CLR0_P0_4CI_Msk           (0x10UL)                  /*!< P0_4CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR0_P0_5CI_Pos           (5UL)                     /*!< P0_5CI (Bit 5)                                        */
#define GPIOINT_CLR0_P0_5CI_Msk           (0x20UL)                  /*!< P0_5CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR0_P0_6CI_Pos           (6UL)                     /*!< P0_6CI (Bit 6)                                        */
#define GPIOINT_CLR0_P0_6CI_Msk           (0x40UL)                  /*!< P0_6CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR0_P0_7CI_Pos           (7UL)                     /*!< P0_7CI (Bit 7)                                        */
#define GPIOINT_CLR0_P0_7CI_Msk           (0x80UL)                  /*!< P0_7CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR0_P0_8CI_Pos           (8UL)                     /*!< P0_8CI (Bit 8)                                        */
#define GPIOINT_CLR0_P0_8CI_Msk           (0x100UL)                 /*!< P0_8CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR0_P0_9CI_Pos           (9UL)                     /*!< P0_9CI (Bit 9)                                        */
#define GPIOINT_CLR0_P0_9CI_Msk           (0x200UL)                 /*!< P0_9CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR0_P0_10CI_Pos          (10UL)                    /*!< P0_10CI (Bit 10)                                      */
#define GPIOINT_CLR0_P0_10CI_Msk          (0x400UL)                 /*!< P0_10CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_11CI_Pos          (11UL)                    /*!< P0_11CI (Bit 11)                                      */
#define GPIOINT_CLR0_P0_11CI_Msk          (0x800UL)                 /*!< P0_11CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_12CI_Pos          (12UL)                    /*!< P0_12CI (Bit 12)                                      */
#define GPIOINT_CLR0_P0_12CI_Msk          (0x1000UL)                /*!< P0_12CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_13CI_Pos          (13UL)                    /*!< P0_13CI (Bit 13)                                      */
#define GPIOINT_CLR0_P0_13CI_Msk          (0x2000UL)                /*!< P0_13CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_14CI_Pos          (14UL)                    /*!< P0_14CI (Bit 14)                                      */
#define GPIOINT_CLR0_P0_14CI_Msk          (0x4000UL)                /*!< P0_14CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_15CI_Pos          (15UL)                    /*!< P0_15CI (Bit 15)                                      */
#define GPIOINT_CLR0_P0_15CI_Msk          (0x8000UL)                /*!< P0_15CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_16CI_Pos          (16UL)                    /*!< P0_16CI (Bit 16)                                      */
#define GPIOINT_CLR0_P0_16CI_Msk          (0x10000UL)               /*!< P0_16CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_17CI_Pos          (17UL)                    /*!< P0_17CI (Bit 17)                                      */
#define GPIOINT_CLR0_P0_17CI_Msk          (0x20000UL)               /*!< P0_17CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_18CI_Pos          (18UL)                    /*!< P0_18CI (Bit 18)                                      */
#define GPIOINT_CLR0_P0_18CI_Msk          (0x40000UL)               /*!< P0_18CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_19CI_Pos          (19UL)                    /*!< P0_19CI (Bit 19)                                      */
#define GPIOINT_CLR0_P0_19CI_Msk          (0x80000UL)               /*!< P0_19CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_20CI_Pos          (20UL)                    /*!< P0_20CI (Bit 20)                                      */
#define GPIOINT_CLR0_P0_20CI_Msk          (0x100000UL)              /*!< P0_20CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_21CI_Pos          (21UL)                    /*!< P0_21CI (Bit 21)                                      */
#define GPIOINT_CLR0_P0_21CI_Msk          (0x200000UL)              /*!< P0_21CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_22CI_Pos          (22UL)                    /*!< P0_22CI (Bit 22)                                      */
#define GPIOINT_CLR0_P0_22CI_Msk          (0x400000UL)              /*!< P0_22CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_23CI_Pos          (23UL)                    /*!< P0_23CI (Bit 23)                                      */
#define GPIOINT_CLR0_P0_23CI_Msk          (0x800000UL)              /*!< P0_23CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_24CI_Pos          (24UL)                    /*!< P0_24CI (Bit 24)                                      */
#define GPIOINT_CLR0_P0_24CI_Msk          (0x1000000UL)             /*!< P0_24CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_25CI_Pos          (25UL)                    /*!< P0_25CI (Bit 25)                                      */
#define GPIOINT_CLR0_P0_25CI_Msk          (0x2000000UL)             /*!< P0_25CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_26CI_Pos          (26UL)                    /*!< P0_26CI (Bit 26)                                      */
#define GPIOINT_CLR0_P0_26CI_Msk          (0x4000000UL)             /*!< P0_26CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_27CI_Pos          (27UL)                    /*!< P0_27CI (Bit 27)                                      */
#define GPIOINT_CLR0_P0_27CI_Msk          (0x8000000UL)             /*!< P0_27CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_28CI_Pos          (28UL)                    /*!< P0_28CI (Bit 28)                                      */
#define GPIOINT_CLR0_P0_28CI_Msk          (0x10000000UL)            /*!< P0_28CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_29CI_Pos          (29UL)                    /*!< P0_29CI (Bit 29)                                      */
#define GPIOINT_CLR0_P0_29CI_Msk          (0x20000000UL)            /*!< P0_29CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR0_P0_30CI_Pos          (30UL)                    /*!< P0_30CI (Bit 30)                                      */
#define GPIOINT_CLR0_P0_30CI_Msk          (0x40000000UL)            /*!< P0_30CI (Bitfield-Mask: 0x01)                         */
/* =========================================================  ENR0  ========================================================== */
#define GPIOINT_ENR0_P0_0ER_Pos           (0UL)                     /*!< P0_0ER (Bit 0)                                        */
#define GPIOINT_ENR0_P0_0ER_Msk           (0x1UL)                   /*!< P0_0ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR0_P0_1ER_Pos           (1UL)                     /*!< P0_1ER (Bit 1)                                        */
#define GPIOINT_ENR0_P0_1ER_Msk           (0x2UL)                   /*!< P0_1ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR0_P0_2ER_Pos           (2UL)                     /*!< P0_2ER (Bit 2)                                        */
#define GPIOINT_ENR0_P0_2ER_Msk           (0x4UL)                   /*!< P0_2ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR0_P0_3ER_Pos           (3UL)                     /*!< P0_3ER (Bit 3)                                        */
#define GPIOINT_ENR0_P0_3ER_Msk           (0x8UL)                   /*!< P0_3ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR0_P0_4ER_Pos           (4UL)                     /*!< P0_4ER (Bit 4)                                        */
#define GPIOINT_ENR0_P0_4ER_Msk           (0x10UL)                  /*!< P0_4ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR0_P0_5ER_Pos           (5UL)                     /*!< P0_5ER (Bit 5)                                        */
#define GPIOINT_ENR0_P0_5ER_Msk           (0x20UL)                  /*!< P0_5ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR0_P0_6ER_Pos           (6UL)                     /*!< P0_6ER (Bit 6)                                        */
#define GPIOINT_ENR0_P0_6ER_Msk           (0x40UL)                  /*!< P0_6ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR0_P0_7ER_Pos           (7UL)                     /*!< P0_7ER (Bit 7)                                        */
#define GPIOINT_ENR0_P0_7ER_Msk           (0x80UL)                  /*!< P0_7ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR0_P0_8ER_Pos           (8UL)                     /*!< P0_8ER (Bit 8)                                        */
#define GPIOINT_ENR0_P0_8ER_Msk           (0x100UL)                 /*!< P0_8ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR0_P0_9ER_Pos           (9UL)                     /*!< P0_9ER (Bit 9)                                        */
#define GPIOINT_ENR0_P0_9ER_Msk           (0x200UL)                 /*!< P0_9ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR0_P0_10ER_Pos          (10UL)                    /*!< P0_10ER (Bit 10)                                      */
#define GPIOINT_ENR0_P0_10ER_Msk          (0x400UL)                 /*!< P0_10ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_11ER_Pos          (11UL)                    /*!< P0_11ER (Bit 11)                                      */
#define GPIOINT_ENR0_P0_11ER_Msk          (0x800UL)                 /*!< P0_11ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_12ER_Pos          (12UL)                    /*!< P0_12ER (Bit 12)                                      */
#define GPIOINT_ENR0_P0_12ER_Msk          (0x1000UL)                /*!< P0_12ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_13ER_Pos          (13UL)                    /*!< P0_13ER (Bit 13)                                      */
#define GPIOINT_ENR0_P0_13ER_Msk          (0x2000UL)                /*!< P0_13ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_14ER_Pos          (14UL)                    /*!< P0_14ER (Bit 14)                                      */
#define GPIOINT_ENR0_P0_14ER_Msk          (0x4000UL)                /*!< P0_14ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_15ER_Pos          (15UL)                    /*!< P0_15ER (Bit 15)                                      */
#define GPIOINT_ENR0_P0_15ER_Msk          (0x8000UL)                /*!< P0_15ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_16ER_Pos          (16UL)                    /*!< P0_16ER (Bit 16)                                      */
#define GPIOINT_ENR0_P0_16ER_Msk          (0x10000UL)               /*!< P0_16ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_17ER_Pos          (17UL)                    /*!< P0_17ER (Bit 17)                                      */
#define GPIOINT_ENR0_P0_17ER_Msk          (0x20000UL)               /*!< P0_17ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_18ER_Pos          (18UL)                    /*!< P0_18ER (Bit 18)                                      */
#define GPIOINT_ENR0_P0_18ER_Msk          (0x40000UL)               /*!< P0_18ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_19ER_Pos          (19UL)                    /*!< P0_19ER (Bit 19)                                      */
#define GPIOINT_ENR0_P0_19ER_Msk          (0x80000UL)               /*!< P0_19ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_20ER_Pos          (20UL)                    /*!< P0_20ER (Bit 20)                                      */
#define GPIOINT_ENR0_P0_20ER_Msk          (0x100000UL)              /*!< P0_20ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_21ER_Pos          (21UL)                    /*!< P0_21ER (Bit 21)                                      */
#define GPIOINT_ENR0_P0_21ER_Msk          (0x200000UL)              /*!< P0_21ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_22ER_Pos          (22UL)                    /*!< P0_22ER (Bit 22)                                      */
#define GPIOINT_ENR0_P0_22ER_Msk          (0x400000UL)              /*!< P0_22ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_23ER_Pos          (23UL)                    /*!< P0_23ER (Bit 23)                                      */
#define GPIOINT_ENR0_P0_23ER_Msk          (0x800000UL)              /*!< P0_23ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_24ER_Pos          (24UL)                    /*!< P0_24ER (Bit 24)                                      */
#define GPIOINT_ENR0_P0_24ER_Msk          (0x1000000UL)             /*!< P0_24ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_25ER_Pos          (25UL)                    /*!< P0_25ER (Bit 25)                                      */
#define GPIOINT_ENR0_P0_25ER_Msk          (0x2000000UL)             /*!< P0_25ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_26ER_Pos          (26UL)                    /*!< P0_26ER (Bit 26)                                      */
#define GPIOINT_ENR0_P0_26ER_Msk          (0x4000000UL)             /*!< P0_26ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_27ER_Pos          (27UL)                    /*!< P0_27ER (Bit 27)                                      */
#define GPIOINT_ENR0_P0_27ER_Msk          (0x8000000UL)             /*!< P0_27ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_28ER_Pos          (28UL)                    /*!< P0_28ER (Bit 28)                                      */
#define GPIOINT_ENR0_P0_28ER_Msk          (0x10000000UL)            /*!< P0_28ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_29ER_Pos          (29UL)                    /*!< P0_29ER (Bit 29)                                      */
#define GPIOINT_ENR0_P0_29ER_Msk          (0x20000000UL)            /*!< P0_29ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR0_P0_30ER_Pos          (30UL)                    /*!< P0_30ER (Bit 30)                                      */
#define GPIOINT_ENR0_P0_30ER_Msk          (0x40000000UL)            /*!< P0_30ER (Bitfield-Mask: 0x01)                         */
/* =========================================================  ENF0  ========================================================== */
#define GPIOINT_ENF0_P0_0EF_Pos           (0UL)                     /*!< P0_0EF (Bit 0)                                        */
#define GPIOINT_ENF0_P0_0EF_Msk           (0x1UL)                   /*!< P0_0EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF0_P0_1EF_Pos           (1UL)                     /*!< P0_1EF (Bit 1)                                        */
#define GPIOINT_ENF0_P0_1EF_Msk           (0x2UL)                   /*!< P0_1EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF0_P0_2EF_Pos           (2UL)                     /*!< P0_2EF (Bit 2)                                        */
#define GPIOINT_ENF0_P0_2EF_Msk           (0x4UL)                   /*!< P0_2EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF0_P0_3EF_Pos           (3UL)                     /*!< P0_3EF (Bit 3)                                        */
#define GPIOINT_ENF0_P0_3EF_Msk           (0x8UL)                   /*!< P0_3EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF0_P0_4EF_Pos           (4UL)                     /*!< P0_4EF (Bit 4)                                        */
#define GPIOINT_ENF0_P0_4EF_Msk           (0x10UL)                  /*!< P0_4EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF0_P0_5EF_Pos           (5UL)                     /*!< P0_5EF (Bit 5)                                        */
#define GPIOINT_ENF0_P0_5EF_Msk           (0x20UL)                  /*!< P0_5EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF0_P0_6EF_Pos           (6UL)                     /*!< P0_6EF (Bit 6)                                        */
#define GPIOINT_ENF0_P0_6EF_Msk           (0x40UL)                  /*!< P0_6EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF0_P0_7EF_Pos           (7UL)                     /*!< P0_7EF (Bit 7)                                        */
#define GPIOINT_ENF0_P0_7EF_Msk           (0x80UL)                  /*!< P0_7EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF0_P0_8EF_Pos           (8UL)                     /*!< P0_8EF (Bit 8)                                        */
#define GPIOINT_ENF0_P0_8EF_Msk           (0x100UL)                 /*!< P0_8EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF0_P0_9EF_Pos           (9UL)                     /*!< P0_9EF (Bit 9)                                        */
#define GPIOINT_ENF0_P0_9EF_Msk           (0x200UL)                 /*!< P0_9EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF0_P0_10EF_Pos          (10UL)                    /*!< P0_10EF (Bit 10)                                      */
#define GPIOINT_ENF0_P0_10EF_Msk          (0x400UL)                 /*!< P0_10EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_11EF_Pos          (11UL)                    /*!< P0_11EF (Bit 11)                                      */
#define GPIOINT_ENF0_P0_11EF_Msk          (0x800UL)                 /*!< P0_11EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_12EF_Pos          (12UL)                    /*!< P0_12EF (Bit 12)                                      */
#define GPIOINT_ENF0_P0_12EF_Msk          (0x1000UL)                /*!< P0_12EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_13EF_Pos          (13UL)                    /*!< P0_13EF (Bit 13)                                      */
#define GPIOINT_ENF0_P0_13EF_Msk          (0x2000UL)                /*!< P0_13EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_14EF_Pos          (14UL)                    /*!< P0_14EF (Bit 14)                                      */
#define GPIOINT_ENF0_P0_14EF_Msk          (0x4000UL)                /*!< P0_14EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_15EF_Pos          (15UL)                    /*!< P0_15EF (Bit 15)                                      */
#define GPIOINT_ENF0_P0_15EF_Msk          (0x8000UL)                /*!< P0_15EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_16EF_Pos          (16UL)                    /*!< P0_16EF (Bit 16)                                      */
#define GPIOINT_ENF0_P0_16EF_Msk          (0x10000UL)               /*!< P0_16EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_17EF_Pos          (17UL)                    /*!< P0_17EF (Bit 17)                                      */
#define GPIOINT_ENF0_P0_17EF_Msk          (0x20000UL)               /*!< P0_17EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_18EF_Pos          (18UL)                    /*!< P0_18EF (Bit 18)                                      */
#define GPIOINT_ENF0_P0_18EF_Msk          (0x40000UL)               /*!< P0_18EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_19EF_Pos          (19UL)                    /*!< P0_19EF (Bit 19)                                      */
#define GPIOINT_ENF0_P0_19EF_Msk          (0x80000UL)               /*!< P0_19EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_20EF_Pos          (20UL)                    /*!< P0_20EF (Bit 20)                                      */
#define GPIOINT_ENF0_P0_20EF_Msk          (0x100000UL)              /*!< P0_20EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_21EF_Pos          (21UL)                    /*!< P0_21EF (Bit 21)                                      */
#define GPIOINT_ENF0_P0_21EF_Msk          (0x200000UL)              /*!< P0_21EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_22EF_Pos          (22UL)                    /*!< P0_22EF (Bit 22)                                      */
#define GPIOINT_ENF0_P0_22EF_Msk          (0x400000UL)              /*!< P0_22EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_23EF_Pos          (23UL)                    /*!< P0_23EF (Bit 23)                                      */
#define GPIOINT_ENF0_P0_23EF_Msk          (0x800000UL)              /*!< P0_23EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_24EF_Pos          (24UL)                    /*!< P0_24EF (Bit 24)                                      */
#define GPIOINT_ENF0_P0_24EF_Msk          (0x1000000UL)             /*!< P0_24EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_25EF_Pos          (25UL)                    /*!< P0_25EF (Bit 25)                                      */
#define GPIOINT_ENF0_P0_25EF_Msk          (0x2000000UL)             /*!< P0_25EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_26EF_Pos          (26UL)                    /*!< P0_26EF (Bit 26)                                      */
#define GPIOINT_ENF0_P0_26EF_Msk          (0x4000000UL)             /*!< P0_26EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_27EF_Pos          (27UL)                    /*!< P0_27EF (Bit 27)                                      */
#define GPIOINT_ENF0_P0_27EF_Msk          (0x8000000UL)             /*!< P0_27EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_28EF_Pos          (28UL)                    /*!< P0_28EF (Bit 28)                                      */
#define GPIOINT_ENF0_P0_28EF_Msk          (0x10000000UL)            /*!< P0_28EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_29EF_Pos          (29UL)                    /*!< P0_29EF (Bit 29)                                      */
#define GPIOINT_ENF0_P0_29EF_Msk          (0x20000000UL)            /*!< P0_29EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF0_P0_30EF_Pos          (30UL)                    /*!< P0_30EF (Bit 30)                                      */
#define GPIOINT_ENF0_P0_30EF_Msk          (0x40000000UL)            /*!< P0_30EF (Bitfield-Mask: 0x01)                         */
/* ========================================================  STATR2  ========================================================= */
#define GPIOINT_STATR2_P2_0REI_Pos        (0UL)                     /*!< P2_0REI (Bit 0)                                       */
#define GPIOINT_STATR2_P2_0REI_Msk        (0x1UL)                   /*!< P2_0REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR2_P2_1REI_Pos        (1UL)                     /*!< P2_1REI (Bit 1)                                       */
#define GPIOINT_STATR2_P2_1REI_Msk        (0x2UL)                   /*!< P2_1REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR2_P2_2REI_Pos        (2UL)                     /*!< P2_2REI (Bit 2)                                       */
#define GPIOINT_STATR2_P2_2REI_Msk        (0x4UL)                   /*!< P2_2REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR2_P2_3REI_Pos        (3UL)                     /*!< P2_3REI (Bit 3)                                       */
#define GPIOINT_STATR2_P2_3REI_Msk        (0x8UL)                   /*!< P2_3REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR2_P2_4REI_Pos        (4UL)                     /*!< P2_4REI (Bit 4)                                       */
#define GPIOINT_STATR2_P2_4REI_Msk        (0x10UL)                  /*!< P2_4REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR2_P2_5REI_Pos        (5UL)                     /*!< P2_5REI (Bit 5)                                       */
#define GPIOINT_STATR2_P2_5REI_Msk        (0x20UL)                  /*!< P2_5REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR2_P2_6REI_Pos        (6UL)                     /*!< P2_6REI (Bit 6)                                       */
#define GPIOINT_STATR2_P2_6REI_Msk        (0x40UL)                  /*!< P2_6REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR2_P2_7REI_Pos        (7UL)                     /*!< P2_7REI (Bit 7)                                       */
#define GPIOINT_STATR2_P2_7REI_Msk        (0x80UL)                  /*!< P2_7REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR2_P2_8REI_Pos        (8UL)                     /*!< P2_8REI (Bit 8)                                       */
#define GPIOINT_STATR2_P2_8REI_Msk        (0x100UL)                 /*!< P2_8REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR2_P2_9REI_Pos        (9UL)                     /*!< P2_9REI (Bit 9)                                       */
#define GPIOINT_STATR2_P2_9REI_Msk        (0x200UL)                 /*!< P2_9REI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATR2_P2_10REI_Pos       (10UL)                    /*!< P2_10REI (Bit 10)                                     */
#define GPIOINT_STATR2_P2_10REI_Msk       (0x400UL)                 /*!< P2_10REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR2_P2_11REI_Pos       (11UL)                    /*!< P2_11REI (Bit 11)                                     */
#define GPIOINT_STATR2_P2_11REI_Msk       (0x800UL)                 /*!< P2_11REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR2_P2_12REI_Pos       (12UL)                    /*!< P2_12REI (Bit 12)                                     */
#define GPIOINT_STATR2_P2_12REI_Msk       (0x1000UL)                /*!< P2_12REI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATR2_P2_13REI_Pos       (13UL)                    /*!< P2_13REI (Bit 13)                                     */
#define GPIOINT_STATR2_P2_13REI_Msk       (0x2000UL)                /*!< P2_13REI (Bitfield-Mask: 0x01)                        */
/* ========================================================  STATF2  ========================================================= */
#define GPIOINT_STATF2_P2_0FEI_Pos        (0UL)                     /*!< P2_0FEI (Bit 0)                                       */
#define GPIOINT_STATF2_P2_0FEI_Msk        (0x1UL)                   /*!< P2_0FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF2_P2_1FEI_Pos        (1UL)                     /*!< P2_1FEI (Bit 1)                                       */
#define GPIOINT_STATF2_P2_1FEI_Msk        (0x2UL)                   /*!< P2_1FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF2_P2_2FEI_Pos        (2UL)                     /*!< P2_2FEI (Bit 2)                                       */
#define GPIOINT_STATF2_P2_2FEI_Msk        (0x4UL)                   /*!< P2_2FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF2_P2_3FEI_Pos        (3UL)                     /*!< P2_3FEI (Bit 3)                                       */
#define GPIOINT_STATF2_P2_3FEI_Msk        (0x8UL)                   /*!< P2_3FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF2_P2_4FEI_Pos        (4UL)                     /*!< P2_4FEI (Bit 4)                                       */
#define GPIOINT_STATF2_P2_4FEI_Msk        (0x10UL)                  /*!< P2_4FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF2_P2_5FEI_Pos        (5UL)                     /*!< P2_5FEI (Bit 5)                                       */
#define GPIOINT_STATF2_P2_5FEI_Msk        (0x20UL)                  /*!< P2_5FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF2_P2_6FEI_Pos        (6UL)                     /*!< P2_6FEI (Bit 6)                                       */
#define GPIOINT_STATF2_P2_6FEI_Msk        (0x40UL)                  /*!< P2_6FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF2_P2_7FEI_Pos        (7UL)                     /*!< P2_7FEI (Bit 7)                                       */
#define GPIOINT_STATF2_P2_7FEI_Msk        (0x80UL)                  /*!< P2_7FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF2_P2_8FEI_Pos        (8UL)                     /*!< P2_8FEI (Bit 8)                                       */
#define GPIOINT_STATF2_P2_8FEI_Msk        (0x100UL)                 /*!< P2_8FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF2_P2_9FEI_Pos        (9UL)                     /*!< P2_9FEI (Bit 9)                                       */
#define GPIOINT_STATF2_P2_9FEI_Msk        (0x200UL)                 /*!< P2_9FEI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_STATF2_P2_10FEI_Pos       (10UL)                    /*!< P2_10FEI (Bit 10)                                     */
#define GPIOINT_STATF2_P2_10FEI_Msk       (0x400UL)                 /*!< P2_10FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF2_P2_11FEI_Pos       (11UL)                    /*!< P2_11FEI (Bit 11)                                     */
#define GPIOINT_STATF2_P2_11FEI_Msk       (0x800UL)                 /*!< P2_11FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF2_P2_12FEI_Pos       (12UL)                    /*!< P2_12FEI (Bit 12)                                     */
#define GPIOINT_STATF2_P2_12FEI_Msk       (0x1000UL)                /*!< P2_12FEI (Bitfield-Mask: 0x01)                        */
#define GPIOINT_STATF2_P2_13FEI_Pos       (13UL)                    /*!< P2_13FEI (Bit 13)                                     */
#define GPIOINT_STATF2_P2_13FEI_Msk       (0x2000UL)                /*!< P2_13FEI (Bitfield-Mask: 0x01)                        */
/* =========================================================  CLR2  ========================================================== */
#define GPIOINT_CLR2_P2_0CI_Pos           (0UL)                     /*!< P2_0CI (Bit 0)                                        */
#define GPIOINT_CLR2_P2_0CI_Msk           (0x1UL)                   /*!< P2_0CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR2_P2_1CI_Pos           (1UL)                     /*!< P2_1CI (Bit 1)                                        */
#define GPIOINT_CLR2_P2_1CI_Msk           (0x2UL)                   /*!< P2_1CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR2_P2_2CI_Pos           (2UL)                     /*!< P2_2CI (Bit 2)                                        */
#define GPIOINT_CLR2_P2_2CI_Msk           (0x4UL)                   /*!< P2_2CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR2_P2_3CI_Pos           (3UL)                     /*!< P2_3CI (Bit 3)                                        */
#define GPIOINT_CLR2_P2_3CI_Msk           (0x8UL)                   /*!< P2_3CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR2_P2_4CI_Pos           (4UL)                     /*!< P2_4CI (Bit 4)                                        */
#define GPIOINT_CLR2_P2_4CI_Msk           (0x10UL)                  /*!< P2_4CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR2_P2_5CI_Pos           (5UL)                     /*!< P2_5CI (Bit 5)                                        */
#define GPIOINT_CLR2_P2_5CI_Msk           (0x20UL)                  /*!< P2_5CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR2_P2_6CI_Pos           (6UL)                     /*!< P2_6CI (Bit 6)                                        */
#define GPIOINT_CLR2_P2_6CI_Msk           (0x40UL)                  /*!< P2_6CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR2_P2_7CI_Pos           (7UL)                     /*!< P2_7CI (Bit 7)                                        */
#define GPIOINT_CLR2_P2_7CI_Msk           (0x80UL)                  /*!< P2_7CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR2_P2_8CI_Pos           (8UL)                     /*!< P2_8CI (Bit 8)                                        */
#define GPIOINT_CLR2_P2_8CI_Msk           (0x100UL)                 /*!< P2_8CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR2_P2_9CI_Pos           (9UL)                     /*!< P2_9CI (Bit 9)                                        */
#define GPIOINT_CLR2_P2_9CI_Msk           (0x200UL)                 /*!< P2_9CI (Bitfield-Mask: 0x01)                          */
#define GPIOINT_CLR2_P2_10CI_Pos          (10UL)                    /*!< P2_10CI (Bit 10)                                      */
#define GPIOINT_CLR2_P2_10CI_Msk          (0x400UL)                 /*!< P2_10CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR2_P2_11CI_Pos          (11UL)                    /*!< P2_11CI (Bit 11)                                      */
#define GPIOINT_CLR2_P2_11CI_Msk          (0x800UL)                 /*!< P2_11CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR2_P2_12CI_Pos          (12UL)                    /*!< P2_12CI (Bit 12)                                      */
#define GPIOINT_CLR2_P2_12CI_Msk          (0x1000UL)                /*!< P2_12CI (Bitfield-Mask: 0x01)                         */
#define GPIOINT_CLR2_P2_13CI_Pos          (13UL)                    /*!< P2_13CI (Bit 13)                                      */
#define GPIOINT_CLR2_P2_13CI_Msk          (0x2000UL)                /*!< P2_13CI (Bitfield-Mask: 0x01)                         */
/* =========================================================  ENR2  ========================================================== */
#define GPIOINT_ENR2_P2_0ER_Pos           (0UL)                     /*!< P2_0ER (Bit 0)                                        */
#define GPIOINT_ENR2_P2_0ER_Msk           (0x1UL)                   /*!< P2_0ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR2_P2_1ER_Pos           (1UL)                     /*!< P2_1ER (Bit 1)                                        */
#define GPIOINT_ENR2_P2_1ER_Msk           (0x2UL)                   /*!< P2_1ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR2_P2_2ER_Pos           (2UL)                     /*!< P2_2ER (Bit 2)                                        */
#define GPIOINT_ENR2_P2_2ER_Msk           (0x4UL)                   /*!< P2_2ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR2_P2_3ER_Pos           (3UL)                     /*!< P2_3ER (Bit 3)                                        */
#define GPIOINT_ENR2_P2_3ER_Msk           (0x8UL)                   /*!< P2_3ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR2_P2_4ER_Pos           (4UL)                     /*!< P2_4ER (Bit 4)                                        */
#define GPIOINT_ENR2_P2_4ER_Msk           (0x10UL)                  /*!< P2_4ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR2_P2_5ER_Pos           (5UL)                     /*!< P2_5ER (Bit 5)                                        */
#define GPIOINT_ENR2_P2_5ER_Msk           (0x20UL)                  /*!< P2_5ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR2_P2_6ER_Pos           (6UL)                     /*!< P2_6ER (Bit 6)                                        */
#define GPIOINT_ENR2_P2_6ER_Msk           (0x40UL)                  /*!< P2_6ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR2_P2_7ER_Pos           (7UL)                     /*!< P2_7ER (Bit 7)                                        */
#define GPIOINT_ENR2_P2_7ER_Msk           (0x80UL)                  /*!< P2_7ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR2_P2_8ER_Pos           (8UL)                     /*!< P2_8ER (Bit 8)                                        */
#define GPIOINT_ENR2_P2_8ER_Msk           (0x100UL)                 /*!< P2_8ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR2_P2_9ER_Pos           (9UL)                     /*!< P2_9ER (Bit 9)                                        */
#define GPIOINT_ENR2_P2_9ER_Msk           (0x200UL)                 /*!< P2_9ER (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENR2_P2_10ER_Pos          (10UL)                    /*!< P2_10ER (Bit 10)                                      */
#define GPIOINT_ENR2_P2_10ER_Msk          (0x400UL)                 /*!< P2_10ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR2_P2_11ER_Pos          (11UL)                    /*!< P2_11ER (Bit 11)                                      */
#define GPIOINT_ENR2_P2_11ER_Msk          (0x800UL)                 /*!< P2_11ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR2_P2_12ER_Pos          (12UL)                    /*!< P2_12ER (Bit 12)                                      */
#define GPIOINT_ENR2_P2_12ER_Msk          (0x1000UL)                /*!< P2_12ER (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENR2_P2_13ER_Pos          (13UL)                    /*!< P2_13ER (Bit 13)                                      */
#define GPIOINT_ENR2_P2_13ER_Msk          (0x2000UL)                /*!< P2_13ER (Bitfield-Mask: 0x01)                         */
/* =========================================================  ENF2  ========================================================== */
#define GPIOINT_ENF2_P2_0EF_Pos           (0UL)                     /*!< P2_0EF (Bit 0)                                        */
#define GPIOINT_ENF2_P2_0EF_Msk           (0x1UL)                   /*!< P2_0EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF2_P2_1EF_Pos           (1UL)                     /*!< P2_1EF (Bit 1)                                        */
#define GPIOINT_ENF2_P2_1EF_Msk           (0x2UL)                   /*!< P2_1EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF2_P2_2EF_Pos           (2UL)                     /*!< P2_2EF (Bit 2)                                        */
#define GPIOINT_ENF2_P2_2EF_Msk           (0x4UL)                   /*!< P2_2EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF2_P2_3EF_Pos           (3UL)                     /*!< P2_3EF (Bit 3)                                        */
#define GPIOINT_ENF2_P2_3EF_Msk           (0x8UL)                   /*!< P2_3EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF2_P2_4EF_Pos           (4UL)                     /*!< P2_4EF (Bit 4)                                        */
#define GPIOINT_ENF2_P2_4EF_Msk           (0x10UL)                  /*!< P2_4EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF2_P2_5EF_Pos           (5UL)                     /*!< P2_5EF (Bit 5)                                        */
#define GPIOINT_ENF2_P2_5EF_Msk           (0x20UL)                  /*!< P2_5EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF2_P2_6EF_Pos           (6UL)                     /*!< P2_6EF (Bit 6)                                        */
#define GPIOINT_ENF2_P2_6EF_Msk           (0x40UL)                  /*!< P2_6EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF2_P2_7EF_Pos           (7UL)                     /*!< P2_7EF (Bit 7)                                        */
#define GPIOINT_ENF2_P2_7EF_Msk           (0x80UL)                  /*!< P2_7EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF2_P2_8EF_Pos           (8UL)                     /*!< P2_8EF (Bit 8)                                        */
#define GPIOINT_ENF2_P2_8EF_Msk           (0x100UL)                 /*!< P2_8EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF2_P2_9EF_Pos           (9UL)                     /*!< P2_9EF (Bit 9)                                        */
#define GPIOINT_ENF2_P2_9EF_Msk           (0x200UL)                 /*!< P2_9EF (Bitfield-Mask: 0x01)                          */
#define GPIOINT_ENF2_P2_10EF_Pos          (10UL)                    /*!< P2_10EF (Bit 10)                                      */
#define GPIOINT_ENF2_P2_10EF_Msk          (0x400UL)                 /*!< P2_10EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF2_P2_11EF_Pos          (11UL)                    /*!< P2_11EF (Bit 11)                                      */
#define GPIOINT_ENF2_P2_11EF_Msk          (0x800UL)                 /*!< P2_11EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF2_P2_12EF_Pos          (12UL)                    /*!< P2_12EF (Bit 12)                                      */
#define GPIOINT_ENF2_P2_12EF_Msk          (0x1000UL)                /*!< P2_12EF (Bitfield-Mask: 0x01)                         */
#define GPIOINT_ENF2_P2_13EF_Pos          (13UL)                    /*!< P2_13EF (Bit 13)                                      */
#define GPIOINT_ENF2_P2_13EF_Msk          (0x2000UL)                /*!< P2_13EF (Bitfield-Mask: 0x01)                         */


/* =========================================================================================================================== */
/* ================                                      LPC_PINCONNECT                                       ================ */
/* =========================================================================================================================== */

/* ========================================================  PINSEL0  ======================================================== */
#define PINCONNECT_PINSEL0_P0_0_Pos       (0UL)                     /*!< P0_0 (Bit 0)                                          */
#define PINCONNECT_PINSEL0_P0_0_Msk       (0x3UL)                   /*!< P0_0 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL0_P0_1_Pos       (2UL)                     /*!< P0_1 (Bit 2)                                          */
#define PINCONNECT_PINSEL0_P0_1_Msk       (0xcUL)                   /*!< P0_1 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL0_P0_2_Pos       (4UL)                     /*!< P0_2 (Bit 4)                                          */
#define PINCONNECT_PINSEL0_P0_2_Msk       (0x30UL)                  /*!< P0_2 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL0_P0_3_Pos       (6UL)                     /*!< P0_3 (Bit 6)                                          */
#define PINCONNECT_PINSEL0_P0_3_Msk       (0xc0UL)                  /*!< P0_3 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL0_P0_4_Pos       (8UL)                     /*!< P0_4 (Bit 8)                                          */
#define PINCONNECT_PINSEL0_P0_4_Msk       (0x300UL)                 /*!< P0_4 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL0_P0_5_Pos       (10UL)                    /*!< P0_5 (Bit 10)                                         */
#define PINCONNECT_PINSEL0_P0_5_Msk       (0xc00UL)                 /*!< P0_5 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL0_P0_6_Pos       (12UL)                    /*!< P0_6 (Bit 12)                                         */
#define PINCONNECT_PINSEL0_P0_6_Msk       (0x3000UL)                /*!< P0_6 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL0_P0_7_Pos       (14UL)                    /*!< P0_7 (Bit 14)                                         */
#define PINCONNECT_PINSEL0_P0_7_Msk       (0xc000UL)                /*!< P0_7 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL0_P0_8_Pos       (16UL)                    /*!< P0_8 (Bit 16)                                         */
#define PINCONNECT_PINSEL0_P0_8_Msk       (0x30000UL)               /*!< P0_8 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL0_P0_9_Pos       (18UL)                    /*!< P0_9 (Bit 18)                                         */
#define PINCONNECT_PINSEL0_P0_9_Msk       (0xc0000UL)               /*!< P0_9 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL0_P0_10_Pos      (20UL)                    /*!< P0_10 (Bit 20)                                        */
#define PINCONNECT_PINSEL0_P0_10_Msk      (0x300000UL)              /*!< P0_10 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL0_P0_11_Pos      (22UL)                    /*!< P0_11 (Bit 22)                                        */
#define PINCONNECT_PINSEL0_P0_11_Msk      (0xc00000UL)              /*!< P0_11 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL0_P0_15_Pos      (30UL)                    /*!< P0_15 (Bit 30)                                        */
#define PINCONNECT_PINSEL0_P0_15_Msk      (0xc0000000UL)            /*!< P0_15 (Bitfield-Mask: 0x03)                           */
/* ========================================================  PINSEL1  ======================================================== */
#define PINCONNECT_PINSEL1_P0_16_Pos      (0UL)                     /*!< P0_16 (Bit 0)                                         */
#define PINCONNECT_PINSEL1_P0_16_Msk      (0x3UL)                   /*!< P0_16 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL1_P0_17_Pos      (2UL)                     /*!< P0_17 (Bit 2)                                         */
#define PINCONNECT_PINSEL1_P0_17_Msk      (0xcUL)                   /*!< P0_17 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL1_P0_18_Pos      (4UL)                     /*!< P0_18 (Bit 4)                                         */
#define PINCONNECT_PINSEL1_P0_18_Msk      (0x30UL)                  /*!< P0_18 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL1_P0_19_Pos      (6UL)                     /*!< P0_19 (Bit 6)                                         */
#define PINCONNECT_PINSEL1_P0_19_Msk      (0xc0UL)                  /*!< P0_19 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL1_P0_20_Pos      (8UL)                     /*!< P0_20 (Bit 8)                                         */
#define PINCONNECT_PINSEL1_P0_20_Msk      (0x300UL)                 /*!< P0_20 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL1_P0_21_Pos      (10UL)                    /*!< P0_21 (Bit 10)                                        */
#define PINCONNECT_PINSEL1_P0_21_Msk      (0xc00UL)                 /*!< P0_21 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL1_P0_22_Pos      (12UL)                    /*!< P0_22 (Bit 12)                                        */
#define PINCONNECT_PINSEL1_P0_22_Msk      (0x3000UL)                /*!< P0_22 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL1_P0_23_Pos      (14UL)                    /*!< P0_23 (Bit 14)                                        */
#define PINCONNECT_PINSEL1_P0_23_Msk      (0xc000UL)                /*!< P0_23 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL1_P0_24_Pos      (16UL)                    /*!< P0_24 (Bit 16)                                        */
#define PINCONNECT_PINSEL1_P0_24_Msk      (0x30000UL)               /*!< P0_24 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL1_P0_25_Pos      (18UL)                    /*!< P0_25 (Bit 18)                                        */
#define PINCONNECT_PINSEL1_P0_25_Msk      (0xc0000UL)               /*!< P0_25 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL1_P0_26_Pos      (20UL)                    /*!< P0_26 (Bit 20)                                        */
#define PINCONNECT_PINSEL1_P0_26_Msk      (0x300000UL)              /*!< P0_26 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL1_P0_27_Pos      (22UL)                    /*!< P0_27 (Bit 22)                                        */
#define PINCONNECT_PINSEL1_P0_27_Msk      (0xc00000UL)              /*!< P0_27 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL1_P0_28_Pos      (24UL)                    /*!< P0_28 (Bit 24)                                        */
#define PINCONNECT_PINSEL1_P0_28_Msk      (0x3000000UL)             /*!< P0_28 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL1_P0_29_Pos      (26UL)                    /*!< P0_29 (Bit 26)                                        */
#define PINCONNECT_PINSEL1_P0_29_Msk      (0xc000000UL)             /*!< P0_29 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL1_P0_30_Pos      (28UL)                    /*!< P0_30 (Bit 28)                                        */
#define PINCONNECT_PINSEL1_P0_30_Msk      (0x30000000UL)            /*!< P0_30 (Bitfield-Mask: 0x03)                           */
/* ========================================================  PINSEL2  ======================================================== */
#define PINCONNECT_PINSEL2_P1_0_Pos       (0UL)                     /*!< P1_0 (Bit 0)                                          */
#define PINCONNECT_PINSEL2_P1_0_Msk       (0x3UL)                   /*!< P1_0 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL2_P1_1_Pos       (2UL)                     /*!< P1_1 (Bit 2)                                          */
#define PINCONNECT_PINSEL2_P1_1_Msk       (0xcUL)                   /*!< P1_1 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL2_P1_4_Pos       (8UL)                     /*!< P1_4 (Bit 8)                                          */
#define PINCONNECT_PINSEL2_P1_4_Msk       (0x300UL)                 /*!< P1_4 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL2_P1_8_Pos       (16UL)                    /*!< P1_8 (Bit 16)                                         */
#define PINCONNECT_PINSEL2_P1_8_Msk       (0x30000UL)               /*!< P1_8 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL2_P1_9_Pos       (18UL)                    /*!< P1_9 (Bit 18)                                         */
#define PINCONNECT_PINSEL2_P1_9_Msk       (0xc0000UL)               /*!< P1_9 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL2_P1_10_Pos      (20UL)                    /*!< P1_10 (Bit 20)                                        */
#define PINCONNECT_PINSEL2_P1_10_Msk      (0x300000UL)              /*!< P1_10 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL2_P1_14_Pos      (22UL)                    /*!< P1_14 (Bit 22)                                        */
#define PINCONNECT_PINSEL2_P1_14_Msk      (0xc00000UL)              /*!< P1_14 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL2_P1_15_Pos      (30UL)                    /*!< P1_15 (Bit 30)                                        */
#define PINCONNECT_PINSEL2_P1_15_Msk      (0xc0000000UL)            /*!< P1_15 (Bitfield-Mask: 0x03)                           */
/* ========================================================  PINSEL3  ======================================================== */
#define PINCONNECT_PINSEL3_P1_16_Pos      (0UL)                     /*!< P1_16 (Bit 0)                                         */
#define PINCONNECT_PINSEL3_P1_16_Msk      (0x3UL)                   /*!< P1_16 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL3_P1_17_Pos      (2UL)                     /*!< P1_17 (Bit 2)                                         */
#define PINCONNECT_PINSEL3_P1_17_Msk      (0xcUL)                   /*!< P1_17 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL3_P1_18_Pos      (4UL)                     /*!< P1_18 (Bit 4)                                         */
#define PINCONNECT_PINSEL3_P1_18_Msk      (0x30UL)                  /*!< P1_18 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL3_P1_19_Pos      (6UL)                     /*!< P1_19 (Bit 6)                                         */
#define PINCONNECT_PINSEL3_P1_19_Msk      (0xc0UL)                  /*!< P1_19 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL3_P1_20_Pos      (8UL)                     /*!< P1_20 (Bit 8)                                         */
#define PINCONNECT_PINSEL3_P1_20_Msk      (0x300UL)                 /*!< P1_20 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL3_P1_21_Pos      (10UL)                    /*!< P1_21 (Bit 10)                                        */
#define PINCONNECT_PINSEL3_P1_21_Msk      (0xc00UL)                 /*!< P1_21 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL3_P1_22_Pos      (12UL)                    /*!< P1_22 (Bit 12)                                        */
#define PINCONNECT_PINSEL3_P1_22_Msk      (0x3000UL)                /*!< P1_22 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL3_P1_23_Pos      (14UL)                    /*!< P1_23 (Bit 14)                                        */
#define PINCONNECT_PINSEL3_P1_23_Msk      (0xc000UL)                /*!< P1_23 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL3_P1_24_Pos      (16UL)                    /*!< P1_24 (Bit 16)                                        */
#define PINCONNECT_PINSEL3_P1_24_Msk      (0x30000UL)               /*!< P1_24 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL3_P1_25_Pos      (18UL)                    /*!< P1_25 (Bit 18)                                        */
#define PINCONNECT_PINSEL3_P1_25_Msk      (0xc0000UL)               /*!< P1_25 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL3_P1_26_Pos      (20UL)                    /*!< P1_26 (Bit 20)                                        */
#define PINCONNECT_PINSEL3_P1_26_Msk      (0x300000UL)              /*!< P1_26 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL3_P1_27_Pos      (22UL)                    /*!< P1_27 (Bit 22)                                        */
#define PINCONNECT_PINSEL3_P1_27_Msk      (0xc00000UL)              /*!< P1_27 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL3_P1_28_Pos      (24UL)                    /*!< P1_28 (Bit 24)                                        */
#define PINCONNECT_PINSEL3_P1_28_Msk      (0x3000000UL)             /*!< P1_28 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL3_P1_29_Pos      (26UL)                    /*!< P1_29 (Bit 26)                                        */
#define PINCONNECT_PINSEL3_P1_29_Msk      (0xc000000UL)             /*!< P1_29 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL3_P1_30_Pos      (28UL)                    /*!< P1_30 (Bit 28)                                        */
#define PINCONNECT_PINSEL3_P1_30_Msk      (0x30000000UL)            /*!< P1_30 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL3_P1_31_Pos      (30UL)                    /*!< P1_31 (Bit 30)                                        */
#define PINCONNECT_PINSEL3_P1_31_Msk      (0xc0000000UL)            /*!< P1_31 (Bitfield-Mask: 0x03)                           */
/* ========================================================  PINSEL4  ======================================================== */
#define PINCONNECT_PINSEL4_P2_0_Pos       (0UL)                     /*!< P2_0 (Bit 0)                                          */
#define PINCONNECT_PINSEL4_P2_0_Msk       (0x3UL)                   /*!< P2_0 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL4_P2_1_Pos       (2UL)                     /*!< P2_1 (Bit 2)                                          */
#define PINCONNECT_PINSEL4_P2_1_Msk       (0xcUL)                   /*!< P2_1 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL4_P2_2_Pos       (4UL)                     /*!< P2_2 (Bit 4)                                          */
#define PINCONNECT_PINSEL4_P2_2_Msk       (0x30UL)                  /*!< P2_2 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL4_P2_3_Pos       (6UL)                     /*!< P2_3 (Bit 6)                                          */
#define PINCONNECT_PINSEL4_P2_3_Msk       (0xc0UL)                  /*!< P2_3 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL4_P2_4_Pos       (8UL)                     /*!< P2_4 (Bit 8)                                          */
#define PINCONNECT_PINSEL4_P2_4_Msk       (0x300UL)                 /*!< P2_4 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL4_P2_5_Pos       (10UL)                    /*!< P2_5 (Bit 10)                                         */
#define PINCONNECT_PINSEL4_P2_5_Msk       (0xc00UL)                 /*!< P2_5 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL4_P2_6_Pos       (12UL)                    /*!< P2_6 (Bit 12)                                         */
#define PINCONNECT_PINSEL4_P2_6_Msk       (0x3000UL)                /*!< P2_6 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL4_P2_7_Pos       (14UL)                    /*!< P2_7 (Bit 14)                                         */
#define PINCONNECT_PINSEL4_P2_7_Msk       (0xc000UL)                /*!< P2_7 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL4_P2_8_Pos       (16UL)                    /*!< P2_8 (Bit 16)                                         */
#define PINCONNECT_PINSEL4_P2_8_Msk       (0x30000UL)               /*!< P2_8 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL4_P2_9_Pos       (18UL)                    /*!< P2_9 (Bit 18)                                         */
#define PINCONNECT_PINSEL4_P2_9_Msk       (0xc0000UL)               /*!< P2_9 (Bitfield-Mask: 0x03)                            */
#define PINCONNECT_PINSEL4_P2_10_Pos      (20UL)                    /*!< P2_10 (Bit 20)                                        */
#define PINCONNECT_PINSEL4_P2_10_Msk      (0x300000UL)              /*!< P2_10 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL4_P2_11_Pos      (22UL)                    /*!< P2_11 (Bit 22)                                        */
#define PINCONNECT_PINSEL4_P2_11_Msk      (0xc00000UL)              /*!< P2_11 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL4_P2_12_Pos      (24UL)                    /*!< P2_12 (Bit 24)                                        */
#define PINCONNECT_PINSEL4_P2_12_Msk      (0x3000000UL)             /*!< P2_12 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL4_P2_13_Pos      (26UL)                    /*!< P2_13 (Bit 26)                                        */
#define PINCONNECT_PINSEL4_P2_13_Msk      (0xc000000UL)             /*!< P2_13 (Bitfield-Mask: 0x03)                           */
/* ========================================================  PINSEL7  ======================================================== */
#define PINCONNECT_PINSEL7_P3_25_Pos      (18UL)                    /*!< P3_25 (Bit 18)                                        */
#define PINCONNECT_PINSEL7_P3_25_Msk      (0xc0000UL)               /*!< P3_25 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL7_P3_26_Pos      (20UL)                    /*!< P3_26 (Bit 20)                                        */
#define PINCONNECT_PINSEL7_P3_26_Msk      (0x300000UL)              /*!< P3_26 (Bitfield-Mask: 0x03)                           */
/* ========================================================  PINSEL9  ======================================================== */
#define PINCONNECT_PINSEL9_P4_28_Pos      (24UL)                    /*!< P4_28 (Bit 24)                                        */
#define PINCONNECT_PINSEL9_P4_28_Msk      (0x3000000UL)             /*!< P4_28 (Bitfield-Mask: 0x03)                           */
#define PINCONNECT_PINSEL9_P4_29_Pos      (26UL)                    /*!< P4_29 (Bit 26)                                        */
#define PINCONNECT_PINSEL9_P4_29_Msk      (0xc000000UL)             /*!< P4_29 (Bitfield-Mask: 0x03)                           */
/* =======================================================  PINSEL10  ======================================================== */
#define PINCONNECT_PINSEL10_TPIUCTRL_Pos  (3UL)                     /*!< TPIUCTRL (Bit 3)                                      */
#define PINCONNECT_PINSEL10_TPIUCTRL_Msk  (0x8UL)                   /*!< TPIUCTRL (Bitfield-Mask: 0x01)                        */
/* =======================================================  PINMODE0  ======================================================== */
#define PINCONNECT_PINMODE0_P0_00MODE_Pos (0UL)                     /*!< P0_00MODE (Bit 0)                                     */
#define PINCONNECT_PINMODE0_P0_00MODE_Msk (0x3UL)                   /*!< P0_00MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE0_P0_01MODE_Pos (2UL)                     /*!< P0_01MODE (Bit 2)                                     */
#define PINCONNECT_PINMODE0_P0_01MODE_Msk (0xcUL)                   /*!< P0_01MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE0_P0_02MODE_Pos (4UL)                     /*!< P0_02MODE (Bit 4)                                     */
#define PINCONNECT_PINMODE0_P0_02MODE_Msk (0x30UL)                  /*!< P0_02MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE0_P0_03MODE_Pos (6UL)                     /*!< P0_03MODE (Bit 6)                                     */
#define PINCONNECT_PINMODE0_P0_03MODE_Msk (0xc0UL)                  /*!< P0_03MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE0_P0_04MODE_Pos (8UL)                     /*!< P0_04MODE (Bit 8)                                     */
#define PINCONNECT_PINMODE0_P0_04MODE_Msk (0x300UL)                 /*!< P0_04MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE0_P0_05MODE_Pos (10UL)                    /*!< P0_05MODE (Bit 10)                                    */
#define PINCONNECT_PINMODE0_P0_05MODE_Msk (0xc00UL)                 /*!< P0_05MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE0_P0_06MODE_Pos (12UL)                    /*!< P0_06MODE (Bit 12)                                    */
#define PINCONNECT_PINMODE0_P0_06MODE_Msk (0x3000UL)                /*!< P0_06MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE0_P0_07MODE_Pos (14UL)                    /*!< P0_07MODE (Bit 14)                                    */
#define PINCONNECT_PINMODE0_P0_07MODE_Msk (0xc000UL)                /*!< P0_07MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE0_P0_08MODE_Pos (16UL)                    /*!< P0_08MODE (Bit 16)                                    */
#define PINCONNECT_PINMODE0_P0_08MODE_Msk (0x30000UL)               /*!< P0_08MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE0_P0_09MODE_Pos (18UL)                    /*!< P0_09MODE (Bit 18)                                    */
#define PINCONNECT_PINMODE0_P0_09MODE_Msk (0xc0000UL)               /*!< P0_09MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE0_P0_10MODE_Pos (20UL)                    /*!< P0_10MODE (Bit 20)                                    */
#define PINCONNECT_PINMODE0_P0_10MODE_Msk (0x300000UL)              /*!< P0_10MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE0_P0_11MODE_Pos (22UL)                    /*!< P0_11MODE (Bit 22)                                    */
#define PINCONNECT_PINMODE0_P0_11MODE_Msk (0xc00000UL)              /*!< P0_11MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE0_P0_15MODE_Pos (30UL)                    /*!< P0_15MODE (Bit 30)                                    */
#define PINCONNECT_PINMODE0_P0_15MODE_Msk (0xc0000000UL)            /*!< P0_15MODE (Bitfield-Mask: 0x03)                       */
/* =======================================================  PINMODE1  ======================================================== */
#define PINCONNECT_PINMODE1_P0_16MODE_Pos (0UL)                     /*!< P0_16MODE (Bit 0)                                     */
#define PINCONNECT_PINMODE1_P0_16MODE_Msk (0x3UL)                   /*!< P0_16MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE1_P0_17MODE_Pos (2UL)                     /*!< P0_17MODE (Bit 2)                                     */
#define PINCONNECT_PINMODE1_P0_17MODE_Msk (0xcUL)                   /*!< P0_17MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE1_P0_18MODE_Pos (4UL)                     /*!< P0_18MODE (Bit 4)                                     */
#define PINCONNECT_PINMODE1_P0_18MODE_Msk (0x30UL)                  /*!< P0_18MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE1_P0_19MODE_Pos (6UL)                     /*!< P0_19MODE (Bit 6)                                     */
#define PINCONNECT_PINMODE1_P0_19MODE_Msk (0xc0UL)                  /*!< P0_19MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE1_P0_20MODE_Pos (8UL)                     /*!< P0_20MODE (Bit 8)                                     */
#define PINCONNECT_PINMODE1_P0_20MODE_Msk (0x300UL)                 /*!< P0_20MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE1_P0_21MODE_Pos (10UL)                    /*!< P0_21MODE (Bit 10)                                    */
#define PINCONNECT_PINMODE1_P0_21MODE_Msk (0xc00UL)                 /*!< P0_21MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE1_P0_22MODE_Pos (12UL)                    /*!< P0_22MODE (Bit 12)                                    */
#define PINCONNECT_PINMODE1_P0_22MODE_Msk (0x3000UL)                /*!< P0_22MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE1_P0_23MODE_Pos (14UL)                    /*!< P0_23MODE (Bit 14)                                    */
#define PINCONNECT_PINMODE1_P0_23MODE_Msk (0xc000UL)                /*!< P0_23MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE1_P0_24MODE_Pos (16UL)                    /*!< P0_24MODE (Bit 16)                                    */
#define PINCONNECT_PINMODE1_P0_24MODE_Msk (0x30000UL)               /*!< P0_24MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE1_P0_25MODE_Pos (18UL)                    /*!< P0_25MODE (Bit 18)                                    */
#define PINCONNECT_PINMODE1_P0_25MODE_Msk (0xc0000UL)               /*!< P0_25MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE1_P0_26MODE_Pos (20UL)                    /*!< P0_26MODE (Bit 20)                                    */
#define PINCONNECT_PINMODE1_P0_26MODE_Msk (0x300000UL)              /*!< P0_26MODE (Bitfield-Mask: 0x03)                       */
/* =======================================================  PINMODE2  ======================================================== */
#define PINCONNECT_PINMODE2_P1_00MODE_Pos (0UL)                     /*!< P1_00MODE (Bit 0)                                     */
#define PINCONNECT_PINMODE2_P1_00MODE_Msk (0x3UL)                   /*!< P1_00MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE2_P1_01MODE_Pos (2UL)                     /*!< P1_01MODE (Bit 2)                                     */
#define PINCONNECT_PINMODE2_P1_01MODE_Msk (0xcUL)                   /*!< P1_01MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE2_P1_04MODE_Pos (8UL)                     /*!< P1_04MODE (Bit 8)                                     */
#define PINCONNECT_PINMODE2_P1_04MODE_Msk (0x300UL)                 /*!< P1_04MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE2_P1_08MODE_Pos (16UL)                    /*!< P1_08MODE (Bit 16)                                    */
#define PINCONNECT_PINMODE2_P1_08MODE_Msk (0x30000UL)               /*!< P1_08MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE2_P1_09MODE_Pos (18UL)                    /*!< P1_09MODE (Bit 18)                                    */
#define PINCONNECT_PINMODE2_P1_09MODE_Msk (0xc0000UL)               /*!< P1_09MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE2_P1_10MODE_Pos (20UL)                    /*!< P1_10MODE (Bit 20)                                    */
#define PINCONNECT_PINMODE2_P1_10MODE_Msk (0x300000UL)              /*!< P1_10MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE2_P1_14MODE_Pos (28UL)                    /*!< P1_14MODE (Bit 28)                                    */
#define PINCONNECT_PINMODE2_P1_14MODE_Msk (0x30000000UL)            /*!< P1_14MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE2_P1_15MODE_Pos (30UL)                    /*!< P1_15MODE (Bit 30)                                    */
#define PINCONNECT_PINMODE2_P1_15MODE_Msk (0xc0000000UL)            /*!< P1_15MODE (Bitfield-Mask: 0x03)                       */
/* =======================================================  PINMODE3  ======================================================== */
#define PINCONNECT_PINMODE3_P1_16MODE_Pos (0UL)                     /*!< P1_16MODE (Bit 0)                                     */
#define PINCONNECT_PINMODE3_P1_16MODE_Msk (0x3UL)                   /*!< P1_16MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE3_P1_17MODE_Pos (2UL)                     /*!< P1_17MODE (Bit 2)                                     */
#define PINCONNECT_PINMODE3_P1_17MODE_Msk (0xcUL)                   /*!< P1_17MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE3_P1_18MODE_Pos (4UL)                     /*!< P1_18MODE (Bit 4)                                     */
#define PINCONNECT_PINMODE3_P1_18MODE_Msk (0x30UL)                  /*!< P1_18MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE3_P1_19MODE_Pos (6UL)                     /*!< P1_19MODE (Bit 6)                                     */
#define PINCONNECT_PINMODE3_P1_19MODE_Msk (0xc0UL)                  /*!< P1_19MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE3_P1_20MODE_Pos (8UL)                     /*!< P1_20MODE (Bit 8)                                     */
#define PINCONNECT_PINMODE3_P1_20MODE_Msk (0x300UL)                 /*!< P1_20MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE3_P1_21MODE_Pos (10UL)                    /*!< P1_21MODE (Bit 10)                                    */
#define PINCONNECT_PINMODE3_P1_21MODE_Msk (0xc00UL)                 /*!< P1_21MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE3_P1_22MODE_Pos (12UL)                    /*!< P1_22MODE (Bit 12)                                    */
#define PINCONNECT_PINMODE3_P1_22MODE_Msk (0x3000UL)                /*!< P1_22MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE3_P1_23MODE_Pos (14UL)                    /*!< P1_23MODE (Bit 14)                                    */
#define PINCONNECT_PINMODE3_P1_23MODE_Msk (0xc000UL)                /*!< P1_23MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE3_P1_24MODE_Pos (16UL)                    /*!< P1_24MODE (Bit 16)                                    */
#define PINCONNECT_PINMODE3_P1_24MODE_Msk (0x30000UL)               /*!< P1_24MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE3_P1_25MODE_Pos (18UL)                    /*!< P1_25MODE (Bit 18)                                    */
#define PINCONNECT_PINMODE3_P1_25MODE_Msk (0xc0000UL)               /*!< P1_25MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE3_P1_26MODE_Pos (20UL)                    /*!< P1_26MODE (Bit 20)                                    */
#define PINCONNECT_PINMODE3_P1_26MODE_Msk (0x300000UL)              /*!< P1_26MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE3_P1_27MODE_Pos (22UL)                    /*!< P1_27MODE (Bit 22)                                    */
#define PINCONNECT_PINMODE3_P1_27MODE_Msk (0xc00000UL)              /*!< P1_27MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE3_P1_28MODE_Pos (24UL)                    /*!< P1_28MODE (Bit 24)                                    */
#define PINCONNECT_PINMODE3_P1_28MODE_Msk (0x3000000UL)             /*!< P1_28MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE3_P1_29MODE_Pos (26UL)                    /*!< P1_29MODE (Bit 26)                                    */
#define PINCONNECT_PINMODE3_P1_29MODE_Msk (0xc000000UL)             /*!< P1_29MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE3_P1_30MODE_Pos (28UL)                    /*!< P1_30MODE (Bit 28)                                    */
#define PINCONNECT_PINMODE3_P1_30MODE_Msk (0x30000000UL)            /*!< P1_30MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE3_P1_31MODE_Pos (30UL)                    /*!< P1_31MODE (Bit 30)                                    */
#define PINCONNECT_PINMODE3_P1_31MODE_Msk (0xc0000000UL)            /*!< P1_31MODE (Bitfield-Mask: 0x03)                       */
/* =======================================================  PINMODE4  ======================================================== */
#define PINCONNECT_PINMODE4_P2_00MODE_Pos (0UL)                     /*!< P2_00MODE (Bit 0)                                     */
#define PINCONNECT_PINMODE4_P2_00MODE_Msk (0x3UL)                   /*!< P2_00MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE4_P2_01MODE_Pos (2UL)                     /*!< P2_01MODE (Bit 2)                                     */
#define PINCONNECT_PINMODE4_P2_01MODE_Msk (0xcUL)                   /*!< P2_01MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE4_P2_02MODE_Pos (4UL)                     /*!< P2_02MODE (Bit 4)                                     */
#define PINCONNECT_PINMODE4_P2_02MODE_Msk (0x30UL)                  /*!< P2_02MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE4_P2_03MODE_Pos (6UL)                     /*!< P2_03MODE (Bit 6)                                     */
#define PINCONNECT_PINMODE4_P2_03MODE_Msk (0xc0UL)                  /*!< P2_03MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE4_P2_04MODE_Pos (8UL)                     /*!< P2_04MODE (Bit 8)                                     */
#define PINCONNECT_PINMODE4_P2_04MODE_Msk (0x300UL)                 /*!< P2_04MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE4_P2_05MODE_Pos (10UL)                    /*!< P2_05MODE (Bit 10)                                    */
#define PINCONNECT_PINMODE4_P2_05MODE_Msk (0xc00UL)                 /*!< P2_05MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE4_P2_06MODE_Pos (12UL)                    /*!< P2_06MODE (Bit 12)                                    */
#define PINCONNECT_PINMODE4_P2_06MODE_Msk (0x3000UL)                /*!< P2_06MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE4_P2_07MODE_Pos (14UL)                    /*!< P2_07MODE (Bit 14)                                    */
#define PINCONNECT_PINMODE4_P2_07MODE_Msk (0xc000UL)                /*!< P2_07MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE4_P2_08MODE_Pos (16UL)                    /*!< P2_08MODE (Bit 16)                                    */
#define PINCONNECT_PINMODE4_P2_08MODE_Msk (0x30000UL)               /*!< P2_08MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE4_P2_09MODE_Pos (18UL)                    /*!< P2_09MODE (Bit 18)                                    */
#define PINCONNECT_PINMODE4_P2_09MODE_Msk (0xc0000UL)               /*!< P2_09MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE4_P2_10MODE_Pos (20UL)                    /*!< P2_10MODE (Bit 20)                                    */
#define PINCONNECT_PINMODE4_P2_10MODE_Msk (0x300000UL)              /*!< P2_10MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE4_P2_11MODE_Pos (22UL)                    /*!< P2_11MODE (Bit 22)                                    */
#define PINCONNECT_PINMODE4_P2_11MODE_Msk (0xc00000UL)              /*!< P2_11MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE4_P2_12MODE_Pos (24UL)                    /*!< P2_12MODE (Bit 24)                                    */
#define PINCONNECT_PINMODE4_P2_12MODE_Msk (0x3000000UL)             /*!< P2_12MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE4_P2_13MODE_Pos (26UL)                    /*!< P2_13MODE (Bit 26)                                    */
#define PINCONNECT_PINMODE4_P2_13MODE_Msk (0xc000000UL)             /*!< P2_13MODE (Bitfield-Mask: 0x03)                       */
/* =======================================================  PINMODE7  ======================================================== */
#define PINCONNECT_PINMODE7_P3_25MODE_Pos (18UL)                    /*!< P3_25MODE (Bit 18)                                    */
#define PINCONNECT_PINMODE7_P3_25MODE_Msk (0xc0000UL)               /*!< P3_25MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE7_P3_26MODE_Pos (20UL)                    /*!< P3_26MODE (Bit 20)                                    */
#define PINCONNECT_PINMODE7_P3_26MODE_Msk (0x300000UL)              /*!< P3_26MODE (Bitfield-Mask: 0x03)                       */
/* =======================================================  PINMODE9  ======================================================== */
#define PINCONNECT_PINMODE9_P4_28MODE_Pos (24UL)                    /*!< P4_28MODE (Bit 24)                                    */
#define PINCONNECT_PINMODE9_P4_28MODE_Msk (0x3000000UL)             /*!< P4_28MODE (Bitfield-Mask: 0x03)                       */
#define PINCONNECT_PINMODE9_P4_29MODE_Pos (26UL)                    /*!< P4_29MODE (Bit 26)                                    */
#define PINCONNECT_PINMODE9_P4_29MODE_Msk (0xc000000UL)             /*!< P4_29MODE (Bitfield-Mask: 0x03)                       */
/* ======================================================  PINMODE_OD0  ====================================================== */
#define PINCONNECT_PINMODE_OD0_P0_00OD_Pos (0UL)                    /*!< P0_00OD (Bit 0)                                       */
#define PINCONNECT_PINMODE_OD0_P0_00OD_Msk (0x1UL)                  /*!< P0_00OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_01OD_Pos (1UL)                    /*!< P0_01OD (Bit 1)                                       */
#define PINCONNECT_PINMODE_OD0_P0_01OD_Msk (0x2UL)                  /*!< P0_01OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_02OD_Pos (2UL)                    /*!< P0_02OD (Bit 2)                                       */
#define PINCONNECT_PINMODE_OD0_P0_02OD_Msk (0x4UL)                  /*!< P0_02OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_03OD_Pos (3UL)                    /*!< P0_03OD (Bit 3)                                       */
#define PINCONNECT_PINMODE_OD0_P0_03OD_Msk (0x8UL)                  /*!< P0_03OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_04OD_Pos (4UL)                    /*!< P0_04OD (Bit 4)                                       */
#define PINCONNECT_PINMODE_OD0_P0_04OD_Msk (0x10UL)                 /*!< P0_04OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_05OD_Pos (5UL)                    /*!< P0_05OD (Bit 5)                                       */
#define PINCONNECT_PINMODE_OD0_P0_05OD_Msk (0x20UL)                 /*!< P0_05OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_06OD_Pos (6UL)                    /*!< P0_06OD (Bit 6)                                       */
#define PINCONNECT_PINMODE_OD0_P0_06OD_Msk (0x40UL)                 /*!< P0_06OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_07OD_Pos (7UL)                    /*!< P0_07OD (Bit 7)                                       */
#define PINCONNECT_PINMODE_OD0_P0_07OD_Msk (0x80UL)                 /*!< P0_07OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_08OD_Pos (8UL)                    /*!< P0_08OD (Bit 8)                                       */
#define PINCONNECT_PINMODE_OD0_P0_08OD_Msk (0x100UL)                /*!< P0_08OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_09OD_Pos (9UL)                    /*!< P0_09OD (Bit 9)                                       */
#define PINCONNECT_PINMODE_OD0_P0_09OD_Msk (0x200UL)                /*!< P0_09OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_10OD_Pos (10UL)                   /*!< P0_10OD (Bit 10)                                      */
#define PINCONNECT_PINMODE_OD0_P0_10OD_Msk (0x400UL)                /*!< P0_10OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_11OD_Pos (11UL)                   /*!< P0_11OD (Bit 11)                                      */
#define PINCONNECT_PINMODE_OD0_P0_11OD_Msk (0x800UL)                /*!< P0_11OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_15OD_Pos (15UL)                   /*!< P0_15OD (Bit 15)                                      */
#define PINCONNECT_PINMODE_OD0_P0_15OD_Msk (0x8000UL)               /*!< P0_15OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_16OD_Pos (16UL)                   /*!< P0_16OD (Bit 16)                                      */
#define PINCONNECT_PINMODE_OD0_P0_16OD_Msk (0x10000UL)              /*!< P0_16OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_17OD_Pos (17UL)                   /*!< P0_17OD (Bit 17)                                      */
#define PINCONNECT_PINMODE_OD0_P0_17OD_Msk (0x20000UL)              /*!< P0_17OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_18OD_Pos (18UL)                   /*!< P0_18OD (Bit 18)                                      */
#define PINCONNECT_PINMODE_OD0_P0_18OD_Msk (0x40000UL)              /*!< P0_18OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_19OD_Pos (19UL)                   /*!< P0_19OD (Bit 19)                                      */
#define PINCONNECT_PINMODE_OD0_P0_19OD_Msk (0x80000UL)              /*!< P0_19OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_20OD_Pos (20UL)                   /*!< P0_20OD (Bit 20)                                      */
#define PINCONNECT_PINMODE_OD0_P0_20OD_Msk (0x100000UL)             /*!< P0_20OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_21OD_Pos (21UL)                   /*!< P0_21OD (Bit 21)                                      */
#define PINCONNECT_PINMODE_OD0_P0_21OD_Msk (0x200000UL)             /*!< P0_21OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_22OD_Pos (22UL)                   /*!< P0_22OD (Bit 22)                                      */
#define PINCONNECT_PINMODE_OD0_P0_22OD_Msk (0x400000UL)             /*!< P0_22OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_23OD_Pos (23UL)                   /*!< P0_23OD (Bit 23)                                      */
#define PINCONNECT_PINMODE_OD0_P0_23OD_Msk (0x800000UL)             /*!< P0_23OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_24OD_Pos (24UL)                   /*!< P0_24OD (Bit 24)                                      */
#define PINCONNECT_PINMODE_OD0_P0_24OD_Msk (0x1000000UL)            /*!< P0_24OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_25OD_Pos (25UL)                   /*!< P0_25OD (Bit 25)                                      */
#define PINCONNECT_PINMODE_OD0_P0_25OD_Msk (0x2000000UL)            /*!< P0_25OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_26OD_Pos (26UL)                   /*!< P0_26OD (Bit 26)                                      */
#define PINCONNECT_PINMODE_OD0_P0_26OD_Msk (0x4000000UL)            /*!< P0_26OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_29OD_Pos (29UL)                   /*!< P0_29OD (Bit 29)                                      */
#define PINCONNECT_PINMODE_OD0_P0_29OD_Msk (0x20000000UL)           /*!< P0_29OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD0_P0_30OD_Pos (30UL)                   /*!< P0_30OD (Bit 30)                                      */
#define PINCONNECT_PINMODE_OD0_P0_30OD_Msk (0x40000000UL)           /*!< P0_30OD (Bitfield-Mask: 0x01)                         */
/* ======================================================  PINMODE_OD1  ====================================================== */
#define PINCONNECT_PINMODE_OD1_P1_00OD_Pos (0UL)                    /*!< P1_00OD (Bit 0)                                       */
#define PINCONNECT_PINMODE_OD1_P1_00OD_Msk (0x1UL)                  /*!< P1_00OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_01OD_Pos (1UL)                    /*!< P1_01OD (Bit 1)                                       */
#define PINCONNECT_PINMODE_OD1_P1_01OD_Msk (0x2UL)                  /*!< P1_01OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_04OD_Pos (4UL)                    /*!< P1_04OD (Bit 4)                                       */
#define PINCONNECT_PINMODE_OD1_P1_04OD_Msk (0x10UL)                 /*!< P1_04OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_08OD_Pos (8UL)                    /*!< P1_08OD (Bit 8)                                       */
#define PINCONNECT_PINMODE_OD1_P1_08OD_Msk (0x100UL)                /*!< P1_08OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_09OD_Pos (9UL)                    /*!< P1_09OD (Bit 9)                                       */
#define PINCONNECT_PINMODE_OD1_P1_09OD_Msk (0x200UL)                /*!< P1_09OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_10OD_Pos (10UL)                   /*!< P1_10OD (Bit 10)                                      */
#define PINCONNECT_PINMODE_OD1_P1_10OD_Msk (0x400UL)                /*!< P1_10OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_14OD_Pos (14UL)                   /*!< P1_14OD (Bit 14)                                      */
#define PINCONNECT_PINMODE_OD1_P1_14OD_Msk (0x4000UL)               /*!< P1_14OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_15OD_Pos (15UL)                   /*!< P1_15OD (Bit 15)                                      */
#define PINCONNECT_PINMODE_OD1_P1_15OD_Msk (0x8000UL)               /*!< P1_15OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_16OD_Pos (16UL)                   /*!< P1_16OD (Bit 16)                                      */
#define PINCONNECT_PINMODE_OD1_P1_16OD_Msk (0x10000UL)              /*!< P1_16OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_17OD_Pos (17UL)                   /*!< P1_17OD (Bit 17)                                      */
#define PINCONNECT_PINMODE_OD1_P1_17OD_Msk (0x20000UL)              /*!< P1_17OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_18OD_Pos (18UL)                   /*!< P1_18OD (Bit 18)                                      */
#define PINCONNECT_PINMODE_OD1_P1_18OD_Msk (0x40000UL)              /*!< P1_18OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_19OD_Pos (19UL)                   /*!< P1_19OD (Bit 19)                                      */
#define PINCONNECT_PINMODE_OD1_P1_19OD_Msk (0x80000UL)              /*!< P1_19OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_20OD_Pos (20UL)                   /*!< P1_20OD (Bit 20)                                      */
#define PINCONNECT_PINMODE_OD1_P1_20OD_Msk (0x100000UL)             /*!< P1_20OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_21OD_Pos (21UL)                   /*!< P1_21OD (Bit 21)                                      */
#define PINCONNECT_PINMODE_OD1_P1_21OD_Msk (0x200000UL)             /*!< P1_21OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_22OD_Pos (22UL)                   /*!< P1_22OD (Bit 22)                                      */
#define PINCONNECT_PINMODE_OD1_P1_22OD_Msk (0x400000UL)             /*!< P1_22OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_23OD_Pos (23UL)                   /*!< P1_23OD (Bit 23)                                      */
#define PINCONNECT_PINMODE_OD1_P1_23OD_Msk (0x800000UL)             /*!< P1_23OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_24OD_Pos (24UL)                   /*!< P1_24OD (Bit 24)                                      */
#define PINCONNECT_PINMODE_OD1_P1_24OD_Msk (0x1000000UL)            /*!< P1_24OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_25OD_Pos (25UL)                   /*!< P1_25OD (Bit 25)                                      */
#define PINCONNECT_PINMODE_OD1_P1_25OD_Msk (0x2000000UL)            /*!< P1_25OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_26OD_Pos (26UL)                   /*!< P1_26OD (Bit 26)                                      */
#define PINCONNECT_PINMODE_OD1_P1_26OD_Msk (0x4000000UL)            /*!< P1_26OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_27OD_Pos (27UL)                   /*!< P1_27OD (Bit 27)                                      */
#define PINCONNECT_PINMODE_OD1_P1_27OD_Msk (0x8000000UL)            /*!< P1_27OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_28OD_Pos (28UL)                   /*!< P1_28OD (Bit 28)                                      */
#define PINCONNECT_PINMODE_OD1_P1_28OD_Msk (0x10000000UL)           /*!< P1_28OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_29OD_Pos (29UL)                   /*!< P1_29OD (Bit 29)                                      */
#define PINCONNECT_PINMODE_OD1_P1_29OD_Msk (0x20000000UL)           /*!< P1_29OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_30OD_Pos (30UL)                   /*!< P1_30OD (Bit 30)                                      */
#define PINCONNECT_PINMODE_OD1_P1_30OD_Msk (0x40000000UL)           /*!< P1_30OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD1_P1_31OD_Pos (31UL)                   /*!< P1_31OD (Bit 31)                                      */
#define PINCONNECT_PINMODE_OD1_P1_31OD_Msk (0x80000000UL)           /*!< P1_31OD (Bitfield-Mask: 0x01)                         */
/* ======================================================  PINMODE_OD2  ====================================================== */
#define PINCONNECT_PINMODE_OD2_P2_00OD_Pos (0UL)                    /*!< P2_00OD (Bit 0)                                       */
#define PINCONNECT_PINMODE_OD2_P2_00OD_Msk (0x1UL)                  /*!< P2_00OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD2_P2_01OD_Pos (1UL)                    /*!< P2_01OD (Bit 1)                                       */
#define PINCONNECT_PINMODE_OD2_P2_01OD_Msk (0x2UL)                  /*!< P2_01OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD2_P2_02OD_Pos (2UL)                    /*!< P2_02OD (Bit 2)                                       */
#define PINCONNECT_PINMODE_OD2_P2_02OD_Msk (0x4UL)                  /*!< P2_02OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD2_P2_03OD_Pos (3UL)                    /*!< P2_03OD (Bit 3)                                       */
#define PINCONNECT_PINMODE_OD2_P2_03OD_Msk (0x8UL)                  /*!< P2_03OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD2_P2_04OD_Pos (4UL)                    /*!< P2_04OD (Bit 4)                                       */
#define PINCONNECT_PINMODE_OD2_P2_04OD_Msk (0x10UL)                 /*!< P2_04OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD2_P2_05OD_Pos (5UL)                    /*!< P2_05OD (Bit 5)                                       */
#define PINCONNECT_PINMODE_OD2_P2_05OD_Msk (0x20UL)                 /*!< P2_05OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD2_P2_06OD_Pos (6UL)                    /*!< P2_06OD (Bit 6)                                       */
#define PINCONNECT_PINMODE_OD2_P2_06OD_Msk (0x40UL)                 /*!< P2_06OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD2_P2_07OD_Pos (7UL)                    /*!< P2_07OD (Bit 7)                                       */
#define PINCONNECT_PINMODE_OD2_P2_07OD_Msk (0x80UL)                 /*!< P2_07OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD2_P2_08OD_Pos (8UL)                    /*!< P2_08OD (Bit 8)                                       */
#define PINCONNECT_PINMODE_OD2_P2_08OD_Msk (0x100UL)                /*!< P2_08OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD2_P2_09OD_Pos (9UL)                    /*!< P2_09OD (Bit 9)                                       */
#define PINCONNECT_PINMODE_OD2_P2_09OD_Msk (0x200UL)                /*!< P2_09OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD2_P2_10OD_Pos (10UL)                   /*!< P2_10OD (Bit 10)                                      */
#define PINCONNECT_PINMODE_OD2_P2_10OD_Msk (0x400UL)                /*!< P2_10OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD2_P2_11OD_Pos (11UL)                   /*!< P2_11OD (Bit 11)                                      */
#define PINCONNECT_PINMODE_OD2_P2_11OD_Msk (0x800UL)                /*!< P2_11OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD2_P2_12OD_Pos (12UL)                   /*!< P2_12OD (Bit 12)                                      */
#define PINCONNECT_PINMODE_OD2_P2_12OD_Msk (0x1000UL)               /*!< P2_12OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD2_P2_13OD_Pos (13UL)                   /*!< P2_13OD (Bit 13)                                      */
#define PINCONNECT_PINMODE_OD2_P2_13OD_Msk (0x2000UL)               /*!< P2_13OD (Bitfield-Mask: 0x01)                         */
/* ======================================================  PINMODE_OD3  ====================================================== */
#define PINCONNECT_PINMODE_OD3_P3_25OD_Pos (25UL)                   /*!< P3_25OD (Bit 25)                                      */
#define PINCONNECT_PINMODE_OD3_P3_25OD_Msk (0x2000000UL)            /*!< P3_25OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD3_P3_26OD_Pos (26UL)                   /*!< P3_26OD (Bit 26)                                      */
#define PINCONNECT_PINMODE_OD3_P3_26OD_Msk (0x4000000UL)            /*!< P3_26OD (Bitfield-Mask: 0x01)                         */
/* ======================================================  PINMODE_OD4  ====================================================== */
#define PINCONNECT_PINMODE_OD4_P4_28OD_Pos (28UL)                   /*!< P4_28OD (Bit 28)                                      */
#define PINCONNECT_PINMODE_OD4_P4_28OD_Msk (0x10000000UL)           /*!< P4_28OD (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_PINMODE_OD4_P4_29OD_Pos (29UL)                   /*!< P4_29OD (Bit 29)                                      */
#define PINCONNECT_PINMODE_OD4_P4_29OD_Msk (0x20000000UL)           /*!< P4_29OD (Bitfield-Mask: 0x01)                         */
/* =======================================================  I2CPADCFG  ======================================================= */
#define PINCONNECT_I2CPADCFG_SDADRV0_Pos  (0UL)                     /*!< SDADRV0 (Bit 0)                                       */
#define PINCONNECT_I2CPADCFG_SDADRV0_Msk  (0x1UL)                   /*!< SDADRV0 (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_I2CPADCFG_SDAI2C0_Pos  (1UL)                     /*!< SDAI2C0 (Bit 1)                                       */
#define PINCONNECT_I2CPADCFG_SDAI2C0_Msk  (0x2UL)                   /*!< SDAI2C0 (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_I2CPADCFG_SCLDRV0_Pos  (2UL)                     /*!< SCLDRV0 (Bit 2)                                       */
#define PINCONNECT_I2CPADCFG_SCLDRV0_Msk  (0x4UL)                   /*!< SCLDRV0 (Bitfield-Mask: 0x01)                         */
#define PINCONNECT_I2CPADCFG_SCLI2C0_Pos  (3UL)                     /*!< SCLI2C0 (Bit 3)                                       */
#define PINCONNECT_I2CPADCFG_SCLI2C0_Msk  (0x8UL)                   /*!< SCLI2C0 (Bitfield-Mask: 0x01)                         */


/* =========================================================================================================================== */
/* ================                                         LPC_SSP1                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define SSP1_CR0_DSS_Pos                  (0UL)                     /*!< DSS (Bit 0)                                           */
#define SSP1_CR0_DSS_Msk                  (0xfUL)                   /*!< DSS (Bitfield-Mask: 0x0f)                             */
#define SSP1_CR0_FRF_Pos                  (4UL)                     /*!< FRF (Bit 4)                                           */
#define SSP1_CR0_FRF_Msk                  (0x30UL)                  /*!< FRF (Bitfield-Mask: 0x03)                             */
#define SSP1_CR0_CPOL_Pos                 (6UL)                     /*!< CPOL (Bit 6)                                          */
#define SSP1_CR0_CPOL_Msk                 (0x40UL)                  /*!< CPOL (Bitfield-Mask: 0x01)                            */
#define SSP1_CR0_CPHA_Pos                 (7UL)                     /*!< CPHA (Bit 7)                                          */
#define SSP1_CR0_CPHA_Msk                 (0x80UL)                  /*!< CPHA (Bitfield-Mask: 0x01)                            */
#define SSP1_CR0_SCR_Pos                  (8UL)                     /*!< SCR (Bit 8)                                           */
#define SSP1_CR0_SCR_Msk                  (0xff00UL)                /*!< SCR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  CR1  ========================================================== */
#define SSP1_CR1_LBM_Pos                  (0UL)                     /*!< LBM (Bit 0)                                           */
#define SSP1_CR1_LBM_Msk                  (0x1UL)                   /*!< LBM (Bitfield-Mask: 0x01)                             */
#define SSP1_CR1_SSE_Pos                  (1UL)                     /*!< SSE (Bit 1)                                           */
#define SSP1_CR1_SSE_Msk                  (0x2UL)                   /*!< SSE (Bitfield-Mask: 0x01)                             */
#define SSP1_CR1_MS_Pos                   (2UL)                     /*!< MS (Bit 2)                                            */
#define SSP1_CR1_MS_Msk                   (0x4UL)                   /*!< MS (Bitfield-Mask: 0x01)                              */
#define SSP1_CR1_SOD_Pos                  (3UL)                     /*!< SOD (Bit 3)                                           */
#define SSP1_CR1_SOD_Msk                  (0x8UL)                   /*!< SOD (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DR  =========================================================== */
#define SSP1_DR_DATA_Pos                  (0UL)                     /*!< DATA (Bit 0)                                          */
#define SSP1_DR_DATA_Msk                  (0xffffUL)                /*!< DATA (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  SR  =========================================================== */
#define SSP1_SR_TFE_Pos                   (0UL)                     /*!< TFE (Bit 0)                                           */
#define SSP1_SR_TFE_Msk                   (0x1UL)                   /*!< TFE (Bitfield-Mask: 0x01)                             */
#define SSP1_SR_TNF_Pos                   (1UL)                     /*!< TNF (Bit 1)                                           */
#define SSP1_SR_TNF_Msk                   (0x2UL)                   /*!< TNF (Bitfield-Mask: 0x01)                             */
#define SSP1_SR_RNE_Pos                   (2UL)                     /*!< RNE (Bit 2)                                           */
#define SSP1_SR_RNE_Msk                   (0x4UL)                   /*!< RNE (Bitfield-Mask: 0x01)                             */
#define SSP1_SR_RFF_Pos                   (3UL)                     /*!< RFF (Bit 3)                                           */
#define SSP1_SR_RFF_Msk                   (0x8UL)                   /*!< RFF (Bitfield-Mask: 0x01)                             */
#define SSP1_SR_BSY_Pos                   (4UL)                     /*!< BSY (Bit 4)                                           */
#define SSP1_SR_BSY_Msk                   (0x10UL)                  /*!< BSY (Bitfield-Mask: 0x01)                             */
/* =========================================================  CPSR  ========================================================== */
#define SSP1_CPSR_CPSDVSR_Pos             (0UL)                     /*!< CPSDVSR (Bit 0)                                       */
#define SSP1_CPSR_CPSDVSR_Msk             (0xffUL)                  /*!< CPSDVSR (Bitfield-Mask: 0xff)                         */
/* =========================================================  IMSC  ========================================================== */
#define SSP1_IMSC_RORIM_Pos               (0UL)                     /*!< RORIM (Bit 0)                                         */
#define SSP1_IMSC_RORIM_Msk               (0x1UL)                   /*!< RORIM (Bitfield-Mask: 0x01)                           */
#define SSP1_IMSC_RTIM_Pos                (1UL)                     /*!< RTIM (Bit 1)                                          */
#define SSP1_IMSC_RTIM_Msk                (0x2UL)                   /*!< RTIM (Bitfield-Mask: 0x01)                            */
#define SSP1_IMSC_RXIM_Pos                (2UL)                     /*!< RXIM (Bit 2)                                          */
#define SSP1_IMSC_RXIM_Msk                (0x4UL)                   /*!< RXIM (Bitfield-Mask: 0x01)                            */
#define SSP1_IMSC_TXIM_Pos                (3UL)                     /*!< TXIM (Bit 3)                                          */
#define SSP1_IMSC_TXIM_Msk                (0x8UL)                   /*!< TXIM (Bitfield-Mask: 0x01)                            */
/* ==========================================================  RIS  ========================================================== */
#define SSP1_RIS_RORRIS_Pos               (0UL)                     /*!< RORRIS (Bit 0)                                        */
#define SSP1_RIS_RORRIS_Msk               (0x1UL)                   /*!< RORRIS (Bitfield-Mask: 0x01)                          */
#define SSP1_RIS_RTRIS_Pos                (1UL)                     /*!< RTRIS (Bit 1)                                         */
#define SSP1_RIS_RTRIS_Msk                (0x2UL)                   /*!< RTRIS (Bitfield-Mask: 0x01)                           */
#define SSP1_RIS_RXRIS_Pos                (2UL)                     /*!< RXRIS (Bit 2)                                         */
#define SSP1_RIS_RXRIS_Msk                (0x4UL)                   /*!< RXRIS (Bitfield-Mask: 0x01)                           */
#define SSP1_RIS_TXRIS_Pos                (3UL)                     /*!< TXRIS (Bit 3)                                         */
#define SSP1_RIS_TXRIS_Msk                (0x8UL)                   /*!< TXRIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  MIS  ========================================================== */
#define SSP1_MIS_RORMIS_Pos               (0UL)                     /*!< RORMIS (Bit 0)                                        */
#define SSP1_MIS_RORMIS_Msk               (0x1UL)                   /*!< RORMIS (Bitfield-Mask: 0x01)                          */
#define SSP1_MIS_RTMIS_Pos                (1UL)                     /*!< RTMIS (Bit 1)                                         */
#define SSP1_MIS_RTMIS_Msk                (0x2UL)                   /*!< RTMIS (Bitfield-Mask: 0x01)                           */
#define SSP1_MIS_RXMIS_Pos                (2UL)                     /*!< RXMIS (Bit 2)                                         */
#define SSP1_MIS_RXMIS_Msk                (0x4UL)                   /*!< RXMIS (Bitfield-Mask: 0x01)                           */
#define SSP1_MIS_TXMIS_Pos                (3UL)                     /*!< TXMIS (Bit 3)                                         */
#define SSP1_MIS_TXMIS_Msk                (0x8UL)                   /*!< TXMIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  ICR  ========================================================== */
#define SSP1_ICR_RORIC_Pos                (0UL)                     /*!< RORIC (Bit 0)                                         */
#define SSP1_ICR_RORIC_Msk                (0x1UL)                   /*!< RORIC (Bitfield-Mask: 0x01)                           */
#define SSP1_ICR_RTIC_Pos                 (1UL)                     /*!< RTIC (Bit 1)                                          */
#define SSP1_ICR_RTIC_Msk                 (0x2UL)                   /*!< RTIC (Bitfield-Mask: 0x01)                            */
/* =========================================================  DMACR  ========================================================= */
#define SSP1_DMACR_RXDMAE_Pos             (0UL)                     /*!< RXDMAE (Bit 0)                                        */
#define SSP1_DMACR_RXDMAE_Msk             (0x1UL)                   /*!< RXDMAE (Bitfield-Mask: 0x01)                          */
#define SSP1_DMACR_TXDMAE_Pos             (1UL)                     /*!< TXDMAE (Bit 1)                                        */
#define SSP1_DMACR_TXDMAE_Msk             (0x2UL)                   /*!< TXDMAE (Bitfield-Mask: 0x01)                          */


/* =========================================================================================================================== */
/* ================                                          LPC_ADC                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define ADC_CR_SEL_Pos                    (0UL)                     /*!< SEL (Bit 0)                                           */
#define ADC_CR_SEL_Msk                    (0xffUL)                  /*!< SEL (Bitfield-Mask: 0xff)                             */
#define ADC_CR_CLKDIV_Pos                 (8UL)                     /*!< CLKDIV (Bit 8)                                        */
#define ADC_CR_CLKDIV_Msk                 (0xff00UL)                /*!< CLKDIV (Bitfield-Mask: 0xff)                          */
#define ADC_CR_BURST_Pos                  (16UL)                    /*!< BURST (Bit 16)                                        */
#define ADC_CR_BURST_Msk                  (0x10000UL)               /*!< BURST (Bitfield-Mask: 0x01)                           */
#define ADC_CR_PDN_Pos                    (21UL)                    /*!< PDN (Bit 21)                                          */
#define ADC_CR_PDN_Msk                    (0x200000UL)              /*!< PDN (Bitfield-Mask: 0x01)                             */
#define ADC_CR_START_Pos                  (24UL)                    /*!< START (Bit 24)                                        */
#define ADC_CR_START_Msk                  (0x7000000UL)             /*!< START (Bitfield-Mask: 0x07)                           */
#define ADC_CR_EDGE_Pos                   (27UL)                    /*!< EDGE (Bit 27)                                         */
#define ADC_CR_EDGE_Msk                   (0x8000000UL)             /*!< EDGE (Bitfield-Mask: 0x01)                            */
/* ==========================================================  GDR  ========================================================== */
#define ADC_GDR_RESULT_Pos                (4UL)                     /*!< RESULT (Bit 4)                                        */
#define ADC_GDR_RESULT_Msk                (0xfff0UL)                /*!< RESULT (Bitfield-Mask: 0xfff)                         */
#define ADC_GDR_CHN_Pos                   (24UL)                    /*!< CHN (Bit 24)                                          */
#define ADC_GDR_CHN_Msk                   (0x7000000UL)             /*!< CHN (Bitfield-Mask: 0x07)                             */
#define ADC_GDR_OVERRUN_Pos               (30UL)                    /*!< OVERRUN (Bit 30)                                      */
#define ADC_GDR_OVERRUN_Msk               (0x40000000UL)            /*!< OVERRUN (Bitfield-Mask: 0x01)                         */
#define ADC_GDR_DONE_Pos                  (31UL)                    /*!< DONE (Bit 31)                                         */
#define ADC_GDR_DONE_Msk                  (0x80000000UL)            /*!< DONE (Bitfield-Mask: 0x01)                            */
/* =========================================================  INTEN  ========================================================= */
#define ADC_INTEN_ADINTEN0_Pos            (0UL)                     /*!< ADINTEN0 (Bit 0)                                      */
#define ADC_INTEN_ADINTEN0_Msk            (0x1UL)                   /*!< ADINTEN0 (Bitfield-Mask: 0x01)                        */
#define ADC_INTEN_ADINTEN1_Pos            (1UL)                     /*!< ADINTEN1 (Bit 1)                                      */
#define ADC_INTEN_ADINTEN1_Msk            (0x2UL)                   /*!< ADINTEN1 (Bitfield-Mask: 0x01)                        */
#define ADC_INTEN_ADINTEN2_Pos            (2UL)                     /*!< ADINTEN2 (Bit 2)                                      */
#define ADC_INTEN_ADINTEN2_Msk            (0x4UL)                   /*!< ADINTEN2 (Bitfield-Mask: 0x01)                        */
#define ADC_INTEN_ADINTEN3_Pos            (3UL)                     /*!< ADINTEN3 (Bit 3)                                      */
#define ADC_INTEN_ADINTEN3_Msk            (0x8UL)                   /*!< ADINTEN3 (Bitfield-Mask: 0x01)                        */
#define ADC_INTEN_ADINTEN4_Pos            (4UL)                     /*!< ADINTEN4 (Bit 4)                                      */
#define ADC_INTEN_ADINTEN4_Msk            (0x10UL)                  /*!< ADINTEN4 (Bitfield-Mask: 0x01)                        */
#define ADC_INTEN_ADINTEN5_Pos            (5UL)                     /*!< ADINTEN5 (Bit 5)                                      */
#define ADC_INTEN_ADINTEN5_Msk            (0x20UL)                  /*!< ADINTEN5 (Bitfield-Mask: 0x01)                        */
#define ADC_INTEN_ADINTEN6_Pos            (6UL)                     /*!< ADINTEN6 (Bit 6)                                      */
#define ADC_INTEN_ADINTEN6_Msk            (0x40UL)                  /*!< ADINTEN6 (Bitfield-Mask: 0x01)                        */
#define ADC_INTEN_ADINTEN7_Pos            (7UL)                     /*!< ADINTEN7 (Bit 7)                                      */
#define ADC_INTEN_ADINTEN7_Msk            (0x80UL)                  /*!< ADINTEN7 (Bitfield-Mask: 0x01)                        */
#define ADC_INTEN_ADGINTEN_Pos            (8UL)                     /*!< ADGINTEN (Bit 8)                                      */
#define ADC_INTEN_ADGINTEN_Msk            (0x100UL)                 /*!< ADGINTEN (Bitfield-Mask: 0x01)                        */
/* =========================================================  STAT  ========================================================== */
#define ADC_STAT_DONE0_Pos                (0UL)                     /*!< DONE0 (Bit 0)                                         */
#define ADC_STAT_DONE0_Msk                (0x1UL)                   /*!< DONE0 (Bitfield-Mask: 0x01)                           */
#define ADC_STAT_DONE1_Pos                (1UL)                     /*!< DONE1 (Bit 1)                                         */
#define ADC_STAT_DONE1_Msk                (0x2UL)                   /*!< DONE1 (Bitfield-Mask: 0x01)                           */
#define ADC_STAT_DONE2_Pos                (2UL)                     /*!< DONE2 (Bit 2)                                         */
#define ADC_STAT_DONE2_Msk                (0x4UL)                   /*!< DONE2 (Bitfield-Mask: 0x01)                           */
#define ADC_STAT_DONE3_Pos                (3UL)                     /*!< DONE3 (Bit 3)                                         */
#define ADC_STAT_DONE3_Msk                (0x8UL)                   /*!< DONE3 (Bitfield-Mask: 0x01)                           */
#define ADC_STAT_DONE4_Pos                (4UL)                     /*!< DONE4 (Bit 4)                                         */
#define ADC_STAT_DONE4_Msk                (0x10UL)                  /*!< DONE4 (Bitfield-Mask: 0x01)                           */
#define ADC_STAT_DONE5_Pos                (5UL)                     /*!< DONE5 (Bit 5)                                         */
#define ADC_STAT_DONE5_Msk                (0x20UL)                  /*!< DONE5 (Bitfield-Mask: 0x01)                           */
#define ADC_STAT_DONE6_Pos                (6UL)                     /*!< DONE6 (Bit 6)                                         */
#define ADC_STAT_DONE6_Msk                (0x40UL)                  /*!< DONE6 (Bitfield-Mask: 0x01)                           */
#define ADC_STAT_DONE7_Pos                (7UL)                     /*!< DONE7 (Bit 7)                                         */
#define ADC_STAT_DONE7_Msk                (0x80UL)                  /*!< DONE7 (Bitfield-Mask: 0x01)                           */
#define ADC_STAT_OVERRUN0_Pos             (8UL)                     /*!< OVERRUN0 (Bit 8)                                      */
#define ADC_STAT_OVERRUN0_Msk             (0x100UL)                 /*!< OVERRUN0 (Bitfield-Mask: 0x01)                        */
#define ADC_STAT_OVERRUN1_Pos             (9UL)                     /*!< OVERRUN1 (Bit 9)                                      */
#define ADC_STAT_OVERRUN1_Msk             (0x200UL)                 /*!< OVERRUN1 (Bitfield-Mask: 0x01)                        */
#define ADC_STAT_OVERRUN2_Pos             (10UL)                    /*!< OVERRUN2 (Bit 10)                                     */
#define ADC_STAT_OVERRUN2_Msk             (0x400UL)                 /*!< OVERRUN2 (Bitfield-Mask: 0x01)                        */
#define ADC_STAT_OVERRUN3_Pos             (11UL)                    /*!< OVERRUN3 (Bit 11)                                     */
#define ADC_STAT_OVERRUN3_Msk             (0x800UL)                 /*!< OVERRUN3 (Bitfield-Mask: 0x01)                        */
#define ADC_STAT_OVERRUN4_Pos             (12UL)                    /*!< OVERRUN4 (Bit 12)                                     */
#define ADC_STAT_OVERRUN4_Msk             (0x1000UL)                /*!< OVERRUN4 (Bitfield-Mask: 0x01)                        */
#define ADC_STAT_OVERRUN5_Pos             (13UL)                    /*!< OVERRUN5 (Bit 13)                                     */
#define ADC_STAT_OVERRUN5_Msk             (0x2000UL)                /*!< OVERRUN5 (Bitfield-Mask: 0x01)                        */
#define ADC_STAT_OVERRUN6_Pos             (14UL)                    /*!< OVERRUN6 (Bit 14)                                     */
#define ADC_STAT_OVERRUN6_Msk             (0x4000UL)                /*!< OVERRUN6 (Bitfield-Mask: 0x01)                        */
#define ADC_STAT_OVERRUN7_Pos             (15UL)                    /*!< OVERRUN7 (Bit 15)                                     */
#define ADC_STAT_OVERRUN7_Msk             (0x8000UL)                /*!< OVERRUN7 (Bitfield-Mask: 0x01)                        */
#define ADC_STAT_ADINT_Pos                (16UL)                    /*!< ADINT (Bit 16)                                        */
#define ADC_STAT_ADINT_Msk                (0x10000UL)               /*!< ADINT (Bitfield-Mask: 0x01)                           */
/* ==========================================================  TRM  ========================================================== */
#define ADC_TRM_ADCOFFS_Pos               (4UL)                     /*!< ADCOFFS (Bit 4)                                       */
#define ADC_TRM_ADCOFFS_Msk               (0xf0UL)                  /*!< ADCOFFS (Bitfield-Mask: 0x0f)                         */
#define ADC_TRM_TRIM_Pos                  (8UL)                     /*!< TRIM (Bit 8)                                          */
#define ADC_TRM_TRIM_Msk                  (0xf00UL)                 /*!< TRIM (Bitfield-Mask: 0x0f)                            */


/* =========================================================================================================================== */
/* ================                                       LPC_CANAFRAM                                        ================ */
/* =========================================================================================================================== */



/* =========================================================================================================================== */
/* ================                                         LPC_CANAF                                         ================ */
/* =========================================================================================================================== */

/* =========================================================  AFMR  ========================================================== */
#define CANAF_AFMR_ACCOFF_Pos             (0UL)                     /*!< ACCOFF (Bit 0)                                        */
#define CANAF_AFMR_ACCOFF_Msk             (0x1UL)                   /*!< ACCOFF (Bitfield-Mask: 0x01)                          */
#define CANAF_AFMR_ACCBP_Pos              (1UL)                     /*!< ACCBP (Bit 1)                                         */
#define CANAF_AFMR_ACCBP_Msk              (0x2UL)                   /*!< ACCBP (Bitfield-Mask: 0x01)                           */
#define CANAF_AFMR_EFCAN_Pos              (2UL)                     /*!< EFCAN (Bit 2)                                         */
#define CANAF_AFMR_EFCAN_Msk              (0x4UL)                   /*!< EFCAN (Bitfield-Mask: 0x01)                           */
/* ========================================================  SFF_SA  ========================================================= */
#define CANAF_SFF_SA_SFF_SA_Pos           (2UL)                     /*!< SFF_SA (Bit 2)                                        */
#define CANAF_SFF_SA_SFF_SA_Msk           (0x7fcUL)                 /*!< SFF_SA (Bitfield-Mask: 0x1ff)                         */
/* ======================================================  SFF_GRP_SA  ======================================================= */
#define CANAF_SFF_GRP_SA_SFF_GRP_SA_Pos   (2UL)                     /*!< SFF_GRP_SA (Bit 2)                                    */
#define CANAF_SFF_GRP_SA_SFF_GRP_SA_Msk   (0xffcUL)                 /*!< SFF_GRP_SA (Bitfield-Mask: 0x3ff)                     */
/* ========================================================  EFF_SA  ========================================================= */
#define CANAF_EFF_SA_EFF_SA_Pos           (2UL)                     /*!< EFF_SA (Bit 2)                                        */
#define CANAF_EFF_SA_EFF_SA_Msk           (0x7fcUL)                 /*!< EFF_SA (Bitfield-Mask: 0x1ff)                         */
/* ======================================================  EFF_GRP_SA  ======================================================= */
#define CANAF_EFF_GRP_SA_EFF_GRP_SA_Pos   (2UL)                     /*!< EFF_GRP_SA (Bit 2)                                    */
#define CANAF_EFF_GRP_SA_EFF_GRP_SA_Msk   (0xffcUL)                 /*!< EFF_GRP_SA (Bitfield-Mask: 0x3ff)                     */
/* ======================================================  ENDOFTABLE  ======================================================= */
#define CANAF_ENDOFTABLE_ENDOFTABLE_Pos   (2UL)                     /*!< ENDOFTABLE (Bit 2)                                    */
#define CANAF_ENDOFTABLE_ENDOFTABLE_Msk   (0xffcUL)                 /*!< ENDOFTABLE (Bitfield-Mask: 0x3ff)                     */
/* =======================================================  LUTERRAD  ======================================================== */
#define CANAF_LUTERRAD_LUTERRAD_Pos       (2UL)                     /*!< LUTERRAD (Bit 2)                                      */
#define CANAF_LUTERRAD_LUTERRAD_Msk       (0x7fcUL)                 /*!< LUTERRAD (Bitfield-Mask: 0x1ff)                       */
/* ========================================================  LUTERR  ========================================================= */
#define CANAF_LUTERR_LUTERR_Pos           (0UL)                     /*!< LUTERR (Bit 0)                                        */
#define CANAF_LUTERR_LUTERR_Msk           (0x1UL)                   /*!< LUTERR (Bitfield-Mask: 0x01)                          */
/* ========================================================  FCANIE  ========================================================= */
#define CANAF_FCANIE_FCANIE_Pos           (0UL)                     /*!< FCANIE (Bit 0)                                        */
#define CANAF_FCANIE_FCANIE_Msk           (0x1UL)                   /*!< FCANIE (Bitfield-Mask: 0x01)                          */
/* ========================================================  FCANIC0  ======================================================== */
#define CANAF_FCANIC0_INTPND_Pos          (0UL)                     /*!< INTPND (Bit 0)                                        */
#define CANAF_FCANIC0_INTPND_Msk          (0xffffffffUL)            /*!< INTPND (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  FCANIC1  ======================================================== */
#define CANAF_FCANIC1_IntPnd32_Pos        (0UL)                     /*!< IntPnd32 (Bit 0)                                      */
#define CANAF_FCANIC1_IntPnd32_Msk        (0xffffffffUL)            /*!< IntPnd32 (Bitfield-Mask: 0xffffffff)                  */


/* =========================================================================================================================== */
/* ================                                         LPC_CCAN                                          ================ */
/* =========================================================================================================================== */

/* =========================================================  TXSR  ========================================================== */
#define CCAN_TXSR_TS1_Pos                 (0UL)                     /*!< TS1 (Bit 0)                                           */
#define CCAN_TXSR_TS1_Msk                 (0x1UL)                   /*!< TS1 (Bitfield-Mask: 0x01)                             */
#define CCAN_TXSR_TS2_Pos                 (1UL)                     /*!< TS2 (Bit 1)                                           */
#define CCAN_TXSR_TS2_Msk                 (0x2UL)                   /*!< TS2 (Bitfield-Mask: 0x01)                             */
#define CCAN_TXSR_TBS1_Pos                (8UL)                     /*!< TBS1 (Bit 8)                                          */
#define CCAN_TXSR_TBS1_Msk                (0x100UL)                 /*!< TBS1 (Bitfield-Mask: 0x01)                            */
#define CCAN_TXSR_TBS2_Pos                (9UL)                     /*!< TBS2 (Bit 9)                                          */
#define CCAN_TXSR_TBS2_Msk                (0x200UL)                 /*!< TBS2 (Bitfield-Mask: 0x01)                            */
#define CCAN_TXSR_TCS1_Pos                (16UL)                    /*!< TCS1 (Bit 16)                                         */
#define CCAN_TXSR_TCS1_Msk                (0x10000UL)               /*!< TCS1 (Bitfield-Mask: 0x01)                            */
#define CCAN_TXSR_TCS2_Pos                (17UL)                    /*!< TCS2 (Bit 17)                                         */
#define CCAN_TXSR_TCS2_Msk                (0x20000UL)               /*!< TCS2 (Bitfield-Mask: 0x01)                            */
/* =========================================================  RXSR  ========================================================== */
#define CCAN_RXSR_RS1_Pos                 (0UL)                     /*!< RS1 (Bit 0)                                           */
#define CCAN_RXSR_RS1_Msk                 (0x1UL)                   /*!< RS1 (Bitfield-Mask: 0x01)                             */
#define CCAN_RXSR_RS2_Pos                 (1UL)                     /*!< RS2 (Bit 1)                                           */
#define CCAN_RXSR_RS2_Msk                 (0x2UL)                   /*!< RS2 (Bitfield-Mask: 0x01)                             */
#define CCAN_RXSR_RB1_Pos                 (8UL)                     /*!< RB1 (Bit 8)                                           */
#define CCAN_RXSR_RB1_Msk                 (0x100UL)                 /*!< RB1 (Bitfield-Mask: 0x01)                             */
#define CCAN_RXSR_RB2_Pos                 (9UL)                     /*!< RB2 (Bit 9)                                           */
#define CCAN_RXSR_RB2_Msk                 (0x200UL)                 /*!< RB2 (Bitfield-Mask: 0x01)                             */
#define CCAN_RXSR_DOS1_Pos                (16UL)                    /*!< DOS1 (Bit 16)                                         */
#define CCAN_RXSR_DOS1_Msk                (0x10000UL)               /*!< DOS1 (Bitfield-Mask: 0x01)                            */
#define CCAN_RXSR_DOS2_Pos                (17UL)                    /*!< DOS2 (Bit 17)                                         */
#define CCAN_RXSR_DOS2_Msk                (0x20000UL)               /*!< DOS2 (Bitfield-Mask: 0x01)                            */
/* ==========================================================  MSR  ========================================================== */
#define CCAN_MSR_E1_Pos                   (0UL)                     /*!< E1 (Bit 0)                                            */
#define CCAN_MSR_E1_Msk                   (0x1UL)                   /*!< E1 (Bitfield-Mask: 0x01)                              */
#define CCAN_MSR_E2_Pos                   (1UL)                     /*!< E2 (Bit 1)                                            */
#define CCAN_MSR_E2_Msk                   (0x2UL)                   /*!< E2 (Bitfield-Mask: 0x01)                              */
#define CCAN_MSR_BS1_Pos                  (8UL)                     /*!< BS1 (Bit 8)                                           */
#define CCAN_MSR_BS1_Msk                  (0x100UL)                 /*!< BS1 (Bitfield-Mask: 0x01)                             */
#define CCAN_MSR_BS2_Pos                  (9UL)                     /*!< BS2 (Bit 9)                                           */
#define CCAN_MSR_BS2_Msk                  (0x200UL)                 /*!< BS2 (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                         LPC_CAN1                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  MOD  ========================================================== */
#define CAN1_MOD_RM_Pos                   (0UL)                     /*!< RM (Bit 0)                                            */
#define CAN1_MOD_RM_Msk                   (0x1UL)                   /*!< RM (Bitfield-Mask: 0x01)                              */
#define CAN1_MOD_LOM_Pos                  (1UL)                     /*!< LOM (Bit 1)                                           */
#define CAN1_MOD_LOM_Msk                  (0x2UL)                   /*!< LOM (Bitfield-Mask: 0x01)                             */
#define CAN1_MOD_STM_Pos                  (2UL)                     /*!< STM (Bit 2)                                           */
#define CAN1_MOD_STM_Msk                  (0x4UL)                   /*!< STM (Bitfield-Mask: 0x01)                             */
#define CAN1_MOD_TPM_Pos                  (3UL)                     /*!< TPM (Bit 3)                                           */
#define CAN1_MOD_TPM_Msk                  (0x8UL)                   /*!< TPM (Bitfield-Mask: 0x01)                             */
#define CAN1_MOD_SM_Pos                   (4UL)                     /*!< SM (Bit 4)                                            */
#define CAN1_MOD_SM_Msk                   (0x10UL)                  /*!< SM (Bitfield-Mask: 0x01)                              */
#define CAN1_MOD_RPM_Pos                  (5UL)                     /*!< RPM (Bit 5)                                           */
#define CAN1_MOD_RPM_Msk                  (0x20UL)                  /*!< RPM (Bitfield-Mask: 0x01)                             */
#define CAN1_MOD_TM_Pos                   (7UL)                     /*!< TM (Bit 7)                                            */
#define CAN1_MOD_TM_Msk                   (0x80UL)                  /*!< TM (Bitfield-Mask: 0x01)                              */
/* ==========================================================  CMR  ========================================================== */
#define CAN1_CMR_TR_Pos                   (0UL)                     /*!< TR (Bit 0)                                            */
#define CAN1_CMR_TR_Msk                   (0x1UL)                   /*!< TR (Bitfield-Mask: 0x01)                              */
#define CAN1_CMR_AT_Pos                   (1UL)                     /*!< AT (Bit 1)                                            */
#define CAN1_CMR_AT_Msk                   (0x2UL)                   /*!< AT (Bitfield-Mask: 0x01)                              */
#define CAN1_CMR_RRB_Pos                  (2UL)                     /*!< RRB (Bit 2)                                           */
#define CAN1_CMR_RRB_Msk                  (0x4UL)                   /*!< RRB (Bitfield-Mask: 0x01)                             */
#define CAN1_CMR_CDO_Pos                  (3UL)                     /*!< CDO (Bit 3)                                           */
#define CAN1_CMR_CDO_Msk                  (0x8UL)                   /*!< CDO (Bitfield-Mask: 0x01)                             */
#define CAN1_CMR_SRR_Pos                  (4UL)                     /*!< SRR (Bit 4)                                           */
#define CAN1_CMR_SRR_Msk                  (0x10UL)                  /*!< SRR (Bitfield-Mask: 0x01)                             */
#define CAN1_CMR_STB1_Pos                 (5UL)                     /*!< STB1 (Bit 5)                                          */
#define CAN1_CMR_STB1_Msk                 (0x20UL)                  /*!< STB1 (Bitfield-Mask: 0x01)                            */
#define CAN1_CMR_STB2_Pos                 (6UL)                     /*!< STB2 (Bit 6)                                          */
#define CAN1_CMR_STB2_Msk                 (0x40UL)                  /*!< STB2 (Bitfield-Mask: 0x01)                            */
#define CAN1_CMR_STB3_Pos                 (7UL)                     /*!< STB3 (Bit 7)                                          */
#define CAN1_CMR_STB3_Msk                 (0x80UL)                  /*!< STB3 (Bitfield-Mask: 0x01)                            */
/* ==========================================================  GSR  ========================================================== */
#define CAN1_GSR_RBS_Pos                  (0UL)                     /*!< RBS (Bit 0)                                           */
#define CAN1_GSR_RBS_Msk                  (0x1UL)                   /*!< RBS (Bitfield-Mask: 0x01)                             */
#define CAN1_GSR_DOS_Pos                  (1UL)                     /*!< DOS (Bit 1)                                           */
#define CAN1_GSR_DOS_Msk                  (0x2UL)                   /*!< DOS (Bitfield-Mask: 0x01)                             */
#define CAN1_GSR_TBS_Pos                  (2UL)                     /*!< TBS (Bit 2)                                           */
#define CAN1_GSR_TBS_Msk                  (0x4UL)                   /*!< TBS (Bitfield-Mask: 0x01)                             */
#define CAN1_GSR_TCS_Pos                  (3UL)                     /*!< TCS (Bit 3)                                           */
#define CAN1_GSR_TCS_Msk                  (0x8UL)                   /*!< TCS (Bitfield-Mask: 0x01)                             */
#define CAN1_GSR_RS_Pos                   (4UL)                     /*!< RS (Bit 4)                                            */
#define CAN1_GSR_RS_Msk                   (0x10UL)                  /*!< RS (Bitfield-Mask: 0x01)                              */
#define CAN1_GSR_TS_Pos                   (5UL)                     /*!< TS (Bit 5)                                            */
#define CAN1_GSR_TS_Msk                   (0x20UL)                  /*!< TS (Bitfield-Mask: 0x01)                              */
#define CAN1_GSR_ES_Pos                   (6UL)                     /*!< ES (Bit 6)                                            */
#define CAN1_GSR_ES_Msk                   (0x40UL)                  /*!< ES (Bitfield-Mask: 0x01)                              */
#define CAN1_GSR_BS_Pos                   (7UL)                     /*!< BS (Bit 7)                                            */
#define CAN1_GSR_BS_Msk                   (0x80UL)                  /*!< BS (Bitfield-Mask: 0x01)                              */
#define CAN1_GSR_RXERR_Pos                (16UL)                    /*!< RXERR (Bit 16)                                        */
#define CAN1_GSR_RXERR_Msk                (0xff0000UL)              /*!< RXERR (Bitfield-Mask: 0xff)                           */
#define CAN1_GSR_TXERR_Pos                (24UL)                    /*!< TXERR (Bit 24)                                        */
#define CAN1_GSR_TXERR_Msk                (0xff000000UL)            /*!< TXERR (Bitfield-Mask: 0xff)                           */
/* ==========================================================  ICR  ========================================================== */
#define CAN1_ICR_RI_Pos                   (0UL)                     /*!< RI (Bit 0)                                            */
#define CAN1_ICR_RI_Msk                   (0x1UL)                   /*!< RI (Bitfield-Mask: 0x01)                              */
#define CAN1_ICR_TI1_Pos                  (1UL)                     /*!< TI1 (Bit 1)                                           */
#define CAN1_ICR_TI1_Msk                  (0x2UL)                   /*!< TI1 (Bitfield-Mask: 0x01)                             */
#define CAN1_ICR_EI_Pos                   (2UL)                     /*!< EI (Bit 2)                                            */
#define CAN1_ICR_EI_Msk                   (0x4UL)                   /*!< EI (Bitfield-Mask: 0x01)                              */
#define CAN1_ICR_DOI_Pos                  (3UL)                     /*!< DOI (Bit 3)                                           */
#define CAN1_ICR_DOI_Msk                  (0x8UL)                   /*!< DOI (Bitfield-Mask: 0x01)                             */
#define CAN1_ICR_WUI_Pos                  (4UL)                     /*!< WUI (Bit 4)                                           */
#define CAN1_ICR_WUI_Msk                  (0x10UL)                  /*!< WUI (Bitfield-Mask: 0x01)                             */
#define CAN1_ICR_EPI_Pos                  (5UL)                     /*!< EPI (Bit 5)                                           */
#define CAN1_ICR_EPI_Msk                  (0x20UL)                  /*!< EPI (Bitfield-Mask: 0x01)                             */
#define CAN1_ICR_ALI_Pos                  (6UL)                     /*!< ALI (Bit 6)                                           */
#define CAN1_ICR_ALI_Msk                  (0x40UL)                  /*!< ALI (Bitfield-Mask: 0x01)                             */
#define CAN1_ICR_BEI_Pos                  (7UL)                     /*!< BEI (Bit 7)                                           */
#define CAN1_ICR_BEI_Msk                  (0x80UL)                  /*!< BEI (Bitfield-Mask: 0x01)                             */
#define CAN1_ICR_IDI_Pos                  (8UL)                     /*!< IDI (Bit 8)                                           */
#define CAN1_ICR_IDI_Msk                  (0x100UL)                 /*!< IDI (Bitfield-Mask: 0x01)                             */
#define CAN1_ICR_TI2_Pos                  (9UL)                     /*!< TI2 (Bit 9)                                           */
#define CAN1_ICR_TI2_Msk                  (0x200UL)                 /*!< TI2 (Bitfield-Mask: 0x01)                             */
#define CAN1_ICR_TI3_Pos                  (10UL)                    /*!< TI3 (Bit 10)                                          */
#define CAN1_ICR_TI3_Msk                  (0x400UL)                 /*!< TI3 (Bitfield-Mask: 0x01)                             */
#define CAN1_ICR_ERRBIT4_0_Pos            (16UL)                    /*!< ERRBIT4_0 (Bit 16)                                    */
#define CAN1_ICR_ERRBIT4_0_Msk            (0x1f0000UL)              /*!< ERRBIT4_0 (Bitfield-Mask: 0x1f)                       */
#define CAN1_ICR_ERRDIR_Pos               (21UL)                    /*!< ERRDIR (Bit 21)                                       */
#define CAN1_ICR_ERRDIR_Msk               (0x200000UL)              /*!< ERRDIR (Bitfield-Mask: 0x01)                          */
#define CAN1_ICR_ERRC1_0_Pos              (22UL)                    /*!< ERRC1_0 (Bit 22)                                      */
#define CAN1_ICR_ERRC1_0_Msk              (0xc00000UL)              /*!< ERRC1_0 (Bitfield-Mask: 0x03)                         */
#define CAN1_ICR_ALCBIT_Pos               (24UL)                    /*!< ALCBIT (Bit 24)                                       */
#define CAN1_ICR_ALCBIT_Msk               (0xff000000UL)            /*!< ALCBIT (Bitfield-Mask: 0xff)                          */
/* ==========================================================  IER  ========================================================== */
#define CAN1_IER_RIE_Pos                  (0UL)                     /*!< RIE (Bit 0)                                           */
#define CAN1_IER_RIE_Msk                  (0x1UL)                   /*!< RIE (Bitfield-Mask: 0x01)                             */
#define CAN1_IER_TIE1_Pos                 (1UL)                     /*!< TIE1 (Bit 1)                                          */
#define CAN1_IER_TIE1_Msk                 (0x2UL)                   /*!< TIE1 (Bitfield-Mask: 0x01)                            */
#define CAN1_IER_EIE_Pos                  (2UL)                     /*!< EIE (Bit 2)                                           */
#define CAN1_IER_EIE_Msk                  (0x4UL)                   /*!< EIE (Bitfield-Mask: 0x01)                             */
#define CAN1_IER_DOIE_Pos                 (3UL)                     /*!< DOIE (Bit 3)                                          */
#define CAN1_IER_DOIE_Msk                 (0x8UL)                   /*!< DOIE (Bitfield-Mask: 0x01)                            */
#define CAN1_IER_WUIE_Pos                 (4UL)                     /*!< WUIE (Bit 4)                                          */
#define CAN1_IER_WUIE_Msk                 (0x10UL)                  /*!< WUIE (Bitfield-Mask: 0x01)                            */
#define CAN1_IER_EPIE_Pos                 (5UL)                     /*!< EPIE (Bit 5)                                          */
#define CAN1_IER_EPIE_Msk                 (0x20UL)                  /*!< EPIE (Bitfield-Mask: 0x01)                            */
#define CAN1_IER_ALIE_Pos                 (6UL)                     /*!< ALIE (Bit 6)                                          */
#define CAN1_IER_ALIE_Msk                 (0x40UL)                  /*!< ALIE (Bitfield-Mask: 0x01)                            */
#define CAN1_IER_BEIE_Pos                 (7UL)                     /*!< BEIE (Bit 7)                                          */
#define CAN1_IER_BEIE_Msk                 (0x80UL)                  /*!< BEIE (Bitfield-Mask: 0x01)                            */
#define CAN1_IER_IDIE_Pos                 (8UL)                     /*!< IDIE (Bit 8)                                          */
#define CAN1_IER_IDIE_Msk                 (0x100UL)                 /*!< IDIE (Bitfield-Mask: 0x01)                            */
#define CAN1_IER_TIE2_Pos                 (9UL)                     /*!< TIE2 (Bit 9)                                          */
#define CAN1_IER_TIE2_Msk                 (0x200UL)                 /*!< TIE2 (Bitfield-Mask: 0x01)                            */
#define CAN1_IER_TIE3_Pos                 (10UL)                    /*!< TIE3 (Bit 10)                                         */
#define CAN1_IER_TIE3_Msk                 (0x400UL)                 /*!< TIE3 (Bitfield-Mask: 0x01)                            */
/* ==========================================================  BTR  ========================================================== */
#define CAN1_BTR_BRP_Pos                  (0UL)                     /*!< BRP (Bit 0)                                           */
#define CAN1_BTR_BRP_Msk                  (0x3ffUL)                 /*!< BRP (Bitfield-Mask: 0x3ff)                            */
#define CAN1_BTR_SJW_Pos                  (14UL)                    /*!< SJW (Bit 14)                                          */
#define CAN1_BTR_SJW_Msk                  (0xc000UL)                /*!< SJW (Bitfield-Mask: 0x03)                             */
#define CAN1_BTR_TESG1_Pos                (16UL)                    /*!< TESG1 (Bit 16)                                        */
#define CAN1_BTR_TESG1_Msk                (0xf0000UL)               /*!< TESG1 (Bitfield-Mask: 0x0f)                           */
#define CAN1_BTR_TESG2_Pos                (20UL)                    /*!< TESG2 (Bit 20)                                        */
#define CAN1_BTR_TESG2_Msk                (0x700000UL)              /*!< TESG2 (Bitfield-Mask: 0x07)                           */
#define CAN1_BTR_SAM_Pos                  (23UL)                    /*!< SAM (Bit 23)                                          */
#define CAN1_BTR_SAM_Msk                  (0x800000UL)              /*!< SAM (Bitfield-Mask: 0x01)                             */
/* ==========================================================  EWL  ========================================================== */
#define CAN1_EWL_EWL_Pos                  (0UL)                     /*!< EWL (Bit 0)                                           */
#define CAN1_EWL_EWL_Msk                  (0xffUL)                  /*!< EWL (Bitfield-Mask: 0xff)                             */
/* ==========================================================  SR  =========================================================== */
#define CAN1_SR_RBS_1_Pos                 (0UL)                     /*!< RBS_1 (Bit 0)                                         */
#define CAN1_SR_RBS_1_Msk                 (0x1UL)                   /*!< RBS_1 (Bitfield-Mask: 0x01)                           */
#define CAN1_SR_DOS_1_Pos                 (1UL)                     /*!< DOS_1 (Bit 1)                                         */
#define CAN1_SR_DOS_1_Msk                 (0x2UL)                   /*!< DOS_1 (Bitfield-Mask: 0x01)                           */
#define CAN1_SR_TBS1_1_Pos                (2UL)                     /*!< TBS1_1 (Bit 2)                                        */
#define CAN1_SR_TBS1_1_Msk                (0x4UL)                   /*!< TBS1_1 (Bitfield-Mask: 0x01)                          */
#define CAN1_SR_TCS1_1_Pos                (3UL)                     /*!< TCS1_1 (Bit 3)                                        */
#define CAN1_SR_TCS1_1_Msk                (0x8UL)                   /*!< TCS1_1 (Bitfield-Mask: 0x01)                          */
#define CAN1_SR_RS_1_Pos                  (4UL)                     /*!< RS_1 (Bit 4)                                          */
#define CAN1_SR_RS_1_Msk                  (0x10UL)                  /*!< RS_1 (Bitfield-Mask: 0x01)                            */
#define CAN1_SR_TS1_1_Pos                 (5UL)                     /*!< TS1_1 (Bit 5)                                         */
#define CAN1_SR_TS1_1_Msk                 (0x20UL)                  /*!< TS1_1 (Bitfield-Mask: 0x01)                           */
#define CAN1_SR_ES_1_Pos                  (6UL)                     /*!< ES_1 (Bit 6)                                          */
#define CAN1_SR_ES_1_Msk                  (0x40UL)                  /*!< ES_1 (Bitfield-Mask: 0x01)                            */
#define CAN1_SR_BS_1_Pos                  (7UL)                     /*!< BS_1 (Bit 7)                                          */
#define CAN1_SR_BS_1_Msk                  (0x80UL)                  /*!< BS_1 (Bitfield-Mask: 0x01)                            */
#define CAN1_SR_RBS_2_Pos                 (8UL)                     /*!< RBS_2 (Bit 8)                                         */
#define CAN1_SR_RBS_2_Msk                 (0x100UL)                 /*!< RBS_2 (Bitfield-Mask: 0x01)                           */
#define CAN1_SR_DOS_2_Pos                 (9UL)                     /*!< DOS_2 (Bit 9)                                         */
#define CAN1_SR_DOS_2_Msk                 (0x200UL)                 /*!< DOS_2 (Bitfield-Mask: 0x01)                           */
#define CAN1_SR_TBS2_2_Pos                (10UL)                    /*!< TBS2_2 (Bit 10)                                       */
#define CAN1_SR_TBS2_2_Msk                (0x400UL)                 /*!< TBS2_2 (Bitfield-Mask: 0x01)                          */
#define CAN1_SR_TCS2_2_Pos                (11UL)                    /*!< TCS2_2 (Bit 11)                                       */
#define CAN1_SR_TCS2_2_Msk                (0x800UL)                 /*!< TCS2_2 (Bitfield-Mask: 0x01)                          */
#define CAN1_SR_RS_2_Pos                  (12UL)                    /*!< RS_2 (Bit 12)                                         */
#define CAN1_SR_RS_2_Msk                  (0x1000UL)                /*!< RS_2 (Bitfield-Mask: 0x01)                            */
#define CAN1_SR_TS2_2_Pos                 (13UL)                    /*!< TS2_2 (Bit 13)                                        */
#define CAN1_SR_TS2_2_Msk                 (0x2000UL)                /*!< TS2_2 (Bitfield-Mask: 0x01)                           */
#define CAN1_SR_ES_2_Pos                  (14UL)                    /*!< ES_2 (Bit 14)                                         */
#define CAN1_SR_ES_2_Msk                  (0x4000UL)                /*!< ES_2 (Bitfield-Mask: 0x01)                            */
#define CAN1_SR_BS_2_Pos                  (15UL)                    /*!< BS_2 (Bit 15)                                         */
#define CAN1_SR_BS_2_Msk                  (0x8000UL)                /*!< BS_2 (Bitfield-Mask: 0x01)                            */
#define CAN1_SR_RBS_3_Pos                 (16UL)                    /*!< RBS_3 (Bit 16)                                        */
#define CAN1_SR_RBS_3_Msk                 (0x10000UL)               /*!< RBS_3 (Bitfield-Mask: 0x01)                           */
#define CAN1_SR_DOS_3_Pos                 (17UL)                    /*!< DOS_3 (Bit 17)                                        */
#define CAN1_SR_DOS_3_Msk                 (0x20000UL)               /*!< DOS_3 (Bitfield-Mask: 0x01)                           */
#define CAN1_SR_TBS3_3_Pos                (18UL)                    /*!< TBS3_3 (Bit 18)                                       */
#define CAN1_SR_TBS3_3_Msk                (0x40000UL)               /*!< TBS3_3 (Bitfield-Mask: 0x01)                          */
#define CAN1_SR_TCS3_3_Pos                (19UL)                    /*!< TCS3_3 (Bit 19)                                       */
#define CAN1_SR_TCS3_3_Msk                (0x80000UL)               /*!< TCS3_3 (Bitfield-Mask: 0x01)                          */
#define CAN1_SR_RS_3_Pos                  (20UL)                    /*!< RS_3 (Bit 20)                                         */
#define CAN1_SR_RS_3_Msk                  (0x100000UL)              /*!< RS_3 (Bitfield-Mask: 0x01)                            */
#define CAN1_SR_TS3_3_Pos                 (21UL)                    /*!< TS3_3 (Bit 21)                                        */
#define CAN1_SR_TS3_3_Msk                 (0x200000UL)              /*!< TS3_3 (Bitfield-Mask: 0x01)                           */
#define CAN1_SR_ES_3_Pos                  (22UL)                    /*!< ES_3 (Bit 22)                                         */
#define CAN1_SR_ES_3_Msk                  (0x400000UL)              /*!< ES_3 (Bitfield-Mask: 0x01)                            */
#define CAN1_SR_BS_3_Pos                  (23UL)                    /*!< BS_3 (Bit 23)                                         */
#define CAN1_SR_BS_3_Msk                  (0x800000UL)              /*!< BS_3 (Bitfield-Mask: 0x01)                            */
/* ==========================================================  RFS  ========================================================== */
#define CAN1_RFS_IDINDEX_Pos              (0UL)                     /*!< IDINDEX (Bit 0)                                       */
#define CAN1_RFS_IDINDEX_Msk              (0x3ffUL)                 /*!< IDINDEX (Bitfield-Mask: 0x3ff)                        */
#define CAN1_RFS_BP_Pos                   (10UL)                    /*!< BP (Bit 10)                                           */
#define CAN1_RFS_BP_Msk                   (0x400UL)                 /*!< BP (Bitfield-Mask: 0x01)                              */
#define CAN1_RFS_DLC_Pos                  (16UL)                    /*!< DLC (Bit 16)                                          */
#define CAN1_RFS_DLC_Msk                  (0xf0000UL)               /*!< DLC (Bitfield-Mask: 0x0f)                             */
#define CAN1_RFS_RTR_Pos                  (30UL)                    /*!< RTR (Bit 30)                                          */
#define CAN1_RFS_RTR_Msk                  (0x40000000UL)            /*!< RTR (Bitfield-Mask: 0x01)                             */
#define CAN1_RFS_FF_Pos                   (31UL)                    /*!< FF (Bit 31)                                           */
#define CAN1_RFS_FF_Msk                   (0x80000000UL)            /*!< FF (Bitfield-Mask: 0x01)                              */
/* ==========================================================  RID  ========================================================== */
#define CAN1_RID_ID_Pos                   (0UL)                     /*!< ID (Bit 0)                                            */
#define CAN1_RID_ID_Msk                   (0x7ffUL)                 /*!< ID (Bitfield-Mask: 0x7ff)                             */
/* ==========================================================  RDA  ========================================================== */
#define CAN1_RDA_DATA1_Pos                (0UL)                     /*!< DATA1 (Bit 0)                                         */
#define CAN1_RDA_DATA1_Msk                (0xffUL)                  /*!< DATA1 (Bitfield-Mask: 0xff)                           */
#define CAN1_RDA_DATA2_Pos                (8UL)                     /*!< DATA2 (Bit 8)                                         */
#define CAN1_RDA_DATA2_Msk                (0xff00UL)                /*!< DATA2 (Bitfield-Mask: 0xff)                           */
#define CAN1_RDA_DATA3_Pos                (16UL)                    /*!< DATA3 (Bit 16)                                        */
#define CAN1_RDA_DATA3_Msk                (0xff0000UL)              /*!< DATA3 (Bitfield-Mask: 0xff)                           */
#define CAN1_RDA_DATA4_Pos                (24UL)                    /*!< DATA4 (Bit 24)                                        */
#define CAN1_RDA_DATA4_Msk                (0xff000000UL)            /*!< DATA4 (Bitfield-Mask: 0xff)                           */
/* ==========================================================  RDB  ========================================================== */
#define CAN1_RDB_DATA5_Pos                (0UL)                     /*!< DATA5 (Bit 0)                                         */
#define CAN1_RDB_DATA5_Msk                (0xffUL)                  /*!< DATA5 (Bitfield-Mask: 0xff)                           */
#define CAN1_RDB_DATA6_Pos                (8UL)                     /*!< DATA6 (Bit 8)                                         */
#define CAN1_RDB_DATA6_Msk                (0xff00UL)                /*!< DATA6 (Bitfield-Mask: 0xff)                           */
#define CAN1_RDB_DATA7_Pos                (16UL)                    /*!< DATA7 (Bit 16)                                        */
#define CAN1_RDB_DATA7_Msk                (0xff0000UL)              /*!< DATA7 (Bitfield-Mask: 0xff)                           */
#define CAN1_RDB_DATA8_Pos                (24UL)                    /*!< DATA8 (Bit 24)                                        */
#define CAN1_RDB_DATA8_Msk                (0xff000000UL)            /*!< DATA8 (Bitfield-Mask: 0xff)                           */
/* =========================================================  TFI1  ========================================================== */
#define CAN1_TFI1_PRIO_Pos                (0UL)                     /*!< PRIO (Bit 0)                                          */
#define CAN1_TFI1_PRIO_Msk                (0xffUL)                  /*!< PRIO (Bitfield-Mask: 0xff)                            */
#define CAN1_TFI1_DLC_Pos                 (16UL)                    /*!< DLC (Bit 16)                                          */
#define CAN1_TFI1_DLC_Msk                 (0xf0000UL)               /*!< DLC (Bitfield-Mask: 0x0f)                             */
#define CAN1_TFI1_RTR_Pos                 (30UL)                    /*!< RTR (Bit 30)                                          */
#define CAN1_TFI1_RTR_Msk                 (0x40000000UL)            /*!< RTR (Bitfield-Mask: 0x01)                             */
#define CAN1_TFI1_FF_Pos                  (31UL)                    /*!< FF (Bit 31)                                           */
#define CAN1_TFI1_FF_Msk                  (0x80000000UL)            /*!< FF (Bitfield-Mask: 0x01)                              */
/* =========================================================  TFI2  ========================================================== */
#define CAN1_TFI2_PRIO_Pos                (0UL)                     /*!< PRIO (Bit 0)                                          */
#define CAN1_TFI2_PRIO_Msk                (0xffUL)                  /*!< PRIO (Bitfield-Mask: 0xff)                            */
#define CAN1_TFI2_DLC_Pos                 (16UL)                    /*!< DLC (Bit 16)                                          */
#define CAN1_TFI2_DLC_Msk                 (0xf0000UL)               /*!< DLC (Bitfield-Mask: 0x0f)                             */
#define CAN1_TFI2_RTR_Pos                 (30UL)                    /*!< RTR (Bit 30)                                          */
#define CAN1_TFI2_RTR_Msk                 (0x40000000UL)            /*!< RTR (Bitfield-Mask: 0x01)                             */
#define CAN1_TFI2_FF_Pos                  (31UL)                    /*!< FF (Bit 31)                                           */
#define CAN1_TFI2_FF_Msk                  (0x80000000UL)            /*!< FF (Bitfield-Mask: 0x01)                              */
/* =========================================================  TFI3  ========================================================== */
#define CAN1_TFI3_PRIO_Pos                (0UL)                     /*!< PRIO (Bit 0)                                          */
#define CAN1_TFI3_PRIO_Msk                (0xffUL)                  /*!< PRIO (Bitfield-Mask: 0xff)                            */
#define CAN1_TFI3_DLC_Pos                 (16UL)                    /*!< DLC (Bit 16)                                          */
#define CAN1_TFI3_DLC_Msk                 (0xf0000UL)               /*!< DLC (Bitfield-Mask: 0x0f)                             */
#define CAN1_TFI3_RTR_Pos                 (30UL)                    /*!< RTR (Bit 30)                                          */
#define CAN1_TFI3_RTR_Msk                 (0x40000000UL)            /*!< RTR (Bitfield-Mask: 0x01)                             */
#define CAN1_TFI3_FF_Pos                  (31UL)                    /*!< FF (Bit 31)                                           */
#define CAN1_TFI3_FF_Msk                  (0x80000000UL)            /*!< FF (Bitfield-Mask: 0x01)                              */
/* =========================================================  TID1  ========================================================== */
#define CAN1_TID1_ID_Pos                  (0UL)                     /*!< ID (Bit 0)                                            */
#define CAN1_TID1_ID_Msk                  (0x7ffUL)                 /*!< ID (Bitfield-Mask: 0x7ff)                             */
/* =========================================================  TID2  ========================================================== */
#define CAN1_TID2_ID_Pos                  (0UL)                     /*!< ID (Bit 0)                                            */
#define CAN1_TID2_ID_Msk                  (0x7ffUL)                 /*!< ID (Bitfield-Mask: 0x7ff)                             */
/* =========================================================  TID3  ========================================================== */
#define CAN1_TID3_ID_Pos                  (0UL)                     /*!< ID (Bit 0)                                            */
#define CAN1_TID3_ID_Msk                  (0x7ffUL)                 /*!< ID (Bitfield-Mask: 0x7ff)                             */
/* =========================================================  TDA1  ========================================================== */
#define CAN1_TDA1_DATA1_Pos               (0UL)                     /*!< DATA1 (Bit 0)                                         */
#define CAN1_TDA1_DATA1_Msk               (0xffUL)                  /*!< DATA1 (Bitfield-Mask: 0xff)                           */
#define CAN1_TDA1_DATA2_Pos               (8UL)                     /*!< DATA2 (Bit 8)                                         */
#define CAN1_TDA1_DATA2_Msk               (0xff00UL)                /*!< DATA2 (Bitfield-Mask: 0xff)                           */
#define CAN1_TDA1_DATA3_Pos               (16UL)                    /*!< DATA3 (Bit 16)                                        */
#define CAN1_TDA1_DATA3_Msk               (0xff0000UL)              /*!< DATA3 (Bitfield-Mask: 0xff)                           */
#define CAN1_TDA1_DATA4_Pos               (24UL)                    /*!< DATA4 (Bit 24)                                        */
#define CAN1_TDA1_DATA4_Msk               (0xff000000UL)            /*!< DATA4 (Bitfield-Mask: 0xff)                           */
/* =========================================================  TDA2  ========================================================== */
#define CAN1_TDA2_DATA1_Pos               (0UL)                     /*!< DATA1 (Bit 0)                                         */
#define CAN1_TDA2_DATA1_Msk               (0xffUL)                  /*!< DATA1 (Bitfield-Mask: 0xff)                           */
#define CAN1_TDA2_DATA2_Pos               (8UL)                     /*!< DATA2 (Bit 8)                                         */
#define CAN1_TDA2_DATA2_Msk               (0xff00UL)                /*!< DATA2 (Bitfield-Mask: 0xff)                           */
#define CAN1_TDA2_DATA3_Pos               (16UL)                    /*!< DATA3 (Bit 16)                                        */
#define CAN1_TDA2_DATA3_Msk               (0xff0000UL)              /*!< DATA3 (Bitfield-Mask: 0xff)                           */
#define CAN1_TDA2_DATA4_Pos               (24UL)                    /*!< DATA4 (Bit 24)                                        */
#define CAN1_TDA2_DATA4_Msk               (0xff000000UL)            /*!< DATA4 (Bitfield-Mask: 0xff)                           */
/* =========================================================  TDA3  ========================================================== */
#define CAN1_TDA3_DATA1_Pos               (0UL)                     /*!< DATA1 (Bit 0)                                         */
#define CAN1_TDA3_DATA1_Msk               (0xffUL)                  /*!< DATA1 (Bitfield-Mask: 0xff)                           */
#define CAN1_TDA3_DATA2_Pos               (8UL)                     /*!< DATA2 (Bit 8)                                         */
#define CAN1_TDA3_DATA2_Msk               (0xff00UL)                /*!< DATA2 (Bitfield-Mask: 0xff)                           */
#define CAN1_TDA3_DATA3_Pos               (16UL)                    /*!< DATA3 (Bit 16)                                        */
#define CAN1_TDA3_DATA3_Msk               (0xff0000UL)              /*!< DATA3 (Bitfield-Mask: 0xff)                           */
#define CAN1_TDA3_DATA4_Pos               (24UL)                    /*!< DATA4 (Bit 24)                                        */
#define CAN1_TDA3_DATA4_Msk               (0xff000000UL)            /*!< DATA4 (Bitfield-Mask: 0xff)                           */
/* =========================================================  TDB1  ========================================================== */
#define CAN1_TDB1_DATA5_Pos               (0UL)                     /*!< DATA5 (Bit 0)                                         */
#define CAN1_TDB1_DATA5_Msk               (0xffUL)                  /*!< DATA5 (Bitfield-Mask: 0xff)                           */
#define CAN1_TDB1_DATA6_Pos               (8UL)                     /*!< DATA6 (Bit 8)                                         */
#define CAN1_TDB1_DATA6_Msk               (0xff00UL)                /*!< DATA6 (Bitfield-Mask: 0xff)                           */
#define CAN1_TDB1_DATA7_Pos               (16UL)                    /*!< DATA7 (Bit 16)                                        */
#define CAN1_TDB1_DATA7_Msk               (0xff0000UL)              /*!< DATA7 (Bitfield-Mask: 0xff)                           */
#define CAN1_TDB1_DATA8_Pos               (24UL)                    /*!< DATA8 (Bit 24)                                        */
#define CAN1_TDB1_DATA8_Msk               (0xff000000UL)            /*!< DATA8 (Bitfield-Mask: 0xff)                           */
/* =========================================================  TDB2  ========================================================== */
#define CAN1_TDB2_DATA5_Pos               (0UL)                     /*!< DATA5 (Bit 0)                                         */
#define CAN1_TDB2_DATA5_Msk               (0xffUL)                  /*!< DATA5 (Bitfield-Mask: 0xff)                           */
#define CAN1_TDB2_DATA6_Pos               (8UL)                     /*!< DATA6 (Bit 8)                                         */
#define CAN1_TDB2_DATA6_Msk               (0xff00UL)                /*!< DATA6 (Bitfield-Mask: 0xff)                           */
#define CAN1_TDB2_DATA7_Pos               (16UL)                    /*!< DATA7 (Bit 16)                                        */
#define CAN1_TDB2_DATA7_Msk               (0xff0000UL)              /*!< DATA7 (Bitfield-Mask: 0xff)                           */
#define CAN1_TDB2_DATA8_Pos               (24UL)                    /*!< DATA8 (Bit 24)                                        */
#define CAN1_TDB2_DATA8_Msk               (0xff000000UL)            /*!< DATA8 (Bitfield-Mask: 0xff)                           */
/* =========================================================  TDB3  ========================================================== */
#define CAN1_TDB3_DATA5_Pos               (0UL)                     /*!< DATA5 (Bit 0)                                         */
#define CAN1_TDB3_DATA5_Msk               (0xffUL)                  /*!< DATA5 (Bitfield-Mask: 0xff)                           */
#define CAN1_TDB3_DATA6_Pos               (8UL)                     /*!< DATA6 (Bit 8)                                         */
#define CAN1_TDB3_DATA6_Msk               (0xff00UL)                /*!< DATA6 (Bitfield-Mask: 0xff)                           */
#define CAN1_TDB3_DATA7_Pos               (16UL)                    /*!< DATA7 (Bit 16)                                        */
#define CAN1_TDB3_DATA7_Msk               (0xff0000UL)              /*!< DATA7 (Bitfield-Mask: 0xff)                           */
#define CAN1_TDB3_DATA8_Pos               (24UL)                    /*!< DATA8 (Bit 24)                                        */
#define CAN1_TDB3_DATA8_Msk               (0xff000000UL)            /*!< DATA8 (Bitfield-Mask: 0xff)                           */


/* =========================================================================================================================== */
/* ================                                         LPC_CAN2                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  MOD  ========================================================== */
#define CAN2_MOD_RM_Pos                   (0UL)                     /*!< RM (Bit 0)                                            */
#define CAN2_MOD_RM_Msk                   (0x1UL)                   /*!< RM (Bitfield-Mask: 0x01)                              */
#define CAN2_MOD_LOM_Pos                  (1UL)                     /*!< LOM (Bit 1)                                           */
#define CAN2_MOD_LOM_Msk                  (0x2UL)                   /*!< LOM (Bitfield-Mask: 0x01)                             */
#define CAN2_MOD_STM_Pos                  (2UL)                     /*!< STM (Bit 2)                                           */
#define CAN2_MOD_STM_Msk                  (0x4UL)                   /*!< STM (Bitfield-Mask: 0x01)                             */
#define CAN2_MOD_TPM_Pos                  (3UL)                     /*!< TPM (Bit 3)                                           */
#define CAN2_MOD_TPM_Msk                  (0x8UL)                   /*!< TPM (Bitfield-Mask: 0x01)                             */
#define CAN2_MOD_SM_Pos                   (4UL)                     /*!< SM (Bit 4)                                            */
#define CAN2_MOD_SM_Msk                   (0x10UL)                  /*!< SM (Bitfield-Mask: 0x01)                              */
#define CAN2_MOD_RPM_Pos                  (5UL)                     /*!< RPM (Bit 5)                                           */
#define CAN2_MOD_RPM_Msk                  (0x20UL)                  /*!< RPM (Bitfield-Mask: 0x01)                             */
#define CAN2_MOD_TM_Pos                   (7UL)                     /*!< TM (Bit 7)                                            */
#define CAN2_MOD_TM_Msk                   (0x80UL)                  /*!< TM (Bitfield-Mask: 0x01)                              */
/* ==========================================================  CMR  ========================================================== */
#define CAN2_CMR_TR_Pos                   (0UL)                     /*!< TR (Bit 0)                                            */
#define CAN2_CMR_TR_Msk                   (0x1UL)                   /*!< TR (Bitfield-Mask: 0x01)                              */
#define CAN2_CMR_AT_Pos                   (1UL)                     /*!< AT (Bit 1)                                            */
#define CAN2_CMR_AT_Msk                   (0x2UL)                   /*!< AT (Bitfield-Mask: 0x01)                              */
#define CAN2_CMR_RRB_Pos                  (2UL)                     /*!< RRB (Bit 2)                                           */
#define CAN2_CMR_RRB_Msk                  (0x4UL)                   /*!< RRB (Bitfield-Mask: 0x01)                             */
#define CAN2_CMR_CDO_Pos                  (3UL)                     /*!< CDO (Bit 3)                                           */
#define CAN2_CMR_CDO_Msk                  (0x8UL)                   /*!< CDO (Bitfield-Mask: 0x01)                             */
#define CAN2_CMR_SRR_Pos                  (4UL)                     /*!< SRR (Bit 4)                                           */
#define CAN2_CMR_SRR_Msk                  (0x10UL)                  /*!< SRR (Bitfield-Mask: 0x01)                             */
#define CAN2_CMR_STB1_Pos                 (5UL)                     /*!< STB1 (Bit 5)                                          */
#define CAN2_CMR_STB1_Msk                 (0x20UL)                  /*!< STB1 (Bitfield-Mask: 0x01)                            */
#define CAN2_CMR_STB2_Pos                 (6UL)                     /*!< STB2 (Bit 6)                                          */
#define CAN2_CMR_STB2_Msk                 (0x40UL)                  /*!< STB2 (Bitfield-Mask: 0x01)                            */
#define CAN2_CMR_STB3_Pos                 (7UL)                     /*!< STB3 (Bit 7)                                          */
#define CAN2_CMR_STB3_Msk                 (0x80UL)                  /*!< STB3 (Bitfield-Mask: 0x01)                            */
/* ==========================================================  GSR  ========================================================== */
#define CAN2_GSR_RBS_Pos                  (0UL)                     /*!< RBS (Bit 0)                                           */
#define CAN2_GSR_RBS_Msk                  (0x1UL)                   /*!< RBS (Bitfield-Mask: 0x01)                             */
#define CAN2_GSR_DOS_Pos                  (1UL)                     /*!< DOS (Bit 1)                                           */
#define CAN2_GSR_DOS_Msk                  (0x2UL)                   /*!< DOS (Bitfield-Mask: 0x01)                             */
#define CAN2_GSR_TBS_Pos                  (2UL)                     /*!< TBS (Bit 2)                                           */
#define CAN2_GSR_TBS_Msk                  (0x4UL)                   /*!< TBS (Bitfield-Mask: 0x01)                             */
#define CAN2_GSR_TCS_Pos                  (3UL)                     /*!< TCS (Bit 3)                                           */
#define CAN2_GSR_TCS_Msk                  (0x8UL)                   /*!< TCS (Bitfield-Mask: 0x01)                             */
#define CAN2_GSR_RS_Pos                   (4UL)                     /*!< RS (Bit 4)                                            */
#define CAN2_GSR_RS_Msk                   (0x10UL)                  /*!< RS (Bitfield-Mask: 0x01)                              */
#define CAN2_GSR_TS_Pos                   (5UL)                     /*!< TS (Bit 5)                                            */
#define CAN2_GSR_TS_Msk                   (0x20UL)                  /*!< TS (Bitfield-Mask: 0x01)                              */
#define CAN2_GSR_ES_Pos                   (6UL)                     /*!< ES (Bit 6)                                            */
#define CAN2_GSR_ES_Msk                   (0x40UL)                  /*!< ES (Bitfield-Mask: 0x01)                              */
#define CAN2_GSR_BS_Pos                   (7UL)                     /*!< BS (Bit 7)                                            */
#define CAN2_GSR_BS_Msk                   (0x80UL)                  /*!< BS (Bitfield-Mask: 0x01)                              */
#define CAN2_GSR_RXERR_Pos                (16UL)                    /*!< RXERR (Bit 16)                                        */
#define CAN2_GSR_RXERR_Msk                (0xff0000UL)              /*!< RXERR (Bitfield-Mask: 0xff)                           */
#define CAN2_GSR_TXERR_Pos                (24UL)                    /*!< TXERR (Bit 24)                                        */
#define CAN2_GSR_TXERR_Msk                (0xff000000UL)            /*!< TXERR (Bitfield-Mask: 0xff)                           */
/* ==========================================================  ICR  ========================================================== */
#define CAN2_ICR_RI_Pos                   (0UL)                     /*!< RI (Bit 0)                                            */
#define CAN2_ICR_RI_Msk                   (0x1UL)                   /*!< RI (Bitfield-Mask: 0x01)                              */
#define CAN2_ICR_TI1_Pos                  (1UL)                     /*!< TI1 (Bit 1)                                           */
#define CAN2_ICR_TI1_Msk                  (0x2UL)                   /*!< TI1 (Bitfield-Mask: 0x01)                             */
#define CAN2_ICR_EI_Pos                   (2UL)                     /*!< EI (Bit 2)                                            */
#define CAN2_ICR_EI_Msk                   (0x4UL)                   /*!< EI (Bitfield-Mask: 0x01)                              */
#define CAN2_ICR_DOI_Pos                  (3UL)                     /*!< DOI (Bit 3)                                           */
#define CAN2_ICR_DOI_Msk                  (0x8UL)                   /*!< DOI (Bitfield-Mask: 0x01)                             */
#define CAN2_ICR_WUI_Pos                  (4UL)                     /*!< WUI (Bit 4)                                           */
#define CAN2_ICR_WUI_Msk                  (0x10UL)                  /*!< WUI (Bitfield-Mask: 0x01)                             */
#define CAN2_ICR_EPI_Pos                  (5UL)                     /*!< EPI (Bit 5)                                           */
#define CAN2_ICR_EPI_Msk                  (0x20UL)                  /*!< EPI (Bitfield-Mask: 0x01)                             */
#define CAN2_ICR_ALI_Pos                  (6UL)                     /*!< ALI (Bit 6)                                           */
#define CAN2_ICR_ALI_Msk                  (0x40UL)                  /*!< ALI (Bitfield-Mask: 0x01)                             */
#define CAN2_ICR_BEI_Pos                  (7UL)                     /*!< BEI (Bit 7)                                           */
#define CAN2_ICR_BEI_Msk                  (0x80UL)                  /*!< BEI (Bitfield-Mask: 0x01)                             */
#define CAN2_ICR_IDI_Pos                  (8UL)                     /*!< IDI (Bit 8)                                           */
#define CAN2_ICR_IDI_Msk                  (0x100UL)                 /*!< IDI (Bitfield-Mask: 0x01)                             */
#define CAN2_ICR_TI2_Pos                  (9UL)                     /*!< TI2 (Bit 9)                                           */
#define CAN2_ICR_TI2_Msk                  (0x200UL)                 /*!< TI2 (Bitfield-Mask: 0x01)                             */
#define CAN2_ICR_TI3_Pos                  (10UL)                    /*!< TI3 (Bit 10)                                          */
#define CAN2_ICR_TI3_Msk                  (0x400UL)                 /*!< TI3 (Bitfield-Mask: 0x01)                             */
#define CAN2_ICR_ERRBIT4_0_Pos            (16UL)                    /*!< ERRBIT4_0 (Bit 16)                                    */
#define CAN2_ICR_ERRBIT4_0_Msk            (0x1f0000UL)              /*!< ERRBIT4_0 (Bitfield-Mask: 0x1f)                       */
#define CAN2_ICR_ERRDIR_Pos               (21UL)                    /*!< ERRDIR (Bit 21)                                       */
#define CAN2_ICR_ERRDIR_Msk               (0x200000UL)              /*!< ERRDIR (Bitfield-Mask: 0x01)                          */
#define CAN2_ICR_ERRC1_0_Pos              (22UL)                    /*!< ERRC1_0 (Bit 22)                                      */
#define CAN2_ICR_ERRC1_0_Msk              (0xc00000UL)              /*!< ERRC1_0 (Bitfield-Mask: 0x03)                         */
#define CAN2_ICR_ALCBIT_Pos               (24UL)                    /*!< ALCBIT (Bit 24)                                       */
#define CAN2_ICR_ALCBIT_Msk               (0xff000000UL)            /*!< ALCBIT (Bitfield-Mask: 0xff)                          */
/* ==========================================================  IER  ========================================================== */
#define CAN2_IER_RIE_Pos                  (0UL)                     /*!< RIE (Bit 0)                                           */
#define CAN2_IER_RIE_Msk                  (0x1UL)                   /*!< RIE (Bitfield-Mask: 0x01)                             */
#define CAN2_IER_TIE1_Pos                 (1UL)                     /*!< TIE1 (Bit 1)                                          */
#define CAN2_IER_TIE1_Msk                 (0x2UL)                   /*!< TIE1 (Bitfield-Mask: 0x01)                            */
#define CAN2_IER_EIE_Pos                  (2UL)                     /*!< EIE (Bit 2)                                           */
#define CAN2_IER_EIE_Msk                  (0x4UL)                   /*!< EIE (Bitfield-Mask: 0x01)                             */
#define CAN2_IER_DOIE_Pos                 (3UL)                     /*!< DOIE (Bit 3)                                          */
#define CAN2_IER_DOIE_Msk                 (0x8UL)                   /*!< DOIE (Bitfield-Mask: 0x01)                            */
#define CAN2_IER_WUIE_Pos                 (4UL)                     /*!< WUIE (Bit 4)                                          */
#define CAN2_IER_WUIE_Msk                 (0x10UL)                  /*!< WUIE (Bitfield-Mask: 0x01)                            */
#define CAN2_IER_EPIE_Pos                 (5UL)                     /*!< EPIE (Bit 5)                                          */
#define CAN2_IER_EPIE_Msk                 (0x20UL)                  /*!< EPIE (Bitfield-Mask: 0x01)                            */
#define CAN2_IER_ALIE_Pos                 (6UL)                     /*!< ALIE (Bit 6)                                          */
#define CAN2_IER_ALIE_Msk                 (0x40UL)                  /*!< ALIE (Bitfield-Mask: 0x01)                            */
#define CAN2_IER_BEIE_Pos                 (7UL)                     /*!< BEIE (Bit 7)                                          */
#define CAN2_IER_BEIE_Msk                 (0x80UL)                  /*!< BEIE (Bitfield-Mask: 0x01)                            */
#define CAN2_IER_IDIE_Pos                 (8UL)                     /*!< IDIE (Bit 8)                                          */
#define CAN2_IER_IDIE_Msk                 (0x100UL)                 /*!< IDIE (Bitfield-Mask: 0x01)                            */
#define CAN2_IER_TIE2_Pos                 (9UL)                     /*!< TIE2 (Bit 9)                                          */
#define CAN2_IER_TIE2_Msk                 (0x200UL)                 /*!< TIE2 (Bitfield-Mask: 0x01)                            */
#define CAN2_IER_TIE3_Pos                 (10UL)                    /*!< TIE3 (Bit 10)                                         */
#define CAN2_IER_TIE3_Msk                 (0x400UL)                 /*!< TIE3 (Bitfield-Mask: 0x01)                            */
/* ==========================================================  BTR  ========================================================== */
#define CAN2_BTR_BRP_Pos                  (0UL)                     /*!< BRP (Bit 0)                                           */
#define CAN2_BTR_BRP_Msk                  (0x3ffUL)                 /*!< BRP (Bitfield-Mask: 0x3ff)                            */
#define CAN2_BTR_SJW_Pos                  (14UL)                    /*!< SJW (Bit 14)                                          */
#define CAN2_BTR_SJW_Msk                  (0xc000UL)                /*!< SJW (Bitfield-Mask: 0x03)                             */
#define CAN2_BTR_TESG1_Pos                (16UL)                    /*!< TESG1 (Bit 16)                                        */
#define CAN2_BTR_TESG1_Msk                (0xf0000UL)               /*!< TESG1 (Bitfield-Mask: 0x0f)                           */
#define CAN2_BTR_TESG2_Pos                (20UL)                    /*!< TESG2 (Bit 20)                                        */
#define CAN2_BTR_TESG2_Msk                (0x700000UL)              /*!< TESG2 (Bitfield-Mask: 0x07)                           */
#define CAN2_BTR_SAM_Pos                  (23UL)                    /*!< SAM (Bit 23)                                          */
#define CAN2_BTR_SAM_Msk                  (0x800000UL)              /*!< SAM (Bitfield-Mask: 0x01)                             */
/* ==========================================================  EWL  ========================================================== */
#define CAN2_EWL_EWL_Pos                  (0UL)                     /*!< EWL (Bit 0)                                           */
#define CAN2_EWL_EWL_Msk                  (0xffUL)                  /*!< EWL (Bitfield-Mask: 0xff)                             */
/* ==========================================================  SR  =========================================================== */
#define CAN2_SR_RBS_1_Pos                 (0UL)                     /*!< RBS_1 (Bit 0)                                         */
#define CAN2_SR_RBS_1_Msk                 (0x1UL)                   /*!< RBS_1 (Bitfield-Mask: 0x01)                           */
#define CAN2_SR_DOS_1_Pos                 (1UL)                     /*!< DOS_1 (Bit 1)                                         */
#define CAN2_SR_DOS_1_Msk                 (0x2UL)                   /*!< DOS_1 (Bitfield-Mask: 0x01)                           */
#define CAN2_SR_TBS1_1_Pos                (2UL)                     /*!< TBS1_1 (Bit 2)                                        */
#define CAN2_SR_TBS1_1_Msk                (0x4UL)                   /*!< TBS1_1 (Bitfield-Mask: 0x01)                          */
#define CAN2_SR_TCS1_1_Pos                (3UL)                     /*!< TCS1_1 (Bit 3)                                        */
#define CAN2_SR_TCS1_1_Msk                (0x8UL)                   /*!< TCS1_1 (Bitfield-Mask: 0x01)                          */
#define CAN2_SR_RS_1_Pos                  (4UL)                     /*!< RS_1 (Bit 4)                                          */
#define CAN2_SR_RS_1_Msk                  (0x10UL)                  /*!< RS_1 (Bitfield-Mask: 0x01)                            */
#define CAN2_SR_TS1_1_Pos                 (5UL)                     /*!< TS1_1 (Bit 5)                                         */
#define CAN2_SR_TS1_1_Msk                 (0x20UL)                  /*!< TS1_1 (Bitfield-Mask: 0x01)                           */
#define CAN2_SR_ES_1_Pos                  (6UL)                     /*!< ES_1 (Bit 6)                                          */
#define CAN2_SR_ES_1_Msk                  (0x40UL)                  /*!< ES_1 (Bitfield-Mask: 0x01)                            */
#define CAN2_SR_BS_1_Pos                  (7UL)                     /*!< BS_1 (Bit 7)                                          */
#define CAN2_SR_BS_1_Msk                  (0x80UL)                  /*!< BS_1 (Bitfield-Mask: 0x01)                            */
#define CAN2_SR_RBS_2_Pos                 (8UL)                     /*!< RBS_2 (Bit 8)                                         */
#define CAN2_SR_RBS_2_Msk                 (0x100UL)                 /*!< RBS_2 (Bitfield-Mask: 0x01)                           */
#define CAN2_SR_DOS_2_Pos                 (9UL)                     /*!< DOS_2 (Bit 9)                                         */
#define CAN2_SR_DOS_2_Msk                 (0x200UL)                 /*!< DOS_2 (Bitfield-Mask: 0x01)                           */
#define CAN2_SR_TBS2_2_Pos                (10UL)                    /*!< TBS2_2 (Bit 10)                                       */
#define CAN2_SR_TBS2_2_Msk                (0x400UL)                 /*!< TBS2_2 (Bitfield-Mask: 0x01)                          */
#define CAN2_SR_TCS2_2_Pos                (11UL)                    /*!< TCS2_2 (Bit 11)                                       */
#define CAN2_SR_TCS2_2_Msk                (0x800UL)                 /*!< TCS2_2 (Bitfield-Mask: 0x01)                          */
#define CAN2_SR_RS_2_Pos                  (12UL)                    /*!< RS_2 (Bit 12)                                         */
#define CAN2_SR_RS_2_Msk                  (0x1000UL)                /*!< RS_2 (Bitfield-Mask: 0x01)                            */
#define CAN2_SR_TS2_2_Pos                 (13UL)                    /*!< TS2_2 (Bit 13)                                        */
#define CAN2_SR_TS2_2_Msk                 (0x2000UL)                /*!< TS2_2 (Bitfield-Mask: 0x01)                           */
#define CAN2_SR_ES_2_Pos                  (14UL)                    /*!< ES_2 (Bit 14)                                         */
#define CAN2_SR_ES_2_Msk                  (0x4000UL)                /*!< ES_2 (Bitfield-Mask: 0x01)                            */
#define CAN2_SR_BS_2_Pos                  (15UL)                    /*!< BS_2 (Bit 15)                                         */
#define CAN2_SR_BS_2_Msk                  (0x8000UL)                /*!< BS_2 (Bitfield-Mask: 0x01)                            */
#define CAN2_SR_RBS_3_Pos                 (16UL)                    /*!< RBS_3 (Bit 16)                                        */
#define CAN2_SR_RBS_3_Msk                 (0x10000UL)               /*!< RBS_3 (Bitfield-Mask: 0x01)                           */
#define CAN2_SR_DOS_3_Pos                 (17UL)                    /*!< DOS_3 (Bit 17)                                        */
#define CAN2_SR_DOS_3_Msk                 (0x20000UL)               /*!< DOS_3 (Bitfield-Mask: 0x01)                           */
#define CAN2_SR_TBS3_3_Pos                (18UL)                    /*!< TBS3_3 (Bit 18)                                       */
#define CAN2_SR_TBS3_3_Msk                (0x40000UL)               /*!< TBS3_3 (Bitfield-Mask: 0x01)                          */
#define CAN2_SR_TCS3_3_Pos                (19UL)                    /*!< TCS3_3 (Bit 19)                                       */
#define CAN2_SR_TCS3_3_Msk                (0x80000UL)               /*!< TCS3_3 (Bitfield-Mask: 0x01)                          */
#define CAN2_SR_RS_3_Pos                  (20UL)                    /*!< RS_3 (Bit 20)                                         */
#define CAN2_SR_RS_3_Msk                  (0x100000UL)              /*!< RS_3 (Bitfield-Mask: 0x01)                            */
#define CAN2_SR_TS3_3_Pos                 (21UL)                    /*!< TS3_3 (Bit 21)                                        */
#define CAN2_SR_TS3_3_Msk                 (0x200000UL)              /*!< TS3_3 (Bitfield-Mask: 0x01)                           */
#define CAN2_SR_ES_3_Pos                  (22UL)                    /*!< ES_3 (Bit 22)                                         */
#define CAN2_SR_ES_3_Msk                  (0x400000UL)              /*!< ES_3 (Bitfield-Mask: 0x01)                            */
#define CAN2_SR_BS_3_Pos                  (23UL)                    /*!< BS_3 (Bit 23)                                         */
#define CAN2_SR_BS_3_Msk                  (0x800000UL)              /*!< BS_3 (Bitfield-Mask: 0x01)                            */
/* ==========================================================  RFS  ========================================================== */
#define CAN2_RFS_IDINDEX_Pos              (0UL)                     /*!< IDINDEX (Bit 0)                                       */
#define CAN2_RFS_IDINDEX_Msk              (0x3ffUL)                 /*!< IDINDEX (Bitfield-Mask: 0x3ff)                        */
#define CAN2_RFS_BP_Pos                   (10UL)                    /*!< BP (Bit 10)                                           */
#define CAN2_RFS_BP_Msk                   (0x400UL)                 /*!< BP (Bitfield-Mask: 0x01)                              */
#define CAN2_RFS_DLC_Pos                  (16UL)                    /*!< DLC (Bit 16)                                          */
#define CAN2_RFS_DLC_Msk                  (0xf0000UL)               /*!< DLC (Bitfield-Mask: 0x0f)                             */
#define CAN2_RFS_RTR_Pos                  (30UL)                    /*!< RTR (Bit 30)                                          */
#define CAN2_RFS_RTR_Msk                  (0x40000000UL)            /*!< RTR (Bitfield-Mask: 0x01)                             */
#define CAN2_RFS_FF_Pos                   (31UL)                    /*!< FF (Bit 31)                                           */
#define CAN2_RFS_FF_Msk                   (0x80000000UL)            /*!< FF (Bitfield-Mask: 0x01)                              */
/* ==========================================================  RID  ========================================================== */
#define CAN2_RID_ID_Pos                   (0UL)                     /*!< ID (Bit 0)                                            */
#define CAN2_RID_ID_Msk                   (0x7ffUL)                 /*!< ID (Bitfield-Mask: 0x7ff)                             */
/* ==========================================================  RDA  ========================================================== */
#define CAN2_RDA_DATA1_Pos                (0UL)                     /*!< DATA1 (Bit 0)                                         */
#define CAN2_RDA_DATA1_Msk                (0xffUL)                  /*!< DATA1 (Bitfield-Mask: 0xff)                           */
#define CAN2_RDA_DATA2_Pos                (8UL)                     /*!< DATA2 (Bit 8)                                         */
#define CAN2_RDA_DATA2_Msk                (0xff00UL)                /*!< DATA2 (Bitfield-Mask: 0xff)                           */
#define CAN2_RDA_DATA3_Pos                (16UL)                    /*!< DATA3 (Bit 16)                                        */
#define CAN2_RDA_DATA3_Msk                (0xff0000UL)              /*!< DATA3 (Bitfield-Mask: 0xff)                           */
#define CAN2_RDA_DATA4_Pos                (24UL)                    /*!< DATA4 (Bit 24)                                        */
#define CAN2_RDA_DATA4_Msk                (0xff000000UL)            /*!< DATA4 (Bitfield-Mask: 0xff)                           */
/* ==========================================================  RDB  ========================================================== */
#define CAN2_RDB_DATA5_Pos                (0UL)                     /*!< DATA5 (Bit 0)                                         */
#define CAN2_RDB_DATA5_Msk                (0xffUL)                  /*!< DATA5 (Bitfield-Mask: 0xff)                           */
#define CAN2_RDB_DATA6_Pos                (8UL)                     /*!< DATA6 (Bit 8)                                         */
#define CAN2_RDB_DATA6_Msk                (0xff00UL)                /*!< DATA6 (Bitfield-Mask: 0xff)                           */
#define CAN2_RDB_DATA7_Pos                (16UL)                    /*!< DATA7 (Bit 16)                                        */
#define CAN2_RDB_DATA7_Msk                (0xff0000UL)              /*!< DATA7 (Bitfield-Mask: 0xff)                           */
#define CAN2_RDB_DATA8_Pos                (24UL)                    /*!< DATA8 (Bit 24)                                        */
#define CAN2_RDB_DATA8_Msk                (0xff000000UL)            /*!< DATA8 (Bitfield-Mask: 0xff)                           */
/* =========================================================  TFI1  ========================================================== */
#define CAN2_TFI1_PRIO_Pos                (0UL)                     /*!< PRIO (Bit 0)                                          */
#define CAN2_TFI1_PRIO_Msk                (0xffUL)                  /*!< PRIO (Bitfield-Mask: 0xff)                            */
#define CAN2_TFI1_DLC_Pos                 (16UL)                    /*!< DLC (Bit 16)                                          */
#define CAN2_TFI1_DLC_Msk                 (0xf0000UL)               /*!< DLC (Bitfield-Mask: 0x0f)                             */
#define CAN2_TFI1_RTR_Pos                 (30UL)                    /*!< RTR (Bit 30)                                          */
#define CAN2_TFI1_RTR_Msk                 (0x40000000UL)            /*!< RTR (Bitfield-Mask: 0x01)                             */
#define CAN2_TFI1_FF_Pos                  (31UL)                    /*!< FF (Bit 31)                                           */
#define CAN2_TFI1_FF_Msk                  (0x80000000UL)            /*!< FF (Bitfield-Mask: 0x01)                              */
/* =========================================================  TFI2  ========================================================== */
#define CAN2_TFI2_PRIO_Pos                (0UL)                     /*!< PRIO (Bit 0)                                          */
#define CAN2_TFI2_PRIO_Msk                (0xffUL)                  /*!< PRIO (Bitfield-Mask: 0xff)                            */
#define CAN2_TFI2_DLC_Pos                 (16UL)                    /*!< DLC (Bit 16)                                          */
#define CAN2_TFI2_DLC_Msk                 (0xf0000UL)               /*!< DLC (Bitfield-Mask: 0x0f)                             */
#define CAN2_TFI2_RTR_Pos                 (30UL)                    /*!< RTR (Bit 30)                                          */
#define CAN2_TFI2_RTR_Msk                 (0x40000000UL)            /*!< RTR (Bitfield-Mask: 0x01)                             */
#define CAN2_TFI2_FF_Pos                  (31UL)                    /*!< FF (Bit 31)                                           */
#define CAN2_TFI2_FF_Msk                  (0x80000000UL)            /*!< FF (Bitfield-Mask: 0x01)                              */
/* =========================================================  TFI3  ========================================================== */
#define CAN2_TFI3_PRIO_Pos                (0UL)                     /*!< PRIO (Bit 0)                                          */
#define CAN2_TFI3_PRIO_Msk                (0xffUL)                  /*!< PRIO (Bitfield-Mask: 0xff)                            */
#define CAN2_TFI3_DLC_Pos                 (16UL)                    /*!< DLC (Bit 16)                                          */
#define CAN2_TFI3_DLC_Msk                 (0xf0000UL)               /*!< DLC (Bitfield-Mask: 0x0f)                             */
#define CAN2_TFI3_RTR_Pos                 (30UL)                    /*!< RTR (Bit 30)                                          */
#define CAN2_TFI3_RTR_Msk                 (0x40000000UL)            /*!< RTR (Bitfield-Mask: 0x01)                             */
#define CAN2_TFI3_FF_Pos                  (31UL)                    /*!< FF (Bit 31)                                           */
#define CAN2_TFI3_FF_Msk                  (0x80000000UL)            /*!< FF (Bitfield-Mask: 0x01)                              */
/* =========================================================  TID1  ========================================================== */
#define CAN2_TID1_ID_Pos                  (0UL)                     /*!< ID (Bit 0)                                            */
#define CAN2_TID1_ID_Msk                  (0x7ffUL)                 /*!< ID (Bitfield-Mask: 0x7ff)                             */
/* =========================================================  TID2  ========================================================== */
#define CAN2_TID2_ID_Pos                  (0UL)                     /*!< ID (Bit 0)                                            */
#define CAN2_TID2_ID_Msk                  (0x7ffUL)                 /*!< ID (Bitfield-Mask: 0x7ff)                             */
/* =========================================================  TID3  ========================================================== */
#define CAN2_TID3_ID_Pos                  (0UL)                     /*!< ID (Bit 0)                                            */
#define CAN2_TID3_ID_Msk                  (0x7ffUL)                 /*!< ID (Bitfield-Mask: 0x7ff)                             */
/* =========================================================  TDA1  ========================================================== */
#define CAN2_TDA1_DATA1_Pos               (0UL)                     /*!< DATA1 (Bit 0)                                         */
#define CAN2_TDA1_DATA1_Msk               (0xffUL)                  /*!< DATA1 (Bitfield-Mask: 0xff)                           */
#define CAN2_TDA1_DATA2_Pos               (8UL)                     /*!< DATA2 (Bit 8)                                         */
#define CAN2_TDA1_DATA2_Msk               (0xff00UL)                /*!< DATA2 (Bitfield-Mask: 0xff)                           */
#define CAN2_TDA1_DATA3_Pos               (16UL)                    /*!< DATA3 (Bit 16)                                        */
#define CAN2_TDA1_DATA3_Msk               (0xff0000UL)              /*!< DATA3 (Bitfield-Mask: 0xff)                           */
#define CAN2_TDA1_DATA4_Pos               (24UL)                    /*!< DATA4 (Bit 24)                                        */
#define CAN2_TDA1_DATA4_Msk               (0xff000000UL)            /*!< DATA4 (Bitfield-Mask: 0xff)                           */
/* =========================================================  TDA2  ========================================================== */
#define CAN2_TDA2_DATA1_Pos               (0UL)                     /*!< DATA1 (Bit 0)                                         */
#define CAN2_TDA2_DATA1_Msk               (0xffUL)                  /*!< DATA1 (Bitfield-Mask: 0xff)                           */
#define CAN2_TDA2_DATA2_Pos               (8UL)                     /*!< DATA2 (Bit 8)                                         */
#define CAN2_TDA2_DATA2_Msk               (0xff00UL)                /*!< DATA2 (Bitfield-Mask: 0xff)                           */
#define CAN2_TDA2_DATA3_Pos               (16UL)                    /*!< DATA3 (Bit 16)                                        */
#define CAN2_TDA2_DATA3_Msk               (0xff0000UL)              /*!< DATA3 (Bitfield-Mask: 0xff)                           */
#define CAN2_TDA2_DATA4_Pos               (24UL)                    /*!< DATA4 (Bit 24)                                        */
#define CAN2_TDA2_DATA4_Msk               (0xff000000UL)            /*!< DATA4 (Bitfield-Mask: 0xff)                           */
/* =========================================================  TDA3  ========================================================== */
#define CAN2_TDA3_DATA1_Pos               (0UL)                     /*!< DATA1 (Bit 0)                                         */
#define CAN2_TDA3_DATA1_Msk               (0xffUL)                  /*!< DATA1 (Bitfield-Mask: 0xff)                           */
#define CAN2_TDA3_DATA2_Pos               (8UL)                     /*!< DATA2 (Bit 8)                                         */
#define CAN2_TDA3_DATA2_Msk               (0xff00UL)                /*!< DATA2 (Bitfield-Mask: 0xff)                           */
#define CAN2_TDA3_DATA3_Pos               (16UL)                    /*!< DATA3 (Bit 16)                                        */
#define CAN2_TDA3_DATA3_Msk               (0xff0000UL)              /*!< DATA3 (Bitfield-Mask: 0xff)                           */
#define CAN2_TDA3_DATA4_Pos               (24UL)                    /*!< DATA4 (Bit 24)                                        */
#define CAN2_TDA3_DATA4_Msk               (0xff000000UL)            /*!< DATA4 (Bitfield-Mask: 0xff)                           */
/* =========================================================  TDB1  ========================================================== */
#define CAN2_TDB1_DATA5_Pos               (0UL)                     /*!< DATA5 (Bit 0)                                         */
#define CAN2_TDB1_DATA5_Msk               (0xffUL)                  /*!< DATA5 (Bitfield-Mask: 0xff)                           */
#define CAN2_TDB1_DATA6_Pos               (8UL)                     /*!< DATA6 (Bit 8)                                         */
#define CAN2_TDB1_DATA6_Msk               (0xff00UL)                /*!< DATA6 (Bitfield-Mask: 0xff)                           */
#define CAN2_TDB1_DATA7_Pos               (16UL)                    /*!< DATA7 (Bit 16)                                        */
#define CAN2_TDB1_DATA7_Msk               (0xff0000UL)              /*!< DATA7 (Bitfield-Mask: 0xff)                           */
#define CAN2_TDB1_DATA8_Pos               (24UL)                    /*!< DATA8 (Bit 24)                                        */
#define CAN2_TDB1_DATA8_Msk               (0xff000000UL)            /*!< DATA8 (Bitfield-Mask: 0xff)                           */
/* =========================================================  TDB2  ========================================================== */
#define CAN2_TDB2_DATA5_Pos               (0UL)                     /*!< DATA5 (Bit 0)                                         */
#define CAN2_TDB2_DATA5_Msk               (0xffUL)                  /*!< DATA5 (Bitfield-Mask: 0xff)                           */
#define CAN2_TDB2_DATA6_Pos               (8UL)                     /*!< DATA6 (Bit 8)                                         */
#define CAN2_TDB2_DATA6_Msk               (0xff00UL)                /*!< DATA6 (Bitfield-Mask: 0xff)                           */
#define CAN2_TDB2_DATA7_Pos               (16UL)                    /*!< DATA7 (Bit 16)                                        */
#define CAN2_TDB2_DATA7_Msk               (0xff0000UL)              /*!< DATA7 (Bitfield-Mask: 0xff)                           */
#define CAN2_TDB2_DATA8_Pos               (24UL)                    /*!< DATA8 (Bit 24)                                        */
#define CAN2_TDB2_DATA8_Msk               (0xff000000UL)            /*!< DATA8 (Bitfield-Mask: 0xff)                           */
/* =========================================================  TDB3  ========================================================== */
#define CAN2_TDB3_DATA5_Pos               (0UL)                     /*!< DATA5 (Bit 0)                                         */
#define CAN2_TDB3_DATA5_Msk               (0xffUL)                  /*!< DATA5 (Bitfield-Mask: 0xff)                           */
#define CAN2_TDB3_DATA6_Pos               (8UL)                     /*!< DATA6 (Bit 8)                                         */
#define CAN2_TDB3_DATA6_Msk               (0xff00UL)                /*!< DATA6 (Bitfield-Mask: 0xff)                           */
#define CAN2_TDB3_DATA7_Pos               (16UL)                    /*!< DATA7 (Bit 16)                                        */
#define CAN2_TDB3_DATA7_Msk               (0xff0000UL)              /*!< DATA7 (Bitfield-Mask: 0xff)                           */
#define CAN2_TDB3_DATA8_Pos               (24UL)                    /*!< DATA8 (Bit 24)                                        */
#define CAN2_TDB3_DATA8_Msk               (0xff000000UL)            /*!< DATA8 (Bitfield-Mask: 0xff)                           */


/* =========================================================================================================================== */
/* ================                                         LPC_SSP0                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define SSP0_CR0_DSS_Pos                  (0UL)                     /*!< DSS (Bit 0)                                           */
#define SSP0_CR0_DSS_Msk                  (0xfUL)                   /*!< DSS (Bitfield-Mask: 0x0f)                             */
#define SSP0_CR0_FRF_Pos                  (4UL)                     /*!< FRF (Bit 4)                                           */
#define SSP0_CR0_FRF_Msk                  (0x30UL)                  /*!< FRF (Bitfield-Mask: 0x03)                             */
#define SSP0_CR0_CPOL_Pos                 (6UL)                     /*!< CPOL (Bit 6)                                          */
#define SSP0_CR0_CPOL_Msk                 (0x40UL)                  /*!< CPOL (Bitfield-Mask: 0x01)                            */
#define SSP0_CR0_CPHA_Pos                 (7UL)                     /*!< CPHA (Bit 7)                                          */
#define SSP0_CR0_CPHA_Msk                 (0x80UL)                  /*!< CPHA (Bitfield-Mask: 0x01)                            */
#define SSP0_CR0_SCR_Pos                  (8UL)                     /*!< SCR (Bit 8)                                           */
#define SSP0_CR0_SCR_Msk                  (0xff00UL)                /*!< SCR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  CR1  ========================================================== */
#define SSP0_CR1_LBM_Pos                  (0UL)                     /*!< LBM (Bit 0)                                           */
#define SSP0_CR1_LBM_Msk                  (0x1UL)                   /*!< LBM (Bitfield-Mask: 0x01)                             */
#define SSP0_CR1_SSE_Pos                  (1UL)                     /*!< SSE (Bit 1)                                           */
#define SSP0_CR1_SSE_Msk                  (0x2UL)                   /*!< SSE (Bitfield-Mask: 0x01)                             */
#define SSP0_CR1_MS_Pos                   (2UL)                     /*!< MS (Bit 2)                                            */
#define SSP0_CR1_MS_Msk                   (0x4UL)                   /*!< MS (Bitfield-Mask: 0x01)                              */
#define SSP0_CR1_SOD_Pos                  (3UL)                     /*!< SOD (Bit 3)                                           */
#define SSP0_CR1_SOD_Msk                  (0x8UL)                   /*!< SOD (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DR  =========================================================== */
#define SSP0_DR_DATA_Pos                  (0UL)                     /*!< DATA (Bit 0)                                          */
#define SSP0_DR_DATA_Msk                  (0xffffUL)                /*!< DATA (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  SR  =========================================================== */
#define SSP0_SR_TFE_Pos                   (0UL)                     /*!< TFE (Bit 0)                                           */
#define SSP0_SR_TFE_Msk                   (0x1UL)                   /*!< TFE (Bitfield-Mask: 0x01)                             */
#define SSP0_SR_TNF_Pos                   (1UL)                     /*!< TNF (Bit 1)                                           */
#define SSP0_SR_TNF_Msk                   (0x2UL)                   /*!< TNF (Bitfield-Mask: 0x01)                             */
#define SSP0_SR_RNE_Pos                   (2UL)                     /*!< RNE (Bit 2)                                           */
#define SSP0_SR_RNE_Msk                   (0x4UL)                   /*!< RNE (Bitfield-Mask: 0x01)                             */
#define SSP0_SR_RFF_Pos                   (3UL)                     /*!< RFF (Bit 3)                                           */
#define SSP0_SR_RFF_Msk                   (0x8UL)                   /*!< RFF (Bitfield-Mask: 0x01)                             */
#define SSP0_SR_BSY_Pos                   (4UL)                     /*!< BSY (Bit 4)                                           */
#define SSP0_SR_BSY_Msk                   (0x10UL)                  /*!< BSY (Bitfield-Mask: 0x01)                             */
/* =========================================================  CPSR  ========================================================== */
#define SSP0_CPSR_CPSDVSR_Pos             (0UL)                     /*!< CPSDVSR (Bit 0)                                       */
#define SSP0_CPSR_CPSDVSR_Msk             (0xffUL)                  /*!< CPSDVSR (Bitfield-Mask: 0xff)                         */
/* =========================================================  IMSC  ========================================================== */
#define SSP0_IMSC_RORIM_Pos               (0UL)                     /*!< RORIM (Bit 0)                                         */
#define SSP0_IMSC_RORIM_Msk               (0x1UL)                   /*!< RORIM (Bitfield-Mask: 0x01)                           */
#define SSP0_IMSC_RTIM_Pos                (1UL)                     /*!< RTIM (Bit 1)                                          */
#define SSP0_IMSC_RTIM_Msk                (0x2UL)                   /*!< RTIM (Bitfield-Mask: 0x01)                            */
#define SSP0_IMSC_RXIM_Pos                (2UL)                     /*!< RXIM (Bit 2)                                          */
#define SSP0_IMSC_RXIM_Msk                (0x4UL)                   /*!< RXIM (Bitfield-Mask: 0x01)                            */
#define SSP0_IMSC_TXIM_Pos                (3UL)                     /*!< TXIM (Bit 3)                                          */
#define SSP0_IMSC_TXIM_Msk                (0x8UL)                   /*!< TXIM (Bitfield-Mask: 0x01)                            */
/* ==========================================================  RIS  ========================================================== */
#define SSP0_RIS_RORRIS_Pos               (0UL)                     /*!< RORRIS (Bit 0)                                        */
#define SSP0_RIS_RORRIS_Msk               (0x1UL)                   /*!< RORRIS (Bitfield-Mask: 0x01)                          */
#define SSP0_RIS_RTRIS_Pos                (1UL)                     /*!< RTRIS (Bit 1)                                         */
#define SSP0_RIS_RTRIS_Msk                (0x2UL)                   /*!< RTRIS (Bitfield-Mask: 0x01)                           */
#define SSP0_RIS_RXRIS_Pos                (2UL)                     /*!< RXRIS (Bit 2)                                         */
#define SSP0_RIS_RXRIS_Msk                (0x4UL)                   /*!< RXRIS (Bitfield-Mask: 0x01)                           */
#define SSP0_RIS_TXRIS_Pos                (3UL)                     /*!< TXRIS (Bit 3)                                         */
#define SSP0_RIS_TXRIS_Msk                (0x8UL)                   /*!< TXRIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  MIS  ========================================================== */
#define SSP0_MIS_RORMIS_Pos               (0UL)                     /*!< RORMIS (Bit 0)                                        */
#define SSP0_MIS_RORMIS_Msk               (0x1UL)                   /*!< RORMIS (Bitfield-Mask: 0x01)                          */
#define SSP0_MIS_RTMIS_Pos                (1UL)                     /*!< RTMIS (Bit 1)                                         */
#define SSP0_MIS_RTMIS_Msk                (0x2UL)                   /*!< RTMIS (Bitfield-Mask: 0x01)                           */
#define SSP0_MIS_RXMIS_Pos                (2UL)                     /*!< RXMIS (Bit 2)                                         */
#define SSP0_MIS_RXMIS_Msk                (0x4UL)                   /*!< RXMIS (Bitfield-Mask: 0x01)                           */
#define SSP0_MIS_TXMIS_Pos                (3UL)                     /*!< TXMIS (Bit 3)                                         */
#define SSP0_MIS_TXMIS_Msk                (0x8UL)                   /*!< TXMIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  ICR  ========================================================== */
#define SSP0_ICR_RORIC_Pos                (0UL)                     /*!< RORIC (Bit 0)                                         */
#define SSP0_ICR_RORIC_Msk                (0x1UL)                   /*!< RORIC (Bitfield-Mask: 0x01)                           */
#define SSP0_ICR_RTIC_Pos                 (1UL)                     /*!< RTIC (Bit 1)                                          */
#define SSP0_ICR_RTIC_Msk                 (0x2UL)                   /*!< RTIC (Bitfield-Mask: 0x01)                            */
/* =========================================================  DMACR  ========================================================= */
#define SSP0_DMACR_RXDMAE_Pos             (0UL)                     /*!< RXDMAE (Bit 0)                                        */
#define SSP0_DMACR_RXDMAE_Msk             (0x1UL)                   /*!< RXDMAE (Bitfield-Mask: 0x01)                          */
#define SSP0_DMACR_TXDMAE_Pos             (1UL)                     /*!< TXDMAE (Bit 1)                                        */
#define SSP0_DMACR_TXDMAE_Msk             (0x2UL)                   /*!< TXDMAE (Bitfield-Mask: 0x01)                          */


/* =========================================================================================================================== */
/* ================                                          LPC_DAC                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define DAC_CR_VALUE_Pos                  (6UL)                     /*!< VALUE (Bit 6)                                         */
#define DAC_CR_VALUE_Msk                  (0xffc0UL)                /*!< VALUE (Bitfield-Mask: 0x3ff)                          */
#define DAC_CR_BIAS_Pos                   (16UL)                    /*!< BIAS (Bit 16)                                         */
#define DAC_CR_BIAS_Msk                   (0x10000UL)               /*!< BIAS (Bitfield-Mask: 0x01)                            */
/* =========================================================  CTRL  ========================================================== */
#define DAC_CTRL_INT_DMA_REQ_Pos          (0UL)                     /*!< INT_DMA_REQ (Bit 0)                                   */
#define DAC_CTRL_INT_DMA_REQ_Msk          (0x1UL)                   /*!< INT_DMA_REQ (Bitfield-Mask: 0x01)                     */
#define DAC_CTRL_DBLBUF_ENA_Pos           (1UL)                     /*!< DBLBUF_ENA (Bit 1)                                    */
#define DAC_CTRL_DBLBUF_ENA_Msk           (0x2UL)                   /*!< DBLBUF_ENA (Bitfield-Mask: 0x01)                      */
#define DAC_CTRL_CNT_ENA_Pos              (2UL)                     /*!< CNT_ENA (Bit 2)                                       */
#define DAC_CTRL_CNT_ENA_Msk              (0x4UL)                   /*!< CNT_ENA (Bitfield-Mask: 0x01)                         */
#define DAC_CTRL_DMA_ENA_Pos              (3UL)                     /*!< DMA_ENA (Bit 3)                                       */
#define DAC_CTRL_DMA_ENA_Msk              (0x8UL)                   /*!< DMA_ENA (Bitfield-Mask: 0x01)                         */
/* ========================================================  CNTVAL  ========================================================= */
#define DAC_CNTVAL_VALUE_Pos              (0UL)                     /*!< VALUE (Bit 0)                                         */
#define DAC_CNTVAL_VALUE_Msk              (0xffffUL)                /*!< VALUE (Bitfield-Mask: 0xffff)                         */


/* =========================================================================================================================== */
/* ================                                        LPC_TIMER2                                         ================ */
/* =========================================================================================================================== */

/* ==========================================================  IR  =========================================================== */
#define TIMER2_IR_MR0INT_Pos              (0UL)                     /*!< MR0INT (Bit 0)                                        */
#define TIMER2_IR_MR0INT_Msk              (0x1UL)                   /*!< MR0INT (Bitfield-Mask: 0x01)                          */
#define TIMER2_IR_MR1INT_Pos              (1UL)                     /*!< MR1INT (Bit 1)                                        */
#define TIMER2_IR_MR1INT_Msk              (0x2UL)                   /*!< MR1INT (Bitfield-Mask: 0x01)                          */
#define TIMER2_IR_MR2INT_Pos              (2UL)                     /*!< MR2INT (Bit 2)                                        */
#define TIMER2_IR_MR2INT_Msk              (0x4UL)                   /*!< MR2INT (Bitfield-Mask: 0x01)                          */
#define TIMER2_IR_MR3INT_Pos              (3UL)                     /*!< MR3INT (Bit 3)                                        */
#define TIMER2_IR_MR3INT_Msk              (0x8UL)                   /*!< MR3INT (Bitfield-Mask: 0x01)                          */
#define TIMER2_IR_CR0INT_Pos              (4UL)                     /*!< CR0INT (Bit 4)                                        */
#define TIMER2_IR_CR0INT_Msk              (0x10UL)                  /*!< CR0INT (Bitfield-Mask: 0x01)                          */
#define TIMER2_IR_CR1INT_Pos              (5UL)                     /*!< CR1INT (Bit 5)                                        */
#define TIMER2_IR_CR1INT_Msk              (0x20UL)                  /*!< CR1INT (Bitfield-Mask: 0x01)                          */
/* ==========================================================  TCR  ========================================================== */
#define TIMER2_TCR_CEN_Pos                (0UL)                     /*!< CEN (Bit 0)                                           */
#define TIMER2_TCR_CEN_Msk                (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
#define TIMER2_TCR_CRST_Pos               (1UL)                     /*!< CRST (Bit 1)                                          */
#define TIMER2_TCR_CRST_Msk               (0x2UL)                   /*!< CRST (Bitfield-Mask: 0x01)                            */
/* ==========================================================  TC  =========================================================== */
#define TIMER2_TC_TC_Pos                  (0UL)                     /*!< TC (Bit 0)                                            */
#define TIMER2_TC_TC_Msk                  (0xffffffffUL)            /*!< TC (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  PR  =========================================================== */
#define TIMER2_PR_PM_Pos                  (0UL)                     /*!< PM (Bit 0)                                            */
#define TIMER2_PR_PM_Msk                  (0xffffffffUL)            /*!< PM (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  PC  =========================================================== */
#define TIMER2_PC_PC_Pos                  (0UL)                     /*!< PC (Bit 0)                                            */
#define TIMER2_PC_PC_Msk                  (0xffffffffUL)            /*!< PC (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  MCR  ========================================================== */
#define TIMER2_MCR_MR0I_Pos               (0UL)                     /*!< MR0I (Bit 0)                                          */
#define TIMER2_MCR_MR0I_Msk               (0x1UL)                   /*!< MR0I (Bitfield-Mask: 0x01)                            */
#define TIMER2_MCR_MR0R_Pos               (1UL)                     /*!< MR0R (Bit 1)                                          */
#define TIMER2_MCR_MR0R_Msk               (0x2UL)                   /*!< MR0R (Bitfield-Mask: 0x01)                            */
#define TIMER2_MCR_MR0S_Pos               (2UL)                     /*!< MR0S (Bit 2)                                          */
#define TIMER2_MCR_MR0S_Msk               (0x4UL)                   /*!< MR0S (Bitfield-Mask: 0x01)                            */
#define TIMER2_MCR_MR1I_Pos               (3UL)                     /*!< MR1I (Bit 3)                                          */
#define TIMER2_MCR_MR1I_Msk               (0x8UL)                   /*!< MR1I (Bitfield-Mask: 0x01)                            */
#define TIMER2_MCR_MR1R_Pos               (4UL)                     /*!< MR1R (Bit 4)                                          */
#define TIMER2_MCR_MR1R_Msk               (0x10UL)                  /*!< MR1R (Bitfield-Mask: 0x01)                            */
#define TIMER2_MCR_MR1S_Pos               (5UL)                     /*!< MR1S (Bit 5)                                          */
#define TIMER2_MCR_MR1S_Msk               (0x20UL)                  /*!< MR1S (Bitfield-Mask: 0x01)                            */
#define TIMER2_MCR_MR2I_Pos               (6UL)                     /*!< MR2I (Bit 6)                                          */
#define TIMER2_MCR_MR2I_Msk               (0x40UL)                  /*!< MR2I (Bitfield-Mask: 0x01)                            */
#define TIMER2_MCR_MR2R_Pos               (7UL)                     /*!< MR2R (Bit 7)                                          */
#define TIMER2_MCR_MR2R_Msk               (0x80UL)                  /*!< MR2R (Bitfield-Mask: 0x01)                            */
#define TIMER2_MCR_MR2S_Pos               (8UL)                     /*!< MR2S (Bit 8)                                          */
#define TIMER2_MCR_MR2S_Msk               (0x100UL)                 /*!< MR2S (Bitfield-Mask: 0x01)                            */
#define TIMER2_MCR_MR3I_Pos               (9UL)                     /*!< MR3I (Bit 9)                                          */
#define TIMER2_MCR_MR3I_Msk               (0x200UL)                 /*!< MR3I (Bitfield-Mask: 0x01)                            */
#define TIMER2_MCR_MR3R_Pos               (10UL)                    /*!< MR3R (Bit 10)                                         */
#define TIMER2_MCR_MR3R_Msk               (0x400UL)                 /*!< MR3R (Bitfield-Mask: 0x01)                            */
#define TIMER2_MCR_MR3S_Pos               (11UL)                    /*!< MR3S (Bit 11)                                         */
#define TIMER2_MCR_MR3S_Msk               (0x800UL)                 /*!< MR3S (Bitfield-Mask: 0x01)                            */
/* ==========================================================  CCR  ========================================================== */
#define TIMER2_CCR_CAP0RE_Pos             (0UL)                     /*!< CAP0RE (Bit 0)                                        */
#define TIMER2_CCR_CAP0RE_Msk             (0x1UL)                   /*!< CAP0RE (Bitfield-Mask: 0x01)                          */
#define TIMER2_CCR_CAP0FE_Pos             (1UL)                     /*!< CAP0FE (Bit 1)                                        */
#define TIMER2_CCR_CAP0FE_Msk             (0x2UL)                   /*!< CAP0FE (Bitfield-Mask: 0x01)                          */
#define TIMER2_CCR_CAP0I_Pos              (2UL)                     /*!< CAP0I (Bit 2)                                         */
#define TIMER2_CCR_CAP0I_Msk              (0x4UL)                   /*!< CAP0I (Bitfield-Mask: 0x01)                           */
#define TIMER2_CCR_CAP1RE_Pos             (3UL)                     /*!< CAP1RE (Bit 3)                                        */
#define TIMER2_CCR_CAP1RE_Msk             (0x8UL)                   /*!< CAP1RE (Bitfield-Mask: 0x01)                          */
#define TIMER2_CCR_CAP1FE_Pos             (4UL)                     /*!< CAP1FE (Bit 4)                                        */
#define TIMER2_CCR_CAP1FE_Msk             (0x10UL)                  /*!< CAP1FE (Bitfield-Mask: 0x01)                          */
#define TIMER2_CCR_CAP1I_Pos              (5UL)                     /*!< CAP1I (Bit 5)                                         */
#define TIMER2_CCR_CAP1I_Msk              (0x20UL)                  /*!< CAP1I (Bitfield-Mask: 0x01)                           */
/* ==========================================================  EMR  ========================================================== */
#define TIMER2_EMR_EM0_Pos                (0UL)                     /*!< EM0 (Bit 0)                                           */
#define TIMER2_EMR_EM0_Msk                (0x1UL)                   /*!< EM0 (Bitfield-Mask: 0x01)                             */
#define TIMER2_EMR_EM1_Pos                (1UL)                     /*!< EM1 (Bit 1)                                           */
#define TIMER2_EMR_EM1_Msk                (0x2UL)                   /*!< EM1 (Bitfield-Mask: 0x01)                             */
#define TIMER2_EMR_EM2_Pos                (2UL)                     /*!< EM2 (Bit 2)                                           */
#define TIMER2_EMR_EM2_Msk                (0x4UL)                   /*!< EM2 (Bitfield-Mask: 0x01)                             */
#define TIMER2_EMR_EM3_Pos                (3UL)                     /*!< EM3 (Bit 3)                                           */
#define TIMER2_EMR_EM3_Msk                (0x8UL)                   /*!< EM3 (Bitfield-Mask: 0x01)                             */
#define TIMER2_EMR_EMC0_Pos               (4UL)                     /*!< EMC0 (Bit 4)                                          */
#define TIMER2_EMR_EMC0_Msk               (0x30UL)                  /*!< EMC0 (Bitfield-Mask: 0x03)                            */
#define TIMER2_EMR_EMC1_Pos               (6UL)                     /*!< EMC1 (Bit 6)                                          */
#define TIMER2_EMR_EMC1_Msk               (0xc0UL)                  /*!< EMC1 (Bitfield-Mask: 0x03)                            */
#define TIMER2_EMR_EMC2_Pos               (8UL)                     /*!< EMC2 (Bit 8)                                          */
#define TIMER2_EMR_EMC2_Msk               (0x300UL)                 /*!< EMC2 (Bitfield-Mask: 0x03)                            */
#define TIMER2_EMR_EMC3_Pos               (10UL)                    /*!< EMC3 (Bit 10)                                         */
#define TIMER2_EMR_EMC3_Msk               (0xc00UL)                 /*!< EMC3 (Bitfield-Mask: 0x03)                            */
/* =========================================================  CTCR  ========================================================== */
#define TIMER2_CTCR_CTMODE_Pos            (0UL)                     /*!< CTMODE (Bit 0)                                        */
#define TIMER2_CTCR_CTMODE_Msk            (0x3UL)                   /*!< CTMODE (Bitfield-Mask: 0x03)                          */
#define TIMER2_CTCR_CINSEL_Pos            (2UL)                     /*!< CINSEL (Bit 2)                                        */
#define TIMER2_CTCR_CINSEL_Msk            (0xcUL)                   /*!< CINSEL (Bitfield-Mask: 0x03)                          */


/* =========================================================================================================================== */
/* ================                                        LPC_TIMER3                                         ================ */
/* =========================================================================================================================== */

/* ==========================================================  IR  =========================================================== */
#define TIMER3_IR_MR0INT_Pos              (0UL)                     /*!< MR0INT (Bit 0)                                        */
#define TIMER3_IR_MR0INT_Msk              (0x1UL)                   /*!< MR0INT (Bitfield-Mask: 0x01)                          */
#define TIMER3_IR_MR1INT_Pos              (1UL)                     /*!< MR1INT (Bit 1)                                        */
#define TIMER3_IR_MR1INT_Msk              (0x2UL)                   /*!< MR1INT (Bitfield-Mask: 0x01)                          */
#define TIMER3_IR_MR2INT_Pos              (2UL)                     /*!< MR2INT (Bit 2)                                        */
#define TIMER3_IR_MR2INT_Msk              (0x4UL)                   /*!< MR2INT (Bitfield-Mask: 0x01)                          */
#define TIMER3_IR_MR3INT_Pos              (3UL)                     /*!< MR3INT (Bit 3)                                        */
#define TIMER3_IR_MR3INT_Msk              (0x8UL)                   /*!< MR3INT (Bitfield-Mask: 0x01)                          */
#define TIMER3_IR_CR0INT_Pos              (4UL)                     /*!< CR0INT (Bit 4)                                        */
#define TIMER3_IR_CR0INT_Msk              (0x10UL)                  /*!< CR0INT (Bitfield-Mask: 0x01)                          */
#define TIMER3_IR_CR1INT_Pos              (5UL)                     /*!< CR1INT (Bit 5)                                        */
#define TIMER3_IR_CR1INT_Msk              (0x20UL)                  /*!< CR1INT (Bitfield-Mask: 0x01)                          */
/* ==========================================================  TCR  ========================================================== */
#define TIMER3_TCR_CEN_Pos                (0UL)                     /*!< CEN (Bit 0)                                           */
#define TIMER3_TCR_CEN_Msk                (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
#define TIMER3_TCR_CRST_Pos               (1UL)                     /*!< CRST (Bit 1)                                          */
#define TIMER3_TCR_CRST_Msk               (0x2UL)                   /*!< CRST (Bitfield-Mask: 0x01)                            */
/* ==========================================================  TC  =========================================================== */
#define TIMER3_TC_TC_Pos                  (0UL)                     /*!< TC (Bit 0)                                            */
#define TIMER3_TC_TC_Msk                  (0xffffffffUL)            /*!< TC (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  PR  =========================================================== */
#define TIMER3_PR_PM_Pos                  (0UL)                     /*!< PM (Bit 0)                                            */
#define TIMER3_PR_PM_Msk                  (0xffffffffUL)            /*!< PM (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  PC  =========================================================== */
#define TIMER3_PC_PC_Pos                  (0UL)                     /*!< PC (Bit 0)                                            */
#define TIMER3_PC_PC_Msk                  (0xffffffffUL)            /*!< PC (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  MCR  ========================================================== */
#define TIMER3_MCR_MR0I_Pos               (0UL)                     /*!< MR0I (Bit 0)                                          */
#define TIMER3_MCR_MR0I_Msk               (0x1UL)                   /*!< MR0I (Bitfield-Mask: 0x01)                            */
#define TIMER3_MCR_MR0R_Pos               (1UL)                     /*!< MR0R (Bit 1)                                          */
#define TIMER3_MCR_MR0R_Msk               (0x2UL)                   /*!< MR0R (Bitfield-Mask: 0x01)                            */
#define TIMER3_MCR_MR0S_Pos               (2UL)                     /*!< MR0S (Bit 2)                                          */
#define TIMER3_MCR_MR0S_Msk               (0x4UL)                   /*!< MR0S (Bitfield-Mask: 0x01)                            */
#define TIMER3_MCR_MR1I_Pos               (3UL)                     /*!< MR1I (Bit 3)                                          */
#define TIMER3_MCR_MR1I_Msk               (0x8UL)                   /*!< MR1I (Bitfield-Mask: 0x01)                            */
#define TIMER3_MCR_MR1R_Pos               (4UL)                     /*!< MR1R (Bit 4)                                          */
#define TIMER3_MCR_MR1R_Msk               (0x10UL)                  /*!< MR1R (Bitfield-Mask: 0x01)                            */
#define TIMER3_MCR_MR1S_Pos               (5UL)                     /*!< MR1S (Bit 5)                                          */
#define TIMER3_MCR_MR1S_Msk               (0x20UL)                  /*!< MR1S (Bitfield-Mask: 0x01)                            */
#define TIMER3_MCR_MR2I_Pos               (6UL)                     /*!< MR2I (Bit 6)                                          */
#define TIMER3_MCR_MR2I_Msk               (0x40UL)                  /*!< MR2I (Bitfield-Mask: 0x01)                            */
#define TIMER3_MCR_MR2R_Pos               (7UL)                     /*!< MR2R (Bit 7)                                          */
#define TIMER3_MCR_MR2R_Msk               (0x80UL)                  /*!< MR2R (Bitfield-Mask: 0x01)                            */
#define TIMER3_MCR_MR2S_Pos               (8UL)                     /*!< MR2S (Bit 8)                                          */
#define TIMER3_MCR_MR2S_Msk               (0x100UL)                 /*!< MR2S (Bitfield-Mask: 0x01)                            */
#define TIMER3_MCR_MR3I_Pos               (9UL)                     /*!< MR3I (Bit 9)                                          */
#define TIMER3_MCR_MR3I_Msk               (0x200UL)                 /*!< MR3I (Bitfield-Mask: 0x01)                            */
#define TIMER3_MCR_MR3R_Pos               (10UL)                    /*!< MR3R (Bit 10)                                         */
#define TIMER3_MCR_MR3R_Msk               (0x400UL)                 /*!< MR3R (Bitfield-Mask: 0x01)                            */
#define TIMER3_MCR_MR3S_Pos               (11UL)                    /*!< MR3S (Bit 11)                                         */
#define TIMER3_MCR_MR3S_Msk               (0x800UL)                 /*!< MR3S (Bitfield-Mask: 0x01)                            */
/* ==========================================================  CCR  ========================================================== */
#define TIMER3_CCR_CAP0RE_Pos             (0UL)                     /*!< CAP0RE (Bit 0)                                        */
#define TIMER3_CCR_CAP0RE_Msk             (0x1UL)                   /*!< CAP0RE (Bitfield-Mask: 0x01)                          */
#define TIMER3_CCR_CAP0FE_Pos             (1UL)                     /*!< CAP0FE (Bit 1)                                        */
#define TIMER3_CCR_CAP0FE_Msk             (0x2UL)                   /*!< CAP0FE (Bitfield-Mask: 0x01)                          */
#define TIMER3_CCR_CAP0I_Pos              (2UL)                     /*!< CAP0I (Bit 2)                                         */
#define TIMER3_CCR_CAP0I_Msk              (0x4UL)                   /*!< CAP0I (Bitfield-Mask: 0x01)                           */
#define TIMER3_CCR_CAP1RE_Pos             (3UL)                     /*!< CAP1RE (Bit 3)                                        */
#define TIMER3_CCR_CAP1RE_Msk             (0x8UL)                   /*!< CAP1RE (Bitfield-Mask: 0x01)                          */
#define TIMER3_CCR_CAP1FE_Pos             (4UL)                     /*!< CAP1FE (Bit 4)                                        */
#define TIMER3_CCR_CAP1FE_Msk             (0x10UL)                  /*!< CAP1FE (Bitfield-Mask: 0x01)                          */
#define TIMER3_CCR_CAP1I_Pos              (5UL)                     /*!< CAP1I (Bit 5)                                         */
#define TIMER3_CCR_CAP1I_Msk              (0x20UL)                  /*!< CAP1I (Bitfield-Mask: 0x01)                           */
/* ==========================================================  EMR  ========================================================== */
#define TIMER3_EMR_EM0_Pos                (0UL)                     /*!< EM0 (Bit 0)                                           */
#define TIMER3_EMR_EM0_Msk                (0x1UL)                   /*!< EM0 (Bitfield-Mask: 0x01)                             */
#define TIMER3_EMR_EM1_Pos                (1UL)                     /*!< EM1 (Bit 1)                                           */
#define TIMER3_EMR_EM1_Msk                (0x2UL)                   /*!< EM1 (Bitfield-Mask: 0x01)                             */
#define TIMER3_EMR_EM2_Pos                (2UL)                     /*!< EM2 (Bit 2)                                           */
#define TIMER3_EMR_EM2_Msk                (0x4UL)                   /*!< EM2 (Bitfield-Mask: 0x01)                             */
#define TIMER3_EMR_EM3_Pos                (3UL)                     /*!< EM3 (Bit 3)                                           */
#define TIMER3_EMR_EM3_Msk                (0x8UL)                   /*!< EM3 (Bitfield-Mask: 0x01)                             */
#define TIMER3_EMR_EMC0_Pos               (4UL)                     /*!< EMC0 (Bit 4)                                          */
#define TIMER3_EMR_EMC0_Msk               (0x30UL)                  /*!< EMC0 (Bitfield-Mask: 0x03)                            */
#define TIMER3_EMR_EMC1_Pos               (6UL)                     /*!< EMC1 (Bit 6)                                          */
#define TIMER3_EMR_EMC1_Msk               (0xc0UL)                  /*!< EMC1 (Bitfield-Mask: 0x03)                            */
#define TIMER3_EMR_EMC2_Pos               (8UL)                     /*!< EMC2 (Bit 8)                                          */
#define TIMER3_EMR_EMC2_Msk               (0x300UL)                 /*!< EMC2 (Bitfield-Mask: 0x03)                            */
#define TIMER3_EMR_EMC3_Pos               (10UL)                    /*!< EMC3 (Bit 10)                                         */
#define TIMER3_EMR_EMC3_Msk               (0xc00UL)                 /*!< EMC3 (Bitfield-Mask: 0x03)                            */
/* =========================================================  CTCR  ========================================================== */
#define TIMER3_CTCR_CTMODE_Pos            (0UL)                     /*!< CTMODE (Bit 0)                                        */
#define TIMER3_CTCR_CTMODE_Msk            (0x3UL)                   /*!< CTMODE (Bitfield-Mask: 0x03)                          */
#define TIMER3_CTCR_CINSEL_Pos            (2UL)                     /*!< CINSEL (Bit 2)                                        */
#define TIMER3_CTCR_CINSEL_Msk            (0xcUL)                   /*!< CINSEL (Bitfield-Mask: 0x03)                          */


/* =========================================================================================================================== */
/* ================                                         LPC_UART2                                         ================ */
/* =========================================================================================================================== */

/* ==========================================================  RBR  ========================================================== */
#define UART2_RBR_RBR_Pos                 (0UL)                     /*!< RBR (Bit 0)                                           */
#define UART2_RBR_RBR_Msk                 (0xffUL)                  /*!< RBR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  THR  ========================================================== */
#define UART2_THR_THR_Pos                 (0UL)                     /*!< THR (Bit 0)                                           */
#define UART2_THR_THR_Msk                 (0xffUL)                  /*!< THR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  DLL  ========================================================== */
#define UART2_DLL_DLLSB_Pos               (0UL)                     /*!< DLLSB (Bit 0)                                         */
#define UART2_DLL_DLLSB_Msk               (0xffUL)                  /*!< DLLSB (Bitfield-Mask: 0xff)                           */
/* ==========================================================  DLM  ========================================================== */
#define UART2_DLM_DLMSB_Pos               (0UL)                     /*!< DLMSB (Bit 0)                                         */
#define UART2_DLM_DLMSB_Msk               (0xffUL)                  /*!< DLMSB (Bitfield-Mask: 0xff)                           */
/* ==========================================================  IER  ========================================================== */
#define UART2_IER_RBRIE_Pos               (0UL)                     /*!< RBRIE (Bit 0)                                         */
#define UART2_IER_RBRIE_Msk               (0x1UL)                   /*!< RBRIE (Bitfield-Mask: 0x01)                           */
#define UART2_IER_THREIE_Pos              (1UL)                     /*!< THREIE (Bit 1)                                        */
#define UART2_IER_THREIE_Msk              (0x2UL)                   /*!< THREIE (Bitfield-Mask: 0x01)                          */
#define UART2_IER_RXIE_Pos                (2UL)                     /*!< RXIE (Bit 2)                                          */
#define UART2_IER_RXIE_Msk                (0x4UL)                   /*!< RXIE (Bitfield-Mask: 0x01)                            */
#define UART2_IER_ABEOINTEN_Pos           (8UL)                     /*!< ABEOINTEN (Bit 8)                                     */
#define UART2_IER_ABEOINTEN_Msk           (0x100UL)                 /*!< ABEOINTEN (Bitfield-Mask: 0x01)                       */
#define UART2_IER_ABTOINTEN_Pos           (9UL)                     /*!< ABTOINTEN (Bit 9)                                     */
#define UART2_IER_ABTOINTEN_Msk           (0x200UL)                 /*!< ABTOINTEN (Bitfield-Mask: 0x01)                       */
/* ==========================================================  IIR  ========================================================== */
#define UART2_IIR_INTSTATUS_Pos           (0UL)                     /*!< INTSTATUS (Bit 0)                                     */
#define UART2_IIR_INTSTATUS_Msk           (0x1UL)                   /*!< INTSTATUS (Bitfield-Mask: 0x01)                       */
#define UART2_IIR_INTID_Pos               (1UL)                     /*!< INTID (Bit 1)                                         */
#define UART2_IIR_INTID_Msk               (0xeUL)                   /*!< INTID (Bitfield-Mask: 0x07)                           */
#define UART2_IIR_FIFOENABLE_Pos          (6UL)                     /*!< FIFOENABLE (Bit 6)                                    */
#define UART2_IIR_FIFOENABLE_Msk          (0xc0UL)                  /*!< FIFOENABLE (Bitfield-Mask: 0x03)                      */
#define UART2_IIR_ABEOINT_Pos             (8UL)                     /*!< ABEOINT (Bit 8)                                       */
#define UART2_IIR_ABEOINT_Msk             (0x100UL)                 /*!< ABEOINT (Bitfield-Mask: 0x01)                         */
#define UART2_IIR_ABTOINT_Pos             (9UL)                     /*!< ABTOINT (Bit 9)                                       */
#define UART2_IIR_ABTOINT_Msk             (0x200UL)                 /*!< ABTOINT (Bitfield-Mask: 0x01)                         */
/* ==========================================================  FCR  ========================================================== */
#define UART2_FCR_FIFOEN_Pos              (0UL)                     /*!< FIFOEN (Bit 0)                                        */
#define UART2_FCR_FIFOEN_Msk              (0x1UL)                   /*!< FIFOEN (Bitfield-Mask: 0x01)                          */
#define UART2_FCR_RXFIFORES_Pos           (1UL)                     /*!< RXFIFORES (Bit 1)                                     */
#define UART2_FCR_RXFIFORES_Msk           (0x2UL)                   /*!< RXFIFORES (Bitfield-Mask: 0x01)                       */
#define UART2_FCR_TXFIFORES_Pos           (2UL)                     /*!< TXFIFORES (Bit 2)                                     */
#define UART2_FCR_TXFIFORES_Msk           (0x4UL)                   /*!< TXFIFORES (Bitfield-Mask: 0x01)                       */
#define UART2_FCR_DMAMODE_Pos             (3UL)                     /*!< DMAMODE (Bit 3)                                       */
#define UART2_FCR_DMAMODE_Msk             (0x8UL)                   /*!< DMAMODE (Bitfield-Mask: 0x01)                         */
#define UART2_FCR_RXTRIGLVL_Pos           (6UL)                     /*!< RXTRIGLVL (Bit 6)                                     */
#define UART2_FCR_RXTRIGLVL_Msk           (0xc0UL)                  /*!< RXTRIGLVL (Bitfield-Mask: 0x03)                       */
/* ==========================================================  LCR  ========================================================== */
#define UART2_LCR_WLS_Pos                 (0UL)                     /*!< WLS (Bit 0)                                           */
#define UART2_LCR_WLS_Msk                 (0x3UL)                   /*!< WLS (Bitfield-Mask: 0x03)                             */
#define UART2_LCR_SBS_Pos                 (2UL)                     /*!< SBS (Bit 2)                                           */
#define UART2_LCR_SBS_Msk                 (0x4UL)                   /*!< SBS (Bitfield-Mask: 0x01)                             */
#define UART2_LCR_PE_Pos                  (3UL)                     /*!< PE (Bit 3)                                            */
#define UART2_LCR_PE_Msk                  (0x8UL)                   /*!< PE (Bitfield-Mask: 0x01)                              */
#define UART2_LCR_PS_Pos                  (4UL)                     /*!< PS (Bit 4)                                            */
#define UART2_LCR_PS_Msk                  (0x30UL)                  /*!< PS (Bitfield-Mask: 0x03)                              */
#define UART2_LCR_BC_Pos                  (6UL)                     /*!< BC (Bit 6)                                            */
#define UART2_LCR_BC_Msk                  (0x40UL)                  /*!< BC (Bitfield-Mask: 0x01)                              */
#define UART2_LCR_DLAB_Pos                (7UL)                     /*!< DLAB (Bit 7)                                          */
#define UART2_LCR_DLAB_Msk                (0x80UL)                  /*!< DLAB (Bitfield-Mask: 0x01)                            */
/* ==========================================================  LSR  ========================================================== */
#define UART2_LSR_RDR_Pos                 (0UL)                     /*!< RDR (Bit 0)                                           */
#define UART2_LSR_RDR_Msk                 (0x1UL)                   /*!< RDR (Bitfield-Mask: 0x01)                             */
#define UART2_LSR_OE_Pos                  (1UL)                     /*!< OE (Bit 1)                                            */
#define UART2_LSR_OE_Msk                  (0x2UL)                   /*!< OE (Bitfield-Mask: 0x01)                              */
#define UART2_LSR_PE_Pos                  (2UL)                     /*!< PE (Bit 2)                                            */
#define UART2_LSR_PE_Msk                  (0x4UL)                   /*!< PE (Bitfield-Mask: 0x01)                              */
#define UART2_LSR_FE_Pos                  (3UL)                     /*!< FE (Bit 3)                                            */
#define UART2_LSR_FE_Msk                  (0x8UL)                   /*!< FE (Bitfield-Mask: 0x01)                              */
#define UART2_LSR_BI_Pos                  (4UL)                     /*!< BI (Bit 4)                                            */
#define UART2_LSR_BI_Msk                  (0x10UL)                  /*!< BI (Bitfield-Mask: 0x01)                              */
#define UART2_LSR_THRE_Pos                (5UL)                     /*!< THRE (Bit 5)                                          */
#define UART2_LSR_THRE_Msk                (0x20UL)                  /*!< THRE (Bitfield-Mask: 0x01)                            */
#define UART2_LSR_TEMT_Pos                (6UL)                     /*!< TEMT (Bit 6)                                          */
#define UART2_LSR_TEMT_Msk                (0x40UL)                  /*!< TEMT (Bitfield-Mask: 0x01)                            */
#define UART2_LSR_RXFE_Pos                (7UL)                     /*!< RXFE (Bit 7)                                          */
#define UART2_LSR_RXFE_Msk                (0x80UL)                  /*!< RXFE (Bitfield-Mask: 0x01)                            */
/* ==========================================================  SCR  ========================================================== */
#define UART2_SCR_PAD_Pos                 (0UL)                     /*!< PAD (Bit 0)                                           */
#define UART2_SCR_PAD_Msk                 (0xffUL)                  /*!< PAD (Bitfield-Mask: 0xff)                             */
/* ==========================================================  ACR  ========================================================== */
#define UART2_ACR_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define UART2_ACR_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
#define UART2_ACR_MODE_Pos                (1UL)                     /*!< MODE (Bit 1)                                          */
#define UART2_ACR_MODE_Msk                (0x2UL)                   /*!< MODE (Bitfield-Mask: 0x01)                            */
#define UART2_ACR_AUTORESTART_Pos         (2UL)                     /*!< AUTORESTART (Bit 2)                                   */
#define UART2_ACR_AUTORESTART_Msk         (0x4UL)                   /*!< AUTORESTART (Bitfield-Mask: 0x01)                     */
#define UART2_ACR_ABEOINTCLR_Pos          (8UL)                     /*!< ABEOINTCLR (Bit 8)                                    */
#define UART2_ACR_ABEOINTCLR_Msk          (0x100UL)                 /*!< ABEOINTCLR (Bitfield-Mask: 0x01)                      */
#define UART2_ACR_ABTOINTCLR_Pos          (9UL)                     /*!< ABTOINTCLR (Bit 9)                                    */
#define UART2_ACR_ABTOINTCLR_Msk          (0x200UL)                 /*!< ABTOINTCLR (Bitfield-Mask: 0x01)                      */
/* ==========================================================  FDR  ========================================================== */
#define UART2_FDR_DIVADDVAL_Pos           (0UL)                     /*!< DIVADDVAL (Bit 0)                                     */
#define UART2_FDR_DIVADDVAL_Msk           (0xfUL)                   /*!< DIVADDVAL (Bitfield-Mask: 0x0f)                       */
#define UART2_FDR_MULVAL_Pos              (4UL)                     /*!< MULVAL (Bit 4)                                        */
#define UART2_FDR_MULVAL_Msk              (0xf0UL)                  /*!< MULVAL (Bitfield-Mask: 0x0f)                          */
/* ==========================================================  TER  ========================================================== */
#define UART2_TER_TXEN_Pos                (7UL)                     /*!< TXEN (Bit 7)                                          */
#define UART2_TER_TXEN_Msk                (0x80UL)                  /*!< TXEN (Bitfield-Mask: 0x01)                            */
/* =======================================================  RS485CTRL  ======================================================= */
#define UART2_RS485CTRL_NMMEN_Pos         (0UL)                     /*!< NMMEN (Bit 0)                                         */
#define UART2_RS485CTRL_NMMEN_Msk         (0x1UL)                   /*!< NMMEN (Bitfield-Mask: 0x01)                           */
#define UART2_RS485CTRL_RXDIS_Pos         (1UL)                     /*!< RXDIS (Bit 1)                                         */
#define UART2_RS485CTRL_RXDIS_Msk         (0x2UL)                   /*!< RXDIS (Bitfield-Mask: 0x01)                           */
#define UART2_RS485CTRL_AADEN_Pos         (2UL)                     /*!< AADEN (Bit 2)                                         */
#define UART2_RS485CTRL_AADEN_Msk         (0x4UL)                   /*!< AADEN (Bitfield-Mask: 0x01)                           */
#define UART2_RS485CTRL_DCTRL_Pos         (4UL)                     /*!< DCTRL (Bit 4)                                         */
#define UART2_RS485CTRL_DCTRL_Msk         (0x10UL)                  /*!< DCTRL (Bitfield-Mask: 0x01)                           */
#define UART2_RS485CTRL_OINV_Pos          (5UL)                     /*!< OINV (Bit 5)                                          */
#define UART2_RS485CTRL_OINV_Msk          (0x20UL)                  /*!< OINV (Bitfield-Mask: 0x01)                            */
/* =====================================================  RS485ADRMATCH  ===================================================== */
#define UART2_RS485ADRMATCH_ADRMATCH_Pos  (0UL)                     /*!< ADRMATCH (Bit 0)                                      */
#define UART2_RS485ADRMATCH_ADRMATCH_Msk  (0xffUL)                  /*!< ADRMATCH (Bitfield-Mask: 0xff)                        */
/* =======================================================  RS485DLY  ======================================================== */
#define UART2_RS485DLY_DLY_Pos            (0UL)                     /*!< DLY (Bit 0)                                           */
#define UART2_RS485DLY_DLY_Msk            (0xffUL)                  /*!< DLY (Bitfield-Mask: 0xff)                             */


/* =========================================================================================================================== */
/* ================                                         LPC_UART3                                         ================ */
/* =========================================================================================================================== */

/* ==========================================================  RBR  ========================================================== */
#define UART3_RBR_RBR_Pos                 (0UL)                     /*!< RBR (Bit 0)                                           */
#define UART3_RBR_RBR_Msk                 (0xffUL)                  /*!< RBR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  THR  ========================================================== */
#define UART3_THR_THR_Pos                 (0UL)                     /*!< THR (Bit 0)                                           */
#define UART3_THR_THR_Msk                 (0xffUL)                  /*!< THR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  DLL  ========================================================== */
#define UART3_DLL_DLLSB_Pos               (0UL)                     /*!< DLLSB (Bit 0)                                         */
#define UART3_DLL_DLLSB_Msk               (0xffUL)                  /*!< DLLSB (Bitfield-Mask: 0xff)                           */
/* ==========================================================  DLM  ========================================================== */
#define UART3_DLM_DLMSB_Pos               (0UL)                     /*!< DLMSB (Bit 0)                                         */
#define UART3_DLM_DLMSB_Msk               (0xffUL)                  /*!< DLMSB (Bitfield-Mask: 0xff)                           */
/* ==========================================================  IER  ========================================================== */
#define UART3_IER_RBRIE_Pos               (0UL)                     /*!< RBRIE (Bit 0)                                         */
#define UART3_IER_RBRIE_Msk               (0x1UL)                   /*!< RBRIE (Bitfield-Mask: 0x01)                           */
#define UART3_IER_THREIE_Pos              (1UL)                     /*!< THREIE (Bit 1)                                        */
#define UART3_IER_THREIE_Msk              (0x2UL)                   /*!< THREIE (Bitfield-Mask: 0x01)                          */
#define UART3_IER_RXIE_Pos                (2UL)                     /*!< RXIE (Bit 2)                                          */
#define UART3_IER_RXIE_Msk                (0x4UL)                   /*!< RXIE (Bitfield-Mask: 0x01)                            */
#define UART3_IER_ABEOINTEN_Pos           (8UL)                     /*!< ABEOINTEN (Bit 8)                                     */
#define UART3_IER_ABEOINTEN_Msk           (0x100UL)                 /*!< ABEOINTEN (Bitfield-Mask: 0x01)                       */
#define UART3_IER_ABTOINTEN_Pos           (9UL)                     /*!< ABTOINTEN (Bit 9)                                     */
#define UART3_IER_ABTOINTEN_Msk           (0x200UL)                 /*!< ABTOINTEN (Bitfield-Mask: 0x01)                       */
/* ==========================================================  IIR  ========================================================== */
#define UART3_IIR_INTSTATUS_Pos           (0UL)                     /*!< INTSTATUS (Bit 0)                                     */
#define UART3_IIR_INTSTATUS_Msk           (0x1UL)                   /*!< INTSTATUS (Bitfield-Mask: 0x01)                       */
#define UART3_IIR_INTID_Pos               (1UL)                     /*!< INTID (Bit 1)                                         */
#define UART3_IIR_INTID_Msk               (0xeUL)                   /*!< INTID (Bitfield-Mask: 0x07)                           */
#define UART3_IIR_FIFOENABLE_Pos          (6UL)                     /*!< FIFOENABLE (Bit 6)                                    */
#define UART3_IIR_FIFOENABLE_Msk          (0xc0UL)                  /*!< FIFOENABLE (Bitfield-Mask: 0x03)                      */
#define UART3_IIR_ABEOINT_Pos             (8UL)                     /*!< ABEOINT (Bit 8)                                       */
#define UART3_IIR_ABEOINT_Msk             (0x100UL)                 /*!< ABEOINT (Bitfield-Mask: 0x01)                         */
#define UART3_IIR_ABTOINT_Pos             (9UL)                     /*!< ABTOINT (Bit 9)                                       */
#define UART3_IIR_ABTOINT_Msk             (0x200UL)                 /*!< ABTOINT (Bitfield-Mask: 0x01)                         */
/* ==========================================================  FCR  ========================================================== */
#define UART3_FCR_FIFOEN_Pos              (0UL)                     /*!< FIFOEN (Bit 0)                                        */
#define UART3_FCR_FIFOEN_Msk              (0x1UL)                   /*!< FIFOEN (Bitfield-Mask: 0x01)                          */
#define UART3_FCR_RXFIFORES_Pos           (1UL)                     /*!< RXFIFORES (Bit 1)                                     */
#define UART3_FCR_RXFIFORES_Msk           (0x2UL)                   /*!< RXFIFORES (Bitfield-Mask: 0x01)                       */
#define UART3_FCR_TXFIFORES_Pos           (2UL)                     /*!< TXFIFORES (Bit 2)                                     */
#define UART3_FCR_TXFIFORES_Msk           (0x4UL)                   /*!< TXFIFORES (Bitfield-Mask: 0x01)                       */
#define UART3_FCR_DMAMODE_Pos             (3UL)                     /*!< DMAMODE (Bit 3)                                       */
#define UART3_FCR_DMAMODE_Msk             (0x8UL)                   /*!< DMAMODE (Bitfield-Mask: 0x01)                         */
#define UART3_FCR_RXTRIGLVL_Pos           (6UL)                     /*!< RXTRIGLVL (Bit 6)                                     */
#define UART3_FCR_RXTRIGLVL_Msk           (0xc0UL)                  /*!< RXTRIGLVL (Bitfield-Mask: 0x03)                       */
/* ==========================================================  LCR  ========================================================== */
#define UART3_LCR_WLS_Pos                 (0UL)                     /*!< WLS (Bit 0)                                           */
#define UART3_LCR_WLS_Msk                 (0x3UL)                   /*!< WLS (Bitfield-Mask: 0x03)                             */
#define UART3_LCR_SBS_Pos                 (2UL)                     /*!< SBS (Bit 2)                                           */
#define UART3_LCR_SBS_Msk                 (0x4UL)                   /*!< SBS (Bitfield-Mask: 0x01)                             */
#define UART3_LCR_PE_Pos                  (3UL)                     /*!< PE (Bit 3)                                            */
#define UART3_LCR_PE_Msk                  (0x8UL)                   /*!< PE (Bitfield-Mask: 0x01)                              */
#define UART3_LCR_PS_Pos                  (4UL)                     /*!< PS (Bit 4)                                            */
#define UART3_LCR_PS_Msk                  (0x30UL)                  /*!< PS (Bitfield-Mask: 0x03)                              */
#define UART3_LCR_BC_Pos                  (6UL)                     /*!< BC (Bit 6)                                            */
#define UART3_LCR_BC_Msk                  (0x40UL)                  /*!< BC (Bitfield-Mask: 0x01)                              */
#define UART3_LCR_DLAB_Pos                (7UL)                     /*!< DLAB (Bit 7)                                          */
#define UART3_LCR_DLAB_Msk                (0x80UL)                  /*!< DLAB (Bitfield-Mask: 0x01)                            */
/* ==========================================================  LSR  ========================================================== */
#define UART3_LSR_RDR_Pos                 (0UL)                     /*!< RDR (Bit 0)                                           */
#define UART3_LSR_RDR_Msk                 (0x1UL)                   /*!< RDR (Bitfield-Mask: 0x01)                             */
#define UART3_LSR_OE_Pos                  (1UL)                     /*!< OE (Bit 1)                                            */
#define UART3_LSR_OE_Msk                  (0x2UL)                   /*!< OE (Bitfield-Mask: 0x01)                              */
#define UART3_LSR_PE_Pos                  (2UL)                     /*!< PE (Bit 2)                                            */
#define UART3_LSR_PE_Msk                  (0x4UL)                   /*!< PE (Bitfield-Mask: 0x01)                              */
#define UART3_LSR_FE_Pos                  (3UL)                     /*!< FE (Bit 3)                                            */
#define UART3_LSR_FE_Msk                  (0x8UL)                   /*!< FE (Bitfield-Mask: 0x01)                              */
#define UART3_LSR_BI_Pos                  (4UL)                     /*!< BI (Bit 4)                                            */
#define UART3_LSR_BI_Msk                  (0x10UL)                  /*!< BI (Bitfield-Mask: 0x01)                              */
#define UART3_LSR_THRE_Pos                (5UL)                     /*!< THRE (Bit 5)                                          */
#define UART3_LSR_THRE_Msk                (0x20UL)                  /*!< THRE (Bitfield-Mask: 0x01)                            */
#define UART3_LSR_TEMT_Pos                (6UL)                     /*!< TEMT (Bit 6)                                          */
#define UART3_LSR_TEMT_Msk                (0x40UL)                  /*!< TEMT (Bitfield-Mask: 0x01)                            */
#define UART3_LSR_RXFE_Pos                (7UL)                     /*!< RXFE (Bit 7)                                          */
#define UART3_LSR_RXFE_Msk                (0x80UL)                  /*!< RXFE (Bitfield-Mask: 0x01)                            */
/* ==========================================================  SCR  ========================================================== */
#define UART3_SCR_PAD_Pos                 (0UL)                     /*!< PAD (Bit 0)                                           */
#define UART3_SCR_PAD_Msk                 (0xffUL)                  /*!< PAD (Bitfield-Mask: 0xff)                             */
/* ==========================================================  ACR  ========================================================== */
#define UART3_ACR_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define UART3_ACR_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
#define UART3_ACR_MODE_Pos                (1UL)                     /*!< MODE (Bit 1)                                          */
#define UART3_ACR_MODE_Msk                (0x2UL)                   /*!< MODE (Bitfield-Mask: 0x01)                            */
#define UART3_ACR_AUTORESTART_Pos         (2UL)                     /*!< AUTORESTART (Bit 2)                                   */
#define UART3_ACR_AUTORESTART_Msk         (0x4UL)                   /*!< AUTORESTART (Bitfield-Mask: 0x01)                     */
#define UART3_ACR_ABEOINTCLR_Pos          (8UL)                     /*!< ABEOINTCLR (Bit 8)                                    */
#define UART3_ACR_ABEOINTCLR_Msk          (0x100UL)                 /*!< ABEOINTCLR (Bitfield-Mask: 0x01)                      */
#define UART3_ACR_ABTOINTCLR_Pos          (9UL)                     /*!< ABTOINTCLR (Bit 9)                                    */
#define UART3_ACR_ABTOINTCLR_Msk          (0x200UL)                 /*!< ABTOINTCLR (Bitfield-Mask: 0x01)                      */
/* ==========================================================  FDR  ========================================================== */
#define UART3_FDR_DIVADDVAL_Pos           (0UL)                     /*!< DIVADDVAL (Bit 0)                                     */
#define UART3_FDR_DIVADDVAL_Msk           (0xfUL)                   /*!< DIVADDVAL (Bitfield-Mask: 0x0f)                       */
#define UART3_FDR_MULVAL_Pos              (4UL)                     /*!< MULVAL (Bit 4)                                        */
#define UART3_FDR_MULVAL_Msk              (0xf0UL)                  /*!< MULVAL (Bitfield-Mask: 0x0f)                          */
/* ==========================================================  TER  ========================================================== */
#define UART3_TER_TXEN_Pos                (7UL)                     /*!< TXEN (Bit 7)                                          */
#define UART3_TER_TXEN_Msk                (0x80UL)                  /*!< TXEN (Bitfield-Mask: 0x01)                            */
/* =======================================================  RS485CTRL  ======================================================= */
#define UART3_RS485CTRL_NMMEN_Pos         (0UL)                     /*!< NMMEN (Bit 0)                                         */
#define UART3_RS485CTRL_NMMEN_Msk         (0x1UL)                   /*!< NMMEN (Bitfield-Mask: 0x01)                           */
#define UART3_RS485CTRL_RXDIS_Pos         (1UL)                     /*!< RXDIS (Bit 1)                                         */
#define UART3_RS485CTRL_RXDIS_Msk         (0x2UL)                   /*!< RXDIS (Bitfield-Mask: 0x01)                           */
#define UART3_RS485CTRL_AADEN_Pos         (2UL)                     /*!< AADEN (Bit 2)                                         */
#define UART3_RS485CTRL_AADEN_Msk         (0x4UL)                   /*!< AADEN (Bitfield-Mask: 0x01)                           */
#define UART3_RS485CTRL_DCTRL_Pos         (4UL)                     /*!< DCTRL (Bit 4)                                         */
#define UART3_RS485CTRL_DCTRL_Msk         (0x10UL)                  /*!< DCTRL (Bitfield-Mask: 0x01)                           */
#define UART3_RS485CTRL_OINV_Pos          (5UL)                     /*!< OINV (Bit 5)                                          */
#define UART3_RS485CTRL_OINV_Msk          (0x20UL)                  /*!< OINV (Bitfield-Mask: 0x01)                            */
/* =====================================================  RS485ADRMATCH  ===================================================== */
#define UART3_RS485ADRMATCH_ADRMATCH_Pos  (0UL)                     /*!< ADRMATCH (Bit 0)                                      */
#define UART3_RS485ADRMATCH_ADRMATCH_Msk  (0xffUL)                  /*!< ADRMATCH (Bitfield-Mask: 0xff)                        */
/* =======================================================  RS485DLY  ======================================================== */
#define UART3_RS485DLY_DLY_Pos            (0UL)                     /*!< DLY (Bit 0)                                           */
#define UART3_RS485DLY_DLY_Msk            (0xffUL)                  /*!< DLY (Bitfield-Mask: 0xff)                             */


/* =========================================================================================================================== */
/* ================                                          LPC_I2S                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  DAO  ========================================================== */
#define I2S_DAO_WORDWIDTH_Pos             (0UL)                     /*!< WORDWIDTH (Bit 0)                                     */
#define I2S_DAO_WORDWIDTH_Msk             (0x3UL)                   /*!< WORDWIDTH (Bitfield-Mask: 0x03)                       */
#define I2S_DAO_MONO_Pos                  (2UL)                     /*!< MONO (Bit 2)                                          */
#define I2S_DAO_MONO_Msk                  (0x4UL)                   /*!< MONO (Bitfield-Mask: 0x01)                            */
#define I2S_DAO_STOP_Pos                  (3UL)                     /*!< STOP (Bit 3)                                          */
#define I2S_DAO_STOP_Msk                  (0x8UL)                   /*!< STOP (Bitfield-Mask: 0x01)                            */
#define I2S_DAO_RESET_Pos                 (4UL)                     /*!< RESET (Bit 4)                                         */
#define I2S_DAO_RESET_Msk                 (0x10UL)                  /*!< RESET (Bitfield-Mask: 0x01)                           */
#define I2S_DAO_WS_SEL_Pos                (5UL)                     /*!< WS_SEL (Bit 5)                                        */
#define I2S_DAO_WS_SEL_Msk                (0x20UL)                  /*!< WS_SEL (Bitfield-Mask: 0x01)                          */
#define I2S_DAO_WS_HALFPERIOD_Pos         (6UL)                     /*!< WS_HALFPERIOD (Bit 6)                                 */
#define I2S_DAO_WS_HALFPERIOD_Msk         (0x7fc0UL)                /*!< WS_HALFPERIOD (Bitfield-Mask: 0x1ff)                  */
#define I2S_DAO_MUTE_Pos                  (15UL)                    /*!< MUTE (Bit 15)                                         */
#define I2S_DAO_MUTE_Msk                  (0x8000UL)                /*!< MUTE (Bitfield-Mask: 0x01)                            */
/* ==========================================================  DAI  ========================================================== */
#define I2S_DAI_WORDWIDTH_Pos             (0UL)                     /*!< WORDWIDTH (Bit 0)                                     */
#define I2S_DAI_WORDWIDTH_Msk             (0x3UL)                   /*!< WORDWIDTH (Bitfield-Mask: 0x03)                       */
#define I2S_DAI_MONO_Pos                  (2UL)                     /*!< MONO (Bit 2)                                          */
#define I2S_DAI_MONO_Msk                  (0x4UL)                   /*!< MONO (Bitfield-Mask: 0x01)                            */
#define I2S_DAI_STOP_Pos                  (3UL)                     /*!< STOP (Bit 3)                                          */
#define I2S_DAI_STOP_Msk                  (0x8UL)                   /*!< STOP (Bitfield-Mask: 0x01)                            */
#define I2S_DAI_RESET_Pos                 (4UL)                     /*!< RESET (Bit 4)                                         */
#define I2S_DAI_RESET_Msk                 (0x10UL)                  /*!< RESET (Bitfield-Mask: 0x01)                           */
#define I2S_DAI_WS_SEL_Pos                (5UL)                     /*!< WS_SEL (Bit 5)                                        */
#define I2S_DAI_WS_SEL_Msk                (0x20UL)                  /*!< WS_SEL (Bitfield-Mask: 0x01)                          */
#define I2S_DAI_WS_HALFPERIOD_Pos         (6UL)                     /*!< WS_HALFPERIOD (Bit 6)                                 */
#define I2S_DAI_WS_HALFPERIOD_Msk         (0x7fc0UL)                /*!< WS_HALFPERIOD (Bitfield-Mask: 0x1ff)                  */
/* ========================================================  TXFIFO  ========================================================= */
#define I2S_TXFIFO_I2STXFIFO_Pos          (0UL)                     /*!< I2STXFIFO (Bit 0)                                     */
#define I2S_TXFIFO_I2STXFIFO_Msk          (0xffffffffUL)            /*!< I2STXFIFO (Bitfield-Mask: 0xffffffff)                 */
/* ========================================================  RXFIFO  ========================================================= */
#define I2S_RXFIFO_I2SRXFIFO_Pos          (0UL)                     /*!< I2SRXFIFO (Bit 0)                                     */
#define I2S_RXFIFO_I2SRXFIFO_Msk          (0xffffffffUL)            /*!< I2SRXFIFO (Bitfield-Mask: 0xffffffff)                 */
/* =========================================================  STATE  ========================================================= */
#define I2S_STATE_IRQ_Pos                 (0UL)                     /*!< IRQ (Bit 0)                                           */
#define I2S_STATE_IRQ_Msk                 (0x1UL)                   /*!< IRQ (Bitfield-Mask: 0x01)                             */
#define I2S_STATE_DMAREQ1_Pos             (1UL)                     /*!< DMAREQ1 (Bit 1)                                       */
#define I2S_STATE_DMAREQ1_Msk             (0x2UL)                   /*!< DMAREQ1 (Bitfield-Mask: 0x01)                         */
#define I2S_STATE_DMAREQ2_Pos             (2UL)                     /*!< DMAREQ2 (Bit 2)                                       */
#define I2S_STATE_DMAREQ2_Msk             (0x4UL)                   /*!< DMAREQ2 (Bitfield-Mask: 0x01)                         */
#define I2S_STATE_RX_LEVEL_Pos            (8UL)                     /*!< RX_LEVEL (Bit 8)                                      */
#define I2S_STATE_RX_LEVEL_Msk            (0xf00UL)                 /*!< RX_LEVEL (Bitfield-Mask: 0x0f)                        */
#define I2S_STATE_TX_LEVEL_Pos            (16UL)                    /*!< TX_LEVEL (Bit 16)                                     */
#define I2S_STATE_TX_LEVEL_Msk            (0xf0000UL)               /*!< TX_LEVEL (Bitfield-Mask: 0x0f)                        */
/* =========================================================  DMA1  ========================================================== */
#define I2S_DMA1_RX_DMA1_ENABLE_Pos       (0UL)                     /*!< RX_DMA1_ENABLE (Bit 0)                                */
#define I2S_DMA1_RX_DMA1_ENABLE_Msk       (0x1UL)                   /*!< RX_DMA1_ENABLE (Bitfield-Mask: 0x01)                  */
#define I2S_DMA1_TX_DMA1_ENABLE_Pos       (1UL)                     /*!< TX_DMA1_ENABLE (Bit 1)                                */
#define I2S_DMA1_TX_DMA1_ENABLE_Msk       (0x2UL)                   /*!< TX_DMA1_ENABLE (Bitfield-Mask: 0x01)                  */
#define I2S_DMA1_RX_DEPTH_DMA1_Pos        (8UL)                     /*!< RX_DEPTH_DMA1 (Bit 8)                                 */
#define I2S_DMA1_RX_DEPTH_DMA1_Msk        (0xf00UL)                 /*!< RX_DEPTH_DMA1 (Bitfield-Mask: 0x0f)                   */
#define I2S_DMA1_TX_DEPTH_DMA1_Pos        (16UL)                    /*!< TX_DEPTH_DMA1 (Bit 16)                                */
#define I2S_DMA1_TX_DEPTH_DMA1_Msk        (0xf0000UL)               /*!< TX_DEPTH_DMA1 (Bitfield-Mask: 0x0f)                   */
/* =========================================================  DMA2  ========================================================== */
#define I2S_DMA2_RX_DMA2_ENABLE_Pos       (0UL)                     /*!< RX_DMA2_ENABLE (Bit 0)                                */
#define I2S_DMA2_RX_DMA2_ENABLE_Msk       (0x1UL)                   /*!< RX_DMA2_ENABLE (Bitfield-Mask: 0x01)                  */
#define I2S_DMA2_TX_DMA2_ENABLE_Pos       (1UL)                     /*!< TX_DMA2_ENABLE (Bit 1)                                */
#define I2S_DMA2_TX_DMA2_ENABLE_Msk       (0x2UL)                   /*!< TX_DMA2_ENABLE (Bitfield-Mask: 0x01)                  */
#define I2S_DMA2_RX_DEPTH_DMA2_Pos        (8UL)                     /*!< RX_DEPTH_DMA2 (Bit 8)                                 */
#define I2S_DMA2_RX_DEPTH_DMA2_Msk        (0xf00UL)                 /*!< RX_DEPTH_DMA2 (Bitfield-Mask: 0x0f)                   */
#define I2S_DMA2_TX_DEPTH_DMA2_Pos        (16UL)                    /*!< TX_DEPTH_DMA2 (Bit 16)                                */
#define I2S_DMA2_TX_DEPTH_DMA2_Msk        (0xf0000UL)               /*!< TX_DEPTH_DMA2 (Bitfield-Mask: 0x0f)                   */
/* ==========================================================  IRQ  ========================================================== */
#define I2S_IRQ_RX_IRQ_ENABLE_Pos         (0UL)                     /*!< RX_IRQ_ENABLE (Bit 0)                                 */
#define I2S_IRQ_RX_IRQ_ENABLE_Msk         (0x1UL)                   /*!< RX_IRQ_ENABLE (Bitfield-Mask: 0x01)                   */
#define I2S_IRQ_TX_IRQ_ENABLE_Pos         (1UL)                     /*!< TX_IRQ_ENABLE (Bit 1)                                 */
#define I2S_IRQ_TX_IRQ_ENABLE_Msk         (0x2UL)                   /*!< TX_IRQ_ENABLE (Bitfield-Mask: 0x01)                   */
#define I2S_IRQ_RX_DEPTH_IRQ_Pos          (8UL)                     /*!< RX_DEPTH_IRQ (Bit 8)                                  */
#define I2S_IRQ_RX_DEPTH_IRQ_Msk          (0xf00UL)                 /*!< RX_DEPTH_IRQ (Bitfield-Mask: 0x0f)                    */
#define I2S_IRQ_TX_DEPTH_IRQ_Pos          (16UL)                    /*!< TX_DEPTH_IRQ (Bit 16)                                 */
#define I2S_IRQ_TX_DEPTH_IRQ_Msk          (0xf0000UL)               /*!< TX_DEPTH_IRQ (Bitfield-Mask: 0x0f)                    */
/* ========================================================  TXRATE  ========================================================= */
#define I2S_TXRATE_Y_DIVIDER_Pos          (0UL)                     /*!< Y_DIVIDER (Bit 0)                                     */
#define I2S_TXRATE_Y_DIVIDER_Msk          (0xffUL)                  /*!< Y_DIVIDER (Bitfield-Mask: 0xff)                       */
#define I2S_TXRATE_X_DIVIDER_Pos          (8UL)                     /*!< X_DIVIDER (Bit 8)                                     */
#define I2S_TXRATE_X_DIVIDER_Msk          (0xff00UL)                /*!< X_DIVIDER (Bitfield-Mask: 0xff)                       */
/* ========================================================  RXRATE  ========================================================= */
#define I2S_RXRATE_Y_DIVIDER_Pos          (0UL)                     /*!< Y_DIVIDER (Bit 0)                                     */
#define I2S_RXRATE_Y_DIVIDER_Msk          (0xffUL)                  /*!< Y_DIVIDER (Bitfield-Mask: 0xff)                       */
#define I2S_RXRATE_X_DIVIDER_Pos          (8UL)                     /*!< X_DIVIDER (Bit 8)                                     */
#define I2S_RXRATE_X_DIVIDER_Msk          (0xff00UL)                /*!< X_DIVIDER (Bitfield-Mask: 0xff)                       */
/* =======================================================  TXBITRATE  ======================================================= */
#define I2S_TXBITRATE_TX_BITRATE_Pos      (0UL)                     /*!< TX_BITRATE (Bit 0)                                    */
#define I2S_TXBITRATE_TX_BITRATE_Msk      (0x3fUL)                  /*!< TX_BITRATE (Bitfield-Mask: 0x3f)                      */
/* =======================================================  RXBITRATE  ======================================================= */
#define I2S_RXBITRATE_RX_BITRATE_Pos      (0UL)                     /*!< RX_BITRATE (Bit 0)                                    */
#define I2S_RXBITRATE_RX_BITRATE_Msk      (0x3fUL)                  /*!< RX_BITRATE (Bitfield-Mask: 0x3f)                      */
/* ========================================================  TXMODE  ========================================================= */
#define I2S_TXMODE_TXCLKSEL_Pos           (0UL)                     /*!< TXCLKSEL (Bit 0)                                      */
#define I2S_TXMODE_TXCLKSEL_Msk           (0x3UL)                   /*!< TXCLKSEL (Bitfield-Mask: 0x03)                        */
#define I2S_TXMODE_TX4PIN_Pos             (2UL)                     /*!< TX4PIN (Bit 2)                                        */
#define I2S_TXMODE_TX4PIN_Msk             (0x4UL)                   /*!< TX4PIN (Bitfield-Mask: 0x01)                          */
#define I2S_TXMODE_TXMCENA_Pos            (3UL)                     /*!< TXMCENA (Bit 3)                                       */
#define I2S_TXMODE_TXMCENA_Msk            (0x8UL)                   /*!< TXMCENA (Bitfield-Mask: 0x01)                         */
/* ========================================================  RXMODE  ========================================================= */
#define I2S_RXMODE_RXCLKSEL_Pos           (0UL)                     /*!< RXCLKSEL (Bit 0)                                      */
#define I2S_RXMODE_RXCLKSEL_Msk           (0x3UL)                   /*!< RXCLKSEL (Bitfield-Mask: 0x03)                        */
#define I2S_RXMODE_RX4PIN_Pos             (2UL)                     /*!< RX4PIN (Bit 2)                                        */
#define I2S_RXMODE_RX4PIN_Msk             (0x4UL)                   /*!< RX4PIN (Bitfield-Mask: 0x01)                          */
#define I2S_RXMODE_RXMCENA_Pos            (3UL)                     /*!< RXMCENA (Bit 3)                                       */
#define I2S_RXMODE_RXMCENA_Msk            (0x8UL)                   /*!< RXMCENA (Bitfield-Mask: 0x01)                         */


/* =========================================================================================================================== */
/* ================                                        LPC_RITIMER                                        ================ */
/* =========================================================================================================================== */

/* ========================================================  COMPVAL  ======================================================== */
#define RITIMER_COMPVAL_RICOMP_Pos        (0UL)                     /*!< RICOMP (Bit 0)                                        */
#define RITIMER_COMPVAL_RICOMP_Msk        (0xffffffffUL)            /*!< RICOMP (Bitfield-Mask: 0xffffffff)                    */
/* =========================================================  MASK  ========================================================== */
#define RITIMER_MASK_RIMASK_Pos           (0UL)                     /*!< RIMASK (Bit 0)                                        */
#define RITIMER_MASK_RIMASK_Msk           (0xffffffffUL)            /*!< RIMASK (Bitfield-Mask: 0xffffffff)                    */
/* =========================================================  CTRL  ========================================================== */
#define RITIMER_CTRL_RITINT_Pos           (0UL)                     /*!< RITINT (Bit 0)                                        */
#define RITIMER_CTRL_RITINT_Msk           (0x1UL)                   /*!< RITINT (Bitfield-Mask: 0x01)                          */
#define RITIMER_CTRL_RITENCLR_Pos         (1UL)                     /*!< RITENCLR (Bit 1)                                      */
#define RITIMER_CTRL_RITENCLR_Msk         (0x2UL)                   /*!< RITENCLR (Bitfield-Mask: 0x01)                        */
#define RITIMER_CTRL_RITENBR_Pos          (2UL)                     /*!< RITENBR (Bit 2)                                       */
#define RITIMER_CTRL_RITENBR_Msk          (0x4UL)                   /*!< RITENBR (Bitfield-Mask: 0x01)                         */
#define RITIMER_CTRL_RITEN_Pos            (3UL)                     /*!< RITEN (Bit 3)                                         */
#define RITIMER_CTRL_RITEN_Msk            (0x8UL)                   /*!< RITEN (Bitfield-Mask: 0x01)                           */
/* ========================================================  COUNTER  ======================================================== */
#define RITIMER_COUNTER_RICOUNTER_Pos     (0UL)                     /*!< RICOUNTER (Bit 0)                                     */
#define RITIMER_COUNTER_RICOUNTER_Msk     (0xffffffffUL)            /*!< RICOUNTER (Bitfield-Mask: 0xffffffff)                 */


/* =========================================================================================================================== */
/* ================                                         LPC_MCPWM                                         ================ */
/* =========================================================================================================================== */

/* ==========================================================  CON  ========================================================== */
#define MCPWM_CON_RUN0_Pos                (0UL)                     /*!< RUN0 (Bit 0)                                          */
#define MCPWM_CON_RUN0_Msk                (0x1UL)                   /*!< RUN0 (Bitfield-Mask: 0x01)                            */
#define MCPWM_CON_CENTER0_Pos             (1UL)                     /*!< CENTER0 (Bit 1)                                       */
#define MCPWM_CON_CENTER0_Msk             (0x2UL)                   /*!< CENTER0 (Bitfield-Mask: 0x01)                         */
#define MCPWM_CON_POLA0_Pos               (2UL)                     /*!< POLA0 (Bit 2)                                         */
#define MCPWM_CON_POLA0_Msk               (0x4UL)                   /*!< POLA0 (Bitfield-Mask: 0x01)                           */
#define MCPWM_CON_DTE0_Pos                (3UL)                     /*!< DTE0 (Bit 3)                                          */
#define MCPWM_CON_DTE0_Msk                (0x8UL)                   /*!< DTE0 (Bitfield-Mask: 0x01)                            */
#define MCPWM_CON_DISUP0_Pos              (4UL)                     /*!< DISUP0 (Bit 4)                                        */
#define MCPWM_CON_DISUP0_Msk              (0x10UL)                  /*!< DISUP0 (Bitfield-Mask: 0x01)                          */
#define MCPWM_CON_RUN1_Pos                (8UL)                     /*!< RUN1 (Bit 8)                                          */
#define MCPWM_CON_RUN1_Msk                (0x100UL)                 /*!< RUN1 (Bitfield-Mask: 0x01)                            */
#define MCPWM_CON_CENTER1_Pos             (9UL)                     /*!< CENTER1 (Bit 9)                                       */
#define MCPWM_CON_CENTER1_Msk             (0x200UL)                 /*!< CENTER1 (Bitfield-Mask: 0x01)                         */
#define MCPWM_CON_POLA1_Pos               (10UL)                    /*!< POLA1 (Bit 10)                                        */
#define MCPWM_CON_POLA1_Msk               (0x400UL)                 /*!< POLA1 (Bitfield-Mask: 0x01)                           */
#define MCPWM_CON_DTE1_Pos                (11UL)                    /*!< DTE1 (Bit 11)                                         */
#define MCPWM_CON_DTE1_Msk                (0x800UL)                 /*!< DTE1 (Bitfield-Mask: 0x01)                            */
#define MCPWM_CON_DISUP1_Pos              (12UL)                    /*!< DISUP1 (Bit 12)                                       */
#define MCPWM_CON_DISUP1_Msk              (0x1000UL)                /*!< DISUP1 (Bitfield-Mask: 0x01)                          */
#define MCPWM_CON_RUN2_Pos                (16UL)                    /*!< RUN2 (Bit 16)                                         */
#define MCPWM_CON_RUN2_Msk                (0x10000UL)               /*!< RUN2 (Bitfield-Mask: 0x01)                            */
#define MCPWM_CON_CENTER2_Pos             (17UL)                    /*!< CENTER2 (Bit 17)                                      */
#define MCPWM_CON_CENTER2_Msk             (0x20000UL)               /*!< CENTER2 (Bitfield-Mask: 0x01)                         */
#define MCPWM_CON_POLA2_Pos               (18UL)                    /*!< POLA2 (Bit 18)                                        */
#define MCPWM_CON_POLA2_Msk               (0x40000UL)               /*!< POLA2 (Bitfield-Mask: 0x01)                           */
#define MCPWM_CON_DTE2_Pos                (19UL)                    /*!< DTE2 (Bit 19)                                         */
#define MCPWM_CON_DTE2_Msk                (0x80000UL)               /*!< DTE2 (Bitfield-Mask: 0x01)                            */
#define MCPWM_CON_DISUP2_Pos              (20UL)                    /*!< DISUP2 (Bit 20)                                       */
#define MCPWM_CON_DISUP2_Msk              (0x100000UL)              /*!< DISUP2 (Bitfield-Mask: 0x01)                          */
#define MCPWM_CON_INVBDC_Pos              (29UL)                    /*!< INVBDC (Bit 29)                                       */
#define MCPWM_CON_INVBDC_Msk              (0x20000000UL)            /*!< INVBDC (Bitfield-Mask: 0x01)                          */
#define MCPWM_CON_ACMODE_Pos              (30UL)                    /*!< ACMODE (Bit 30)                                       */
#define MCPWM_CON_ACMODE_Msk              (0x40000000UL)            /*!< ACMODE (Bitfield-Mask: 0x01)                          */
#define MCPWM_CON_DCMODE_Pos              (31UL)                    /*!< DCMODE (Bit 31)                                       */
#define MCPWM_CON_DCMODE_Msk              (0x80000000UL)            /*!< DCMODE (Bitfield-Mask: 0x01)                          */
/* ========================================================  CON_SET  ======================================================== */
#define MCPWM_CON_SET_RUN0_SET_Pos        (0UL)                     /*!< RUN0_SET (Bit 0)                                      */
#define MCPWM_CON_SET_RUN0_SET_Msk        (0x1UL)                   /*!< RUN0_SET (Bitfield-Mask: 0x01)                        */
#define MCPWM_CON_SET_CENTER0_SET_Pos     (1UL)                     /*!< CENTER0_SET (Bit 1)                                   */
#define MCPWM_CON_SET_CENTER0_SET_Msk     (0x2UL)                   /*!< CENTER0_SET (Bitfield-Mask: 0x01)                     */
#define MCPWM_CON_SET_POLA0_SET_Pos       (2UL)                     /*!< POLA0_SET (Bit 2)                                     */
#define MCPWM_CON_SET_POLA0_SET_Msk       (0x4UL)                   /*!< POLA0_SET (Bitfield-Mask: 0x01)                       */
#define MCPWM_CON_SET_DTE0_SET_Pos        (3UL)                     /*!< DTE0_SET (Bit 3)                                      */
#define MCPWM_CON_SET_DTE0_SET_Msk        (0x8UL)                   /*!< DTE0_SET (Bitfield-Mask: 0x01)                        */
#define MCPWM_CON_SET_DISUP0_SET_Pos      (4UL)                     /*!< DISUP0_SET (Bit 4)                                    */
#define MCPWM_CON_SET_DISUP0_SET_Msk      (0x10UL)                  /*!< DISUP0_SET (Bitfield-Mask: 0x01)                      */
#define MCPWM_CON_SET_RUN1_SET_Pos        (8UL)                     /*!< RUN1_SET (Bit 8)                                      */
#define MCPWM_CON_SET_RUN1_SET_Msk        (0x100UL)                 /*!< RUN1_SET (Bitfield-Mask: 0x01)                        */
#define MCPWM_CON_SET_CENTER1_SET_Pos     (9UL)                     /*!< CENTER1_SET (Bit 9)                                   */
#define MCPWM_CON_SET_CENTER1_SET_Msk     (0x200UL)                 /*!< CENTER1_SET (Bitfield-Mask: 0x01)                     */
#define MCPWM_CON_SET_POLA1_SET_Pos       (10UL)                    /*!< POLA1_SET (Bit 10)                                    */
#define MCPWM_CON_SET_POLA1_SET_Msk       (0x400UL)                 /*!< POLA1_SET (Bitfield-Mask: 0x01)                       */
#define MCPWM_CON_SET_DTE1_SET_Pos        (11UL)                    /*!< DTE1_SET (Bit 11)                                     */
#define MCPWM_CON_SET_DTE1_SET_Msk        (0x800UL)                 /*!< DTE1_SET (Bitfield-Mask: 0x01)                        */
#define MCPWM_CON_SET_DISUP1_SET_Pos      (12UL)                    /*!< DISUP1_SET (Bit 12)                                   */
#define MCPWM_CON_SET_DISUP1_SET_Msk      (0x1000UL)                /*!< DISUP1_SET (Bitfield-Mask: 0x01)                      */
#define MCPWM_CON_SET_RUN2_SET_Pos        (16UL)                    /*!< RUN2_SET (Bit 16)                                     */
#define MCPWM_CON_SET_RUN2_SET_Msk        (0x10000UL)               /*!< RUN2_SET (Bitfield-Mask: 0x01)                        */
#define MCPWM_CON_SET_CENTER2_SET_Pos     (17UL)                    /*!< CENTER2_SET (Bit 17)                                  */
#define MCPWM_CON_SET_CENTER2_SET_Msk     (0x20000UL)               /*!< CENTER2_SET (Bitfield-Mask: 0x01)                     */
#define MCPWM_CON_SET_POLA2_SET_Pos       (18UL)                    /*!< POLA2_SET (Bit 18)                                    */
#define MCPWM_CON_SET_POLA2_SET_Msk       (0x40000UL)               /*!< POLA2_SET (Bitfield-Mask: 0x01)                       */
#define MCPWM_CON_SET_DTE2_SET_Pos        (19UL)                    /*!< DTE2_SET (Bit 19)                                     */
#define MCPWM_CON_SET_DTE2_SET_Msk        (0x80000UL)               /*!< DTE2_SET (Bitfield-Mask: 0x01)                        */
#define MCPWM_CON_SET_DISUP2_SET_Pos      (20UL)                    /*!< DISUP2_SET (Bit 20)                                   */
#define MCPWM_CON_SET_DISUP2_SET_Msk      (0x100000UL)              /*!< DISUP2_SET (Bitfield-Mask: 0x01)                      */
#define MCPWM_CON_SET_INVBDC_SET_Pos      (29UL)                    /*!< INVBDC_SET (Bit 29)                                   */
#define MCPWM_CON_SET_INVBDC_SET_Msk      (0x20000000UL)            /*!< INVBDC_SET (Bitfield-Mask: 0x01)                      */
#define MCPWM_CON_SET_ACMODE_SET_Pos      (30UL)                    /*!< ACMODE_SET (Bit 30)                                   */
#define MCPWM_CON_SET_ACMODE_SET_Msk      (0x40000000UL)            /*!< ACMODE_SET (Bitfield-Mask: 0x01)                      */
#define MCPWM_CON_SET_DCMODE_SET_Pos      (31UL)                    /*!< DCMODE_SET (Bit 31)                                   */
#define MCPWM_CON_SET_DCMODE_SET_Msk      (0x80000000UL)            /*!< DCMODE_SET (Bitfield-Mask: 0x01)                      */
/* ========================================================  CON_CLR  ======================================================== */
#define MCPWM_CON_CLR_RUN0_CLR_Pos        (0UL)                     /*!< RUN0_CLR (Bit 0)                                      */
#define MCPWM_CON_CLR_RUN0_CLR_Msk        (0x1UL)                   /*!< RUN0_CLR (Bitfield-Mask: 0x01)                        */
#define MCPWM_CON_CLR_CENTER0_CLR_Pos     (1UL)                     /*!< CENTER0_CLR (Bit 1)                                   */
#define MCPWM_CON_CLR_CENTER0_CLR_Msk     (0x2UL)                   /*!< CENTER0_CLR (Bitfield-Mask: 0x01)                     */
#define MCPWM_CON_CLR_POLA0_CLR_Pos       (2UL)                     /*!< POLA0_CLR (Bit 2)                                     */
#define MCPWM_CON_CLR_POLA0_CLR_Msk       (0x4UL)                   /*!< POLA0_CLR (Bitfield-Mask: 0x01)                       */
#define MCPWM_CON_CLR_DTE0_CLR_Pos        (3UL)                     /*!< DTE0_CLR (Bit 3)                                      */
#define MCPWM_CON_CLR_DTE0_CLR_Msk        (0x8UL)                   /*!< DTE0_CLR (Bitfield-Mask: 0x01)                        */
#define MCPWM_CON_CLR_DISUP0_CLR_Pos      (4UL)                     /*!< DISUP0_CLR (Bit 4)                                    */
#define MCPWM_CON_CLR_DISUP0_CLR_Msk      (0x10UL)                  /*!< DISUP0_CLR (Bitfield-Mask: 0x01)                      */
#define MCPWM_CON_CLR_RUN1_CLR_Pos        (8UL)                     /*!< RUN1_CLR (Bit 8)                                      */
#define MCPWM_CON_CLR_RUN1_CLR_Msk        (0x100UL)                 /*!< RUN1_CLR (Bitfield-Mask: 0x01)                        */
#define MCPWM_CON_CLR_CENTER1_CLR_Pos     (9UL)                     /*!< CENTER1_CLR (Bit 9)                                   */
#define MCPWM_CON_CLR_CENTER1_CLR_Msk     (0x200UL)                 /*!< CENTER1_CLR (Bitfield-Mask: 0x01)                     */
#define MCPWM_CON_CLR_POLA1_CLR_Pos       (10UL)                    /*!< POLA1_CLR (Bit 10)                                    */
#define MCPWM_CON_CLR_POLA1_CLR_Msk       (0x400UL)                 /*!< POLA1_CLR (Bitfield-Mask: 0x01)                       */
#define MCPWM_CON_CLR_DTE1_CLR_Pos        (11UL)                    /*!< DTE1_CLR (Bit 11)                                     */
#define MCPWM_CON_CLR_DTE1_CLR_Msk        (0x800UL)                 /*!< DTE1_CLR (Bitfield-Mask: 0x01)                        */
#define MCPWM_CON_CLR_DISUP1_CLR_Pos      (12UL)                    /*!< DISUP1_CLR (Bit 12)                                   */
#define MCPWM_CON_CLR_DISUP1_CLR_Msk      (0x1000UL)                /*!< DISUP1_CLR (Bitfield-Mask: 0x01)                      */
#define MCPWM_CON_CLR_RUN2_CLR_Pos        (16UL)                    /*!< RUN2_CLR (Bit 16)                                     */
#define MCPWM_CON_CLR_RUN2_CLR_Msk        (0x10000UL)               /*!< RUN2_CLR (Bitfield-Mask: 0x01)                        */
#define MCPWM_CON_CLR_CENTER2_CLR_Pos     (17UL)                    /*!< CENTER2_CLR (Bit 17)                                  */
#define MCPWM_CON_CLR_CENTER2_CLR_Msk     (0x20000UL)               /*!< CENTER2_CLR (Bitfield-Mask: 0x01)                     */
#define MCPWM_CON_CLR_POLA2_CLR_Pos       (18UL)                    /*!< POLA2_CLR (Bit 18)                                    */
#define MCPWM_CON_CLR_POLA2_CLR_Msk       (0x40000UL)               /*!< POLA2_CLR (Bitfield-Mask: 0x01)                       */
#define MCPWM_CON_CLR_DTE2_CLR_Pos        (19UL)                    /*!< DTE2_CLR (Bit 19)                                     */
#define MCPWM_CON_CLR_DTE2_CLR_Msk        (0x80000UL)               /*!< DTE2_CLR (Bitfield-Mask: 0x01)                        */
#define MCPWM_CON_CLR_DISUP2_CLR_Pos      (20UL)                    /*!< DISUP2_CLR (Bit 20)                                   */
#define MCPWM_CON_CLR_DISUP2_CLR_Msk      (0x100000UL)              /*!< DISUP2_CLR (Bitfield-Mask: 0x01)                      */
#define MCPWM_CON_CLR_INVBDC_CLR_Pos      (29UL)                    /*!< INVBDC_CLR (Bit 29)                                   */
#define MCPWM_CON_CLR_INVBDC_CLR_Msk      (0x20000000UL)            /*!< INVBDC_CLR (Bitfield-Mask: 0x01)                      */
#define MCPWM_CON_CLR_ACMOD_CLR_Pos       (30UL)                    /*!< ACMOD_CLR (Bit 30)                                    */
#define MCPWM_CON_CLR_ACMOD_CLR_Msk       (0x40000000UL)            /*!< ACMOD_CLR (Bitfield-Mask: 0x01)                       */
#define MCPWM_CON_CLR_DCMODE_CLR_Pos      (31UL)                    /*!< DCMODE_CLR (Bit 31)                                   */
#define MCPWM_CON_CLR_DCMODE_CLR_Msk      (0x80000000UL)            /*!< DCMODE_CLR (Bitfield-Mask: 0x01)                      */
/* ========================================================  CAPCON  ========================================================= */
#define MCPWM_CAPCON_CAP0MCI0_RE_Pos      (0UL)                     /*!< CAP0MCI0_RE (Bit 0)                                   */
#define MCPWM_CAPCON_CAP0MCI0_RE_Msk      (0x1UL)                   /*!< CAP0MCI0_RE (Bitfield-Mask: 0x01)                     */
#define MCPWM_CAPCON_CAP0MCI0_FE_Pos      (1UL)                     /*!< CAP0MCI0_FE (Bit 1)                                   */
#define MCPWM_CAPCON_CAP0MCI0_FE_Msk      (0x2UL)                   /*!< CAP0MCI0_FE (Bitfield-Mask: 0x01)                     */
#define MCPWM_CAPCON_CAP0MCI1_RE_Pos      (2UL)                     /*!< CAP0MCI1_RE (Bit 2)                                   */
#define MCPWM_CAPCON_CAP0MCI1_RE_Msk      (0x4UL)                   /*!< CAP0MCI1_RE (Bitfield-Mask: 0x01)                     */
#define MCPWM_CAPCON_CAP0MCI1_FE_Pos      (3UL)                     /*!< CAP0MCI1_FE (Bit 3)                                   */
#define MCPWM_CAPCON_CAP0MCI1_FE_Msk      (0x8UL)                   /*!< CAP0MCI1_FE (Bitfield-Mask: 0x01)                     */
#define MCPWM_CAPCON_CAP0MCI2_RE_Pos      (4UL)                     /*!< CAP0MCI2_RE (Bit 4)                                   */
#define MCPWM_CAPCON_CAP0MCI2_RE_Msk      (0x10UL)                  /*!< CAP0MCI2_RE (Bitfield-Mask: 0x01)                     */
#define MCPWM_CAPCON_CAP0MCI2_FE_Pos      (5UL)                     /*!< CAP0MCI2_FE (Bit 5)                                   */
#define MCPWM_CAPCON_CAP0MCI2_FE_Msk      (0x20UL)                  /*!< CAP0MCI2_FE (Bitfield-Mask: 0x01)                     */
#define MCPWM_CAPCON_CAP1MCI0_RE_Pos      (6UL)                     /*!< CAP1MCI0_RE (Bit 6)                                   */
#define MCPWM_CAPCON_CAP1MCI0_RE_Msk      (0x40UL)                  /*!< CAP1MCI0_RE (Bitfield-Mask: 0x01)                     */
#define MCPWM_CAPCON_CAP1MCI0_FE_Pos      (7UL)                     /*!< CAP1MCI0_FE (Bit 7)                                   */
#define MCPWM_CAPCON_CAP1MCI0_FE_Msk      (0x80UL)                  /*!< CAP1MCI0_FE (Bitfield-Mask: 0x01)                     */
#define MCPWM_CAPCON_CAP1MCI1_RE_Pos      (8UL)                     /*!< CAP1MCI1_RE (Bit 8)                                   */
#define MCPWM_CAPCON_CAP1MCI1_RE_Msk      (0x100UL)                 /*!< CAP1MCI1_RE (Bitfield-Mask: 0x01)                     */
#define MCPWM_CAPCON_CAP1MCI1_FE_Pos      (9UL)                     /*!< CAP1MCI1_FE (Bit 9)                                   */
#define MCPWM_CAPCON_CAP1MCI1_FE_Msk      (0x200UL)                 /*!< CAP1MCI1_FE (Bitfield-Mask: 0x01)                     */
#define MCPWM_CAPCON_CAP1MCI2_RE_Pos      (10UL)                    /*!< CAP1MCI2_RE (Bit 10)                                  */
#define MCPWM_CAPCON_CAP1MCI2_RE_Msk      (0x400UL)                 /*!< CAP1MCI2_RE (Bitfield-Mask: 0x01)                     */
#define MCPWM_CAPCON_CAP1MCI2_FE_Pos      (11UL)                    /*!< CAP1MCI2_FE (Bit 11)                                  */
#define MCPWM_CAPCON_CAP1MCI2_FE_Msk      (0x800UL)                 /*!< CAP1MCI2_FE (Bitfield-Mask: 0x01)                     */
#define MCPWM_CAPCON_CAP2MCI0_RE_Pos      (12UL)                    /*!< CAP2MCI0_RE (Bit 12)                                  */
#define MCPWM_CAPCON_CAP2MCI0_RE_Msk      (0x1000UL)                /*!< CAP2MCI0_RE (Bitfield-Mask: 0x01)                     */
#define MCPWM_CAPCON_CAP2MCI0_FE_Pos      (13UL)                    /*!< CAP2MCI0_FE (Bit 13)                                  */
#define MCPWM_CAPCON_CAP2MCI0_FE_Msk      (0x2000UL)                /*!< CAP2MCI0_FE (Bitfield-Mask: 0x01)                     */
#define MCPWM_CAPCON_CAP2MCI1_RE_Pos      (14UL)                    /*!< CAP2MCI1_RE (Bit 14)                                  */
#define MCPWM_CAPCON_CAP2MCI1_RE_Msk      (0x4000UL)                /*!< CAP2MCI1_RE (Bitfield-Mask: 0x01)                     */
#define MCPWM_CAPCON_CAP2MCI1_FE_Pos      (15UL)                    /*!< CAP2MCI1_FE (Bit 15)                                  */
#define MCPWM_CAPCON_CAP2MCI1_FE_Msk      (0x8000UL)                /*!< CAP2MCI1_FE (Bitfield-Mask: 0x01)                     */
#define MCPWM_CAPCON_CAP2MCI2_RE_Pos      (16UL)                    /*!< CAP2MCI2_RE (Bit 16)                                  */
#define MCPWM_CAPCON_CAP2MCI2_RE_Msk      (0x10000UL)               /*!< CAP2MCI2_RE (Bitfield-Mask: 0x01)                     */
#define MCPWM_CAPCON_CAP2MCI2_FE_Pos      (17UL)                    /*!< CAP2MCI2_FE (Bit 17)                                  */
#define MCPWM_CAPCON_CAP2MCI2_FE_Msk      (0x20000UL)               /*!< CAP2MCI2_FE (Bitfield-Mask: 0x01)                     */
#define MCPWM_CAPCON_RT0_Pos              (18UL)                    /*!< RT0 (Bit 18)                                          */
#define MCPWM_CAPCON_RT0_Msk              (0x40000UL)               /*!< RT0 (Bitfield-Mask: 0x01)                             */
#define MCPWM_CAPCON_RT1_Pos              (19UL)                    /*!< RT1 (Bit 19)                                          */
#define MCPWM_CAPCON_RT1_Msk              (0x80000UL)               /*!< RT1 (Bitfield-Mask: 0x01)                             */
#define MCPWM_CAPCON_RT2_Pos              (20UL)                    /*!< RT2 (Bit 20)                                          */
#define MCPWM_CAPCON_RT2_Msk              (0x100000UL)              /*!< RT2 (Bitfield-Mask: 0x01)                             */
/* ======================================================  CAPCON_SET  ======================================================= */
#define MCPWM_CAPCON_SET_CAP0MCI0_RE_SET_Pos (0UL)                  /*!< CAP0MCI0_RE_SET (Bit 0)                               */
#define MCPWM_CAPCON_SET_CAP0MCI0_RE_SET_Msk (0x1UL)                /*!< CAP0MCI0_RE_SET (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_SET_CAP0MCI0_FE_SET_Pos (1UL)                  /*!< CAP0MCI0_FE_SET (Bit 1)                               */
#define MCPWM_CAPCON_SET_CAP0MCI0_FE_SET_Msk (0x2UL)                /*!< CAP0MCI0_FE_SET (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_SET_CAP0MCI1_RE_SET_Pos (2UL)                  /*!< CAP0MCI1_RE_SET (Bit 2)                               */
#define MCPWM_CAPCON_SET_CAP0MCI1_RE_SET_Msk (0x4UL)                /*!< CAP0MCI1_RE_SET (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_SET_CAP0MCI1_FE_SET_Pos (3UL)                  /*!< CAP0MCI1_FE_SET (Bit 3)                               */
#define MCPWM_CAPCON_SET_CAP0MCI1_FE_SET_Msk (0x8UL)                /*!< CAP0MCI1_FE_SET (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_SET_CAP0MCI2_RE_SET_Pos (4UL)                  /*!< CAP0MCI2_RE_SET (Bit 4)                               */
#define MCPWM_CAPCON_SET_CAP0MCI2_RE_SET_Msk (0x10UL)               /*!< CAP0MCI2_RE_SET (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_SET_CAP0MCI2_FE_SET_Pos (5UL)                  /*!< CAP0MCI2_FE_SET (Bit 5)                               */
#define MCPWM_CAPCON_SET_CAP0MCI2_FE_SET_Msk (0x20UL)               /*!< CAP0MCI2_FE_SET (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_SET_CAP1MCI0_RE_SET_Pos (6UL)                  /*!< CAP1MCI0_RE_SET (Bit 6)                               */
#define MCPWM_CAPCON_SET_CAP1MCI0_RE_SET_Msk (0x40UL)               /*!< CAP1MCI0_RE_SET (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_SET_CAP1MCI0_FE_SET_Pos (7UL)                  /*!< CAP1MCI0_FE_SET (Bit 7)                               */
#define MCPWM_CAPCON_SET_CAP1MCI0_FE_SET_Msk (0x80UL)               /*!< CAP1MCI0_FE_SET (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_SET_CAP1MCI1_RE_SET_Pos (8UL)                  /*!< CAP1MCI1_RE_SET (Bit 8)                               */
#define MCPWM_CAPCON_SET_CAP1MCI1_RE_SET_Msk (0x100UL)              /*!< CAP1MCI1_RE_SET (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_SET_CAP1MCI1_FE_SET_Pos (9UL)                  /*!< CAP1MCI1_FE_SET (Bit 9)                               */
#define MCPWM_CAPCON_SET_CAP1MCI1_FE_SET_Msk (0x200UL)              /*!< CAP1MCI1_FE_SET (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_SET_CAP1MCI2_RE_SET_Pos (10UL)                 /*!< CAP1MCI2_RE_SET (Bit 10)                              */
#define MCPWM_CAPCON_SET_CAP1MCI2_RE_SET_Msk (0x400UL)              /*!< CAP1MCI2_RE_SET (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_SET_CAP1MCI2_FE_SET_Pos (11UL)                 /*!< CAP1MCI2_FE_SET (Bit 11)                              */
#define MCPWM_CAPCON_SET_CAP1MCI2_FE_SET_Msk (0x800UL)              /*!< CAP1MCI2_FE_SET (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_SET_CAP2MCI0_RE_SET_Pos (12UL)                 /*!< CAP2MCI0_RE_SET (Bit 12)                              */
#define MCPWM_CAPCON_SET_CAP2MCI0_RE_SET_Msk (0x1000UL)             /*!< CAP2MCI0_RE_SET (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_SET_CAP2MCI0_FE_SET_Pos (13UL)                 /*!< CAP2MCI0_FE_SET (Bit 13)                              */
#define MCPWM_CAPCON_SET_CAP2MCI0_FE_SET_Msk (0x2000UL)             /*!< CAP2MCI0_FE_SET (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_SET_CAP2MCI1_RE_SET_Pos (14UL)                 /*!< CAP2MCI1_RE_SET (Bit 14)                              */
#define MCPWM_CAPCON_SET_CAP2MCI1_RE_SET_Msk (0x4000UL)             /*!< CAP2MCI1_RE_SET (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_SET_CAP2MCI1_FE_SET_Pos (15UL)                 /*!< CAP2MCI1_FE_SET (Bit 15)                              */
#define MCPWM_CAPCON_SET_CAP2MCI1_FE_SET_Msk (0x8000UL)             /*!< CAP2MCI1_FE_SET (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_SET_CAP2MCI2_RE_SET_Pos (16UL)                 /*!< CAP2MCI2_RE_SET (Bit 16)                              */
#define MCPWM_CAPCON_SET_CAP2MCI2_RE_SET_Msk (0x10000UL)            /*!< CAP2MCI2_RE_SET (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_SET_CAP2MCI2_FE_SET_Pos (17UL)                 /*!< CAP2MCI2_FE_SET (Bit 17)                              */
#define MCPWM_CAPCON_SET_CAP2MCI2_FE_SET_Msk (0x20000UL)            /*!< CAP2MCI2_FE_SET (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_SET_RT0_SET_Pos      (18UL)                    /*!< RT0_SET (Bit 18)                                      */
#define MCPWM_CAPCON_SET_RT0_SET_Msk      (0x40000UL)               /*!< RT0_SET (Bitfield-Mask: 0x01)                         */
#define MCPWM_CAPCON_SET_RT1_SET_Pos      (19UL)                    /*!< RT1_SET (Bit 19)                                      */
#define MCPWM_CAPCON_SET_RT1_SET_Msk      (0x80000UL)               /*!< RT1_SET (Bitfield-Mask: 0x01)                         */
#define MCPWM_CAPCON_SET_RT2_SET_Pos      (20UL)                    /*!< RT2_SET (Bit 20)                                      */
#define MCPWM_CAPCON_SET_RT2_SET_Msk      (0x100000UL)              /*!< RT2_SET (Bitfield-Mask: 0x01)                         */
/* ======================================================  CAPCON_CLR  ======================================================= */
#define MCPWM_CAPCON_CLR_CAP0MCI0_RE_CLR_Pos (0UL)                  /*!< CAP0MCI0_RE_CLR (Bit 0)                               */
#define MCPWM_CAPCON_CLR_CAP0MCI0_RE_CLR_Msk (0x1UL)                /*!< CAP0MCI0_RE_CLR (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_CLR_CAP0MCI0_FE_CLR_Pos (1UL)                  /*!< CAP0MCI0_FE_CLR (Bit 1)                               */
#define MCPWM_CAPCON_CLR_CAP0MCI0_FE_CLR_Msk (0x2UL)                /*!< CAP0MCI0_FE_CLR (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_CLR_CAP0MCI1_RE_CLR_Pos (2UL)                  /*!< CAP0MCI1_RE_CLR (Bit 2)                               */
#define MCPWM_CAPCON_CLR_CAP0MCI1_RE_CLR_Msk (0x4UL)                /*!< CAP0MCI1_RE_CLR (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_CLR_CAP0MCI1_FE_CLR_Pos (3UL)                  /*!< CAP0MCI1_FE_CLR (Bit 3)                               */
#define MCPWM_CAPCON_CLR_CAP0MCI1_FE_CLR_Msk (0x8UL)                /*!< CAP0MCI1_FE_CLR (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_CLR_CAP0MCI2_RE_CLR_Pos (4UL)                  /*!< CAP0MCI2_RE_CLR (Bit 4)                               */
#define MCPWM_CAPCON_CLR_CAP0MCI2_RE_CLR_Msk (0x10UL)               /*!< CAP0MCI2_RE_CLR (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_CLR_CAP0MCI2_FE_CLR_Pos (5UL)                  /*!< CAP0MCI2_FE_CLR (Bit 5)                               */
#define MCPWM_CAPCON_CLR_CAP0MCI2_FE_CLR_Msk (0x20UL)               /*!< CAP0MCI2_FE_CLR (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_CLR_CAP1MCI0_RE_CLR_Pos (6UL)                  /*!< CAP1MCI0_RE_CLR (Bit 6)                               */
#define MCPWM_CAPCON_CLR_CAP1MCI0_RE_CLR_Msk (0x40UL)               /*!< CAP1MCI0_RE_CLR (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_CLR_CAP1MCI0_FE_CLR_Pos (7UL)                  /*!< CAP1MCI0_FE_CLR (Bit 7)                               */
#define MCPWM_CAPCON_CLR_CAP1MCI0_FE_CLR_Msk (0x80UL)               /*!< CAP1MCI0_FE_CLR (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_CLR_CAP1MCI1_RE_CLR_Pos (8UL)                  /*!< CAP1MCI1_RE_CLR (Bit 8)                               */
#define MCPWM_CAPCON_CLR_CAP1MCI1_RE_CLR_Msk (0x100UL)              /*!< CAP1MCI1_RE_CLR (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_CLR_CAP1MCI1_FE_CLR_Pos (9UL)                  /*!< CAP1MCI1_FE_CLR (Bit 9)                               */
#define MCPWM_CAPCON_CLR_CAP1MCI1_FE_CLR_Msk (0x200UL)              /*!< CAP1MCI1_FE_CLR (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_CLR_CAP1MCI2_RE_CLR_Pos (10UL)                 /*!< CAP1MCI2_RE_CLR (Bit 10)                              */
#define MCPWM_CAPCON_CLR_CAP1MCI2_RE_CLR_Msk (0x400UL)              /*!< CAP1MCI2_RE_CLR (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_CLR_CAP1MCI2_FE_CLR_Pos (11UL)                 /*!< CAP1MCI2_FE_CLR (Bit 11)                              */
#define MCPWM_CAPCON_CLR_CAP1MCI2_FE_CLR_Msk (0x800UL)              /*!< CAP1MCI2_FE_CLR (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_CLR_CAP2MCI0_RE_CLR_Pos (12UL)                 /*!< CAP2MCI0_RE_CLR (Bit 12)                              */
#define MCPWM_CAPCON_CLR_CAP2MCI0_RE_CLR_Msk (0x1000UL)             /*!< CAP2MCI0_RE_CLR (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_CLR_CAP2MCI0_FE_CLR_Pos (13UL)                 /*!< CAP2MCI0_FE_CLR (Bit 13)                              */
#define MCPWM_CAPCON_CLR_CAP2MCI0_FE_CLR_Msk (0x2000UL)             /*!< CAP2MCI0_FE_CLR (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_CLR_CAP2MCI1_RE_CLR_Pos (14UL)                 /*!< CAP2MCI1_RE_CLR (Bit 14)                              */
#define MCPWM_CAPCON_CLR_CAP2MCI1_RE_CLR_Msk (0x4000UL)             /*!< CAP2MCI1_RE_CLR (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_CLR_CAP2MCI1_FE_CLR_Pos (15UL)                 /*!< CAP2MCI1_FE_CLR (Bit 15)                              */
#define MCPWM_CAPCON_CLR_CAP2MCI1_FE_CLR_Msk (0x8000UL)             /*!< CAP2MCI1_FE_CLR (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_CLR_CAP2MCI2_RE_CLR_Pos (16UL)                 /*!< CAP2MCI2_RE_CLR (Bit 16)                              */
#define MCPWM_CAPCON_CLR_CAP2MCI2_RE_CLR_Msk (0x10000UL)            /*!< CAP2MCI2_RE_CLR (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_CLR_CAP2MCI2_FE_CLR_Pos (17UL)                 /*!< CAP2MCI2_FE_CLR (Bit 17)                              */
#define MCPWM_CAPCON_CLR_CAP2MCI2_FE_CLR_Msk (0x20000UL)            /*!< CAP2MCI2_FE_CLR (Bitfield-Mask: 0x01)                 */
#define MCPWM_CAPCON_CLR_RT0_CLR_Pos      (18UL)                    /*!< RT0_CLR (Bit 18)                                      */
#define MCPWM_CAPCON_CLR_RT0_CLR_Msk      (0x40000UL)               /*!< RT0_CLR (Bitfield-Mask: 0x01)                         */
#define MCPWM_CAPCON_CLR_RT1_CLR_Pos      (19UL)                    /*!< RT1_CLR (Bit 19)                                      */
#define MCPWM_CAPCON_CLR_RT1_CLR_Msk      (0x80000UL)               /*!< RT1_CLR (Bitfield-Mask: 0x01)                         */
#define MCPWM_CAPCON_CLR_RT2_CLR_Pos      (20UL)                    /*!< RT2_CLR (Bit 20)                                      */
#define MCPWM_CAPCON_CLR_RT2_CLR_Msk      (0x100000UL)              /*!< RT2_CLR (Bitfield-Mask: 0x01)                         */
/* ==========================================================  DT  =========================================================== */
#define MCPWM_DT_DT0_Pos                  (0UL)                     /*!< DT0 (Bit 0)                                           */
#define MCPWM_DT_DT0_Msk                  (0x3ffUL)                 /*!< DT0 (Bitfield-Mask: 0x3ff)                            */
#define MCPWM_DT_DT1_Pos                  (10UL)                    /*!< DT1 (Bit 10)                                          */
#define MCPWM_DT_DT1_Msk                  (0xffc00UL)               /*!< DT1 (Bitfield-Mask: 0x3ff)                            */
#define MCPWM_DT_DT2_Pos                  (20UL)                    /*!< DT2 (Bit 20)                                          */
#define MCPWM_DT_DT2_Msk                  (0x3ff00000UL)            /*!< DT2 (Bitfield-Mask: 0x3ff)                            */
/* ==========================================================  CP  =========================================================== */
#define MCPWM_CP_CCPA0_Pos                (0UL)                     /*!< CCPA0 (Bit 0)                                         */
#define MCPWM_CP_CCPA0_Msk                (0x1UL)                   /*!< CCPA0 (Bitfield-Mask: 0x01)                           */
#define MCPWM_CP_CCPB0_Pos                (1UL)                     /*!< CCPB0 (Bit 1)                                         */
#define MCPWM_CP_CCPB0_Msk                (0x2UL)                   /*!< CCPB0 (Bitfield-Mask: 0x01)                           */
#define MCPWM_CP_CCPA1_Pos                (2UL)                     /*!< CCPA1 (Bit 2)                                         */
#define MCPWM_CP_CCPA1_Msk                (0x4UL)                   /*!< CCPA1 (Bitfield-Mask: 0x01)                           */
#define MCPWM_CP_CCPB1_Pos                (3UL)                     /*!< CCPB1 (Bit 3)                                         */
#define MCPWM_CP_CCPB1_Msk                (0x8UL)                   /*!< CCPB1 (Bitfield-Mask: 0x01)                           */
#define MCPWM_CP_CCPA2_Pos                (4UL)                     /*!< CCPA2 (Bit 4)                                         */
#define MCPWM_CP_CCPA2_Msk                (0x10UL)                  /*!< CCPA2 (Bitfield-Mask: 0x01)                           */
#define MCPWM_CP_CCPB2_Pos                (5UL)                     /*!< CCPB2 (Bit 5)                                         */
#define MCPWM_CP_CCPB2_Msk                (0x20UL)                  /*!< CCPB2 (Bitfield-Mask: 0x01)                           */
/* =========================================================  INTEN  ========================================================= */
#define MCPWM_INTEN_ILIM0_Pos             (0UL)                     /*!< ILIM0 (Bit 0)                                         */
#define MCPWM_INTEN_ILIM0_Msk             (0x1UL)                   /*!< ILIM0 (Bitfield-Mask: 0x01)                           */
#define MCPWM_INTEN_IMAT0_Pos             (1UL)                     /*!< IMAT0 (Bit 1)                                         */
#define MCPWM_INTEN_IMAT0_Msk             (0x2UL)                   /*!< IMAT0 (Bitfield-Mask: 0x01)                           */
#define MCPWM_INTEN_ICAP0_Pos             (2UL)                     /*!< ICAP0 (Bit 2)                                         */
#define MCPWM_INTEN_ICAP0_Msk             (0x4UL)                   /*!< ICAP0 (Bitfield-Mask: 0x01)                           */
#define MCPWM_INTEN_ILIM1_Pos             (4UL)                     /*!< ILIM1 (Bit 4)                                         */
#define MCPWM_INTEN_ILIM1_Msk             (0x10UL)                  /*!< ILIM1 (Bitfield-Mask: 0x01)                           */
#define MCPWM_INTEN_IMAT1_Pos             (5UL)                     /*!< IMAT1 (Bit 5)                                         */
#define MCPWM_INTEN_IMAT1_Msk             (0x20UL)                  /*!< IMAT1 (Bitfield-Mask: 0x01)                           */
#define MCPWM_INTEN_ICAP1_Pos             (6UL)                     /*!< ICAP1 (Bit 6)                                         */
#define MCPWM_INTEN_ICAP1_Msk             (0x40UL)                  /*!< ICAP1 (Bitfield-Mask: 0x01)                           */
#define MCPWM_INTEN_ILIM2_Pos             (8UL)                     /*!< ILIM2 (Bit 8)                                         */
#define MCPWM_INTEN_ILIM2_Msk             (0x100UL)                 /*!< ILIM2 (Bitfield-Mask: 0x01)                           */
#define MCPWM_INTEN_IMAT2_Pos             (9UL)                     /*!< IMAT2 (Bit 9)                                         */
#define MCPWM_INTEN_IMAT2_Msk             (0x200UL)                 /*!< IMAT2 (Bitfield-Mask: 0x01)                           */
#define MCPWM_INTEN_ICAP2_Pos             (10UL)                    /*!< ICAP2 (Bit 10)                                        */
#define MCPWM_INTEN_ICAP2_Msk             (0x400UL)                 /*!< ICAP2 (Bitfield-Mask: 0x01)                           */
#define MCPWM_INTEN_ABORT_Pos             (15UL)                    /*!< ABORT (Bit 15)                                        */
#define MCPWM_INTEN_ABORT_Msk             (0x8000UL)                /*!< ABORT (Bitfield-Mask: 0x01)                           */
/* =======================================================  INTEN_SET  ======================================================= */
#define MCPWM_INTEN_SET_ILIM0_SET_Pos     (0UL)                     /*!< ILIM0_SET (Bit 0)                                     */
#define MCPWM_INTEN_SET_ILIM0_SET_Msk     (0x1UL)                   /*!< ILIM0_SET (Bitfield-Mask: 0x01)                       */
#define MCPWM_INTEN_SET_IMAT0_SET_Pos     (1UL)                     /*!< IMAT0_SET (Bit 1)                                     */
#define MCPWM_INTEN_SET_IMAT0_SET_Msk     (0x2UL)                   /*!< IMAT0_SET (Bitfield-Mask: 0x01)                       */
#define MCPWM_INTEN_SET_ICAP0_SET_Pos     (2UL)                     /*!< ICAP0_SET (Bit 2)                                     */
#define MCPWM_INTEN_SET_ICAP0_SET_Msk     (0x4UL)                   /*!< ICAP0_SET (Bitfield-Mask: 0x01)                       */
#define MCPWM_INTEN_SET_ILIM1_SET_Pos     (4UL)                     /*!< ILIM1_SET (Bit 4)                                     */
#define MCPWM_INTEN_SET_ILIM1_SET_Msk     (0x10UL)                  /*!< ILIM1_SET (Bitfield-Mask: 0x01)                       */
#define MCPWM_INTEN_SET_IMAT1_SET_Pos     (5UL)                     /*!< IMAT1_SET (Bit 5)                                     */
#define MCPWM_INTEN_SET_IMAT1_SET_Msk     (0x20UL)                  /*!< IMAT1_SET (Bitfield-Mask: 0x01)                       */
#define MCPWM_INTEN_SET_ICAP1_SET_Pos     (6UL)                     /*!< ICAP1_SET (Bit 6)                                     */
#define MCPWM_INTEN_SET_ICAP1_SET_Msk     (0x40UL)                  /*!< ICAP1_SET (Bitfield-Mask: 0x01)                       */
#define MCPWM_INTEN_SET_ILIM2_SET_Pos     (9UL)                     /*!< ILIM2_SET (Bit 9)                                     */
#define MCPWM_INTEN_SET_ILIM2_SET_Msk     (0x200UL)                 /*!< ILIM2_SET (Bitfield-Mask: 0x01)                       */
#define MCPWM_INTEN_SET_IMAT2_SET_Pos     (10UL)                    /*!< IMAT2_SET (Bit 10)                                    */
#define MCPWM_INTEN_SET_IMAT2_SET_Msk     (0x400UL)                 /*!< IMAT2_SET (Bitfield-Mask: 0x01)                       */
#define MCPWM_INTEN_SET_ICAP2_SET_Pos     (11UL)                    /*!< ICAP2_SET (Bit 11)                                    */
#define MCPWM_INTEN_SET_ICAP2_SET_Msk     (0x800UL)                 /*!< ICAP2_SET (Bitfield-Mask: 0x01)                       */
#define MCPWM_INTEN_SET_ABORT_SET_Pos     (15UL)                    /*!< ABORT_SET (Bit 15)                                    */
#define MCPWM_INTEN_SET_ABORT_SET_Msk     (0x8000UL)                /*!< ABORT_SET (Bitfield-Mask: 0x01)                       */
/* =======================================================  INTEN_CLR  ======================================================= */
#define MCPWM_INTEN_CLR_ILIM0_CLR_Pos     (0UL)                     /*!< ILIM0_CLR (Bit 0)                                     */
#define MCPWM_INTEN_CLR_ILIM0_CLR_Msk     (0x1UL)                   /*!< ILIM0_CLR (Bitfield-Mask: 0x01)                       */
#define MCPWM_INTEN_CLR_IMAT0_CLR_Pos     (1UL)                     /*!< IMAT0_CLR (Bit 1)                                     */
#define MCPWM_INTEN_CLR_IMAT0_CLR_Msk     (0x2UL)                   /*!< IMAT0_CLR (Bitfield-Mask: 0x01)                       */
#define MCPWM_INTEN_CLR_ICAP0_CLR_Pos     (2UL)                     /*!< ICAP0_CLR (Bit 2)                                     */
#define MCPWM_INTEN_CLR_ICAP0_CLR_Msk     (0x4UL)                   /*!< ICAP0_CLR (Bitfield-Mask: 0x01)                       */
#define MCPWM_INTEN_CLR_ILIM1_CLR_Pos     (4UL)                     /*!< ILIM1_CLR (Bit 4)                                     */
#define MCPWM_INTEN_CLR_ILIM1_CLR_Msk     (0x10UL)                  /*!< ILIM1_CLR (Bitfield-Mask: 0x01)                       */
#define MCPWM_INTEN_CLR_IMAT1_CLR_Pos     (5UL)                     /*!< IMAT1_CLR (Bit 5)                                     */
#define MCPWM_INTEN_CLR_IMAT1_CLR_Msk     (0x20UL)                  /*!< IMAT1_CLR (Bitfield-Mask: 0x01)                       */
#define MCPWM_INTEN_CLR_ICAP1_CLR_Pos     (6UL)                     /*!< ICAP1_CLR (Bit 6)                                     */
#define MCPWM_INTEN_CLR_ICAP1_CLR_Msk     (0x40UL)                  /*!< ICAP1_CLR (Bitfield-Mask: 0x01)                       */
#define MCPWM_INTEN_CLR_ILIM2_CLR_Pos     (8UL)                     /*!< ILIM2_CLR (Bit 8)                                     */
#define MCPWM_INTEN_CLR_ILIM2_CLR_Msk     (0x100UL)                 /*!< ILIM2_CLR (Bitfield-Mask: 0x01)                       */
#define MCPWM_INTEN_CLR_IMAT2_CLR_Pos     (9UL)                     /*!< IMAT2_CLR (Bit 9)                                     */
#define MCPWM_INTEN_CLR_IMAT2_CLR_Msk     (0x200UL)                 /*!< IMAT2_CLR (Bitfield-Mask: 0x01)                       */
#define MCPWM_INTEN_CLR_ICAP2_CLR_Pos     (10UL)                    /*!< ICAP2_CLR (Bit 10)                                    */
#define MCPWM_INTEN_CLR_ICAP2_CLR_Msk     (0x400UL)                 /*!< ICAP2_CLR (Bitfield-Mask: 0x01)                       */
#define MCPWM_INTEN_CLR_ABORT_CLR_Pos     (15UL)                    /*!< ABORT_CLR (Bit 15)                                    */
#define MCPWM_INTEN_CLR_ABORT_CLR_Msk     (0x8000UL)                /*!< ABORT_CLR (Bitfield-Mask: 0x01)                       */
/* =========================================================  INTF  ========================================================== */
#define MCPWM_INTF_ILIM0_F_Pos            (0UL)                     /*!< ILIM0_F (Bit 0)                                       */
#define MCPWM_INTF_ILIM0_F_Msk            (0x1UL)                   /*!< ILIM0_F (Bitfield-Mask: 0x01)                         */
#define MCPWM_INTF_IMAT0_F_Pos            (1UL)                     /*!< IMAT0_F (Bit 1)                                       */
#define MCPWM_INTF_IMAT0_F_Msk            (0x2UL)                   /*!< IMAT0_F (Bitfield-Mask: 0x01)                         */
#define MCPWM_INTF_ICAP0_F_Pos            (2UL)                     /*!< ICAP0_F (Bit 2)                                       */
#define MCPWM_INTF_ICAP0_F_Msk            (0x4UL)                   /*!< ICAP0_F (Bitfield-Mask: 0x01)                         */
#define MCPWM_INTF_ILIM1_F_Pos            (4UL)                     /*!< ILIM1_F (Bit 4)                                       */
#define MCPWM_INTF_ILIM1_F_Msk            (0x10UL)                  /*!< ILIM1_F (Bitfield-Mask: 0x01)                         */
#define MCPWM_INTF_IMAT1_F_Pos            (5UL)                     /*!< IMAT1_F (Bit 5)                                       */
#define MCPWM_INTF_IMAT1_F_Msk            (0x20UL)                  /*!< IMAT1_F (Bitfield-Mask: 0x01)                         */
#define MCPWM_INTF_ICAP1_F_Pos            (6UL)                     /*!< ICAP1_F (Bit 6)                                       */
#define MCPWM_INTF_ICAP1_F_Msk            (0x40UL)                  /*!< ICAP1_F (Bitfield-Mask: 0x01)                         */
#define MCPWM_INTF_ILIM2_F_Pos            (8UL)                     /*!< ILIM2_F (Bit 8)                                       */
#define MCPWM_INTF_ILIM2_F_Msk            (0x100UL)                 /*!< ILIM2_F (Bitfield-Mask: 0x01)                         */
#define MCPWM_INTF_IMAT2_F_Pos            (9UL)                     /*!< IMAT2_F (Bit 9)                                       */
#define MCPWM_INTF_IMAT2_F_Msk            (0x200UL)                 /*!< IMAT2_F (Bitfield-Mask: 0x01)                         */
#define MCPWM_INTF_ICAP2_F_Pos            (10UL)                    /*!< ICAP2_F (Bit 10)                                      */
#define MCPWM_INTF_ICAP2_F_Msk            (0x400UL)                 /*!< ICAP2_F (Bitfield-Mask: 0x01)                         */
#define MCPWM_INTF_ABORT_F_Pos            (15UL)                    /*!< ABORT_F (Bit 15)                                      */
#define MCPWM_INTF_ABORT_F_Msk            (0x8000UL)                /*!< ABORT_F (Bitfield-Mask: 0x01)                         */
/* =======================================================  INTF_SET  ======================================================== */
#define MCPWM_INTF_SET_ILIM0_F_SET_Pos    (0UL)                     /*!< ILIM0_F_SET (Bit 0)                                   */
#define MCPWM_INTF_SET_ILIM0_F_SET_Msk    (0x1UL)                   /*!< ILIM0_F_SET (Bitfield-Mask: 0x01)                     */
#define MCPWM_INTF_SET_IMAT0_F_SET_Pos    (1UL)                     /*!< IMAT0_F_SET (Bit 1)                                   */
#define MCPWM_INTF_SET_IMAT0_F_SET_Msk    (0x2UL)                   /*!< IMAT0_F_SET (Bitfield-Mask: 0x01)                     */
#define MCPWM_INTF_SET_ICAP0_F_SET_Pos    (2UL)                     /*!< ICAP0_F_SET (Bit 2)                                   */
#define MCPWM_INTF_SET_ICAP0_F_SET_Msk    (0x4UL)                   /*!< ICAP0_F_SET (Bitfield-Mask: 0x01)                     */
#define MCPWM_INTF_SET_ILIM1_F_SET_Pos    (4UL)                     /*!< ILIM1_F_SET (Bit 4)                                   */
#define MCPWM_INTF_SET_ILIM1_F_SET_Msk    (0x10UL)                  /*!< ILIM1_F_SET (Bitfield-Mask: 0x01)                     */
#define MCPWM_INTF_SET_IMAT1_F_SET_Pos    (5UL)                     /*!< IMAT1_F_SET (Bit 5)                                   */
#define MCPWM_INTF_SET_IMAT1_F_SET_Msk    (0x20UL)                  /*!< IMAT1_F_SET (Bitfield-Mask: 0x01)                     */
#define MCPWM_INTF_SET_ICAP1_F_SET_Pos    (6UL)                     /*!< ICAP1_F_SET (Bit 6)                                   */
#define MCPWM_INTF_SET_ICAP1_F_SET_Msk    (0x40UL)                  /*!< ICAP1_F_SET (Bitfield-Mask: 0x01)                     */
#define MCPWM_INTF_SET_ILIM2_F_SET_Pos    (8UL)                     /*!< ILIM2_F_SET (Bit 8)                                   */
#define MCPWM_INTF_SET_ILIM2_F_SET_Msk    (0x100UL)                 /*!< ILIM2_F_SET (Bitfield-Mask: 0x01)                     */
#define MCPWM_INTF_SET_IMAT2_F_SET_Pos    (9UL)                     /*!< IMAT2_F_SET (Bit 9)                                   */
#define MCPWM_INTF_SET_IMAT2_F_SET_Msk    (0x200UL)                 /*!< IMAT2_F_SET (Bitfield-Mask: 0x01)                     */
#define MCPWM_INTF_SET_ICAP2_F_SET_Pos    (10UL)                    /*!< ICAP2_F_SET (Bit 10)                                  */
#define MCPWM_INTF_SET_ICAP2_F_SET_Msk    (0x400UL)                 /*!< ICAP2_F_SET (Bitfield-Mask: 0x01)                     */
#define MCPWM_INTF_SET_ABORT_F_SET_Pos    (15UL)                    /*!< ABORT_F_SET (Bit 15)                                  */
#define MCPWM_INTF_SET_ABORT_F_SET_Msk    (0x8000UL)                /*!< ABORT_F_SET (Bitfield-Mask: 0x01)                     */
/* =======================================================  INTF_CLR  ======================================================== */
#define MCPWM_INTF_CLR_ILIM0_F_CLR_Pos    (0UL)                     /*!< ILIM0_F_CLR (Bit 0)                                   */
#define MCPWM_INTF_CLR_ILIM0_F_CLR_Msk    (0x1UL)                   /*!< ILIM0_F_CLR (Bitfield-Mask: 0x01)                     */
#define MCPWM_INTF_CLR_IMAT0_F_CLR_Pos    (1UL)                     /*!< IMAT0_F_CLR (Bit 1)                                   */
#define MCPWM_INTF_CLR_IMAT0_F_CLR_Msk    (0x2UL)                   /*!< IMAT0_F_CLR (Bitfield-Mask: 0x01)                     */
#define MCPWM_INTF_CLR_ICAP0_F_CLR_Pos    (2UL)                     /*!< ICAP0_F_CLR (Bit 2)                                   */
#define MCPWM_INTF_CLR_ICAP0_F_CLR_Msk    (0x4UL)                   /*!< ICAP0_F_CLR (Bitfield-Mask: 0x01)                     */
#define MCPWM_INTF_CLR_ILIM1_F_CLR_Pos    (4UL)                     /*!< ILIM1_F_CLR (Bit 4)                                   */
#define MCPWM_INTF_CLR_ILIM1_F_CLR_Msk    (0x10UL)                  /*!< ILIM1_F_CLR (Bitfield-Mask: 0x01)                     */
#define MCPWM_INTF_CLR_IMAT1_F_CLR_Pos    (5UL)                     /*!< IMAT1_F_CLR (Bit 5)                                   */
#define MCPWM_INTF_CLR_IMAT1_F_CLR_Msk    (0x20UL)                  /*!< IMAT1_F_CLR (Bitfield-Mask: 0x01)                     */
#define MCPWM_INTF_CLR_ICAP1_F_CLR_Pos    (6UL)                     /*!< ICAP1_F_CLR (Bit 6)                                   */
#define MCPWM_INTF_CLR_ICAP1_F_CLR_Msk    (0x40UL)                  /*!< ICAP1_F_CLR (Bitfield-Mask: 0x01)                     */
#define MCPWM_INTF_CLR_ILIM2_F_CLR_Pos    (8UL)                     /*!< ILIM2_F_CLR (Bit 8)                                   */
#define MCPWM_INTF_CLR_ILIM2_F_CLR_Msk    (0x100UL)                 /*!< ILIM2_F_CLR (Bitfield-Mask: 0x01)                     */
#define MCPWM_INTF_CLR_IMAT2_F_CLR_Pos    (9UL)                     /*!< IMAT2_F_CLR (Bit 9)                                   */
#define MCPWM_INTF_CLR_IMAT2_F_CLR_Msk    (0x200UL)                 /*!< IMAT2_F_CLR (Bitfield-Mask: 0x01)                     */
#define MCPWM_INTF_CLR_ICAP2_F_CLR_Pos    (10UL)                    /*!< ICAP2_F_CLR (Bit 10)                                  */
#define MCPWM_INTF_CLR_ICAP2_F_CLR_Msk    (0x400UL)                 /*!< ICAP2_F_CLR (Bitfield-Mask: 0x01)                     */
#define MCPWM_INTF_CLR_ABORT_F_CLR_Pos    (15UL)                    /*!< ABORT_F_CLR (Bit 15)                                  */
#define MCPWM_INTF_CLR_ABORT_F_CLR_Msk    (0x8000UL)                /*!< ABORT_F_CLR (Bitfield-Mask: 0x01)                     */
/* ========================================================  CNTCON  ========================================================= */
#define MCPWM_CNTCON_TC0MCI0_RE_Pos       (0UL)                     /*!< TC0MCI0_RE (Bit 0)                                    */
#define MCPWM_CNTCON_TC0MCI0_RE_Msk       (0x1UL)                   /*!< TC0MCI0_RE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_TC0MCI0_FE_Pos       (1UL)                     /*!< TC0MCI0_FE (Bit 1)                                    */
#define MCPWM_CNTCON_TC0MCI0_FE_Msk       (0x2UL)                   /*!< TC0MCI0_FE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_TC0MCI1_RE_Pos       (2UL)                     /*!< TC0MCI1_RE (Bit 2)                                    */
#define MCPWM_CNTCON_TC0MCI1_RE_Msk       (0x4UL)                   /*!< TC0MCI1_RE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_TC0MCI1_FE_Pos       (3UL)                     /*!< TC0MCI1_FE (Bit 3)                                    */
#define MCPWM_CNTCON_TC0MCI1_FE_Msk       (0x8UL)                   /*!< TC0MCI1_FE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_TC0MCI2_RE_Pos       (4UL)                     /*!< TC0MCI2_RE (Bit 4)                                    */
#define MCPWM_CNTCON_TC0MCI2_RE_Msk       (0x10UL)                  /*!< TC0MCI2_RE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_TC0MCI2_FE_Pos       (5UL)                     /*!< TC0MCI2_FE (Bit 5)                                    */
#define MCPWM_CNTCON_TC0MCI2_FE_Msk       (0x20UL)                  /*!< TC0MCI2_FE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_TC1MCI0_RE_Pos       (6UL)                     /*!< TC1MCI0_RE (Bit 6)                                    */
#define MCPWM_CNTCON_TC1MCI0_RE_Msk       (0x40UL)                  /*!< TC1MCI0_RE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_TC1MCI0_FE_Pos       (7UL)                     /*!< TC1MCI0_FE (Bit 7)                                    */
#define MCPWM_CNTCON_TC1MCI0_FE_Msk       (0x80UL)                  /*!< TC1MCI0_FE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_TC1MCI1_RE_Pos       (8UL)                     /*!< TC1MCI1_RE (Bit 8)                                    */
#define MCPWM_CNTCON_TC1MCI1_RE_Msk       (0x100UL)                 /*!< TC1MCI1_RE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_TC1MCI1_FE_Pos       (9UL)                     /*!< TC1MCI1_FE (Bit 9)                                    */
#define MCPWM_CNTCON_TC1MCI1_FE_Msk       (0x200UL)                 /*!< TC1MCI1_FE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_TC1MCI2_RE_Pos       (10UL)                    /*!< TC1MCI2_RE (Bit 10)                                   */
#define MCPWM_CNTCON_TC1MCI2_RE_Msk       (0x400UL)                 /*!< TC1MCI2_RE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_TC1MCI2_FE_Pos       (11UL)                    /*!< TC1MCI2_FE (Bit 11)                                   */
#define MCPWM_CNTCON_TC1MCI2_FE_Msk       (0x800UL)                 /*!< TC1MCI2_FE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_TC2MCI0_RE_Pos       (12UL)                    /*!< TC2MCI0_RE (Bit 12)                                   */
#define MCPWM_CNTCON_TC2MCI0_RE_Msk       (0x1000UL)                /*!< TC2MCI0_RE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_TC2MCI0_FE_Pos       (13UL)                    /*!< TC2MCI0_FE (Bit 13)                                   */
#define MCPWM_CNTCON_TC2MCI0_FE_Msk       (0x2000UL)                /*!< TC2MCI0_FE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_TC2MCI1_RE_Pos       (14UL)                    /*!< TC2MCI1_RE (Bit 14)                                   */
#define MCPWM_CNTCON_TC2MCI1_RE_Msk       (0x4000UL)                /*!< TC2MCI1_RE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_TC2MCI1_FE_Pos       (15UL)                    /*!< TC2MCI1_FE (Bit 15)                                   */
#define MCPWM_CNTCON_TC2MCI1_FE_Msk       (0x8000UL)                /*!< TC2MCI1_FE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_TC2MCI2_RE_Pos       (16UL)                    /*!< TC2MCI2_RE (Bit 16)                                   */
#define MCPWM_CNTCON_TC2MCI2_RE_Msk       (0x10000UL)               /*!< TC2MCI2_RE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_TC2MCI2_FE_Pos       (17UL)                    /*!< TC2MCI2_FE (Bit 17)                                   */
#define MCPWM_CNTCON_TC2MCI2_FE_Msk       (0x20000UL)               /*!< TC2MCI2_FE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_CNTR0_Pos            (29UL)                    /*!< CNTR0 (Bit 29)                                        */
#define MCPWM_CNTCON_CNTR0_Msk            (0x20000000UL)            /*!< CNTR0 (Bitfield-Mask: 0x01)                           */
#define MCPWM_CNTCON_CNTR1_Pos            (30UL)                    /*!< CNTR1 (Bit 30)                                        */
#define MCPWM_CNTCON_CNTR1_Msk            (0x40000000UL)            /*!< CNTR1 (Bitfield-Mask: 0x01)                           */
#define MCPWM_CNTCON_CNTR2_Pos            (31UL)                    /*!< CNTR2 (Bit 31)                                        */
#define MCPWM_CNTCON_CNTR2_Msk            (0x80000000UL)            /*!< CNTR2 (Bitfield-Mask: 0x01)                           */
/* ======================================================  CNTCON_SET  ======================================================= */
#define MCPWM_CNTCON_SET_TC0MCI0_RE_SET_Pos (0UL)                   /*!< TC0MCI0_RE_SET (Bit 0)                                */
#define MCPWM_CNTCON_SET_TC0MCI0_RE_SET_Msk (0x1UL)                 /*!< TC0MCI0_RE_SET (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_SET_TC0MCI0_FE_SET_Pos (1UL)                   /*!< TC0MCI0_FE_SET (Bit 1)                                */
#define MCPWM_CNTCON_SET_TC0MCI0_FE_SET_Msk (0x2UL)                 /*!< TC0MCI0_FE_SET (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_SET_TC0MCI1_RE_SET_Pos (2UL)                   /*!< TC0MCI1_RE_SET (Bit 2)                                */
#define MCPWM_CNTCON_SET_TC0MCI1_RE_SET_Msk (0x4UL)                 /*!< TC0MCI1_RE_SET (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_SET_TC0MCI1_FE_SET_Pos (3UL)                   /*!< TC0MCI1_FE_SET (Bit 3)                                */
#define MCPWM_CNTCON_SET_TC0MCI1_FE_SET_Msk (0x8UL)                 /*!< TC0MCI1_FE_SET (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_SET_TC0MCI2_RE_SET_Pos (4UL)                   /*!< TC0MCI2_RE_SET (Bit 4)                                */
#define MCPWM_CNTCON_SET_TC0MCI2_RE_SET_Msk (0x10UL)                /*!< TC0MCI2_RE_SET (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_SET_TC0MCI2_FE_SET_Pos (5UL)                   /*!< TC0MCI2_FE_SET (Bit 5)                                */
#define MCPWM_CNTCON_SET_TC0MCI2_FE_SET_Msk (0x20UL)                /*!< TC0MCI2_FE_SET (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_SET_TC1MCI0_RE_SET_Pos (6UL)                   /*!< TC1MCI0_RE_SET (Bit 6)                                */
#define MCPWM_CNTCON_SET_TC1MCI0_RE_SET_Msk (0x40UL)                /*!< TC1MCI0_RE_SET (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_SET_TC1MCI0_FE_SET_Pos (7UL)                   /*!< TC1MCI0_FE_SET (Bit 7)                                */
#define MCPWM_CNTCON_SET_TC1MCI0_FE_SET_Msk (0x80UL)                /*!< TC1MCI0_FE_SET (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_SET_TC1MCI1_RE_SET_Pos (8UL)                   /*!< TC1MCI1_RE_SET (Bit 8)                                */
#define MCPWM_CNTCON_SET_TC1MCI1_RE_SET_Msk (0x100UL)               /*!< TC1MCI1_RE_SET (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_SET_TC1MCI1_FE_SET_Pos (9UL)                   /*!< TC1MCI1_FE_SET (Bit 9)                                */
#define MCPWM_CNTCON_SET_TC1MCI1_FE_SET_Msk (0x200UL)               /*!< TC1MCI1_FE_SET (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_SET_TC1MCI2_RE_SET_Pos (10UL)                  /*!< TC1MCI2_RE_SET (Bit 10)                               */
#define MCPWM_CNTCON_SET_TC1MCI2_RE_SET_Msk (0x400UL)               /*!< TC1MCI2_RE_SET (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_SET_TC1MCI2_FE_SET_Pos (11UL)                  /*!< TC1MCI2_FE_SET (Bit 11)                               */
#define MCPWM_CNTCON_SET_TC1MCI2_FE_SET_Msk (0x800UL)               /*!< TC1MCI2_FE_SET (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_SET_TC2MCI0_RE_SET_Pos (12UL)                  /*!< TC2MCI0_RE_SET (Bit 12)                               */
#define MCPWM_CNTCON_SET_TC2MCI0_RE_SET_Msk (0x1000UL)              /*!< TC2MCI0_RE_SET (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_SET_TC2MCI0_FE_SET_Pos (13UL)                  /*!< TC2MCI0_FE_SET (Bit 13)                               */
#define MCPWM_CNTCON_SET_TC2MCI0_FE_SET_Msk (0x2000UL)              /*!< TC2MCI0_FE_SET (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_SET_TC2MCI1_RE_SET_Pos (14UL)                  /*!< TC2MCI1_RE_SET (Bit 14)                               */
#define MCPWM_CNTCON_SET_TC2MCI1_RE_SET_Msk (0x4000UL)              /*!< TC2MCI1_RE_SET (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_SET_TC2MCI1_FE_SET_Pos (15UL)                  /*!< TC2MCI1_FE_SET (Bit 15)                               */
#define MCPWM_CNTCON_SET_TC2MCI1_FE_SET_Msk (0x8000UL)              /*!< TC2MCI1_FE_SET (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_SET_TC2MCI2_RE_SET_Pos (16UL)                  /*!< TC2MCI2_RE_SET (Bit 16)                               */
#define MCPWM_CNTCON_SET_TC2MCI2_RE_SET_Msk (0x10000UL)             /*!< TC2MCI2_RE_SET (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_SET_TC2MCI2_FE_SET_Pos (17UL)                  /*!< TC2MCI2_FE_SET (Bit 17)                               */
#define MCPWM_CNTCON_SET_TC2MCI2_FE_SET_Msk (0x20000UL)             /*!< TC2MCI2_FE_SET (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_SET_CNTR0_SET_Pos    (29UL)                    /*!< CNTR0_SET (Bit 29)                                    */
#define MCPWM_CNTCON_SET_CNTR0_SET_Msk    (0x20000000UL)            /*!< CNTR0_SET (Bitfield-Mask: 0x01)                       */
#define MCPWM_CNTCON_SET_CNTR1_SET_Pos    (30UL)                    /*!< CNTR1_SET (Bit 30)                                    */
#define MCPWM_CNTCON_SET_CNTR1_SET_Msk    (0x40000000UL)            /*!< CNTR1_SET (Bitfield-Mask: 0x01)                       */
#define MCPWM_CNTCON_SET_CNTR2_SET_Pos    (31UL)                    /*!< CNTR2_SET (Bit 31)                                    */
#define MCPWM_CNTCON_SET_CNTR2_SET_Msk    (0x80000000UL)            /*!< CNTR2_SET (Bitfield-Mask: 0x01)                       */
/* ======================================================  CNTCON_CLR  ======================================================= */
#define MCPWM_CNTCON_CLR_TC0MCI0_RE_CLR_Pos (0UL)                   /*!< TC0MCI0_RE_CLR (Bit 0)                                */
#define MCPWM_CNTCON_CLR_TC0MCI0_RE_CLR_Msk (0x1UL)                 /*!< TC0MCI0_RE_CLR (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_CLR_TC0MCI0_FE_CLR_Pos (1UL)                   /*!< TC0MCI0_FE_CLR (Bit 1)                                */
#define MCPWM_CNTCON_CLR_TC0MCI0_FE_CLR_Msk (0x2UL)                 /*!< TC0MCI0_FE_CLR (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_CLR_TC0MCI1_RE_CLR_Pos (2UL)                   /*!< TC0MCI1_RE_CLR (Bit 2)                                */
#define MCPWM_CNTCON_CLR_TC0MCI1_RE_CLR_Msk (0x4UL)                 /*!< TC0MCI1_RE_CLR (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_CLR_TC0MCI1_FE_CLR_Pos (3UL)                   /*!< TC0MCI1_FE_CLR (Bit 3)                                */
#define MCPWM_CNTCON_CLR_TC0MCI1_FE_CLR_Msk (0x8UL)                 /*!< TC0MCI1_FE_CLR (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_CLR_TC0MCI2_RE_Pos   (4UL)                     /*!< TC0MCI2_RE (Bit 4)                                    */
#define MCPWM_CNTCON_CLR_TC0MCI2_RE_Msk   (0x10UL)                  /*!< TC0MCI2_RE (Bitfield-Mask: 0x01)                      */
#define MCPWM_CNTCON_CLR_TC0MCI2_FE_CLR_Pos (5UL)                   /*!< TC0MCI2_FE_CLR (Bit 5)                                */
#define MCPWM_CNTCON_CLR_TC0MCI2_FE_CLR_Msk (0x20UL)                /*!< TC0MCI2_FE_CLR (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_CLR_TC1MCI0_RE_CLR_Pos (6UL)                   /*!< TC1MCI0_RE_CLR (Bit 6)                                */
#define MCPWM_CNTCON_CLR_TC1MCI0_RE_CLR_Msk (0x40UL)                /*!< TC1MCI0_RE_CLR (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_CLR_TC1MCI0_FE_CLR_Pos (7UL)                   /*!< TC1MCI0_FE_CLR (Bit 7)                                */
#define MCPWM_CNTCON_CLR_TC1MCI0_FE_CLR_Msk (0x80UL)                /*!< TC1MCI0_FE_CLR (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_CLR_TC1MCI1_RE_CLR_Pos (8UL)                   /*!< TC1MCI1_RE_CLR (Bit 8)                                */
#define MCPWM_CNTCON_CLR_TC1MCI1_RE_CLR_Msk (0x100UL)               /*!< TC1MCI1_RE_CLR (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_CLR_TC1MCI1_FE_CLR_Pos (9UL)                   /*!< TC1MCI1_FE_CLR (Bit 9)                                */
#define MCPWM_CNTCON_CLR_TC1MCI1_FE_CLR_Msk (0x200UL)               /*!< TC1MCI1_FE_CLR (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_CLR_TC1MCI2_RE_CLR_Pos (10UL)                  /*!< TC1MCI2_RE_CLR (Bit 10)                               */
#define MCPWM_CNTCON_CLR_TC1MCI2_RE_CLR_Msk (0x400UL)               /*!< TC1MCI2_RE_CLR (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_CLR_TC1MCI2_FE_CLR_Pos (11UL)                  /*!< TC1MCI2_FE_CLR (Bit 11)                               */
#define MCPWM_CNTCON_CLR_TC1MCI2_FE_CLR_Msk (0x800UL)               /*!< TC1MCI2_FE_CLR (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_CLR_TC2MCI0_RE_CLR_Pos (12UL)                  /*!< TC2MCI0_RE_CLR (Bit 12)                               */
#define MCPWM_CNTCON_CLR_TC2MCI0_RE_CLR_Msk (0x1000UL)              /*!< TC2MCI0_RE_CLR (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_CLR_TC2MCI0_FE_CLR_Pos (13UL)                  /*!< TC2MCI0_FE_CLR (Bit 13)                               */
#define MCPWM_CNTCON_CLR_TC2MCI0_FE_CLR_Msk (0x2000UL)              /*!< TC2MCI0_FE_CLR (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_CLR_TC2MCI1_RE_CLR_Pos (14UL)                  /*!< TC2MCI1_RE_CLR (Bit 14)                               */
#define MCPWM_CNTCON_CLR_TC2MCI1_RE_CLR_Msk (0x4000UL)              /*!< TC2MCI1_RE_CLR (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_CLR_TC2MCI1_FE_CLR_Pos (15UL)                  /*!< TC2MCI1_FE_CLR (Bit 15)                               */
#define MCPWM_CNTCON_CLR_TC2MCI1_FE_CLR_Msk (0x8000UL)              /*!< TC2MCI1_FE_CLR (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_CLR_TC2MCI2_RE_CLR_Pos (16UL)                  /*!< TC2MCI2_RE_CLR (Bit 16)                               */
#define MCPWM_CNTCON_CLR_TC2MCI2_RE_CLR_Msk (0x10000UL)             /*!< TC2MCI2_RE_CLR (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_CLR_TC2MCI2_FE_CLR_Pos (17UL)                  /*!< TC2MCI2_FE_CLR (Bit 17)                               */
#define MCPWM_CNTCON_CLR_TC2MCI2_FE_CLR_Msk (0x20000UL)             /*!< TC2MCI2_FE_CLR (Bitfield-Mask: 0x01)                  */
#define MCPWM_CNTCON_CLR_CNTR0_CLR_Pos    (29UL)                    /*!< CNTR0_CLR (Bit 29)                                    */
#define MCPWM_CNTCON_CLR_CNTR0_CLR_Msk    (0x20000000UL)            /*!< CNTR0_CLR (Bitfield-Mask: 0x01)                       */
#define MCPWM_CNTCON_CLR_CNTR1_CLR_Pos    (30UL)                    /*!< CNTR1_CLR (Bit 30)                                    */
#define MCPWM_CNTCON_CLR_CNTR1_CLR_Msk    (0x40000000UL)            /*!< CNTR1_CLR (Bitfield-Mask: 0x01)                       */
#define MCPWM_CNTCON_CLR_CNTR2_CLR_Pos    (31UL)                    /*!< CNTR2_CLR (Bit 31)                                    */
#define MCPWM_CNTCON_CLR_CNTR2_CLR_Msk    (0x80000000UL)            /*!< CNTR2_CLR (Bitfield-Mask: 0x01)                       */
/* ========================================================  CAP_CLR  ======================================================== */
#define MCPWM_CAP_CLR_CAP_CLR0_Pos        (0UL)                     /*!< CAP_CLR0 (Bit 0)                                      */
#define MCPWM_CAP_CLR_CAP_CLR0_Msk        (0x1UL)                   /*!< CAP_CLR0 (Bitfield-Mask: 0x01)                        */
#define MCPWM_CAP_CLR_CAP_CLR1_Pos        (1UL)                     /*!< CAP_CLR1 (Bit 1)                                      */
#define MCPWM_CAP_CLR_CAP_CLR1_Msk        (0x2UL)                   /*!< CAP_CLR1 (Bitfield-Mask: 0x01)                        */
#define MCPWM_CAP_CLR_CAP_CLR2_Pos        (2UL)                     /*!< CAP_CLR2 (Bit 2)                                      */
#define MCPWM_CAP_CLR_CAP_CLR2_Msk        (0x4UL)                   /*!< CAP_CLR2 (Bitfield-Mask: 0x01)                        */


/* =========================================================================================================================== */
/* ================                                          LPC_QEI                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  CON  ========================================================== */
#define QEI_CON_RESP_Pos                  (0UL)                     /*!< RESP (Bit 0)                                          */
#define QEI_CON_RESP_Msk                  (0x1UL)                   /*!< RESP (Bitfield-Mask: 0x01)                            */
#define QEI_CON_RESPI_Pos                 (1UL)                     /*!< RESPI (Bit 1)                                         */
#define QEI_CON_RESPI_Msk                 (0x2UL)                   /*!< RESPI (Bitfield-Mask: 0x01)                           */
#define QEI_CON_RESV_Pos                  (2UL)                     /*!< RESV (Bit 2)                                          */
#define QEI_CON_RESV_Msk                  (0x4UL)                   /*!< RESV (Bitfield-Mask: 0x01)                            */
#define QEI_CON_RESI_Pos                  (3UL)                     /*!< RESI (Bit 3)                                          */
#define QEI_CON_RESI_Msk                  (0x8UL)                   /*!< RESI (Bitfield-Mask: 0x01)                            */
/* =========================================================  CONF  ========================================================== */
#define QEI_CONF_DIRINV_Pos               (0UL)                     /*!< DIRINV (Bit 0)                                        */
#define QEI_CONF_DIRINV_Msk               (0x1UL)                   /*!< DIRINV (Bitfield-Mask: 0x01)                          */
#define QEI_CONF_SIGMODE_Pos              (1UL)                     /*!< SIGMODE (Bit 1)                                       */
#define QEI_CONF_SIGMODE_Msk              (0x2UL)                   /*!< SIGMODE (Bitfield-Mask: 0x01)                         */
#define QEI_CONF_CAPMODE_Pos              (2UL)                     /*!< CAPMODE (Bit 2)                                       */
#define QEI_CONF_CAPMODE_Msk              (0x4UL)                   /*!< CAPMODE (Bitfield-Mask: 0x01)                         */
#define QEI_CONF_INVINX_Pos               (3UL)                     /*!< INVINX (Bit 3)                                        */
#define QEI_CONF_INVINX_Msk               (0x8UL)                   /*!< INVINX (Bitfield-Mask: 0x01)                          */
#define QEI_CONF_CRESPI_Pos               (4UL)                     /*!< CRESPI (Bit 4)                                        */
#define QEI_CONF_CRESPI_Msk               (0x10UL)                  /*!< CRESPI (Bitfield-Mask: 0x01)                          */
#define QEI_CONF_INXGATE_Pos              (16UL)                    /*!< INXGATE (Bit 16)                                      */
#define QEI_CONF_INXGATE_Msk              (0xf0000UL)               /*!< INXGATE (Bitfield-Mask: 0x0f)                         */
/* =========================================================  STAT  ========================================================== */
#define QEI_STAT_DIR_Pos                  (0UL)                     /*!< DIR (Bit 0)                                           */
#define QEI_STAT_DIR_Msk                  (0x1UL)                   /*!< DIR (Bitfield-Mask: 0x01)                             */
/* ==========================================================  POS  ========================================================== */
#define QEI_POS_POS_Pos                   (0UL)                     /*!< POS (Bit 0)                                           */
#define QEI_POS_POS_Msk                   (0xffffffffUL)            /*!< POS (Bitfield-Mask: 0xffffffff)                       */
/* ========================================================  MAXPOS  ========================================================= */
#define QEI_MAXPOS_MAXPOS_Pos             (0UL)                     /*!< MAXPOS (Bit 0)                                        */
#define QEI_MAXPOS_MAXPOS_Msk             (0xffffffffUL)            /*!< MAXPOS (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  CMPOS0  ========================================================= */
#define QEI_CMPOS0_PCMP0_Pos              (0UL)                     /*!< PCMP0 (Bit 0)                                         */
#define QEI_CMPOS0_PCMP0_Msk              (0xffffffffUL)            /*!< PCMP0 (Bitfield-Mask: 0xffffffff)                     */
/* ========================================================  CMPOS1  ========================================================= */
#define QEI_CMPOS1_PCMP1_Pos              (0UL)                     /*!< PCMP1 (Bit 0)                                         */
#define QEI_CMPOS1_PCMP1_Msk              (0xffffffffUL)            /*!< PCMP1 (Bitfield-Mask: 0xffffffff)                     */
/* ========================================================  CMPOS2  ========================================================= */
#define QEI_CMPOS2_PCMP2_Pos              (0UL)                     /*!< PCMP2 (Bit 0)                                         */
#define QEI_CMPOS2_PCMP2_Msk              (0xffffffffUL)            /*!< PCMP2 (Bitfield-Mask: 0xffffffff)                     */
/* ========================================================  INXCNT  ========================================================= */
#define QEI_INXCNT_ENCPOS_Pos             (0UL)                     /*!< ENCPOS (Bit 0)                                        */
#define QEI_INXCNT_ENCPOS_Msk             (0xffffffffUL)            /*!< ENCPOS (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  INXCMP0  ======================================================== */
#define QEI_INXCMP0_ICMP0_Pos             (0UL)                     /*!< ICMP0 (Bit 0)                                         */
#define QEI_INXCMP0_ICMP0_Msk             (0xffffffffUL)            /*!< ICMP0 (Bitfield-Mask: 0xffffffff)                     */
/* =========================================================  LOAD  ========================================================== */
#define QEI_LOAD_VELLOAD_Pos              (0UL)                     /*!< VELLOAD (Bit 0)                                       */
#define QEI_LOAD_VELLOAD_Msk              (0xffffffffUL)            /*!< VELLOAD (Bitfield-Mask: 0xffffffff)                   */
/* =========================================================  TIME  ========================================================== */
#define QEI_TIME_VELVAL_Pos               (0UL)                     /*!< VELVAL (Bit 0)                                        */
#define QEI_TIME_VELVAL_Msk               (0xffffffffUL)            /*!< VELVAL (Bitfield-Mask: 0xffffffff)                    */
/* ==========================================================  VEL  ========================================================== */
#define QEI_VEL_VELPC_Pos                 (0UL)                     /*!< VELPC (Bit 0)                                         */
#define QEI_VEL_VELPC_Msk                 (0xffffffffUL)            /*!< VELPC (Bitfield-Mask: 0xffffffff)                     */
/* ==========================================================  CAP  ========================================================== */
#define QEI_CAP_VELCAP_Pos                (0UL)                     /*!< VELCAP (Bit 0)                                        */
#define QEI_CAP_VELCAP_Msk                (0xffffffffUL)            /*!< VELCAP (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  VELCOMP  ======================================================== */
#define QEI_VELCOMP_VELPC_Pos             (0UL)                     /*!< VELPC (Bit 0)                                         */
#define QEI_VELCOMP_VELPC_Msk             (0xffffffffUL)            /*!< VELPC (Bitfield-Mask: 0xffffffff)                     */
/* ========================================================  FILTER  ========================================================= */
#define QEI_FILTER_FILTA_Pos              (0UL)                     /*!< FILTA (Bit 0)                                         */
#define QEI_FILTER_FILTA_Msk              (0xffffffffUL)            /*!< FILTA (Bitfield-Mask: 0xffffffff)                     */
/* ========================================================  INTSTAT  ======================================================== */
#define QEI_INTSTAT_INX_INT_Pos           (0UL)                     /*!< INX_INT (Bit 0)                                       */
#define QEI_INTSTAT_INX_INT_Msk           (0x1UL)                   /*!< INX_INT (Bitfield-Mask: 0x01)                         */
#define QEI_INTSTAT_TIM_INT_Pos           (1UL)                     /*!< TIM_INT (Bit 1)                                       */
#define QEI_INTSTAT_TIM_INT_Msk           (0x2UL)                   /*!< TIM_INT (Bitfield-Mask: 0x01)                         */
#define QEI_INTSTAT_VELC_INT_Pos          (2UL)                     /*!< VELC_INT (Bit 2)                                      */
#define QEI_INTSTAT_VELC_INT_Msk          (0x4UL)                   /*!< VELC_INT (Bitfield-Mask: 0x01)                        */
#define QEI_INTSTAT_DIR_INT_Pos           (3UL)                     /*!< DIR_INT (Bit 3)                                       */
#define QEI_INTSTAT_DIR_INT_Msk           (0x8UL)                   /*!< DIR_INT (Bitfield-Mask: 0x01)                         */
#define QEI_INTSTAT_ERR_INT_Pos           (4UL)                     /*!< ERR_INT (Bit 4)                                       */
#define QEI_INTSTAT_ERR_INT_Msk           (0x10UL)                  /*!< ERR_INT (Bitfield-Mask: 0x01)                         */
#define QEI_INTSTAT_ENCLK_INT_Pos         (5UL)                     /*!< ENCLK_INT (Bit 5)                                     */
#define QEI_INTSTAT_ENCLK_INT_Msk         (0x20UL)                  /*!< ENCLK_INT (Bitfield-Mask: 0x01)                       */
#define QEI_INTSTAT_POS0_INT_Pos          (6UL)                     /*!< POS0_INT (Bit 6)                                      */
#define QEI_INTSTAT_POS0_INT_Msk          (0x40UL)                  /*!< POS0_INT (Bitfield-Mask: 0x01)                        */
#define QEI_INTSTAT_POS1_INT_Pos          (7UL)                     /*!< POS1_INT (Bit 7)                                      */
#define QEI_INTSTAT_POS1_INT_Msk          (0x80UL)                  /*!< POS1_INT (Bitfield-Mask: 0x01)                        */
#define QEI_INTSTAT_POS2_INT_Pos          (8UL)                     /*!< POS2_INT (Bit 8)                                      */
#define QEI_INTSTAT_POS2_INT_Msk          (0x100UL)                 /*!< POS2_INT (Bitfield-Mask: 0x01)                        */
#define QEI_INTSTAT_REV0_INT_Pos          (9UL)                     /*!< REV0_INT (Bit 9)                                      */
#define QEI_INTSTAT_REV0_INT_Msk          (0x200UL)                 /*!< REV0_INT (Bitfield-Mask: 0x01)                        */
#define QEI_INTSTAT_POS0REV_INT_Pos       (10UL)                    /*!< POS0REV_INT (Bit 10)                                  */
#define QEI_INTSTAT_POS0REV_INT_Msk       (0x400UL)                 /*!< POS0REV_INT (Bitfield-Mask: 0x01)                     */
#define QEI_INTSTAT_POS1REV_INT_Pos       (11UL)                    /*!< POS1REV_INT (Bit 11)                                  */
#define QEI_INTSTAT_POS1REV_INT_Msk       (0x800UL)                 /*!< POS1REV_INT (Bitfield-Mask: 0x01)                     */
#define QEI_INTSTAT_POS2REV_INT_Pos       (12UL)                    /*!< POS2REV_INT (Bit 12)                                  */
#define QEI_INTSTAT_POS2REV_INT_Msk       (0x1000UL)                /*!< POS2REV_INT (Bitfield-Mask: 0x01)                     */
#define QEI_INTSTAT_REV1_INT_Pos          (13UL)                    /*!< REV1_INT (Bit 13)                                     */
#define QEI_INTSTAT_REV1_INT_Msk          (0x2000UL)                /*!< REV1_INT (Bitfield-Mask: 0x01)                        */
#define QEI_INTSTAT_REV2_INT_Pos          (14UL)                    /*!< REV2_INT (Bit 14)                                     */
#define QEI_INTSTAT_REV2_INT_Msk          (0x4000UL)                /*!< REV2_INT (Bitfield-Mask: 0x01)                        */
#define QEI_INTSTAT_MAXPOS_INT_Pos        (15UL)                    /*!< MAXPOS_INT (Bit 15)                                   */
#define QEI_INTSTAT_MAXPOS_INT_Msk        (0x8000UL)                /*!< MAXPOS_INT (Bitfield-Mask: 0x01)                      */
/* ==========================================================  SET  ========================================================== */
#define QEI_SET_INX_INT_Pos               (0UL)                     /*!< INX_INT (Bit 0)                                       */
#define QEI_SET_INX_INT_Msk               (0x1UL)                   /*!< INX_INT (Bitfield-Mask: 0x01)                         */
#define QEI_SET_TIM_INT_Pos               (1UL)                     /*!< TIM_INT (Bit 1)                                       */
#define QEI_SET_TIM_INT_Msk               (0x2UL)                   /*!< TIM_INT (Bitfield-Mask: 0x01)                         */
#define QEI_SET_VELC_INT_Pos              (2UL)                     /*!< VELC_INT (Bit 2)                                      */
#define QEI_SET_VELC_INT_Msk              (0x4UL)                   /*!< VELC_INT (Bitfield-Mask: 0x01)                        */
#define QEI_SET_DIR_INT_Pos               (3UL)                     /*!< DIR_INT (Bit 3)                                       */
#define QEI_SET_DIR_INT_Msk               (0x8UL)                   /*!< DIR_INT (Bitfield-Mask: 0x01)                         */
#define QEI_SET_ERR_INT_Pos               (4UL)                     /*!< ERR_INT (Bit 4)                                       */
#define QEI_SET_ERR_INT_Msk               (0x10UL)                  /*!< ERR_INT (Bitfield-Mask: 0x01)                         */
#define QEI_SET_ENCLK_INT_Pos             (5UL)                     /*!< ENCLK_INT (Bit 5)                                     */
#define QEI_SET_ENCLK_INT_Msk             (0x20UL)                  /*!< ENCLK_INT (Bitfield-Mask: 0x01)                       */
#define QEI_SET_POS0_INT_Pos              (6UL)                     /*!< POS0_INT (Bit 6)                                      */
#define QEI_SET_POS0_INT_Msk              (0x40UL)                  /*!< POS0_INT (Bitfield-Mask: 0x01)                        */
#define QEI_SET_POS1_INT_Pos              (7UL)                     /*!< POS1_INT (Bit 7)                                      */
#define QEI_SET_POS1_INT_Msk              (0x80UL)                  /*!< POS1_INT (Bitfield-Mask: 0x01)                        */
#define QEI_SET_POS2_INT_Pos              (8UL)                     /*!< POS2_INT (Bit 8)                                      */
#define QEI_SET_POS2_INT_Msk              (0x100UL)                 /*!< POS2_INT (Bitfield-Mask: 0x01)                        */
#define QEI_SET_REV0_INT_Pos              (9UL)                     /*!< REV0_INT (Bit 9)                                      */
#define QEI_SET_REV0_INT_Msk              (0x200UL)                 /*!< REV0_INT (Bitfield-Mask: 0x01)                        */
#define QEI_SET_POS0REV_INT_Pos           (10UL)                    /*!< POS0REV_INT (Bit 10)                                  */
#define QEI_SET_POS0REV_INT_Msk           (0x400UL)                 /*!< POS0REV_INT (Bitfield-Mask: 0x01)                     */
#define QEI_SET_POS1REV_INT_Pos           (11UL)                    /*!< POS1REV_INT (Bit 11)                                  */
#define QEI_SET_POS1REV_INT_Msk           (0x800UL)                 /*!< POS1REV_INT (Bitfield-Mask: 0x01)                     */
#define QEI_SET_POS2REV_INT_Pos           (12UL)                    /*!< POS2REV_INT (Bit 12)                                  */
#define QEI_SET_POS2REV_INT_Msk           (0x1000UL)                /*!< POS2REV_INT (Bitfield-Mask: 0x01)                     */
#define QEI_SET_REV1_INT_Pos              (13UL)                    /*!< REV1_INT (Bit 13)                                     */
#define QEI_SET_REV1_INT_Msk              (0x2000UL)                /*!< REV1_INT (Bitfield-Mask: 0x01)                        */
#define QEI_SET_REV2_INT_Pos              (14UL)                    /*!< REV2_INT (Bit 14)                                     */
#define QEI_SET_REV2_INT_Msk              (0x4000UL)                /*!< REV2_INT (Bitfield-Mask: 0x01)                        */
#define QEI_SET_MAXPOS_INT_Pos            (15UL)                    /*!< MAXPOS_INT (Bit 15)                                   */
#define QEI_SET_MAXPOS_INT_Msk            (0x8000UL)                /*!< MAXPOS_INT (Bitfield-Mask: 0x01)                      */
/* ==========================================================  CLR  ========================================================== */
#define QEI_CLR_INX_INT_Pos               (0UL)                     /*!< INX_INT (Bit 0)                                       */
#define QEI_CLR_INX_INT_Msk               (0x1UL)                   /*!< INX_INT (Bitfield-Mask: 0x01)                         */
#define QEI_CLR_TIM_INT_Pos               (1UL)                     /*!< TIM_INT (Bit 1)                                       */
#define QEI_CLR_TIM_INT_Msk               (0x2UL)                   /*!< TIM_INT (Bitfield-Mask: 0x01)                         */
#define QEI_CLR_VELC_INT_Pos              (2UL)                     /*!< VELC_INT (Bit 2)                                      */
#define QEI_CLR_VELC_INT_Msk              (0x4UL)                   /*!< VELC_INT (Bitfield-Mask: 0x01)                        */
#define QEI_CLR_DIR_INT_Pos               (3UL)                     /*!< DIR_INT (Bit 3)                                       */
#define QEI_CLR_DIR_INT_Msk               (0x8UL)                   /*!< DIR_INT (Bitfield-Mask: 0x01)                         */
#define QEI_CLR_ERR_INT_Pos               (4UL)                     /*!< ERR_INT (Bit 4)                                       */
#define QEI_CLR_ERR_INT_Msk               (0x10UL)                  /*!< ERR_INT (Bitfield-Mask: 0x01)                         */
#define QEI_CLR_ENCLK_INT_Pos             (5UL)                     /*!< ENCLK_INT (Bit 5)                                     */
#define QEI_CLR_ENCLK_INT_Msk             (0x20UL)                  /*!< ENCLK_INT (Bitfield-Mask: 0x01)                       */
#define QEI_CLR_POS0_INT_Pos              (6UL)                     /*!< POS0_INT (Bit 6)                                      */
#define QEI_CLR_POS0_INT_Msk              (0x40UL)                  /*!< POS0_INT (Bitfield-Mask: 0x01)                        */
#define QEI_CLR_POS1_INT_Pos              (7UL)                     /*!< POS1_INT (Bit 7)                                      */
#define QEI_CLR_POS1_INT_Msk              (0x80UL)                  /*!< POS1_INT (Bitfield-Mask: 0x01)                        */
#define QEI_CLR_POS2_INT_Pos              (8UL)                     /*!< POS2_INT (Bit 8)                                      */
#define QEI_CLR_POS2_INT_Msk              (0x100UL)                 /*!< POS2_INT (Bitfield-Mask: 0x01)                        */
#define QEI_CLR_REV0_INT_Pos              (9UL)                     /*!< REV0_INT (Bit 9)                                      */
#define QEI_CLR_REV0_INT_Msk              (0x200UL)                 /*!< REV0_INT (Bitfield-Mask: 0x01)                        */
#define QEI_CLR_POS0REV_INT_Pos           (10UL)                    /*!< POS0REV_INT (Bit 10)                                  */
#define QEI_CLR_POS0REV_INT_Msk           (0x400UL)                 /*!< POS0REV_INT (Bitfield-Mask: 0x01)                     */
#define QEI_CLR_POS1REV_INT_Pos           (11UL)                    /*!< POS1REV_INT (Bit 11)                                  */
#define QEI_CLR_POS1REV_INT_Msk           (0x800UL)                 /*!< POS1REV_INT (Bitfield-Mask: 0x01)                     */
#define QEI_CLR_POS2REV_INT_Pos           (12UL)                    /*!< POS2REV_INT (Bit 12)                                  */
#define QEI_CLR_POS2REV_INT_Msk           (0x1000UL)                /*!< POS2REV_INT (Bitfield-Mask: 0x01)                     */
#define QEI_CLR_REV1_INT_Pos              (13UL)                    /*!< REV1_INT (Bit 13)                                     */
#define QEI_CLR_REV1_INT_Msk              (0x2000UL)                /*!< REV1_INT (Bitfield-Mask: 0x01)                        */
#define QEI_CLR_REV2_INT_Pos              (14UL)                    /*!< REV2_INT (Bit 14)                                     */
#define QEI_CLR_REV2_INT_Msk              (0x4000UL)                /*!< REV2_INT (Bitfield-Mask: 0x01)                        */
#define QEI_CLR_MAXPOS_INT_Pos            (15UL)                    /*!< MAXPOS_INT (Bit 15)                                   */
#define QEI_CLR_MAXPOS_INT_Msk            (0x8000UL)                /*!< MAXPOS_INT (Bitfield-Mask: 0x01)                      */
/* ==========================================================  IE  =========================================================== */
#define QEI_IE_INX_INT_Pos                (0UL)                     /*!< INX_INT (Bit 0)                                       */
#define QEI_IE_INX_INT_Msk                (0x1UL)                   /*!< INX_INT (Bitfield-Mask: 0x01)                         */
#define QEI_IE_TIM_INT_Pos                (1UL)                     /*!< TIM_INT (Bit 1)                                       */
#define QEI_IE_TIM_INT_Msk                (0x2UL)                   /*!< TIM_INT (Bitfield-Mask: 0x01)                         */
#define QEI_IE_VELC_INT_Pos               (2UL)                     /*!< VELC_INT (Bit 2)                                      */
#define QEI_IE_VELC_INT_Msk               (0x4UL)                   /*!< VELC_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IE_DIR_INT_Pos                (3UL)                     /*!< DIR_INT (Bit 3)                                       */
#define QEI_IE_DIR_INT_Msk                (0x8UL)                   /*!< DIR_INT (Bitfield-Mask: 0x01)                         */
#define QEI_IE_ERR_INT_Pos                (4UL)                     /*!< ERR_INT (Bit 4)                                       */
#define QEI_IE_ERR_INT_Msk                (0x10UL)                  /*!< ERR_INT (Bitfield-Mask: 0x01)                         */
#define QEI_IE_ENCLK_INT_Pos              (5UL)                     /*!< ENCLK_INT (Bit 5)                                     */
#define QEI_IE_ENCLK_INT_Msk              (0x20UL)                  /*!< ENCLK_INT (Bitfield-Mask: 0x01)                       */
#define QEI_IE_POS0_INT_Pos               (6UL)                     /*!< POS0_INT (Bit 6)                                      */
#define QEI_IE_POS0_INT_Msk               (0x40UL)                  /*!< POS0_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IE_POS1_INT_Pos               (7UL)                     /*!< POS1_INT (Bit 7)                                      */
#define QEI_IE_POS1_INT_Msk               (0x80UL)                  /*!< POS1_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IE_POS2_INT_Pos               (8UL)                     /*!< POS2_INT (Bit 8)                                      */
#define QEI_IE_POS2_INT_Msk               (0x100UL)                 /*!< POS2_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IE_REV0_INT_Pos               (9UL)                     /*!< REV0_INT (Bit 9)                                      */
#define QEI_IE_REV0_INT_Msk               (0x200UL)                 /*!< REV0_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IE_POS0REV_INT_Pos            (10UL)                    /*!< POS0REV_INT (Bit 10)                                  */
#define QEI_IE_POS0REV_INT_Msk            (0x400UL)                 /*!< POS0REV_INT (Bitfield-Mask: 0x01)                     */
#define QEI_IE_POS1REV_INT_Pos            (11UL)                    /*!< POS1REV_INT (Bit 11)                                  */
#define QEI_IE_POS1REV_INT_Msk            (0x800UL)                 /*!< POS1REV_INT (Bitfield-Mask: 0x01)                     */
#define QEI_IE_POS2REV_INT_Pos            (12UL)                    /*!< POS2REV_INT (Bit 12)                                  */
#define QEI_IE_POS2REV_INT_Msk            (0x1000UL)                /*!< POS2REV_INT (Bitfield-Mask: 0x01)                     */
#define QEI_IE_REV1_INT_Pos               (13UL)                    /*!< REV1_INT (Bit 13)                                     */
#define QEI_IE_REV1_INT_Msk               (0x2000UL)                /*!< REV1_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IE_REV2_INT_Pos               (14UL)                    /*!< REV2_INT (Bit 14)                                     */
#define QEI_IE_REV2_INT_Msk               (0x4000UL)                /*!< REV2_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IE_MAXPOS_INT_Pos             (15UL)                    /*!< MAXPOS_INT (Bit 15)                                   */
#define QEI_IE_MAXPOS_INT_Msk             (0x8000UL)                /*!< MAXPOS_INT (Bitfield-Mask: 0x01)                      */
/* ==========================================================  IES  ========================================================== */
#define QEI_IES_INX_INT_Pos               (0UL)                     /*!< INX_INT (Bit 0)                                       */
#define QEI_IES_INX_INT_Msk               (0x1UL)                   /*!< INX_INT (Bitfield-Mask: 0x01)                         */
#define QEI_IES_TIM_INT_Pos               (1UL)                     /*!< TIM_INT (Bit 1)                                       */
#define QEI_IES_TIM_INT_Msk               (0x2UL)                   /*!< TIM_INT (Bitfield-Mask: 0x01)                         */
#define QEI_IES_VELC_INT_Pos              (2UL)                     /*!< VELC_INT (Bit 2)                                      */
#define QEI_IES_VELC_INT_Msk              (0x4UL)                   /*!< VELC_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IES_DIR_INT_Pos               (3UL)                     /*!< DIR_INT (Bit 3)                                       */
#define QEI_IES_DIR_INT_Msk               (0x8UL)                   /*!< DIR_INT (Bitfield-Mask: 0x01)                         */
#define QEI_IES_ERR_INT_Pos               (4UL)                     /*!< ERR_INT (Bit 4)                                       */
#define QEI_IES_ERR_INT_Msk               (0x10UL)                  /*!< ERR_INT (Bitfield-Mask: 0x01)                         */
#define QEI_IES_ENCLK_INT_Pos             (5UL)                     /*!< ENCLK_INT (Bit 5)                                     */
#define QEI_IES_ENCLK_INT_Msk             (0x20UL)                  /*!< ENCLK_INT (Bitfield-Mask: 0x01)                       */
#define QEI_IES_POS0_INT_Pos              (6UL)                     /*!< POS0_INT (Bit 6)                                      */
#define QEI_IES_POS0_INT_Msk              (0x40UL)                  /*!< POS0_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IES_POS1_INT_Pos              (7UL)                     /*!< POS1_INT (Bit 7)                                      */
#define QEI_IES_POS1_INT_Msk              (0x80UL)                  /*!< POS1_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IES_POS2_INT_Pos              (8UL)                     /*!< POS2_INT (Bit 8)                                      */
#define QEI_IES_POS2_INT_Msk              (0x100UL)                 /*!< POS2_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IES_REV0_INT_Pos              (9UL)                     /*!< REV0_INT (Bit 9)                                      */
#define QEI_IES_REV0_INT_Msk              (0x200UL)                 /*!< REV0_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IES_POS0REV_INT_Pos           (10UL)                    /*!< POS0REV_INT (Bit 10)                                  */
#define QEI_IES_POS0REV_INT_Msk           (0x400UL)                 /*!< POS0REV_INT (Bitfield-Mask: 0x01)                     */
#define QEI_IES_POS1REV_INT_Pos           (11UL)                    /*!< POS1REV_INT (Bit 11)                                  */
#define QEI_IES_POS1REV_INT_Msk           (0x800UL)                 /*!< POS1REV_INT (Bitfield-Mask: 0x01)                     */
#define QEI_IES_POS2REV_INT_Pos           (12UL)                    /*!< POS2REV_INT (Bit 12)                                  */
#define QEI_IES_POS2REV_INT_Msk           (0x1000UL)                /*!< POS2REV_INT (Bitfield-Mask: 0x01)                     */
#define QEI_IES_REV1_INT_Pos              (13UL)                    /*!< REV1_INT (Bit 13)                                     */
#define QEI_IES_REV1_INT_Msk              (0x2000UL)                /*!< REV1_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IES_REV2_INT_Pos              (14UL)                    /*!< REV2_INT (Bit 14)                                     */
#define QEI_IES_REV2_INT_Msk              (0x4000UL)                /*!< REV2_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IES_MAXPOS_INT_Pos            (15UL)                    /*!< MAXPOS_INT (Bit 15)                                   */
#define QEI_IES_MAXPOS_INT_Msk            (0x8000UL)                /*!< MAXPOS_INT (Bitfield-Mask: 0x01)                      */
/* ==========================================================  IEC  ========================================================== */
#define QEI_IEC_INX_INT_Pos               (0UL)                     /*!< INX_INT (Bit 0)                                       */
#define QEI_IEC_INX_INT_Msk               (0x1UL)                   /*!< INX_INT (Bitfield-Mask: 0x01)                         */
#define QEI_IEC_TIM_INT_Pos               (1UL)                     /*!< TIM_INT (Bit 1)                                       */
#define QEI_IEC_TIM_INT_Msk               (0x2UL)                   /*!< TIM_INT (Bitfield-Mask: 0x01)                         */
#define QEI_IEC_VELC_INT_Pos              (2UL)                     /*!< VELC_INT (Bit 2)                                      */
#define QEI_IEC_VELC_INT_Msk              (0x4UL)                   /*!< VELC_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IEC_DIR_INT_Pos               (3UL)                     /*!< DIR_INT (Bit 3)                                       */
#define QEI_IEC_DIR_INT_Msk               (0x8UL)                   /*!< DIR_INT (Bitfield-Mask: 0x01)                         */
#define QEI_IEC_ERR_INT_Pos               (4UL)                     /*!< ERR_INT (Bit 4)                                       */
#define QEI_IEC_ERR_INT_Msk               (0x10UL)                  /*!< ERR_INT (Bitfield-Mask: 0x01)                         */
#define QEI_IEC_ENCLK_INT_Pos             (5UL)                     /*!< ENCLK_INT (Bit 5)                                     */
#define QEI_IEC_ENCLK_INT_Msk             (0x20UL)                  /*!< ENCLK_INT (Bitfield-Mask: 0x01)                       */
#define QEI_IEC_POS0_INT_Pos              (6UL)                     /*!< POS0_INT (Bit 6)                                      */
#define QEI_IEC_POS0_INT_Msk              (0x40UL)                  /*!< POS0_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IEC_POS1_INT_Pos              (7UL)                     /*!< POS1_INT (Bit 7)                                      */
#define QEI_IEC_POS1_INT_Msk              (0x80UL)                  /*!< POS1_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IEC_POS2_INT_Pos              (8UL)                     /*!< POS2_INT (Bit 8)                                      */
#define QEI_IEC_POS2_INT_Msk              (0x100UL)                 /*!< POS2_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IEC_REV0_INT_Pos              (9UL)                     /*!< REV0_INT (Bit 9)                                      */
#define QEI_IEC_REV0_INT_Msk              (0x200UL)                 /*!< REV0_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IEC_POS0REV_INT_Pos           (10UL)                    /*!< POS0REV_INT (Bit 10)                                  */
#define QEI_IEC_POS0REV_INT_Msk           (0x400UL)                 /*!< POS0REV_INT (Bitfield-Mask: 0x01)                     */
#define QEI_IEC_POS1REV_INT_Pos           (11UL)                    /*!< POS1REV_INT (Bit 11)                                  */
#define QEI_IEC_POS1REV_INT_Msk           (0x800UL)                 /*!< POS1REV_INT (Bitfield-Mask: 0x01)                     */
#define QEI_IEC_POS2REV_INT_Pos           (12UL)                    /*!< POS2REV_INT (Bit 12)                                  */
#define QEI_IEC_POS2REV_INT_Msk           (0x1000UL)                /*!< POS2REV_INT (Bitfield-Mask: 0x01)                     */
#define QEI_IEC_REV1_INT_Pos              (13UL)                    /*!< REV1_INT (Bit 13)                                     */
#define QEI_IEC_REV1_INT_Msk              (0x2000UL)                /*!< REV1_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IEC_REV2_INT_Pos              (14UL)                    /*!< REV2_INT (Bit 14)                                     */
#define QEI_IEC_REV2_INT_Msk              (0x4000UL)                /*!< REV2_INT (Bitfield-Mask: 0x01)                        */
#define QEI_IEC_MAXPOS_INT_Pos            (15UL)                    /*!< MAXPOS_INT (Bit 15)                                   */
#define QEI_IEC_MAXPOS_INT_Msk            (0x8000UL)                /*!< MAXPOS_INT (Bitfield-Mask: 0x01)                      */


/* =========================================================================================================================== */
/* ================                                        LPC_SYSCON                                         ================ */
/* =========================================================================================================================== */

/* =======================================================  FLASHCFG  ======================================================== */
#define SYSCON_FLASHCFG_FLASHTIM_Pos      (12UL)                    /*!< FLASHTIM (Bit 12)                                     */
#define SYSCON_FLASHCFG_FLASHTIM_Msk      (0xf000UL)                /*!< FLASHTIM (Bitfield-Mask: 0x0f)                        */
/* ========================================================  PLL0CON  ======================================================== */
#define SYSCON_PLL0CON_PLLE0_Pos          (0UL)                     /*!< PLLE0 (Bit 0)                                         */
#define SYSCON_PLL0CON_PLLE0_Msk          (0x1UL)                   /*!< PLLE0 (Bitfield-Mask: 0x01)                           */
#define SYSCON_PLL0CON_PLLC0_Pos          (1UL)                     /*!< PLLC0 (Bit 1)                                         */
#define SYSCON_PLL0CON_PLLC0_Msk          (0x2UL)                   /*!< PLLC0 (Bitfield-Mask: 0x01)                           */
/* ========================================================  PLL0CFG  ======================================================== */
#define SYSCON_PLL0CFG_MSEL0_Pos          (0UL)                     /*!< MSEL0 (Bit 0)                                         */
#define SYSCON_PLL0CFG_MSEL0_Msk          (0x7fffUL)                /*!< MSEL0 (Bitfield-Mask: 0x7fff)                         */
#define SYSCON_PLL0CFG_NSEL0_Pos          (16UL)                    /*!< NSEL0 (Bit 16)                                        */
#define SYSCON_PLL0CFG_NSEL0_Msk          (0xff0000UL)              /*!< NSEL0 (Bitfield-Mask: 0xff)                           */
/* =======================================================  PLL0STAT  ======================================================== */
#define SYSCON_PLL0STAT_MSEL0_Pos         (0UL)                     /*!< MSEL0 (Bit 0)                                         */
#define SYSCON_PLL0STAT_MSEL0_Msk         (0x7fffUL)                /*!< MSEL0 (Bitfield-Mask: 0x7fff)                         */
#define SYSCON_PLL0STAT_NSEL0_Pos         (16UL)                    /*!< NSEL0 (Bit 16)                                        */
#define SYSCON_PLL0STAT_NSEL0_Msk         (0xff0000UL)              /*!< NSEL0 (Bitfield-Mask: 0xff)                           */
#define SYSCON_PLL0STAT_PLLE0_STAT_Pos    (24UL)                    /*!< PLLE0_STAT (Bit 24)                                   */
#define SYSCON_PLL0STAT_PLLE0_STAT_Msk    (0x1000000UL)             /*!< PLLE0_STAT (Bitfield-Mask: 0x01)                      */
#define SYSCON_PLL0STAT_PLLC0_STAT_Pos    (25UL)                    /*!< PLLC0_STAT (Bit 25)                                   */
#define SYSCON_PLL0STAT_PLLC0_STAT_Msk    (0x2000000UL)             /*!< PLLC0_STAT (Bitfield-Mask: 0x01)                      */
#define SYSCON_PLL0STAT_PLOCK0_Pos        (26UL)                    /*!< PLOCK0 (Bit 26)                                       */
#define SYSCON_PLL0STAT_PLOCK0_Msk        (0x4000000UL)             /*!< PLOCK0 (Bitfield-Mask: 0x01)                          */
/* =======================================================  PLL0FEED  ======================================================== */
#define SYSCON_PLL0FEED_PLL0FEED_Pos      (0UL)                     /*!< PLL0FEED (Bit 0)                                      */
#define SYSCON_PLL0FEED_PLL0FEED_Msk      (0xffUL)                  /*!< PLL0FEED (Bitfield-Mask: 0xff)                        */
/* ========================================================  PLL1CON  ======================================================== */
#define SYSCON_PLL1CON_PLLE1_Pos          (0UL)                     /*!< PLLE1 (Bit 0)                                         */
#define SYSCON_PLL1CON_PLLE1_Msk          (0x1UL)                   /*!< PLLE1 (Bitfield-Mask: 0x01)                           */
#define SYSCON_PLL1CON_PLLC1_Pos          (1UL)                     /*!< PLLC1 (Bit 1)                                         */
#define SYSCON_PLL1CON_PLLC1_Msk          (0x2UL)                   /*!< PLLC1 (Bitfield-Mask: 0x01)                           */
/* ========================================================  PLL1CFG  ======================================================== */
#define SYSCON_PLL1CFG_MSEL1_Pos          (0UL)                     /*!< MSEL1 (Bit 0)                                         */
#define SYSCON_PLL1CFG_MSEL1_Msk          (0x1fUL)                  /*!< MSEL1 (Bitfield-Mask: 0x1f)                           */
#define SYSCON_PLL1CFG_PSEL1_Pos          (5UL)                     /*!< PSEL1 (Bit 5)                                         */
#define SYSCON_PLL1CFG_PSEL1_Msk          (0x60UL)                  /*!< PSEL1 (Bitfield-Mask: 0x03)                           */
/* =======================================================  PLL1STAT  ======================================================== */
#define SYSCON_PLL1STAT_MSEL1_Pos         (0UL)                     /*!< MSEL1 (Bit 0)                                         */
#define SYSCON_PLL1STAT_MSEL1_Msk         (0x1fUL)                  /*!< MSEL1 (Bitfield-Mask: 0x1f)                           */
#define SYSCON_PLL1STAT_PSEL1_Pos         (5UL)                     /*!< PSEL1 (Bit 5)                                         */
#define SYSCON_PLL1STAT_PSEL1_Msk         (0x60UL)                  /*!< PSEL1 (Bitfield-Mask: 0x03)                           */
#define SYSCON_PLL1STAT_PLLE1_STAT_Pos    (8UL)                     /*!< PLLE1_STAT (Bit 8)                                    */
#define SYSCON_PLL1STAT_PLLE1_STAT_Msk    (0x100UL)                 /*!< PLLE1_STAT (Bitfield-Mask: 0x01)                      */
#define SYSCON_PLL1STAT_PLLC1_STAT_Pos    (9UL)                     /*!< PLLC1_STAT (Bit 9)                                    */
#define SYSCON_PLL1STAT_PLLC1_STAT_Msk    (0x200UL)                 /*!< PLLC1_STAT (Bitfield-Mask: 0x01)                      */
#define SYSCON_PLL1STAT_PLOCK1_Pos        (10UL)                    /*!< PLOCK1 (Bit 10)                                       */
#define SYSCON_PLL1STAT_PLOCK1_Msk        (0x400UL)                 /*!< PLOCK1 (Bitfield-Mask: 0x01)                          */
/* =======================================================  PLL1FEED  ======================================================== */
#define SYSCON_PLL1FEED_PLL1FEED_Pos      (0UL)                     /*!< PLL1FEED (Bit 0)                                      */
#define SYSCON_PLL1FEED_PLL1FEED_Msk      (0xffUL)                  /*!< PLL1FEED (Bitfield-Mask: 0xff)                        */
/* =========================================================  PCON  ========================================================== */
#define SYSCON_PCON_PM0_Pos               (0UL)                     /*!< PM0 (Bit 0)                                           */
#define SYSCON_PCON_PM0_Msk               (0x1UL)                   /*!< PM0 (Bitfield-Mask: 0x01)                             */
#define SYSCON_PCON_PM1_Pos               (1UL)                     /*!< PM1 (Bit 1)                                           */
#define SYSCON_PCON_PM1_Msk               (0x2UL)                   /*!< PM1 (Bitfield-Mask: 0x01)                             */
#define SYSCON_PCON_BODRPM_Pos            (2UL)                     /*!< BODRPM (Bit 2)                                        */
#define SYSCON_PCON_BODRPM_Msk            (0x4UL)                   /*!< BODRPM (Bitfield-Mask: 0x01)                          */
#define SYSCON_PCON_BOGD_Pos              (3UL)                     /*!< BOGD (Bit 3)                                          */
#define SYSCON_PCON_BOGD_Msk              (0x8UL)                   /*!< BOGD (Bitfield-Mask: 0x01)                            */
#define SYSCON_PCON_BORD_Pos              (4UL)                     /*!< BORD (Bit 4)                                          */
#define SYSCON_PCON_BORD_Msk              (0x10UL)                  /*!< BORD (Bitfield-Mask: 0x01)                            */
#define SYSCON_PCON_SMFLAG_Pos            (8UL)                     /*!< SMFLAG (Bit 8)                                        */
#define SYSCON_PCON_SMFLAG_Msk            (0x100UL)                 /*!< SMFLAG (Bitfield-Mask: 0x01)                          */
#define SYSCON_PCON_DSFLAG_Pos            (9UL)                     /*!< DSFLAG (Bit 9)                                        */
#define SYSCON_PCON_DSFLAG_Msk            (0x200UL)                 /*!< DSFLAG (Bitfield-Mask: 0x01)                          */
#define SYSCON_PCON_PDFLAG_Pos            (10UL)                    /*!< PDFLAG (Bit 10)                                       */
#define SYSCON_PCON_PDFLAG_Msk            (0x400UL)                 /*!< PDFLAG (Bitfield-Mask: 0x01)                          */
#define SYSCON_PCON_DPDFLAG_Pos           (11UL)                    /*!< DPDFLAG (Bit 11)                                      */
#define SYSCON_PCON_DPDFLAG_Msk           (0x800UL)                 /*!< DPDFLAG (Bitfield-Mask: 0x01)                         */
/* =========================================================  PCONP  ========================================================= */
#define SYSCON_PCONP_PCTIM0_Pos           (1UL)                     /*!< PCTIM0 (Bit 1)                                        */
#define SYSCON_PCONP_PCTIM0_Msk           (0x2UL)                   /*!< PCTIM0 (Bitfield-Mask: 0x01)                          */
#define SYSCON_PCONP_PCTIM1_Pos           (2UL)                     /*!< PCTIM1 (Bit 2)                                        */
#define SYSCON_PCONP_PCTIM1_Msk           (0x4UL)                   /*!< PCTIM1 (Bitfield-Mask: 0x01)                          */
#define SYSCON_PCONP_PCUART0_Pos          (3UL)                     /*!< PCUART0 (Bit 3)                                       */
#define SYSCON_PCONP_PCUART0_Msk          (0x8UL)                   /*!< PCUART0 (Bitfield-Mask: 0x01)                         */
#define SYSCON_PCONP_PCUART1_Pos          (4UL)                     /*!< PCUART1 (Bit 4)                                       */
#define SYSCON_PCONP_PCUART1_Msk          (0x10UL)                  /*!< PCUART1 (Bitfield-Mask: 0x01)                         */
#define SYSCON_PCONP_PCPWM1_Pos           (6UL)                     /*!< PCPWM1 (Bit 6)                                        */
#define SYSCON_PCONP_PCPWM1_Msk           (0x40UL)                  /*!< PCPWM1 (Bitfield-Mask: 0x01)                          */
#define SYSCON_PCONP_PCI2C0_Pos           (7UL)                     /*!< PCI2C0 (Bit 7)                                        */
#define SYSCON_PCONP_PCI2C0_Msk           (0x80UL)                  /*!< PCI2C0 (Bitfield-Mask: 0x01)                          */
#define SYSCON_PCONP_PCSPI_Pos            (8UL)                     /*!< PCSPI (Bit 8)                                         */
#define SYSCON_PCONP_PCSPI_Msk            (0x100UL)                 /*!< PCSPI (Bitfield-Mask: 0x01)                           */
#define SYSCON_PCONP_PCRTC_Pos            (9UL)                     /*!< PCRTC (Bit 9)                                         */
#define SYSCON_PCONP_PCRTC_Msk            (0x200UL)                 /*!< PCRTC (Bitfield-Mask: 0x01)                           */
#define SYSCON_PCONP_PCSSP1_Pos           (10UL)                    /*!< PCSSP1 (Bit 10)                                       */
#define SYSCON_PCONP_PCSSP1_Msk           (0x400UL)                 /*!< PCSSP1 (Bitfield-Mask: 0x01)                          */
#define SYSCON_PCONP_PCADC_Pos            (12UL)                    /*!< PCADC (Bit 12)                                        */
#define SYSCON_PCONP_PCADC_Msk            (0x1000UL)                /*!< PCADC (Bitfield-Mask: 0x01)                           */
#define SYSCON_PCONP_PCCAN1_Pos           (13UL)                    /*!< PCCAN1 (Bit 13)                                       */
#define SYSCON_PCONP_PCCAN1_Msk           (0x2000UL)                /*!< PCCAN1 (Bitfield-Mask: 0x01)                          */
#define SYSCON_PCONP_PCCAN2_Pos           (14UL)                    /*!< PCCAN2 (Bit 14)                                       */
#define SYSCON_PCONP_PCCAN2_Msk           (0x4000UL)                /*!< PCCAN2 (Bitfield-Mask: 0x01)                          */
#define SYSCON_PCONP_PCGPIO_Pos           (15UL)                    /*!< PCGPIO (Bit 15)                                       */
#define SYSCON_PCONP_PCGPIO_Msk           (0x8000UL)                /*!< PCGPIO (Bitfield-Mask: 0x01)                          */
#define SYSCON_PCONP_PCRIT_Pos            (16UL)                    /*!< PCRIT (Bit 16)                                        */
#define SYSCON_PCONP_PCRIT_Msk            (0x10000UL)               /*!< PCRIT (Bitfield-Mask: 0x01)                           */
#define SYSCON_PCONP_PCMCPWM_Pos          (17UL)                    /*!< PCMCPWM (Bit 17)                                      */
#define SYSCON_PCONP_PCMCPWM_Msk          (0x20000UL)               /*!< PCMCPWM (Bitfield-Mask: 0x01)                         */
#define SYSCON_PCONP_PCQEI_Pos            (18UL)                    /*!< PCQEI (Bit 18)                                        */
#define SYSCON_PCONP_PCQEI_Msk            (0x40000UL)               /*!< PCQEI (Bitfield-Mask: 0x01)                           */
#define SYSCON_PCONP_PCI2C1_Pos           (19UL)                    /*!< PCI2C1 (Bit 19)                                       */
#define SYSCON_PCONP_PCI2C1_Msk           (0x80000UL)               /*!< PCI2C1 (Bitfield-Mask: 0x01)                          */
#define SYSCON_PCONP_PCSSP0_Pos           (21UL)                    /*!< PCSSP0 (Bit 21)                                       */
#define SYSCON_PCONP_PCSSP0_Msk           (0x200000UL)              /*!< PCSSP0 (Bitfield-Mask: 0x01)                          */
#define SYSCON_PCONP_PCTIM2_Pos           (22UL)                    /*!< PCTIM2 (Bit 22)                                       */
#define SYSCON_PCONP_PCTIM2_Msk           (0x400000UL)              /*!< PCTIM2 (Bitfield-Mask: 0x01)                          */
#define SYSCON_PCONP_PCTIM3_Pos           (23UL)                    /*!< PCTIM3 (Bit 23)                                       */
#define SYSCON_PCONP_PCTIM3_Msk           (0x800000UL)              /*!< PCTIM3 (Bitfield-Mask: 0x01)                          */
#define SYSCON_PCONP_PCUART2_Pos          (24UL)                    /*!< PCUART2 (Bit 24)                                      */
#define SYSCON_PCONP_PCUART2_Msk          (0x1000000UL)             /*!< PCUART2 (Bitfield-Mask: 0x01)                         */
#define SYSCON_PCONP_PCUART3_Pos          (25UL)                    /*!< PCUART3 (Bit 25)                                      */
#define SYSCON_PCONP_PCUART3_Msk          (0x2000000UL)             /*!< PCUART3 (Bitfield-Mask: 0x01)                         */
#define SYSCON_PCONP_PCI2C2_Pos           (26UL)                    /*!< PCI2C2 (Bit 26)                                       */
#define SYSCON_PCONP_PCI2C2_Msk           (0x4000000UL)             /*!< PCI2C2 (Bitfield-Mask: 0x01)                          */
#define SYSCON_PCONP_PCI2S_Pos            (27UL)                    /*!< PCI2S (Bit 27)                                        */
#define SYSCON_PCONP_PCI2S_Msk            (0x8000000UL)             /*!< PCI2S (Bitfield-Mask: 0x01)                           */
#define SYSCON_PCONP_PCGPDMA_Pos          (29UL)                    /*!< PCGPDMA (Bit 29)                                      */
#define SYSCON_PCONP_PCGPDMA_Msk          (0x20000000UL)            /*!< PCGPDMA (Bitfield-Mask: 0x01)                         */
#define SYSCON_PCONP_PCENET_Pos           (30UL)                    /*!< PCENET (Bit 30)                                       */
#define SYSCON_PCONP_PCENET_Msk           (0x40000000UL)            /*!< PCENET (Bitfield-Mask: 0x01)                          */
#define SYSCON_PCONP_PCUSB_Pos            (31UL)                    /*!< PCUSB (Bit 31)                                        */
#define SYSCON_PCONP_PCUSB_Msk            (0x80000000UL)            /*!< PCUSB (Bitfield-Mask: 0x01)                           */
/* ========================================================  CCLKCFG  ======================================================== */
#define SYSCON_CCLKCFG_CCLKSEL_Pos        (0UL)                     /*!< CCLKSEL (Bit 0)                                       */
#define SYSCON_CCLKCFG_CCLKSEL_Msk        (0xffUL)                  /*!< CCLKSEL (Bitfield-Mask: 0xff)                         */
/* =======================================================  USBCLKCFG  ======================================================= */
#define SYSCON_USBCLKCFG_USBSEL_Pos       (0UL)                     /*!< USBSEL (Bit 0)                                        */
#define SYSCON_USBCLKCFG_USBSEL_Msk       (0xfUL)                   /*!< USBSEL (Bitfield-Mask: 0x0f)                          */
/* =======================================================  CLKSRCSEL  ======================================================= */
#define SYSCON_CLKSRCSEL_CLKSRC_Pos       (0UL)                     /*!< CLKSRC (Bit 0)                                        */
#define SYSCON_CLKSRCSEL_CLKSRC_Msk       (0x3UL)                   /*!< CLKSRC (Bitfield-Mask: 0x03)                          */
/* ======================================================  CANSLEEPCLR  ====================================================== */
#define SYSCON_CANSLEEPCLR_CAN1SLEEP_Pos  (1UL)                     /*!< CAN1SLEEP (Bit 1)                                     */
#define SYSCON_CANSLEEPCLR_CAN1SLEEP_Msk  (0x2UL)                   /*!< CAN1SLEEP (Bitfield-Mask: 0x01)                       */
#define SYSCON_CANSLEEPCLR_CAN2SLEEP_Pos  (2UL)                     /*!< CAN2SLEEP (Bit 2)                                     */
#define SYSCON_CANSLEEPCLR_CAN2SLEEP_Msk  (0x4UL)                   /*!< CAN2SLEEP (Bitfield-Mask: 0x01)                       */
/* =====================================================  CANWAKEFLAGS  ====================================================== */
#define SYSCON_CANWAKEFLAGS_CAN1WAKE_Pos  (1UL)                     /*!< CAN1WAKE (Bit 1)                                      */
#define SYSCON_CANWAKEFLAGS_CAN1WAKE_Msk  (0x2UL)                   /*!< CAN1WAKE (Bitfield-Mask: 0x01)                        */
#define SYSCON_CANWAKEFLAGS_CAN2WAKE_Pos  (2UL)                     /*!< CAN2WAKE (Bit 2)                                      */
#define SYSCON_CANWAKEFLAGS_CAN2WAKE_Msk  (0x4UL)                   /*!< CAN2WAKE (Bitfield-Mask: 0x01)                        */
/* ========================================================  EXTINT  ========================================================= */
#define SYSCON_EXTINT_EINT0_Pos           (0UL)                     /*!< EINT0 (Bit 0)                                         */
#define SYSCON_EXTINT_EINT0_Msk           (0x1UL)                   /*!< EINT0 (Bitfield-Mask: 0x01)                           */
#define SYSCON_EXTINT_EINT1_Pos           (1UL)                     /*!< EINT1 (Bit 1)                                         */
#define SYSCON_EXTINT_EINT1_Msk           (0x2UL)                   /*!< EINT1 (Bitfield-Mask: 0x01)                           */
#define SYSCON_EXTINT_EINT2_Pos           (2UL)                     /*!< EINT2 (Bit 2)                                         */
#define SYSCON_EXTINT_EINT2_Msk           (0x4UL)                   /*!< EINT2 (Bitfield-Mask: 0x01)                           */
#define SYSCON_EXTINT_EINT3_Pos           (3UL)                     /*!< EINT3 (Bit 3)                                         */
#define SYSCON_EXTINT_EINT3_Msk           (0x8UL)                   /*!< EINT3 (Bitfield-Mask: 0x01)                           */
/* ========================================================  EXTMODE  ======================================================== */
#define SYSCON_EXTMODE_EXTMODE0_Pos       (0UL)                     /*!< EXTMODE0 (Bit 0)                                      */
#define SYSCON_EXTMODE_EXTMODE0_Msk       (0x1UL)                   /*!< EXTMODE0 (Bitfield-Mask: 0x01)                        */
#define SYSCON_EXTMODE_EXTMODE1_Pos       (1UL)                     /*!< EXTMODE1 (Bit 1)                                      */
#define SYSCON_EXTMODE_EXTMODE1_Msk       (0x2UL)                   /*!< EXTMODE1 (Bitfield-Mask: 0x01)                        */
#define SYSCON_EXTMODE_EXTMODE2_Pos       (2UL)                     /*!< EXTMODE2 (Bit 2)                                      */
#define SYSCON_EXTMODE_EXTMODE2_Msk       (0x4UL)                   /*!< EXTMODE2 (Bitfield-Mask: 0x01)                        */
#define SYSCON_EXTMODE_EXTMODE3_Pos       (3UL)                     /*!< EXTMODE3 (Bit 3)                                      */
#define SYSCON_EXTMODE_EXTMODE3_Msk       (0x8UL)                   /*!< EXTMODE3 (Bitfield-Mask: 0x01)                        */
/* =======================================================  EXTPOLAR  ======================================================== */
#define SYSCON_EXTPOLAR_EXTPOLAR0_Pos     (0UL)                     /*!< EXTPOLAR0 (Bit 0)                                     */
#define SYSCON_EXTPOLAR_EXTPOLAR0_Msk     (0x1UL)                   /*!< EXTPOLAR0 (Bitfield-Mask: 0x01)                       */
#define SYSCON_EXTPOLAR_EXTPOLAR1_Pos     (1UL)                     /*!< EXTPOLAR1 (Bit 1)                                     */
#define SYSCON_EXTPOLAR_EXTPOLAR1_Msk     (0x2UL)                   /*!< EXTPOLAR1 (Bitfield-Mask: 0x01)                       */
#define SYSCON_EXTPOLAR_EXTPOLAR2_Pos     (2UL)                     /*!< EXTPOLAR2 (Bit 2)                                     */
#define SYSCON_EXTPOLAR_EXTPOLAR2_Msk     (0x4UL)                   /*!< EXTPOLAR2 (Bitfield-Mask: 0x01)                       */
#define SYSCON_EXTPOLAR_EXTPOLAR3_Pos     (3UL)                     /*!< EXTPOLAR3 (Bit 3)                                     */
#define SYSCON_EXTPOLAR_EXTPOLAR3_Msk     (0x8UL)                   /*!< EXTPOLAR3 (Bitfield-Mask: 0x01)                       */
/* =========================================================  RSID  ========================================================== */
#define SYSCON_RSID_POR_Pos               (0UL)                     /*!< POR (Bit 0)                                           */
#define SYSCON_RSID_POR_Msk               (0x1UL)                   /*!< POR (Bitfield-Mask: 0x01)                             */
#define SYSCON_RSID_EXTR_Pos              (1UL)                     /*!< EXTR (Bit 1)                                          */
#define SYSCON_RSID_EXTR_Msk              (0x2UL)                   /*!< EXTR (Bitfield-Mask: 0x01)                            */
#define SYSCON_RSID_WDTR_Pos              (2UL)                     /*!< WDTR (Bit 2)                                          */
#define SYSCON_RSID_WDTR_Msk              (0x4UL)                   /*!< WDTR (Bitfield-Mask: 0x01)                            */
#define SYSCON_RSID_BODR_Pos              (3UL)                     /*!< BODR (Bit 3)                                          */
#define SYSCON_RSID_BODR_Msk              (0x8UL)                   /*!< BODR (Bitfield-Mask: 0x01)                            */
/* ==========================================================  SCS  ========================================================== */
#define SYSCON_SCS_OSCRANGE_Pos           (4UL)                     /*!< OSCRANGE (Bit 4)                                      */
#define SYSCON_SCS_OSCRANGE_Msk           (0x10UL)                  /*!< OSCRANGE (Bitfield-Mask: 0x01)                        */
#define SYSCON_SCS_OSCEN_Pos              (5UL)                     /*!< OSCEN (Bit 5)                                         */
#define SYSCON_SCS_OSCEN_Msk              (0x20UL)                  /*!< OSCEN (Bitfield-Mask: 0x01)                           */
#define SYSCON_SCS_OSCSTAT_Pos            (6UL)                     /*!< OSCSTAT (Bit 6)                                       */
#define SYSCON_SCS_OSCSTAT_Msk            (0x40UL)                  /*!< OSCSTAT (Bitfield-Mask: 0x01)                         */
/* =======================================================  PCLKSEL0  ======================================================== */
#define SYSCON_PCLKSEL0_PCLK_WDT_Pos      (0UL)                     /*!< PCLK_WDT (Bit 0)                                      */
#define SYSCON_PCLKSEL0_PCLK_WDT_Msk      (0x3UL)                   /*!< PCLK_WDT (Bitfield-Mask: 0x03)                        */
#define SYSCON_PCLKSEL0_PCLK_TIMER0_Pos   (2UL)                     /*!< PCLK_TIMER0 (Bit 2)                                   */
#define SYSCON_PCLKSEL0_PCLK_TIMER0_Msk   (0xcUL)                   /*!< PCLK_TIMER0 (Bitfield-Mask: 0x03)                     */
#define SYSCON_PCLKSEL0_PCLK_TIMER1_Pos   (4UL)                     /*!< PCLK_TIMER1 (Bit 4)                                   */
#define SYSCON_PCLKSEL0_PCLK_TIMER1_Msk   (0x30UL)                  /*!< PCLK_TIMER1 (Bitfield-Mask: 0x03)                     */
#define SYSCON_PCLKSEL0_PCLK_UART0_Pos    (6UL)                     /*!< PCLK_UART0 (Bit 6)                                    */
#define SYSCON_PCLKSEL0_PCLK_UART0_Msk    (0xc0UL)                  /*!< PCLK_UART0 (Bitfield-Mask: 0x03)                      */
#define SYSCON_PCLKSEL0_PCLK_UART1_Pos    (8UL)                     /*!< PCLK_UART1 (Bit 8)                                    */
#define SYSCON_PCLKSEL0_PCLK_UART1_Msk    (0x300UL)                 /*!< PCLK_UART1 (Bitfield-Mask: 0x03)                      */
#define SYSCON_PCLKSEL0_PCLK_PWM1_Pos     (12UL)                    /*!< PCLK_PWM1 (Bit 12)                                    */
#define SYSCON_PCLKSEL0_PCLK_PWM1_Msk     (0x3000UL)                /*!< PCLK_PWM1 (Bitfield-Mask: 0x03)                       */
#define SYSCON_PCLKSEL0_PCLK_I2C0_Pos     (14UL)                    /*!< PCLK_I2C0 (Bit 14)                                    */
#define SYSCON_PCLKSEL0_PCLK_I2C0_Msk     (0xc000UL)                /*!< PCLK_I2C0 (Bitfield-Mask: 0x03)                       */
#define SYSCON_PCLKSEL0_PCLK_SPI_Pos      (16UL)                    /*!< PCLK_SPI (Bit 16)                                     */
#define SYSCON_PCLKSEL0_PCLK_SPI_Msk      (0x30000UL)               /*!< PCLK_SPI (Bitfield-Mask: 0x03)                        */
#define SYSCON_PCLKSEL0_PCLK_SSP1_Pos     (20UL)                    /*!< PCLK_SSP1 (Bit 20)                                    */
#define SYSCON_PCLKSEL0_PCLK_SSP1_Msk     (0x300000UL)              /*!< PCLK_SSP1 (Bitfield-Mask: 0x03)                       */
#define SYSCON_PCLKSEL0_PCLK_DAC_Pos      (22UL)                    /*!< PCLK_DAC (Bit 22)                                     */
#define SYSCON_PCLKSEL0_PCLK_DAC_Msk      (0xc00000UL)              /*!< PCLK_DAC (Bitfield-Mask: 0x03)                        */
#define SYSCON_PCLKSEL0_PCLK_ADC_Pos      (24UL)                    /*!< PCLK_ADC (Bit 24)                                     */
#define SYSCON_PCLKSEL0_PCLK_ADC_Msk      (0x3000000UL)             /*!< PCLK_ADC (Bitfield-Mask: 0x03)                        */
#define SYSCON_PCLKSEL0_PCLK_CAN1_Pos     (26UL)                    /*!< PCLK_CAN1 (Bit 26)                                    */
#define SYSCON_PCLKSEL0_PCLK_CAN1_Msk     (0xc000000UL)             /*!< PCLK_CAN1 (Bitfield-Mask: 0x03)                       */
#define SYSCON_PCLKSEL0_PCLK_CAN2_Pos     (28UL)                    /*!< PCLK_CAN2 (Bit 28)                                    */
#define SYSCON_PCLKSEL0_PCLK_CAN2_Msk     (0x30000000UL)            /*!< PCLK_CAN2 (Bitfield-Mask: 0x03)                       */
#define SYSCON_PCLKSEL0_PCLK_ACF_Pos      (30UL)                    /*!< PCLK_ACF (Bit 30)                                     */
#define SYSCON_PCLKSEL0_PCLK_ACF_Msk      (0xc0000000UL)            /*!< PCLK_ACF (Bitfield-Mask: 0x03)                        */
/* =======================================================  PCLKSEL1  ======================================================== */
#define SYSCON_PCLKSEL1_PCLK_QEI_Pos      (0UL)                     /*!< PCLK_QEI (Bit 0)                                      */
#define SYSCON_PCLKSEL1_PCLK_QEI_Msk      (0x3UL)                   /*!< PCLK_QEI (Bitfield-Mask: 0x03)                        */
#define SYSCON_PCLKSEL1_PCLK_GPIOINT_Pos  (2UL)                     /*!< PCLK_GPIOINT (Bit 2)                                  */
#define SYSCON_PCLKSEL1_PCLK_GPIOINT_Msk  (0xcUL)                   /*!< PCLK_GPIOINT (Bitfield-Mask: 0x03)                    */
#define SYSCON_PCLKSEL1_PCLK_PCB_Pos      (4UL)                     /*!< PCLK_PCB (Bit 4)                                      */
#define SYSCON_PCLKSEL1_PCLK_PCB_Msk      (0x30UL)                  /*!< PCLK_PCB (Bitfield-Mask: 0x03)                        */
#define SYSCON_PCLKSEL1_PCLK_I2C1_Pos     (6UL)                     /*!< PCLK_I2C1 (Bit 6)                                     */
#define SYSCON_PCLKSEL1_PCLK_I2C1_Msk     (0xc0UL)                  /*!< PCLK_I2C1 (Bitfield-Mask: 0x03)                       */
#define SYSCON_PCLKSEL1_PCLK_SSP0_Pos     (10UL)                    /*!< PCLK_SSP0 (Bit 10)                                    */
#define SYSCON_PCLKSEL1_PCLK_SSP0_Msk     (0xc00UL)                 /*!< PCLK_SSP0 (Bitfield-Mask: 0x03)                       */
#define SYSCON_PCLKSEL1_PCLK_TIMER2_Pos   (12UL)                    /*!< PCLK_TIMER2 (Bit 12)                                  */
#define SYSCON_PCLKSEL1_PCLK_TIMER2_Msk   (0x3000UL)                /*!< PCLK_TIMER2 (Bitfield-Mask: 0x03)                     */
#define SYSCON_PCLKSEL1_PCLK_TIMER3_Pos   (14UL)                    /*!< PCLK_TIMER3 (Bit 14)                                  */
#define SYSCON_PCLKSEL1_PCLK_TIMER3_Msk   (0xc000UL)                /*!< PCLK_TIMER3 (Bitfield-Mask: 0x03)                     */
#define SYSCON_PCLKSEL1_PCLK_UART2_Pos    (16UL)                    /*!< PCLK_UART2 (Bit 16)                                   */
#define SYSCON_PCLKSEL1_PCLK_UART2_Msk    (0x30000UL)               /*!< PCLK_UART2 (Bitfield-Mask: 0x03)                      */
#define SYSCON_PCLKSEL1_PCLK_UART3_Pos    (18UL)                    /*!< PCLK_UART3 (Bit 18)                                   */
#define SYSCON_PCLKSEL1_PCLK_UART3_Msk    (0xc0000UL)               /*!< PCLK_UART3 (Bitfield-Mask: 0x03)                      */
#define SYSCON_PCLKSEL1_PCLK_I2C2_Pos     (20UL)                    /*!< PCLK_I2C2 (Bit 20)                                    */
#define SYSCON_PCLKSEL1_PCLK_I2C2_Msk     (0x300000UL)              /*!< PCLK_I2C2 (Bitfield-Mask: 0x03)                       */
#define SYSCON_PCLKSEL1_PCLK_I2S_Pos      (22UL)                    /*!< PCLK_I2S (Bit 22)                                     */
#define SYSCON_PCLKSEL1_PCLK_I2S_Msk      (0xc00000UL)              /*!< PCLK_I2S (Bitfield-Mask: 0x03)                        */
#define SYSCON_PCLKSEL1_PCLK_RIT_Pos      (26UL)                    /*!< PCLK_RIT (Bit 26)                                     */
#define SYSCON_PCLKSEL1_PCLK_RIT_Msk      (0xc000000UL)             /*!< PCLK_RIT (Bitfield-Mask: 0x03)                        */
#define SYSCON_PCLKSEL1_PCLK_SYSCON_Pos   (28UL)                    /*!< PCLK_SYSCON (Bit 28)                                  */
#define SYSCON_PCLKSEL1_PCLK_SYSCON_Msk   (0x30000000UL)            /*!< PCLK_SYSCON (Bitfield-Mask: 0x03)                     */
#define SYSCON_PCLKSEL1_PCLK_MC_Pos       (30UL)                    /*!< PCLK_MC (Bit 30)                                      */
#define SYSCON_PCLKSEL1_PCLK_MC_Msk       (0xc0000000UL)            /*!< PCLK_MC (Bitfield-Mask: 0x03)                         */
/* =======================================================  USBINTST  ======================================================== */
#define SYSCON_USBINTST_USB_INT_REQ_LP_Pos (0UL)                    /*!< USB_INT_REQ_LP (Bit 0)                                */
#define SYSCON_USBINTST_USB_INT_REQ_LP_Msk (0x1UL)                  /*!< USB_INT_REQ_LP (Bitfield-Mask: 0x01)                  */
#define SYSCON_USBINTST_USB_INT_REQ_HP_Pos (1UL)                    /*!< USB_INT_REQ_HP (Bit 1)                                */
#define SYSCON_USBINTST_USB_INT_REQ_HP_Msk (0x2UL)                  /*!< USB_INT_REQ_HP (Bitfield-Mask: 0x01)                  */
#define SYSCON_USBINTST_USB_INT_REQ_DMA_Pos (2UL)                   /*!< USB_INT_REQ_DMA (Bit 2)                               */
#define SYSCON_USBINTST_USB_INT_REQ_DMA_Msk (0x4UL)                 /*!< USB_INT_REQ_DMA (Bitfield-Mask: 0x01)                 */
#define SYSCON_USBINTST_USB_HOST_INT_Pos  (3UL)                     /*!< USB_HOST_INT (Bit 3)                                  */
#define SYSCON_USBINTST_USB_HOST_INT_Msk  (0x8UL)                   /*!< USB_HOST_INT (Bitfield-Mask: 0x01)                    */
#define SYSCON_USBINTST_USB_ATX_INT_Pos   (4UL)                     /*!< USB_ATX_INT (Bit 4)                                   */
#define SYSCON_USBINTST_USB_ATX_INT_Msk   (0x10UL)                  /*!< USB_ATX_INT (Bitfield-Mask: 0x01)                     */
#define SYSCON_USBINTST_USB_OTG_INT_Pos   (5UL)                     /*!< USB_OTG_INT (Bit 5)                                   */
#define SYSCON_USBINTST_USB_OTG_INT_Msk   (0x20UL)                  /*!< USB_OTG_INT (Bitfield-Mask: 0x01)                     */
#define SYSCON_USBINTST_USB_I2C_INT_Pos   (6UL)                     /*!< USB_I2C_INT (Bit 6)                                   */
#define SYSCON_USBINTST_USB_I2C_INT_Msk   (0x40UL)                  /*!< USB_I2C_INT (Bitfield-Mask: 0x01)                     */
#define SYSCON_USBINTST_USB_NEED_CLK_Pos  (8UL)                     /*!< USB_NEED_CLK (Bit 8)                                  */
#define SYSCON_USBINTST_USB_NEED_CLK_Msk  (0x100UL)                 /*!< USB_NEED_CLK (Bitfield-Mask: 0x01)                    */
#define SYSCON_USBINTST_EN_USB_INTS_Pos   (31UL)                    /*!< EN_USB_INTS (Bit 31)                                  */
#define SYSCON_USBINTST_EN_USB_INTS_Msk   (0x80000000UL)            /*!< EN_USB_INTS (Bitfield-Mask: 0x01)                     */
/* ======================================================  DMACREQSEL  ======================================================= */
#define SYSCON_DMACREQSEL_DMASEL08_Pos    (0UL)                     /*!< DMASEL08 (Bit 0)                                      */
#define SYSCON_DMACREQSEL_DMASEL08_Msk    (0x1UL)                   /*!< DMASEL08 (Bitfield-Mask: 0x01)                        */
#define SYSCON_DMACREQSEL_DMASEL09_Pos    (1UL)                     /*!< DMASEL09 (Bit 1)                                      */
#define SYSCON_DMACREQSEL_DMASEL09_Msk    (0x2UL)                   /*!< DMASEL09 (Bitfield-Mask: 0x01)                        */
#define SYSCON_DMACREQSEL_DMASEL10_Pos    (2UL)                     /*!< DMASEL10 (Bit 2)                                      */
#define SYSCON_DMACREQSEL_DMASEL10_Msk    (0x4UL)                   /*!< DMASEL10 (Bitfield-Mask: 0x01)                        */
#define SYSCON_DMACREQSEL_DMASEL11_Pos    (3UL)                     /*!< DMASEL11 (Bit 3)                                      */
#define SYSCON_DMACREQSEL_DMASEL11_Msk    (0x8UL)                   /*!< DMASEL11 (Bitfield-Mask: 0x01)                        */
#define SYSCON_DMACREQSEL_DMASEL12_Pos    (4UL)                     /*!< DMASEL12 (Bit 4)                                      */
#define SYSCON_DMACREQSEL_DMASEL12_Msk    (0x10UL)                  /*!< DMASEL12 (Bitfield-Mask: 0x01)                        */
#define SYSCON_DMACREQSEL_DMASEL13_Pos    (5UL)                     /*!< DMASEL13 (Bit 5)                                      */
#define SYSCON_DMACREQSEL_DMASEL13_Msk    (0x20UL)                  /*!< DMASEL13 (Bitfield-Mask: 0x01)                        */
#define SYSCON_DMACREQSEL_DMASEL14_Pos    (6UL)                     /*!< DMASEL14 (Bit 6)                                      */
#define SYSCON_DMACREQSEL_DMASEL14_Msk    (0x40UL)                  /*!< DMASEL14 (Bitfield-Mask: 0x01)                        */
#define SYSCON_DMACREQSEL_DMASEL15_Pos    (7UL)                     /*!< DMASEL15 (Bit 7)                                      */
#define SYSCON_DMACREQSEL_DMASEL15_Msk    (0x80UL)                  /*!< DMASEL15 (Bitfield-Mask: 0x01)                        */
/* =======================================================  CLKOUTCFG  ======================================================= */
#define SYSCON_CLKOUTCFG_CLKOUTSEL_Pos    (0UL)                     /*!< CLKOUTSEL (Bit 0)                                     */
#define SYSCON_CLKOUTCFG_CLKOUTSEL_Msk    (0xfUL)                   /*!< CLKOUTSEL (Bitfield-Mask: 0x0f)                       */
#define SYSCON_CLKOUTCFG_CLKOUTDIV_Pos    (4UL)                     /*!< CLKOUTDIV (Bit 4)                                     */
#define SYSCON_CLKOUTCFG_CLKOUTDIV_Msk    (0xf0UL)                  /*!< CLKOUTDIV (Bitfield-Mask: 0x0f)                       */
#define SYSCON_CLKOUTCFG_CLKOUT_EN_Pos    (8UL)                     /*!< CLKOUT_EN (Bit 8)                                     */
#define SYSCON_CLKOUTCFG_CLKOUT_EN_Msk    (0x100UL)                 /*!< CLKOUT_EN (Bitfield-Mask: 0x01)                       */
#define SYSCON_CLKOUTCFG_CLKOUT_ACT_Pos   (9UL)                     /*!< CLKOUT_ACT (Bit 9)                                    */
#define SYSCON_CLKOUTCFG_CLKOUT_ACT_Msk   (0x200UL)                 /*!< CLKOUT_ACT (Bitfield-Mask: 0x01)                      */


/* =========================================================================================================================== */
/* ================                                         LPC_EMAC                                          ================ */
/* =========================================================================================================================== */

/* =========================================================  MAC1  ========================================================== */
#define EMAC_MAC1_RXENABLE_Pos            (0UL)                     /*!< RXENABLE (Bit 0)                                      */
#define EMAC_MAC1_RXENABLE_Msk            (0x1UL)                   /*!< RXENABLE (Bitfield-Mask: 0x01)                        */
#define EMAC_MAC1_PARF_Pos                (1UL)                     /*!< PARF (Bit 1)                                          */
#define EMAC_MAC1_PARF_Msk                (0x2UL)                   /*!< PARF (Bitfield-Mask: 0x01)                            */
#define EMAC_MAC1_RXFLOWCTRL_Pos          (2UL)                     /*!< RXFLOWCTRL (Bit 2)                                    */
#define EMAC_MAC1_RXFLOWCTRL_Msk          (0x4UL)                   /*!< RXFLOWCTRL (Bitfield-Mask: 0x01)                      */
#define EMAC_MAC1_TXFLOWCTRL_Pos          (3UL)                     /*!< TXFLOWCTRL (Bit 3)                                    */
#define EMAC_MAC1_TXFLOWCTRL_Msk          (0x8UL)                   /*!< TXFLOWCTRL (Bitfield-Mask: 0x01)                      */
#define EMAC_MAC1_LOOPBACK_Pos            (4UL)                     /*!< LOOPBACK (Bit 4)                                      */
#define EMAC_MAC1_LOOPBACK_Msk            (0x10UL)                  /*!< LOOPBACK (Bitfield-Mask: 0x01)                        */
#define EMAC_MAC1_RESETTX_Pos             (8UL)                     /*!< RESETTX (Bit 8)                                       */
#define EMAC_MAC1_RESETTX_Msk             (0x100UL)                 /*!< RESETTX (Bitfield-Mask: 0x01)                         */
#define EMAC_MAC1_RESETMCSTX_Pos          (9UL)                     /*!< RESETMCSTX (Bit 9)                                    */
#define EMAC_MAC1_RESETMCSTX_Msk          (0x200UL)                 /*!< RESETMCSTX (Bitfield-Mask: 0x01)                      */
#define EMAC_MAC1_RESETRX_Pos             (10UL)                    /*!< RESETRX (Bit 10)                                      */
#define EMAC_MAC1_RESETRX_Msk             (0x400UL)                 /*!< RESETRX (Bitfield-Mask: 0x01)                         */
#define EMAC_MAC1_RESETMCSRX_Pos          (11UL)                    /*!< RESETMCSRX (Bit 11)                                   */
#define EMAC_MAC1_RESETMCSRX_Msk          (0x800UL)                 /*!< RESETMCSRX (Bitfield-Mask: 0x01)                      */
#define EMAC_MAC1_SIMRESET_Pos            (14UL)                    /*!< SIMRESET (Bit 14)                                     */
#define EMAC_MAC1_SIMRESET_Msk            (0x4000UL)                /*!< SIMRESET (Bitfield-Mask: 0x01)                        */
#define EMAC_MAC1_SOFTRESET_Pos           (15UL)                    /*!< SOFTRESET (Bit 15)                                    */
#define EMAC_MAC1_SOFTRESET_Msk           (0x8000UL)                /*!< SOFTRESET (Bitfield-Mask: 0x01)                       */
/* =========================================================  MAC2  ========================================================== */
#define EMAC_MAC2_FULLDUPLEX_Pos          (0UL)                     /*!< FULLDUPLEX (Bit 0)                                    */
#define EMAC_MAC2_FULLDUPLEX_Msk          (0x1UL)                   /*!< FULLDUPLEX (Bitfield-Mask: 0x01)                      */
#define EMAC_MAC2_FLC_Pos                 (1UL)                     /*!< FLC (Bit 1)                                           */
#define EMAC_MAC2_FLC_Msk                 (0x2UL)                   /*!< FLC (Bitfield-Mask: 0x01)                             */
#define EMAC_MAC2_HFEN_Pos                (2UL)                     /*!< HFEN (Bit 2)                                          */
#define EMAC_MAC2_HFEN_Msk                (0x4UL)                   /*!< HFEN (Bitfield-Mask: 0x01)                            */
#define EMAC_MAC2_DELAYEDCRC_Pos          (3UL)                     /*!< DELAYEDCRC (Bit 3)                                    */
#define EMAC_MAC2_DELAYEDCRC_Msk          (0x8UL)                   /*!< DELAYEDCRC (Bitfield-Mask: 0x01)                      */
#define EMAC_MAC2_CRCEN_Pos               (4UL)                     /*!< CRCEN (Bit 4)                                         */
#define EMAC_MAC2_CRCEN_Msk               (0x10UL)                  /*!< CRCEN (Bitfield-Mask: 0x01)                           */
#define EMAC_MAC2_PADCRCEN_Pos            (5UL)                     /*!< PADCRCEN (Bit 5)                                      */
#define EMAC_MAC2_PADCRCEN_Msk            (0x20UL)                  /*!< PADCRCEN (Bitfield-Mask: 0x01)                        */
#define EMAC_MAC2_VLANPADEN_Pos           (6UL)                     /*!< VLANPADEN (Bit 6)                                     */
#define EMAC_MAC2_VLANPADEN_Msk           (0x40UL)                  /*!< VLANPADEN (Bitfield-Mask: 0x01)                       */
#define EMAC_MAC2_AUTODETPADEN_Pos        (7UL)                     /*!< AUTODETPADEN (Bit 7)                                  */
#define EMAC_MAC2_AUTODETPADEN_Msk        (0x80UL)                  /*!< AUTODETPADEN (Bitfield-Mask: 0x01)                    */
#define EMAC_MAC2_PPENF_Pos               (8UL)                     /*!< PPENF (Bit 8)                                         */
#define EMAC_MAC2_PPENF_Msk               (0x100UL)                 /*!< PPENF (Bitfield-Mask: 0x01)                           */
#define EMAC_MAC2_LPENF_Pos               (9UL)                     /*!< LPENF (Bit 9)                                         */
#define EMAC_MAC2_LPENF_Msk               (0x200UL)                 /*!< LPENF (Bitfield-Mask: 0x01)                           */
#define EMAC_MAC2_NOBACKOFF_Pos           (12UL)                    /*!< NOBACKOFF (Bit 12)                                    */
#define EMAC_MAC2_NOBACKOFF_Msk           (0x1000UL)                /*!< NOBACKOFF (Bitfield-Mask: 0x01)                       */
#define EMAC_MAC2_BP_NOBACKOFF_Pos        (13UL)                    /*!< BP_NOBACKOFF (Bit 13)                                 */
#define EMAC_MAC2_BP_NOBACKOFF_Msk        (0x2000UL)                /*!< BP_NOBACKOFF (Bitfield-Mask: 0x01)                    */
#define EMAC_MAC2_EXCESSDEFER_Pos         (14UL)                    /*!< EXCESSDEFER (Bit 14)                                  */
#define EMAC_MAC2_EXCESSDEFER_Msk         (0x4000UL)                /*!< EXCESSDEFER (Bitfield-Mask: 0x01)                     */
/* =========================================================  IPGT  ========================================================== */
#define EMAC_IPGT_BTOBINTEGAP_Pos         (0UL)                     /*!< BTOBINTEGAP (Bit 0)                                   */
#define EMAC_IPGT_BTOBINTEGAP_Msk         (0x7fUL)                  /*!< BTOBINTEGAP (Bitfield-Mask: 0x7f)                     */
/* =========================================================  IPGR  ========================================================== */
#define EMAC_IPGR_NBTOBINTEGAP2_Pos       (0UL)                     /*!< NBTOBINTEGAP2 (Bit 0)                                 */
#define EMAC_IPGR_NBTOBINTEGAP2_Msk       (0x7fUL)                  /*!< NBTOBINTEGAP2 (Bitfield-Mask: 0x7f)                   */
#define EMAC_IPGR_NBTOBINTEGAP1_Pos       (8UL)                     /*!< NBTOBINTEGAP1 (Bit 8)                                 */
#define EMAC_IPGR_NBTOBINTEGAP1_Msk       (0x7f00UL)                /*!< NBTOBINTEGAP1 (Bitfield-Mask: 0x7f)                   */
/* =========================================================  CLRT  ========================================================== */
#define EMAC_CLRT_RETRANSMAX_Pos          (0UL)                     /*!< RETRANSMAX (Bit 0)                                    */
#define EMAC_CLRT_RETRANSMAX_Msk          (0xfUL)                   /*!< RETRANSMAX (Bitfield-Mask: 0x0f)                      */
#define EMAC_CLRT_COLLWIN_Pos             (8UL)                     /*!< COLLWIN (Bit 8)                                       */
#define EMAC_CLRT_COLLWIN_Msk             (0x3f00UL)                /*!< COLLWIN (Bitfield-Mask: 0x3f)                         */
/* =========================================================  MAXF  ========================================================== */
#define EMAC_MAXF_MAXFLEN_Pos             (0UL)                     /*!< MAXFLEN (Bit 0)                                       */
#define EMAC_MAXF_MAXFLEN_Msk             (0xffffUL)                /*!< MAXFLEN (Bitfield-Mask: 0xffff)                       */
/* =========================================================  SUPP  ========================================================== */
#define EMAC_SUPP_SPEED_Pos               (8UL)                     /*!< SPEED (Bit 8)                                         */
#define EMAC_SUPP_SPEED_Msk               (0x100UL)                 /*!< SPEED (Bitfield-Mask: 0x01)                           */
/* =========================================================  TEST  ========================================================== */
#define EMAC_TEST_SCPQ_Pos                (0UL)                     /*!< SCPQ (Bit 0)                                          */
#define EMAC_TEST_SCPQ_Msk                (0x1UL)                   /*!< SCPQ (Bitfield-Mask: 0x01)                            */
#define EMAC_TEST_TESTPAUSE_Pos           (1UL)                     /*!< TESTPAUSE (Bit 1)                                     */
#define EMAC_TEST_TESTPAUSE_Msk           (0x2UL)                   /*!< TESTPAUSE (Bitfield-Mask: 0x01)                       */
#define EMAC_TEST_TESTBP_Pos              (2UL)                     /*!< TESTBP (Bit 2)                                        */
#define EMAC_TEST_TESTBP_Msk              (0x4UL)                   /*!< TESTBP (Bitfield-Mask: 0x01)                          */
/* =========================================================  MCFG  ========================================================== */
#define EMAC_MCFG_SCANINC_Pos             (0UL)                     /*!< SCANINC (Bit 0)                                       */
#define EMAC_MCFG_SCANINC_Msk             (0x1UL)                   /*!< SCANINC (Bitfield-Mask: 0x01)                         */
#define EMAC_MCFG_SUPPPREAMBLE_Pos        (1UL)                     /*!< SUPPPREAMBLE (Bit 1)                                  */
#define EMAC_MCFG_SUPPPREAMBLE_Msk        (0x2UL)                   /*!< SUPPPREAMBLE (Bitfield-Mask: 0x01)                    */
#define EMAC_MCFG_CLOCKSEL_Pos            (2UL)                     /*!< CLOCKSEL (Bit 2)                                      */
#define EMAC_MCFG_CLOCKSEL_Msk            (0x3cUL)                  /*!< CLOCKSEL (Bitfield-Mask: 0x0f)                        */
#define EMAC_MCFG_RESETMIIMGMT_Pos        (15UL)                    /*!< RESETMIIMGMT (Bit 15)                                 */
#define EMAC_MCFG_RESETMIIMGMT_Msk        (0x8000UL)                /*!< RESETMIIMGMT (Bitfield-Mask: 0x01)                    */
/* =========================================================  MCMD  ========================================================== */
#define EMAC_MCMD_READ_Pos                (0UL)                     /*!< READ (Bit 0)                                          */
#define EMAC_MCMD_READ_Msk                (0x1UL)                   /*!< READ (Bitfield-Mask: 0x01)                            */
#define EMAC_MCMD_SCAN_Pos                (1UL)                     /*!< SCAN (Bit 1)                                          */
#define EMAC_MCMD_SCAN_Msk                (0x2UL)                   /*!< SCAN (Bitfield-Mask: 0x01)                            */
/* =========================================================  MADR  ========================================================== */
#define EMAC_MADR_REGADDR_Pos             (0UL)                     /*!< REGADDR (Bit 0)                                       */
#define EMAC_MADR_REGADDR_Msk             (0x1fUL)                  /*!< REGADDR (Bitfield-Mask: 0x1f)                         */
#define EMAC_MADR_PHYADDR_Pos             (8UL)                     /*!< PHYADDR (Bit 8)                                       */
#define EMAC_MADR_PHYADDR_Msk             (0x1f00UL)                /*!< PHYADDR (Bitfield-Mask: 0x1f)                         */
/* =========================================================  MWTD  ========================================================== */
#define EMAC_MWTD_WRITEDATA_Pos           (0UL)                     /*!< WRITEDATA (Bit 0)                                     */
#define EMAC_MWTD_WRITEDATA_Msk           (0xffffUL)                /*!< WRITEDATA (Bitfield-Mask: 0xffff)                     */
/* =========================================================  MRDD  ========================================================== */
#define EMAC_MRDD_READDATA_Pos            (0UL)                     /*!< READDATA (Bit 0)                                      */
#define EMAC_MRDD_READDATA_Msk            (0xffffUL)                /*!< READDATA (Bitfield-Mask: 0xffff)                      */
/* =========================================================  MIND  ========================================================== */
#define EMAC_MIND_BUSY_Pos                (0UL)                     /*!< BUSY (Bit 0)                                          */
#define EMAC_MIND_BUSY_Msk                (0x1UL)                   /*!< BUSY (Bitfield-Mask: 0x01)                            */
#define EMAC_MIND_SCANNING_Pos            (1UL)                     /*!< SCANNING (Bit 1)                                      */
#define EMAC_MIND_SCANNING_Msk            (0x2UL)                   /*!< SCANNING (Bitfield-Mask: 0x01)                        */
#define EMAC_MIND_NOTVALID_Pos            (2UL)                     /*!< NOTVALID (Bit 2)                                      */
#define EMAC_MIND_NOTVALID_Msk            (0x4UL)                   /*!< NOTVALID (Bitfield-Mask: 0x01)                        */
#define EMAC_MIND_MIILINKFAIL_Pos         (3UL)                     /*!< MIILINKFAIL (Bit 3)                                   */
#define EMAC_MIND_MIILINKFAIL_Msk         (0x8UL)                   /*!< MIILINKFAIL (Bitfield-Mask: 0x01)                     */
/* ==========================================================  SA0  ========================================================== */
#define EMAC_SA0_SADDR2_Pos               (0UL)                     /*!< SADDR2 (Bit 0)                                        */
#define EMAC_SA0_SADDR2_Msk               (0xffUL)                  /*!< SADDR2 (Bitfield-Mask: 0xff)                          */
#define EMAC_SA0_SADDR1_Pos               (8UL)                     /*!< SADDR1 (Bit 8)                                        */
#define EMAC_SA0_SADDR1_Msk               (0xff00UL)                /*!< SADDR1 (Bitfield-Mask: 0xff)                          */
/* ==========================================================  SA1  ========================================================== */
#define EMAC_SA1_SADDR4_Pos               (0UL)                     /*!< SADDR4 (Bit 0)                                        */
#define EMAC_SA1_SADDR4_Msk               (0xffUL)                  /*!< SADDR4 (Bitfield-Mask: 0xff)                          */
#define EMAC_SA1_SADDR3_Pos               (8UL)                     /*!< SADDR3 (Bit 8)                                        */
#define EMAC_SA1_SADDR3_Msk               (0xff00UL)                /*!< SADDR3 (Bitfield-Mask: 0xff)                          */
/* ==========================================================  SA2  ========================================================== */
#define EMAC_SA2_SADDR6_Pos               (0UL)                     /*!< SADDR6 (Bit 0)                                        */
#define EMAC_SA2_SADDR6_Msk               (0xffUL)                  /*!< SADDR6 (Bitfield-Mask: 0xff)                          */
#define EMAC_SA2_SADDR5_Pos               (8UL)                     /*!< SADDR5 (Bit 8)                                        */
#define EMAC_SA2_SADDR5_Msk               (0xff00UL)                /*!< SADDR5 (Bitfield-Mask: 0xff)                          */
/* ========================================================  COMMAND  ======================================================== */
#define EMAC_COMMAND_RXENABLE_Pos         (0UL)                     /*!< RXENABLE (Bit 0)                                      */
#define EMAC_COMMAND_RXENABLE_Msk         (0x1UL)                   /*!< RXENABLE (Bitfield-Mask: 0x01)                        */
#define EMAC_COMMAND_TXENABLE_Pos         (1UL)                     /*!< TXENABLE (Bit 1)                                      */
#define EMAC_COMMAND_TXENABLE_Msk         (0x2UL)                   /*!< TXENABLE (Bitfield-Mask: 0x01)                        */
#define EMAC_COMMAND_REGRESET_Pos         (3UL)                     /*!< REGRESET (Bit 3)                                      */
#define EMAC_COMMAND_REGRESET_Msk         (0x8UL)                   /*!< REGRESET (Bitfield-Mask: 0x01)                        */
#define EMAC_COMMAND_TXRESET_Pos          (4UL)                     /*!< TXRESET (Bit 4)                                       */
#define EMAC_COMMAND_TXRESET_Msk          (0x10UL)                  /*!< TXRESET (Bitfield-Mask: 0x01)                         */
#define EMAC_COMMAND_RXRESET_Pos          (5UL)                     /*!< RXRESET (Bit 5)                                       */
#define EMAC_COMMAND_RXRESET_Msk          (0x20UL)                  /*!< RXRESET (Bitfield-Mask: 0x01)                         */
#define EMAC_COMMAND_PASSRUNTFRAME_Pos    (6UL)                     /*!< PASSRUNTFRAME (Bit 6)                                 */
#define EMAC_COMMAND_PASSRUNTFRAME_Msk    (0x40UL)                  /*!< PASSRUNTFRAME (Bitfield-Mask: 0x01)                   */
#define EMAC_COMMAND_PASSRXFILTER_Pos     (7UL)                     /*!< PASSRXFILTER (Bit 7)                                  */
#define EMAC_COMMAND_PASSRXFILTER_Msk     (0x80UL)                  /*!< PASSRXFILTER (Bitfield-Mask: 0x01)                    */
#define EMAC_COMMAND_TXFLOWCONTROL_Pos    (8UL)                     /*!< TXFLOWCONTROL (Bit 8)                                 */
#define EMAC_COMMAND_TXFLOWCONTROL_Msk    (0x100UL)                 /*!< TXFLOWCONTROL (Bitfield-Mask: 0x01)                   */
#define EMAC_COMMAND_RMII_Pos             (9UL)                     /*!< RMII (Bit 9)                                          */
#define EMAC_COMMAND_RMII_Msk             (0x200UL)                 /*!< RMII (Bitfield-Mask: 0x01)                            */
#define EMAC_COMMAND_FULLDUPLEX_Pos       (10UL)                    /*!< FULLDUPLEX (Bit 10)                                   */
#define EMAC_COMMAND_FULLDUPLEX_Msk       (0x400UL)                 /*!< FULLDUPLEX (Bitfield-Mask: 0x01)                      */
/* ========================================================  STATUS  ========================================================= */
#define EMAC_STATUS_RXSTATUS_Pos          (0UL)                     /*!< RXSTATUS (Bit 0)                                      */
#define EMAC_STATUS_RXSTATUS_Msk          (0x1UL)                   /*!< RXSTATUS (Bitfield-Mask: 0x01)                        */
#define EMAC_STATUS_TXSTATUS_Pos          (1UL)                     /*!< TXSTATUS (Bit 1)                                      */
#define EMAC_STATUS_TXSTATUS_Msk          (0x2UL)                   /*!< TXSTATUS (Bitfield-Mask: 0x01)                        */
/* =====================================================  RXDESCRIPTOR  ====================================================== */
#define EMAC_RXDESCRIPTOR_RXDESCRIPTOR_Pos (2UL)                    /*!< RXDESCRIPTOR (Bit 2)                                  */
#define EMAC_RXDESCRIPTOR_RXDESCRIPTOR_Msk (0xfffffffcUL)           /*!< RXDESCRIPTOR (Bitfield-Mask: 0x3fffffff)              */
/* =======================================================  RXSTATUS  ======================================================== */
#define EMAC_RXSTATUS_RXSTATUS_Pos        (3UL)                     /*!< RXSTATUS (Bit 3)                                      */
#define EMAC_RXSTATUS_RXSTATUS_Msk        (0xfffffff8UL)            /*!< RXSTATUS (Bitfield-Mask: 0x1fffffff)                  */
/* ==================================================  RXDESCRIPTORNUMBER  =================================================== */
#define EMAC_RXDESCRIPTORNUMBER_RXDESCRIPTORN_Pos (0UL)             /*!< RXDESCRIPTORN (Bit 0)                                 */
#define EMAC_RXDESCRIPTORNUMBER_RXDESCRIPTORN_Msk (0xffffUL)        /*!< RXDESCRIPTORN (Bitfield-Mask: 0xffff)                 */
/* ====================================================  RXPRODUCEINDEX  ===================================================== */
#define EMAC_RXPRODUCEINDEX_RXPRODUCEIX_Pos (0UL)                   /*!< RXPRODUCEIX (Bit 0)                                   */
#define EMAC_RXPRODUCEINDEX_RXPRODUCEIX_Msk (0xffffUL)              /*!< RXPRODUCEIX (Bitfield-Mask: 0xffff)                   */
/* ====================================================  RXCONSUMEINDEX  ===================================================== */
#define EMAC_RXCONSUMEINDEX_RXCONSUMEIX_Pos (0UL)                   /*!< RXCONSUMEIX (Bit 0)                                   */
#define EMAC_RXCONSUMEINDEX_RXCONSUMEIX_Msk (0xffffUL)              /*!< RXCONSUMEIX (Bitfield-Mask: 0xffff)                   */
/* =====================================================  TXDESCRIPTOR  ====================================================== */
#define EMAC_TXDESCRIPTOR_TXD_Pos         (2UL)                     /*!< TXD (Bit 2)                                           */
#define EMAC_TXDESCRIPTOR_TXD_Msk         (0xfffffffcUL)            /*!< TXD (Bitfield-Mask: 0x3fffffff)                       */
/* =======================================================  TXSTATUS  ======================================================== */
#define EMAC_TXSTATUS_TXSTAT_Pos          (2UL)                     /*!< TXSTAT (Bit 2)                                        */
#define EMAC_TXSTATUS_TXSTAT_Msk          (0xfffffffcUL)            /*!< TXSTAT (Bitfield-Mask: 0x3fffffff)                    */
/* ==================================================  TXDESCRIPTORNUMBER  =================================================== */
#define EMAC_TXDESCRIPTORNUMBER_TXDN_Pos  (0UL)                     /*!< TXDN (Bit 0)                                          */
#define EMAC_TXDESCRIPTORNUMBER_TXDN_Msk  (0xffffUL)                /*!< TXDN (Bitfield-Mask: 0xffff)                          */
/* ====================================================  TXPRODUCEINDEX  ===================================================== */
#define EMAC_TXPRODUCEINDEX_TXPI_Pos      (0UL)                     /*!< TXPI (Bit 0)                                          */
#define EMAC_TXPRODUCEINDEX_TXPI_Msk      (0xffffUL)                /*!< TXPI (Bitfield-Mask: 0xffff)                          */
/* ====================================================  TXCONSUMEINDEX  ===================================================== */
#define EMAC_TXCONSUMEINDEX_TXCI_Pos      (0UL)                     /*!< TXCI (Bit 0)                                          */
#define EMAC_TXCONSUMEINDEX_TXCI_Msk      (0xffffUL)                /*!< TXCI (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TSV0  ========================================================== */
#define EMAC_TSV0_CRCERR_Pos              (0UL)                     /*!< CRCERR (Bit 0)                                        */
#define EMAC_TSV0_CRCERR_Msk              (0x1UL)                   /*!< CRCERR (Bitfield-Mask: 0x01)                          */
#define EMAC_TSV0_LCE_Pos                 (1UL)                     /*!< LCE (Bit 1)                                           */
#define EMAC_TSV0_LCE_Msk                 (0x2UL)                   /*!< LCE (Bitfield-Mask: 0x01)                             */
#define EMAC_TSV0_LOR_Pos                 (2UL)                     /*!< LOR (Bit 2)                                           */
#define EMAC_TSV0_LOR_Msk                 (0x4UL)                   /*!< LOR (Bitfield-Mask: 0x01)                             */
#define EMAC_TSV0_DONE_Pos                (3UL)                     /*!< DONE (Bit 3)                                          */
#define EMAC_TSV0_DONE_Msk                (0x8UL)                   /*!< DONE (Bitfield-Mask: 0x01)                            */
#define EMAC_TSV0_MULTICAST_Pos           (4UL)                     /*!< MULTICAST (Bit 4)                                     */
#define EMAC_TSV0_MULTICAST_Msk           (0x10UL)                  /*!< MULTICAST (Bitfield-Mask: 0x01)                       */
#define EMAC_TSV0_BROADCAST_Pos           (5UL)                     /*!< BROADCAST (Bit 5)                                     */
#define EMAC_TSV0_BROADCAST_Msk           (0x20UL)                  /*!< BROADCAST (Bitfield-Mask: 0x01)                       */
#define EMAC_TSV0_PACKETDEFER_Pos         (6UL)                     /*!< PACKETDEFER (Bit 6)                                   */
#define EMAC_TSV0_PACKETDEFER_Msk         (0x40UL)                  /*!< PACKETDEFER (Bitfield-Mask: 0x01)                     */
#define EMAC_TSV0_EXDF_Pos                (7UL)                     /*!< EXDF (Bit 7)                                          */
#define EMAC_TSV0_EXDF_Msk                (0x80UL)                  /*!< EXDF (Bitfield-Mask: 0x01)                            */
#define EMAC_TSV0_EXCOL_Pos               (8UL)                     /*!< EXCOL (Bit 8)                                         */
#define EMAC_TSV0_EXCOL_Msk               (0x100UL)                 /*!< EXCOL (Bitfield-Mask: 0x01)                           */
#define EMAC_TSV0_LCOL_Pos                (9UL)                     /*!< LCOL (Bit 9)                                          */
#define EMAC_TSV0_LCOL_Msk                (0x200UL)                 /*!< LCOL (Bitfield-Mask: 0x01)                            */
#define EMAC_TSV0_GIANT_Pos               (10UL)                    /*!< GIANT (Bit 10)                                        */
#define EMAC_TSV0_GIANT_Msk               (0x400UL)                 /*!< GIANT (Bitfield-Mask: 0x01)                           */
#define EMAC_TSV0_UNDERRUN_Pos            (11UL)                    /*!< UNDERRUN (Bit 11)                                     */
#define EMAC_TSV0_UNDERRUN_Msk            (0x800UL)                 /*!< UNDERRUN (Bitfield-Mask: 0x01)                        */
#define EMAC_TSV0_TOTALBYTES_Pos          (12UL)                    /*!< TOTALBYTES (Bit 12)                                   */
#define EMAC_TSV0_TOTALBYTES_Msk          (0xffff000UL)             /*!< TOTALBYTES (Bitfield-Mask: 0xffff)                    */
#define EMAC_TSV0_CONTROLFRAME_Pos        (28UL)                    /*!< CONTROLFRAME (Bit 28)                                 */
#define EMAC_TSV0_CONTROLFRAME_Msk        (0x10000000UL)            /*!< CONTROLFRAME (Bitfield-Mask: 0x01)                    */
#define EMAC_TSV0_PAUSE_Pos               (29UL)                    /*!< PAUSE (Bit 29)                                        */
#define EMAC_TSV0_PAUSE_Msk               (0x20000000UL)            /*!< PAUSE (Bitfield-Mask: 0x01)                           */
#define EMAC_TSV0_BACKPRESSURE_Pos        (30UL)                    /*!< BACKPRESSURE (Bit 30)                                 */
#define EMAC_TSV0_BACKPRESSURE_Msk        (0x40000000UL)            /*!< BACKPRESSURE (Bitfield-Mask: 0x01)                    */
#define EMAC_TSV0_VLAN_Pos                (31UL)                    /*!< VLAN (Bit 31)                                         */
#define EMAC_TSV0_VLAN_Msk                (0x80000000UL)            /*!< VLAN (Bitfield-Mask: 0x01)                            */
/* =========================================================  TSV1  ========================================================== */
#define EMAC_TSV1_TBC_Pos                 (0UL)                     /*!< TBC (Bit 0)                                           */
#define EMAC_TSV1_TBC_Msk                 (0xffffUL)                /*!< TBC (Bitfield-Mask: 0xffff)                           */
#define EMAC_TSV1_TCC_Pos                 (16UL)                    /*!< TCC (Bit 16)                                          */
#define EMAC_TSV1_TCC_Msk                 (0xf0000UL)               /*!< TCC (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  RSV  ========================================================== */
#define EMAC_RSV_RBC_Pos                  (0UL)                     /*!< RBC (Bit 0)                                           */
#define EMAC_RSV_RBC_Msk                  (0xffffUL)                /*!< RBC (Bitfield-Mask: 0xffff)                           */
#define EMAC_RSV_PPI_Pos                  (16UL)                    /*!< PPI (Bit 16)                                          */
#define EMAC_RSV_PPI_Msk                  (0x10000UL)               /*!< PPI (Bitfield-Mask: 0x01)                             */
#define EMAC_RSV_RXDVSEEN_Pos             (17UL)                    /*!< RXDVSEEN (Bit 17)                                     */
#define EMAC_RSV_RXDVSEEN_Msk             (0x20000UL)               /*!< RXDVSEEN (Bitfield-Mask: 0x01)                        */
#define EMAC_RSV_CESEEN_Pos               (18UL)                    /*!< CESEEN (Bit 18)                                       */
#define EMAC_RSV_CESEEN_Msk               (0x40000UL)               /*!< CESEEN (Bitfield-Mask: 0x01)                          */
#define EMAC_RSV_RCV_Pos                  (19UL)                    /*!< RCV (Bit 19)                                          */
#define EMAC_RSV_RCV_Msk                  (0x80000UL)               /*!< RCV (Bitfield-Mask: 0x01)                             */
#define EMAC_RSV_CRCERR_Pos               (20UL)                    /*!< CRCERR (Bit 20)                                       */
#define EMAC_RSV_CRCERR_Msk               (0x100000UL)              /*!< CRCERR (Bitfield-Mask: 0x01)                          */
#define EMAC_RSV_LCERR_Pos                (21UL)                    /*!< LCERR (Bit 21)                                        */
#define EMAC_RSV_LCERR_Msk                (0x200000UL)              /*!< LCERR (Bitfield-Mask: 0x01)                           */
#define EMAC_RSV_LOR_Pos                  (22UL)                    /*!< LOR (Bit 22)                                          */
#define EMAC_RSV_LOR_Msk                  (0x400000UL)              /*!< LOR (Bitfield-Mask: 0x01)                             */
#define EMAC_RSV_ROK_Pos                  (23UL)                    /*!< ROK (Bit 23)                                          */
#define EMAC_RSV_ROK_Msk                  (0x800000UL)              /*!< ROK (Bitfield-Mask: 0x01)                             */
#define EMAC_RSV_MULTICAST_Pos            (24UL)                    /*!< MULTICAST (Bit 24)                                    */
#define EMAC_RSV_MULTICAST_Msk            (0x1000000UL)             /*!< MULTICAST (Bitfield-Mask: 0x01)                       */
#define EMAC_RSV_BROADCAST_Pos            (25UL)                    /*!< BROADCAST (Bit 25)                                    */
#define EMAC_RSV_BROADCAST_Msk            (0x2000000UL)             /*!< BROADCAST (Bitfield-Mask: 0x01)                       */
#define EMAC_RSV_DRIBBLENIBBLE_Pos        (26UL)                    /*!< DRIBBLENIBBLE (Bit 26)                                */
#define EMAC_RSV_DRIBBLENIBBLE_Msk        (0x4000000UL)             /*!< DRIBBLENIBBLE (Bitfield-Mask: 0x01)                   */
#define EMAC_RSV_CONTROLFRAME_Pos         (27UL)                    /*!< CONTROLFRAME (Bit 27)                                 */
#define EMAC_RSV_CONTROLFRAME_Msk         (0x8000000UL)             /*!< CONTROLFRAME (Bitfield-Mask: 0x01)                    */
#define EMAC_RSV_PAUSE_Pos                (28UL)                    /*!< PAUSE (Bit 28)                                        */
#define EMAC_RSV_PAUSE_Msk                (0x10000000UL)            /*!< PAUSE (Bitfield-Mask: 0x01)                           */
#define EMAC_RSV_UO_Pos                   (29UL)                    /*!< UO (Bit 29)                                           */
#define EMAC_RSV_UO_Msk                   (0x20000000UL)            /*!< UO (Bitfield-Mask: 0x01)                              */
#define EMAC_RSV_VLAN_Pos                 (30UL)                    /*!< VLAN (Bit 30)                                         */
#define EMAC_RSV_VLAN_Msk                 (0x40000000UL)            /*!< VLAN (Bitfield-Mask: 0x01)                            */
/* ==================================================  FLOWCONTROLCOUNTER  =================================================== */
#define EMAC_FLOWCONTROLCOUNTER_MC_Pos    (0UL)                     /*!< MC (Bit 0)                                            */
#define EMAC_FLOWCONTROLCOUNTER_MC_Msk    (0xffffUL)                /*!< MC (Bitfield-Mask: 0xffff)                            */
#define EMAC_FLOWCONTROLCOUNTER_PT_Pos    (16UL)                    /*!< PT (Bit 16)                                           */
#define EMAC_FLOWCONTROLCOUNTER_PT_Msk    (0xffff0000UL)            /*!< PT (Bitfield-Mask: 0xffff)                            */
/* ===================================================  FLOWCONTROLSTATUS  =================================================== */
#define EMAC_FLOWCONTROLSTATUS_MCC_Pos    (0UL)                     /*!< MCC (Bit 0)                                           */
#define EMAC_FLOWCONTROLSTATUS_MCC_Msk    (0xffffUL)                /*!< MCC (Bitfield-Mask: 0xffff)                           */
/* =====================================================  RXFILTERCTRL  ====================================================== */
#define EMAC_RXFILTERCTRL_AUE_Pos         (0UL)                     /*!< AUE (Bit 0)                                           */
#define EMAC_RXFILTERCTRL_AUE_Msk         (0x1UL)                   /*!< AUE (Bitfield-Mask: 0x01)                             */
#define EMAC_RXFILTERCTRL_ABE_Pos         (1UL)                     /*!< ABE (Bit 1)                                           */
#define EMAC_RXFILTERCTRL_ABE_Msk         (0x2UL)                   /*!< ABE (Bitfield-Mask: 0x01)                             */
#define EMAC_RXFILTERCTRL_AME_Pos         (2UL)                     /*!< AME (Bit 2)                                           */
#define EMAC_RXFILTERCTRL_AME_Msk         (0x4UL)                   /*!< AME (Bitfield-Mask: 0x01)                             */
#define EMAC_RXFILTERCTRL_AUHE_Pos        (3UL)                     /*!< AUHE (Bit 3)                                          */
#define EMAC_RXFILTERCTRL_AUHE_Msk        (0x8UL)                   /*!< AUHE (Bitfield-Mask: 0x01)                            */
#define EMAC_RXFILTERCTRL_AMHE_Pos        (4UL)                     /*!< AMHE (Bit 4)                                          */
#define EMAC_RXFILTERCTRL_AMHE_Msk        (0x10UL)                  /*!< AMHE (Bitfield-Mask: 0x01)                            */
#define EMAC_RXFILTERCTRL_APE_Pos         (5UL)                     /*!< APE (Bit 5)                                           */
#define EMAC_RXFILTERCTRL_APE_Msk         (0x20UL)                  /*!< APE (Bitfield-Mask: 0x01)                             */
#define EMAC_RXFILTERCTRL_MPEW_Pos        (12UL)                    /*!< MPEW (Bit 12)                                         */
#define EMAC_RXFILTERCTRL_MPEW_Msk        (0x1000UL)                /*!< MPEW (Bitfield-Mask: 0x01)                            */
#define EMAC_RXFILTERCTRL_RFEW_Pos        (13UL)                    /*!< RFEW (Bit 13)                                         */
#define EMAC_RXFILTERCTRL_RFEW_Msk        (0x2000UL)                /*!< RFEW (Bitfield-Mask: 0x01)                            */
/* ===================================================  RXFILTERWOLSTATUS  =================================================== */
#define EMAC_RXFILTERWOLSTATUS_AUW_Pos    (0UL)                     /*!< AUW (Bit 0)                                           */
#define EMAC_RXFILTERWOLSTATUS_AUW_Msk    (0x1UL)                   /*!< AUW (Bitfield-Mask: 0x01)                             */
#define EMAC_RXFILTERWOLSTATUS_ABW_Pos    (1UL)                     /*!< ABW (Bit 1)                                           */
#define EMAC_RXFILTERWOLSTATUS_ABW_Msk    (0x2UL)                   /*!< ABW (Bitfield-Mask: 0x01)                             */
#define EMAC_RXFILTERWOLSTATUS_AMW_Pos    (2UL)                     /*!< AMW (Bit 2)                                           */
#define EMAC_RXFILTERWOLSTATUS_AMW_Msk    (0x4UL)                   /*!< AMW (Bitfield-Mask: 0x01)                             */
#define EMAC_RXFILTERWOLSTATUS_AUHW_Pos   (3UL)                     /*!< AUHW (Bit 3)                                          */
#define EMAC_RXFILTERWOLSTATUS_AUHW_Msk   (0x8UL)                   /*!< AUHW (Bitfield-Mask: 0x01)                            */
#define EMAC_RXFILTERWOLSTATUS_AMHW_Pos   (4UL)                     /*!< AMHW (Bit 4)                                          */
#define EMAC_RXFILTERWOLSTATUS_AMHW_Msk   (0x10UL)                  /*!< AMHW (Bitfield-Mask: 0x01)                            */
#define EMAC_RXFILTERWOLSTATUS_APW_Pos    (5UL)                     /*!< APW (Bit 5)                                           */
#define EMAC_RXFILTERWOLSTATUS_APW_Msk    (0x20UL)                  /*!< APW (Bitfield-Mask: 0x01)                             */
#define EMAC_RXFILTERWOLSTATUS_RFW_Pos    (7UL)                     /*!< RFW (Bit 7)                                           */
#define EMAC_RXFILTERWOLSTATUS_RFW_Msk    (0x80UL)                  /*!< RFW (Bitfield-Mask: 0x01)                             */
#define EMAC_RXFILTERWOLSTATUS_MPW_Pos    (8UL)                     /*!< MPW (Bit 8)                                           */
#define EMAC_RXFILTERWOLSTATUS_MPW_Msk    (0x100UL)                 /*!< MPW (Bitfield-Mask: 0x01)                             */
/* ===================================================  RXFILTERWOLCLEAR  ==================================================== */
#define EMAC_RXFILTERWOLCLEAR_AUWCLR_Pos  (0UL)                     /*!< AUWCLR (Bit 0)                                        */
#define EMAC_RXFILTERWOLCLEAR_AUWCLR_Msk  (0x1UL)                   /*!< AUWCLR (Bitfield-Mask: 0x01)                          */
#define EMAC_RXFILTERWOLCLEAR_ABWCLR_Pos  (1UL)                     /*!< ABWCLR (Bit 1)                                        */
#define EMAC_RXFILTERWOLCLEAR_ABWCLR_Msk  (0x2UL)                   /*!< ABWCLR (Bitfield-Mask: 0x01)                          */
#define EMAC_RXFILTERWOLCLEAR_AMWCLR_Pos  (2UL)                     /*!< AMWCLR (Bit 2)                                        */
#define EMAC_RXFILTERWOLCLEAR_AMWCLR_Msk  (0x4UL)                   /*!< AMWCLR (Bitfield-Mask: 0x01)                          */
#define EMAC_RXFILTERWOLCLEAR_AUHWCLR_Pos (3UL)                     /*!< AUHWCLR (Bit 3)                                       */
#define EMAC_RXFILTERWOLCLEAR_AUHWCLR_Msk (0x8UL)                   /*!< AUHWCLR (Bitfield-Mask: 0x01)                         */
#define EMAC_RXFILTERWOLCLEAR_AMHWCLR_Pos (4UL)                     /*!< AMHWCLR (Bit 4)                                       */
#define EMAC_RXFILTERWOLCLEAR_AMHWCLR_Msk (0x10UL)                  /*!< AMHWCLR (Bitfield-Mask: 0x01)                         */
#define EMAC_RXFILTERWOLCLEAR_APWCLR_Pos  (5UL)                     /*!< APWCLR (Bit 5)                                        */
#define EMAC_RXFILTERWOLCLEAR_APWCLR_Msk  (0x20UL)                  /*!< APWCLR (Bitfield-Mask: 0x01)                          */
#define EMAC_RXFILTERWOLCLEAR_RFWCLR_Pos  (7UL)                     /*!< RFWCLR (Bit 7)                                        */
#define EMAC_RXFILTERWOLCLEAR_RFWCLR_Msk  (0x80UL)                  /*!< RFWCLR (Bitfield-Mask: 0x01)                          */
#define EMAC_RXFILTERWOLCLEAR_MPWCLR_Pos  (8UL)                     /*!< MPWCLR (Bit 8)                                        */
#define EMAC_RXFILTERWOLCLEAR_MPWCLR_Msk  (0x100UL)                 /*!< MPWCLR (Bitfield-Mask: 0x01)                          */
/* ======================================================  HASHFILTERL  ====================================================== */
#define EMAC_HASHFILTERL_HFL_Pos          (0UL)                     /*!< HFL (Bit 0)                                           */
#define EMAC_HASHFILTERL_HFL_Msk          (0xffffffffUL)            /*!< HFL (Bitfield-Mask: 0xffffffff)                       */
/* ======================================================  HASHFILTERH  ====================================================== */
#define EMAC_HASHFILTERH_HFH_Pos          (0UL)                     /*!< HFH (Bit 0)                                           */
#define EMAC_HASHFILTERH_HFH_Msk          (0xffffffffUL)            /*!< HFH (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  INTSTATUS  ======================================================= */
#define EMAC_INTSTATUS_RXOVERRUNINT_Pos   (0UL)                     /*!< RXOVERRUNINT (Bit 0)                                  */
#define EMAC_INTSTATUS_RXOVERRUNINT_Msk   (0x1UL)                   /*!< RXOVERRUNINT (Bitfield-Mask: 0x01)                    */
#define EMAC_INTSTATUS_RXERRORINT_Pos     (1UL)                     /*!< RXERRORINT (Bit 1)                                    */
#define EMAC_INTSTATUS_RXERRORINT_Msk     (0x2UL)                   /*!< RXERRORINT (Bitfield-Mask: 0x01)                      */
#define EMAC_INTSTATUS_RXFINISHEDINT_Pos  (2UL)                     /*!< RXFINISHEDINT (Bit 2)                                 */
#define EMAC_INTSTATUS_RXFINISHEDINT_Msk  (0x4UL)                   /*!< RXFINISHEDINT (Bitfield-Mask: 0x01)                   */
#define EMAC_INTSTATUS_RXDONEINT_Pos      (3UL)                     /*!< RXDONEINT (Bit 3)                                     */
#define EMAC_INTSTATUS_RXDONEINT_Msk      (0x8UL)                   /*!< RXDONEINT (Bitfield-Mask: 0x01)                       */
#define EMAC_INTSTATUS_TXUNDERRUNINT_Pos  (4UL)                     /*!< TXUNDERRUNINT (Bit 4)                                 */
#define EMAC_INTSTATUS_TXUNDERRUNINT_Msk  (0x10UL)                  /*!< TXUNDERRUNINT (Bitfield-Mask: 0x01)                   */
#define EMAC_INTSTATUS_TXERRORINT_Pos     (5UL)                     /*!< TXERRORINT (Bit 5)                                    */
#define EMAC_INTSTATUS_TXERRORINT_Msk     (0x20UL)                  /*!< TXERRORINT (Bitfield-Mask: 0x01)                      */
#define EMAC_INTSTATUS_TXFINISHEDINT_Pos  (6UL)                     /*!< TXFINISHEDINT (Bit 6)                                 */
#define EMAC_INTSTATUS_TXFINISHEDINT_Msk  (0x40UL)                  /*!< TXFINISHEDINT (Bitfield-Mask: 0x01)                   */
#define EMAC_INTSTATUS_TXDONEINT_Pos      (7UL)                     /*!< TXDONEINT (Bit 7)                                     */
#define EMAC_INTSTATUS_TXDONEINT_Msk      (0x80UL)                  /*!< TXDONEINT (Bitfield-Mask: 0x01)                       */
#define EMAC_INTSTATUS_SOFTINT_Pos        (12UL)                    /*!< SOFTINT (Bit 12)                                      */
#define EMAC_INTSTATUS_SOFTINT_Msk        (0x1000UL)                /*!< SOFTINT (Bitfield-Mask: 0x01)                         */
#define EMAC_INTSTATUS_WAKEUPINT_Pos      (13UL)                    /*!< WAKEUPINT (Bit 13)                                    */
#define EMAC_INTSTATUS_WAKEUPINT_Msk      (0x2000UL)                /*!< WAKEUPINT (Bitfield-Mask: 0x01)                       */
/* =======================================================  INTENABLE  ======================================================= */
#define EMAC_INTENABLE_RXOVERRUNINTEN_Pos (0UL)                     /*!< RXOVERRUNINTEN (Bit 0)                                */
#define EMAC_INTENABLE_RXOVERRUNINTEN_Msk (0x1UL)                   /*!< RXOVERRUNINTEN (Bitfield-Mask: 0x01)                  */
#define EMAC_INTENABLE_RXERRORINTEN_Pos   (1UL)                     /*!< RXERRORINTEN (Bit 1)                                  */
#define EMAC_INTENABLE_RXERRORINTEN_Msk   (0x2UL)                   /*!< RXERRORINTEN (Bitfield-Mask: 0x01)                    */
#define EMAC_INTENABLE_RXFINISHEDINTEN_Pos (2UL)                    /*!< RXFINISHEDINTEN (Bit 2)                               */
#define EMAC_INTENABLE_RXFINISHEDINTEN_Msk (0x4UL)                  /*!< RXFINISHEDINTEN (Bitfield-Mask: 0x01)                 */
#define EMAC_INTENABLE_RXDONEINTEN_Pos    (3UL)                     /*!< RXDONEINTEN (Bit 3)                                   */
#define EMAC_INTENABLE_RXDONEINTEN_Msk    (0x8UL)                   /*!< RXDONEINTEN (Bitfield-Mask: 0x01)                     */
#define EMAC_INTENABLE_TXUNDERRUNINTEN_Pos (4UL)                    /*!< TXUNDERRUNINTEN (Bit 4)                               */
#define EMAC_INTENABLE_TXUNDERRUNINTEN_Msk (0x10UL)                 /*!< TXUNDERRUNINTEN (Bitfield-Mask: 0x01)                 */
#define EMAC_INTENABLE_TXERRORINTEN_Pos   (5UL)                     /*!< TXERRORINTEN (Bit 5)                                  */
#define EMAC_INTENABLE_TXERRORINTEN_Msk   (0x20UL)                  /*!< TXERRORINTEN (Bitfield-Mask: 0x01)                    */
#define EMAC_INTENABLE_TXFINISHEDINTEN_Pos (6UL)                    /*!< TXFINISHEDINTEN (Bit 6)                               */
#define EMAC_INTENABLE_TXFINISHEDINTEN_Msk (0x40UL)                 /*!< TXFINISHEDINTEN (Bitfield-Mask: 0x01)                 */
#define EMAC_INTENABLE_TXDONEINTEN_Pos    (7UL)                     /*!< TXDONEINTEN (Bit 7)                                   */
#define EMAC_INTENABLE_TXDONEINTEN_Msk    (0x80UL)                  /*!< TXDONEINTEN (Bitfield-Mask: 0x01)                     */
#define EMAC_INTENABLE_SOFTINTEN_Pos      (12UL)                    /*!< SOFTINTEN (Bit 12)                                    */
#define EMAC_INTENABLE_SOFTINTEN_Msk      (0x1000UL)                /*!< SOFTINTEN (Bitfield-Mask: 0x01)                       */
#define EMAC_INTENABLE_WAKEUPINTEN_Pos    (13UL)                    /*!< WAKEUPINTEN (Bit 13)                                  */
#define EMAC_INTENABLE_WAKEUPINTEN_Msk    (0x2000UL)                /*!< WAKEUPINTEN (Bitfield-Mask: 0x01)                     */
/* =======================================================  INTCLEAR  ======================================================== */
#define EMAC_INTCLEAR_RXOVERRUNINTCLR_Pos (0UL)                     /*!< RXOVERRUNINTCLR (Bit 0)                               */
#define EMAC_INTCLEAR_RXOVERRUNINTCLR_Msk (0x1UL)                   /*!< RXOVERRUNINTCLR (Bitfield-Mask: 0x01)                 */
#define EMAC_INTCLEAR_RXERRORINTCLR_Pos   (1UL)                     /*!< RXERRORINTCLR (Bit 1)                                 */
#define EMAC_INTCLEAR_RXERRORINTCLR_Msk   (0x2UL)                   /*!< RXERRORINTCLR (Bitfield-Mask: 0x01)                   */
#define EMAC_INTCLEAR_RXFINISHEDINTCLR_Pos (2UL)                    /*!< RXFINISHEDINTCLR (Bit 2)                              */
#define EMAC_INTCLEAR_RXFINISHEDINTCLR_Msk (0x4UL)                  /*!< RXFINISHEDINTCLR (Bitfield-Mask: 0x01)                */
#define EMAC_INTCLEAR_RXDONEINTCLR_Pos    (3UL)                     /*!< RXDONEINTCLR (Bit 3)                                  */
#define EMAC_INTCLEAR_RXDONEINTCLR_Msk    (0x8UL)                   /*!< RXDONEINTCLR (Bitfield-Mask: 0x01)                    */
#define EMAC_INTCLEAR_TXUNDERRUNINTCLR_Pos (4UL)                    /*!< TXUNDERRUNINTCLR (Bit 4)                              */
#define EMAC_INTCLEAR_TXUNDERRUNINTCLR_Msk (0x10UL)                 /*!< TXUNDERRUNINTCLR (Bitfield-Mask: 0x01)                */
#define EMAC_INTCLEAR_TXERRORINTCLR_Pos   (5UL)                     /*!< TXERRORINTCLR (Bit 5)                                 */
#define EMAC_INTCLEAR_TXERRORINTCLR_Msk   (0x20UL)                  /*!< TXERRORINTCLR (Bitfield-Mask: 0x01)                   */
#define EMAC_INTCLEAR_TXFINISHEDINTCLR_Pos (6UL)                    /*!< TXFINISHEDINTCLR (Bit 6)                              */
#define EMAC_INTCLEAR_TXFINISHEDINTCLR_Msk (0x40UL)                 /*!< TXFINISHEDINTCLR (Bitfield-Mask: 0x01)                */
#define EMAC_INTCLEAR_TXDONEINTCLR_Pos    (7UL)                     /*!< TXDONEINTCLR (Bit 7)                                  */
#define EMAC_INTCLEAR_TXDONEINTCLR_Msk    (0x80UL)                  /*!< TXDONEINTCLR (Bitfield-Mask: 0x01)                    */
#define EMAC_INTCLEAR_SOFTINTCLR_Pos      (12UL)                    /*!< SOFTINTCLR (Bit 12)                                   */
#define EMAC_INTCLEAR_SOFTINTCLR_Msk      (0x1000UL)                /*!< SOFTINTCLR (Bitfield-Mask: 0x01)                      */
#define EMAC_INTCLEAR_WAKEUPINTCLR_Pos    (13UL)                    /*!< WAKEUPINTCLR (Bit 13)                                 */
#define EMAC_INTCLEAR_WAKEUPINTCLR_Msk    (0x2000UL)                /*!< WAKEUPINTCLR (Bitfield-Mask: 0x01)                    */
/* ========================================================  INTSET  ========================================================= */
#define EMAC_INTSET_RXOVERRUNINTSET_Pos   (0UL)                     /*!< RXOVERRUNINTSET (Bit 0)                               */
#define EMAC_INTSET_RXOVERRUNINTSET_Msk   (0x1UL)                   /*!< RXOVERRUNINTSET (Bitfield-Mask: 0x01)                 */
#define EMAC_INTSET_RXERRORINTSET_Pos     (1UL)                     /*!< RXERRORINTSET (Bit 1)                                 */
#define EMAC_INTSET_RXERRORINTSET_Msk     (0x2UL)                   /*!< RXERRORINTSET (Bitfield-Mask: 0x01)                   */
#define EMAC_INTSET_RXFINISHEDINTSET_Pos  (2UL)                     /*!< RXFINISHEDINTSET (Bit 2)                              */
#define EMAC_INTSET_RXFINISHEDINTSET_Msk  (0x4UL)                   /*!< RXFINISHEDINTSET (Bitfield-Mask: 0x01)                */
#define EMAC_INTSET_RXDONEINTSET_Pos      (3UL)                     /*!< RXDONEINTSET (Bit 3)                                  */
#define EMAC_INTSET_RXDONEINTSET_Msk      (0x8UL)                   /*!< RXDONEINTSET (Bitfield-Mask: 0x01)                    */
#define EMAC_INTSET_TXUNDERRUNINTSET_Pos  (4UL)                     /*!< TXUNDERRUNINTSET (Bit 4)                              */
#define EMAC_INTSET_TXUNDERRUNINTSET_Msk  (0x10UL)                  /*!< TXUNDERRUNINTSET (Bitfield-Mask: 0x01)                */
#define EMAC_INTSET_TXERRORINTSET_Pos     (5UL)                     /*!< TXERRORINTSET (Bit 5)                                 */
#define EMAC_INTSET_TXERRORINTSET_Msk     (0x20UL)                  /*!< TXERRORINTSET (Bitfield-Mask: 0x01)                   */
#define EMAC_INTSET_TXFINISHEDINTSET_Pos  (6UL)                     /*!< TXFINISHEDINTSET (Bit 6)                              */
#define EMAC_INTSET_TXFINISHEDINTSET_Msk  (0x40UL)                  /*!< TXFINISHEDINTSET (Bitfield-Mask: 0x01)                */
#define EMAC_INTSET_TXDONEINTSET_Pos      (7UL)                     /*!< TXDONEINTSET (Bit 7)                                  */
#define EMAC_INTSET_TXDONEINTSET_Msk      (0x80UL)                  /*!< TXDONEINTSET (Bitfield-Mask: 0x01)                    */
#define EMAC_INTSET_SOFTINTSET_Pos        (12UL)                    /*!< SOFTINTSET (Bit 12)                                   */
#define EMAC_INTSET_SOFTINTSET_Msk        (0x1000UL)                /*!< SOFTINTSET (Bitfield-Mask: 0x01)                      */
#define EMAC_INTSET_WAKEUPINTSET_Pos      (13UL)                    /*!< WAKEUPINTSET (Bit 13)                                 */
#define EMAC_INTSET_WAKEUPINTSET_Msk      (0x2000UL)                /*!< WAKEUPINTSET (Bitfield-Mask: 0x01)                    */
/* =======================================================  POWERDOWN  ======================================================= */
#define EMAC_POWERDOWN_PD_Pos             (31UL)                    /*!< PD (Bit 31)                                           */
#define EMAC_POWERDOWN_PD_Msk             (0x80000000UL)            /*!< PD (Bitfield-Mask: 0x01)                              */


/* =========================================================================================================================== */
/* ================                                         LPC_GPDMA                                         ================ */
/* =========================================================================================================================== */

/* ========================================================  INTSTAT  ======================================================== */
#define GPDMA_INTSTAT_INTSTAT0_Pos        (0UL)                     /*!< INTSTAT0 (Bit 0)                                      */
#define GPDMA_INTSTAT_INTSTAT0_Msk        (0x1UL)                   /*!< INTSTAT0 (Bitfield-Mask: 0x01)                        */
#define GPDMA_INTSTAT_INTSTAT1_Pos        (1UL)                     /*!< INTSTAT1 (Bit 1)                                      */
#define GPDMA_INTSTAT_INTSTAT1_Msk        (0x2UL)                   /*!< INTSTAT1 (Bitfield-Mask: 0x01)                        */
#define GPDMA_INTSTAT_INTSTAT2_Pos        (2UL)                     /*!< INTSTAT2 (Bit 2)                                      */
#define GPDMA_INTSTAT_INTSTAT2_Msk        (0x4UL)                   /*!< INTSTAT2 (Bitfield-Mask: 0x01)                        */
#define GPDMA_INTSTAT_INTSTAT3_Pos        (3UL)                     /*!< INTSTAT3 (Bit 3)                                      */
#define GPDMA_INTSTAT_INTSTAT3_Msk        (0x8UL)                   /*!< INTSTAT3 (Bitfield-Mask: 0x01)                        */
#define GPDMA_INTSTAT_INTSTAT4_Pos        (4UL)                     /*!< INTSTAT4 (Bit 4)                                      */
#define GPDMA_INTSTAT_INTSTAT4_Msk        (0x10UL)                  /*!< INTSTAT4 (Bitfield-Mask: 0x01)                        */
#define GPDMA_INTSTAT_INTSTAT5_Pos        (5UL)                     /*!< INTSTAT5 (Bit 5)                                      */
#define GPDMA_INTSTAT_INTSTAT5_Msk        (0x20UL)                  /*!< INTSTAT5 (Bitfield-Mask: 0x01)                        */
#define GPDMA_INTSTAT_INTSTAT6_Pos        (6UL)                     /*!< INTSTAT6 (Bit 6)                                      */
#define GPDMA_INTSTAT_INTSTAT6_Msk        (0x40UL)                  /*!< INTSTAT6 (Bitfield-Mask: 0x01)                        */
#define GPDMA_INTSTAT_INTSTAT7_Pos        (7UL)                     /*!< INTSTAT7 (Bit 7)                                      */
#define GPDMA_INTSTAT_INTSTAT7_Msk        (0x80UL)                  /*!< INTSTAT7 (Bitfield-Mask: 0x01)                        */
/* =======================================================  INTTCSTAT  ======================================================= */
#define GPDMA_INTTCSTAT_INTTCSTAT0_Pos    (0UL)                     /*!< INTTCSTAT0 (Bit 0)                                    */
#define GPDMA_INTTCSTAT_INTTCSTAT0_Msk    (0x1UL)                   /*!< INTTCSTAT0 (Bitfield-Mask: 0x01)                      */
#define GPDMA_INTTCSTAT_INTTCSTAT1_Pos    (1UL)                     /*!< INTTCSTAT1 (Bit 1)                                    */
#define GPDMA_INTTCSTAT_INTTCSTAT1_Msk    (0x2UL)                   /*!< INTTCSTAT1 (Bitfield-Mask: 0x01)                      */
#define GPDMA_INTTCSTAT_INTTCSTAT2_Pos    (2UL)                     /*!< INTTCSTAT2 (Bit 2)                                    */
#define GPDMA_INTTCSTAT_INTTCSTAT2_Msk    (0x4UL)                   /*!< INTTCSTAT2 (Bitfield-Mask: 0x01)                      */
#define GPDMA_INTTCSTAT_INTTCSTAT3_Pos    (3UL)                     /*!< INTTCSTAT3 (Bit 3)                                    */
#define GPDMA_INTTCSTAT_INTTCSTAT3_Msk    (0x8UL)                   /*!< INTTCSTAT3 (Bitfield-Mask: 0x01)                      */
#define GPDMA_INTTCSTAT_INTTCSTAT4_Pos    (4UL)                     /*!< INTTCSTAT4 (Bit 4)                                    */
#define GPDMA_INTTCSTAT_INTTCSTAT4_Msk    (0x10UL)                  /*!< INTTCSTAT4 (Bitfield-Mask: 0x01)                      */
#define GPDMA_INTTCSTAT_INTTCSTAT5_Pos    (5UL)                     /*!< INTTCSTAT5 (Bit 5)                                    */
#define GPDMA_INTTCSTAT_INTTCSTAT5_Msk    (0x20UL)                  /*!< INTTCSTAT5 (Bitfield-Mask: 0x01)                      */
#define GPDMA_INTTCSTAT_INTTCSTAT6_Pos    (6UL)                     /*!< INTTCSTAT6 (Bit 6)                                    */
#define GPDMA_INTTCSTAT_INTTCSTAT6_Msk    (0x40UL)                  /*!< INTTCSTAT6 (Bitfield-Mask: 0x01)                      */
#define GPDMA_INTTCSTAT_INTTCSTAT7_Pos    (7UL)                     /*!< INTTCSTAT7 (Bit 7)                                    */
#define GPDMA_INTTCSTAT_INTTCSTAT7_Msk    (0x80UL)                  /*!< INTTCSTAT7 (Bitfield-Mask: 0x01)                      */
/* ======================================================  INTTCCLEAR  ======================================================= */
#define GPDMA_INTTCCLEAR_INTTCCLEAR0_Pos  (0UL)                     /*!< INTTCCLEAR0 (Bit 0)                                   */
#define GPDMA_INTTCCLEAR_INTTCCLEAR0_Msk  (0x1UL)                   /*!< INTTCCLEAR0 (Bitfield-Mask: 0x01)                     */
#define GPDMA_INTTCCLEAR_INTTCCLEAR1_Pos  (1UL)                     /*!< INTTCCLEAR1 (Bit 1)                                   */
#define GPDMA_INTTCCLEAR_INTTCCLEAR1_Msk  (0x2UL)                   /*!< INTTCCLEAR1 (Bitfield-Mask: 0x01)                     */
#define GPDMA_INTTCCLEAR_INTTCCLEAR2_Pos  (2UL)                     /*!< INTTCCLEAR2 (Bit 2)                                   */
#define GPDMA_INTTCCLEAR_INTTCCLEAR2_Msk  (0x4UL)                   /*!< INTTCCLEAR2 (Bitfield-Mask: 0x01)                     */
#define GPDMA_INTTCCLEAR_INTTCCLEAR3_Pos  (3UL)                     /*!< INTTCCLEAR3 (Bit 3)                                   */
#define GPDMA_INTTCCLEAR_INTTCCLEAR3_Msk  (0x8UL)                   /*!< INTTCCLEAR3 (Bitfield-Mask: 0x01)                     */
#define GPDMA_INTTCCLEAR_INTTCCLEAR4_Pos  (4UL)                     /*!< INTTCCLEAR4 (Bit 4)                                   */
#define GPDMA_INTTCCLEAR_INTTCCLEAR4_Msk  (0x10UL)                  /*!< INTTCCLEAR4 (Bitfield-Mask: 0x01)                     */
#define GPDMA_INTTCCLEAR_INTTCCLEAR5_Pos  (5UL)                     /*!< INTTCCLEAR5 (Bit 5)                                   */
#define GPDMA_INTTCCLEAR_INTTCCLEAR5_Msk  (0x20UL)                  /*!< INTTCCLEAR5 (Bitfield-Mask: 0x01)                     */
#define GPDMA_INTTCCLEAR_INTTCCLEAR6_Pos  (6UL)                     /*!< INTTCCLEAR6 (Bit 6)                                   */
#define GPDMA_INTTCCLEAR_INTTCCLEAR6_Msk  (0x40UL)                  /*!< INTTCCLEAR6 (Bitfield-Mask: 0x01)                     */
#define GPDMA_INTTCCLEAR_INTTCCLEAR7_Pos  (7UL)                     /*!< INTTCCLEAR7 (Bit 7)                                   */
#define GPDMA_INTTCCLEAR_INTTCCLEAR7_Msk  (0x80UL)                  /*!< INTTCCLEAR7 (Bitfield-Mask: 0x01)                     */
/* ======================================================  INTERRSTAT  ======================================================= */
#define GPDMA_INTERRSTAT_INTERRSTAT0_Pos  (0UL)                     /*!< INTERRSTAT0 (Bit 0)                                   */
#define GPDMA_INTERRSTAT_INTERRSTAT0_Msk  (0x1UL)                   /*!< INTERRSTAT0 (Bitfield-Mask: 0x01)                     */
#define GPDMA_INTERRSTAT_INTERRSTAT1_Pos  (1UL)                     /*!< INTERRSTAT1 (Bit 1)                                   */
#define GPDMA_INTERRSTAT_INTERRSTAT1_Msk  (0x2UL)                   /*!< INTERRSTAT1 (Bitfield-Mask: 0x01)                     */
#define GPDMA_INTERRSTAT_INTERRSTAT2_Pos  (2UL)                     /*!< INTERRSTAT2 (Bit 2)                                   */
#define GPDMA_INTERRSTAT_INTERRSTAT2_Msk  (0x4UL)                   /*!< INTERRSTAT2 (Bitfield-Mask: 0x01)                     */
#define GPDMA_INTERRSTAT_INTERRSTAT3_Pos  (3UL)                     /*!< INTERRSTAT3 (Bit 3)                                   */
#define GPDMA_INTERRSTAT_INTERRSTAT3_Msk  (0x8UL)                   /*!< INTERRSTAT3 (Bitfield-Mask: 0x01)                     */
#define GPDMA_INTERRSTAT_INTERRSTAT4_Pos  (4UL)                     /*!< INTERRSTAT4 (Bit 4)                                   */
#define GPDMA_INTERRSTAT_INTERRSTAT4_Msk  (0x10UL)                  /*!< INTERRSTAT4 (Bitfield-Mask: 0x01)                     */
#define GPDMA_INTERRSTAT_INTERRSTAT5_Pos  (5UL)                     /*!< INTERRSTAT5 (Bit 5)                                   */
#define GPDMA_INTERRSTAT_INTERRSTAT5_Msk  (0x20UL)                  /*!< INTERRSTAT5 (Bitfield-Mask: 0x01)                     */
#define GPDMA_INTERRSTAT_INTERRSTAT6_Pos  (6UL)                     /*!< INTERRSTAT6 (Bit 6)                                   */
#define GPDMA_INTERRSTAT_INTERRSTAT6_Msk  (0x40UL)                  /*!< INTERRSTAT6 (Bitfield-Mask: 0x01)                     */
#define GPDMA_INTERRSTAT_INTERRSTAT7_Pos  (7UL)                     /*!< INTERRSTAT7 (Bit 7)                                   */
#define GPDMA_INTERRSTAT_INTERRSTAT7_Msk  (0x80UL)                  /*!< INTERRSTAT7 (Bitfield-Mask: 0x01)                     */
/* =======================================================  INTERRCLR  ======================================================= */
#define GPDMA_INTERRCLR_INTERRCLR0_Pos    (0UL)                     /*!< INTERRCLR0 (Bit 0)                                    */
#define GPDMA_INTERRCLR_INTERRCLR0_Msk    (0x1UL)                   /*!< INTERRCLR0 (Bitfield-Mask: 0x01)                      */
#define GPDMA_INTERRCLR_INTERRCLR1_Pos    (1UL)                     /*!< INTERRCLR1 (Bit 1)                                    */
#define GPDMA_INTERRCLR_INTERRCLR1_Msk    (0x2UL)                   /*!< INTERRCLR1 (Bitfield-Mask: 0x01)                      */
#define GPDMA_INTERRCLR_INTERRCLR2_Pos    (2UL)                     /*!< INTERRCLR2 (Bit 2)                                    */
#define GPDMA_INTERRCLR_INTERRCLR2_Msk    (0x4UL)                   /*!< INTERRCLR2 (Bitfield-Mask: 0x01)                      */
#define GPDMA_INTERRCLR_INTERRCLR3_Pos    (3UL)                     /*!< INTERRCLR3 (Bit 3)                                    */
#define GPDMA_INTERRCLR_INTERRCLR3_Msk    (0x8UL)                   /*!< INTERRCLR3 (Bitfield-Mask: 0x01)                      */
#define GPDMA_INTERRCLR_INTERRCLR4_Pos    (4UL)                     /*!< INTERRCLR4 (Bit 4)                                    */
#define GPDMA_INTERRCLR_INTERRCLR4_Msk    (0x10UL)                  /*!< INTERRCLR4 (Bitfield-Mask: 0x01)                      */
#define GPDMA_INTERRCLR_INTERRCLR5_Pos    (5UL)                     /*!< INTERRCLR5 (Bit 5)                                    */
#define GPDMA_INTERRCLR_INTERRCLR5_Msk    (0x20UL)                  /*!< INTERRCLR5 (Bitfield-Mask: 0x01)                      */
#define GPDMA_INTERRCLR_INTERRCLR6_Pos    (6UL)                     /*!< INTERRCLR6 (Bit 6)                                    */
#define GPDMA_INTERRCLR_INTERRCLR6_Msk    (0x40UL)                  /*!< INTERRCLR6 (Bitfield-Mask: 0x01)                      */
#define GPDMA_INTERRCLR_INTERRCLR7_Pos    (7UL)                     /*!< INTERRCLR7 (Bit 7)                                    */
#define GPDMA_INTERRCLR_INTERRCLR7_Msk    (0x80UL)                  /*!< INTERRCLR7 (Bitfield-Mask: 0x01)                      */
/* =====================================================  RAWINTTCSTAT  ====================================================== */
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT0_Pos (0UL)                  /*!< RAWINTTCSTAT0 (Bit 0)                                 */
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT0_Msk (0x1UL)                /*!< RAWINTTCSTAT0 (Bitfield-Mask: 0x01)                   */
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT1_Pos (1UL)                  /*!< RAWINTTCSTAT1 (Bit 1)                                 */
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT1_Msk (0x2UL)                /*!< RAWINTTCSTAT1 (Bitfield-Mask: 0x01)                   */
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT2_Pos (2UL)                  /*!< RAWINTTCSTAT2 (Bit 2)                                 */
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT2_Msk (0x4UL)                /*!< RAWINTTCSTAT2 (Bitfield-Mask: 0x01)                   */
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT3_Pos (3UL)                  /*!< RAWINTTCSTAT3 (Bit 3)                                 */
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT3_Msk (0x8UL)                /*!< RAWINTTCSTAT3 (Bitfield-Mask: 0x01)                   */
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT4_Pos (4UL)                  /*!< RAWINTTCSTAT4 (Bit 4)                                 */
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT4_Msk (0x10UL)               /*!< RAWINTTCSTAT4 (Bitfield-Mask: 0x01)                   */
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT5_Pos (5UL)                  /*!< RAWINTTCSTAT5 (Bit 5)                                 */
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT5_Msk (0x20UL)               /*!< RAWINTTCSTAT5 (Bitfield-Mask: 0x01)                   */
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT6_Pos (6UL)                  /*!< RAWINTTCSTAT6 (Bit 6)                                 */
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT6_Msk (0x40UL)               /*!< RAWINTTCSTAT6 (Bitfield-Mask: 0x01)                   */
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT7_Pos (7UL)                  /*!< RAWINTTCSTAT7 (Bit 7)                                 */
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT7_Msk (0x80UL)               /*!< RAWINTTCSTAT7 (Bitfield-Mask: 0x01)                   */
/* =====================================================  RAWINTERRSTAT  ===================================================== */
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT0_Pos (0UL)                /*!< RAWINTERRSTAT0 (Bit 0)                                */
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT0_Msk (0x1UL)              /*!< RAWINTERRSTAT0 (Bitfield-Mask: 0x01)                  */
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT1_Pos (1UL)                /*!< RAWINTERRSTAT1 (Bit 1)                                */
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT1_Msk (0x2UL)              /*!< RAWINTERRSTAT1 (Bitfield-Mask: 0x01)                  */
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT2_Pos (2UL)                /*!< RAWINTERRSTAT2 (Bit 2)                                */
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT2_Msk (0x4UL)              /*!< RAWINTERRSTAT2 (Bitfield-Mask: 0x01)                  */
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT3_Pos (3UL)                /*!< RAWINTERRSTAT3 (Bit 3)                                */
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT3_Msk (0x8UL)              /*!< RAWINTERRSTAT3 (Bitfield-Mask: 0x01)                  */
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT4_Pos (4UL)                /*!< RAWINTERRSTAT4 (Bit 4)                                */
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT4_Msk (0x10UL)             /*!< RAWINTERRSTAT4 (Bitfield-Mask: 0x01)                  */
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT5_Pos (5UL)                /*!< RAWINTERRSTAT5 (Bit 5)                                */
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT5_Msk (0x20UL)             /*!< RAWINTERRSTAT5 (Bitfield-Mask: 0x01)                  */
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT6_Pos (6UL)                /*!< RAWINTERRSTAT6 (Bit 6)                                */
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT6_Msk (0x40UL)             /*!< RAWINTERRSTAT6 (Bitfield-Mask: 0x01)                  */
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT7_Pos (7UL)                /*!< RAWINTERRSTAT7 (Bit 7)                                */
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT7_Msk (0x80UL)             /*!< RAWINTERRSTAT7 (Bitfield-Mask: 0x01)                  */
/* =======================================================  ENBLDCHNS  ======================================================= */
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS0_Pos (0UL)                  /*!< ENABLEDCHANNELS0 (Bit 0)                              */
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS0_Msk (0x1UL)                /*!< ENABLEDCHANNELS0 (Bitfield-Mask: 0x01)                */
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS1_Pos (1UL)                  /*!< ENABLEDCHANNELS1 (Bit 1)                              */
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS1_Msk (0x2UL)                /*!< ENABLEDCHANNELS1 (Bitfield-Mask: 0x01)                */
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS2_Pos (2UL)                  /*!< ENABLEDCHANNELS2 (Bit 2)                              */
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS2_Msk (0x4UL)                /*!< ENABLEDCHANNELS2 (Bitfield-Mask: 0x01)                */
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS3_Pos (3UL)                  /*!< ENABLEDCHANNELS3 (Bit 3)                              */
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS3_Msk (0x8UL)                /*!< ENABLEDCHANNELS3 (Bitfield-Mask: 0x01)                */
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS4_Pos (4UL)                  /*!< ENABLEDCHANNELS4 (Bit 4)                              */
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS4_Msk (0x10UL)               /*!< ENABLEDCHANNELS4 (Bitfield-Mask: 0x01)                */
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS5_Pos (5UL)                  /*!< ENABLEDCHANNELS5 (Bit 5)                              */
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS5_Msk (0x20UL)               /*!< ENABLEDCHANNELS5 (Bitfield-Mask: 0x01)                */
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS6_Pos (6UL)                  /*!< ENABLEDCHANNELS6 (Bit 6)                              */
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS6_Msk (0x40UL)               /*!< ENABLEDCHANNELS6 (Bitfield-Mask: 0x01)                */
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS7_Pos (7UL)                  /*!< ENABLEDCHANNELS7 (Bit 7)                              */
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS7_Msk (0x80UL)               /*!< ENABLEDCHANNELS7 (Bitfield-Mask: 0x01)                */
/* =======================================================  SOFTBREQ  ======================================================== */
#define GPDMA_SOFTBREQ_SOFTBREQ0_Pos      (0UL)                     /*!< SOFTBREQ0 (Bit 0)                                     */
#define GPDMA_SOFTBREQ_SOFTBREQ0_Msk      (0x1UL)                   /*!< SOFTBREQ0 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTBREQ_SOFTBREQ1_Pos      (1UL)                     /*!< SOFTBREQ1 (Bit 1)                                     */
#define GPDMA_SOFTBREQ_SOFTBREQ1_Msk      (0x2UL)                   /*!< SOFTBREQ1 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTBREQ_SOFTBREQ2_Pos      (2UL)                     /*!< SOFTBREQ2 (Bit 2)                                     */
#define GPDMA_SOFTBREQ_SOFTBREQ2_Msk      (0x4UL)                   /*!< SOFTBREQ2 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTBREQ_SOFTBREQ3_Pos      (3UL)                     /*!< SOFTBREQ3 (Bit 3)                                     */
#define GPDMA_SOFTBREQ_SOFTBREQ3_Msk      (0x8UL)                   /*!< SOFTBREQ3 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTBREQ_SOFTBREQ4_Pos      (4UL)                     /*!< SOFTBREQ4 (Bit 4)                                     */
#define GPDMA_SOFTBREQ_SOFTBREQ4_Msk      (0x10UL)                  /*!< SOFTBREQ4 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTBREQ_SOFTBREQ5_Pos      (5UL)                     /*!< SOFTBREQ5 (Bit 5)                                     */
#define GPDMA_SOFTBREQ_SOFTBREQ5_Msk      (0x20UL)                  /*!< SOFTBREQ5 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTBREQ_SOFTBREQ6_Pos      (6UL)                     /*!< SOFTBREQ6 (Bit 6)                                     */
#define GPDMA_SOFTBREQ_SOFTBREQ6_Msk      (0x40UL)                  /*!< SOFTBREQ6 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTBREQ_SOFTBREQ7_Pos      (7UL)                     /*!< SOFTBREQ7 (Bit 7)                                     */
#define GPDMA_SOFTBREQ_SOFTBREQ7_Msk      (0x80UL)                  /*!< SOFTBREQ7 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTBREQ_SOFTBREQ8_Pos      (8UL)                     /*!< SOFTBREQ8 (Bit 8)                                     */
#define GPDMA_SOFTBREQ_SOFTBREQ8_Msk      (0x100UL)                 /*!< SOFTBREQ8 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTBREQ_SOFTBREQ9_Pos      (9UL)                     /*!< SOFTBREQ9 (Bit 9)                                     */
#define GPDMA_SOFTBREQ_SOFTBREQ9_Msk      (0x200UL)                 /*!< SOFTBREQ9 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTBREQ_SOFTBREQ10_Pos     (10UL)                    /*!< SOFTBREQ10 (Bit 10)                                   */
#define GPDMA_SOFTBREQ_SOFTBREQ10_Msk     (0x400UL)                 /*!< SOFTBREQ10 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTBREQ_SOFTBREQ11_Pos     (11UL)                    /*!< SOFTBREQ11 (Bit 11)                                   */
#define GPDMA_SOFTBREQ_SOFTBREQ11_Msk     (0x800UL)                 /*!< SOFTBREQ11 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTBREQ_SOFTBREQ12_Pos     (12UL)                    /*!< SOFTBREQ12 (Bit 12)                                   */
#define GPDMA_SOFTBREQ_SOFTBREQ12_Msk     (0x1000UL)                /*!< SOFTBREQ12 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTBREQ_SOFTBREQ13_Pos     (13UL)                    /*!< SOFTBREQ13 (Bit 13)                                   */
#define GPDMA_SOFTBREQ_SOFTBREQ13_Msk     (0x2000UL)                /*!< SOFTBREQ13 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTBREQ_SOFTBREQ14_Pos     (14UL)                    /*!< SOFTBREQ14 (Bit 14)                                   */
#define GPDMA_SOFTBREQ_SOFTBREQ14_Msk     (0x4000UL)                /*!< SOFTBREQ14 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTBREQ_SOFTBREQ15_Pos     (15UL)                    /*!< SOFTBREQ15 (Bit 15)                                   */
#define GPDMA_SOFTBREQ_SOFTBREQ15_Msk     (0x8000UL)                /*!< SOFTBREQ15 (Bitfield-Mask: 0x01)                      */
/* =======================================================  SOFTSREQ  ======================================================== */
#define GPDMA_SOFTSREQ_SOFTSREQ0_Pos      (0UL)                     /*!< SOFTSREQ0 (Bit 0)                                     */
#define GPDMA_SOFTSREQ_SOFTSREQ0_Msk      (0x1UL)                   /*!< SOFTSREQ0 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTSREQ_SOFTSREQ1_Pos      (1UL)                     /*!< SOFTSREQ1 (Bit 1)                                     */
#define GPDMA_SOFTSREQ_SOFTSREQ1_Msk      (0x2UL)                   /*!< SOFTSREQ1 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTSREQ_SOFTSREQ2_Pos      (2UL)                     /*!< SOFTSREQ2 (Bit 2)                                     */
#define GPDMA_SOFTSREQ_SOFTSREQ2_Msk      (0x4UL)                   /*!< SOFTSREQ2 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTSREQ_SOFTSREQ3_Pos      (3UL)                     /*!< SOFTSREQ3 (Bit 3)                                     */
#define GPDMA_SOFTSREQ_SOFTSREQ3_Msk      (0x8UL)                   /*!< SOFTSREQ3 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTSREQ_SOFTSREQ4_Pos      (4UL)                     /*!< SOFTSREQ4 (Bit 4)                                     */
#define GPDMA_SOFTSREQ_SOFTSREQ4_Msk      (0x10UL)                  /*!< SOFTSREQ4 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTSREQ_SOFTSREQ5_Pos      (5UL)                     /*!< SOFTSREQ5 (Bit 5)                                     */
#define GPDMA_SOFTSREQ_SOFTSREQ5_Msk      (0x20UL)                  /*!< SOFTSREQ5 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTSREQ_SOFTSREQ6_Pos      (6UL)                     /*!< SOFTSREQ6 (Bit 6)                                     */
#define GPDMA_SOFTSREQ_SOFTSREQ6_Msk      (0x40UL)                  /*!< SOFTSREQ6 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTSREQ_SOFTSREQ7_Pos      (7UL)                     /*!< SOFTSREQ7 (Bit 7)                                     */
#define GPDMA_SOFTSREQ_SOFTSREQ7_Msk      (0x80UL)                  /*!< SOFTSREQ7 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTSREQ_SOFTSREQ8_Pos      (8UL)                     /*!< SOFTSREQ8 (Bit 8)                                     */
#define GPDMA_SOFTSREQ_SOFTSREQ8_Msk      (0x100UL)                 /*!< SOFTSREQ8 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTSREQ_SOFTSREQ9_Pos      (9UL)                     /*!< SOFTSREQ9 (Bit 9)                                     */
#define GPDMA_SOFTSREQ_SOFTSREQ9_Msk      (0x200UL)                 /*!< SOFTSREQ9 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SOFTSREQ_SOFTSREQ10_Pos     (10UL)                    /*!< SOFTSREQ10 (Bit 10)                                   */
#define GPDMA_SOFTSREQ_SOFTSREQ10_Msk     (0x400UL)                 /*!< SOFTSREQ10 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTSREQ_SOFTSREQ11_Pos     (11UL)                    /*!< SOFTSREQ11 (Bit 11)                                   */
#define GPDMA_SOFTSREQ_SOFTSREQ11_Msk     (0x800UL)                 /*!< SOFTSREQ11 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTSREQ_SOFTSREQ12_Pos     (12UL)                    /*!< SOFTSREQ12 (Bit 12)                                   */
#define GPDMA_SOFTSREQ_SOFTSREQ12_Msk     (0x1000UL)                /*!< SOFTSREQ12 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTSREQ_SOFTSREQ13_Pos     (13UL)                    /*!< SOFTSREQ13 (Bit 13)                                   */
#define GPDMA_SOFTSREQ_SOFTSREQ13_Msk     (0x2000UL)                /*!< SOFTSREQ13 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTSREQ_SOFTSREQ14_Pos     (14UL)                    /*!< SOFTSREQ14 (Bit 14)                                   */
#define GPDMA_SOFTSREQ_SOFTSREQ14_Msk     (0x4000UL)                /*!< SOFTSREQ14 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTSREQ_SOFTSREQ15_Pos     (15UL)                    /*!< SOFTSREQ15 (Bit 15)                                   */
#define GPDMA_SOFTSREQ_SOFTSREQ15_Msk     (0x8000UL)                /*!< SOFTSREQ15 (Bitfield-Mask: 0x01)                      */
/* =======================================================  SOFTLBREQ  ======================================================= */
#define GPDMA_SOFTLBREQ_SOFTLBREQ0_Pos    (0UL)                     /*!< SOFTLBREQ0 (Bit 0)                                    */
#define GPDMA_SOFTLBREQ_SOFTLBREQ0_Msk    (0x1UL)                   /*!< SOFTLBREQ0 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLBREQ_SOFTLBREQ1_Pos    (1UL)                     /*!< SOFTLBREQ1 (Bit 1)                                    */
#define GPDMA_SOFTLBREQ_SOFTLBREQ1_Msk    (0x2UL)                   /*!< SOFTLBREQ1 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLBREQ_SOFTLBREQ2_Pos    (2UL)                     /*!< SOFTLBREQ2 (Bit 2)                                    */
#define GPDMA_SOFTLBREQ_SOFTLBREQ2_Msk    (0x4UL)                   /*!< SOFTLBREQ2 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLBREQ_SOFTLBREQ3_Pos    (3UL)                     /*!< SOFTLBREQ3 (Bit 3)                                    */
#define GPDMA_SOFTLBREQ_SOFTLBREQ3_Msk    (0x8UL)                   /*!< SOFTLBREQ3 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLBREQ_SOFTLBREQ4_Pos    (4UL)                     /*!< SOFTLBREQ4 (Bit 4)                                    */
#define GPDMA_SOFTLBREQ_SOFTLBREQ4_Msk    (0x10UL)                  /*!< SOFTLBREQ4 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLBREQ_SOFTLBREQ5_Pos    (5UL)                     /*!< SOFTLBREQ5 (Bit 5)                                    */
#define GPDMA_SOFTLBREQ_SOFTLBREQ5_Msk    (0x20UL)                  /*!< SOFTLBREQ5 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLBREQ_SOFTLBREQ6_Pos    (6UL)                     /*!< SOFTLBREQ6 (Bit 6)                                    */
#define GPDMA_SOFTLBREQ_SOFTLBREQ6_Msk    (0x40UL)                  /*!< SOFTLBREQ6 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLBREQ_SOFTLBREQ7_Pos    (7UL)                     /*!< SOFTLBREQ7 (Bit 7)                                    */
#define GPDMA_SOFTLBREQ_SOFTLBREQ7_Msk    (0x80UL)                  /*!< SOFTLBREQ7 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLBREQ_SOFTLBREQ8_Pos    (8UL)                     /*!< SOFTLBREQ8 (Bit 8)                                    */
#define GPDMA_SOFTLBREQ_SOFTLBREQ8_Msk    (0x100UL)                 /*!< SOFTLBREQ8 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLBREQ_SOFTLBREQ9_Pos    (9UL)                     /*!< SOFTLBREQ9 (Bit 9)                                    */
#define GPDMA_SOFTLBREQ_SOFTLBREQ9_Msk    (0x200UL)                 /*!< SOFTLBREQ9 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLBREQ_SOFTLBREQ10_Pos   (10UL)                    /*!< SOFTLBREQ10 (Bit 10)                                  */
#define GPDMA_SOFTLBREQ_SOFTLBREQ10_Msk   (0x400UL)                 /*!< SOFTLBREQ10 (Bitfield-Mask: 0x01)                     */
#define GPDMA_SOFTLBREQ_SOFTLBREQ11_Pos   (11UL)                    /*!< SOFTLBREQ11 (Bit 11)                                  */
#define GPDMA_SOFTLBREQ_SOFTLBREQ11_Msk   (0x800UL)                 /*!< SOFTLBREQ11 (Bitfield-Mask: 0x01)                     */
#define GPDMA_SOFTLBREQ_SOFTLBREQ12_Pos   (12UL)                    /*!< SOFTLBREQ12 (Bit 12)                                  */
#define GPDMA_SOFTLBREQ_SOFTLBREQ12_Msk   (0x1000UL)                /*!< SOFTLBREQ12 (Bitfield-Mask: 0x01)                     */
#define GPDMA_SOFTLBREQ_SOFTLBREQ13_Pos   (13UL)                    /*!< SOFTLBREQ13 (Bit 13)                                  */
#define GPDMA_SOFTLBREQ_SOFTLBREQ13_Msk   (0x2000UL)                /*!< SOFTLBREQ13 (Bitfield-Mask: 0x01)                     */
#define GPDMA_SOFTLBREQ_SOFTLBREQ14_Pos   (14UL)                    /*!< SOFTLBREQ14 (Bit 14)                                  */
#define GPDMA_SOFTLBREQ_SOFTLBREQ14_Msk   (0x4000UL)                /*!< SOFTLBREQ14 (Bitfield-Mask: 0x01)                     */
#define GPDMA_SOFTLBREQ_SOFTLBREQ15_Pos   (15UL)                    /*!< SOFTLBREQ15 (Bit 15)                                  */
#define GPDMA_SOFTLBREQ_SOFTLBREQ15_Msk   (0x8000UL)                /*!< SOFTLBREQ15 (Bitfield-Mask: 0x01)                     */
/* =======================================================  SOFTLSREQ  ======================================================= */
#define GPDMA_SOFTLSREQ_SOFTLSREQ0_Pos    (0UL)                     /*!< SOFTLSREQ0 (Bit 0)                                    */
#define GPDMA_SOFTLSREQ_SOFTLSREQ0_Msk    (0x1UL)                   /*!< SOFTLSREQ0 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLSREQ_SOFTLSREQ1_Pos    (1UL)                     /*!< SOFTLSREQ1 (Bit 1)                                    */
#define GPDMA_SOFTLSREQ_SOFTLSREQ1_Msk    (0x2UL)                   /*!< SOFTLSREQ1 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLSREQ_SOFTLSREQ2_Pos    (2UL)                     /*!< SOFTLSREQ2 (Bit 2)                                    */
#define GPDMA_SOFTLSREQ_SOFTLSREQ2_Msk    (0x4UL)                   /*!< SOFTLSREQ2 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLSREQ_SOFTLSREQ3_Pos    (3UL)                     /*!< SOFTLSREQ3 (Bit 3)                                    */
#define GPDMA_SOFTLSREQ_SOFTLSREQ3_Msk    (0x8UL)                   /*!< SOFTLSREQ3 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLSREQ_SOFTLSREQ4_Pos    (4UL)                     /*!< SOFTLSREQ4 (Bit 4)                                    */
#define GPDMA_SOFTLSREQ_SOFTLSREQ4_Msk    (0x10UL)                  /*!< SOFTLSREQ4 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLSREQ_SOFTLSREQ5_Pos    (5UL)                     /*!< SOFTLSREQ5 (Bit 5)                                    */
#define GPDMA_SOFTLSREQ_SOFTLSREQ5_Msk    (0x20UL)                  /*!< SOFTLSREQ5 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLSREQ_SOFTLSREQ6_Pos    (6UL)                     /*!< SOFTLSREQ6 (Bit 6)                                    */
#define GPDMA_SOFTLSREQ_SOFTLSREQ6_Msk    (0x40UL)                  /*!< SOFTLSREQ6 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLSREQ_SOFTLSREQ7_Pos    (7UL)                     /*!< SOFTLSREQ7 (Bit 7)                                    */
#define GPDMA_SOFTLSREQ_SOFTLSREQ7_Msk    (0x80UL)                  /*!< SOFTLSREQ7 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLSREQ_SOFTLSREQ8_Pos    (8UL)                     /*!< SOFTLSREQ8 (Bit 8)                                    */
#define GPDMA_SOFTLSREQ_SOFTLSREQ8_Msk    (0x100UL)                 /*!< SOFTLSREQ8 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLSREQ_SOFTLSREQ9_Pos    (9UL)                     /*!< SOFTLSREQ9 (Bit 9)                                    */
#define GPDMA_SOFTLSREQ_SOFTLSREQ9_Msk    (0x200UL)                 /*!< SOFTLSREQ9 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SOFTLSREQ_SOFTLSREQ10_Pos   (10UL)                    /*!< SOFTLSREQ10 (Bit 10)                                  */
#define GPDMA_SOFTLSREQ_SOFTLSREQ10_Msk   (0x400UL)                 /*!< SOFTLSREQ10 (Bitfield-Mask: 0x01)                     */
#define GPDMA_SOFTLSREQ_SOFTLSREQ11_Pos   (11UL)                    /*!< SOFTLSREQ11 (Bit 11)                                  */
#define GPDMA_SOFTLSREQ_SOFTLSREQ11_Msk   (0x800UL)                 /*!< SOFTLSREQ11 (Bitfield-Mask: 0x01)                     */
#define GPDMA_SOFTLSREQ_SOFTLSREQ12_Pos   (12UL)                    /*!< SOFTLSREQ12 (Bit 12)                                  */
#define GPDMA_SOFTLSREQ_SOFTLSREQ12_Msk   (0x1000UL)                /*!< SOFTLSREQ12 (Bitfield-Mask: 0x01)                     */
#define GPDMA_SOFTLSREQ_SOFTLSREQ13_Pos   (13UL)                    /*!< SOFTLSREQ13 (Bit 13)                                  */
#define GPDMA_SOFTLSREQ_SOFTLSREQ13_Msk   (0x2000UL)                /*!< SOFTLSREQ13 (Bitfield-Mask: 0x01)                     */
#define GPDMA_SOFTLSREQ_SOFTLSREQ14_Pos   (14UL)                    /*!< SOFTLSREQ14 (Bit 14)                                  */
#define GPDMA_SOFTLSREQ_SOFTLSREQ14_Msk   (0x4000UL)                /*!< SOFTLSREQ14 (Bitfield-Mask: 0x01)                     */
#define GPDMA_SOFTLSREQ_SOFTLSREQ15_Pos   (15UL)                    /*!< SOFTLSREQ15 (Bit 15)                                  */
#define GPDMA_SOFTLSREQ_SOFTLSREQ15_Msk   (0x8000UL)                /*!< SOFTLSREQ15 (Bitfield-Mask: 0x01)                     */
/* ========================================================  CONFIG  ========================================================= */
#define GPDMA_CONFIG_E_Pos                (0UL)                     /*!< E (Bit 0)                                             */
#define GPDMA_CONFIG_E_Msk                (0x1UL)                   /*!< E (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG_M_Pos                (1UL)                     /*!< M (Bit 1)                                             */
#define GPDMA_CONFIG_M_Msk                (0x2UL)                   /*!< M (Bitfield-Mask: 0x01)                               */
/* =========================================================  SYNC  ========================================================== */
#define GPDMA_SYNC_DMACSYNC0_Pos          (0UL)                     /*!< DMACSYNC0 (Bit 0)                                     */
#define GPDMA_SYNC_DMACSYNC0_Msk          (0x1UL)                   /*!< DMACSYNC0 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SYNC_DMACSYNC1_Pos          (1UL)                     /*!< DMACSYNC1 (Bit 1)                                     */
#define GPDMA_SYNC_DMACSYNC1_Msk          (0x2UL)                   /*!< DMACSYNC1 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SYNC_DMACSYNC2_Pos          (2UL)                     /*!< DMACSYNC2 (Bit 2)                                     */
#define GPDMA_SYNC_DMACSYNC2_Msk          (0x4UL)                   /*!< DMACSYNC2 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SYNC_DMACSYNC3_Pos          (3UL)                     /*!< DMACSYNC3 (Bit 3)                                     */
#define GPDMA_SYNC_DMACSYNC3_Msk          (0x8UL)                   /*!< DMACSYNC3 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SYNC_DMACSYNC4_Pos          (4UL)                     /*!< DMACSYNC4 (Bit 4)                                     */
#define GPDMA_SYNC_DMACSYNC4_Msk          (0x10UL)                  /*!< DMACSYNC4 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SYNC_DMACSYNC5_Pos          (5UL)                     /*!< DMACSYNC5 (Bit 5)                                     */
#define GPDMA_SYNC_DMACSYNC5_Msk          (0x20UL)                  /*!< DMACSYNC5 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SYNC_DMACSYNC6_Pos          (6UL)                     /*!< DMACSYNC6 (Bit 6)                                     */
#define GPDMA_SYNC_DMACSYNC6_Msk          (0x40UL)                  /*!< DMACSYNC6 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SYNC_DMACSYNC7_Pos          (7UL)                     /*!< DMACSYNC7 (Bit 7)                                     */
#define GPDMA_SYNC_DMACSYNC7_Msk          (0x80UL)                  /*!< DMACSYNC7 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SYNC_DMACSYNC8_Pos          (8UL)                     /*!< DMACSYNC8 (Bit 8)                                     */
#define GPDMA_SYNC_DMACSYNC8_Msk          (0x100UL)                 /*!< DMACSYNC8 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SYNC_DMACSYNC9_Pos          (9UL)                     /*!< DMACSYNC9 (Bit 9)                                     */
#define GPDMA_SYNC_DMACSYNC9_Msk          (0x200UL)                 /*!< DMACSYNC9 (Bitfield-Mask: 0x01)                       */
#define GPDMA_SYNC_DMACSYNC10_Pos         (10UL)                    /*!< DMACSYNC10 (Bit 10)                                   */
#define GPDMA_SYNC_DMACSYNC10_Msk         (0x400UL)                 /*!< DMACSYNC10 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SYNC_DMACSYNC11_Pos         (11UL)                    /*!< DMACSYNC11 (Bit 11)                                   */
#define GPDMA_SYNC_DMACSYNC11_Msk         (0x800UL)                 /*!< DMACSYNC11 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SYNC_DMACSYNC12_Pos         (12UL)                    /*!< DMACSYNC12 (Bit 12)                                   */
#define GPDMA_SYNC_DMACSYNC12_Msk         (0x1000UL)                /*!< DMACSYNC12 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SYNC_DMACSYNC13_Pos         (13UL)                    /*!< DMACSYNC13 (Bit 13)                                   */
#define GPDMA_SYNC_DMACSYNC13_Msk         (0x2000UL)                /*!< DMACSYNC13 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SYNC_DMACSYNC14_Pos         (14UL)                    /*!< DMACSYNC14 (Bit 14)                                   */
#define GPDMA_SYNC_DMACSYNC14_Msk         (0x4000UL)                /*!< DMACSYNC14 (Bitfield-Mask: 0x01)                      */
#define GPDMA_SYNC_DMACSYNC15_Pos         (15UL)                    /*!< DMACSYNC15 (Bit 15)                                   */
#define GPDMA_SYNC_DMACSYNC15_Msk         (0x8000UL)                /*!< DMACSYNC15 (Bitfield-Mask: 0x01)                      */
/* =======================================================  SRCADDR0  ======================================================== */
#define GPDMA_SRCADDR0_SRCADDR_Pos        (0UL)                     /*!< SRCADDR (Bit 0)                                       */
#define GPDMA_SRCADDR0_SRCADDR_Msk        (0xffffffffUL)            /*!< SRCADDR (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  SRCADDR1  ======================================================== */
#define GPDMA_SRCADDR1_SRCADDR_Pos        (0UL)                     /*!< SRCADDR (Bit 0)                                       */
#define GPDMA_SRCADDR1_SRCADDR_Msk        (0xffffffffUL)            /*!< SRCADDR (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  SRCADDR2  ======================================================== */
#define GPDMA_SRCADDR2_SRCADDR_Pos        (0UL)                     /*!< SRCADDR (Bit 0)                                       */
#define GPDMA_SRCADDR2_SRCADDR_Msk        (0xffffffffUL)            /*!< SRCADDR (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  SRCADDR3  ======================================================== */
#define GPDMA_SRCADDR3_SRCADDR_Pos        (0UL)                     /*!< SRCADDR (Bit 0)                                       */
#define GPDMA_SRCADDR3_SRCADDR_Msk        (0xffffffffUL)            /*!< SRCADDR (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  SRCADDR4  ======================================================== */
#define GPDMA_SRCADDR4_SRCADDR_Pos        (0UL)                     /*!< SRCADDR (Bit 0)                                       */
#define GPDMA_SRCADDR4_SRCADDR_Msk        (0xffffffffUL)            /*!< SRCADDR (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  SRCADDR5  ======================================================== */
#define GPDMA_SRCADDR5_SRCADDR_Pos        (0UL)                     /*!< SRCADDR (Bit 0)                                       */
#define GPDMA_SRCADDR5_SRCADDR_Msk        (0xffffffffUL)            /*!< SRCADDR (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  SRCADDR6  ======================================================== */
#define GPDMA_SRCADDR6_SRCADDR_Pos        (0UL)                     /*!< SRCADDR (Bit 0)                                       */
#define GPDMA_SRCADDR6_SRCADDR_Msk        (0xffffffffUL)            /*!< SRCADDR (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  SRCADDR7  ======================================================== */
#define GPDMA_SRCADDR7_SRCADDR_Pos        (0UL)                     /*!< SRCADDR (Bit 0)                                       */
#define GPDMA_SRCADDR7_SRCADDR_Msk        (0xffffffffUL)            /*!< SRCADDR (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  DESTADDR0  ======================================================= */
#define GPDMA_DESTADDR0_DESTADDR_Pos      (0UL)                     /*!< DESTADDR (Bit 0)                                      */
#define GPDMA_DESTADDR0_DESTADDR_Msk      (0xffffffffUL)            /*!< DESTADDR (Bitfield-Mask: 0xffffffff)                  */
/* =======================================================  DESTADDR1  ======================================================= */
#define GPDMA_DESTADDR1_DESTADDR_Pos      (0UL)                     /*!< DESTADDR (Bit 0)                                      */
#define GPDMA_DESTADDR1_DESTADDR_Msk      (0xffffffffUL)            /*!< DESTADDR (Bitfield-Mask: 0xffffffff)                  */
/* =======================================================  DESTADDR2  ======================================================= */
#define GPDMA_DESTADDR2_DESTADDR_Pos      (0UL)                     /*!< DESTADDR (Bit 0)                                      */
#define GPDMA_DESTADDR2_DESTADDR_Msk      (0xffffffffUL)            /*!< DESTADDR (Bitfield-Mask: 0xffffffff)                  */
/* =======================================================  DESTADDR3  ======================================================= */
#define GPDMA_DESTADDR3_DESTADDR_Pos      (0UL)                     /*!< DESTADDR (Bit 0)                                      */
#define GPDMA_DESTADDR3_DESTADDR_Msk      (0xffffffffUL)            /*!< DESTADDR (Bitfield-Mask: 0xffffffff)                  */
/* =======================================================  DESTADDR4  ======================================================= */
#define GPDMA_DESTADDR4_DESTADDR_Pos      (0UL)                     /*!< DESTADDR (Bit 0)                                      */
#define GPDMA_DESTADDR4_DESTADDR_Msk      (0xffffffffUL)            /*!< DESTADDR (Bitfield-Mask: 0xffffffff)                  */
/* =======================================================  DESTADDR5  ======================================================= */
#define GPDMA_DESTADDR5_DESTADDR_Pos      (0UL)                     /*!< DESTADDR (Bit 0)                                      */
#define GPDMA_DESTADDR5_DESTADDR_Msk      (0xffffffffUL)            /*!< DESTADDR (Bitfield-Mask: 0xffffffff)                  */
/* =======================================================  DESTADDR6  ======================================================= */
#define GPDMA_DESTADDR6_DESTADDR_Pos      (0UL)                     /*!< DESTADDR (Bit 0)                                      */
#define GPDMA_DESTADDR6_DESTADDR_Msk      (0xffffffffUL)            /*!< DESTADDR (Bitfield-Mask: 0xffffffff)                  */
/* =======================================================  DESTADDR7  ======================================================= */
#define GPDMA_DESTADDR7_DESTADDR_Pos      (0UL)                     /*!< DESTADDR (Bit 0)                                      */
#define GPDMA_DESTADDR7_DESTADDR_Msk      (0xffffffffUL)            /*!< DESTADDR (Bitfield-Mask: 0xffffffff)                  */
/* =========================================================  LLI0  ========================================================== */
#define GPDMA_LLI0_LLI_Pos                (2UL)                     /*!< LLI (Bit 2)                                           */
#define GPDMA_LLI0_LLI_Msk                (0xfffffffcUL)            /*!< LLI (Bitfield-Mask: 0x3fffffff)                       */
/* =========================================================  LLI1  ========================================================== */
#define GPDMA_LLI1_LLI_Pos                (2UL)                     /*!< LLI (Bit 2)                                           */
#define GPDMA_LLI1_LLI_Msk                (0xfffffffcUL)            /*!< LLI (Bitfield-Mask: 0x3fffffff)                       */
/* =========================================================  LLI2  ========================================================== */
#define GPDMA_LLI2_LLI_Pos                (2UL)                     /*!< LLI (Bit 2)                                           */
#define GPDMA_LLI2_LLI_Msk                (0xfffffffcUL)            /*!< LLI (Bitfield-Mask: 0x3fffffff)                       */
/* =========================================================  LLI3  ========================================================== */
#define GPDMA_LLI3_LLI_Pos                (2UL)                     /*!< LLI (Bit 2)                                           */
#define GPDMA_LLI3_LLI_Msk                (0xfffffffcUL)            /*!< LLI (Bitfield-Mask: 0x3fffffff)                       */
/* =========================================================  LLI4  ========================================================== */
#define GPDMA_LLI4_LLI_Pos                (2UL)                     /*!< LLI (Bit 2)                                           */
#define GPDMA_LLI4_LLI_Msk                (0xfffffffcUL)            /*!< LLI (Bitfield-Mask: 0x3fffffff)                       */
/* =========================================================  LLI5  ========================================================== */
#define GPDMA_LLI5_LLI_Pos                (2UL)                     /*!< LLI (Bit 2)                                           */
#define GPDMA_LLI5_LLI_Msk                (0xfffffffcUL)            /*!< LLI (Bitfield-Mask: 0x3fffffff)                       */
/* =========================================================  LLI6  ========================================================== */
#define GPDMA_LLI6_LLI_Pos                (2UL)                     /*!< LLI (Bit 2)                                           */
#define GPDMA_LLI6_LLI_Msk                (0xfffffffcUL)            /*!< LLI (Bitfield-Mask: 0x3fffffff)                       */
/* =========================================================  LLI7  ========================================================== */
#define GPDMA_LLI7_LLI_Pos                (2UL)                     /*!< LLI (Bit 2)                                           */
#define GPDMA_LLI7_LLI_Msk                (0xfffffffcUL)            /*!< LLI (Bitfield-Mask: 0x3fffffff)                       */
/* =======================================================  CONTROL0  ======================================================== */
#define GPDMA_CONTROL0_TRANSFERSIZE_Pos   (0UL)                     /*!< TRANSFERSIZE (Bit 0)                                  */
#define GPDMA_CONTROL0_TRANSFERSIZE_Msk   (0xfffUL)                 /*!< TRANSFERSIZE (Bitfield-Mask: 0xfff)                   */
#define GPDMA_CONTROL0_SBSIZE_Pos         (12UL)                    /*!< SBSIZE (Bit 12)                                       */
#define GPDMA_CONTROL0_SBSIZE_Msk         (0x7000UL)                /*!< SBSIZE (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL0_DBSIZE_Pos         (15UL)                    /*!< DBSIZE (Bit 15)                                       */
#define GPDMA_CONTROL0_DBSIZE_Msk         (0x38000UL)               /*!< DBSIZE (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL0_SWIDTH_Pos         (18UL)                    /*!< SWIDTH (Bit 18)                                       */
#define GPDMA_CONTROL0_SWIDTH_Msk         (0x1c0000UL)              /*!< SWIDTH (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL0_DWIDTH_Pos         (21UL)                    /*!< DWIDTH (Bit 21)                                       */
#define GPDMA_CONTROL0_DWIDTH_Msk         (0xe00000UL)              /*!< DWIDTH (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL0_SI_Pos             (26UL)                    /*!< SI (Bit 26)                                           */
#define GPDMA_CONTROL0_SI_Msk             (0x4000000UL)             /*!< SI (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONTROL0_DI_Pos             (27UL)                    /*!< DI (Bit 27)                                           */
#define GPDMA_CONTROL0_DI_Msk             (0x8000000UL)             /*!< DI (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONTROL0_PROT1_Pos          (28UL)                    /*!< PROT1 (Bit 28)                                        */
#define GPDMA_CONTROL0_PROT1_Msk          (0x10000000UL)            /*!< PROT1 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL0_PROT2_Pos          (29UL)                    /*!< PROT2 (Bit 29)                                        */
#define GPDMA_CONTROL0_PROT2_Msk          (0x20000000UL)            /*!< PROT2 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL0_PROT3_Pos          (30UL)                    /*!< PROT3 (Bit 30)                                        */
#define GPDMA_CONTROL0_PROT3_Msk          (0x40000000UL)            /*!< PROT3 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL0_I_Pos              (31UL)                    /*!< I (Bit 31)                                            */
#define GPDMA_CONTROL0_I_Msk              (0x80000000UL)            /*!< I (Bitfield-Mask: 0x01)                               */
/* =======================================================  CONTROL1  ======================================================== */
#define GPDMA_CONTROL1_TRANSFERSIZE_Pos   (0UL)                     /*!< TRANSFERSIZE (Bit 0)                                  */
#define GPDMA_CONTROL1_TRANSFERSIZE_Msk   (0xfffUL)                 /*!< TRANSFERSIZE (Bitfield-Mask: 0xfff)                   */
#define GPDMA_CONTROL1_SBSIZE_Pos         (12UL)                    /*!< SBSIZE (Bit 12)                                       */
#define GPDMA_CONTROL1_SBSIZE_Msk         (0x7000UL)                /*!< SBSIZE (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL1_DBSIZE_Pos         (15UL)                    /*!< DBSIZE (Bit 15)                                       */
#define GPDMA_CONTROL1_DBSIZE_Msk         (0x38000UL)               /*!< DBSIZE (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL1_SWIDTH_Pos         (18UL)                    /*!< SWIDTH (Bit 18)                                       */
#define GPDMA_CONTROL1_SWIDTH_Msk         (0x1c0000UL)              /*!< SWIDTH (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL1_DWIDTH_Pos         (21UL)                    /*!< DWIDTH (Bit 21)                                       */
#define GPDMA_CONTROL1_DWIDTH_Msk         (0xe00000UL)              /*!< DWIDTH (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL1_SI_Pos             (26UL)                    /*!< SI (Bit 26)                                           */
#define GPDMA_CONTROL1_SI_Msk             (0x4000000UL)             /*!< SI (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONTROL1_DI_Pos             (27UL)                    /*!< DI (Bit 27)                                           */
#define GPDMA_CONTROL1_DI_Msk             (0x8000000UL)             /*!< DI (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONTROL1_PROT1_Pos          (28UL)                    /*!< PROT1 (Bit 28)                                        */
#define GPDMA_CONTROL1_PROT1_Msk          (0x10000000UL)            /*!< PROT1 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL1_PROT2_Pos          (29UL)                    /*!< PROT2 (Bit 29)                                        */
#define GPDMA_CONTROL1_PROT2_Msk          (0x20000000UL)            /*!< PROT2 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL1_PROT3_Pos          (30UL)                    /*!< PROT3 (Bit 30)                                        */
#define GPDMA_CONTROL1_PROT3_Msk          (0x40000000UL)            /*!< PROT3 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL1_I_Pos              (31UL)                    /*!< I (Bit 31)                                            */
#define GPDMA_CONTROL1_I_Msk              (0x80000000UL)            /*!< I (Bitfield-Mask: 0x01)                               */
/* =======================================================  CONTROL2  ======================================================== */
#define GPDMA_CONTROL2_TRANSFERSIZE_Pos   (0UL)                     /*!< TRANSFERSIZE (Bit 0)                                  */
#define GPDMA_CONTROL2_TRANSFERSIZE_Msk   (0xfffUL)                 /*!< TRANSFERSIZE (Bitfield-Mask: 0xfff)                   */
#define GPDMA_CONTROL2_SBSIZE_Pos         (12UL)                    /*!< SBSIZE (Bit 12)                                       */
#define GPDMA_CONTROL2_SBSIZE_Msk         (0x7000UL)                /*!< SBSIZE (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL2_DBSIZE_Pos         (15UL)                    /*!< DBSIZE (Bit 15)                                       */
#define GPDMA_CONTROL2_DBSIZE_Msk         (0x38000UL)               /*!< DBSIZE (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL2_SWIDTH_Pos         (18UL)                    /*!< SWIDTH (Bit 18)                                       */
#define GPDMA_CONTROL2_SWIDTH_Msk         (0x1c0000UL)              /*!< SWIDTH (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL2_DWIDTH_Pos         (21UL)                    /*!< DWIDTH (Bit 21)                                       */
#define GPDMA_CONTROL2_DWIDTH_Msk         (0xe00000UL)              /*!< DWIDTH (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL2_SI_Pos             (26UL)                    /*!< SI (Bit 26)                                           */
#define GPDMA_CONTROL2_SI_Msk             (0x4000000UL)             /*!< SI (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONTROL2_DI_Pos             (27UL)                    /*!< DI (Bit 27)                                           */
#define GPDMA_CONTROL2_DI_Msk             (0x8000000UL)             /*!< DI (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONTROL2_PROT1_Pos          (28UL)                    /*!< PROT1 (Bit 28)                                        */
#define GPDMA_CONTROL2_PROT1_Msk          (0x10000000UL)            /*!< PROT1 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL2_PROT2_Pos          (29UL)                    /*!< PROT2 (Bit 29)                                        */
#define GPDMA_CONTROL2_PROT2_Msk          (0x20000000UL)            /*!< PROT2 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL2_PROT3_Pos          (30UL)                    /*!< PROT3 (Bit 30)                                        */
#define GPDMA_CONTROL2_PROT3_Msk          (0x40000000UL)            /*!< PROT3 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL2_I_Pos              (31UL)                    /*!< I (Bit 31)                                            */
#define GPDMA_CONTROL2_I_Msk              (0x80000000UL)            /*!< I (Bitfield-Mask: 0x01)                               */
/* =======================================================  CONTROL3  ======================================================== */
#define GPDMA_CONTROL3_TRANSFERSIZE_Pos   (0UL)                     /*!< TRANSFERSIZE (Bit 0)                                  */
#define GPDMA_CONTROL3_TRANSFERSIZE_Msk   (0xfffUL)                 /*!< TRANSFERSIZE (Bitfield-Mask: 0xfff)                   */
#define GPDMA_CONTROL3_SBSIZE_Pos         (12UL)                    /*!< SBSIZE (Bit 12)                                       */
#define GPDMA_CONTROL3_SBSIZE_Msk         (0x7000UL)                /*!< SBSIZE (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL3_DBSIZE_Pos         (15UL)                    /*!< DBSIZE (Bit 15)                                       */
#define GPDMA_CONTROL3_DBSIZE_Msk         (0x38000UL)               /*!< DBSIZE (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL3_SWIDTH_Pos         (18UL)                    /*!< SWIDTH (Bit 18)                                       */
#define GPDMA_CONTROL3_SWIDTH_Msk         (0x1c0000UL)              /*!< SWIDTH (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL3_DWIDTH_Pos         (21UL)                    /*!< DWIDTH (Bit 21)                                       */
#define GPDMA_CONTROL3_DWIDTH_Msk         (0xe00000UL)              /*!< DWIDTH (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL3_SI_Pos             (26UL)                    /*!< SI (Bit 26)                                           */
#define GPDMA_CONTROL3_SI_Msk             (0x4000000UL)             /*!< SI (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONTROL3_DI_Pos             (27UL)                    /*!< DI (Bit 27)                                           */
#define GPDMA_CONTROL3_DI_Msk             (0x8000000UL)             /*!< DI (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONTROL3_PROT1_Pos          (28UL)                    /*!< PROT1 (Bit 28)                                        */
#define GPDMA_CONTROL3_PROT1_Msk          (0x10000000UL)            /*!< PROT1 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL3_PROT2_Pos          (29UL)                    /*!< PROT2 (Bit 29)                                        */
#define GPDMA_CONTROL3_PROT2_Msk          (0x20000000UL)            /*!< PROT2 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL3_PROT3_Pos          (30UL)                    /*!< PROT3 (Bit 30)                                        */
#define GPDMA_CONTROL3_PROT3_Msk          (0x40000000UL)            /*!< PROT3 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL3_I_Pos              (31UL)                    /*!< I (Bit 31)                                            */
#define GPDMA_CONTROL3_I_Msk              (0x80000000UL)            /*!< I (Bitfield-Mask: 0x01)                               */
/* =======================================================  CONTROL4  ======================================================== */
#define GPDMA_CONTROL4_TRANSFERSIZE_Pos   (0UL)                     /*!< TRANSFERSIZE (Bit 0)                                  */
#define GPDMA_CONTROL4_TRANSFERSIZE_Msk   (0xfffUL)                 /*!< TRANSFERSIZE (Bitfield-Mask: 0xfff)                   */
#define GPDMA_CONTROL4_SBSIZE_Pos         (12UL)                    /*!< SBSIZE (Bit 12)                                       */
#define GPDMA_CONTROL4_SBSIZE_Msk         (0x7000UL)                /*!< SBSIZE (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL4_DBSIZE_Pos         (15UL)                    /*!< DBSIZE (Bit 15)                                       */
#define GPDMA_CONTROL4_DBSIZE_Msk         (0x38000UL)               /*!< DBSIZE (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL4_SWIDTH_Pos         (18UL)                    /*!< SWIDTH (Bit 18)                                       */
#define GPDMA_CONTROL4_SWIDTH_Msk         (0x1c0000UL)              /*!< SWIDTH (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL4_DWIDTH_Pos         (21UL)                    /*!< DWIDTH (Bit 21)                                       */
#define GPDMA_CONTROL4_DWIDTH_Msk         (0xe00000UL)              /*!< DWIDTH (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL4_SI_Pos             (26UL)                    /*!< SI (Bit 26)                                           */
#define GPDMA_CONTROL4_SI_Msk             (0x4000000UL)             /*!< SI (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONTROL4_DI_Pos             (27UL)                    /*!< DI (Bit 27)                                           */
#define GPDMA_CONTROL4_DI_Msk             (0x8000000UL)             /*!< DI (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONTROL4_PROT1_Pos          (28UL)                    /*!< PROT1 (Bit 28)                                        */
#define GPDMA_CONTROL4_PROT1_Msk          (0x10000000UL)            /*!< PROT1 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL4_PROT2_Pos          (29UL)                    /*!< PROT2 (Bit 29)                                        */
#define GPDMA_CONTROL4_PROT2_Msk          (0x20000000UL)            /*!< PROT2 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL4_PROT3_Pos          (30UL)                    /*!< PROT3 (Bit 30)                                        */
#define GPDMA_CONTROL4_PROT3_Msk          (0x40000000UL)            /*!< PROT3 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL4_I_Pos              (31UL)                    /*!< I (Bit 31)                                            */
#define GPDMA_CONTROL4_I_Msk              (0x80000000UL)            /*!< I (Bitfield-Mask: 0x01)                               */
/* =======================================================  CONTROL5  ======================================================== */
#define GPDMA_CONTROL5_TRANSFERSIZE_Pos   (0UL)                     /*!< TRANSFERSIZE (Bit 0)                                  */
#define GPDMA_CONTROL5_TRANSFERSIZE_Msk   (0xfffUL)                 /*!< TRANSFERSIZE (Bitfield-Mask: 0xfff)                   */
#define GPDMA_CONTROL5_SBSIZE_Pos         (12UL)                    /*!< SBSIZE (Bit 12)                                       */
#define GPDMA_CONTROL5_SBSIZE_Msk         (0x7000UL)                /*!< SBSIZE (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL5_DBSIZE_Pos         (15UL)                    /*!< DBSIZE (Bit 15)                                       */
#define GPDMA_CONTROL5_DBSIZE_Msk         (0x38000UL)               /*!< DBSIZE (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL5_SWIDTH_Pos         (18UL)                    /*!< SWIDTH (Bit 18)                                       */
#define GPDMA_CONTROL5_SWIDTH_Msk         (0x1c0000UL)              /*!< SWIDTH (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL5_DWIDTH_Pos         (21UL)                    /*!< DWIDTH (Bit 21)                                       */
#define GPDMA_CONTROL5_DWIDTH_Msk         (0xe00000UL)              /*!< DWIDTH (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL5_SI_Pos             (26UL)                    /*!< SI (Bit 26)                                           */
#define GPDMA_CONTROL5_SI_Msk             (0x4000000UL)             /*!< SI (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONTROL5_DI_Pos             (27UL)                    /*!< DI (Bit 27)                                           */
#define GPDMA_CONTROL5_DI_Msk             (0x8000000UL)             /*!< DI (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONTROL5_PROT1_Pos          (28UL)                    /*!< PROT1 (Bit 28)                                        */
#define GPDMA_CONTROL5_PROT1_Msk          (0x10000000UL)            /*!< PROT1 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL5_PROT2_Pos          (29UL)                    /*!< PROT2 (Bit 29)                                        */
#define GPDMA_CONTROL5_PROT2_Msk          (0x20000000UL)            /*!< PROT2 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL5_PROT3_Pos          (30UL)                    /*!< PROT3 (Bit 30)                                        */
#define GPDMA_CONTROL5_PROT3_Msk          (0x40000000UL)            /*!< PROT3 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL5_I_Pos              (31UL)                    /*!< I (Bit 31)                                            */
#define GPDMA_CONTROL5_I_Msk              (0x80000000UL)            /*!< I (Bitfield-Mask: 0x01)                               */
/* =======================================================  CONTROL6  ======================================================== */
#define GPDMA_CONTROL6_TRANSFERSIZE_Pos   (0UL)                     /*!< TRANSFERSIZE (Bit 0)                                  */
#define GPDMA_CONTROL6_TRANSFERSIZE_Msk   (0xfffUL)                 /*!< TRANSFERSIZE (Bitfield-Mask: 0xfff)                   */
#define GPDMA_CONTROL6_SBSIZE_Pos         (12UL)                    /*!< SBSIZE (Bit 12)                                       */
#define GPDMA_CONTROL6_SBSIZE_Msk         (0x7000UL)                /*!< SBSIZE (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL6_DBSIZE_Pos         (15UL)                    /*!< DBSIZE (Bit 15)                                       */
#define GPDMA_CONTROL6_DBSIZE_Msk         (0x38000UL)               /*!< DBSIZE (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL6_SWIDTH_Pos         (18UL)                    /*!< SWIDTH (Bit 18)                                       */
#define GPDMA_CONTROL6_SWIDTH_Msk         (0x1c0000UL)              /*!< SWIDTH (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL6_DWIDTH_Pos         (21UL)                    /*!< DWIDTH (Bit 21)                                       */
#define GPDMA_CONTROL6_DWIDTH_Msk         (0xe00000UL)              /*!< DWIDTH (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL6_SI_Pos             (26UL)                    /*!< SI (Bit 26)                                           */
#define GPDMA_CONTROL6_SI_Msk             (0x4000000UL)             /*!< SI (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONTROL6_DI_Pos             (27UL)                    /*!< DI (Bit 27)                                           */
#define GPDMA_CONTROL6_DI_Msk             (0x8000000UL)             /*!< DI (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONTROL6_PROT1_Pos          (28UL)                    /*!< PROT1 (Bit 28)                                        */
#define GPDMA_CONTROL6_PROT1_Msk          (0x10000000UL)            /*!< PROT1 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL6_PROT2_Pos          (29UL)                    /*!< PROT2 (Bit 29)                                        */
#define GPDMA_CONTROL6_PROT2_Msk          (0x20000000UL)            /*!< PROT2 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL6_PROT3_Pos          (30UL)                    /*!< PROT3 (Bit 30)                                        */
#define GPDMA_CONTROL6_PROT3_Msk          (0x40000000UL)            /*!< PROT3 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL6_I_Pos              (31UL)                    /*!< I (Bit 31)                                            */
#define GPDMA_CONTROL6_I_Msk              (0x80000000UL)            /*!< I (Bitfield-Mask: 0x01)                               */
/* =======================================================  CONTROL7  ======================================================== */
#define GPDMA_CONTROL7_TRANSFERSIZE_Pos   (0UL)                     /*!< TRANSFERSIZE (Bit 0)                                  */
#define GPDMA_CONTROL7_TRANSFERSIZE_Msk   (0xfffUL)                 /*!< TRANSFERSIZE (Bitfield-Mask: 0xfff)                   */
#define GPDMA_CONTROL7_SBSIZE_Pos         (12UL)                    /*!< SBSIZE (Bit 12)                                       */
#define GPDMA_CONTROL7_SBSIZE_Msk         (0x7000UL)                /*!< SBSIZE (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL7_DBSIZE_Pos         (15UL)                    /*!< DBSIZE (Bit 15)                                       */
#define GPDMA_CONTROL7_DBSIZE_Msk         (0x38000UL)               /*!< DBSIZE (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL7_SWIDTH_Pos         (18UL)                    /*!< SWIDTH (Bit 18)                                       */
#define GPDMA_CONTROL7_SWIDTH_Msk         (0x1c0000UL)              /*!< SWIDTH (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL7_DWIDTH_Pos         (21UL)                    /*!< DWIDTH (Bit 21)                                       */
#define GPDMA_CONTROL7_DWIDTH_Msk         (0xe00000UL)              /*!< DWIDTH (Bitfield-Mask: 0x07)                          */
#define GPDMA_CONTROL7_SI_Pos             (26UL)                    /*!< SI (Bit 26)                                           */
#define GPDMA_CONTROL7_SI_Msk             (0x4000000UL)             /*!< SI (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONTROL7_DI_Pos             (27UL)                    /*!< DI (Bit 27)                                           */
#define GPDMA_CONTROL7_DI_Msk             (0x8000000UL)             /*!< DI (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONTROL7_PROT1_Pos          (28UL)                    /*!< PROT1 (Bit 28)                                        */
#define GPDMA_CONTROL7_PROT1_Msk          (0x10000000UL)            /*!< PROT1 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL7_PROT2_Pos          (29UL)                    /*!< PROT2 (Bit 29)                                        */
#define GPDMA_CONTROL7_PROT2_Msk          (0x20000000UL)            /*!< PROT2 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL7_PROT3_Pos          (30UL)                    /*!< PROT3 (Bit 30)                                        */
#define GPDMA_CONTROL7_PROT3_Msk          (0x40000000UL)            /*!< PROT3 (Bitfield-Mask: 0x01)                           */
#define GPDMA_CONTROL7_I_Pos              (31UL)                    /*!< I (Bit 31)                                            */
#define GPDMA_CONTROL7_I_Msk              (0x80000000UL)            /*!< I (Bitfield-Mask: 0x01)                               */
/* ========================================================  CONFIG0  ======================================================== */
#define GPDMA_CONFIG0_E_Pos               (0UL)                     /*!< E (Bit 0)                                             */
#define GPDMA_CONFIG0_E_Msk               (0x1UL)                   /*!< E (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG0_SRCPERIPHERAL_Pos   (1UL)                     /*!< SRCPERIPHERAL (Bit 1)                                 */
#define GPDMA_CONFIG0_SRCPERIPHERAL_Msk   (0x3eUL)                  /*!< SRCPERIPHERAL (Bitfield-Mask: 0x1f)                   */
#define GPDMA_CONFIG0_DESTPERIPHERAL_Pos  (6UL)                     /*!< DESTPERIPHERAL (Bit 6)                                */
#define GPDMA_CONFIG0_DESTPERIPHERAL_Msk  (0x7c0UL)                 /*!< DESTPERIPHERAL (Bitfield-Mask: 0x1f)                  */
#define GPDMA_CONFIG0_TRANSFERTYPE_Pos    (11UL)                    /*!< TRANSFERTYPE (Bit 11)                                 */
#define GPDMA_CONFIG0_TRANSFERTYPE_Msk    (0x3800UL)                /*!< TRANSFERTYPE (Bitfield-Mask: 0x07)                    */
#define GPDMA_CONFIG0_IE_Pos              (14UL)                    /*!< IE (Bit 14)                                           */
#define GPDMA_CONFIG0_IE_Msk              (0x4000UL)                /*!< IE (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONFIG0_ITC_Pos             (15UL)                    /*!< ITC (Bit 15)                                          */
#define GPDMA_CONFIG0_ITC_Msk             (0x8000UL)                /*!< ITC (Bitfield-Mask: 0x01)                             */
#define GPDMA_CONFIG0_L_Pos               (16UL)                    /*!< L (Bit 16)                                            */
#define GPDMA_CONFIG0_L_Msk               (0x10000UL)               /*!< L (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG0_A_Pos               (17UL)                    /*!< A (Bit 17)                                            */
#define GPDMA_CONFIG0_A_Msk               (0x20000UL)               /*!< A (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG0_H_Pos               (18UL)                    /*!< H (Bit 18)                                            */
#define GPDMA_CONFIG0_H_Msk               (0x40000UL)               /*!< H (Bitfield-Mask: 0x01)                               */
/* ========================================================  CONFIG1  ======================================================== */
#define GPDMA_CONFIG1_E_Pos               (0UL)                     /*!< E (Bit 0)                                             */
#define GPDMA_CONFIG1_E_Msk               (0x1UL)                   /*!< E (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG1_SRCPERIPHERAL_Pos   (1UL)                     /*!< SRCPERIPHERAL (Bit 1)                                 */
#define GPDMA_CONFIG1_SRCPERIPHERAL_Msk   (0x3eUL)                  /*!< SRCPERIPHERAL (Bitfield-Mask: 0x1f)                   */
#define GPDMA_CONFIG1_DESTPERIPHERAL_Pos  (6UL)                     /*!< DESTPERIPHERAL (Bit 6)                                */
#define GPDMA_CONFIG1_DESTPERIPHERAL_Msk  (0x7c0UL)                 /*!< DESTPERIPHERAL (Bitfield-Mask: 0x1f)                  */
#define GPDMA_CONFIG1_TRANSFERTYPE_Pos    (11UL)                    /*!< TRANSFERTYPE (Bit 11)                                 */
#define GPDMA_CONFIG1_TRANSFERTYPE_Msk    (0x3800UL)                /*!< TRANSFERTYPE (Bitfield-Mask: 0x07)                    */
#define GPDMA_CONFIG1_IE_Pos              (14UL)                    /*!< IE (Bit 14)                                           */
#define GPDMA_CONFIG1_IE_Msk              (0x4000UL)                /*!< IE (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONFIG1_ITC_Pos             (15UL)                    /*!< ITC (Bit 15)                                          */
#define GPDMA_CONFIG1_ITC_Msk             (0x8000UL)                /*!< ITC (Bitfield-Mask: 0x01)                             */
#define GPDMA_CONFIG1_L_Pos               (16UL)                    /*!< L (Bit 16)                                            */
#define GPDMA_CONFIG1_L_Msk               (0x10000UL)               /*!< L (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG1_A_Pos               (17UL)                    /*!< A (Bit 17)                                            */
#define GPDMA_CONFIG1_A_Msk               (0x20000UL)               /*!< A (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG1_H_Pos               (18UL)                    /*!< H (Bit 18)                                            */
#define GPDMA_CONFIG1_H_Msk               (0x40000UL)               /*!< H (Bitfield-Mask: 0x01)                               */
/* ========================================================  CONFIG2  ======================================================== */
#define GPDMA_CONFIG2_E_Pos               (0UL)                     /*!< E (Bit 0)                                             */
#define GPDMA_CONFIG2_E_Msk               (0x1UL)                   /*!< E (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG2_SRCPERIPHERAL_Pos   (1UL)                     /*!< SRCPERIPHERAL (Bit 1)                                 */
#define GPDMA_CONFIG2_SRCPERIPHERAL_Msk   (0x3eUL)                  /*!< SRCPERIPHERAL (Bitfield-Mask: 0x1f)                   */
#define GPDMA_CONFIG2_DESTPERIPHERAL_Pos  (6UL)                     /*!< DESTPERIPHERAL (Bit 6)                                */
#define GPDMA_CONFIG2_DESTPERIPHERAL_Msk  (0x7c0UL)                 /*!< DESTPERIPHERAL (Bitfield-Mask: 0x1f)                  */
#define GPDMA_CONFIG2_TRANSFERTYPE_Pos    (11UL)                    /*!< TRANSFERTYPE (Bit 11)                                 */
#define GPDMA_CONFIG2_TRANSFERTYPE_Msk    (0x3800UL)                /*!< TRANSFERTYPE (Bitfield-Mask: 0x07)                    */
#define GPDMA_CONFIG2_IE_Pos              (14UL)                    /*!< IE (Bit 14)                                           */
#define GPDMA_CONFIG2_IE_Msk              (0x4000UL)                /*!< IE (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONFIG2_ITC_Pos             (15UL)                    /*!< ITC (Bit 15)                                          */
#define GPDMA_CONFIG2_ITC_Msk             (0x8000UL)                /*!< ITC (Bitfield-Mask: 0x01)                             */
#define GPDMA_CONFIG2_L_Pos               (16UL)                    /*!< L (Bit 16)                                            */
#define GPDMA_CONFIG2_L_Msk               (0x10000UL)               /*!< L (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG2_A_Pos               (17UL)                    /*!< A (Bit 17)                                            */
#define GPDMA_CONFIG2_A_Msk               (0x20000UL)               /*!< A (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG2_H_Pos               (18UL)                    /*!< H (Bit 18)                                            */
#define GPDMA_CONFIG2_H_Msk               (0x40000UL)               /*!< H (Bitfield-Mask: 0x01)                               */
/* ========================================================  CONFIG3  ======================================================== */
#define GPDMA_CONFIG3_E_Pos               (0UL)                     /*!< E (Bit 0)                                             */
#define GPDMA_CONFIG3_E_Msk               (0x1UL)                   /*!< E (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG3_SRCPERIPHERAL_Pos   (1UL)                     /*!< SRCPERIPHERAL (Bit 1)                                 */
#define GPDMA_CONFIG3_SRCPERIPHERAL_Msk   (0x3eUL)                  /*!< SRCPERIPHERAL (Bitfield-Mask: 0x1f)                   */
#define GPDMA_CONFIG3_DESTPERIPHERAL_Pos  (6UL)                     /*!< DESTPERIPHERAL (Bit 6)                                */
#define GPDMA_CONFIG3_DESTPERIPHERAL_Msk  (0x7c0UL)                 /*!< DESTPERIPHERAL (Bitfield-Mask: 0x1f)                  */
#define GPDMA_CONFIG3_TRANSFERTYPE_Pos    (11UL)                    /*!< TRANSFERTYPE (Bit 11)                                 */
#define GPDMA_CONFIG3_TRANSFERTYPE_Msk    (0x3800UL)                /*!< TRANSFERTYPE (Bitfield-Mask: 0x07)                    */
#define GPDMA_CONFIG3_IE_Pos              (14UL)                    /*!< IE (Bit 14)                                           */
#define GPDMA_CONFIG3_IE_Msk              (0x4000UL)                /*!< IE (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONFIG3_ITC_Pos             (15UL)                    /*!< ITC (Bit 15)                                          */
#define GPDMA_CONFIG3_ITC_Msk             (0x8000UL)                /*!< ITC (Bitfield-Mask: 0x01)                             */
#define GPDMA_CONFIG3_L_Pos               (16UL)                    /*!< L (Bit 16)                                            */
#define GPDMA_CONFIG3_L_Msk               (0x10000UL)               /*!< L (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG3_A_Pos               (17UL)                    /*!< A (Bit 17)                                            */
#define GPDMA_CONFIG3_A_Msk               (0x20000UL)               /*!< A (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG3_H_Pos               (18UL)                    /*!< H (Bit 18)                                            */
#define GPDMA_CONFIG3_H_Msk               (0x40000UL)               /*!< H (Bitfield-Mask: 0x01)                               */
/* ========================================================  CONFIG4  ======================================================== */
#define GPDMA_CONFIG4_E_Pos               (0UL)                     /*!< E (Bit 0)                                             */
#define GPDMA_CONFIG4_E_Msk               (0x1UL)                   /*!< E (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG4_SRCPERIPHERAL_Pos   (1UL)                     /*!< SRCPERIPHERAL (Bit 1)                                 */
#define GPDMA_CONFIG4_SRCPERIPHERAL_Msk   (0x3eUL)                  /*!< SRCPERIPHERAL (Bitfield-Mask: 0x1f)                   */
#define GPDMA_CONFIG4_DESTPERIPHERAL_Pos  (6UL)                     /*!< DESTPERIPHERAL (Bit 6)                                */
#define GPDMA_CONFIG4_DESTPERIPHERAL_Msk  (0x7c0UL)                 /*!< DESTPERIPHERAL (Bitfield-Mask: 0x1f)                  */
#define GPDMA_CONFIG4_TRANSFERTYPE_Pos    (11UL)                    /*!< TRANSFERTYPE (Bit 11)                                 */
#define GPDMA_CONFIG4_TRANSFERTYPE_Msk    (0x3800UL)                /*!< TRANSFERTYPE (Bitfield-Mask: 0x07)                    */
#define GPDMA_CONFIG4_IE_Pos              (14UL)                    /*!< IE (Bit 14)                                           */
#define GPDMA_CONFIG4_IE_Msk              (0x4000UL)                /*!< IE (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONFIG4_ITC_Pos             (15UL)                    /*!< ITC (Bit 15)                                          */
#define GPDMA_CONFIG4_ITC_Msk             (0x8000UL)                /*!< ITC (Bitfield-Mask: 0x01)                             */
#define GPDMA_CONFIG4_L_Pos               (16UL)                    /*!< L (Bit 16)                                            */
#define GPDMA_CONFIG4_L_Msk               (0x10000UL)               /*!< L (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG4_A_Pos               (17UL)                    /*!< A (Bit 17)                                            */
#define GPDMA_CONFIG4_A_Msk               (0x20000UL)               /*!< A (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG4_H_Pos               (18UL)                    /*!< H (Bit 18)                                            */
#define GPDMA_CONFIG4_H_Msk               (0x40000UL)               /*!< H (Bitfield-Mask: 0x01)                               */
/* ========================================================  CONFIG5  ======================================================== */
#define GPDMA_CONFIG5_E_Pos               (0UL)                     /*!< E (Bit 0)                                             */
#define GPDMA_CONFIG5_E_Msk               (0x1UL)                   /*!< E (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG5_SRCPERIPHERAL_Pos   (1UL)                     /*!< SRCPERIPHERAL (Bit 1)                                 */
#define GPDMA_CONFIG5_SRCPERIPHERAL_Msk   (0x3eUL)                  /*!< SRCPERIPHERAL (Bitfield-Mask: 0x1f)                   */
#define GPDMA_CONFIG5_DESTPERIPHERAL_Pos  (6UL)                     /*!< DESTPERIPHERAL (Bit 6)                                */
#define GPDMA_CONFIG5_DESTPERIPHERAL_Msk  (0x7c0UL)                 /*!< DESTPERIPHERAL (Bitfield-Mask: 0x1f)                  */
#define GPDMA_CONFIG5_TRANSFERTYPE_Pos    (11UL)                    /*!< TRANSFERTYPE (Bit 11)                                 */
#define GPDMA_CONFIG5_TRANSFERTYPE_Msk    (0x3800UL)                /*!< TRANSFERTYPE (Bitfield-Mask: 0x07)                    */
#define GPDMA_CONFIG5_IE_Pos              (14UL)                    /*!< IE (Bit 14)                                           */
#define GPDMA_CONFIG5_IE_Msk              (0x4000UL)                /*!< IE (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONFIG5_ITC_Pos             (15UL)                    /*!< ITC (Bit 15)                                          */
#define GPDMA_CONFIG5_ITC_Msk             (0x8000UL)                /*!< ITC (Bitfield-Mask: 0x01)                             */
#define GPDMA_CONFIG5_L_Pos               (16UL)                    /*!< L (Bit 16)                                            */
#define GPDMA_CONFIG5_L_Msk               (0x10000UL)               /*!< L (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG5_A_Pos               (17UL)                    /*!< A (Bit 17)                                            */
#define GPDMA_CONFIG5_A_Msk               (0x20000UL)               /*!< A (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG5_H_Pos               (18UL)                    /*!< H (Bit 18)                                            */
#define GPDMA_CONFIG5_H_Msk               (0x40000UL)               /*!< H (Bitfield-Mask: 0x01)                               */
/* ========================================================  CONFIG6  ======================================================== */
#define GPDMA_CONFIG6_E_Pos               (0UL)                     /*!< E (Bit 0)                                             */
#define GPDMA_CONFIG6_E_Msk               (0x1UL)                   /*!< E (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG6_SRCPERIPHERAL_Pos   (1UL)                     /*!< SRCPERIPHERAL (Bit 1)                                 */
#define GPDMA_CONFIG6_SRCPERIPHERAL_Msk   (0x3eUL)                  /*!< SRCPERIPHERAL (Bitfield-Mask: 0x1f)                   */
#define GPDMA_CONFIG6_DESTPERIPHERAL_Pos  (6UL)                     /*!< DESTPERIPHERAL (Bit 6)                                */
#define GPDMA_CONFIG6_DESTPERIPHERAL_Msk  (0x7c0UL)                 /*!< DESTPERIPHERAL (Bitfield-Mask: 0x1f)                  */
#define GPDMA_CONFIG6_TRANSFERTYPE_Pos    (11UL)                    /*!< TRANSFERTYPE (Bit 11)                                 */
#define GPDMA_CONFIG6_TRANSFERTYPE_Msk    (0x3800UL)                /*!< TRANSFERTYPE (Bitfield-Mask: 0x07)                    */
#define GPDMA_CONFIG6_IE_Pos              (14UL)                    /*!< IE (Bit 14)                                           */
#define GPDMA_CONFIG6_IE_Msk              (0x4000UL)                /*!< IE (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONFIG6_ITC_Pos             (15UL)                    /*!< ITC (Bit 15)                                          */
#define GPDMA_CONFIG6_ITC_Msk             (0x8000UL)                /*!< ITC (Bitfield-Mask: 0x01)                             */
#define GPDMA_CONFIG6_L_Pos               (16UL)                    /*!< L (Bit 16)                                            */
#define GPDMA_CONFIG6_L_Msk               (0x10000UL)               /*!< L (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG6_A_Pos               (17UL)                    /*!< A (Bit 17)                                            */
#define GPDMA_CONFIG6_A_Msk               (0x20000UL)               /*!< A (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG6_H_Pos               (18UL)                    /*!< H (Bit 18)                                            */
#define GPDMA_CONFIG6_H_Msk               (0x40000UL)               /*!< H (Bitfield-Mask: 0x01)                               */
/* ========================================================  CONFIG7  ======================================================== */
#define GPDMA_CONFIG7_E_Pos               (0UL)                     /*!< E (Bit 0)                                             */
#define GPDMA_CONFIG7_E_Msk               (0x1UL)                   /*!< E (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG7_SRCPERIPHERAL_Pos   (1UL)                     /*!< SRCPERIPHERAL (Bit 1)                                 */
#define GPDMA_CONFIG7_SRCPERIPHERAL_Msk   (0x3eUL)                  /*!< SRCPERIPHERAL (Bitfield-Mask: 0x1f)                   */
#define GPDMA_CONFIG7_DESTPERIPHERAL_Pos  (6UL)                     /*!< DESTPERIPHERAL (Bit 6)                                */
#define GPDMA_CONFIG7_DESTPERIPHERAL_Msk  (0x7c0UL)                 /*!< DESTPERIPHERAL (Bitfield-Mask: 0x1f)                  */
#define GPDMA_CONFIG7_TRANSFERTYPE_Pos    (11UL)                    /*!< TRANSFERTYPE (Bit 11)                                 */
#define GPDMA_CONFIG7_TRANSFERTYPE_Msk    (0x3800UL)                /*!< TRANSFERTYPE (Bitfield-Mask: 0x07)                    */
#define GPDMA_CONFIG7_IE_Pos              (14UL)                    /*!< IE (Bit 14)                                           */
#define GPDMA_CONFIG7_IE_Msk              (0x4000UL)                /*!< IE (Bitfield-Mask: 0x01)                              */
#define GPDMA_CONFIG7_ITC_Pos             (15UL)                    /*!< ITC (Bit 15)                                          */
#define GPDMA_CONFIG7_ITC_Msk             (0x8000UL)                /*!< ITC (Bitfield-Mask: 0x01)                             */
#define GPDMA_CONFIG7_L_Pos               (16UL)                    /*!< L (Bit 16)                                            */
#define GPDMA_CONFIG7_L_Msk               (0x10000UL)               /*!< L (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG7_A_Pos               (17UL)                    /*!< A (Bit 17)                                            */
#define GPDMA_CONFIG7_A_Msk               (0x20000UL)               /*!< A (Bitfield-Mask: 0x01)                               */
#define GPDMA_CONFIG7_H_Pos               (18UL)                    /*!< H (Bit 18)                                            */
#define GPDMA_CONFIG7_H_Msk               (0x40000UL)               /*!< H (Bitfield-Mask: 0x01)                               */


/* =========================================================================================================================== */
/* ================                                          LPC_USB                                          ================ */
/* =========================================================================================================================== */

/* =========================================================  INTST  ========================================================= */
#define USB_INTST_TMR_Pos                 (0UL)                     /*!< TMR (Bit 0)                                           */
#define USB_INTST_TMR_Msk                 (0x1UL)                   /*!< TMR (Bitfield-Mask: 0x01)                             */
#define USB_INTST_REMOVE_PU_Pos           (1UL)                     /*!< REMOVE_PU (Bit 1)                                     */
#define USB_INTST_REMOVE_PU_Msk           (0x2UL)                   /*!< REMOVE_PU (Bitfield-Mask: 0x01)                       */
#define USB_INTST_HNP_FAILURE_Pos         (2UL)                     /*!< HNP_FAILURE (Bit 2)                                   */
#define USB_INTST_HNP_FAILURE_Msk         (0x4UL)                   /*!< HNP_FAILURE (Bitfield-Mask: 0x01)                     */
#define USB_INTST_HNP_SUCCESS_Pos         (3UL)                     /*!< HNP_SUCCESS (Bit 3)                                   */
#define USB_INTST_HNP_SUCCESS_Msk         (0x8UL)                   /*!< HNP_SUCCESS (Bitfield-Mask: 0x01)                     */
/* =========================================================  INTEN  ========================================================= */
#define USB_INTEN_TMR_EN_Pos              (0UL)                     /*!< TMR_EN (Bit 0)                                        */
#define USB_INTEN_TMR_EN_Msk              (0x1UL)                   /*!< TMR_EN (Bitfield-Mask: 0x01)                          */
#define USB_INTEN_REMOVE_PU_EN_Pos        (1UL)                     /*!< REMOVE_PU_EN (Bit 1)                                  */
#define USB_INTEN_REMOVE_PU_EN_Msk        (0x2UL)                   /*!< REMOVE_PU_EN (Bitfield-Mask: 0x01)                    */
#define USB_INTEN_HNP_FAILURE_EN_Pos      (2UL)                     /*!< HNP_FAILURE_EN (Bit 2)                                */
#define USB_INTEN_HNP_FAILURE_EN_Msk      (0x4UL)                   /*!< HNP_FAILURE_EN (Bitfield-Mask: 0x01)                  */
#define USB_INTEN_HNP_SUCCES_EN_Pos       (3UL)                     /*!< HNP_SUCCES_EN (Bit 3)                                 */
#define USB_INTEN_HNP_SUCCES_EN_Msk       (0x8UL)                   /*!< HNP_SUCCES_EN (Bitfield-Mask: 0x01)                   */
/* ========================================================  INTSET  ========================================================= */
#define USB_INTSET_TMR_SET_Pos            (0UL)                     /*!< TMR_SET (Bit 0)                                       */
#define USB_INTSET_TMR_SET_Msk            (0x1UL)                   /*!< TMR_SET (Bitfield-Mask: 0x01)                         */
#define USB_INTSET_REMOVE_PU_SET_Pos      (1UL)                     /*!< REMOVE_PU_SET (Bit 1)                                 */
#define USB_INTSET_REMOVE_PU_SET_Msk      (0x2UL)                   /*!< REMOVE_PU_SET (Bitfield-Mask: 0x01)                   */
#define USB_INTSET_HNP_FAILURE_SET_Pos    (2UL)                     /*!< HNP_FAILURE_SET (Bit 2)                               */
#define USB_INTSET_HNP_FAILURE_SET_Msk    (0x4UL)                   /*!< HNP_FAILURE_SET (Bitfield-Mask: 0x01)                 */
#define USB_INTSET_HNP_SUCCES_SET_Pos     (3UL)                     /*!< HNP_SUCCES_SET (Bit 3)                                */
#define USB_INTSET_HNP_SUCCES_SET_Msk     (0x8UL)                   /*!< HNP_SUCCES_SET (Bitfield-Mask: 0x01)                  */
/* ========================================================  INTCLR  ========================================================= */
#define USB_INTCLR_TMR_CLR_Pos            (0UL)                     /*!< TMR_CLR (Bit 0)                                       */
#define USB_INTCLR_TMR_CLR_Msk            (0x1UL)                   /*!< TMR_CLR (Bitfield-Mask: 0x01)                         */
#define USB_INTCLR_REMOVE_PU_CLR_Pos      (1UL)                     /*!< REMOVE_PU_CLR (Bit 1)                                 */
#define USB_INTCLR_REMOVE_PU_CLR_Msk      (0x2UL)                   /*!< REMOVE_PU_CLR (Bitfield-Mask: 0x01)                   */
#define USB_INTCLR_HNP_FAILURE_CLR_Pos    (2UL)                     /*!< HNP_FAILURE_CLR (Bit 2)                               */
#define USB_INTCLR_HNP_FAILURE_CLR_Msk    (0x4UL)                   /*!< HNP_FAILURE_CLR (Bitfield-Mask: 0x01)                 */
#define USB_INTCLR_HNP_SUCCES_CLR_Pos     (3UL)                     /*!< HNP_SUCCES_CLR (Bit 3)                                */
#define USB_INTCLR_HNP_SUCCES_CLR_Msk     (0x8UL)                   /*!< HNP_SUCCES_CLR (Bitfield-Mask: 0x01)                  */
/* ========================================================  STCTRL  ========================================================= */
#define USB_STCTRL_PORT_FUNC_Pos          (0UL)                     /*!< PORT_FUNC (Bit 0)                                     */
#define USB_STCTRL_PORT_FUNC_Msk          (0x3UL)                   /*!< PORT_FUNC (Bitfield-Mask: 0x03)                       */
#define USB_STCTRL_TMR_SCALE_Pos          (2UL)                     /*!< TMR_SCALE (Bit 2)                                     */
#define USB_STCTRL_TMR_SCALE_Msk          (0xcUL)                   /*!< TMR_SCALE (Bitfield-Mask: 0x03)                       */
#define USB_STCTRL_TMR_MODE_Pos           (4UL)                     /*!< TMR_MODE (Bit 4)                                      */
#define USB_STCTRL_TMR_MODE_Msk           (0x10UL)                  /*!< TMR_MODE (Bitfield-Mask: 0x01)                        */
#define USB_STCTRL_TMR_EN_Pos             (5UL)                     /*!< TMR_EN (Bit 5)                                        */
#define USB_STCTRL_TMR_EN_Msk             (0x20UL)                  /*!< TMR_EN (Bitfield-Mask: 0x01)                          */
#define USB_STCTRL_TMR_RST_Pos            (6UL)                     /*!< TMR_RST (Bit 6)                                       */
#define USB_STCTRL_TMR_RST_Msk            (0x40UL)                  /*!< TMR_RST (Bitfield-Mask: 0x01)                         */
#define USB_STCTRL_B_HNP_TRACK_Pos        (8UL)                     /*!< B_HNP_TRACK (Bit 8)                                   */
#define USB_STCTRL_B_HNP_TRACK_Msk        (0x100UL)                 /*!< B_HNP_TRACK (Bitfield-Mask: 0x01)                     */
#define USB_STCTRL_A_HNP_TRACK_Pos        (9UL)                     /*!< A_HNP_TRACK (Bit 9)                                   */
#define USB_STCTRL_A_HNP_TRACK_Msk        (0x200UL)                 /*!< A_HNP_TRACK (Bitfield-Mask: 0x01)                     */
#define USB_STCTRL_PU_REMOVED_Pos         (10UL)                    /*!< PU_REMOVED (Bit 10)                                   */
#define USB_STCTRL_PU_REMOVED_Msk         (0x400UL)                 /*!< PU_REMOVED (Bitfield-Mask: 0x01)                      */
#define USB_STCTRL_TMR_CNT_Pos            (16UL)                    /*!< TMR_CNT (Bit 16)                                      */
#define USB_STCTRL_TMR_CNT_Msk            (0xffff0000UL)            /*!< TMR_CNT (Bitfield-Mask: 0xffff)                       */
/* ==========================================================  TMR  ========================================================== */
#define USB_TMR_TIMEOUT_CNT_Pos           (0UL)                     /*!< TIMEOUT_CNT (Bit 0)                                   */
#define USB_TMR_TIMEOUT_CNT_Msk           (0xffffUL)                /*!< TIMEOUT_CNT (Bitfield-Mask: 0xffff)                   */
/* =======================================================  DEVINTST  ======================================================== */
#define USB_DEVINTST_FRAME_Pos            (0UL)                     /*!< FRAME (Bit 0)                                         */
#define USB_DEVINTST_FRAME_Msk            (0x1UL)                   /*!< FRAME (Bitfield-Mask: 0x01)                           */
#define USB_DEVINTST_EP_FAST_Pos          (1UL)                     /*!< EP_FAST (Bit 1)                                       */
#define USB_DEVINTST_EP_FAST_Msk          (0x2UL)                   /*!< EP_FAST (Bitfield-Mask: 0x01)                         */
#define USB_DEVINTST_EP_SLOW_Pos          (2UL)                     /*!< EP_SLOW (Bit 2)                                       */
#define USB_DEVINTST_EP_SLOW_Msk          (0x4UL)                   /*!< EP_SLOW (Bitfield-Mask: 0x01)                         */
#define USB_DEVINTST_DEV_STAT_Pos         (3UL)                     /*!< DEV_STAT (Bit 3)                                      */
#define USB_DEVINTST_DEV_STAT_Msk         (0x8UL)                   /*!< DEV_STAT (Bitfield-Mask: 0x01)                        */
#define USB_DEVINTST_CCEMPTY_Pos          (4UL)                     /*!< CCEMPTY (Bit 4)                                       */
#define USB_DEVINTST_CCEMPTY_Msk          (0x10UL)                  /*!< CCEMPTY (Bitfield-Mask: 0x01)                         */
#define USB_DEVINTST_CDFULL_Pos           (5UL)                     /*!< CDFULL (Bit 5)                                        */
#define USB_DEVINTST_CDFULL_Msk           (0x20UL)                  /*!< CDFULL (Bitfield-Mask: 0x01)                          */
#define USB_DEVINTST_RxENDPKT_Pos         (6UL)                     /*!< RxENDPKT (Bit 6)                                      */
#define USB_DEVINTST_RxENDPKT_Msk         (0x40UL)                  /*!< RxENDPKT (Bitfield-Mask: 0x01)                        */
#define USB_DEVINTST_TxENDPKT_Pos         (7UL)                     /*!< TxENDPKT (Bit 7)                                      */
#define USB_DEVINTST_TxENDPKT_Msk         (0x80UL)                  /*!< TxENDPKT (Bitfield-Mask: 0x01)                        */
#define USB_DEVINTST_EP_RLZED_Pos         (8UL)                     /*!< EP_RLZED (Bit 8)                                      */
#define USB_DEVINTST_EP_RLZED_Msk         (0x100UL)                 /*!< EP_RLZED (Bitfield-Mask: 0x01)                        */
#define USB_DEVINTST_ERR_INT_Pos          (9UL)                     /*!< ERR_INT (Bit 9)                                       */
#define USB_DEVINTST_ERR_INT_Msk          (0x200UL)                 /*!< ERR_INT (Bitfield-Mask: 0x01)                         */
/* =======================================================  DEVINTEN  ======================================================== */
#define USB_DEVINTEN_FRAMEEN_Pos          (0UL)                     /*!< FRAMEEN (Bit 0)                                       */
#define USB_DEVINTEN_FRAMEEN_Msk          (0x1UL)                   /*!< FRAMEEN (Bitfield-Mask: 0x01)                         */
#define USB_DEVINTEN_EP_FASTEN_Pos        (1UL)                     /*!< EP_FASTEN (Bit 1)                                     */
#define USB_DEVINTEN_EP_FASTEN_Msk        (0x2UL)                   /*!< EP_FASTEN (Bitfield-Mask: 0x01)                       */
#define USB_DEVINTEN_EP_SLOWEN_Pos        (2UL)                     /*!< EP_SLOWEN (Bit 2)                                     */
#define USB_DEVINTEN_EP_SLOWEN_Msk        (0x4UL)                   /*!< EP_SLOWEN (Bitfield-Mask: 0x01)                       */
#define USB_DEVINTEN_DEV_STATEN_Pos       (3UL)                     /*!< DEV_STATEN (Bit 3)                                    */
#define USB_DEVINTEN_DEV_STATEN_Msk       (0x8UL)                   /*!< DEV_STATEN (Bitfield-Mask: 0x01)                      */
#define USB_DEVINTEN_CCEMPTYEN_Pos        (4UL)                     /*!< CCEMPTYEN (Bit 4)                                     */
#define USB_DEVINTEN_CCEMPTYEN_Msk        (0x10UL)                  /*!< CCEMPTYEN (Bitfield-Mask: 0x01)                       */
#define USB_DEVINTEN_CDFULLEN_Pos         (5UL)                     /*!< CDFULLEN (Bit 5)                                      */
#define USB_DEVINTEN_CDFULLEN_Msk         (0x20UL)                  /*!< CDFULLEN (Bitfield-Mask: 0x01)                        */
#define USB_DEVINTEN_RxENDPKTEN_Pos       (6UL)                     /*!< RxENDPKTEN (Bit 6)                                    */
#define USB_DEVINTEN_RxENDPKTEN_Msk       (0x40UL)                  /*!< RxENDPKTEN (Bitfield-Mask: 0x01)                      */
#define USB_DEVINTEN_TxENDPKTEN_Pos       (7UL)                     /*!< TxENDPKTEN (Bit 7)                                    */
#define USB_DEVINTEN_TxENDPKTEN_Msk       (0x80UL)                  /*!< TxENDPKTEN (Bitfield-Mask: 0x01)                      */
#define USB_DEVINTEN_EP_RLZEDEN_Pos       (8UL)                     /*!< EP_RLZEDEN (Bit 8)                                    */
#define USB_DEVINTEN_EP_RLZEDEN_Msk       (0x100UL)                 /*!< EP_RLZEDEN (Bitfield-Mask: 0x01)                      */
#define USB_DEVINTEN_ERR_INTEN_Pos        (9UL)                     /*!< ERR_INTEN (Bit 9)                                     */
#define USB_DEVINTEN_ERR_INTEN_Msk        (0x200UL)                 /*!< ERR_INTEN (Bitfield-Mask: 0x01)                       */
/* =======================================================  DEVINTCLR  ======================================================= */
#define USB_DEVINTCLR_FRAMECLR_Pos        (0UL)                     /*!< FRAMECLR (Bit 0)                                      */
#define USB_DEVINTCLR_FRAMECLR_Msk        (0x1UL)                   /*!< FRAMECLR (Bitfield-Mask: 0x01)                        */
#define USB_DEVINTCLR_EP_FASTCLR_Pos      (1UL)                     /*!< EP_FASTCLR (Bit 1)                                    */
#define USB_DEVINTCLR_EP_FASTCLR_Msk      (0x2UL)                   /*!< EP_FASTCLR (Bitfield-Mask: 0x01)                      */
#define USB_DEVINTCLR_EP_SLOWCLR_Pos      (2UL)                     /*!< EP_SLOWCLR (Bit 2)                                    */
#define USB_DEVINTCLR_EP_SLOWCLR_Msk      (0x4UL)                   /*!< EP_SLOWCLR (Bitfield-Mask: 0x01)                      */
#define USB_DEVINTCLR_DEV_STATCLR_Pos     (3UL)                     /*!< DEV_STATCLR (Bit 3)                                   */
#define USB_DEVINTCLR_DEV_STATCLR_Msk     (0x8UL)                   /*!< DEV_STATCLR (Bitfield-Mask: 0x01)                     */
#define USB_DEVINTCLR_CCEMPTYCLR_Pos      (4UL)                     /*!< CCEMPTYCLR (Bit 4)                                    */
#define USB_DEVINTCLR_CCEMPTYCLR_Msk      (0x10UL)                  /*!< CCEMPTYCLR (Bitfield-Mask: 0x01)                      */
#define USB_DEVINTCLR_CDFULLCLR_Pos       (5UL)                     /*!< CDFULLCLR (Bit 5)                                     */
#define USB_DEVINTCLR_CDFULLCLR_Msk       (0x20UL)                  /*!< CDFULLCLR (Bitfield-Mask: 0x01)                       */
#define USB_DEVINTCLR_RxENDPKTCLR_Pos     (6UL)                     /*!< RxENDPKTCLR (Bit 6)                                   */
#define USB_DEVINTCLR_RxENDPKTCLR_Msk     (0x40UL)                  /*!< RxENDPKTCLR (Bitfield-Mask: 0x01)                     */
#define USB_DEVINTCLR_TxENDPKTCLR_Pos     (7UL)                     /*!< TxENDPKTCLR (Bit 7)                                   */
#define USB_DEVINTCLR_TxENDPKTCLR_Msk     (0x80UL)                  /*!< TxENDPKTCLR (Bitfield-Mask: 0x01)                     */
#define USB_DEVINTCLR_EP_RLZEDCLR_Pos     (8UL)                     /*!< EP_RLZEDCLR (Bit 8)                                   */
#define USB_DEVINTCLR_EP_RLZEDCLR_Msk     (0x100UL)                 /*!< EP_RLZEDCLR (Bitfield-Mask: 0x01)                     */
#define USB_DEVINTCLR_ERR_INTCLR_Pos      (9UL)                     /*!< ERR_INTCLR (Bit 9)                                    */
#define USB_DEVINTCLR_ERR_INTCLR_Msk      (0x200UL)                 /*!< ERR_INTCLR (Bitfield-Mask: 0x01)                      */
/* =======================================================  DEVINTSET  ======================================================= */
#define USB_DEVINTSET_FRAMESET_Pos        (0UL)                     /*!< FRAMESET (Bit 0)                                      */
#define USB_DEVINTSET_FRAMESET_Msk        (0x1UL)                   /*!< FRAMESET (Bitfield-Mask: 0x01)                        */
#define USB_DEVINTSET_EP_FASTSET_Pos      (1UL)                     /*!< EP_FASTSET (Bit 1)                                    */
#define USB_DEVINTSET_EP_FASTSET_Msk      (0x2UL)                   /*!< EP_FASTSET (Bitfield-Mask: 0x01)                      */
#define USB_DEVINTSET_EP_SLOWSET_Pos      (2UL)                     /*!< EP_SLOWSET (Bit 2)                                    */
#define USB_DEVINTSET_EP_SLOWSET_Msk      (0x4UL)                   /*!< EP_SLOWSET (Bitfield-Mask: 0x01)                      */
#define USB_DEVINTSET_DEV_STATSET_Pos     (3UL)                     /*!< DEV_STATSET (Bit 3)                                   */
#define USB_DEVINTSET_DEV_STATSET_Msk     (0x8UL)                   /*!< DEV_STATSET (Bitfield-Mask: 0x01)                     */
#define USB_DEVINTSET_CCEMPTYSET_Pos      (4UL)                     /*!< CCEMPTYSET (Bit 4)                                    */
#define USB_DEVINTSET_CCEMPTYSET_Msk      (0x10UL)                  /*!< CCEMPTYSET (Bitfield-Mask: 0x01)                      */
#define USB_DEVINTSET_CDFULLSET_Pos       (5UL)                     /*!< CDFULLSET (Bit 5)                                     */
#define USB_DEVINTSET_CDFULLSET_Msk       (0x20UL)                  /*!< CDFULLSET (Bitfield-Mask: 0x01)                       */
#define USB_DEVINTSET_RxENDPKTSET_Pos     (6UL)                     /*!< RxENDPKTSET (Bit 6)                                   */
#define USB_DEVINTSET_RxENDPKTSET_Msk     (0x40UL)                  /*!< RxENDPKTSET (Bitfield-Mask: 0x01)                     */
#define USB_DEVINTSET_TxENDPKTSET_Pos     (7UL)                     /*!< TxENDPKTSET (Bit 7)                                   */
#define USB_DEVINTSET_TxENDPKTSET_Msk     (0x80UL)                  /*!< TxENDPKTSET (Bitfield-Mask: 0x01)                     */
#define USB_DEVINTSET_EP_RLZEDSET_Pos     (8UL)                     /*!< EP_RLZEDSET (Bit 8)                                   */
#define USB_DEVINTSET_EP_RLZEDSET_Msk     (0x100UL)                 /*!< EP_RLZEDSET (Bitfield-Mask: 0x01)                     */
#define USB_DEVINTSET_ERR_INTSET_Pos      (9UL)                     /*!< ERR_INTSET (Bit 9)                                    */
#define USB_DEVINTSET_ERR_INTSET_Msk      (0x200UL)                 /*!< ERR_INTSET (Bitfield-Mask: 0x01)                      */
/* ========================================================  CMDCODE  ======================================================== */
#define USB_CMDCODE_CMD_PHASE_Pos         (8UL)                     /*!< CMD_PHASE (Bit 8)                                     */
#define USB_CMDCODE_CMD_PHASE_Msk         (0xff00UL)                /*!< CMD_PHASE (Bitfield-Mask: 0xff)                       */
#define USB_CMDCODE_CMD_CODE_WDATA_Pos    (16UL)                    /*!< CMD_CODE_WDATA (Bit 16)                               */
#define USB_CMDCODE_CMD_CODE_WDATA_Msk    (0xff0000UL)              /*!< CMD_CODE_WDATA (Bitfield-Mask: 0xff)                  */
/* ========================================================  CMDDATA  ======================================================== */
#define USB_CMDDATA_CMD_RDATA_Pos         (0UL)                     /*!< CMD_RDATA (Bit 0)                                     */
#define USB_CMDDATA_CMD_RDATA_Msk         (0xffUL)                  /*!< CMD_RDATA (Bitfield-Mask: 0xff)                       */
/* ========================================================  RXDATA  ========================================================= */
#define USB_RXDATA_RX_DATA_Pos            (0UL)                     /*!< RX_DATA (Bit 0)                                       */
#define USB_RXDATA_RX_DATA_Msk            (0xffffffffUL)            /*!< RX_DATA (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  TXDATA  ========================================================= */
#define USB_TXDATA_TX_DATA_Pos            (0UL)                     /*!< TX_DATA (Bit 0)                                       */
#define USB_TXDATA_TX_DATA_Msk            (0xffffffffUL)            /*!< TX_DATA (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  RXPLEN  ========================================================= */
#define USB_RXPLEN_PKT_LNGTH_Pos          (0UL)                     /*!< PKT_LNGTH (Bit 0)                                     */
#define USB_RXPLEN_PKT_LNGTH_Msk          (0x3ffUL)                 /*!< PKT_LNGTH (Bitfield-Mask: 0x3ff)                      */
#define USB_RXPLEN_DV_Pos                 (10UL)                    /*!< DV (Bit 10)                                           */
#define USB_RXPLEN_DV_Msk                 (0x400UL)                 /*!< DV (Bitfield-Mask: 0x01)                              */
#define USB_RXPLEN_PKT_RDY_Pos            (11UL)                    /*!< PKT_RDY (Bit 11)                                      */
#define USB_RXPLEN_PKT_RDY_Msk            (0x800UL)                 /*!< PKT_RDY (Bitfield-Mask: 0x01)                         */
/* ========================================================  TXPLEN  ========================================================= */
#define USB_TXPLEN_PKT_LNGTH_Pos          (0UL)                     /*!< PKT_LNGTH (Bit 0)                                     */
#define USB_TXPLEN_PKT_LNGTH_Msk          (0x3ffUL)                 /*!< PKT_LNGTH (Bitfield-Mask: 0x3ff)                      */
/* =========================================================  CTRL  ========================================================== */
#define USB_CTRL_RD_EN_Pos                (0UL)                     /*!< RD_EN (Bit 0)                                         */
#define USB_CTRL_RD_EN_Msk                (0x1UL)                   /*!< RD_EN (Bitfield-Mask: 0x01)                           */
#define USB_CTRL_WR_EN_Pos                (1UL)                     /*!< WR_EN (Bit 1)                                         */
#define USB_CTRL_WR_EN_Msk                (0x2UL)                   /*!< WR_EN (Bitfield-Mask: 0x01)                           */
#define USB_CTRL_LOG_ENDPOINT_Pos         (2UL)                     /*!< LOG_ENDPOINT (Bit 2)                                  */
#define USB_CTRL_LOG_ENDPOINT_Msk         (0x3cUL)                  /*!< LOG_ENDPOINT (Bitfield-Mask: 0x0f)                    */
/* =======================================================  DEVINTPRI  ======================================================= */
#define USB_DEVINTPRI_FRAME_Pos           (0UL)                     /*!< FRAME (Bit 0)                                         */
#define USB_DEVINTPRI_FRAME_Msk           (0x1UL)                   /*!< FRAME (Bitfield-Mask: 0x01)                           */
#define USB_DEVINTPRI_EP_FAST_Pos         (1UL)                     /*!< EP_FAST (Bit 1)                                       */
#define USB_DEVINTPRI_EP_FAST_Msk         (0x2UL)                   /*!< EP_FAST (Bitfield-Mask: 0x01)                         */
/* ========================================================  EPINTST  ======================================================== */
#define USB_EPINTST_EPST0_Pos             (0UL)                     /*!< EPST0 (Bit 0)                                         */
#define USB_EPINTST_EPST0_Msk             (0x1UL)                   /*!< EPST0 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTST_EPST1_Pos             (1UL)                     /*!< EPST1 (Bit 1)                                         */
#define USB_EPINTST_EPST1_Msk             (0x2UL)                   /*!< EPST1 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTST_EPST2_Pos             (2UL)                     /*!< EPST2 (Bit 2)                                         */
#define USB_EPINTST_EPST2_Msk             (0x4UL)                   /*!< EPST2 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTST_EPST3_Pos             (3UL)                     /*!< EPST3 (Bit 3)                                         */
#define USB_EPINTST_EPST3_Msk             (0x8UL)                   /*!< EPST3 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTST_EPST4_Pos             (4UL)                     /*!< EPST4 (Bit 4)                                         */
#define USB_EPINTST_EPST4_Msk             (0x10UL)                  /*!< EPST4 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTST_EPST5_Pos             (5UL)                     /*!< EPST5 (Bit 5)                                         */
#define USB_EPINTST_EPST5_Msk             (0x20UL)                  /*!< EPST5 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTST_EPST6_Pos             (6UL)                     /*!< EPST6 (Bit 6)                                         */
#define USB_EPINTST_EPST6_Msk             (0x40UL)                  /*!< EPST6 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTST_EPST7_Pos             (7UL)                     /*!< EPST7 (Bit 7)                                         */
#define USB_EPINTST_EPST7_Msk             (0x80UL)                  /*!< EPST7 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTST_EPST8_Pos             (8UL)                     /*!< EPST8 (Bit 8)                                         */
#define USB_EPINTST_EPST8_Msk             (0x100UL)                 /*!< EPST8 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTST_EPST9_Pos             (9UL)                     /*!< EPST9 (Bit 9)                                         */
#define USB_EPINTST_EPST9_Msk             (0x200UL)                 /*!< EPST9 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTST_EPST10_Pos            (10UL)                    /*!< EPST10 (Bit 10)                                       */
#define USB_EPINTST_EPST10_Msk            (0x400UL)                 /*!< EPST10 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST11_Pos            (11UL)                    /*!< EPST11 (Bit 11)                                       */
#define USB_EPINTST_EPST11_Msk            (0x800UL)                 /*!< EPST11 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST12_Pos            (12UL)                    /*!< EPST12 (Bit 12)                                       */
#define USB_EPINTST_EPST12_Msk            (0x1000UL)                /*!< EPST12 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST13_Pos            (13UL)                    /*!< EPST13 (Bit 13)                                       */
#define USB_EPINTST_EPST13_Msk            (0x2000UL)                /*!< EPST13 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST14_Pos            (14UL)                    /*!< EPST14 (Bit 14)                                       */
#define USB_EPINTST_EPST14_Msk            (0x4000UL)                /*!< EPST14 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST15_Pos            (15UL)                    /*!< EPST15 (Bit 15)                                       */
#define USB_EPINTST_EPST15_Msk            (0x8000UL)                /*!< EPST15 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST16_Pos            (16UL)                    /*!< EPST16 (Bit 16)                                       */
#define USB_EPINTST_EPST16_Msk            (0x10000UL)               /*!< EPST16 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST17_Pos            (17UL)                    /*!< EPST17 (Bit 17)                                       */
#define USB_EPINTST_EPST17_Msk            (0x20000UL)               /*!< EPST17 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST18_Pos            (18UL)                    /*!< EPST18 (Bit 18)                                       */
#define USB_EPINTST_EPST18_Msk            (0x40000UL)               /*!< EPST18 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST19_Pos            (19UL)                    /*!< EPST19 (Bit 19)                                       */
#define USB_EPINTST_EPST19_Msk            (0x80000UL)               /*!< EPST19 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST20_Pos            (20UL)                    /*!< EPST20 (Bit 20)                                       */
#define USB_EPINTST_EPST20_Msk            (0x100000UL)              /*!< EPST20 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST21_Pos            (21UL)                    /*!< EPST21 (Bit 21)                                       */
#define USB_EPINTST_EPST21_Msk            (0x200000UL)              /*!< EPST21 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST22_Pos            (22UL)                    /*!< EPST22 (Bit 22)                                       */
#define USB_EPINTST_EPST22_Msk            (0x400000UL)              /*!< EPST22 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST23_Pos            (23UL)                    /*!< EPST23 (Bit 23)                                       */
#define USB_EPINTST_EPST23_Msk            (0x800000UL)              /*!< EPST23 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST24_Pos            (24UL)                    /*!< EPST24 (Bit 24)                                       */
#define USB_EPINTST_EPST24_Msk            (0x1000000UL)             /*!< EPST24 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST25_Pos            (25UL)                    /*!< EPST25 (Bit 25)                                       */
#define USB_EPINTST_EPST25_Msk            (0x2000000UL)             /*!< EPST25 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST26_Pos            (26UL)                    /*!< EPST26 (Bit 26)                                       */
#define USB_EPINTST_EPST26_Msk            (0x4000000UL)             /*!< EPST26 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST27_Pos            (27UL)                    /*!< EPST27 (Bit 27)                                       */
#define USB_EPINTST_EPST27_Msk            (0x8000000UL)             /*!< EPST27 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST28_Pos            (28UL)                    /*!< EPST28 (Bit 28)                                       */
#define USB_EPINTST_EPST28_Msk            (0x10000000UL)            /*!< EPST28 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST29_Pos            (29UL)                    /*!< EPST29 (Bit 29)                                       */
#define USB_EPINTST_EPST29_Msk            (0x20000000UL)            /*!< EPST29 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST30_Pos            (30UL)                    /*!< EPST30 (Bit 30)                                       */
#define USB_EPINTST_EPST30_Msk            (0x40000000UL)            /*!< EPST30 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTST_EPST31_Pos            (31UL)                    /*!< EPST31 (Bit 31)                                       */
#define USB_EPINTST_EPST31_Msk            (0x80000000UL)            /*!< EPST31 (Bitfield-Mask: 0x01)                          */
/* ========================================================  EPINTEN  ======================================================== */
#define USB_EPINTEN_EPEN0_Pos             (0UL)                     /*!< EPEN0 (Bit 0)                                         */
#define USB_EPINTEN_EPEN0_Msk             (0x1UL)                   /*!< EPEN0 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTEN_EPEN1_Pos             (1UL)                     /*!< EPEN1 (Bit 1)                                         */
#define USB_EPINTEN_EPEN1_Msk             (0x2UL)                   /*!< EPEN1 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTEN_EPEN2_Pos             (2UL)                     /*!< EPEN2 (Bit 2)                                         */
#define USB_EPINTEN_EPEN2_Msk             (0x4UL)                   /*!< EPEN2 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTEN_EPEN3_Pos             (3UL)                     /*!< EPEN3 (Bit 3)                                         */
#define USB_EPINTEN_EPEN3_Msk             (0x8UL)                   /*!< EPEN3 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTEN_EPEN4_Pos             (4UL)                     /*!< EPEN4 (Bit 4)                                         */
#define USB_EPINTEN_EPEN4_Msk             (0x10UL)                  /*!< EPEN4 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTEN_EPEN5_Pos             (5UL)                     /*!< EPEN5 (Bit 5)                                         */
#define USB_EPINTEN_EPEN5_Msk             (0x20UL)                  /*!< EPEN5 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTEN_EPEN6_Pos             (6UL)                     /*!< EPEN6 (Bit 6)                                         */
#define USB_EPINTEN_EPEN6_Msk             (0x40UL)                  /*!< EPEN6 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTEN_EPEN7_Pos             (7UL)                     /*!< EPEN7 (Bit 7)                                         */
#define USB_EPINTEN_EPEN7_Msk             (0x80UL)                  /*!< EPEN7 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTEN_EPEN8_Pos             (8UL)                     /*!< EPEN8 (Bit 8)                                         */
#define USB_EPINTEN_EPEN8_Msk             (0x100UL)                 /*!< EPEN8 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTEN_EPEN9_Pos             (9UL)                     /*!< EPEN9 (Bit 9)                                         */
#define USB_EPINTEN_EPEN9_Msk             (0x200UL)                 /*!< EPEN9 (Bitfield-Mask: 0x01)                           */
#define USB_EPINTEN_EPEN10_Pos            (10UL)                    /*!< EPEN10 (Bit 10)                                       */
#define USB_EPINTEN_EPEN10_Msk            (0x400UL)                 /*!< EPEN10 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN11_Pos            (11UL)                    /*!< EPEN11 (Bit 11)                                       */
#define USB_EPINTEN_EPEN11_Msk            (0x800UL)                 /*!< EPEN11 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN12_Pos            (12UL)                    /*!< EPEN12 (Bit 12)                                       */
#define USB_EPINTEN_EPEN12_Msk            (0x1000UL)                /*!< EPEN12 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN13_Pos            (13UL)                    /*!< EPEN13 (Bit 13)                                       */
#define USB_EPINTEN_EPEN13_Msk            (0x2000UL)                /*!< EPEN13 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN14_Pos            (14UL)                    /*!< EPEN14 (Bit 14)                                       */
#define USB_EPINTEN_EPEN14_Msk            (0x4000UL)                /*!< EPEN14 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN15_Pos            (15UL)                    /*!< EPEN15 (Bit 15)                                       */
#define USB_EPINTEN_EPEN15_Msk            (0x8000UL)                /*!< EPEN15 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN16_Pos            (16UL)                    /*!< EPEN16 (Bit 16)                                       */
#define USB_EPINTEN_EPEN16_Msk            (0x10000UL)               /*!< EPEN16 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN17_Pos            (17UL)                    /*!< EPEN17 (Bit 17)                                       */
#define USB_EPINTEN_EPEN17_Msk            (0x20000UL)               /*!< EPEN17 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN18_Pos            (18UL)                    /*!< EPEN18 (Bit 18)                                       */
#define USB_EPINTEN_EPEN18_Msk            (0x40000UL)               /*!< EPEN18 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN19_Pos            (19UL)                    /*!< EPEN19 (Bit 19)                                       */
#define USB_EPINTEN_EPEN19_Msk            (0x80000UL)               /*!< EPEN19 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN20_Pos            (20UL)                    /*!< EPEN20 (Bit 20)                                       */
#define USB_EPINTEN_EPEN20_Msk            (0x100000UL)              /*!< EPEN20 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN21_Pos            (21UL)                    /*!< EPEN21 (Bit 21)                                       */
#define USB_EPINTEN_EPEN21_Msk            (0x200000UL)              /*!< EPEN21 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN22_Pos            (22UL)                    /*!< EPEN22 (Bit 22)                                       */
#define USB_EPINTEN_EPEN22_Msk            (0x400000UL)              /*!< EPEN22 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN23_Pos            (23UL)                    /*!< EPEN23 (Bit 23)                                       */
#define USB_EPINTEN_EPEN23_Msk            (0x800000UL)              /*!< EPEN23 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN24_Pos            (24UL)                    /*!< EPEN24 (Bit 24)                                       */
#define USB_EPINTEN_EPEN24_Msk            (0x1000000UL)             /*!< EPEN24 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN25_Pos            (25UL)                    /*!< EPEN25 (Bit 25)                                       */
#define USB_EPINTEN_EPEN25_Msk            (0x2000000UL)             /*!< EPEN25 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN26_Pos            (26UL)                    /*!< EPEN26 (Bit 26)                                       */
#define USB_EPINTEN_EPEN26_Msk            (0x4000000UL)             /*!< EPEN26 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN27_Pos            (27UL)                    /*!< EPEN27 (Bit 27)                                       */
#define USB_EPINTEN_EPEN27_Msk            (0x8000000UL)             /*!< EPEN27 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN28_Pos            (28UL)                    /*!< EPEN28 (Bit 28)                                       */
#define USB_EPINTEN_EPEN28_Msk            (0x10000000UL)            /*!< EPEN28 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN29_Pos            (29UL)                    /*!< EPEN29 (Bit 29)                                       */
#define USB_EPINTEN_EPEN29_Msk            (0x20000000UL)            /*!< EPEN29 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN30_Pos            (30UL)                    /*!< EPEN30 (Bit 30)                                       */
#define USB_EPINTEN_EPEN30_Msk            (0x40000000UL)            /*!< EPEN30 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTEN_EPEN31_Pos            (31UL)                    /*!< EPEN31 (Bit 31)                                       */
#define USB_EPINTEN_EPEN31_Msk            (0x80000000UL)            /*!< EPEN31 (Bitfield-Mask: 0x01)                          */
/* =======================================================  EPINTCLR  ======================================================== */
#define USB_EPINTCLR_EPCLR0_Pos           (0UL)                     /*!< EPCLR0 (Bit 0)                                        */
#define USB_EPINTCLR_EPCLR0_Msk           (0x1UL)                   /*!< EPCLR0 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTCLR_EPCLR1_Pos           (1UL)                     /*!< EPCLR1 (Bit 1)                                        */
#define USB_EPINTCLR_EPCLR1_Msk           (0x2UL)                   /*!< EPCLR1 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTCLR_EPCLR2_Pos           (2UL)                     /*!< EPCLR2 (Bit 2)                                        */
#define USB_EPINTCLR_EPCLR2_Msk           (0x4UL)                   /*!< EPCLR2 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTCLR_EPCLR3_Pos           (3UL)                     /*!< EPCLR3 (Bit 3)                                        */
#define USB_EPINTCLR_EPCLR3_Msk           (0x8UL)                   /*!< EPCLR3 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTCLR_EPCLR4_Pos           (4UL)                     /*!< EPCLR4 (Bit 4)                                        */
#define USB_EPINTCLR_EPCLR4_Msk           (0x10UL)                  /*!< EPCLR4 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTCLR_EPCLR5_Pos           (5UL)                     /*!< EPCLR5 (Bit 5)                                        */
#define USB_EPINTCLR_EPCLR5_Msk           (0x20UL)                  /*!< EPCLR5 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTCLR_EPCLR6_Pos           (6UL)                     /*!< EPCLR6 (Bit 6)                                        */
#define USB_EPINTCLR_EPCLR6_Msk           (0x40UL)                  /*!< EPCLR6 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTCLR_EPCLR7_Pos           (7UL)                     /*!< EPCLR7 (Bit 7)                                        */
#define USB_EPINTCLR_EPCLR7_Msk           (0x80UL)                  /*!< EPCLR7 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTCLR_EPCLR8_Pos           (8UL)                     /*!< EPCLR8 (Bit 8)                                        */
#define USB_EPINTCLR_EPCLR8_Msk           (0x100UL)                 /*!< EPCLR8 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTCLR_EPCLR9_Pos           (9UL)                     /*!< EPCLR9 (Bit 9)                                        */
#define USB_EPINTCLR_EPCLR9_Msk           (0x200UL)                 /*!< EPCLR9 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTCLR_EPCLR10_Pos          (10UL)                    /*!< EPCLR10 (Bit 10)                                      */
#define USB_EPINTCLR_EPCLR10_Msk          (0x400UL)                 /*!< EPCLR10 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR11_Pos          (11UL)                    /*!< EPCLR11 (Bit 11)                                      */
#define USB_EPINTCLR_EPCLR11_Msk          (0x800UL)                 /*!< EPCLR11 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR12_Pos          (12UL)                    /*!< EPCLR12 (Bit 12)                                      */
#define USB_EPINTCLR_EPCLR12_Msk          (0x1000UL)                /*!< EPCLR12 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR13_Pos          (13UL)                    /*!< EPCLR13 (Bit 13)                                      */
#define USB_EPINTCLR_EPCLR13_Msk          (0x2000UL)                /*!< EPCLR13 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR14_Pos          (14UL)                    /*!< EPCLR14 (Bit 14)                                      */
#define USB_EPINTCLR_EPCLR14_Msk          (0x4000UL)                /*!< EPCLR14 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR15_Pos          (15UL)                    /*!< EPCLR15 (Bit 15)                                      */
#define USB_EPINTCLR_EPCLR15_Msk          (0x8000UL)                /*!< EPCLR15 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR16_Pos          (16UL)                    /*!< EPCLR16 (Bit 16)                                      */
#define USB_EPINTCLR_EPCLR16_Msk          (0x10000UL)               /*!< EPCLR16 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR17_Pos          (17UL)                    /*!< EPCLR17 (Bit 17)                                      */
#define USB_EPINTCLR_EPCLR17_Msk          (0x20000UL)               /*!< EPCLR17 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR18_Pos          (18UL)                    /*!< EPCLR18 (Bit 18)                                      */
#define USB_EPINTCLR_EPCLR18_Msk          (0x40000UL)               /*!< EPCLR18 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR19_Pos          (19UL)                    /*!< EPCLR19 (Bit 19)                                      */
#define USB_EPINTCLR_EPCLR19_Msk          (0x80000UL)               /*!< EPCLR19 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR20_Pos          (20UL)                    /*!< EPCLR20 (Bit 20)                                      */
#define USB_EPINTCLR_EPCLR20_Msk          (0x100000UL)              /*!< EPCLR20 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR21_Pos          (21UL)                    /*!< EPCLR21 (Bit 21)                                      */
#define USB_EPINTCLR_EPCLR21_Msk          (0x200000UL)              /*!< EPCLR21 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR22_Pos          (22UL)                    /*!< EPCLR22 (Bit 22)                                      */
#define USB_EPINTCLR_EPCLR22_Msk          (0x400000UL)              /*!< EPCLR22 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR23_Pos          (23UL)                    /*!< EPCLR23 (Bit 23)                                      */
#define USB_EPINTCLR_EPCLR23_Msk          (0x800000UL)              /*!< EPCLR23 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR24_Pos          (24UL)                    /*!< EPCLR24 (Bit 24)                                      */
#define USB_EPINTCLR_EPCLR24_Msk          (0x1000000UL)             /*!< EPCLR24 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR25_Pos          (25UL)                    /*!< EPCLR25 (Bit 25)                                      */
#define USB_EPINTCLR_EPCLR25_Msk          (0x2000000UL)             /*!< EPCLR25 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR26_Pos          (26UL)                    /*!< EPCLR26 (Bit 26)                                      */
#define USB_EPINTCLR_EPCLR26_Msk          (0x4000000UL)             /*!< EPCLR26 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR27_Pos          (27UL)                    /*!< EPCLR27 (Bit 27)                                      */
#define USB_EPINTCLR_EPCLR27_Msk          (0x8000000UL)             /*!< EPCLR27 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR28_Pos          (28UL)                    /*!< EPCLR28 (Bit 28)                                      */
#define USB_EPINTCLR_EPCLR28_Msk          (0x10000000UL)            /*!< EPCLR28 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR29_Pos          (29UL)                    /*!< EPCLR29 (Bit 29)                                      */
#define USB_EPINTCLR_EPCLR29_Msk          (0x20000000UL)            /*!< EPCLR29 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR30_Pos          (30UL)                    /*!< EPCLR30 (Bit 30)                                      */
#define USB_EPINTCLR_EPCLR30_Msk          (0x40000000UL)            /*!< EPCLR30 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTCLR_EPCLR31_Pos          (31UL)                    /*!< EPCLR31 (Bit 31)                                      */
#define USB_EPINTCLR_EPCLR31_Msk          (0x80000000UL)            /*!< EPCLR31 (Bitfield-Mask: 0x01)                         */
/* =======================================================  EPINTSET  ======================================================== */
#define USB_EPINTSET_EPSET0_Pos           (0UL)                     /*!< EPSET0 (Bit 0)                                        */
#define USB_EPINTSET_EPSET0_Msk           (0x1UL)                   /*!< EPSET0 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTSET_EPSET1_Pos           (1UL)                     /*!< EPSET1 (Bit 1)                                        */
#define USB_EPINTSET_EPSET1_Msk           (0x2UL)                   /*!< EPSET1 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTSET_EPSET2_Pos           (2UL)                     /*!< EPSET2 (Bit 2)                                        */
#define USB_EPINTSET_EPSET2_Msk           (0x4UL)                   /*!< EPSET2 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTSET_EPSET3_Pos           (3UL)                     /*!< EPSET3 (Bit 3)                                        */
#define USB_EPINTSET_EPSET3_Msk           (0x8UL)                   /*!< EPSET3 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTSET_EPSET4_Pos           (4UL)                     /*!< EPSET4 (Bit 4)                                        */
#define USB_EPINTSET_EPSET4_Msk           (0x10UL)                  /*!< EPSET4 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTSET_EPSET5_Pos           (5UL)                     /*!< EPSET5 (Bit 5)                                        */
#define USB_EPINTSET_EPSET5_Msk           (0x20UL)                  /*!< EPSET5 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTSET_EPSET6_Pos           (6UL)                     /*!< EPSET6 (Bit 6)                                        */
#define USB_EPINTSET_EPSET6_Msk           (0x40UL)                  /*!< EPSET6 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTSET_EPSET7_Pos           (7UL)                     /*!< EPSET7 (Bit 7)                                        */
#define USB_EPINTSET_EPSET7_Msk           (0x80UL)                  /*!< EPSET7 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTSET_EPSET8_Pos           (8UL)                     /*!< EPSET8 (Bit 8)                                        */
#define USB_EPINTSET_EPSET8_Msk           (0x100UL)                 /*!< EPSET8 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTSET_EPSET9_Pos           (9UL)                     /*!< EPSET9 (Bit 9)                                        */
#define USB_EPINTSET_EPSET9_Msk           (0x200UL)                 /*!< EPSET9 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTSET_EPSET10_Pos          (10UL)                    /*!< EPSET10 (Bit 10)                                      */
#define USB_EPINTSET_EPSET10_Msk          (0x400UL)                 /*!< EPSET10 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET11_Pos          (11UL)                    /*!< EPSET11 (Bit 11)                                      */
#define USB_EPINTSET_EPSET11_Msk          (0x800UL)                 /*!< EPSET11 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET12_Pos          (12UL)                    /*!< EPSET12 (Bit 12)                                      */
#define USB_EPINTSET_EPSET12_Msk          (0x1000UL)                /*!< EPSET12 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET13_Pos          (13UL)                    /*!< EPSET13 (Bit 13)                                      */
#define USB_EPINTSET_EPSET13_Msk          (0x2000UL)                /*!< EPSET13 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET14_Pos          (14UL)                    /*!< EPSET14 (Bit 14)                                      */
#define USB_EPINTSET_EPSET14_Msk          (0x4000UL)                /*!< EPSET14 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET15_Pos          (15UL)                    /*!< EPSET15 (Bit 15)                                      */
#define USB_EPINTSET_EPSET15_Msk          (0x8000UL)                /*!< EPSET15 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET16_Pos          (16UL)                    /*!< EPSET16 (Bit 16)                                      */
#define USB_EPINTSET_EPSET16_Msk          (0x10000UL)               /*!< EPSET16 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET17_Pos          (17UL)                    /*!< EPSET17 (Bit 17)                                      */
#define USB_EPINTSET_EPSET17_Msk          (0x20000UL)               /*!< EPSET17 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET18_Pos          (18UL)                    /*!< EPSET18 (Bit 18)                                      */
#define USB_EPINTSET_EPSET18_Msk          (0x40000UL)               /*!< EPSET18 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET19_Pos          (19UL)                    /*!< EPSET19 (Bit 19)                                      */
#define USB_EPINTSET_EPSET19_Msk          (0x80000UL)               /*!< EPSET19 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET20_Pos          (20UL)                    /*!< EPSET20 (Bit 20)                                      */
#define USB_EPINTSET_EPSET20_Msk          (0x100000UL)              /*!< EPSET20 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET21_Pos          (21UL)                    /*!< EPSET21 (Bit 21)                                      */
#define USB_EPINTSET_EPSET21_Msk          (0x200000UL)              /*!< EPSET21 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET22_Pos          (22UL)                    /*!< EPSET22 (Bit 22)                                      */
#define USB_EPINTSET_EPSET22_Msk          (0x400000UL)              /*!< EPSET22 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET23_Pos          (23UL)                    /*!< EPSET23 (Bit 23)                                      */
#define USB_EPINTSET_EPSET23_Msk          (0x800000UL)              /*!< EPSET23 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET24_Pos          (24UL)                    /*!< EPSET24 (Bit 24)                                      */
#define USB_EPINTSET_EPSET24_Msk          (0x1000000UL)             /*!< EPSET24 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET25_Pos          (25UL)                    /*!< EPSET25 (Bit 25)                                      */
#define USB_EPINTSET_EPSET25_Msk          (0x2000000UL)             /*!< EPSET25 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET26_Pos          (26UL)                    /*!< EPSET26 (Bit 26)                                      */
#define USB_EPINTSET_EPSET26_Msk          (0x4000000UL)             /*!< EPSET26 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET27_Pos          (27UL)                    /*!< EPSET27 (Bit 27)                                      */
#define USB_EPINTSET_EPSET27_Msk          (0x8000000UL)             /*!< EPSET27 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET28_Pos          (28UL)                    /*!< EPSET28 (Bit 28)                                      */
#define USB_EPINTSET_EPSET28_Msk          (0x10000000UL)            /*!< EPSET28 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET29_Pos          (29UL)                    /*!< EPSET29 (Bit 29)                                      */
#define USB_EPINTSET_EPSET29_Msk          (0x20000000UL)            /*!< EPSET29 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET30_Pos          (30UL)                    /*!< EPSET30 (Bit 30)                                      */
#define USB_EPINTSET_EPSET30_Msk          (0x40000000UL)            /*!< EPSET30 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTSET_EPSET31_Pos          (31UL)                    /*!< EPSET31 (Bit 31)                                      */
#define USB_EPINTSET_EPSET31_Msk          (0x80000000UL)            /*!< EPSET31 (Bitfield-Mask: 0x01)                         */
/* =======================================================  EPINTPRI  ======================================================== */
#define USB_EPINTPRI_EPPRI0_Pos           (0UL)                     /*!< EPPRI0 (Bit 0)                                        */
#define USB_EPINTPRI_EPPRI0_Msk           (0x1UL)                   /*!< EPPRI0 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTPRI_EPPRI1_Pos           (1UL)                     /*!< EPPRI1 (Bit 1)                                        */
#define USB_EPINTPRI_EPPRI1_Msk           (0x2UL)                   /*!< EPPRI1 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTPRI_EPPRI2_Pos           (2UL)                     /*!< EPPRI2 (Bit 2)                                        */
#define USB_EPINTPRI_EPPRI2_Msk           (0x4UL)                   /*!< EPPRI2 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTPRI_EPPRI3_Pos           (3UL)                     /*!< EPPRI3 (Bit 3)                                        */
#define USB_EPINTPRI_EPPRI3_Msk           (0x8UL)                   /*!< EPPRI3 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTPRI_EPPRI4_Pos           (4UL)                     /*!< EPPRI4 (Bit 4)                                        */
#define USB_EPINTPRI_EPPRI4_Msk           (0x10UL)                  /*!< EPPRI4 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTPRI_EPPRI5_Pos           (5UL)                     /*!< EPPRI5 (Bit 5)                                        */
#define USB_EPINTPRI_EPPRI5_Msk           (0x20UL)                  /*!< EPPRI5 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTPRI_EPPRI6_Pos           (6UL)                     /*!< EPPRI6 (Bit 6)                                        */
#define USB_EPINTPRI_EPPRI6_Msk           (0x40UL)                  /*!< EPPRI6 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTPRI_EPPRI7_Pos           (7UL)                     /*!< EPPRI7 (Bit 7)                                        */
#define USB_EPINTPRI_EPPRI7_Msk           (0x80UL)                  /*!< EPPRI7 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTPRI_EPPRI8_Pos           (8UL)                     /*!< EPPRI8 (Bit 8)                                        */
#define USB_EPINTPRI_EPPRI8_Msk           (0x100UL)                 /*!< EPPRI8 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTPRI_EPPRI9_Pos           (9UL)                     /*!< EPPRI9 (Bit 9)                                        */
#define USB_EPINTPRI_EPPRI9_Msk           (0x200UL)                 /*!< EPPRI9 (Bitfield-Mask: 0x01)                          */
#define USB_EPINTPRI_EPPRI10_Pos          (10UL)                    /*!< EPPRI10 (Bit 10)                                      */
#define USB_EPINTPRI_EPPRI10_Msk          (0x400UL)                 /*!< EPPRI10 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI11_Pos          (11UL)                    /*!< EPPRI11 (Bit 11)                                      */
#define USB_EPINTPRI_EPPRI11_Msk          (0x800UL)                 /*!< EPPRI11 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI12_Pos          (12UL)                    /*!< EPPRI12 (Bit 12)                                      */
#define USB_EPINTPRI_EPPRI12_Msk          (0x1000UL)                /*!< EPPRI12 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI13_Pos          (13UL)                    /*!< EPPRI13 (Bit 13)                                      */
#define USB_EPINTPRI_EPPRI13_Msk          (0x2000UL)                /*!< EPPRI13 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI14_Pos          (14UL)                    /*!< EPPRI14 (Bit 14)                                      */
#define USB_EPINTPRI_EPPRI14_Msk          (0x4000UL)                /*!< EPPRI14 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI15_Pos          (15UL)                    /*!< EPPRI15 (Bit 15)                                      */
#define USB_EPINTPRI_EPPRI15_Msk          (0x8000UL)                /*!< EPPRI15 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI16_Pos          (16UL)                    /*!< EPPRI16 (Bit 16)                                      */
#define USB_EPINTPRI_EPPRI16_Msk          (0x10000UL)               /*!< EPPRI16 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI17_Pos          (17UL)                    /*!< EPPRI17 (Bit 17)                                      */
#define USB_EPINTPRI_EPPRI17_Msk          (0x20000UL)               /*!< EPPRI17 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI18_Pos          (18UL)                    /*!< EPPRI18 (Bit 18)                                      */
#define USB_EPINTPRI_EPPRI18_Msk          (0x40000UL)               /*!< EPPRI18 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI19_Pos          (19UL)                    /*!< EPPRI19 (Bit 19)                                      */
#define USB_EPINTPRI_EPPRI19_Msk          (0x80000UL)               /*!< EPPRI19 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI20_Pos          (20UL)                    /*!< EPPRI20 (Bit 20)                                      */
#define USB_EPINTPRI_EPPRI20_Msk          (0x100000UL)              /*!< EPPRI20 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI21_Pos          (21UL)                    /*!< EPPRI21 (Bit 21)                                      */
#define USB_EPINTPRI_EPPRI21_Msk          (0x200000UL)              /*!< EPPRI21 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI22_Pos          (22UL)                    /*!< EPPRI22 (Bit 22)                                      */
#define USB_EPINTPRI_EPPRI22_Msk          (0x400000UL)              /*!< EPPRI22 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI23_Pos          (23UL)                    /*!< EPPRI23 (Bit 23)                                      */
#define USB_EPINTPRI_EPPRI23_Msk          (0x800000UL)              /*!< EPPRI23 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI24_Pos          (24UL)                    /*!< EPPRI24 (Bit 24)                                      */
#define USB_EPINTPRI_EPPRI24_Msk          (0x1000000UL)             /*!< EPPRI24 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI25_Pos          (25UL)                    /*!< EPPRI25 (Bit 25)                                      */
#define USB_EPINTPRI_EPPRI25_Msk          (0x2000000UL)             /*!< EPPRI25 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI26_Pos          (26UL)                    /*!< EPPRI26 (Bit 26)                                      */
#define USB_EPINTPRI_EPPRI26_Msk          (0x4000000UL)             /*!< EPPRI26 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI27_Pos          (27UL)                    /*!< EPPRI27 (Bit 27)                                      */
#define USB_EPINTPRI_EPPRI27_Msk          (0x8000000UL)             /*!< EPPRI27 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI28_Pos          (28UL)                    /*!< EPPRI28 (Bit 28)                                      */
#define USB_EPINTPRI_EPPRI28_Msk          (0x10000000UL)            /*!< EPPRI28 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI29_Pos          (29UL)                    /*!< EPPRI29 (Bit 29)                                      */
#define USB_EPINTPRI_EPPRI29_Msk          (0x20000000UL)            /*!< EPPRI29 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI30_Pos          (30UL)                    /*!< EPPRI30 (Bit 30)                                      */
#define USB_EPINTPRI_EPPRI30_Msk          (0x40000000UL)            /*!< EPPRI30 (Bitfield-Mask: 0x01)                         */
#define USB_EPINTPRI_EPPRI31_Pos          (31UL)                    /*!< EPPRI31 (Bit 31)                                      */
#define USB_EPINTPRI_EPPRI31_Msk          (0x80000000UL)            /*!< EPPRI31 (Bitfield-Mask: 0x01)                         */
/* =========================================================  REEP  ========================================================== */
#define USB_REEP_EPR0_Pos                 (0UL)                     /*!< EPR0 (Bit 0)                                          */
#define USB_REEP_EPR0_Msk                 (0x1UL)                   /*!< EPR0 (Bitfield-Mask: 0x01)                            */
#define USB_REEP_EPR1_Pos                 (1UL)                     /*!< EPR1 (Bit 1)                                          */
#define USB_REEP_EPR1_Msk                 (0x2UL)                   /*!< EPR1 (Bitfield-Mask: 0x01)                            */
#define USB_REEP_EPR2_Pos                 (2UL)                     /*!< EPR2 (Bit 2)                                          */
#define USB_REEP_EPR2_Msk                 (0x4UL)                   /*!< EPR2 (Bitfield-Mask: 0x01)                            */
#define USB_REEP_EPR3_Pos                 (3UL)                     /*!< EPR3 (Bit 3)                                          */
#define USB_REEP_EPR3_Msk                 (0x8UL)                   /*!< EPR3 (Bitfield-Mask: 0x01)                            */
#define USB_REEP_EPR4_Pos                 (4UL)                     /*!< EPR4 (Bit 4)                                          */
#define USB_REEP_EPR4_Msk                 (0x10UL)                  /*!< EPR4 (Bitfield-Mask: 0x01)                            */
#define USB_REEP_EPR5_Pos                 (5UL)                     /*!< EPR5 (Bit 5)                                          */
#define USB_REEP_EPR5_Msk                 (0x20UL)                  /*!< EPR5 (Bitfield-Mask: 0x01)                            */
#define USB_REEP_EPR6_Pos                 (6UL)                     /*!< EPR6 (Bit 6)                                          */
#define USB_REEP_EPR6_Msk                 (0x40UL)                  /*!< EPR6 (Bitfield-Mask: 0x01)                            */
#define USB_REEP_EPR7_Pos                 (7UL)                     /*!< EPR7 (Bit 7)                                          */
#define USB_REEP_EPR7_Msk                 (0x80UL)                  /*!< EPR7 (Bitfield-Mask: 0x01)                            */
#define USB_REEP_EPR8_Pos                 (8UL)                     /*!< EPR8 (Bit 8)                                          */
#define USB_REEP_EPR8_Msk                 (0x100UL)                 /*!< EPR8 (Bitfield-Mask: 0x01)                            */
#define USB_REEP_EPR9_Pos                 (9UL)                     /*!< EPR9 (Bit 9)                                          */
#define USB_REEP_EPR9_Msk                 (0x200UL)                 /*!< EPR9 (Bitfield-Mask: 0x01)                            */
#define USB_REEP_EPR10_Pos                (10UL)                    /*!< EPR10 (Bit 10)                                        */
#define USB_REEP_EPR10_Msk                (0x400UL)                 /*!< EPR10 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR11_Pos                (11UL)                    /*!< EPR11 (Bit 11)                                        */
#define USB_REEP_EPR11_Msk                (0x800UL)                 /*!< EPR11 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR12_Pos                (12UL)                    /*!< EPR12 (Bit 12)                                        */
#define USB_REEP_EPR12_Msk                (0x1000UL)                /*!< EPR12 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR13_Pos                (13UL)                    /*!< EPR13 (Bit 13)                                        */
#define USB_REEP_EPR13_Msk                (0x2000UL)                /*!< EPR13 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR14_Pos                (14UL)                    /*!< EPR14 (Bit 14)                                        */
#define USB_REEP_EPR14_Msk                (0x4000UL)                /*!< EPR14 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR15_Pos                (15UL)                    /*!< EPR15 (Bit 15)                                        */
#define USB_REEP_EPR15_Msk                (0x8000UL)                /*!< EPR15 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR16_Pos                (16UL)                    /*!< EPR16 (Bit 16)                                        */
#define USB_REEP_EPR16_Msk                (0x10000UL)               /*!< EPR16 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR17_Pos                (17UL)                    /*!< EPR17 (Bit 17)                                        */
#define USB_REEP_EPR17_Msk                (0x20000UL)               /*!< EPR17 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR18_Pos                (18UL)                    /*!< EPR18 (Bit 18)                                        */
#define USB_REEP_EPR18_Msk                (0x40000UL)               /*!< EPR18 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR19_Pos                (19UL)                    /*!< EPR19 (Bit 19)                                        */
#define USB_REEP_EPR19_Msk                (0x80000UL)               /*!< EPR19 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR20_Pos                (20UL)                    /*!< EPR20 (Bit 20)                                        */
#define USB_REEP_EPR20_Msk                (0x100000UL)              /*!< EPR20 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR21_Pos                (21UL)                    /*!< EPR21 (Bit 21)                                        */
#define USB_REEP_EPR21_Msk                (0x200000UL)              /*!< EPR21 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR22_Pos                (22UL)                    /*!< EPR22 (Bit 22)                                        */
#define USB_REEP_EPR22_Msk                (0x400000UL)              /*!< EPR22 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR23_Pos                (23UL)                    /*!< EPR23 (Bit 23)                                        */
#define USB_REEP_EPR23_Msk                (0x800000UL)              /*!< EPR23 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR24_Pos                (24UL)                    /*!< EPR24 (Bit 24)                                        */
#define USB_REEP_EPR24_Msk                (0x1000000UL)             /*!< EPR24 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR25_Pos                (25UL)                    /*!< EPR25 (Bit 25)                                        */
#define USB_REEP_EPR25_Msk                (0x2000000UL)             /*!< EPR25 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR26_Pos                (26UL)                    /*!< EPR26 (Bit 26)                                        */
#define USB_REEP_EPR26_Msk                (0x4000000UL)             /*!< EPR26 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR27_Pos                (27UL)                    /*!< EPR27 (Bit 27)                                        */
#define USB_REEP_EPR27_Msk                (0x8000000UL)             /*!< EPR27 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR28_Pos                (28UL)                    /*!< EPR28 (Bit 28)                                        */
#define USB_REEP_EPR28_Msk                (0x10000000UL)            /*!< EPR28 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR29_Pos                (29UL)                    /*!< EPR29 (Bit 29)                                        */
#define USB_REEP_EPR29_Msk                (0x20000000UL)            /*!< EPR29 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR30_Pos                (30UL)                    /*!< EPR30 (Bit 30)                                        */
#define USB_REEP_EPR30_Msk                (0x40000000UL)            /*!< EPR30 (Bitfield-Mask: 0x01)                           */
#define USB_REEP_EPR31_Pos                (31UL)                    /*!< EPR31 (Bit 31)                                        */
#define USB_REEP_EPR31_Msk                (0x80000000UL)            /*!< EPR31 (Bitfield-Mask: 0x01)                           */
/* =========================================================  EPIND  ========================================================= */
#define USB_EPIND_PHY_EP_Pos              (0UL)                     /*!< PHY_EP (Bit 0)                                        */
#define USB_EPIND_PHY_EP_Msk              (0x1fUL)                  /*!< PHY_EP (Bitfield-Mask: 0x1f)                          */
/* =======================================================  MAXPSIZE  ======================================================== */
#define USB_MAXPSIZE_MPS_Pos              (0UL)                     /*!< MPS (Bit 0)                                           */
#define USB_MAXPSIZE_MPS_Msk              (0x3ffUL)                 /*!< MPS (Bitfield-Mask: 0x3ff)                            */
/* ========================================================  DMARST  ========================================================= */
#define USB_DMARST_EPRST0_Pos             (0UL)                     /*!< EPRST0 (Bit 0)                                        */
#define USB_DMARST_EPRST0_Msk             (0x1UL)                   /*!< EPRST0 (Bitfield-Mask: 0x01)                          */
#define USB_DMARST_EPRST1_Pos             (1UL)                     /*!< EPRST1 (Bit 1)                                        */
#define USB_DMARST_EPRST1_Msk             (0x2UL)                   /*!< EPRST1 (Bitfield-Mask: 0x01)                          */
#define USB_DMARST_EPRST2_Pos             (2UL)                     /*!< EPRST2 (Bit 2)                                        */
#define USB_DMARST_EPRST2_Msk             (0x4UL)                   /*!< EPRST2 (Bitfield-Mask: 0x01)                          */
#define USB_DMARST_EPRST3_Pos             (3UL)                     /*!< EPRST3 (Bit 3)                                        */
#define USB_DMARST_EPRST3_Msk             (0x8UL)                   /*!< EPRST3 (Bitfield-Mask: 0x01)                          */
#define USB_DMARST_EPRST4_Pos             (4UL)                     /*!< EPRST4 (Bit 4)                                        */
#define USB_DMARST_EPRST4_Msk             (0x10UL)                  /*!< EPRST4 (Bitfield-Mask: 0x01)                          */
#define USB_DMARST_EPRST5_Pos             (5UL)                     /*!< EPRST5 (Bit 5)                                        */
#define USB_DMARST_EPRST5_Msk             (0x20UL)                  /*!< EPRST5 (Bitfield-Mask: 0x01)                          */
#define USB_DMARST_EPRST6_Pos             (6UL)                     /*!< EPRST6 (Bit 6)                                        */
#define USB_DMARST_EPRST6_Msk             (0x40UL)                  /*!< EPRST6 (Bitfield-Mask: 0x01)                          */
#define USB_DMARST_EPRST7_Pos             (7UL)                     /*!< EPRST7 (Bit 7)                                        */
#define USB_DMARST_EPRST7_Msk             (0x80UL)                  /*!< EPRST7 (Bitfield-Mask: 0x01)                          */
#define USB_DMARST_EPRST8_Pos             (8UL)                     /*!< EPRST8 (Bit 8)                                        */
#define USB_DMARST_EPRST8_Msk             (0x100UL)                 /*!< EPRST8 (Bitfield-Mask: 0x01)                          */
#define USB_DMARST_EPRST9_Pos             (9UL)                     /*!< EPRST9 (Bit 9)                                        */
#define USB_DMARST_EPRST9_Msk             (0x200UL)                 /*!< EPRST9 (Bitfield-Mask: 0x01)                          */
#define USB_DMARST_EPRST10_Pos            (10UL)                    /*!< EPRST10 (Bit 10)                                      */
#define USB_DMARST_EPRST10_Msk            (0x400UL)                 /*!< EPRST10 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST11_Pos            (11UL)                    /*!< EPRST11 (Bit 11)                                      */
#define USB_DMARST_EPRST11_Msk            (0x800UL)                 /*!< EPRST11 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST12_Pos            (12UL)                    /*!< EPRST12 (Bit 12)                                      */
#define USB_DMARST_EPRST12_Msk            (0x1000UL)                /*!< EPRST12 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST13_Pos            (13UL)                    /*!< EPRST13 (Bit 13)                                      */
#define USB_DMARST_EPRST13_Msk            (0x2000UL)                /*!< EPRST13 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST14_Pos            (14UL)                    /*!< EPRST14 (Bit 14)                                      */
#define USB_DMARST_EPRST14_Msk            (0x4000UL)                /*!< EPRST14 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST15_Pos            (15UL)                    /*!< EPRST15 (Bit 15)                                      */
#define USB_DMARST_EPRST15_Msk            (0x8000UL)                /*!< EPRST15 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST16_Pos            (16UL)                    /*!< EPRST16 (Bit 16)                                      */
#define USB_DMARST_EPRST16_Msk            (0x10000UL)               /*!< EPRST16 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST17_Pos            (17UL)                    /*!< EPRST17 (Bit 17)                                      */
#define USB_DMARST_EPRST17_Msk            (0x20000UL)               /*!< EPRST17 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST18_Pos            (18UL)                    /*!< EPRST18 (Bit 18)                                      */
#define USB_DMARST_EPRST18_Msk            (0x40000UL)               /*!< EPRST18 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST19_Pos            (19UL)                    /*!< EPRST19 (Bit 19)                                      */
#define USB_DMARST_EPRST19_Msk            (0x80000UL)               /*!< EPRST19 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST20_Pos            (20UL)                    /*!< EPRST20 (Bit 20)                                      */
#define USB_DMARST_EPRST20_Msk            (0x100000UL)              /*!< EPRST20 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST21_Pos            (21UL)                    /*!< EPRST21 (Bit 21)                                      */
#define USB_DMARST_EPRST21_Msk            (0x200000UL)              /*!< EPRST21 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST22_Pos            (22UL)                    /*!< EPRST22 (Bit 22)                                      */
#define USB_DMARST_EPRST22_Msk            (0x400000UL)              /*!< EPRST22 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST23_Pos            (23UL)                    /*!< EPRST23 (Bit 23)                                      */
#define USB_DMARST_EPRST23_Msk            (0x800000UL)              /*!< EPRST23 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST24_Pos            (24UL)                    /*!< EPRST24 (Bit 24)                                      */
#define USB_DMARST_EPRST24_Msk            (0x1000000UL)             /*!< EPRST24 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST25_Pos            (25UL)                    /*!< EPRST25 (Bit 25)                                      */
#define USB_DMARST_EPRST25_Msk            (0x2000000UL)             /*!< EPRST25 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST26_Pos            (26UL)                    /*!< EPRST26 (Bit 26)                                      */
#define USB_DMARST_EPRST26_Msk            (0x4000000UL)             /*!< EPRST26 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST27_Pos            (27UL)                    /*!< EPRST27 (Bit 27)                                      */
#define USB_DMARST_EPRST27_Msk            (0x8000000UL)             /*!< EPRST27 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST28_Pos            (28UL)                    /*!< EPRST28 (Bit 28)                                      */
#define USB_DMARST_EPRST28_Msk            (0x10000000UL)            /*!< EPRST28 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST29_Pos            (29UL)                    /*!< EPRST29 (Bit 29)                                      */
#define USB_DMARST_EPRST29_Msk            (0x20000000UL)            /*!< EPRST29 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST30_Pos            (30UL)                    /*!< EPRST30 (Bit 30)                                      */
#define USB_DMARST_EPRST30_Msk            (0x40000000UL)            /*!< EPRST30 (Bitfield-Mask: 0x01)                         */
#define USB_DMARST_EPRST31_Pos            (31UL)                    /*!< EPRST31 (Bit 31)                                      */
#define USB_DMARST_EPRST31_Msk            (0x80000000UL)            /*!< EPRST31 (Bitfield-Mask: 0x01)                         */
/* ========================================================  DMARCLR  ======================================================== */
#define USB_DMARCLR_EPRCLR0_Pos           (0UL)                     /*!< EPRCLR0 (Bit 0)                                       */
#define USB_DMARCLR_EPRCLR0_Msk           (0x1UL)                   /*!< EPRCLR0 (Bitfield-Mask: 0x01)                         */
#define USB_DMARCLR_EPRCLR1_Pos           (1UL)                     /*!< EPRCLR1 (Bit 1)                                       */
#define USB_DMARCLR_EPRCLR1_Msk           (0x2UL)                   /*!< EPRCLR1 (Bitfield-Mask: 0x01)                         */
#define USB_DMARCLR_EPRCLR2_Pos           (2UL)                     /*!< EPRCLR2 (Bit 2)                                       */
#define USB_DMARCLR_EPRCLR2_Msk           (0x4UL)                   /*!< EPRCLR2 (Bitfield-Mask: 0x01)                         */
#define USB_DMARCLR_EPRCLR3_Pos           (3UL)                     /*!< EPRCLR3 (Bit 3)                                       */
#define USB_DMARCLR_EPRCLR3_Msk           (0x8UL)                   /*!< EPRCLR3 (Bitfield-Mask: 0x01)                         */
#define USB_DMARCLR_EPRCLR4_Pos           (4UL)                     /*!< EPRCLR4 (Bit 4)                                       */
#define USB_DMARCLR_EPRCLR4_Msk           (0x10UL)                  /*!< EPRCLR4 (Bitfield-Mask: 0x01)                         */
#define USB_DMARCLR_EPRCLR5_Pos           (5UL)                     /*!< EPRCLR5 (Bit 5)                                       */
#define USB_DMARCLR_EPRCLR5_Msk           (0x20UL)                  /*!< EPRCLR5 (Bitfield-Mask: 0x01)                         */
#define USB_DMARCLR_EPRCLR6_Pos           (6UL)                     /*!< EPRCLR6 (Bit 6)                                       */
#define USB_DMARCLR_EPRCLR6_Msk           (0x40UL)                  /*!< EPRCLR6 (Bitfield-Mask: 0x01)                         */
#define USB_DMARCLR_EPRCLR7_Pos           (7UL)                     /*!< EPRCLR7 (Bit 7)                                       */
#define USB_DMARCLR_EPRCLR7_Msk           (0x80UL)                  /*!< EPRCLR7 (Bitfield-Mask: 0x01)                         */
#define USB_DMARCLR_EPRCLR8_Pos           (8UL)                     /*!< EPRCLR8 (Bit 8)                                       */
#define USB_DMARCLR_EPRCLR8_Msk           (0x100UL)                 /*!< EPRCLR8 (Bitfield-Mask: 0x01)                         */
#define USB_DMARCLR_EPRCLR9_Pos           (9UL)                     /*!< EPRCLR9 (Bit 9)                                       */
#define USB_DMARCLR_EPRCLR9_Msk           (0x200UL)                 /*!< EPRCLR9 (Bitfield-Mask: 0x01)                         */
#define USB_DMARCLR_EPRCLR10_Pos          (10UL)                    /*!< EPRCLR10 (Bit 10)                                     */
#define USB_DMARCLR_EPRCLR10_Msk          (0x400UL)                 /*!< EPRCLR10 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR11_Pos          (11UL)                    /*!< EPRCLR11 (Bit 11)                                     */
#define USB_DMARCLR_EPRCLR11_Msk          (0x800UL)                 /*!< EPRCLR11 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR12_Pos          (12UL)                    /*!< EPRCLR12 (Bit 12)                                     */
#define USB_DMARCLR_EPRCLR12_Msk          (0x1000UL)                /*!< EPRCLR12 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR13_Pos          (13UL)                    /*!< EPRCLR13 (Bit 13)                                     */
#define USB_DMARCLR_EPRCLR13_Msk          (0x2000UL)                /*!< EPRCLR13 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR14_Pos          (14UL)                    /*!< EPRCLR14 (Bit 14)                                     */
#define USB_DMARCLR_EPRCLR14_Msk          (0x4000UL)                /*!< EPRCLR14 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR15_Pos          (15UL)                    /*!< EPRCLR15 (Bit 15)                                     */
#define USB_DMARCLR_EPRCLR15_Msk          (0x8000UL)                /*!< EPRCLR15 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR16_Pos          (16UL)                    /*!< EPRCLR16 (Bit 16)                                     */
#define USB_DMARCLR_EPRCLR16_Msk          (0x10000UL)               /*!< EPRCLR16 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR17_Pos          (17UL)                    /*!< EPRCLR17 (Bit 17)                                     */
#define USB_DMARCLR_EPRCLR17_Msk          (0x20000UL)               /*!< EPRCLR17 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR18_Pos          (18UL)                    /*!< EPRCLR18 (Bit 18)                                     */
#define USB_DMARCLR_EPRCLR18_Msk          (0x40000UL)               /*!< EPRCLR18 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR19_Pos          (19UL)                    /*!< EPRCLR19 (Bit 19)                                     */
#define USB_DMARCLR_EPRCLR19_Msk          (0x80000UL)               /*!< EPRCLR19 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR20_Pos          (20UL)                    /*!< EPRCLR20 (Bit 20)                                     */
#define USB_DMARCLR_EPRCLR20_Msk          (0x100000UL)              /*!< EPRCLR20 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR21_Pos          (21UL)                    /*!< EPRCLR21 (Bit 21)                                     */
#define USB_DMARCLR_EPRCLR21_Msk          (0x200000UL)              /*!< EPRCLR21 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR22_Pos          (22UL)                    /*!< EPRCLR22 (Bit 22)                                     */
#define USB_DMARCLR_EPRCLR22_Msk          (0x400000UL)              /*!< EPRCLR22 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR23_Pos          (23UL)                    /*!< EPRCLR23 (Bit 23)                                     */
#define USB_DMARCLR_EPRCLR23_Msk          (0x800000UL)              /*!< EPRCLR23 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR24_Pos          (24UL)                    /*!< EPRCLR24 (Bit 24)                                     */
#define USB_DMARCLR_EPRCLR24_Msk          (0x1000000UL)             /*!< EPRCLR24 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR25_Pos          (25UL)                    /*!< EPRCLR25 (Bit 25)                                     */
#define USB_DMARCLR_EPRCLR25_Msk          (0x2000000UL)             /*!< EPRCLR25 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR26_Pos          (26UL)                    /*!< EPRCLR26 (Bit 26)                                     */
#define USB_DMARCLR_EPRCLR26_Msk          (0x4000000UL)             /*!< EPRCLR26 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR27_Pos          (27UL)                    /*!< EPRCLR27 (Bit 27)                                     */
#define USB_DMARCLR_EPRCLR27_Msk          (0x8000000UL)             /*!< EPRCLR27 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR28_Pos          (28UL)                    /*!< EPRCLR28 (Bit 28)                                     */
#define USB_DMARCLR_EPRCLR28_Msk          (0x10000000UL)            /*!< EPRCLR28 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR29_Pos          (29UL)                    /*!< EPRCLR29 (Bit 29)                                     */
#define USB_DMARCLR_EPRCLR29_Msk          (0x20000000UL)            /*!< EPRCLR29 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR30_Pos          (30UL)                    /*!< EPRCLR30 (Bit 30)                                     */
#define USB_DMARCLR_EPRCLR30_Msk          (0x40000000UL)            /*!< EPRCLR30 (Bitfield-Mask: 0x01)                        */
#define USB_DMARCLR_EPRCLR31_Pos          (31UL)                    /*!< EPRCLR31 (Bit 31)                                     */
#define USB_DMARCLR_EPRCLR31_Msk          (0x80000000UL)            /*!< EPRCLR31 (Bitfield-Mask: 0x01)                        */
/* ========================================================  DMARSET  ======================================================== */
#define USB_DMARSET_EPRSET0_Pos           (0UL)                     /*!< EPRSET0 (Bit 0)                                       */
#define USB_DMARSET_EPRSET0_Msk           (0x1UL)                   /*!< EPRSET0 (Bitfield-Mask: 0x01)                         */
#define USB_DMARSET_EPRSET1_Pos           (1UL)                     /*!< EPRSET1 (Bit 1)                                       */
#define USB_DMARSET_EPRSET1_Msk           (0x2UL)                   /*!< EPRSET1 (Bitfield-Mask: 0x01)                         */
#define USB_DMARSET_EPRSET2_Pos           (2UL)                     /*!< EPRSET2 (Bit 2)                                       */
#define USB_DMARSET_EPRSET2_Msk           (0x4UL)                   /*!< EPRSET2 (Bitfield-Mask: 0x01)                         */
#define USB_DMARSET_EPRSET3_Pos           (3UL)                     /*!< EPRSET3 (Bit 3)                                       */
#define USB_DMARSET_EPRSET3_Msk           (0x8UL)                   /*!< EPRSET3 (Bitfield-Mask: 0x01)                         */
#define USB_DMARSET_EPRSET4_Pos           (4UL)                     /*!< EPRSET4 (Bit 4)                                       */
#define USB_DMARSET_EPRSET4_Msk           (0x10UL)                  /*!< EPRSET4 (Bitfield-Mask: 0x01)                         */
#define USB_DMARSET_EPRSET5_Pos           (5UL)                     /*!< EPRSET5 (Bit 5)                                       */
#define USB_DMARSET_EPRSET5_Msk           (0x20UL)                  /*!< EPRSET5 (Bitfield-Mask: 0x01)                         */
#define USB_DMARSET_EPRSET6_Pos           (6UL)                     /*!< EPRSET6 (Bit 6)                                       */
#define USB_DMARSET_EPRSET6_Msk           (0x40UL)                  /*!< EPRSET6 (Bitfield-Mask: 0x01)                         */
#define USB_DMARSET_EPRSET7_Pos           (7UL)                     /*!< EPRSET7 (Bit 7)                                       */
#define USB_DMARSET_EPRSET7_Msk           (0x80UL)                  /*!< EPRSET7 (Bitfield-Mask: 0x01)                         */
#define USB_DMARSET_EPRSET8_Pos           (8UL)                     /*!< EPRSET8 (Bit 8)                                       */
#define USB_DMARSET_EPRSET8_Msk           (0x100UL)                 /*!< EPRSET8 (Bitfield-Mask: 0x01)                         */
#define USB_DMARSET_EPRSET9_Pos           (9UL)                     /*!< EPRSET9 (Bit 9)                                       */
#define USB_DMARSET_EPRSET9_Msk           (0x200UL)                 /*!< EPRSET9 (Bitfield-Mask: 0x01)                         */
#define USB_DMARSET_EPRSET10_Pos          (10UL)                    /*!< EPRSET10 (Bit 10)                                     */
#define USB_DMARSET_EPRSET10_Msk          (0x400UL)                 /*!< EPRSET10 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET11_Pos          (11UL)                    /*!< EPRSET11 (Bit 11)                                     */
#define USB_DMARSET_EPRSET11_Msk          (0x800UL)                 /*!< EPRSET11 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET12_Pos          (12UL)                    /*!< EPRSET12 (Bit 12)                                     */
#define USB_DMARSET_EPRSET12_Msk          (0x1000UL)                /*!< EPRSET12 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET13_Pos          (13UL)                    /*!< EPRSET13 (Bit 13)                                     */
#define USB_DMARSET_EPRSET13_Msk          (0x2000UL)                /*!< EPRSET13 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET14_Pos          (14UL)                    /*!< EPRSET14 (Bit 14)                                     */
#define USB_DMARSET_EPRSET14_Msk          (0x4000UL)                /*!< EPRSET14 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET15_Pos          (15UL)                    /*!< EPRSET15 (Bit 15)                                     */
#define USB_DMARSET_EPRSET15_Msk          (0x8000UL)                /*!< EPRSET15 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET16_Pos          (16UL)                    /*!< EPRSET16 (Bit 16)                                     */
#define USB_DMARSET_EPRSET16_Msk          (0x10000UL)               /*!< EPRSET16 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET17_Pos          (17UL)                    /*!< EPRSET17 (Bit 17)                                     */
#define USB_DMARSET_EPRSET17_Msk          (0x20000UL)               /*!< EPRSET17 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET18_Pos          (18UL)                    /*!< EPRSET18 (Bit 18)                                     */
#define USB_DMARSET_EPRSET18_Msk          (0x40000UL)               /*!< EPRSET18 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET19_Pos          (19UL)                    /*!< EPRSET19 (Bit 19)                                     */
#define USB_DMARSET_EPRSET19_Msk          (0x80000UL)               /*!< EPRSET19 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET20_Pos          (20UL)                    /*!< EPRSET20 (Bit 20)                                     */
#define USB_DMARSET_EPRSET20_Msk          (0x100000UL)              /*!< EPRSET20 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET21_Pos          (21UL)                    /*!< EPRSET21 (Bit 21)                                     */
#define USB_DMARSET_EPRSET21_Msk          (0x200000UL)              /*!< EPRSET21 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET22_Pos          (22UL)                    /*!< EPRSET22 (Bit 22)                                     */
#define USB_DMARSET_EPRSET22_Msk          (0x400000UL)              /*!< EPRSET22 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET23_Pos          (23UL)                    /*!< EPRSET23 (Bit 23)                                     */
#define USB_DMARSET_EPRSET23_Msk          (0x800000UL)              /*!< EPRSET23 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET24_Pos          (24UL)                    /*!< EPRSET24 (Bit 24)                                     */
#define USB_DMARSET_EPRSET24_Msk          (0x1000000UL)             /*!< EPRSET24 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET25_Pos          (25UL)                    /*!< EPRSET25 (Bit 25)                                     */
#define USB_DMARSET_EPRSET25_Msk          (0x2000000UL)             /*!< EPRSET25 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET26_Pos          (26UL)                    /*!< EPRSET26 (Bit 26)                                     */
#define USB_DMARSET_EPRSET26_Msk          (0x4000000UL)             /*!< EPRSET26 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET27_Pos          (27UL)                    /*!< EPRSET27 (Bit 27)                                     */
#define USB_DMARSET_EPRSET27_Msk          (0x8000000UL)             /*!< EPRSET27 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET28_Pos          (28UL)                    /*!< EPRSET28 (Bit 28)                                     */
#define USB_DMARSET_EPRSET28_Msk          (0x10000000UL)            /*!< EPRSET28 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET29_Pos          (29UL)                    /*!< EPRSET29 (Bit 29)                                     */
#define USB_DMARSET_EPRSET29_Msk          (0x20000000UL)            /*!< EPRSET29 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET30_Pos          (30UL)                    /*!< EPRSET30 (Bit 30)                                     */
#define USB_DMARSET_EPRSET30_Msk          (0x40000000UL)            /*!< EPRSET30 (Bitfield-Mask: 0x01)                        */
#define USB_DMARSET_EPRSET31_Pos          (31UL)                    /*!< EPRSET31 (Bit 31)                                     */
#define USB_DMARSET_EPRSET31_Msk          (0x80000000UL)            /*!< EPRSET31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  UDCAH  ========================================================= */
#define USB_UDCAH_UDCA_ADDR_Pos           (7UL)                     /*!< UDCA_ADDR (Bit 7)                                     */
#define USB_UDCAH_UDCA_ADDR_Msk           (0xffffff80UL)            /*!< UDCA_ADDR (Bitfield-Mask: 0x1ffffff)                  */
/* ========================================================  EPDMAST  ======================================================== */
#define USB_EPDMAST_EP_DMA_ST0_Pos        (0UL)                     /*!< EP_DMA_ST0 (Bit 0)                                    */
#define USB_EPDMAST_EP_DMA_ST0_Msk        (0x1UL)                   /*!< EP_DMA_ST0 (Bitfield-Mask: 0x01)                      */
#define USB_EPDMAST_EP_DMA_ST1_Pos        (1UL)                     /*!< EP_DMA_ST1 (Bit 1)                                    */
#define USB_EPDMAST_EP_DMA_ST1_Msk        (0x2UL)                   /*!< EP_DMA_ST1 (Bitfield-Mask: 0x01)                      */
#define USB_EPDMAST_EP_DMA_ST2_Pos        (2UL)                     /*!< EP_DMA_ST2 (Bit 2)                                    */
#define USB_EPDMAST_EP_DMA_ST2_Msk        (0x4UL)                   /*!< EP_DMA_ST2 (Bitfield-Mask: 0x01)                      */
#define USB_EPDMAST_EP_DMA_ST3_Pos        (3UL)                     /*!< EP_DMA_ST3 (Bit 3)                                    */
#define USB_EPDMAST_EP_DMA_ST3_Msk        (0x8UL)                   /*!< EP_DMA_ST3 (Bitfield-Mask: 0x01)                      */
#define USB_EPDMAST_EP_DMA_ST4_Pos        (4UL)                     /*!< EP_DMA_ST4 (Bit 4)                                    */
#define USB_EPDMAST_EP_DMA_ST4_Msk        (0x10UL)                  /*!< EP_DMA_ST4 (Bitfield-Mask: 0x01)                      */
#define USB_EPDMAST_EP_DMA_ST5_Pos        (5UL)                     /*!< EP_DMA_ST5 (Bit 5)                                    */
#define USB_EPDMAST_EP_DMA_ST5_Msk        (0x20UL)                  /*!< EP_DMA_ST5 (Bitfield-Mask: 0x01)                      */
#define USB_EPDMAST_EP_DMA_ST6_Pos        (6UL)                     /*!< EP_DMA_ST6 (Bit 6)                                    */
#define USB_EPDMAST_EP_DMA_ST6_Msk        (0x40UL)                  /*!< EP_DMA_ST6 (Bitfield-Mask: 0x01)                      */
#define USB_EPDMAST_EP_DMA_ST7_Pos        (7UL)                     /*!< EP_DMA_ST7 (Bit 7)                                    */
#define USB_EPDMAST_EP_DMA_ST7_Msk        (0x80UL)                  /*!< EP_DMA_ST7 (Bitfield-Mask: 0x01)                      */
#define USB_EPDMAST_EP_DMA_ST8_Pos        (8UL)                     /*!< EP_DMA_ST8 (Bit 8)                                    */
#define USB_EPDMAST_EP_DMA_ST8_Msk        (0x100UL)                 /*!< EP_DMA_ST8 (Bitfield-Mask: 0x01)                      */
#define USB_EPDMAST_EP_DMA_ST9_Pos        (9UL)                     /*!< EP_DMA_ST9 (Bit 9)                                    */
#define USB_EPDMAST_EP_DMA_ST9_Msk        (0x200UL)                 /*!< EP_DMA_ST9 (Bitfield-Mask: 0x01)                      */
#define USB_EPDMAST_EP_DMA_ST10_Pos       (10UL)                    /*!< EP_DMA_ST10 (Bit 10)                                  */
#define USB_EPDMAST_EP_DMA_ST10_Msk       (0x400UL)                 /*!< EP_DMA_ST10 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST11_Pos       (11UL)                    /*!< EP_DMA_ST11 (Bit 11)                                  */
#define USB_EPDMAST_EP_DMA_ST11_Msk       (0x800UL)                 /*!< EP_DMA_ST11 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST12_Pos       (12UL)                    /*!< EP_DMA_ST12 (Bit 12)                                  */
#define USB_EPDMAST_EP_DMA_ST12_Msk       (0x1000UL)                /*!< EP_DMA_ST12 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST13_Pos       (13UL)                    /*!< EP_DMA_ST13 (Bit 13)                                  */
#define USB_EPDMAST_EP_DMA_ST13_Msk       (0x2000UL)                /*!< EP_DMA_ST13 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST14_Pos       (14UL)                    /*!< EP_DMA_ST14 (Bit 14)                                  */
#define USB_EPDMAST_EP_DMA_ST14_Msk       (0x4000UL)                /*!< EP_DMA_ST14 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST15_Pos       (15UL)                    /*!< EP_DMA_ST15 (Bit 15)                                  */
#define USB_EPDMAST_EP_DMA_ST15_Msk       (0x8000UL)                /*!< EP_DMA_ST15 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST16_Pos       (16UL)                    /*!< EP_DMA_ST16 (Bit 16)                                  */
#define USB_EPDMAST_EP_DMA_ST16_Msk       (0x10000UL)               /*!< EP_DMA_ST16 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST17_Pos       (17UL)                    /*!< EP_DMA_ST17 (Bit 17)                                  */
#define USB_EPDMAST_EP_DMA_ST17_Msk       (0x20000UL)               /*!< EP_DMA_ST17 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST18_Pos       (18UL)                    /*!< EP_DMA_ST18 (Bit 18)                                  */
#define USB_EPDMAST_EP_DMA_ST18_Msk       (0x40000UL)               /*!< EP_DMA_ST18 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST19_Pos       (19UL)                    /*!< EP_DMA_ST19 (Bit 19)                                  */
#define USB_EPDMAST_EP_DMA_ST19_Msk       (0x80000UL)               /*!< EP_DMA_ST19 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST20_Pos       (20UL)                    /*!< EP_DMA_ST20 (Bit 20)                                  */
#define USB_EPDMAST_EP_DMA_ST20_Msk       (0x100000UL)              /*!< EP_DMA_ST20 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST21_Pos       (21UL)                    /*!< EP_DMA_ST21 (Bit 21)                                  */
#define USB_EPDMAST_EP_DMA_ST21_Msk       (0x200000UL)              /*!< EP_DMA_ST21 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST22_Pos       (22UL)                    /*!< EP_DMA_ST22 (Bit 22)                                  */
#define USB_EPDMAST_EP_DMA_ST22_Msk       (0x400000UL)              /*!< EP_DMA_ST22 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST23_Pos       (23UL)                    /*!< EP_DMA_ST23 (Bit 23)                                  */
#define USB_EPDMAST_EP_DMA_ST23_Msk       (0x800000UL)              /*!< EP_DMA_ST23 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST24_Pos       (24UL)                    /*!< EP_DMA_ST24 (Bit 24)                                  */
#define USB_EPDMAST_EP_DMA_ST24_Msk       (0x1000000UL)             /*!< EP_DMA_ST24 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST25_Pos       (25UL)                    /*!< EP_DMA_ST25 (Bit 25)                                  */
#define USB_EPDMAST_EP_DMA_ST25_Msk       (0x2000000UL)             /*!< EP_DMA_ST25 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST26_Pos       (26UL)                    /*!< EP_DMA_ST26 (Bit 26)                                  */
#define USB_EPDMAST_EP_DMA_ST26_Msk       (0x4000000UL)             /*!< EP_DMA_ST26 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST27_Pos       (27UL)                    /*!< EP_DMA_ST27 (Bit 27)                                  */
#define USB_EPDMAST_EP_DMA_ST27_Msk       (0x8000000UL)             /*!< EP_DMA_ST27 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST28_Pos       (28UL)                    /*!< EP_DMA_ST28 (Bit 28)                                  */
#define USB_EPDMAST_EP_DMA_ST28_Msk       (0x10000000UL)            /*!< EP_DMA_ST28 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST29_Pos       (29UL)                    /*!< EP_DMA_ST29 (Bit 29)                                  */
#define USB_EPDMAST_EP_DMA_ST29_Msk       (0x20000000UL)            /*!< EP_DMA_ST29 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST30_Pos       (30UL)                    /*!< EP_DMA_ST30 (Bit 30)                                  */
#define USB_EPDMAST_EP_DMA_ST30_Msk       (0x40000000UL)            /*!< EP_DMA_ST30 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMAST_EP_DMA_ST31_Pos       (31UL)                    /*!< EP_DMA_ST31 (Bit 31)                                  */
#define USB_EPDMAST_EP_DMA_ST31_Msk       (0x80000000UL)            /*!< EP_DMA_ST31 (Bitfield-Mask: 0x01)                     */
/* ========================================================  EPDMAEN  ======================================================== */
#define USB_EPDMAEN_EP_DMA_EN0_Pos        (0UL)                     /*!< EP_DMA_EN0 (Bit 0)                                    */
#define USB_EPDMAEN_EP_DMA_EN0_Msk        (0x1UL)                   /*!< EP_DMA_EN0 (Bitfield-Mask: 0x01)                      */
#define USB_EPDMAEN_EP_DMA_EN1_Pos        (1UL)                     /*!< EP_DMA_EN1 (Bit 1)                                    */
#define USB_EPDMAEN_EP_DMA_EN1_Msk        (0x2UL)                   /*!< EP_DMA_EN1 (Bitfield-Mask: 0x01)                      */
#define USB_EPDMAEN_EP_DMA_EN_Pos         (2UL)                     /*!< EP_DMA_EN (Bit 2)                                     */
#define USB_EPDMAEN_EP_DMA_EN_Msk         (0xfffffffcUL)            /*!< EP_DMA_EN (Bitfield-Mask: 0x3fffffff)                 */
/* =======================================================  EPDMADIS  ======================================================== */
#define USB_EPDMADIS_EP_DMA_DIS0_Pos      (0UL)                     /*!< EP_DMA_DIS0 (Bit 0)                                   */
#define USB_EPDMADIS_EP_DMA_DIS0_Msk      (0x1UL)                   /*!< EP_DMA_DIS0 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMADIS_EP_DMA_DIS1_Pos      (1UL)                     /*!< EP_DMA_DIS1 (Bit 1)                                   */
#define USB_EPDMADIS_EP_DMA_DIS1_Msk      (0x2UL)                   /*!< EP_DMA_DIS1 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMADIS_EP_DMA_DIS2_Pos      (2UL)                     /*!< EP_DMA_DIS2 (Bit 2)                                   */
#define USB_EPDMADIS_EP_DMA_DIS2_Msk      (0x4UL)                   /*!< EP_DMA_DIS2 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMADIS_EP_DMA_DIS3_Pos      (3UL)                     /*!< EP_DMA_DIS3 (Bit 3)                                   */
#define USB_EPDMADIS_EP_DMA_DIS3_Msk      (0x8UL)                   /*!< EP_DMA_DIS3 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMADIS_EP_DMA_DIS4_Pos      (4UL)                     /*!< EP_DMA_DIS4 (Bit 4)                                   */
#define USB_EPDMADIS_EP_DMA_DIS4_Msk      (0x10UL)                  /*!< EP_DMA_DIS4 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMADIS_EP_DMA_DIS5_Pos      (5UL)                     /*!< EP_DMA_DIS5 (Bit 5)                                   */
#define USB_EPDMADIS_EP_DMA_DIS5_Msk      (0x20UL)                  /*!< EP_DMA_DIS5 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMADIS_EP_DMA_DIS6_Pos      (6UL)                     /*!< EP_DMA_DIS6 (Bit 6)                                   */
#define USB_EPDMADIS_EP_DMA_DIS6_Msk      (0x40UL)                  /*!< EP_DMA_DIS6 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMADIS_EP_DMA_DIS7_Pos      (7UL)                     /*!< EP_DMA_DIS7 (Bit 7)                                   */
#define USB_EPDMADIS_EP_DMA_DIS7_Msk      (0x80UL)                  /*!< EP_DMA_DIS7 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMADIS_EP_DMA_DIS8_Pos      (8UL)                     /*!< EP_DMA_DIS8 (Bit 8)                                   */
#define USB_EPDMADIS_EP_DMA_DIS8_Msk      (0x100UL)                 /*!< EP_DMA_DIS8 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMADIS_EP_DMA_DIS9_Pos      (9UL)                     /*!< EP_DMA_DIS9 (Bit 9)                                   */
#define USB_EPDMADIS_EP_DMA_DIS9_Msk      (0x200UL)                 /*!< EP_DMA_DIS9 (Bitfield-Mask: 0x01)                     */
#define USB_EPDMADIS_EP_DMA_DIS10_Pos     (10UL)                    /*!< EP_DMA_DIS10 (Bit 10)                                 */
#define USB_EPDMADIS_EP_DMA_DIS10_Msk     (0x400UL)                 /*!< EP_DMA_DIS10 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS11_Pos     (11UL)                    /*!< EP_DMA_DIS11 (Bit 11)                                 */
#define USB_EPDMADIS_EP_DMA_DIS11_Msk     (0x800UL)                 /*!< EP_DMA_DIS11 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS12_Pos     (12UL)                    /*!< EP_DMA_DIS12 (Bit 12)                                 */
#define USB_EPDMADIS_EP_DMA_DIS12_Msk     (0x1000UL)                /*!< EP_DMA_DIS12 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS13_Pos     (13UL)                    /*!< EP_DMA_DIS13 (Bit 13)                                 */
#define USB_EPDMADIS_EP_DMA_DIS13_Msk     (0x2000UL)                /*!< EP_DMA_DIS13 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS14_Pos     (14UL)                    /*!< EP_DMA_DIS14 (Bit 14)                                 */
#define USB_EPDMADIS_EP_DMA_DIS14_Msk     (0x4000UL)                /*!< EP_DMA_DIS14 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS15_Pos     (15UL)                    /*!< EP_DMA_DIS15 (Bit 15)                                 */
#define USB_EPDMADIS_EP_DMA_DIS15_Msk     (0x8000UL)                /*!< EP_DMA_DIS15 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS16_Pos     (16UL)                    /*!< EP_DMA_DIS16 (Bit 16)                                 */
#define USB_EPDMADIS_EP_DMA_DIS16_Msk     (0x10000UL)               /*!< EP_DMA_DIS16 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS17_Pos     (17UL)                    /*!< EP_DMA_DIS17 (Bit 17)                                 */
#define USB_EPDMADIS_EP_DMA_DIS17_Msk     (0x20000UL)               /*!< EP_DMA_DIS17 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS18_Pos     (18UL)                    /*!< EP_DMA_DIS18 (Bit 18)                                 */
#define USB_EPDMADIS_EP_DMA_DIS18_Msk     (0x40000UL)               /*!< EP_DMA_DIS18 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS19_Pos     (19UL)                    /*!< EP_DMA_DIS19 (Bit 19)                                 */
#define USB_EPDMADIS_EP_DMA_DIS19_Msk     (0x80000UL)               /*!< EP_DMA_DIS19 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS20_Pos     (20UL)                    /*!< EP_DMA_DIS20 (Bit 20)                                 */
#define USB_EPDMADIS_EP_DMA_DIS20_Msk     (0x100000UL)              /*!< EP_DMA_DIS20 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS21_Pos     (21UL)                    /*!< EP_DMA_DIS21 (Bit 21)                                 */
#define USB_EPDMADIS_EP_DMA_DIS21_Msk     (0x200000UL)              /*!< EP_DMA_DIS21 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS22_Pos     (22UL)                    /*!< EP_DMA_DIS22 (Bit 22)                                 */
#define USB_EPDMADIS_EP_DMA_DIS22_Msk     (0x400000UL)              /*!< EP_DMA_DIS22 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS23_Pos     (23UL)                    /*!< EP_DMA_DIS23 (Bit 23)                                 */
#define USB_EPDMADIS_EP_DMA_DIS23_Msk     (0x800000UL)              /*!< EP_DMA_DIS23 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS24_Pos     (24UL)                    /*!< EP_DMA_DIS24 (Bit 24)                                 */
#define USB_EPDMADIS_EP_DMA_DIS24_Msk     (0x1000000UL)             /*!< EP_DMA_DIS24 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS25_Pos     (25UL)                    /*!< EP_DMA_DIS25 (Bit 25)                                 */
#define USB_EPDMADIS_EP_DMA_DIS25_Msk     (0x2000000UL)             /*!< EP_DMA_DIS25 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS26_Pos     (26UL)                    /*!< EP_DMA_DIS26 (Bit 26)                                 */
#define USB_EPDMADIS_EP_DMA_DIS26_Msk     (0x4000000UL)             /*!< EP_DMA_DIS26 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS27_Pos     (27UL)                    /*!< EP_DMA_DIS27 (Bit 27)                                 */
#define USB_EPDMADIS_EP_DMA_DIS27_Msk     (0x8000000UL)             /*!< EP_DMA_DIS27 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS28_Pos     (28UL)                    /*!< EP_DMA_DIS28 (Bit 28)                                 */
#define USB_EPDMADIS_EP_DMA_DIS28_Msk     (0x10000000UL)            /*!< EP_DMA_DIS28 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS29_Pos     (29UL)                    /*!< EP_DMA_DIS29 (Bit 29)                                 */
#define USB_EPDMADIS_EP_DMA_DIS29_Msk     (0x20000000UL)            /*!< EP_DMA_DIS29 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS30_Pos     (30UL)                    /*!< EP_DMA_DIS30 (Bit 30)                                 */
#define USB_EPDMADIS_EP_DMA_DIS30_Msk     (0x40000000UL)            /*!< EP_DMA_DIS30 (Bitfield-Mask: 0x01)                    */
#define USB_EPDMADIS_EP_DMA_DIS31_Pos     (31UL)                    /*!< EP_DMA_DIS31 (Bit 31)                                 */
#define USB_EPDMADIS_EP_DMA_DIS31_Msk     (0x80000000UL)            /*!< EP_DMA_DIS31 (Bitfield-Mask: 0x01)                    */
/* =======================================================  DMAINTST  ======================================================== */
#define USB_DMAINTST_EOT_Pos              (0UL)                     /*!< EOT (Bit 0)                                           */
#define USB_DMAINTST_EOT_Msk              (0x1UL)                   /*!< EOT (Bitfield-Mask: 0x01)                             */
#define USB_DMAINTST_NDDR_Pos             (1UL)                     /*!< NDDR (Bit 1)                                          */
#define USB_DMAINTST_NDDR_Msk             (0x2UL)                   /*!< NDDR (Bitfield-Mask: 0x01)                            */
#define USB_DMAINTST_ERR_Pos              (2UL)                     /*!< ERR (Bit 2)                                           */
#define USB_DMAINTST_ERR_Msk              (0x4UL)                   /*!< ERR (Bitfield-Mask: 0x01)                             */
/* =======================================================  DMAINTEN  ======================================================== */
#define USB_DMAINTEN_EOT_Pos              (0UL)                     /*!< EOT (Bit 0)                                           */
#define USB_DMAINTEN_EOT_Msk              (0x1UL)                   /*!< EOT (Bitfield-Mask: 0x01)                             */
#define USB_DMAINTEN_NDDR_Pos             (1UL)                     /*!< NDDR (Bit 1)                                          */
#define USB_DMAINTEN_NDDR_Msk             (0x2UL)                   /*!< NDDR (Bitfield-Mask: 0x01)                            */
#define USB_DMAINTEN_ERR_Pos              (2UL)                     /*!< ERR (Bit 2)                                           */
#define USB_DMAINTEN_ERR_Msk              (0x4UL)                   /*!< ERR (Bitfield-Mask: 0x01)                             */
/* =======================================================  EOTINTST  ======================================================== */
#define USB_EOTINTST_EPTXINTST0_Pos       (0UL)                     /*!< EPTXINTST0 (Bit 0)                                    */
#define USB_EOTINTST_EPTXINTST0_Msk       (0x1UL)                   /*!< EPTXINTST0 (Bitfield-Mask: 0x01)                      */
#define USB_EOTINTST_EPTXINTST1_Pos       (1UL)                     /*!< EPTXINTST1 (Bit 1)                                    */
#define USB_EOTINTST_EPTXINTST1_Msk       (0x2UL)                   /*!< EPTXINTST1 (Bitfield-Mask: 0x01)                      */
#define USB_EOTINTST_EPTXINTST2_Pos       (2UL)                     /*!< EPTXINTST2 (Bit 2)                                    */
#define USB_EOTINTST_EPTXINTST2_Msk       (0x4UL)                   /*!< EPTXINTST2 (Bitfield-Mask: 0x01)                      */
#define USB_EOTINTST_EPTXINTST3_Pos       (3UL)                     /*!< EPTXINTST3 (Bit 3)                                    */
#define USB_EOTINTST_EPTXINTST3_Msk       (0x8UL)                   /*!< EPTXINTST3 (Bitfield-Mask: 0x01)                      */
#define USB_EOTINTST_EPTXINTST4_Pos       (4UL)                     /*!< EPTXINTST4 (Bit 4)                                    */
#define USB_EOTINTST_EPTXINTST4_Msk       (0x10UL)                  /*!< EPTXINTST4 (Bitfield-Mask: 0x01)                      */
#define USB_EOTINTST_EPTXINTST5_Pos       (5UL)                     /*!< EPTXINTST5 (Bit 5)                                    */
#define USB_EOTINTST_EPTXINTST5_Msk       (0x20UL)                  /*!< EPTXINTST5 (Bitfield-Mask: 0x01)                      */
#define USB_EOTINTST_EPTXINTST6_Pos       (6UL)                     /*!< EPTXINTST6 (Bit 6)                                    */
#define USB_EOTINTST_EPTXINTST6_Msk       (0x40UL)                  /*!< EPTXINTST6 (Bitfield-Mask: 0x01)                      */
#define USB_EOTINTST_EPTXINTST7_Pos       (7UL)                     /*!< EPTXINTST7 (Bit 7)                                    */
#define USB_EOTINTST_EPTXINTST7_Msk       (0x80UL)                  /*!< EPTXINTST7 (Bitfield-Mask: 0x01)                      */
#define USB_EOTINTST_EPTXINTST8_Pos       (8UL)                     /*!< EPTXINTST8 (Bit 8)                                    */
#define USB_EOTINTST_EPTXINTST8_Msk       (0x100UL)                 /*!< EPTXINTST8 (Bitfield-Mask: 0x01)                      */
#define USB_EOTINTST_EPTXINTST9_Pos       (9UL)                     /*!< EPTXINTST9 (Bit 9)                                    */
#define USB_EOTINTST_EPTXINTST9_Msk       (0x200UL)                 /*!< EPTXINTST9 (Bitfield-Mask: 0x01)                      */
#define USB_EOTINTST_EPTXINTST10_Pos      (10UL)                    /*!< EPTXINTST10 (Bit 10)                                  */
#define USB_EOTINTST_EPTXINTST10_Msk      (0x400UL)                 /*!< EPTXINTST10 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST11_Pos      (11UL)                    /*!< EPTXINTST11 (Bit 11)                                  */
#define USB_EOTINTST_EPTXINTST11_Msk      (0x800UL)                 /*!< EPTXINTST11 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST12_Pos      (12UL)                    /*!< EPTXINTST12 (Bit 12)                                  */
#define USB_EOTINTST_EPTXINTST12_Msk      (0x1000UL)                /*!< EPTXINTST12 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST13_Pos      (13UL)                    /*!< EPTXINTST13 (Bit 13)                                  */
#define USB_EOTINTST_EPTXINTST13_Msk      (0x2000UL)                /*!< EPTXINTST13 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST14_Pos      (14UL)                    /*!< EPTXINTST14 (Bit 14)                                  */
#define USB_EOTINTST_EPTXINTST14_Msk      (0x4000UL)                /*!< EPTXINTST14 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST15_Pos      (15UL)                    /*!< EPTXINTST15 (Bit 15)                                  */
#define USB_EOTINTST_EPTXINTST15_Msk      (0x8000UL)                /*!< EPTXINTST15 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST16_Pos      (16UL)                    /*!< EPTXINTST16 (Bit 16)                                  */
#define USB_EOTINTST_EPTXINTST16_Msk      (0x10000UL)               /*!< EPTXINTST16 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST17_Pos      (17UL)                    /*!< EPTXINTST17 (Bit 17)                                  */
#define USB_EOTINTST_EPTXINTST17_Msk      (0x20000UL)               /*!< EPTXINTST17 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST18_Pos      (18UL)                    /*!< EPTXINTST18 (Bit 18)                                  */
#define USB_EOTINTST_EPTXINTST18_Msk      (0x40000UL)               /*!< EPTXINTST18 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST19_Pos      (19UL)                    /*!< EPTXINTST19 (Bit 19)                                  */
#define USB_EOTINTST_EPTXINTST19_Msk      (0x80000UL)               /*!< EPTXINTST19 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST20_Pos      (20UL)                    /*!< EPTXINTST20 (Bit 20)                                  */
#define USB_EOTINTST_EPTXINTST20_Msk      (0x100000UL)              /*!< EPTXINTST20 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST21_Pos      (21UL)                    /*!< EPTXINTST21 (Bit 21)                                  */
#define USB_EOTINTST_EPTXINTST21_Msk      (0x200000UL)              /*!< EPTXINTST21 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST22_Pos      (22UL)                    /*!< EPTXINTST22 (Bit 22)                                  */
#define USB_EOTINTST_EPTXINTST22_Msk      (0x400000UL)              /*!< EPTXINTST22 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST23_Pos      (23UL)                    /*!< EPTXINTST23 (Bit 23)                                  */
#define USB_EOTINTST_EPTXINTST23_Msk      (0x800000UL)              /*!< EPTXINTST23 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST24_Pos      (24UL)                    /*!< EPTXINTST24 (Bit 24)                                  */
#define USB_EOTINTST_EPTXINTST24_Msk      (0x1000000UL)             /*!< EPTXINTST24 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST25_Pos      (25UL)                    /*!< EPTXINTST25 (Bit 25)                                  */
#define USB_EOTINTST_EPTXINTST25_Msk      (0x2000000UL)             /*!< EPTXINTST25 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST26_Pos      (26UL)                    /*!< EPTXINTST26 (Bit 26)                                  */
#define USB_EOTINTST_EPTXINTST26_Msk      (0x4000000UL)             /*!< EPTXINTST26 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST27_Pos      (27UL)                    /*!< EPTXINTST27 (Bit 27)                                  */
#define USB_EOTINTST_EPTXINTST27_Msk      (0x8000000UL)             /*!< EPTXINTST27 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST28_Pos      (28UL)                    /*!< EPTXINTST28 (Bit 28)                                  */
#define USB_EOTINTST_EPTXINTST28_Msk      (0x10000000UL)            /*!< EPTXINTST28 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST29_Pos      (29UL)                    /*!< EPTXINTST29 (Bit 29)                                  */
#define USB_EOTINTST_EPTXINTST29_Msk      (0x20000000UL)            /*!< EPTXINTST29 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST30_Pos      (30UL)                    /*!< EPTXINTST30 (Bit 30)                                  */
#define USB_EOTINTST_EPTXINTST30_Msk      (0x40000000UL)            /*!< EPTXINTST30 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTST_EPTXINTST31_Pos      (31UL)                    /*!< EPTXINTST31 (Bit 31)                                  */
#define USB_EOTINTST_EPTXINTST31_Msk      (0x80000000UL)            /*!< EPTXINTST31 (Bitfield-Mask: 0x01)                     */
/* =======================================================  EOTINTCLR  ======================================================= */
#define USB_EOTINTCLR_EPTXINTCLR0_Pos     (0UL)                     /*!< EPTXINTCLR0 (Bit 0)                                   */
#define USB_EOTINTCLR_EPTXINTCLR0_Msk     (0x1UL)                   /*!< EPTXINTCLR0 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTCLR_EPTXINTCLR1_Pos     (1UL)                     /*!< EPTXINTCLR1 (Bit 1)                                   */
#define USB_EOTINTCLR_EPTXINTCLR1_Msk     (0x2UL)                   /*!< EPTXINTCLR1 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTCLR_EPTXINTCLR2_Pos     (2UL)                     /*!< EPTXINTCLR2 (Bit 2)                                   */
#define USB_EOTINTCLR_EPTXINTCLR2_Msk     (0x4UL)                   /*!< EPTXINTCLR2 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTCLR_EPTXINTCLR3_Pos     (3UL)                     /*!< EPTXINTCLR3 (Bit 3)                                   */
#define USB_EOTINTCLR_EPTXINTCLR3_Msk     (0x8UL)                   /*!< EPTXINTCLR3 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTCLR_EPTXINTCLR4_Pos     (4UL)                     /*!< EPTXINTCLR4 (Bit 4)                                   */
#define USB_EOTINTCLR_EPTXINTCLR4_Msk     (0x10UL)                  /*!< EPTXINTCLR4 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTCLR_EPTXINTCLR5_Pos     (5UL)                     /*!< EPTXINTCLR5 (Bit 5)                                   */
#define USB_EOTINTCLR_EPTXINTCLR5_Msk     (0x20UL)                  /*!< EPTXINTCLR5 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTCLR_EPTXINTCLR6_Pos     (6UL)                     /*!< EPTXINTCLR6 (Bit 6)                                   */
#define USB_EOTINTCLR_EPTXINTCLR6_Msk     (0x40UL)                  /*!< EPTXINTCLR6 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTCLR_EPTXINTCLR7_Pos     (7UL)                     /*!< EPTXINTCLR7 (Bit 7)                                   */
#define USB_EOTINTCLR_EPTXINTCLR7_Msk     (0x80UL)                  /*!< EPTXINTCLR7 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTCLR_EPTXINTCLR8_Pos     (8UL)                     /*!< EPTXINTCLR8 (Bit 8)                                   */
#define USB_EOTINTCLR_EPTXINTCLR8_Msk     (0x100UL)                 /*!< EPTXINTCLR8 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTCLR_EPTXINTCLR9_Pos     (9UL)                     /*!< EPTXINTCLR9 (Bit 9)                                   */
#define USB_EOTINTCLR_EPTXINTCLR9_Msk     (0x200UL)                 /*!< EPTXINTCLR9 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTCLR_EPTXINTCLR10_Pos    (10UL)                    /*!< EPTXINTCLR10 (Bit 10)                                 */
#define USB_EOTINTCLR_EPTXINTCLR10_Msk    (0x400UL)                 /*!< EPTXINTCLR10 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR11_Pos    (11UL)                    /*!< EPTXINTCLR11 (Bit 11)                                 */
#define USB_EOTINTCLR_EPTXINTCLR11_Msk    (0x800UL)                 /*!< EPTXINTCLR11 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR12_Pos    (12UL)                    /*!< EPTXINTCLR12 (Bit 12)                                 */
#define USB_EOTINTCLR_EPTXINTCLR12_Msk    (0x1000UL)                /*!< EPTXINTCLR12 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR13_Pos    (13UL)                    /*!< EPTXINTCLR13 (Bit 13)                                 */
#define USB_EOTINTCLR_EPTXINTCLR13_Msk    (0x2000UL)                /*!< EPTXINTCLR13 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR14_Pos    (14UL)                    /*!< EPTXINTCLR14 (Bit 14)                                 */
#define USB_EOTINTCLR_EPTXINTCLR14_Msk    (0x4000UL)                /*!< EPTXINTCLR14 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR15_Pos    (15UL)                    /*!< EPTXINTCLR15 (Bit 15)                                 */
#define USB_EOTINTCLR_EPTXINTCLR15_Msk    (0x8000UL)                /*!< EPTXINTCLR15 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR16_Pos    (16UL)                    /*!< EPTXINTCLR16 (Bit 16)                                 */
#define USB_EOTINTCLR_EPTXINTCLR16_Msk    (0x10000UL)               /*!< EPTXINTCLR16 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR17_Pos    (17UL)                    /*!< EPTXINTCLR17 (Bit 17)                                 */
#define USB_EOTINTCLR_EPTXINTCLR17_Msk    (0x20000UL)               /*!< EPTXINTCLR17 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR18_Pos    (18UL)                    /*!< EPTXINTCLR18 (Bit 18)                                 */
#define USB_EOTINTCLR_EPTXINTCLR18_Msk    (0x40000UL)               /*!< EPTXINTCLR18 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR19_Pos    (19UL)                    /*!< EPTXINTCLR19 (Bit 19)                                 */
#define USB_EOTINTCLR_EPTXINTCLR19_Msk    (0x80000UL)               /*!< EPTXINTCLR19 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR20_Pos    (20UL)                    /*!< EPTXINTCLR20 (Bit 20)                                 */
#define USB_EOTINTCLR_EPTXINTCLR20_Msk    (0x100000UL)              /*!< EPTXINTCLR20 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR21_Pos    (21UL)                    /*!< EPTXINTCLR21 (Bit 21)                                 */
#define USB_EOTINTCLR_EPTXINTCLR21_Msk    (0x200000UL)              /*!< EPTXINTCLR21 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR22_Pos    (22UL)                    /*!< EPTXINTCLR22 (Bit 22)                                 */
#define USB_EOTINTCLR_EPTXINTCLR22_Msk    (0x400000UL)              /*!< EPTXINTCLR22 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR23_Pos    (23UL)                    /*!< EPTXINTCLR23 (Bit 23)                                 */
#define USB_EOTINTCLR_EPTXINTCLR23_Msk    (0x800000UL)              /*!< EPTXINTCLR23 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR24_Pos    (24UL)                    /*!< EPTXINTCLR24 (Bit 24)                                 */
#define USB_EOTINTCLR_EPTXINTCLR24_Msk    (0x1000000UL)             /*!< EPTXINTCLR24 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR25_Pos    (25UL)                    /*!< EPTXINTCLR25 (Bit 25)                                 */
#define USB_EOTINTCLR_EPTXINTCLR25_Msk    (0x2000000UL)             /*!< EPTXINTCLR25 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR26_Pos    (26UL)                    /*!< EPTXINTCLR26 (Bit 26)                                 */
#define USB_EOTINTCLR_EPTXINTCLR26_Msk    (0x4000000UL)             /*!< EPTXINTCLR26 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR27_Pos    (27UL)                    /*!< EPTXINTCLR27 (Bit 27)                                 */
#define USB_EOTINTCLR_EPTXINTCLR27_Msk    (0x8000000UL)             /*!< EPTXINTCLR27 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR28_Pos    (28UL)                    /*!< EPTXINTCLR28 (Bit 28)                                 */
#define USB_EOTINTCLR_EPTXINTCLR28_Msk    (0x10000000UL)            /*!< EPTXINTCLR28 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR29_Pos    (29UL)                    /*!< EPTXINTCLR29 (Bit 29)                                 */
#define USB_EOTINTCLR_EPTXINTCLR29_Msk    (0x20000000UL)            /*!< EPTXINTCLR29 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR30_Pos    (30UL)                    /*!< EPTXINTCLR30 (Bit 30)                                 */
#define USB_EOTINTCLR_EPTXINTCLR30_Msk    (0x40000000UL)            /*!< EPTXINTCLR30 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTCLR_EPTXINTCLR31_Pos    (31UL)                    /*!< EPTXINTCLR31 (Bit 31)                                 */
#define USB_EOTINTCLR_EPTXINTCLR31_Msk    (0x80000000UL)            /*!< EPTXINTCLR31 (Bitfield-Mask: 0x01)                    */
/* =======================================================  EOTINTSET  ======================================================= */
#define USB_EOTINTSET_EPTXINTSET0_Pos     (0UL)                     /*!< EPTXINTSET0 (Bit 0)                                   */
#define USB_EOTINTSET_EPTXINTSET0_Msk     (0x1UL)                   /*!< EPTXINTSET0 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTSET_EPTXINTSET1_Pos     (1UL)                     /*!< EPTXINTSET1 (Bit 1)                                   */
#define USB_EOTINTSET_EPTXINTSET1_Msk     (0x2UL)                   /*!< EPTXINTSET1 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTSET_EPTXINTSET2_Pos     (2UL)                     /*!< EPTXINTSET2 (Bit 2)                                   */
#define USB_EOTINTSET_EPTXINTSET2_Msk     (0x4UL)                   /*!< EPTXINTSET2 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTSET_EPTXINTSET3_Pos     (3UL)                     /*!< EPTXINTSET3 (Bit 3)                                   */
#define USB_EOTINTSET_EPTXINTSET3_Msk     (0x8UL)                   /*!< EPTXINTSET3 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTSET_EPTXINTSET4_Pos     (4UL)                     /*!< EPTXINTSET4 (Bit 4)                                   */
#define USB_EOTINTSET_EPTXINTSET4_Msk     (0x10UL)                  /*!< EPTXINTSET4 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTSET_EPTXINTSET5_Pos     (5UL)                     /*!< EPTXINTSET5 (Bit 5)                                   */
#define USB_EOTINTSET_EPTXINTSET5_Msk     (0x20UL)                  /*!< EPTXINTSET5 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTSET_EPTXINTSET6_Pos     (6UL)                     /*!< EPTXINTSET6 (Bit 6)                                   */
#define USB_EOTINTSET_EPTXINTSET6_Msk     (0x40UL)                  /*!< EPTXINTSET6 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTSET_EPTXINTSET7_Pos     (7UL)                     /*!< EPTXINTSET7 (Bit 7)                                   */
#define USB_EOTINTSET_EPTXINTSET7_Msk     (0x80UL)                  /*!< EPTXINTSET7 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTSET_EPTXINTSET8_Pos     (8UL)                     /*!< EPTXINTSET8 (Bit 8)                                   */
#define USB_EOTINTSET_EPTXINTSET8_Msk     (0x100UL)                 /*!< EPTXINTSET8 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTSET_EPTXINTSET9_Pos     (9UL)                     /*!< EPTXINTSET9 (Bit 9)                                   */
#define USB_EOTINTSET_EPTXINTSET9_Msk     (0x200UL)                 /*!< EPTXINTSET9 (Bitfield-Mask: 0x01)                     */
#define USB_EOTINTSET_EPTXINTSET10_Pos    (10UL)                    /*!< EPTXINTSET10 (Bit 10)                                 */
#define USB_EOTINTSET_EPTXINTSET10_Msk    (0x400UL)                 /*!< EPTXINTSET10 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET11_Pos    (11UL)                    /*!< EPTXINTSET11 (Bit 11)                                 */
#define USB_EOTINTSET_EPTXINTSET11_Msk    (0x800UL)                 /*!< EPTXINTSET11 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET12_Pos    (12UL)                    /*!< EPTXINTSET12 (Bit 12)                                 */
#define USB_EOTINTSET_EPTXINTSET12_Msk    (0x1000UL)                /*!< EPTXINTSET12 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET13_Pos    (13UL)                    /*!< EPTXINTSET13 (Bit 13)                                 */
#define USB_EOTINTSET_EPTXINTSET13_Msk    (0x2000UL)                /*!< EPTXINTSET13 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET14_Pos    (14UL)                    /*!< EPTXINTSET14 (Bit 14)                                 */
#define USB_EOTINTSET_EPTXINTSET14_Msk    (0x4000UL)                /*!< EPTXINTSET14 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET15_Pos    (15UL)                    /*!< EPTXINTSET15 (Bit 15)                                 */
#define USB_EOTINTSET_EPTXINTSET15_Msk    (0x8000UL)                /*!< EPTXINTSET15 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET16_Pos    (16UL)                    /*!< EPTXINTSET16 (Bit 16)                                 */
#define USB_EOTINTSET_EPTXINTSET16_Msk    (0x10000UL)               /*!< EPTXINTSET16 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET17_Pos    (17UL)                    /*!< EPTXINTSET17 (Bit 17)                                 */
#define USB_EOTINTSET_EPTXINTSET17_Msk    (0x20000UL)               /*!< EPTXINTSET17 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET18_Pos    (18UL)                    /*!< EPTXINTSET18 (Bit 18)                                 */
#define USB_EOTINTSET_EPTXINTSET18_Msk    (0x40000UL)               /*!< EPTXINTSET18 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET19_Pos    (19UL)                    /*!< EPTXINTSET19 (Bit 19)                                 */
#define USB_EOTINTSET_EPTXINTSET19_Msk    (0x80000UL)               /*!< EPTXINTSET19 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET20_Pos    (20UL)                    /*!< EPTXINTSET20 (Bit 20)                                 */
#define USB_EOTINTSET_EPTXINTSET20_Msk    (0x100000UL)              /*!< EPTXINTSET20 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET21_Pos    (21UL)                    /*!< EPTXINTSET21 (Bit 21)                                 */
#define USB_EOTINTSET_EPTXINTSET21_Msk    (0x200000UL)              /*!< EPTXINTSET21 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET22_Pos    (22UL)                    /*!< EPTXINTSET22 (Bit 22)                                 */
#define USB_EOTINTSET_EPTXINTSET22_Msk    (0x400000UL)              /*!< EPTXINTSET22 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET23_Pos    (23UL)                    /*!< EPTXINTSET23 (Bit 23)                                 */
#define USB_EOTINTSET_EPTXINTSET23_Msk    (0x800000UL)              /*!< EPTXINTSET23 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET24_Pos    (24UL)                    /*!< EPTXINTSET24 (Bit 24)                                 */
#define USB_EOTINTSET_EPTXINTSET24_Msk    (0x1000000UL)             /*!< EPTXINTSET24 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET25_Pos    (25UL)                    /*!< EPTXINTSET25 (Bit 25)                                 */
#define USB_EOTINTSET_EPTXINTSET25_Msk    (0x2000000UL)             /*!< EPTXINTSET25 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET26_Pos    (26UL)                    /*!< EPTXINTSET26 (Bit 26)                                 */
#define USB_EOTINTSET_EPTXINTSET26_Msk    (0x4000000UL)             /*!< EPTXINTSET26 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET27_Pos    (27UL)                    /*!< EPTXINTSET27 (Bit 27)                                 */
#define USB_EOTINTSET_EPTXINTSET27_Msk    (0x8000000UL)             /*!< EPTXINTSET27 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET28_Pos    (28UL)                    /*!< EPTXINTSET28 (Bit 28)                                 */
#define USB_EOTINTSET_EPTXINTSET28_Msk    (0x10000000UL)            /*!< EPTXINTSET28 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET29_Pos    (29UL)                    /*!< EPTXINTSET29 (Bit 29)                                 */
#define USB_EOTINTSET_EPTXINTSET29_Msk    (0x20000000UL)            /*!< EPTXINTSET29 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET30_Pos    (30UL)                    /*!< EPTXINTSET30 (Bit 30)                                 */
#define USB_EOTINTSET_EPTXINTSET30_Msk    (0x40000000UL)            /*!< EPTXINTSET30 (Bitfield-Mask: 0x01)                    */
#define USB_EOTINTSET_EPTXINTSET31_Pos    (31UL)                    /*!< EPTXINTSET31 (Bit 31)                                 */
#define USB_EOTINTSET_EPTXINTSET31_Msk    (0x80000000UL)            /*!< EPTXINTSET31 (Bitfield-Mask: 0x01)                    */
/* =======================================================  NDDRINTST  ======================================================= */
#define USB_NDDRINTST_EPNDDINTST0_Pos     (0UL)                     /*!< EPNDDINTST0 (Bit 0)                                   */
#define USB_NDDRINTST_EPNDDINTST0_Msk     (0x1UL)                   /*!< EPNDDINTST0 (Bitfield-Mask: 0x01)                     */
#define USB_NDDRINTST_EPNDDINTST1_Pos     (1UL)                     /*!< EPNDDINTST1 (Bit 1)                                   */
#define USB_NDDRINTST_EPNDDINTST1_Msk     (0x2UL)                   /*!< EPNDDINTST1 (Bitfield-Mask: 0x01)                     */
#define USB_NDDRINTST_EPNDDINTST2_Pos     (2UL)                     /*!< EPNDDINTST2 (Bit 2)                                   */
#define USB_NDDRINTST_EPNDDINTST2_Msk     (0x4UL)                   /*!< EPNDDINTST2 (Bitfield-Mask: 0x01)                     */
#define USB_NDDRINTST_EPNDDINTST3_Pos     (3UL)                     /*!< EPNDDINTST3 (Bit 3)                                   */
#define USB_NDDRINTST_EPNDDINTST3_Msk     (0x8UL)                   /*!< EPNDDINTST3 (Bitfield-Mask: 0x01)                     */
#define USB_NDDRINTST_EPNDDINTST4_Pos     (4UL)                     /*!< EPNDDINTST4 (Bit 4)                                   */
#define USB_NDDRINTST_EPNDDINTST4_Msk     (0x10UL)                  /*!< EPNDDINTST4 (Bitfield-Mask: 0x01)                     */
#define USB_NDDRINTST_EPNDDINTST5_Pos     (5UL)                     /*!< EPNDDINTST5 (Bit 5)                                   */
#define USB_NDDRINTST_EPNDDINTST5_Msk     (0x20UL)                  /*!< EPNDDINTST5 (Bitfield-Mask: 0x01)                     */
#define USB_NDDRINTST_EPNDDINTST6_Pos     (6UL)                     /*!< EPNDDINTST6 (Bit 6)                                   */
#define USB_NDDRINTST_EPNDDINTST6_Msk     (0x40UL)                  /*!< EPNDDINTST6 (Bitfield-Mask: 0x01)                     */
#define USB_NDDRINTST_EPNDDINTST7_Pos     (7UL)                     /*!< EPNDDINTST7 (Bit 7)                                   */
#define USB_NDDRINTST_EPNDDINTST7_Msk     (0x80UL)                  /*!< EPNDDINTST7 (Bitfield-Mask: 0x01)                     */
#define USB_NDDRINTST_EPNDDINTST8_Pos     (8UL)                     /*!< EPNDDINTST8 (Bit 8)                                   */
#define USB_NDDRINTST_EPNDDINTST8_Msk     (0x100UL)                 /*!< EPNDDINTST8 (Bitfield-Mask: 0x01)                     */
#define USB_NDDRINTST_EPNDDINTST9_Pos     (9UL)                     /*!< EPNDDINTST9 (Bit 9)                                   */
#define USB_NDDRINTST_EPNDDINTST9_Msk     (0x200UL)                 /*!< EPNDDINTST9 (Bitfield-Mask: 0x01)                     */
#define USB_NDDRINTST_EPNDDINTST10_Pos    (10UL)                    /*!< EPNDDINTST10 (Bit 10)                                 */
#define USB_NDDRINTST_EPNDDINTST10_Msk    (0x400UL)                 /*!< EPNDDINTST10 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST11_Pos    (11UL)                    /*!< EPNDDINTST11 (Bit 11)                                 */
#define USB_NDDRINTST_EPNDDINTST11_Msk    (0x800UL)                 /*!< EPNDDINTST11 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST12_Pos    (12UL)                    /*!< EPNDDINTST12 (Bit 12)                                 */
#define USB_NDDRINTST_EPNDDINTST12_Msk    (0x1000UL)                /*!< EPNDDINTST12 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST13_Pos    (13UL)                    /*!< EPNDDINTST13 (Bit 13)                                 */
#define USB_NDDRINTST_EPNDDINTST13_Msk    (0x2000UL)                /*!< EPNDDINTST13 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST14_Pos    (14UL)                    /*!< EPNDDINTST14 (Bit 14)                                 */
#define USB_NDDRINTST_EPNDDINTST14_Msk    (0x4000UL)                /*!< EPNDDINTST14 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST15_Pos    (15UL)                    /*!< EPNDDINTST15 (Bit 15)                                 */
#define USB_NDDRINTST_EPNDDINTST15_Msk    (0x8000UL)                /*!< EPNDDINTST15 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST16_Pos    (16UL)                    /*!< EPNDDINTST16 (Bit 16)                                 */
#define USB_NDDRINTST_EPNDDINTST16_Msk    (0x10000UL)               /*!< EPNDDINTST16 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST17_Pos    (17UL)                    /*!< EPNDDINTST17 (Bit 17)                                 */
#define USB_NDDRINTST_EPNDDINTST17_Msk    (0x20000UL)               /*!< EPNDDINTST17 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST18_Pos    (18UL)                    /*!< EPNDDINTST18 (Bit 18)                                 */
#define USB_NDDRINTST_EPNDDINTST18_Msk    (0x40000UL)               /*!< EPNDDINTST18 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST19_Pos    (19UL)                    /*!< EPNDDINTST19 (Bit 19)                                 */
#define USB_NDDRINTST_EPNDDINTST19_Msk    (0x80000UL)               /*!< EPNDDINTST19 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST20_Pos    (20UL)                    /*!< EPNDDINTST20 (Bit 20)                                 */
#define USB_NDDRINTST_EPNDDINTST20_Msk    (0x100000UL)              /*!< EPNDDINTST20 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST21_Pos    (21UL)                    /*!< EPNDDINTST21 (Bit 21)                                 */
#define USB_NDDRINTST_EPNDDINTST21_Msk    (0x200000UL)              /*!< EPNDDINTST21 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST22_Pos    (22UL)                    /*!< EPNDDINTST22 (Bit 22)                                 */
#define USB_NDDRINTST_EPNDDINTST22_Msk    (0x400000UL)              /*!< EPNDDINTST22 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST23_Pos    (23UL)                    /*!< EPNDDINTST23 (Bit 23)                                 */
#define USB_NDDRINTST_EPNDDINTST23_Msk    (0x800000UL)              /*!< EPNDDINTST23 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST24_Pos    (24UL)                    /*!< EPNDDINTST24 (Bit 24)                                 */
#define USB_NDDRINTST_EPNDDINTST24_Msk    (0x1000000UL)             /*!< EPNDDINTST24 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST25_Pos    (25UL)                    /*!< EPNDDINTST25 (Bit 25)                                 */
#define USB_NDDRINTST_EPNDDINTST25_Msk    (0x2000000UL)             /*!< EPNDDINTST25 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST26_Pos    (26UL)                    /*!< EPNDDINTST26 (Bit 26)                                 */
#define USB_NDDRINTST_EPNDDINTST26_Msk    (0x4000000UL)             /*!< EPNDDINTST26 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST27_Pos    (27UL)                    /*!< EPNDDINTST27 (Bit 27)                                 */
#define USB_NDDRINTST_EPNDDINTST27_Msk    (0x8000000UL)             /*!< EPNDDINTST27 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST28_Pos    (28UL)                    /*!< EPNDDINTST28 (Bit 28)                                 */
#define USB_NDDRINTST_EPNDDINTST28_Msk    (0x10000000UL)            /*!< EPNDDINTST28 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST29_Pos    (29UL)                    /*!< EPNDDINTST29 (Bit 29)                                 */
#define USB_NDDRINTST_EPNDDINTST29_Msk    (0x20000000UL)            /*!< EPNDDINTST29 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST30_Pos    (30UL)                    /*!< EPNDDINTST30 (Bit 30)                                 */
#define USB_NDDRINTST_EPNDDINTST30_Msk    (0x40000000UL)            /*!< EPNDDINTST30 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTST_EPNDDINTST31_Pos    (31UL)                    /*!< EPNDDINTST31 (Bit 31)                                 */
#define USB_NDDRINTST_EPNDDINTST31_Msk    (0x80000000UL)            /*!< EPNDDINTST31 (Bitfield-Mask: 0x01)                    */
/* ======================================================  NDDRINTCLR  ======================================================= */
#define USB_NDDRINTCLR_EPNDDINTCLR0_Pos   (0UL)                     /*!< EPNDDINTCLR0 (Bit 0)                                  */
#define USB_NDDRINTCLR_EPNDDINTCLR0_Msk   (0x1UL)                   /*!< EPNDDINTCLR0 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTCLR_EPNDDINTCLR1_Pos   (1UL)                     /*!< EPNDDINTCLR1 (Bit 1)                                  */
#define USB_NDDRINTCLR_EPNDDINTCLR1_Msk   (0x2UL)                   /*!< EPNDDINTCLR1 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTCLR_EPNDDINTCLR2_Pos   (2UL)                     /*!< EPNDDINTCLR2 (Bit 2)                                  */
#define USB_NDDRINTCLR_EPNDDINTCLR2_Msk   (0x4UL)                   /*!< EPNDDINTCLR2 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTCLR_EPNDDINTCLR3_Pos   (3UL)                     /*!< EPNDDINTCLR3 (Bit 3)                                  */
#define USB_NDDRINTCLR_EPNDDINTCLR3_Msk   (0x8UL)                   /*!< EPNDDINTCLR3 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTCLR_EPNDDINTCLR4_Pos   (4UL)                     /*!< EPNDDINTCLR4 (Bit 4)                                  */
#define USB_NDDRINTCLR_EPNDDINTCLR4_Msk   (0x10UL)                  /*!< EPNDDINTCLR4 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTCLR_EPNDDINTCLR5_Pos   (5UL)                     /*!< EPNDDINTCLR5 (Bit 5)                                  */
#define USB_NDDRINTCLR_EPNDDINTCLR5_Msk   (0x20UL)                  /*!< EPNDDINTCLR5 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTCLR_EPNDDINTCLR6_Pos   (6UL)                     /*!< EPNDDINTCLR6 (Bit 6)                                  */
#define USB_NDDRINTCLR_EPNDDINTCLR6_Msk   (0x40UL)                  /*!< EPNDDINTCLR6 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTCLR_EPNDDINTCLR7_Pos   (7UL)                     /*!< EPNDDINTCLR7 (Bit 7)                                  */
#define USB_NDDRINTCLR_EPNDDINTCLR7_Msk   (0x80UL)                  /*!< EPNDDINTCLR7 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTCLR_EPNDDINTCLR8_Pos   (8UL)                     /*!< EPNDDINTCLR8 (Bit 8)                                  */
#define USB_NDDRINTCLR_EPNDDINTCLR8_Msk   (0x100UL)                 /*!< EPNDDINTCLR8 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTCLR_EPNDDINTCLR9_Pos   (9UL)                     /*!< EPNDDINTCLR9 (Bit 9)                                  */
#define USB_NDDRINTCLR_EPNDDINTCLR9_Msk   (0x200UL)                 /*!< EPNDDINTCLR9 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTCLR_EPNDDINTCLR10_Pos  (10UL)                    /*!< EPNDDINTCLR10 (Bit 10)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR10_Msk  (0x400UL)                 /*!< EPNDDINTCLR10 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR11_Pos  (11UL)                    /*!< EPNDDINTCLR11 (Bit 11)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR11_Msk  (0x800UL)                 /*!< EPNDDINTCLR11 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR12_Pos  (12UL)                    /*!< EPNDDINTCLR12 (Bit 12)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR12_Msk  (0x1000UL)                /*!< EPNDDINTCLR12 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR13_Pos  (13UL)                    /*!< EPNDDINTCLR13 (Bit 13)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR13_Msk  (0x2000UL)                /*!< EPNDDINTCLR13 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR14_Pos  (14UL)                    /*!< EPNDDINTCLR14 (Bit 14)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR14_Msk  (0x4000UL)                /*!< EPNDDINTCLR14 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR15_Pos  (15UL)                    /*!< EPNDDINTCLR15 (Bit 15)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR15_Msk  (0x8000UL)                /*!< EPNDDINTCLR15 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR16_Pos  (16UL)                    /*!< EPNDDINTCLR16 (Bit 16)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR16_Msk  (0x10000UL)               /*!< EPNDDINTCLR16 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR17_Pos  (17UL)                    /*!< EPNDDINTCLR17 (Bit 17)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR17_Msk  (0x20000UL)               /*!< EPNDDINTCLR17 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR18_Pos  (18UL)                    /*!< EPNDDINTCLR18 (Bit 18)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR18_Msk  (0x40000UL)               /*!< EPNDDINTCLR18 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR19_Pos  (19UL)                    /*!< EPNDDINTCLR19 (Bit 19)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR19_Msk  (0x80000UL)               /*!< EPNDDINTCLR19 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR20_Pos  (20UL)                    /*!< EPNDDINTCLR20 (Bit 20)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR20_Msk  (0x100000UL)              /*!< EPNDDINTCLR20 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR21_Pos  (21UL)                    /*!< EPNDDINTCLR21 (Bit 21)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR21_Msk  (0x200000UL)              /*!< EPNDDINTCLR21 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR22_Pos  (22UL)                    /*!< EPNDDINTCLR22 (Bit 22)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR22_Msk  (0x400000UL)              /*!< EPNDDINTCLR22 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR23_Pos  (23UL)                    /*!< EPNDDINTCLR23 (Bit 23)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR23_Msk  (0x800000UL)              /*!< EPNDDINTCLR23 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR24_Pos  (24UL)                    /*!< EPNDDINTCLR24 (Bit 24)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR24_Msk  (0x1000000UL)             /*!< EPNDDINTCLR24 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR25_Pos  (25UL)                    /*!< EPNDDINTCLR25 (Bit 25)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR25_Msk  (0x2000000UL)             /*!< EPNDDINTCLR25 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR26_Pos  (26UL)                    /*!< EPNDDINTCLR26 (Bit 26)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR26_Msk  (0x4000000UL)             /*!< EPNDDINTCLR26 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR27_Pos  (27UL)                    /*!< EPNDDINTCLR27 (Bit 27)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR27_Msk  (0x8000000UL)             /*!< EPNDDINTCLR27 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR28_Pos  (28UL)                    /*!< EPNDDINTCLR28 (Bit 28)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR28_Msk  (0x10000000UL)            /*!< EPNDDINTCLR28 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR29_Pos  (29UL)                    /*!< EPNDDINTCLR29 (Bit 29)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR29_Msk  (0x20000000UL)            /*!< EPNDDINTCLR29 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR30_Pos  (30UL)                    /*!< EPNDDINTCLR30 (Bit 30)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR30_Msk  (0x40000000UL)            /*!< EPNDDINTCLR30 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTCLR_EPNDDINTCLR31_Pos  (31UL)                    /*!< EPNDDINTCLR31 (Bit 31)                                */
#define USB_NDDRINTCLR_EPNDDINTCLR31_Msk  (0x80000000UL)            /*!< EPNDDINTCLR31 (Bitfield-Mask: 0x01)                   */
/* ======================================================  NDDRINTSET  ======================================================= */
#define USB_NDDRINTSET_EPNDDINTSET0_Pos   (0UL)                     /*!< EPNDDINTSET0 (Bit 0)                                  */
#define USB_NDDRINTSET_EPNDDINTSET0_Msk   (0x1UL)                   /*!< EPNDDINTSET0 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTSET_EPNDDINTSET1_Pos   (1UL)                     /*!< EPNDDINTSET1 (Bit 1)                                  */
#define USB_NDDRINTSET_EPNDDINTSET1_Msk   (0x2UL)                   /*!< EPNDDINTSET1 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTSET_EPNDDINTSET2_Pos   (2UL)                     /*!< EPNDDINTSET2 (Bit 2)                                  */
#define USB_NDDRINTSET_EPNDDINTSET2_Msk   (0x4UL)                   /*!< EPNDDINTSET2 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTSET_EPNDDINTSET3_Pos   (3UL)                     /*!< EPNDDINTSET3 (Bit 3)                                  */
#define USB_NDDRINTSET_EPNDDINTSET3_Msk   (0x8UL)                   /*!< EPNDDINTSET3 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTSET_EPNDDINTSET4_Pos   (4UL)                     /*!< EPNDDINTSET4 (Bit 4)                                  */
#define USB_NDDRINTSET_EPNDDINTSET4_Msk   (0x10UL)                  /*!< EPNDDINTSET4 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTSET_EPNDDINTSET5_Pos   (5UL)                     /*!< EPNDDINTSET5 (Bit 5)                                  */
#define USB_NDDRINTSET_EPNDDINTSET5_Msk   (0x20UL)                  /*!< EPNDDINTSET5 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTSET_EPNDDINTSET6_Pos   (6UL)                     /*!< EPNDDINTSET6 (Bit 6)                                  */
#define USB_NDDRINTSET_EPNDDINTSET6_Msk   (0x40UL)                  /*!< EPNDDINTSET6 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTSET_EPNDDINTSET7_Pos   (7UL)                     /*!< EPNDDINTSET7 (Bit 7)                                  */
#define USB_NDDRINTSET_EPNDDINTSET7_Msk   (0x80UL)                  /*!< EPNDDINTSET7 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTSET_EPNDDINTSET8_Pos   (8UL)                     /*!< EPNDDINTSET8 (Bit 8)                                  */
#define USB_NDDRINTSET_EPNDDINTSET8_Msk   (0x100UL)                 /*!< EPNDDINTSET8 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTSET_EPNDDINTSET9_Pos   (9UL)                     /*!< EPNDDINTSET9 (Bit 9)                                  */
#define USB_NDDRINTSET_EPNDDINTSET9_Msk   (0x200UL)                 /*!< EPNDDINTSET9 (Bitfield-Mask: 0x01)                    */
#define USB_NDDRINTSET_EPNDDINTSET10_Pos  (10UL)                    /*!< EPNDDINTSET10 (Bit 10)                                */
#define USB_NDDRINTSET_EPNDDINTSET10_Msk  (0x400UL)                 /*!< EPNDDINTSET10 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET11_Pos  (11UL)                    /*!< EPNDDINTSET11 (Bit 11)                                */
#define USB_NDDRINTSET_EPNDDINTSET11_Msk  (0x800UL)                 /*!< EPNDDINTSET11 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET12_Pos  (12UL)                    /*!< EPNDDINTSET12 (Bit 12)                                */
#define USB_NDDRINTSET_EPNDDINTSET12_Msk  (0x1000UL)                /*!< EPNDDINTSET12 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET13_Pos  (13UL)                    /*!< EPNDDINTSET13 (Bit 13)                                */
#define USB_NDDRINTSET_EPNDDINTSET13_Msk  (0x2000UL)                /*!< EPNDDINTSET13 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET14_Pos  (14UL)                    /*!< EPNDDINTSET14 (Bit 14)                                */
#define USB_NDDRINTSET_EPNDDINTSET14_Msk  (0x4000UL)                /*!< EPNDDINTSET14 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET15_Pos  (15UL)                    /*!< EPNDDINTSET15 (Bit 15)                                */
#define USB_NDDRINTSET_EPNDDINTSET15_Msk  (0x8000UL)                /*!< EPNDDINTSET15 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET16_Pos  (16UL)                    /*!< EPNDDINTSET16 (Bit 16)                                */
#define USB_NDDRINTSET_EPNDDINTSET16_Msk  (0x10000UL)               /*!< EPNDDINTSET16 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET17_Pos  (17UL)                    /*!< EPNDDINTSET17 (Bit 17)                                */
#define USB_NDDRINTSET_EPNDDINTSET17_Msk  (0x20000UL)               /*!< EPNDDINTSET17 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET18_Pos  (18UL)                    /*!< EPNDDINTSET18 (Bit 18)                                */
#define USB_NDDRINTSET_EPNDDINTSET18_Msk  (0x40000UL)               /*!< EPNDDINTSET18 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET19_Pos  (19UL)                    /*!< EPNDDINTSET19 (Bit 19)                                */
#define USB_NDDRINTSET_EPNDDINTSET19_Msk  (0x80000UL)               /*!< EPNDDINTSET19 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET20_Pos  (20UL)                    /*!< EPNDDINTSET20 (Bit 20)                                */
#define USB_NDDRINTSET_EPNDDINTSET20_Msk  (0x100000UL)              /*!< EPNDDINTSET20 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET21_Pos  (21UL)                    /*!< EPNDDINTSET21 (Bit 21)                                */
#define USB_NDDRINTSET_EPNDDINTSET21_Msk  (0x200000UL)              /*!< EPNDDINTSET21 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET22_Pos  (22UL)                    /*!< EPNDDINTSET22 (Bit 22)                                */
#define USB_NDDRINTSET_EPNDDINTSET22_Msk  (0x400000UL)              /*!< EPNDDINTSET22 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET23_Pos  (23UL)                    /*!< EPNDDINTSET23 (Bit 23)                                */
#define USB_NDDRINTSET_EPNDDINTSET23_Msk  (0x800000UL)              /*!< EPNDDINTSET23 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET24_Pos  (24UL)                    /*!< EPNDDINTSET24 (Bit 24)                                */
#define USB_NDDRINTSET_EPNDDINTSET24_Msk  (0x1000000UL)             /*!< EPNDDINTSET24 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET25_Pos  (25UL)                    /*!< EPNDDINTSET25 (Bit 25)                                */
#define USB_NDDRINTSET_EPNDDINTSET25_Msk  (0x2000000UL)             /*!< EPNDDINTSET25 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET26_Pos  (26UL)                    /*!< EPNDDINTSET26 (Bit 26)                                */
#define USB_NDDRINTSET_EPNDDINTSET26_Msk  (0x4000000UL)             /*!< EPNDDINTSET26 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET27_Pos  (27UL)                    /*!< EPNDDINTSET27 (Bit 27)                                */
#define USB_NDDRINTSET_EPNDDINTSET27_Msk  (0x8000000UL)             /*!< EPNDDINTSET27 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET28_Pos  (28UL)                    /*!< EPNDDINTSET28 (Bit 28)                                */
#define USB_NDDRINTSET_EPNDDINTSET28_Msk  (0x10000000UL)            /*!< EPNDDINTSET28 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET29_Pos  (29UL)                    /*!< EPNDDINTSET29 (Bit 29)                                */
#define USB_NDDRINTSET_EPNDDINTSET29_Msk  (0x20000000UL)            /*!< EPNDDINTSET29 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET30_Pos  (30UL)                    /*!< EPNDDINTSET30 (Bit 30)                                */
#define USB_NDDRINTSET_EPNDDINTSET30_Msk  (0x40000000UL)            /*!< EPNDDINTSET30 (Bitfield-Mask: 0x01)                   */
#define USB_NDDRINTSET_EPNDDINTSET31_Pos  (31UL)                    /*!< EPNDDINTSET31 (Bit 31)                                */
#define USB_NDDRINTSET_EPNDDINTSET31_Msk  (0x80000000UL)            /*!< EPNDDINTSET31 (Bitfield-Mask: 0x01)                   */
/* ======================================================  SYSERRINTST  ====================================================== */
#define USB_SYSERRINTST_EPERRINTST0_Pos   (0UL)                     /*!< EPERRINTST0 (Bit 0)                                   */
#define USB_SYSERRINTST_EPERRINTST0_Msk   (0x1UL)                   /*!< EPERRINTST0 (Bitfield-Mask: 0x01)                     */
#define USB_SYSERRINTST_EPERRINTST1_Pos   (1UL)                     /*!< EPERRINTST1 (Bit 1)                                   */
#define USB_SYSERRINTST_EPERRINTST1_Msk   (0x2UL)                   /*!< EPERRINTST1 (Bitfield-Mask: 0x01)                     */
#define USB_SYSERRINTST_EPERRINTST2_Pos   (2UL)                     /*!< EPERRINTST2 (Bit 2)                                   */
#define USB_SYSERRINTST_EPERRINTST2_Msk   (0x4UL)                   /*!< EPERRINTST2 (Bitfield-Mask: 0x01)                     */
#define USB_SYSERRINTST_EPERRINTST3_Pos   (3UL)                     /*!< EPERRINTST3 (Bit 3)                                   */
#define USB_SYSERRINTST_EPERRINTST3_Msk   (0x8UL)                   /*!< EPERRINTST3 (Bitfield-Mask: 0x01)                     */
#define USB_SYSERRINTST_EPERRINTST4_Pos   (4UL)                     /*!< EPERRINTST4 (Bit 4)                                   */
#define USB_SYSERRINTST_EPERRINTST4_Msk   (0x10UL)                  /*!< EPERRINTST4 (Bitfield-Mask: 0x01)                     */
#define USB_SYSERRINTST_EPERRINTST5_Pos   (5UL)                     /*!< EPERRINTST5 (Bit 5)                                   */
#define USB_SYSERRINTST_EPERRINTST5_Msk   (0x20UL)                  /*!< EPERRINTST5 (Bitfield-Mask: 0x01)                     */
#define USB_SYSERRINTST_EPERRINTST6_Pos   (6UL)                     /*!< EPERRINTST6 (Bit 6)                                   */
#define USB_SYSERRINTST_EPERRINTST6_Msk   (0x40UL)                  /*!< EPERRINTST6 (Bitfield-Mask: 0x01)                     */
#define USB_SYSERRINTST_EPERRINTST7_Pos   (7UL)                     /*!< EPERRINTST7 (Bit 7)                                   */
#define USB_SYSERRINTST_EPERRINTST7_Msk   (0x80UL)                  /*!< EPERRINTST7 (Bitfield-Mask: 0x01)                     */
#define USB_SYSERRINTST_EPERRINTST8_Pos   (8UL)                     /*!< EPERRINTST8 (Bit 8)                                   */
#define USB_SYSERRINTST_EPERRINTST8_Msk   (0x100UL)                 /*!< EPERRINTST8 (Bitfield-Mask: 0x01)                     */
#define USB_SYSERRINTST_EPERRINTST9_Pos   (9UL)                     /*!< EPERRINTST9 (Bit 9)                                   */
#define USB_SYSERRINTST_EPERRINTST9_Msk   (0x200UL)                 /*!< EPERRINTST9 (Bitfield-Mask: 0x01)                     */
#define USB_SYSERRINTST_EPERRINTST10_Pos  (10UL)                    /*!< EPERRINTST10 (Bit 10)                                 */
#define USB_SYSERRINTST_EPERRINTST10_Msk  (0x400UL)                 /*!< EPERRINTST10 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST11_Pos  (11UL)                    /*!< EPERRINTST11 (Bit 11)                                 */
#define USB_SYSERRINTST_EPERRINTST11_Msk  (0x800UL)                 /*!< EPERRINTST11 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST12_Pos  (12UL)                    /*!< EPERRINTST12 (Bit 12)                                 */
#define USB_SYSERRINTST_EPERRINTST12_Msk  (0x1000UL)                /*!< EPERRINTST12 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST13_Pos  (13UL)                    /*!< EPERRINTST13 (Bit 13)                                 */
#define USB_SYSERRINTST_EPERRINTST13_Msk  (0x2000UL)                /*!< EPERRINTST13 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST14_Pos  (14UL)                    /*!< EPERRINTST14 (Bit 14)                                 */
#define USB_SYSERRINTST_EPERRINTST14_Msk  (0x4000UL)                /*!< EPERRINTST14 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST15_Pos  (15UL)                    /*!< EPERRINTST15 (Bit 15)                                 */
#define USB_SYSERRINTST_EPERRINTST15_Msk  (0x8000UL)                /*!< EPERRINTST15 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST16_Pos  (16UL)                    /*!< EPERRINTST16 (Bit 16)                                 */
#define USB_SYSERRINTST_EPERRINTST16_Msk  (0x10000UL)               /*!< EPERRINTST16 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST17_Pos  (17UL)                    /*!< EPERRINTST17 (Bit 17)                                 */
#define USB_SYSERRINTST_EPERRINTST17_Msk  (0x20000UL)               /*!< EPERRINTST17 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST18_Pos  (18UL)                    /*!< EPERRINTST18 (Bit 18)                                 */
#define USB_SYSERRINTST_EPERRINTST18_Msk  (0x40000UL)               /*!< EPERRINTST18 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST19_Pos  (19UL)                    /*!< EPERRINTST19 (Bit 19)                                 */
#define USB_SYSERRINTST_EPERRINTST19_Msk  (0x80000UL)               /*!< EPERRINTST19 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST20_Pos  (20UL)                    /*!< EPERRINTST20 (Bit 20)                                 */
#define USB_SYSERRINTST_EPERRINTST20_Msk  (0x100000UL)              /*!< EPERRINTST20 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST21_Pos  (21UL)                    /*!< EPERRINTST21 (Bit 21)                                 */
#define USB_SYSERRINTST_EPERRINTST21_Msk  (0x200000UL)              /*!< EPERRINTST21 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST22_Pos  (22UL)                    /*!< EPERRINTST22 (Bit 22)                                 */
#define USB_SYSERRINTST_EPERRINTST22_Msk  (0x400000UL)              /*!< EPERRINTST22 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST23_Pos  (23UL)                    /*!< EPERRINTST23 (Bit 23)                                 */
#define USB_SYSERRINTST_EPERRINTST23_Msk  (0x800000UL)              /*!< EPERRINTST23 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST24_Pos  (24UL)                    /*!< EPERRINTST24 (Bit 24)                                 */
#define USB_SYSERRINTST_EPERRINTST24_Msk  (0x1000000UL)             /*!< EPERRINTST24 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST25_Pos  (25UL)                    /*!< EPERRINTST25 (Bit 25)                                 */
#define USB_SYSERRINTST_EPERRINTST25_Msk  (0x2000000UL)             /*!< EPERRINTST25 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST26_Pos  (26UL)                    /*!< EPERRINTST26 (Bit 26)                                 */
#define USB_SYSERRINTST_EPERRINTST26_Msk  (0x4000000UL)             /*!< EPERRINTST26 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST27_Pos  (27UL)                    /*!< EPERRINTST27 (Bit 27)                                 */
#define USB_SYSERRINTST_EPERRINTST27_Msk  (0x8000000UL)             /*!< EPERRINTST27 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST28_Pos  (28UL)                    /*!< EPERRINTST28 (Bit 28)                                 */
#define USB_SYSERRINTST_EPERRINTST28_Msk  (0x10000000UL)            /*!< EPERRINTST28 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST29_Pos  (29UL)                    /*!< EPERRINTST29 (Bit 29)                                 */
#define USB_SYSERRINTST_EPERRINTST29_Msk  (0x20000000UL)            /*!< EPERRINTST29 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST30_Pos  (30UL)                    /*!< EPERRINTST30 (Bit 30)                                 */
#define USB_SYSERRINTST_EPERRINTST30_Msk  (0x40000000UL)            /*!< EPERRINTST30 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTST_EPERRINTST31_Pos  (31UL)                    /*!< EPERRINTST31 (Bit 31)                                 */
#define USB_SYSERRINTST_EPERRINTST31_Msk  (0x80000000UL)            /*!< EPERRINTST31 (Bitfield-Mask: 0x01)                    */
/* =====================================================  SYSERRINTCLR  ====================================================== */
#define USB_SYSERRINTCLR_EPERRINTCLR0_Pos (0UL)                     /*!< EPERRINTCLR0 (Bit 0)                                  */
#define USB_SYSERRINTCLR_EPERRINTCLR0_Msk (0x1UL)                   /*!< EPERRINTCLR0 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTCLR_EPERRINTCLR1_Pos (1UL)                     /*!< EPERRINTCLR1 (Bit 1)                                  */
#define USB_SYSERRINTCLR_EPERRINTCLR1_Msk (0x2UL)                   /*!< EPERRINTCLR1 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTCLR_EPERRINTCLR2_Pos (2UL)                     /*!< EPERRINTCLR2 (Bit 2)                                  */
#define USB_SYSERRINTCLR_EPERRINTCLR2_Msk (0x4UL)                   /*!< EPERRINTCLR2 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTCLR_EPERRINTCLR3_Pos (3UL)                     /*!< EPERRINTCLR3 (Bit 3)                                  */
#define USB_SYSERRINTCLR_EPERRINTCLR3_Msk (0x8UL)                   /*!< EPERRINTCLR3 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTCLR_EPERRINTCLR4_Pos (4UL)                     /*!< EPERRINTCLR4 (Bit 4)                                  */
#define USB_SYSERRINTCLR_EPERRINTCLR4_Msk (0x10UL)                  /*!< EPERRINTCLR4 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTCLR_EPERRINTCLR5_Pos (5UL)                     /*!< EPERRINTCLR5 (Bit 5)                                  */
#define USB_SYSERRINTCLR_EPERRINTCLR5_Msk (0x20UL)                  /*!< EPERRINTCLR5 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTCLR_EPERRINTCLR6_Pos (6UL)                     /*!< EPERRINTCLR6 (Bit 6)                                  */
#define USB_SYSERRINTCLR_EPERRINTCLR6_Msk (0x40UL)                  /*!< EPERRINTCLR6 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTCLR_EPERRINTCLR7_Pos (7UL)                     /*!< EPERRINTCLR7 (Bit 7)                                  */
#define USB_SYSERRINTCLR_EPERRINTCLR7_Msk (0x80UL)                  /*!< EPERRINTCLR7 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTCLR_EPERRINTCLR8_Pos (8UL)                     /*!< EPERRINTCLR8 (Bit 8)                                  */
#define USB_SYSERRINTCLR_EPERRINTCLR8_Msk (0x100UL)                 /*!< EPERRINTCLR8 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTCLR_EPERRINTCLR9_Pos (9UL)                     /*!< EPERRINTCLR9 (Bit 9)                                  */
#define USB_SYSERRINTCLR_EPERRINTCLR9_Msk (0x200UL)                 /*!< EPERRINTCLR9 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTCLR_EPERRINTCLR10_Pos (10UL)                   /*!< EPERRINTCLR10 (Bit 10)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR10_Msk (0x400UL)                /*!< EPERRINTCLR10 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR11_Pos (11UL)                   /*!< EPERRINTCLR11 (Bit 11)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR11_Msk (0x800UL)                /*!< EPERRINTCLR11 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR12_Pos (12UL)                   /*!< EPERRINTCLR12 (Bit 12)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR12_Msk (0x1000UL)               /*!< EPERRINTCLR12 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR13_Pos (13UL)                   /*!< EPERRINTCLR13 (Bit 13)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR13_Msk (0x2000UL)               /*!< EPERRINTCLR13 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR14_Pos (14UL)                   /*!< EPERRINTCLR14 (Bit 14)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR14_Msk (0x4000UL)               /*!< EPERRINTCLR14 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR15_Pos (15UL)                   /*!< EPERRINTCLR15 (Bit 15)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR15_Msk (0x8000UL)               /*!< EPERRINTCLR15 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR16_Pos (16UL)                   /*!< EPERRINTCLR16 (Bit 16)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR16_Msk (0x10000UL)              /*!< EPERRINTCLR16 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR17_Pos (17UL)                   /*!< EPERRINTCLR17 (Bit 17)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR17_Msk (0x20000UL)              /*!< EPERRINTCLR17 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR18_Pos (18UL)                   /*!< EPERRINTCLR18 (Bit 18)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR18_Msk (0x40000UL)              /*!< EPERRINTCLR18 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR19_Pos (19UL)                   /*!< EPERRINTCLR19 (Bit 19)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR19_Msk (0x80000UL)              /*!< EPERRINTCLR19 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR20_Pos (20UL)                   /*!< EPERRINTCLR20 (Bit 20)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR20_Msk (0x100000UL)             /*!< EPERRINTCLR20 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR21_Pos (21UL)                   /*!< EPERRINTCLR21 (Bit 21)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR21_Msk (0x200000UL)             /*!< EPERRINTCLR21 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR22_Pos (22UL)                   /*!< EPERRINTCLR22 (Bit 22)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR22_Msk (0x400000UL)             /*!< EPERRINTCLR22 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR23_Pos (23UL)                   /*!< EPERRINTCLR23 (Bit 23)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR23_Msk (0x800000UL)             /*!< EPERRINTCLR23 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR24_Pos (24UL)                   /*!< EPERRINTCLR24 (Bit 24)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR24_Msk (0x1000000UL)            /*!< EPERRINTCLR24 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR25_Pos (25UL)                   /*!< EPERRINTCLR25 (Bit 25)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR25_Msk (0x2000000UL)            /*!< EPERRINTCLR25 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR26_Pos (26UL)                   /*!< EPERRINTCLR26 (Bit 26)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR26_Msk (0x4000000UL)            /*!< EPERRINTCLR26 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR27_Pos (27UL)                   /*!< EPERRINTCLR27 (Bit 27)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR27_Msk (0x8000000UL)            /*!< EPERRINTCLR27 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR28_Pos (28UL)                   /*!< EPERRINTCLR28 (Bit 28)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR28_Msk (0x10000000UL)           /*!< EPERRINTCLR28 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR29_Pos (29UL)                   /*!< EPERRINTCLR29 (Bit 29)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR29_Msk (0x20000000UL)           /*!< EPERRINTCLR29 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR30_Pos (30UL)                   /*!< EPERRINTCLR30 (Bit 30)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR30_Msk (0x40000000UL)           /*!< EPERRINTCLR30 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTCLR_EPERRINTCLR31_Pos (31UL)                   /*!< EPERRINTCLR31 (Bit 31)                                */
#define USB_SYSERRINTCLR_EPERRINTCLR31_Msk (0x80000000UL)           /*!< EPERRINTCLR31 (Bitfield-Mask: 0x01)                   */
/* =====================================================  SYSERRINTSET  ====================================================== */
#define USB_SYSERRINTSET_EPERRINTSET0_Pos (0UL)                     /*!< EPERRINTSET0 (Bit 0)                                  */
#define USB_SYSERRINTSET_EPERRINTSET0_Msk (0x1UL)                   /*!< EPERRINTSET0 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTSET_EPERRINTSET1_Pos (1UL)                     /*!< EPERRINTSET1 (Bit 1)                                  */
#define USB_SYSERRINTSET_EPERRINTSET1_Msk (0x2UL)                   /*!< EPERRINTSET1 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTSET_EPERRINTSET2_Pos (2UL)                     /*!< EPERRINTSET2 (Bit 2)                                  */
#define USB_SYSERRINTSET_EPERRINTSET2_Msk (0x4UL)                   /*!< EPERRINTSET2 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTSET_EPERRINTSET3_Pos (3UL)                     /*!< EPERRINTSET3 (Bit 3)                                  */
#define USB_SYSERRINTSET_EPERRINTSET3_Msk (0x8UL)                   /*!< EPERRINTSET3 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTSET_EPERRINTSET4_Pos (4UL)                     /*!< EPERRINTSET4 (Bit 4)                                  */
#define USB_SYSERRINTSET_EPERRINTSET4_Msk (0x10UL)                  /*!< EPERRINTSET4 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTSET_EPERRINTSET5_Pos (5UL)                     /*!< EPERRINTSET5 (Bit 5)                                  */
#define USB_SYSERRINTSET_EPERRINTSET5_Msk (0x20UL)                  /*!< EPERRINTSET5 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTSET_EPERRINTSET6_Pos (6UL)                     /*!< EPERRINTSET6 (Bit 6)                                  */
#define USB_SYSERRINTSET_EPERRINTSET6_Msk (0x40UL)                  /*!< EPERRINTSET6 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTSET_EPERRINTSET7_Pos (7UL)                     /*!< EPERRINTSET7 (Bit 7)                                  */
#define USB_SYSERRINTSET_EPERRINTSET7_Msk (0x80UL)                  /*!< EPERRINTSET7 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTSET_EPERRINTSET8_Pos (8UL)                     /*!< EPERRINTSET8 (Bit 8)                                  */
#define USB_SYSERRINTSET_EPERRINTSET8_Msk (0x100UL)                 /*!< EPERRINTSET8 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTSET_EPERRINTSET9_Pos (9UL)                     /*!< EPERRINTSET9 (Bit 9)                                  */
#define USB_SYSERRINTSET_EPERRINTSET9_Msk (0x200UL)                 /*!< EPERRINTSET9 (Bitfield-Mask: 0x01)                    */
#define USB_SYSERRINTSET_EPERRINTSET10_Pos (10UL)                   /*!< EPERRINTSET10 (Bit 10)                                */
#define USB_SYSERRINTSET_EPERRINTSET10_Msk (0x400UL)                /*!< EPERRINTSET10 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET11_Pos (11UL)                   /*!< EPERRINTSET11 (Bit 11)                                */
#define USB_SYSERRINTSET_EPERRINTSET11_Msk (0x800UL)                /*!< EPERRINTSET11 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET12_Pos (12UL)                   /*!< EPERRINTSET12 (Bit 12)                                */
#define USB_SYSERRINTSET_EPERRINTSET12_Msk (0x1000UL)               /*!< EPERRINTSET12 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET13_Pos (13UL)                   /*!< EPERRINTSET13 (Bit 13)                                */
#define USB_SYSERRINTSET_EPERRINTSET13_Msk (0x2000UL)               /*!< EPERRINTSET13 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET14_Pos (14UL)                   /*!< EPERRINTSET14 (Bit 14)                                */
#define USB_SYSERRINTSET_EPERRINTSET14_Msk (0x4000UL)               /*!< EPERRINTSET14 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET15_Pos (15UL)                   /*!< EPERRINTSET15 (Bit 15)                                */
#define USB_SYSERRINTSET_EPERRINTSET15_Msk (0x8000UL)               /*!< EPERRINTSET15 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET16_Pos (16UL)                   /*!< EPERRINTSET16 (Bit 16)                                */
#define USB_SYSERRINTSET_EPERRINTSET16_Msk (0x10000UL)              /*!< EPERRINTSET16 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET17_Pos (17UL)                   /*!< EPERRINTSET17 (Bit 17)                                */
#define USB_SYSERRINTSET_EPERRINTSET17_Msk (0x20000UL)              /*!< EPERRINTSET17 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET18_Pos (18UL)                   /*!< EPERRINTSET18 (Bit 18)                                */
#define USB_SYSERRINTSET_EPERRINTSET18_Msk (0x40000UL)              /*!< EPERRINTSET18 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET19_Pos (19UL)                   /*!< EPERRINTSET19 (Bit 19)                                */
#define USB_SYSERRINTSET_EPERRINTSET19_Msk (0x80000UL)              /*!< EPERRINTSET19 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET20_Pos (20UL)                   /*!< EPERRINTSET20 (Bit 20)                                */
#define USB_SYSERRINTSET_EPERRINTSET20_Msk (0x100000UL)             /*!< EPERRINTSET20 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET21_Pos (21UL)                   /*!< EPERRINTSET21 (Bit 21)                                */
#define USB_SYSERRINTSET_EPERRINTSET21_Msk (0x200000UL)             /*!< EPERRINTSET21 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET22_Pos (22UL)                   /*!< EPERRINTSET22 (Bit 22)                                */
#define USB_SYSERRINTSET_EPERRINTSET22_Msk (0x400000UL)             /*!< EPERRINTSET22 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET23_Pos (23UL)                   /*!< EPERRINTSET23 (Bit 23)                                */
#define USB_SYSERRINTSET_EPERRINTSET23_Msk (0x800000UL)             /*!< EPERRINTSET23 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET24_Pos (24UL)                   /*!< EPERRINTSET24 (Bit 24)                                */
#define USB_SYSERRINTSET_EPERRINTSET24_Msk (0x1000000UL)            /*!< EPERRINTSET24 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET25_Pos (25UL)                   /*!< EPERRINTSET25 (Bit 25)                                */
#define USB_SYSERRINTSET_EPERRINTSET25_Msk (0x2000000UL)            /*!< EPERRINTSET25 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET26_Pos (26UL)                   /*!< EPERRINTSET26 (Bit 26)                                */
#define USB_SYSERRINTSET_EPERRINTSET26_Msk (0x4000000UL)            /*!< EPERRINTSET26 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET27_Pos (27UL)                   /*!< EPERRINTSET27 (Bit 27)                                */
#define USB_SYSERRINTSET_EPERRINTSET27_Msk (0x8000000UL)            /*!< EPERRINTSET27 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET28_Pos (28UL)                   /*!< EPERRINTSET28 (Bit 28)                                */
#define USB_SYSERRINTSET_EPERRINTSET28_Msk (0x10000000UL)           /*!< EPERRINTSET28 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET29_Pos (29UL)                   /*!< EPERRINTSET29 (Bit 29)                                */
#define USB_SYSERRINTSET_EPERRINTSET29_Msk (0x20000000UL)           /*!< EPERRINTSET29 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET30_Pos (30UL)                   /*!< EPERRINTSET30 (Bit 30)                                */
#define USB_SYSERRINTSET_EPERRINTSET30_Msk (0x40000000UL)           /*!< EPERRINTSET30 (Bitfield-Mask: 0x01)                   */
#define USB_SYSERRINTSET_EPERRINTSET31_Pos (31UL)                   /*!< EPERRINTSET31 (Bit 31)                                */
#define USB_SYSERRINTSET_EPERRINTSET31_Msk (0x80000000UL)           /*!< EPERRINTSET31 (Bitfield-Mask: 0x01)                   */
/* ========================================================  I2C_RX  ========================================================= */
#define USB_I2C_RX_RXDATA_Pos             (0UL)                     /*!< RXDATA (Bit 0)                                        */
#define USB_I2C_RX_RXDATA_Msk             (0xffUL)                  /*!< RXDATA (Bitfield-Mask: 0xff)                          */
/* ========================================================  I2C_WO  ========================================================= */
#define USB_I2C_WO_TXDATA_Pos             (0UL)                     /*!< TXDATA (Bit 0)                                        */
#define USB_I2C_WO_TXDATA_Msk             (0xffUL)                  /*!< TXDATA (Bitfield-Mask: 0xff)                          */
#define USB_I2C_WO_START_Pos              (8UL)                     /*!< START (Bit 8)                                         */
#define USB_I2C_WO_START_Msk              (0x100UL)                 /*!< START (Bitfield-Mask: 0x01)                           */
#define USB_I2C_WO_STOP_Pos               (9UL)                     /*!< STOP (Bit 9)                                          */
#define USB_I2C_WO_STOP_Msk               (0x200UL)                 /*!< STOP (Bitfield-Mask: 0x01)                            */
/* ========================================================  I2C_STS  ======================================================== */
#define USB_I2C_STS_TDI_Pos               (0UL)                     /*!< TDI (Bit 0)                                           */
#define USB_I2C_STS_TDI_Msk               (0x1UL)                   /*!< TDI (Bitfield-Mask: 0x01)                             */
#define USB_I2C_STS_AFI_Pos               (1UL)                     /*!< AFI (Bit 1)                                           */
#define USB_I2C_STS_AFI_Msk               (0x2UL)                   /*!< AFI (Bitfield-Mask: 0x01)                             */
#define USB_I2C_STS_NAI_Pos               (2UL)                     /*!< NAI (Bit 2)                                           */
#define USB_I2C_STS_NAI_Msk               (0x4UL)                   /*!< NAI (Bitfield-Mask: 0x01)                             */
#define USB_I2C_STS_DRMI_Pos              (3UL)                     /*!< DRMI (Bit 3)                                          */
#define USB_I2C_STS_DRMI_Msk              (0x8UL)                   /*!< DRMI (Bitfield-Mask: 0x01)                            */
#define USB_I2C_STS_DRSI_Pos              (4UL)                     /*!< DRSI (Bit 4)                                          */
#define USB_I2C_STS_DRSI_Msk              (0x10UL)                  /*!< DRSI (Bitfield-Mask: 0x01)                            */
#define USB_I2C_STS_Active_Pos            (5UL)                     /*!< Active (Bit 5)                                        */
#define USB_I2C_STS_Active_Msk            (0x20UL)                  /*!< Active (Bitfield-Mask: 0x01)                          */
#define USB_I2C_STS_SCL_Pos               (6UL)                     /*!< SCL (Bit 6)                                           */
#define USB_I2C_STS_SCL_Msk               (0x40UL)                  /*!< SCL (Bitfield-Mask: 0x01)                             */
#define USB_I2C_STS_SDA_Pos               (7UL)                     /*!< SDA (Bit 7)                                           */
#define USB_I2C_STS_SDA_Msk               (0x80UL)                  /*!< SDA (Bitfield-Mask: 0x01)                             */
#define USB_I2C_STS_RFF_Pos               (8UL)                     /*!< RFF (Bit 8)                                           */
#define USB_I2C_STS_RFF_Msk               (0x100UL)                 /*!< RFF (Bitfield-Mask: 0x01)                             */
#define USB_I2C_STS_RFE_Pos               (9UL)                     /*!< RFE (Bit 9)                                           */
#define USB_I2C_STS_RFE_Msk               (0x200UL)                 /*!< RFE (Bitfield-Mask: 0x01)                             */
#define USB_I2C_STS_TFF_Pos               (10UL)                    /*!< TFF (Bit 10)                                          */
#define USB_I2C_STS_TFF_Msk               (0x400UL)                 /*!< TFF (Bitfield-Mask: 0x01)                             */
#define USB_I2C_STS_TFE_Pos               (11UL)                    /*!< TFE (Bit 11)                                          */
#define USB_I2C_STS_TFE_Msk               (0x800UL)                 /*!< TFE (Bitfield-Mask: 0x01)                             */
/* ========================================================  I2C_CTL  ======================================================== */
#define USB_I2C_CTL_TDIE_Pos              (0UL)                     /*!< TDIE (Bit 0)                                          */
#define USB_I2C_CTL_TDIE_Msk              (0x1UL)                   /*!< TDIE (Bitfield-Mask: 0x01)                            */
#define USB_I2C_CTL_AFIE_Pos              (1UL)                     /*!< AFIE (Bit 1)                                          */
#define USB_I2C_CTL_AFIE_Msk              (0x2UL)                   /*!< AFIE (Bitfield-Mask: 0x01)                            */
#define USB_I2C_CTL_NAIE_Pos              (2UL)                     /*!< NAIE (Bit 2)                                          */
#define USB_I2C_CTL_NAIE_Msk              (0x4UL)                   /*!< NAIE (Bitfield-Mask: 0x01)                            */
#define USB_I2C_CTL_DRMIE_Pos             (3UL)                     /*!< DRMIE (Bit 3)                                         */
#define USB_I2C_CTL_DRMIE_Msk             (0x8UL)                   /*!< DRMIE (Bitfield-Mask: 0x01)                           */
#define USB_I2C_CTL_DRSIE_Pos             (4UL)                     /*!< DRSIE (Bit 4)                                         */
#define USB_I2C_CTL_DRSIE_Msk             (0x10UL)                  /*!< DRSIE (Bitfield-Mask: 0x01)                           */
#define USB_I2C_CTL_REFIE_Pos             (5UL)                     /*!< REFIE (Bit 5)                                         */
#define USB_I2C_CTL_REFIE_Msk             (0x20UL)                  /*!< REFIE (Bitfield-Mask: 0x01)                           */
#define USB_I2C_CTL_RFDAIE_Pos            (6UL)                     /*!< RFDAIE (Bit 6)                                        */
#define USB_I2C_CTL_RFDAIE_Msk            (0x40UL)                  /*!< RFDAIE (Bitfield-Mask: 0x01)                          */
#define USB_I2C_CTL_TFFIE_Pos             (7UL)                     /*!< TFFIE (Bit 7)                                         */
#define USB_I2C_CTL_TFFIE_Msk             (0x80UL)                  /*!< TFFIE (Bitfield-Mask: 0x01)                           */
#define USB_I2C_CTL_SRST_Pos              (8UL)                     /*!< SRST (Bit 8)                                          */
#define USB_I2C_CTL_SRST_Msk              (0x100UL)                 /*!< SRST (Bitfield-Mask: 0x01)                            */
/* =======================================================  I2C_CLKHI  ======================================================= */
#define USB_I2C_CLKHI_CDHI_Pos            (0UL)                     /*!< CDHI (Bit 0)                                          */
#define USB_I2C_CLKHI_CDHI_Msk            (0xffUL)                  /*!< CDHI (Bitfield-Mask: 0xff)                            */
/* =======================================================  I2C_CLKLO  ======================================================= */
#define USB_I2C_CLKLO_CDLO_Pos            (0UL)                     /*!< CDLO (Bit 0)                                          */
#define USB_I2C_CLKLO_CDLO_Msk            (0xffUL)                  /*!< CDLO (Bitfield-Mask: 0xff)                            */
/* ======================================================  USBCLKCTRL  ======================================================= */
#define USB_USBCLKCTRL_DEV_CLK_EN_Pos     (1UL)                     /*!< DEV_CLK_EN (Bit 1)                                    */
#define USB_USBCLKCTRL_DEV_CLK_EN_Msk     (0x2UL)                   /*!< DEV_CLK_EN (Bitfield-Mask: 0x01)                      */
#define USB_USBCLKCTRL_PORTSEL_CLK_EN_Pos (3UL)                     /*!< PORTSEL_CLK_EN (Bit 3)                                */
#define USB_USBCLKCTRL_PORTSEL_CLK_EN_Msk (0x8UL)                   /*!< PORTSEL_CLK_EN (Bitfield-Mask: 0x01)                  */
#define USB_USBCLKCTRL_AHB_CLK_EN_Pos     (4UL)                     /*!< AHB_CLK_EN (Bit 4)                                    */
#define USB_USBCLKCTRL_AHB_CLK_EN_Msk     (0x10UL)                  /*!< AHB_CLK_EN (Bitfield-Mask: 0x01)                      */
/* ======================================================  OTGCLKCTRL  ======================================================= */
#define USB_OTGCLKCTRL_HOST_CLK_EN_Pos    (0UL)                     /*!< HOST_CLK_EN (Bit 0)                                   */
#define USB_OTGCLKCTRL_HOST_CLK_EN_Msk    (0x1UL)                   /*!< HOST_CLK_EN (Bitfield-Mask: 0x01)                     */
#define USB_OTGCLKCTRL_DEV_CLK_EN_Pos     (1UL)                     /*!< DEV_CLK_EN (Bit 1)                                    */
#define USB_OTGCLKCTRL_DEV_CLK_EN_Msk     (0x2UL)                   /*!< DEV_CLK_EN (Bitfield-Mask: 0x01)                      */
#define USB_OTGCLKCTRL_I2C_CLK_EN_Pos     (2UL)                     /*!< I2C_CLK_EN (Bit 2)                                    */
#define USB_OTGCLKCTRL_I2C_CLK_EN_Msk     (0x4UL)                   /*!< I2C_CLK_EN (Bitfield-Mask: 0x01)                      */
#define USB_OTGCLKCTRL_OTG_CLK_EN_Pos     (3UL)                     /*!< OTG_CLK_EN (Bit 3)                                    */
#define USB_OTGCLKCTRL_OTG_CLK_EN_Msk     (0x8UL)                   /*!< OTG_CLK_EN (Bitfield-Mask: 0x01)                      */
#define USB_OTGCLKCTRL_AHB_CLK_EN_Pos     (4UL)                     /*!< AHB_CLK_EN (Bit 4)                                    */
#define USB_OTGCLKCTRL_AHB_CLK_EN_Msk     (0x10UL)                  /*!< AHB_CLK_EN (Bitfield-Mask: 0x01)                      */
/* =======================================================  USBCLKST  ======================================================== */
#define USB_USBCLKST_DEV_CLK_ON_Pos       (1UL)                     /*!< DEV_CLK_ON (Bit 1)                                    */
#define USB_USBCLKST_DEV_CLK_ON_Msk       (0x2UL)                   /*!< DEV_CLK_ON (Bitfield-Mask: 0x01)                      */
#define USB_USBCLKST_PORTSEL_CLK_ON_Pos   (3UL)                     /*!< PORTSEL_CLK_ON (Bit 3)                                */
#define USB_USBCLKST_PORTSEL_CLK_ON_Msk   (0x8UL)                   /*!< PORTSEL_CLK_ON (Bitfield-Mask: 0x01)                  */
#define USB_USBCLKST_AHB_CLK_ON_Pos       (4UL)                     /*!< AHB_CLK_ON (Bit 4)                                    */
#define USB_USBCLKST_AHB_CLK_ON_Msk       (0x10UL)                  /*!< AHB_CLK_ON (Bitfield-Mask: 0x01)                      */
/* =======================================================  OTGCLKST  ======================================================== */
#define USB_OTGCLKST_HOST_CLK_ON_Pos      (0UL)                     /*!< HOST_CLK_ON (Bit 0)                                   */
#define USB_OTGCLKST_HOST_CLK_ON_Msk      (0x1UL)                   /*!< HOST_CLK_ON (Bitfield-Mask: 0x01)                     */
#define USB_OTGCLKST_DEV_CLK_ON_Pos       (1UL)                     /*!< DEV_CLK_ON (Bit 1)                                    */
#define USB_OTGCLKST_DEV_CLK_ON_Msk       (0x2UL)                   /*!< DEV_CLK_ON (Bitfield-Mask: 0x01)                      */
#define USB_OTGCLKST_I2C_CLK_ON_Pos       (2UL)                     /*!< I2C_CLK_ON (Bit 2)                                    */
#define USB_OTGCLKST_I2C_CLK_ON_Msk       (0x4UL)                   /*!< I2C_CLK_ON (Bitfield-Mask: 0x01)                      */
#define USB_OTGCLKST_OTG_CLK_ON_Pos       (3UL)                     /*!< OTG_CLK_ON (Bit 3)                                    */
#define USB_OTGCLKST_OTG_CLK_ON_Msk       (0x8UL)                   /*!< OTG_CLK_ON (Bitfield-Mask: 0x01)                      */
#define USB_OTGCLKST_AHB_CLK_ON_Pos       (4UL)                     /*!< AHB_CLK_ON (Bit 4)                                    */
#define USB_OTGCLKST_AHB_CLK_ON_Msk       (0x10UL)                  /*!< AHB_CLK_ON (Bitfield-Mask: 0x01)                      */


/* =========================================================================================================================== */
/* ================                                         LPC_GPIO                                          ================ */
/* =========================================================================================================================== */

/* =========================================================  DIR0  ========================================================== */
#define GPIO_DIR0_PINDIR0_Pos             (0UL)                     /*!< PINDIR0 (Bit 0)                                       */
#define GPIO_DIR0_PINDIR0_Msk             (0x1UL)                   /*!< PINDIR0 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR0_PINDIR1_Pos             (1UL)                     /*!< PINDIR1 (Bit 1)                                       */
#define GPIO_DIR0_PINDIR1_Msk             (0x2UL)                   /*!< PINDIR1 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR0_PINDIR2_Pos             (2UL)                     /*!< PINDIR2 (Bit 2)                                       */
#define GPIO_DIR0_PINDIR2_Msk             (0x4UL)                   /*!< PINDIR2 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR0_PINDIR3_Pos             (3UL)                     /*!< PINDIR3 (Bit 3)                                       */
#define GPIO_DIR0_PINDIR3_Msk             (0x8UL)                   /*!< PINDIR3 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR0_PINDIR4_Pos             (4UL)                     /*!< PINDIR4 (Bit 4)                                       */
#define GPIO_DIR0_PINDIR4_Msk             (0x10UL)                  /*!< PINDIR4 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR0_PINDIR5_Pos             (5UL)                     /*!< PINDIR5 (Bit 5)                                       */
#define GPIO_DIR0_PINDIR5_Msk             (0x20UL)                  /*!< PINDIR5 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR0_PINDIR6_Pos             (6UL)                     /*!< PINDIR6 (Bit 6)                                       */
#define GPIO_DIR0_PINDIR6_Msk             (0x40UL)                  /*!< PINDIR6 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR0_PINDIR7_Pos             (7UL)                     /*!< PINDIR7 (Bit 7)                                       */
#define GPIO_DIR0_PINDIR7_Msk             (0x80UL)                  /*!< PINDIR7 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR0_PINDIR8_Pos             (8UL)                     /*!< PINDIR8 (Bit 8)                                       */
#define GPIO_DIR0_PINDIR8_Msk             (0x100UL)                 /*!< PINDIR8 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR0_PINDIR9_Pos             (9UL)                     /*!< PINDIR9 (Bit 9)                                       */
#define GPIO_DIR0_PINDIR9_Msk             (0x200UL)                 /*!< PINDIR9 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR0_PINDIR10_Pos            (10UL)                    /*!< PINDIR10 (Bit 10)                                     */
#define GPIO_DIR0_PINDIR10_Msk            (0x400UL)                 /*!< PINDIR10 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR11_Pos            (11UL)                    /*!< PINDIR11 (Bit 11)                                     */
#define GPIO_DIR0_PINDIR11_Msk            (0x800UL)                 /*!< PINDIR11 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR12_Pos            (12UL)                    /*!< PINDIR12 (Bit 12)                                     */
#define GPIO_DIR0_PINDIR12_Msk            (0x1000UL)                /*!< PINDIR12 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR13_Pos            (13UL)                    /*!< PINDIR13 (Bit 13)                                     */
#define GPIO_DIR0_PINDIR13_Msk            (0x2000UL)                /*!< PINDIR13 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR14_Pos            (14UL)                    /*!< PINDIR14 (Bit 14)                                     */
#define GPIO_DIR0_PINDIR14_Msk            (0x4000UL)                /*!< PINDIR14 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR15_Pos            (15UL)                    /*!< PINDIR15 (Bit 15)                                     */
#define GPIO_DIR0_PINDIR15_Msk            (0x8000UL)                /*!< PINDIR15 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR16_Pos            (16UL)                    /*!< PINDIR16 (Bit 16)                                     */
#define GPIO_DIR0_PINDIR16_Msk            (0x10000UL)               /*!< PINDIR16 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR17_Pos            (17UL)                    /*!< PINDIR17 (Bit 17)                                     */
#define GPIO_DIR0_PINDIR17_Msk            (0x20000UL)               /*!< PINDIR17 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR18_Pos            (18UL)                    /*!< PINDIR18 (Bit 18)                                     */
#define GPIO_DIR0_PINDIR18_Msk            (0x40000UL)               /*!< PINDIR18 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR19_Pos            (19UL)                    /*!< PINDIR19 (Bit 19)                                     */
#define GPIO_DIR0_PINDIR19_Msk            (0x80000UL)               /*!< PINDIR19 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR20_Pos            (20UL)                    /*!< PINDIR20 (Bit 20)                                     */
#define GPIO_DIR0_PINDIR20_Msk            (0x100000UL)              /*!< PINDIR20 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR21_Pos            (21UL)                    /*!< PINDIR21 (Bit 21)                                     */
#define GPIO_DIR0_PINDIR21_Msk            (0x200000UL)              /*!< PINDIR21 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR22_Pos            (22UL)                    /*!< PINDIR22 (Bit 22)                                     */
#define GPIO_DIR0_PINDIR22_Msk            (0x400000UL)              /*!< PINDIR22 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR23_Pos            (23UL)                    /*!< PINDIR23 (Bit 23)                                     */
#define GPIO_DIR0_PINDIR23_Msk            (0x800000UL)              /*!< PINDIR23 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR24_Pos            (24UL)                    /*!< PINDIR24 (Bit 24)                                     */
#define GPIO_DIR0_PINDIR24_Msk            (0x1000000UL)             /*!< PINDIR24 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR25_Pos            (25UL)                    /*!< PINDIR25 (Bit 25)                                     */
#define GPIO_DIR0_PINDIR25_Msk            (0x2000000UL)             /*!< PINDIR25 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR26_Pos            (26UL)                    /*!< PINDIR26 (Bit 26)                                     */
#define GPIO_DIR0_PINDIR26_Msk            (0x4000000UL)             /*!< PINDIR26 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR27_Pos            (27UL)                    /*!< PINDIR27 (Bit 27)                                     */
#define GPIO_DIR0_PINDIR27_Msk            (0x8000000UL)             /*!< PINDIR27 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR28_Pos            (28UL)                    /*!< PINDIR28 (Bit 28)                                     */
#define GPIO_DIR0_PINDIR28_Msk            (0x10000000UL)            /*!< PINDIR28 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR29_Pos            (29UL)                    /*!< PINDIR29 (Bit 29)                                     */
#define GPIO_DIR0_PINDIR29_Msk            (0x20000000UL)            /*!< PINDIR29 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR30_Pos            (30UL)                    /*!< PINDIR30 (Bit 30)                                     */
#define GPIO_DIR0_PINDIR30_Msk            (0x40000000UL)            /*!< PINDIR30 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR0_PINDIR31_Pos            (31UL)                    /*!< PINDIR31 (Bit 31)                                     */
#define GPIO_DIR0_PINDIR31_Msk            (0x80000000UL)            /*!< PINDIR31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  DIR1  ========================================================== */
#define GPIO_DIR1_PINDIR0_Pos             (0UL)                     /*!< PINDIR0 (Bit 0)                                       */
#define GPIO_DIR1_PINDIR0_Msk             (0x1UL)                   /*!< PINDIR0 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR1_PINDIR1_Pos             (1UL)                     /*!< PINDIR1 (Bit 1)                                       */
#define GPIO_DIR1_PINDIR1_Msk             (0x2UL)                   /*!< PINDIR1 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR1_PINDIR2_Pos             (2UL)                     /*!< PINDIR2 (Bit 2)                                       */
#define GPIO_DIR1_PINDIR2_Msk             (0x4UL)                   /*!< PINDIR2 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR1_PINDIR3_Pos             (3UL)                     /*!< PINDIR3 (Bit 3)                                       */
#define GPIO_DIR1_PINDIR3_Msk             (0x8UL)                   /*!< PINDIR3 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR1_PINDIR4_Pos             (4UL)                     /*!< PINDIR4 (Bit 4)                                       */
#define GPIO_DIR1_PINDIR4_Msk             (0x10UL)                  /*!< PINDIR4 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR1_PINDIR5_Pos             (5UL)                     /*!< PINDIR5 (Bit 5)                                       */
#define GPIO_DIR1_PINDIR5_Msk             (0x20UL)                  /*!< PINDIR5 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR1_PINDIR6_Pos             (6UL)                     /*!< PINDIR6 (Bit 6)                                       */
#define GPIO_DIR1_PINDIR6_Msk             (0x40UL)                  /*!< PINDIR6 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR1_PINDIR7_Pos             (7UL)                     /*!< PINDIR7 (Bit 7)                                       */
#define GPIO_DIR1_PINDIR7_Msk             (0x80UL)                  /*!< PINDIR7 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR1_PINDIR8_Pos             (8UL)                     /*!< PINDIR8 (Bit 8)                                       */
#define GPIO_DIR1_PINDIR8_Msk             (0x100UL)                 /*!< PINDIR8 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR1_PINDIR9_Pos             (9UL)                     /*!< PINDIR9 (Bit 9)                                       */
#define GPIO_DIR1_PINDIR9_Msk             (0x200UL)                 /*!< PINDIR9 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR1_PINDIR10_Pos            (10UL)                    /*!< PINDIR10 (Bit 10)                                     */
#define GPIO_DIR1_PINDIR10_Msk            (0x400UL)                 /*!< PINDIR10 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR11_Pos            (11UL)                    /*!< PINDIR11 (Bit 11)                                     */
#define GPIO_DIR1_PINDIR11_Msk            (0x800UL)                 /*!< PINDIR11 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR12_Pos            (12UL)                    /*!< PINDIR12 (Bit 12)                                     */
#define GPIO_DIR1_PINDIR12_Msk            (0x1000UL)                /*!< PINDIR12 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR13_Pos            (13UL)                    /*!< PINDIR13 (Bit 13)                                     */
#define GPIO_DIR1_PINDIR13_Msk            (0x2000UL)                /*!< PINDIR13 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR14_Pos            (14UL)                    /*!< PINDIR14 (Bit 14)                                     */
#define GPIO_DIR1_PINDIR14_Msk            (0x4000UL)                /*!< PINDIR14 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR15_Pos            (15UL)                    /*!< PINDIR15 (Bit 15)                                     */
#define GPIO_DIR1_PINDIR15_Msk            (0x8000UL)                /*!< PINDIR15 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR16_Pos            (16UL)                    /*!< PINDIR16 (Bit 16)                                     */
#define GPIO_DIR1_PINDIR16_Msk            (0x10000UL)               /*!< PINDIR16 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR17_Pos            (17UL)                    /*!< PINDIR17 (Bit 17)                                     */
#define GPIO_DIR1_PINDIR17_Msk            (0x20000UL)               /*!< PINDIR17 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR18_Pos            (18UL)                    /*!< PINDIR18 (Bit 18)                                     */
#define GPIO_DIR1_PINDIR18_Msk            (0x40000UL)               /*!< PINDIR18 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR19_Pos            (19UL)                    /*!< PINDIR19 (Bit 19)                                     */
#define GPIO_DIR1_PINDIR19_Msk            (0x80000UL)               /*!< PINDIR19 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR20_Pos            (20UL)                    /*!< PINDIR20 (Bit 20)                                     */
#define GPIO_DIR1_PINDIR20_Msk            (0x100000UL)              /*!< PINDIR20 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR21_Pos            (21UL)                    /*!< PINDIR21 (Bit 21)                                     */
#define GPIO_DIR1_PINDIR21_Msk            (0x200000UL)              /*!< PINDIR21 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR22_Pos            (22UL)                    /*!< PINDIR22 (Bit 22)                                     */
#define GPIO_DIR1_PINDIR22_Msk            (0x400000UL)              /*!< PINDIR22 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR23_Pos            (23UL)                    /*!< PINDIR23 (Bit 23)                                     */
#define GPIO_DIR1_PINDIR23_Msk            (0x800000UL)              /*!< PINDIR23 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR24_Pos            (24UL)                    /*!< PINDIR24 (Bit 24)                                     */
#define GPIO_DIR1_PINDIR24_Msk            (0x1000000UL)             /*!< PINDIR24 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR25_Pos            (25UL)                    /*!< PINDIR25 (Bit 25)                                     */
#define GPIO_DIR1_PINDIR25_Msk            (0x2000000UL)             /*!< PINDIR25 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR26_Pos            (26UL)                    /*!< PINDIR26 (Bit 26)                                     */
#define GPIO_DIR1_PINDIR26_Msk            (0x4000000UL)             /*!< PINDIR26 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR27_Pos            (27UL)                    /*!< PINDIR27 (Bit 27)                                     */
#define GPIO_DIR1_PINDIR27_Msk            (0x8000000UL)             /*!< PINDIR27 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR28_Pos            (28UL)                    /*!< PINDIR28 (Bit 28)                                     */
#define GPIO_DIR1_PINDIR28_Msk            (0x10000000UL)            /*!< PINDIR28 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR29_Pos            (29UL)                    /*!< PINDIR29 (Bit 29)                                     */
#define GPIO_DIR1_PINDIR29_Msk            (0x20000000UL)            /*!< PINDIR29 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR30_Pos            (30UL)                    /*!< PINDIR30 (Bit 30)                                     */
#define GPIO_DIR1_PINDIR30_Msk            (0x40000000UL)            /*!< PINDIR30 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR1_PINDIR31_Pos            (31UL)                    /*!< PINDIR31 (Bit 31)                                     */
#define GPIO_DIR1_PINDIR31_Msk            (0x80000000UL)            /*!< PINDIR31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  DIR2  ========================================================== */
#define GPIO_DIR2_PINDIR0_Pos             (0UL)                     /*!< PINDIR0 (Bit 0)                                       */
#define GPIO_DIR2_PINDIR0_Msk             (0x1UL)                   /*!< PINDIR0 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR2_PINDIR1_Pos             (1UL)                     /*!< PINDIR1 (Bit 1)                                       */
#define GPIO_DIR2_PINDIR1_Msk             (0x2UL)                   /*!< PINDIR1 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR2_PINDIR2_Pos             (2UL)                     /*!< PINDIR2 (Bit 2)                                       */
#define GPIO_DIR2_PINDIR2_Msk             (0x4UL)                   /*!< PINDIR2 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR2_PINDIR3_Pos             (3UL)                     /*!< PINDIR3 (Bit 3)                                       */
#define GPIO_DIR2_PINDIR3_Msk             (0x8UL)                   /*!< PINDIR3 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR2_PINDIR4_Pos             (4UL)                     /*!< PINDIR4 (Bit 4)                                       */
#define GPIO_DIR2_PINDIR4_Msk             (0x10UL)                  /*!< PINDIR4 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR2_PINDIR5_Pos             (5UL)                     /*!< PINDIR5 (Bit 5)                                       */
#define GPIO_DIR2_PINDIR5_Msk             (0x20UL)                  /*!< PINDIR5 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR2_PINDIR6_Pos             (6UL)                     /*!< PINDIR6 (Bit 6)                                       */
#define GPIO_DIR2_PINDIR6_Msk             (0x40UL)                  /*!< PINDIR6 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR2_PINDIR7_Pos             (7UL)                     /*!< PINDIR7 (Bit 7)                                       */
#define GPIO_DIR2_PINDIR7_Msk             (0x80UL)                  /*!< PINDIR7 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR2_PINDIR8_Pos             (8UL)                     /*!< PINDIR8 (Bit 8)                                       */
#define GPIO_DIR2_PINDIR8_Msk             (0x100UL)                 /*!< PINDIR8 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR2_PINDIR9_Pos             (9UL)                     /*!< PINDIR9 (Bit 9)                                       */
#define GPIO_DIR2_PINDIR9_Msk             (0x200UL)                 /*!< PINDIR9 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR2_PINDIR10_Pos            (10UL)                    /*!< PINDIR10 (Bit 10)                                     */
#define GPIO_DIR2_PINDIR10_Msk            (0x400UL)                 /*!< PINDIR10 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR11_Pos            (11UL)                    /*!< PINDIR11 (Bit 11)                                     */
#define GPIO_DIR2_PINDIR11_Msk            (0x800UL)                 /*!< PINDIR11 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR12_Pos            (12UL)                    /*!< PINDIR12 (Bit 12)                                     */
#define GPIO_DIR2_PINDIR12_Msk            (0x1000UL)                /*!< PINDIR12 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR13_Pos            (13UL)                    /*!< PINDIR13 (Bit 13)                                     */
#define GPIO_DIR2_PINDIR13_Msk            (0x2000UL)                /*!< PINDIR13 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR14_Pos            (14UL)                    /*!< PINDIR14 (Bit 14)                                     */
#define GPIO_DIR2_PINDIR14_Msk            (0x4000UL)                /*!< PINDIR14 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR15_Pos            (15UL)                    /*!< PINDIR15 (Bit 15)                                     */
#define GPIO_DIR2_PINDIR15_Msk            (0x8000UL)                /*!< PINDIR15 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR16_Pos            (16UL)                    /*!< PINDIR16 (Bit 16)                                     */
#define GPIO_DIR2_PINDIR16_Msk            (0x10000UL)               /*!< PINDIR16 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR17_Pos            (17UL)                    /*!< PINDIR17 (Bit 17)                                     */
#define GPIO_DIR2_PINDIR17_Msk            (0x20000UL)               /*!< PINDIR17 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR18_Pos            (18UL)                    /*!< PINDIR18 (Bit 18)                                     */
#define GPIO_DIR2_PINDIR18_Msk            (0x40000UL)               /*!< PINDIR18 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR19_Pos            (19UL)                    /*!< PINDIR19 (Bit 19)                                     */
#define GPIO_DIR2_PINDIR19_Msk            (0x80000UL)               /*!< PINDIR19 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR20_Pos            (20UL)                    /*!< PINDIR20 (Bit 20)                                     */
#define GPIO_DIR2_PINDIR20_Msk            (0x100000UL)              /*!< PINDIR20 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR21_Pos            (21UL)                    /*!< PINDIR21 (Bit 21)                                     */
#define GPIO_DIR2_PINDIR21_Msk            (0x200000UL)              /*!< PINDIR21 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR22_Pos            (22UL)                    /*!< PINDIR22 (Bit 22)                                     */
#define GPIO_DIR2_PINDIR22_Msk            (0x400000UL)              /*!< PINDIR22 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR23_Pos            (23UL)                    /*!< PINDIR23 (Bit 23)                                     */
#define GPIO_DIR2_PINDIR23_Msk            (0x800000UL)              /*!< PINDIR23 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR24_Pos            (24UL)                    /*!< PINDIR24 (Bit 24)                                     */
#define GPIO_DIR2_PINDIR24_Msk            (0x1000000UL)             /*!< PINDIR24 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR25_Pos            (25UL)                    /*!< PINDIR25 (Bit 25)                                     */
#define GPIO_DIR2_PINDIR25_Msk            (0x2000000UL)             /*!< PINDIR25 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR26_Pos            (26UL)                    /*!< PINDIR26 (Bit 26)                                     */
#define GPIO_DIR2_PINDIR26_Msk            (0x4000000UL)             /*!< PINDIR26 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR27_Pos            (27UL)                    /*!< PINDIR27 (Bit 27)                                     */
#define GPIO_DIR2_PINDIR27_Msk            (0x8000000UL)             /*!< PINDIR27 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR28_Pos            (28UL)                    /*!< PINDIR28 (Bit 28)                                     */
#define GPIO_DIR2_PINDIR28_Msk            (0x10000000UL)            /*!< PINDIR28 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR29_Pos            (29UL)                    /*!< PINDIR29 (Bit 29)                                     */
#define GPIO_DIR2_PINDIR29_Msk            (0x20000000UL)            /*!< PINDIR29 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR30_Pos            (30UL)                    /*!< PINDIR30 (Bit 30)                                     */
#define GPIO_DIR2_PINDIR30_Msk            (0x40000000UL)            /*!< PINDIR30 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR2_PINDIR31_Pos            (31UL)                    /*!< PINDIR31 (Bit 31)                                     */
#define GPIO_DIR2_PINDIR31_Msk            (0x80000000UL)            /*!< PINDIR31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  DIR3  ========================================================== */
#define GPIO_DIR3_PINDIR0_Pos             (0UL)                     /*!< PINDIR0 (Bit 0)                                       */
#define GPIO_DIR3_PINDIR0_Msk             (0x1UL)                   /*!< PINDIR0 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR3_PINDIR1_Pos             (1UL)                     /*!< PINDIR1 (Bit 1)                                       */
#define GPIO_DIR3_PINDIR1_Msk             (0x2UL)                   /*!< PINDIR1 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR3_PINDIR2_Pos             (2UL)                     /*!< PINDIR2 (Bit 2)                                       */
#define GPIO_DIR3_PINDIR2_Msk             (0x4UL)                   /*!< PINDIR2 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR3_PINDIR3_Pos             (3UL)                     /*!< PINDIR3 (Bit 3)                                       */
#define GPIO_DIR3_PINDIR3_Msk             (0x8UL)                   /*!< PINDIR3 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR3_PINDIR4_Pos             (4UL)                     /*!< PINDIR4 (Bit 4)                                       */
#define GPIO_DIR3_PINDIR4_Msk             (0x10UL)                  /*!< PINDIR4 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR3_PINDIR5_Pos             (5UL)                     /*!< PINDIR5 (Bit 5)                                       */
#define GPIO_DIR3_PINDIR5_Msk             (0x20UL)                  /*!< PINDIR5 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR3_PINDIR6_Pos             (6UL)                     /*!< PINDIR6 (Bit 6)                                       */
#define GPIO_DIR3_PINDIR6_Msk             (0x40UL)                  /*!< PINDIR6 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR3_PINDIR7_Pos             (7UL)                     /*!< PINDIR7 (Bit 7)                                       */
#define GPIO_DIR3_PINDIR7_Msk             (0x80UL)                  /*!< PINDIR7 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR3_PINDIR8_Pos             (8UL)                     /*!< PINDIR8 (Bit 8)                                       */
#define GPIO_DIR3_PINDIR8_Msk             (0x100UL)                 /*!< PINDIR8 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR3_PINDIR9_Pos             (9UL)                     /*!< PINDIR9 (Bit 9)                                       */
#define GPIO_DIR3_PINDIR9_Msk             (0x200UL)                 /*!< PINDIR9 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR3_PINDIR10_Pos            (10UL)                    /*!< PINDIR10 (Bit 10)                                     */
#define GPIO_DIR3_PINDIR10_Msk            (0x400UL)                 /*!< PINDIR10 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR11_Pos            (11UL)                    /*!< PINDIR11 (Bit 11)                                     */
#define GPIO_DIR3_PINDIR11_Msk            (0x800UL)                 /*!< PINDIR11 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR12_Pos            (12UL)                    /*!< PINDIR12 (Bit 12)                                     */
#define GPIO_DIR3_PINDIR12_Msk            (0x1000UL)                /*!< PINDIR12 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR13_Pos            (13UL)                    /*!< PINDIR13 (Bit 13)                                     */
#define GPIO_DIR3_PINDIR13_Msk            (0x2000UL)                /*!< PINDIR13 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR14_Pos            (14UL)                    /*!< PINDIR14 (Bit 14)                                     */
#define GPIO_DIR3_PINDIR14_Msk            (0x4000UL)                /*!< PINDIR14 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR15_Pos            (15UL)                    /*!< PINDIR15 (Bit 15)                                     */
#define GPIO_DIR3_PINDIR15_Msk            (0x8000UL)                /*!< PINDIR15 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR16_Pos            (16UL)                    /*!< PINDIR16 (Bit 16)                                     */
#define GPIO_DIR3_PINDIR16_Msk            (0x10000UL)               /*!< PINDIR16 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR17_Pos            (17UL)                    /*!< PINDIR17 (Bit 17)                                     */
#define GPIO_DIR3_PINDIR17_Msk            (0x20000UL)               /*!< PINDIR17 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR18_Pos            (18UL)                    /*!< PINDIR18 (Bit 18)                                     */
#define GPIO_DIR3_PINDIR18_Msk            (0x40000UL)               /*!< PINDIR18 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR19_Pos            (19UL)                    /*!< PINDIR19 (Bit 19)                                     */
#define GPIO_DIR3_PINDIR19_Msk            (0x80000UL)               /*!< PINDIR19 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR20_Pos            (20UL)                    /*!< PINDIR20 (Bit 20)                                     */
#define GPIO_DIR3_PINDIR20_Msk            (0x100000UL)              /*!< PINDIR20 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR21_Pos            (21UL)                    /*!< PINDIR21 (Bit 21)                                     */
#define GPIO_DIR3_PINDIR21_Msk            (0x200000UL)              /*!< PINDIR21 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR22_Pos            (22UL)                    /*!< PINDIR22 (Bit 22)                                     */
#define GPIO_DIR3_PINDIR22_Msk            (0x400000UL)              /*!< PINDIR22 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR23_Pos            (23UL)                    /*!< PINDIR23 (Bit 23)                                     */
#define GPIO_DIR3_PINDIR23_Msk            (0x800000UL)              /*!< PINDIR23 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR24_Pos            (24UL)                    /*!< PINDIR24 (Bit 24)                                     */
#define GPIO_DIR3_PINDIR24_Msk            (0x1000000UL)             /*!< PINDIR24 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR25_Pos            (25UL)                    /*!< PINDIR25 (Bit 25)                                     */
#define GPIO_DIR3_PINDIR25_Msk            (0x2000000UL)             /*!< PINDIR25 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR26_Pos            (26UL)                    /*!< PINDIR26 (Bit 26)                                     */
#define GPIO_DIR3_PINDIR26_Msk            (0x4000000UL)             /*!< PINDIR26 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR27_Pos            (27UL)                    /*!< PINDIR27 (Bit 27)                                     */
#define GPIO_DIR3_PINDIR27_Msk            (0x8000000UL)             /*!< PINDIR27 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR28_Pos            (28UL)                    /*!< PINDIR28 (Bit 28)                                     */
#define GPIO_DIR3_PINDIR28_Msk            (0x10000000UL)            /*!< PINDIR28 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR29_Pos            (29UL)                    /*!< PINDIR29 (Bit 29)                                     */
#define GPIO_DIR3_PINDIR29_Msk            (0x20000000UL)            /*!< PINDIR29 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR30_Pos            (30UL)                    /*!< PINDIR30 (Bit 30)                                     */
#define GPIO_DIR3_PINDIR30_Msk            (0x40000000UL)            /*!< PINDIR30 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR3_PINDIR31_Pos            (31UL)                    /*!< PINDIR31 (Bit 31)                                     */
#define GPIO_DIR3_PINDIR31_Msk            (0x80000000UL)            /*!< PINDIR31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  DIR4  ========================================================== */
#define GPIO_DIR4_PINDIR0_Pos             (0UL)                     /*!< PINDIR0 (Bit 0)                                       */
#define GPIO_DIR4_PINDIR0_Msk             (0x1UL)                   /*!< PINDIR0 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR4_PINDIR1_Pos             (1UL)                     /*!< PINDIR1 (Bit 1)                                       */
#define GPIO_DIR4_PINDIR1_Msk             (0x2UL)                   /*!< PINDIR1 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR4_PINDIR2_Pos             (2UL)                     /*!< PINDIR2 (Bit 2)                                       */
#define GPIO_DIR4_PINDIR2_Msk             (0x4UL)                   /*!< PINDIR2 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR4_PINDIR3_Pos             (3UL)                     /*!< PINDIR3 (Bit 3)                                       */
#define GPIO_DIR4_PINDIR3_Msk             (0x8UL)                   /*!< PINDIR3 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR4_PINDIR4_Pos             (4UL)                     /*!< PINDIR4 (Bit 4)                                       */
#define GPIO_DIR4_PINDIR4_Msk             (0x10UL)                  /*!< PINDIR4 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR4_PINDIR5_Pos             (5UL)                     /*!< PINDIR5 (Bit 5)                                       */
#define GPIO_DIR4_PINDIR5_Msk             (0x20UL)                  /*!< PINDIR5 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR4_PINDIR6_Pos             (6UL)                     /*!< PINDIR6 (Bit 6)                                       */
#define GPIO_DIR4_PINDIR6_Msk             (0x40UL)                  /*!< PINDIR6 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR4_PINDIR7_Pos             (7UL)                     /*!< PINDIR7 (Bit 7)                                       */
#define GPIO_DIR4_PINDIR7_Msk             (0x80UL)                  /*!< PINDIR7 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR4_PINDIR8_Pos             (8UL)                     /*!< PINDIR8 (Bit 8)                                       */
#define GPIO_DIR4_PINDIR8_Msk             (0x100UL)                 /*!< PINDIR8 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR4_PINDIR9_Pos             (9UL)                     /*!< PINDIR9 (Bit 9)                                       */
#define GPIO_DIR4_PINDIR9_Msk             (0x200UL)                 /*!< PINDIR9 (Bitfield-Mask: 0x01)                         */
#define GPIO_DIR4_PINDIR10_Pos            (10UL)                    /*!< PINDIR10 (Bit 10)                                     */
#define GPIO_DIR4_PINDIR10_Msk            (0x400UL)                 /*!< PINDIR10 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR11_Pos            (11UL)                    /*!< PINDIR11 (Bit 11)                                     */
#define GPIO_DIR4_PINDIR11_Msk            (0x800UL)                 /*!< PINDIR11 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR12_Pos            (12UL)                    /*!< PINDIR12 (Bit 12)                                     */
#define GPIO_DIR4_PINDIR12_Msk            (0x1000UL)                /*!< PINDIR12 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR13_Pos            (13UL)                    /*!< PINDIR13 (Bit 13)                                     */
#define GPIO_DIR4_PINDIR13_Msk            (0x2000UL)                /*!< PINDIR13 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR14_Pos            (14UL)                    /*!< PINDIR14 (Bit 14)                                     */
#define GPIO_DIR4_PINDIR14_Msk            (0x4000UL)                /*!< PINDIR14 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR15_Pos            (15UL)                    /*!< PINDIR15 (Bit 15)                                     */
#define GPIO_DIR4_PINDIR15_Msk            (0x8000UL)                /*!< PINDIR15 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR16_Pos            (16UL)                    /*!< PINDIR16 (Bit 16)                                     */
#define GPIO_DIR4_PINDIR16_Msk            (0x10000UL)               /*!< PINDIR16 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR17_Pos            (17UL)                    /*!< PINDIR17 (Bit 17)                                     */
#define GPIO_DIR4_PINDIR17_Msk            (0x20000UL)               /*!< PINDIR17 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR18_Pos            (18UL)                    /*!< PINDIR18 (Bit 18)                                     */
#define GPIO_DIR4_PINDIR18_Msk            (0x40000UL)               /*!< PINDIR18 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR19_Pos            (19UL)                    /*!< PINDIR19 (Bit 19)                                     */
#define GPIO_DIR4_PINDIR19_Msk            (0x80000UL)               /*!< PINDIR19 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR20_Pos            (20UL)                    /*!< PINDIR20 (Bit 20)                                     */
#define GPIO_DIR4_PINDIR20_Msk            (0x100000UL)              /*!< PINDIR20 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR21_Pos            (21UL)                    /*!< PINDIR21 (Bit 21)                                     */
#define GPIO_DIR4_PINDIR21_Msk            (0x200000UL)              /*!< PINDIR21 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR22_Pos            (22UL)                    /*!< PINDIR22 (Bit 22)                                     */
#define GPIO_DIR4_PINDIR22_Msk            (0x400000UL)              /*!< PINDIR22 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR23_Pos            (23UL)                    /*!< PINDIR23 (Bit 23)                                     */
#define GPIO_DIR4_PINDIR23_Msk            (0x800000UL)              /*!< PINDIR23 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR24_Pos            (24UL)                    /*!< PINDIR24 (Bit 24)                                     */
#define GPIO_DIR4_PINDIR24_Msk            (0x1000000UL)             /*!< PINDIR24 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR25_Pos            (25UL)                    /*!< PINDIR25 (Bit 25)                                     */
#define GPIO_DIR4_PINDIR25_Msk            (0x2000000UL)             /*!< PINDIR25 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR26_Pos            (26UL)                    /*!< PINDIR26 (Bit 26)                                     */
#define GPIO_DIR4_PINDIR26_Msk            (0x4000000UL)             /*!< PINDIR26 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR27_Pos            (27UL)                    /*!< PINDIR27 (Bit 27)                                     */
#define GPIO_DIR4_PINDIR27_Msk            (0x8000000UL)             /*!< PINDIR27 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR28_Pos            (28UL)                    /*!< PINDIR28 (Bit 28)                                     */
#define GPIO_DIR4_PINDIR28_Msk            (0x10000000UL)            /*!< PINDIR28 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR29_Pos            (29UL)                    /*!< PINDIR29 (Bit 29)                                     */
#define GPIO_DIR4_PINDIR29_Msk            (0x20000000UL)            /*!< PINDIR29 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR30_Pos            (30UL)                    /*!< PINDIR30 (Bit 30)                                     */
#define GPIO_DIR4_PINDIR30_Msk            (0x40000000UL)            /*!< PINDIR30 (Bitfield-Mask: 0x01)                        */
#define GPIO_DIR4_PINDIR31_Pos            (31UL)                    /*!< PINDIR31 (Bit 31)                                     */
#define GPIO_DIR4_PINDIR31_Msk            (0x80000000UL)            /*!< PINDIR31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  MASK0  ========================================================= */
#define GPIO_MASK0_PINMASK0_Pos           (0UL)                     /*!< PINMASK0 (Bit 0)                                      */
#define GPIO_MASK0_PINMASK0_Msk           (0x1UL)                   /*!< PINMASK0 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK0_PINMASK1_Pos           (1UL)                     /*!< PINMASK1 (Bit 1)                                      */
#define GPIO_MASK0_PINMASK1_Msk           (0x2UL)                   /*!< PINMASK1 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK0_PINMASK2_Pos           (2UL)                     /*!< PINMASK2 (Bit 2)                                      */
#define GPIO_MASK0_PINMASK2_Msk           (0x4UL)                   /*!< PINMASK2 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK0_PINMASK3_Pos           (3UL)                     /*!< PINMASK3 (Bit 3)                                      */
#define GPIO_MASK0_PINMASK3_Msk           (0x8UL)                   /*!< PINMASK3 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK0_PINMASK4_Pos           (4UL)                     /*!< PINMASK4 (Bit 4)                                      */
#define GPIO_MASK0_PINMASK4_Msk           (0x10UL)                  /*!< PINMASK4 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK0_PINMASK5_Pos           (5UL)                     /*!< PINMASK5 (Bit 5)                                      */
#define GPIO_MASK0_PINMASK5_Msk           (0x20UL)                  /*!< PINMASK5 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK0_PINMASK6_Pos           (6UL)                     /*!< PINMASK6 (Bit 6)                                      */
#define GPIO_MASK0_PINMASK6_Msk           (0x40UL)                  /*!< PINMASK6 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK0_PINMASK7_Pos           (7UL)                     /*!< PINMASK7 (Bit 7)                                      */
#define GPIO_MASK0_PINMASK7_Msk           (0x80UL)                  /*!< PINMASK7 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK0_PINMASK8_Pos           (8UL)                     /*!< PINMASK8 (Bit 8)                                      */
#define GPIO_MASK0_PINMASK8_Msk           (0x100UL)                 /*!< PINMASK8 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK0_PINMASK9_Pos           (9UL)                     /*!< PINMASK9 (Bit 9)                                      */
#define GPIO_MASK0_PINMASK9_Msk           (0x200UL)                 /*!< PINMASK9 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK0_PINMASK10_Pos          (10UL)                    /*!< PINMASK10 (Bit 10)                                    */
#define GPIO_MASK0_PINMASK10_Msk          (0x400UL)                 /*!< PINMASK10 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK11_Pos          (11UL)                    /*!< PINMASK11 (Bit 11)                                    */
#define GPIO_MASK0_PINMASK11_Msk          (0x800UL)                 /*!< PINMASK11 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK12_Pos          (12UL)                    /*!< PINMASK12 (Bit 12)                                    */
#define GPIO_MASK0_PINMASK12_Msk          (0x1000UL)                /*!< PINMASK12 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK13_Pos          (13UL)                    /*!< PINMASK13 (Bit 13)                                    */
#define GPIO_MASK0_PINMASK13_Msk          (0x2000UL)                /*!< PINMASK13 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK14_Pos          (14UL)                    /*!< PINMASK14 (Bit 14)                                    */
#define GPIO_MASK0_PINMASK14_Msk          (0x4000UL)                /*!< PINMASK14 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK15_Pos          (15UL)                    /*!< PINMASK15 (Bit 15)                                    */
#define GPIO_MASK0_PINMASK15_Msk          (0x8000UL)                /*!< PINMASK15 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK16_Pos          (16UL)                    /*!< PINMASK16 (Bit 16)                                    */
#define GPIO_MASK0_PINMASK16_Msk          (0x10000UL)               /*!< PINMASK16 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK17_Pos          (17UL)                    /*!< PINMASK17 (Bit 17)                                    */
#define GPIO_MASK0_PINMASK17_Msk          (0x20000UL)               /*!< PINMASK17 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK18_Pos          (18UL)                    /*!< PINMASK18 (Bit 18)                                    */
#define GPIO_MASK0_PINMASK18_Msk          (0x40000UL)               /*!< PINMASK18 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK19_Pos          (19UL)                    /*!< PINMASK19 (Bit 19)                                    */
#define GPIO_MASK0_PINMASK19_Msk          (0x80000UL)               /*!< PINMASK19 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK20_Pos          (20UL)                    /*!< PINMASK20 (Bit 20)                                    */
#define GPIO_MASK0_PINMASK20_Msk          (0x100000UL)              /*!< PINMASK20 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK21_Pos          (21UL)                    /*!< PINMASK21 (Bit 21)                                    */
#define GPIO_MASK0_PINMASK21_Msk          (0x200000UL)              /*!< PINMASK21 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK22_Pos          (22UL)                    /*!< PINMASK22 (Bit 22)                                    */
#define GPIO_MASK0_PINMASK22_Msk          (0x400000UL)              /*!< PINMASK22 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK23_Pos          (23UL)                    /*!< PINMASK23 (Bit 23)                                    */
#define GPIO_MASK0_PINMASK23_Msk          (0x800000UL)              /*!< PINMASK23 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK24_Pos          (24UL)                    /*!< PINMASK24 (Bit 24)                                    */
#define GPIO_MASK0_PINMASK24_Msk          (0x1000000UL)             /*!< PINMASK24 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK25_Pos          (25UL)                    /*!< PINMASK25 (Bit 25)                                    */
#define GPIO_MASK0_PINMASK25_Msk          (0x2000000UL)             /*!< PINMASK25 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK26_Pos          (26UL)                    /*!< PINMASK26 (Bit 26)                                    */
#define GPIO_MASK0_PINMASK26_Msk          (0x4000000UL)             /*!< PINMASK26 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK27_Pos          (27UL)                    /*!< PINMASK27 (Bit 27)                                    */
#define GPIO_MASK0_PINMASK27_Msk          (0x8000000UL)             /*!< PINMASK27 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK28_Pos          (28UL)                    /*!< PINMASK28 (Bit 28)                                    */
#define GPIO_MASK0_PINMASK28_Msk          (0x10000000UL)            /*!< PINMASK28 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK29_Pos          (29UL)                    /*!< PINMASK29 (Bit 29)                                    */
#define GPIO_MASK0_PINMASK29_Msk          (0x20000000UL)            /*!< PINMASK29 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK30_Pos          (30UL)                    /*!< PINMASK30 (Bit 30)                                    */
#define GPIO_MASK0_PINMASK30_Msk          (0x40000000UL)            /*!< PINMASK30 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK0_PINMASK31_Pos          (31UL)                    /*!< PINMASK31 (Bit 31)                                    */
#define GPIO_MASK0_PINMASK31_Msk          (0x80000000UL)            /*!< PINMASK31 (Bitfield-Mask: 0x01)                       */
/* =========================================================  MASK1  ========================================================= */
#define GPIO_MASK1_PINMASK0_Pos           (0UL)                     /*!< PINMASK0 (Bit 0)                                      */
#define GPIO_MASK1_PINMASK0_Msk           (0x1UL)                   /*!< PINMASK0 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK1_PINMASK1_Pos           (1UL)                     /*!< PINMASK1 (Bit 1)                                      */
#define GPIO_MASK1_PINMASK1_Msk           (0x2UL)                   /*!< PINMASK1 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK1_PINMASK2_Pos           (2UL)                     /*!< PINMASK2 (Bit 2)                                      */
#define GPIO_MASK1_PINMASK2_Msk           (0x4UL)                   /*!< PINMASK2 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK1_PINMASK3_Pos           (3UL)                     /*!< PINMASK3 (Bit 3)                                      */
#define GPIO_MASK1_PINMASK3_Msk           (0x8UL)                   /*!< PINMASK3 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK1_PINMASK4_Pos           (4UL)                     /*!< PINMASK4 (Bit 4)                                      */
#define GPIO_MASK1_PINMASK4_Msk           (0x10UL)                  /*!< PINMASK4 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK1_PINMASK5_Pos           (5UL)                     /*!< PINMASK5 (Bit 5)                                      */
#define GPIO_MASK1_PINMASK5_Msk           (0x20UL)                  /*!< PINMASK5 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK1_PINMASK6_Pos           (6UL)                     /*!< PINMASK6 (Bit 6)                                      */
#define GPIO_MASK1_PINMASK6_Msk           (0x40UL)                  /*!< PINMASK6 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK1_PINMASK7_Pos           (7UL)                     /*!< PINMASK7 (Bit 7)                                      */
#define GPIO_MASK1_PINMASK7_Msk           (0x80UL)                  /*!< PINMASK7 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK1_PINMASK8_Pos           (8UL)                     /*!< PINMASK8 (Bit 8)                                      */
#define GPIO_MASK1_PINMASK8_Msk           (0x100UL)                 /*!< PINMASK8 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK1_PINMASK9_Pos           (9UL)                     /*!< PINMASK9 (Bit 9)                                      */
#define GPIO_MASK1_PINMASK9_Msk           (0x200UL)                 /*!< PINMASK9 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK1_PINMASK10_Pos          (10UL)                    /*!< PINMASK10 (Bit 10)                                    */
#define GPIO_MASK1_PINMASK10_Msk          (0x400UL)                 /*!< PINMASK10 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK11_Pos          (11UL)                    /*!< PINMASK11 (Bit 11)                                    */
#define GPIO_MASK1_PINMASK11_Msk          (0x800UL)                 /*!< PINMASK11 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK12_Pos          (12UL)                    /*!< PINMASK12 (Bit 12)                                    */
#define GPIO_MASK1_PINMASK12_Msk          (0x1000UL)                /*!< PINMASK12 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK13_Pos          (13UL)                    /*!< PINMASK13 (Bit 13)                                    */
#define GPIO_MASK1_PINMASK13_Msk          (0x2000UL)                /*!< PINMASK13 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK14_Pos          (14UL)                    /*!< PINMASK14 (Bit 14)                                    */
#define GPIO_MASK1_PINMASK14_Msk          (0x4000UL)                /*!< PINMASK14 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK15_Pos          (15UL)                    /*!< PINMASK15 (Bit 15)                                    */
#define GPIO_MASK1_PINMASK15_Msk          (0x8000UL)                /*!< PINMASK15 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK16_Pos          (16UL)                    /*!< PINMASK16 (Bit 16)                                    */
#define GPIO_MASK1_PINMASK16_Msk          (0x10000UL)               /*!< PINMASK16 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK17_Pos          (17UL)                    /*!< PINMASK17 (Bit 17)                                    */
#define GPIO_MASK1_PINMASK17_Msk          (0x20000UL)               /*!< PINMASK17 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK18_Pos          (18UL)                    /*!< PINMASK18 (Bit 18)                                    */
#define GPIO_MASK1_PINMASK18_Msk          (0x40000UL)               /*!< PINMASK18 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK19_Pos          (19UL)                    /*!< PINMASK19 (Bit 19)                                    */
#define GPIO_MASK1_PINMASK19_Msk          (0x80000UL)               /*!< PINMASK19 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK20_Pos          (20UL)                    /*!< PINMASK20 (Bit 20)                                    */
#define GPIO_MASK1_PINMASK20_Msk          (0x100000UL)              /*!< PINMASK20 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK21_Pos          (21UL)                    /*!< PINMASK21 (Bit 21)                                    */
#define GPIO_MASK1_PINMASK21_Msk          (0x200000UL)              /*!< PINMASK21 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK22_Pos          (22UL)                    /*!< PINMASK22 (Bit 22)                                    */
#define GPIO_MASK1_PINMASK22_Msk          (0x400000UL)              /*!< PINMASK22 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK23_Pos          (23UL)                    /*!< PINMASK23 (Bit 23)                                    */
#define GPIO_MASK1_PINMASK23_Msk          (0x800000UL)              /*!< PINMASK23 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK24_Pos          (24UL)                    /*!< PINMASK24 (Bit 24)                                    */
#define GPIO_MASK1_PINMASK24_Msk          (0x1000000UL)             /*!< PINMASK24 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK25_Pos          (25UL)                    /*!< PINMASK25 (Bit 25)                                    */
#define GPIO_MASK1_PINMASK25_Msk          (0x2000000UL)             /*!< PINMASK25 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK26_Pos          (26UL)                    /*!< PINMASK26 (Bit 26)                                    */
#define GPIO_MASK1_PINMASK26_Msk          (0x4000000UL)             /*!< PINMASK26 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK27_Pos          (27UL)                    /*!< PINMASK27 (Bit 27)                                    */
#define GPIO_MASK1_PINMASK27_Msk          (0x8000000UL)             /*!< PINMASK27 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK28_Pos          (28UL)                    /*!< PINMASK28 (Bit 28)                                    */
#define GPIO_MASK1_PINMASK28_Msk          (0x10000000UL)            /*!< PINMASK28 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK29_Pos          (29UL)                    /*!< PINMASK29 (Bit 29)                                    */
#define GPIO_MASK1_PINMASK29_Msk          (0x20000000UL)            /*!< PINMASK29 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK30_Pos          (30UL)                    /*!< PINMASK30 (Bit 30)                                    */
#define GPIO_MASK1_PINMASK30_Msk          (0x40000000UL)            /*!< PINMASK30 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK1_PINMASK31_Pos          (31UL)                    /*!< PINMASK31 (Bit 31)                                    */
#define GPIO_MASK1_PINMASK31_Msk          (0x80000000UL)            /*!< PINMASK31 (Bitfield-Mask: 0x01)                       */
/* =========================================================  MASK2  ========================================================= */
#define GPIO_MASK2_PINMASK0_Pos           (0UL)                     /*!< PINMASK0 (Bit 0)                                      */
#define GPIO_MASK2_PINMASK0_Msk           (0x1UL)                   /*!< PINMASK0 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK2_PINMASK1_Pos           (1UL)                     /*!< PINMASK1 (Bit 1)                                      */
#define GPIO_MASK2_PINMASK1_Msk           (0x2UL)                   /*!< PINMASK1 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK2_PINMASK2_Pos           (2UL)                     /*!< PINMASK2 (Bit 2)                                      */
#define GPIO_MASK2_PINMASK2_Msk           (0x4UL)                   /*!< PINMASK2 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK2_PINMASK3_Pos           (3UL)                     /*!< PINMASK3 (Bit 3)                                      */
#define GPIO_MASK2_PINMASK3_Msk           (0x8UL)                   /*!< PINMASK3 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK2_PINMASK4_Pos           (4UL)                     /*!< PINMASK4 (Bit 4)                                      */
#define GPIO_MASK2_PINMASK4_Msk           (0x10UL)                  /*!< PINMASK4 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK2_PINMASK5_Pos           (5UL)                     /*!< PINMASK5 (Bit 5)                                      */
#define GPIO_MASK2_PINMASK5_Msk           (0x20UL)                  /*!< PINMASK5 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK2_PINMASK6_Pos           (6UL)                     /*!< PINMASK6 (Bit 6)                                      */
#define GPIO_MASK2_PINMASK6_Msk           (0x40UL)                  /*!< PINMASK6 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK2_PINMASK7_Pos           (7UL)                     /*!< PINMASK7 (Bit 7)                                      */
#define GPIO_MASK2_PINMASK7_Msk           (0x80UL)                  /*!< PINMASK7 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK2_PINMASK8_Pos           (8UL)                     /*!< PINMASK8 (Bit 8)                                      */
#define GPIO_MASK2_PINMASK8_Msk           (0x100UL)                 /*!< PINMASK8 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK2_PINMASK9_Pos           (9UL)                     /*!< PINMASK9 (Bit 9)                                      */
#define GPIO_MASK2_PINMASK9_Msk           (0x200UL)                 /*!< PINMASK9 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK2_PINMASK10_Pos          (10UL)                    /*!< PINMASK10 (Bit 10)                                    */
#define GPIO_MASK2_PINMASK10_Msk          (0x400UL)                 /*!< PINMASK10 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK11_Pos          (11UL)                    /*!< PINMASK11 (Bit 11)                                    */
#define GPIO_MASK2_PINMASK11_Msk          (0x800UL)                 /*!< PINMASK11 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK12_Pos          (12UL)                    /*!< PINMASK12 (Bit 12)                                    */
#define GPIO_MASK2_PINMASK12_Msk          (0x1000UL)                /*!< PINMASK12 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK13_Pos          (13UL)                    /*!< PINMASK13 (Bit 13)                                    */
#define GPIO_MASK2_PINMASK13_Msk          (0x2000UL)                /*!< PINMASK13 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK14_Pos          (14UL)                    /*!< PINMASK14 (Bit 14)                                    */
#define GPIO_MASK2_PINMASK14_Msk          (0x4000UL)                /*!< PINMASK14 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK15_Pos          (15UL)                    /*!< PINMASK15 (Bit 15)                                    */
#define GPIO_MASK2_PINMASK15_Msk          (0x8000UL)                /*!< PINMASK15 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK16_Pos          (16UL)                    /*!< PINMASK16 (Bit 16)                                    */
#define GPIO_MASK2_PINMASK16_Msk          (0x10000UL)               /*!< PINMASK16 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK17_Pos          (17UL)                    /*!< PINMASK17 (Bit 17)                                    */
#define GPIO_MASK2_PINMASK17_Msk          (0x20000UL)               /*!< PINMASK17 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK18_Pos          (18UL)                    /*!< PINMASK18 (Bit 18)                                    */
#define GPIO_MASK2_PINMASK18_Msk          (0x40000UL)               /*!< PINMASK18 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK19_Pos          (19UL)                    /*!< PINMASK19 (Bit 19)                                    */
#define GPIO_MASK2_PINMASK19_Msk          (0x80000UL)               /*!< PINMASK19 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK20_Pos          (20UL)                    /*!< PINMASK20 (Bit 20)                                    */
#define GPIO_MASK2_PINMASK20_Msk          (0x100000UL)              /*!< PINMASK20 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK21_Pos          (21UL)                    /*!< PINMASK21 (Bit 21)                                    */
#define GPIO_MASK2_PINMASK21_Msk          (0x200000UL)              /*!< PINMASK21 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK22_Pos          (22UL)                    /*!< PINMASK22 (Bit 22)                                    */
#define GPIO_MASK2_PINMASK22_Msk          (0x400000UL)              /*!< PINMASK22 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK23_Pos          (23UL)                    /*!< PINMASK23 (Bit 23)                                    */
#define GPIO_MASK2_PINMASK23_Msk          (0x800000UL)              /*!< PINMASK23 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK24_Pos          (24UL)                    /*!< PINMASK24 (Bit 24)                                    */
#define GPIO_MASK2_PINMASK24_Msk          (0x1000000UL)             /*!< PINMASK24 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK25_Pos          (25UL)                    /*!< PINMASK25 (Bit 25)                                    */
#define GPIO_MASK2_PINMASK25_Msk          (0x2000000UL)             /*!< PINMASK25 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK26_Pos          (26UL)                    /*!< PINMASK26 (Bit 26)                                    */
#define GPIO_MASK2_PINMASK26_Msk          (0x4000000UL)             /*!< PINMASK26 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK27_Pos          (27UL)                    /*!< PINMASK27 (Bit 27)                                    */
#define GPIO_MASK2_PINMASK27_Msk          (0x8000000UL)             /*!< PINMASK27 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK28_Pos          (28UL)                    /*!< PINMASK28 (Bit 28)                                    */
#define GPIO_MASK2_PINMASK28_Msk          (0x10000000UL)            /*!< PINMASK28 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK29_Pos          (29UL)                    /*!< PINMASK29 (Bit 29)                                    */
#define GPIO_MASK2_PINMASK29_Msk          (0x20000000UL)            /*!< PINMASK29 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK30_Pos          (30UL)                    /*!< PINMASK30 (Bit 30)                                    */
#define GPIO_MASK2_PINMASK30_Msk          (0x40000000UL)            /*!< PINMASK30 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK2_PINMASK31_Pos          (31UL)                    /*!< PINMASK31 (Bit 31)                                    */
#define GPIO_MASK2_PINMASK31_Msk          (0x80000000UL)            /*!< PINMASK31 (Bitfield-Mask: 0x01)                       */
/* =========================================================  MASK3  ========================================================= */
#define GPIO_MASK3_PINMASK0_Pos           (0UL)                     /*!< PINMASK0 (Bit 0)                                      */
#define GPIO_MASK3_PINMASK0_Msk           (0x1UL)                   /*!< PINMASK0 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK3_PINMASK1_Pos           (1UL)                     /*!< PINMASK1 (Bit 1)                                      */
#define GPIO_MASK3_PINMASK1_Msk           (0x2UL)                   /*!< PINMASK1 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK3_PINMASK2_Pos           (2UL)                     /*!< PINMASK2 (Bit 2)                                      */
#define GPIO_MASK3_PINMASK2_Msk           (0x4UL)                   /*!< PINMASK2 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK3_PINMASK3_Pos           (3UL)                     /*!< PINMASK3 (Bit 3)                                      */
#define GPIO_MASK3_PINMASK3_Msk           (0x8UL)                   /*!< PINMASK3 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK3_PINMASK4_Pos           (4UL)                     /*!< PINMASK4 (Bit 4)                                      */
#define GPIO_MASK3_PINMASK4_Msk           (0x10UL)                  /*!< PINMASK4 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK3_PINMASK5_Pos           (5UL)                     /*!< PINMASK5 (Bit 5)                                      */
#define GPIO_MASK3_PINMASK5_Msk           (0x20UL)                  /*!< PINMASK5 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK3_PINMASK6_Pos           (6UL)                     /*!< PINMASK6 (Bit 6)                                      */
#define GPIO_MASK3_PINMASK6_Msk           (0x40UL)                  /*!< PINMASK6 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK3_PINMASK7_Pos           (7UL)                     /*!< PINMASK7 (Bit 7)                                      */
#define GPIO_MASK3_PINMASK7_Msk           (0x80UL)                  /*!< PINMASK7 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK3_PINMASK8_Pos           (8UL)                     /*!< PINMASK8 (Bit 8)                                      */
#define GPIO_MASK3_PINMASK8_Msk           (0x100UL)                 /*!< PINMASK8 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK3_PINMASK9_Pos           (9UL)                     /*!< PINMASK9 (Bit 9)                                      */
#define GPIO_MASK3_PINMASK9_Msk           (0x200UL)                 /*!< PINMASK9 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK3_PINMASK10_Pos          (10UL)                    /*!< PINMASK10 (Bit 10)                                    */
#define GPIO_MASK3_PINMASK10_Msk          (0x400UL)                 /*!< PINMASK10 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK11_Pos          (11UL)                    /*!< PINMASK11 (Bit 11)                                    */
#define GPIO_MASK3_PINMASK11_Msk          (0x800UL)                 /*!< PINMASK11 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK12_Pos          (12UL)                    /*!< PINMASK12 (Bit 12)                                    */
#define GPIO_MASK3_PINMASK12_Msk          (0x1000UL)                /*!< PINMASK12 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK13_Pos          (13UL)                    /*!< PINMASK13 (Bit 13)                                    */
#define GPIO_MASK3_PINMASK13_Msk          (0x2000UL)                /*!< PINMASK13 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK14_Pos          (14UL)                    /*!< PINMASK14 (Bit 14)                                    */
#define GPIO_MASK3_PINMASK14_Msk          (0x4000UL)                /*!< PINMASK14 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK15_Pos          (15UL)                    /*!< PINMASK15 (Bit 15)                                    */
#define GPIO_MASK3_PINMASK15_Msk          (0x8000UL)                /*!< PINMASK15 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK16_Pos          (16UL)                    /*!< PINMASK16 (Bit 16)                                    */
#define GPIO_MASK3_PINMASK16_Msk          (0x10000UL)               /*!< PINMASK16 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK17_Pos          (17UL)                    /*!< PINMASK17 (Bit 17)                                    */
#define GPIO_MASK3_PINMASK17_Msk          (0x20000UL)               /*!< PINMASK17 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK18_Pos          (18UL)                    /*!< PINMASK18 (Bit 18)                                    */
#define GPIO_MASK3_PINMASK18_Msk          (0x40000UL)               /*!< PINMASK18 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK19_Pos          (19UL)                    /*!< PINMASK19 (Bit 19)                                    */
#define GPIO_MASK3_PINMASK19_Msk          (0x80000UL)               /*!< PINMASK19 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK20_Pos          (20UL)                    /*!< PINMASK20 (Bit 20)                                    */
#define GPIO_MASK3_PINMASK20_Msk          (0x100000UL)              /*!< PINMASK20 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK21_Pos          (21UL)                    /*!< PINMASK21 (Bit 21)                                    */
#define GPIO_MASK3_PINMASK21_Msk          (0x200000UL)              /*!< PINMASK21 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK22_Pos          (22UL)                    /*!< PINMASK22 (Bit 22)                                    */
#define GPIO_MASK3_PINMASK22_Msk          (0x400000UL)              /*!< PINMASK22 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK23_Pos          (23UL)                    /*!< PINMASK23 (Bit 23)                                    */
#define GPIO_MASK3_PINMASK23_Msk          (0x800000UL)              /*!< PINMASK23 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK24_Pos          (24UL)                    /*!< PINMASK24 (Bit 24)                                    */
#define GPIO_MASK3_PINMASK24_Msk          (0x1000000UL)             /*!< PINMASK24 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK25_Pos          (25UL)                    /*!< PINMASK25 (Bit 25)                                    */
#define GPIO_MASK3_PINMASK25_Msk          (0x2000000UL)             /*!< PINMASK25 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK26_Pos          (26UL)                    /*!< PINMASK26 (Bit 26)                                    */
#define GPIO_MASK3_PINMASK26_Msk          (0x4000000UL)             /*!< PINMASK26 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK27_Pos          (27UL)                    /*!< PINMASK27 (Bit 27)                                    */
#define GPIO_MASK3_PINMASK27_Msk          (0x8000000UL)             /*!< PINMASK27 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK28_Pos          (28UL)                    /*!< PINMASK28 (Bit 28)                                    */
#define GPIO_MASK3_PINMASK28_Msk          (0x10000000UL)            /*!< PINMASK28 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK29_Pos          (29UL)                    /*!< PINMASK29 (Bit 29)                                    */
#define GPIO_MASK3_PINMASK29_Msk          (0x20000000UL)            /*!< PINMASK29 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK30_Pos          (30UL)                    /*!< PINMASK30 (Bit 30)                                    */
#define GPIO_MASK3_PINMASK30_Msk          (0x40000000UL)            /*!< PINMASK30 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK3_PINMASK31_Pos          (31UL)                    /*!< PINMASK31 (Bit 31)                                    */
#define GPIO_MASK3_PINMASK31_Msk          (0x80000000UL)            /*!< PINMASK31 (Bitfield-Mask: 0x01)                       */
/* =========================================================  MASK4  ========================================================= */
#define GPIO_MASK4_PINMASK0_Pos           (0UL)                     /*!< PINMASK0 (Bit 0)                                      */
#define GPIO_MASK4_PINMASK0_Msk           (0x1UL)                   /*!< PINMASK0 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK4_PINMASK1_Pos           (1UL)                     /*!< PINMASK1 (Bit 1)                                      */
#define GPIO_MASK4_PINMASK1_Msk           (0x2UL)                   /*!< PINMASK1 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK4_PINMASK2_Pos           (2UL)                     /*!< PINMASK2 (Bit 2)                                      */
#define GPIO_MASK4_PINMASK2_Msk           (0x4UL)                   /*!< PINMASK2 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK4_PINMASK3_Pos           (3UL)                     /*!< PINMASK3 (Bit 3)                                      */
#define GPIO_MASK4_PINMASK3_Msk           (0x8UL)                   /*!< PINMASK3 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK4_PINMASK4_Pos           (4UL)                     /*!< PINMASK4 (Bit 4)                                      */
#define GPIO_MASK4_PINMASK4_Msk           (0x10UL)                  /*!< PINMASK4 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK4_PINMASK5_Pos           (5UL)                     /*!< PINMASK5 (Bit 5)                                      */
#define GPIO_MASK4_PINMASK5_Msk           (0x20UL)                  /*!< PINMASK5 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK4_PINMASK6_Pos           (6UL)                     /*!< PINMASK6 (Bit 6)                                      */
#define GPIO_MASK4_PINMASK6_Msk           (0x40UL)                  /*!< PINMASK6 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK4_PINMASK7_Pos           (7UL)                     /*!< PINMASK7 (Bit 7)                                      */
#define GPIO_MASK4_PINMASK7_Msk           (0x80UL)                  /*!< PINMASK7 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK4_PINMASK8_Pos           (8UL)                     /*!< PINMASK8 (Bit 8)                                      */
#define GPIO_MASK4_PINMASK8_Msk           (0x100UL)                 /*!< PINMASK8 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK4_PINMASK9_Pos           (9UL)                     /*!< PINMASK9 (Bit 9)                                      */
#define GPIO_MASK4_PINMASK9_Msk           (0x200UL)                 /*!< PINMASK9 (Bitfield-Mask: 0x01)                        */
#define GPIO_MASK4_PINMASK10_Pos          (10UL)                    /*!< PINMASK10 (Bit 10)                                    */
#define GPIO_MASK4_PINMASK10_Msk          (0x400UL)                 /*!< PINMASK10 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK11_Pos          (11UL)                    /*!< PINMASK11 (Bit 11)                                    */
#define GPIO_MASK4_PINMASK11_Msk          (0x800UL)                 /*!< PINMASK11 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK12_Pos          (12UL)                    /*!< PINMASK12 (Bit 12)                                    */
#define GPIO_MASK4_PINMASK12_Msk          (0x1000UL)                /*!< PINMASK12 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK13_Pos          (13UL)                    /*!< PINMASK13 (Bit 13)                                    */
#define GPIO_MASK4_PINMASK13_Msk          (0x2000UL)                /*!< PINMASK13 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK14_Pos          (14UL)                    /*!< PINMASK14 (Bit 14)                                    */
#define GPIO_MASK4_PINMASK14_Msk          (0x4000UL)                /*!< PINMASK14 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK15_Pos          (15UL)                    /*!< PINMASK15 (Bit 15)                                    */
#define GPIO_MASK4_PINMASK15_Msk          (0x8000UL)                /*!< PINMASK15 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK16_Pos          (16UL)                    /*!< PINMASK16 (Bit 16)                                    */
#define GPIO_MASK4_PINMASK16_Msk          (0x10000UL)               /*!< PINMASK16 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK17_Pos          (17UL)                    /*!< PINMASK17 (Bit 17)                                    */
#define GPIO_MASK4_PINMASK17_Msk          (0x20000UL)               /*!< PINMASK17 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK18_Pos          (18UL)                    /*!< PINMASK18 (Bit 18)                                    */
#define GPIO_MASK4_PINMASK18_Msk          (0x40000UL)               /*!< PINMASK18 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK19_Pos          (19UL)                    /*!< PINMASK19 (Bit 19)                                    */
#define GPIO_MASK4_PINMASK19_Msk          (0x80000UL)               /*!< PINMASK19 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK20_Pos          (20UL)                    /*!< PINMASK20 (Bit 20)                                    */
#define GPIO_MASK4_PINMASK20_Msk          (0x100000UL)              /*!< PINMASK20 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK21_Pos          (21UL)                    /*!< PINMASK21 (Bit 21)                                    */
#define GPIO_MASK4_PINMASK21_Msk          (0x200000UL)              /*!< PINMASK21 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK22_Pos          (22UL)                    /*!< PINMASK22 (Bit 22)                                    */
#define GPIO_MASK4_PINMASK22_Msk          (0x400000UL)              /*!< PINMASK22 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK23_Pos          (23UL)                    /*!< PINMASK23 (Bit 23)                                    */
#define GPIO_MASK4_PINMASK23_Msk          (0x800000UL)              /*!< PINMASK23 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK24_Pos          (24UL)                    /*!< PINMASK24 (Bit 24)                                    */
#define GPIO_MASK4_PINMASK24_Msk          (0x1000000UL)             /*!< PINMASK24 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK25_Pos          (25UL)                    /*!< PINMASK25 (Bit 25)                                    */
#define GPIO_MASK4_PINMASK25_Msk          (0x2000000UL)             /*!< PINMASK25 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK26_Pos          (26UL)                    /*!< PINMASK26 (Bit 26)                                    */
#define GPIO_MASK4_PINMASK26_Msk          (0x4000000UL)             /*!< PINMASK26 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK27_Pos          (27UL)                    /*!< PINMASK27 (Bit 27)                                    */
#define GPIO_MASK4_PINMASK27_Msk          (0x8000000UL)             /*!< PINMASK27 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK28_Pos          (28UL)                    /*!< PINMASK28 (Bit 28)                                    */
#define GPIO_MASK4_PINMASK28_Msk          (0x10000000UL)            /*!< PINMASK28 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK29_Pos          (29UL)                    /*!< PINMASK29 (Bit 29)                                    */
#define GPIO_MASK4_PINMASK29_Msk          (0x20000000UL)            /*!< PINMASK29 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK30_Pos          (30UL)                    /*!< PINMASK30 (Bit 30)                                    */
#define GPIO_MASK4_PINMASK30_Msk          (0x40000000UL)            /*!< PINMASK30 (Bitfield-Mask: 0x01)                       */
#define GPIO_MASK4_PINMASK31_Pos          (31UL)                    /*!< PINMASK31 (Bit 31)                                    */
#define GPIO_MASK4_PINMASK31_Msk          (0x80000000UL)            /*!< PINMASK31 (Bitfield-Mask: 0x01)                       */
/* =========================================================  PIN0  ========================================================== */
#define GPIO_PIN0_PINVAL0_Pos             (0UL)                     /*!< PINVAL0 (Bit 0)                                       */
#define GPIO_PIN0_PINVAL0_Msk             (0x1UL)                   /*!< PINVAL0 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN0_PINVAL1_Pos             (1UL)                     /*!< PINVAL1 (Bit 1)                                       */
#define GPIO_PIN0_PINVAL1_Msk             (0x2UL)                   /*!< PINVAL1 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN0_PINVAL2_Pos             (2UL)                     /*!< PINVAL2 (Bit 2)                                       */
#define GPIO_PIN0_PINVAL2_Msk             (0x4UL)                   /*!< PINVAL2 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN0_PINVAL3_Pos             (3UL)                     /*!< PINVAL3 (Bit 3)                                       */
#define GPIO_PIN0_PINVAL3_Msk             (0x8UL)                   /*!< PINVAL3 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN0_PINVAL4_Pos             (4UL)                     /*!< PINVAL4 (Bit 4)                                       */
#define GPIO_PIN0_PINVAL4_Msk             (0x10UL)                  /*!< PINVAL4 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN0_PINVAL5_Pos             (5UL)                     /*!< PINVAL5 (Bit 5)                                       */
#define GPIO_PIN0_PINVAL5_Msk             (0x20UL)                  /*!< PINVAL5 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN0_PINVAL6_Pos             (6UL)                     /*!< PINVAL6 (Bit 6)                                       */
#define GPIO_PIN0_PINVAL6_Msk             (0x40UL)                  /*!< PINVAL6 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN0_PINVAL7_Pos             (7UL)                     /*!< PINVAL7 (Bit 7)                                       */
#define GPIO_PIN0_PINVAL7_Msk             (0x80UL)                  /*!< PINVAL7 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN0_PINVAL8_Pos             (8UL)                     /*!< PINVAL8 (Bit 8)                                       */
#define GPIO_PIN0_PINVAL8_Msk             (0x100UL)                 /*!< PINVAL8 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN0_PINVAL9_Pos             (9UL)                     /*!< PINVAL9 (Bit 9)                                       */
#define GPIO_PIN0_PINVAL9_Msk             (0x200UL)                 /*!< PINVAL9 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN0_PINVAL10_Pos            (10UL)                    /*!< PINVAL10 (Bit 10)                                     */
#define GPIO_PIN0_PINVAL10_Msk            (0x400UL)                 /*!< PINVAL10 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL11_Pos            (11UL)                    /*!< PINVAL11 (Bit 11)                                     */
#define GPIO_PIN0_PINVAL11_Msk            (0x800UL)                 /*!< PINVAL11 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL12_Pos            (12UL)                    /*!< PINVAL12 (Bit 12)                                     */
#define GPIO_PIN0_PINVAL12_Msk            (0x1000UL)                /*!< PINVAL12 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL13_Pos            (13UL)                    /*!< PINVAL13 (Bit 13)                                     */
#define GPIO_PIN0_PINVAL13_Msk            (0x2000UL)                /*!< PINVAL13 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL14_Pos            (14UL)                    /*!< PINVAL14 (Bit 14)                                     */
#define GPIO_PIN0_PINVAL14_Msk            (0x4000UL)                /*!< PINVAL14 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL15_Pos            (15UL)                    /*!< PINVAL15 (Bit 15)                                     */
#define GPIO_PIN0_PINVAL15_Msk            (0x8000UL)                /*!< PINVAL15 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL16_Pos            (16UL)                    /*!< PINVAL16 (Bit 16)                                     */
#define GPIO_PIN0_PINVAL16_Msk            (0x10000UL)               /*!< PINVAL16 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL17_Pos            (17UL)                    /*!< PINVAL17 (Bit 17)                                     */
#define GPIO_PIN0_PINVAL17_Msk            (0x20000UL)               /*!< PINVAL17 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL18_Pos            (18UL)                    /*!< PINVAL18 (Bit 18)                                     */
#define GPIO_PIN0_PINVAL18_Msk            (0x40000UL)               /*!< PINVAL18 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL19_Pos            (19UL)                    /*!< PINVAL19 (Bit 19)                                     */
#define GPIO_PIN0_PINVAL19_Msk            (0x80000UL)               /*!< PINVAL19 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL20_Pos            (20UL)                    /*!< PINVAL20 (Bit 20)                                     */
#define GPIO_PIN0_PINVAL20_Msk            (0x100000UL)              /*!< PINVAL20 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL21_Pos            (21UL)                    /*!< PINVAL21 (Bit 21)                                     */
#define GPIO_PIN0_PINVAL21_Msk            (0x200000UL)              /*!< PINVAL21 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL22_Pos            (22UL)                    /*!< PINVAL22 (Bit 22)                                     */
#define GPIO_PIN0_PINVAL22_Msk            (0x400000UL)              /*!< PINVAL22 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL23_Pos            (23UL)                    /*!< PINVAL23 (Bit 23)                                     */
#define GPIO_PIN0_PINVAL23_Msk            (0x800000UL)              /*!< PINVAL23 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL24_Pos            (24UL)                    /*!< PINVAL24 (Bit 24)                                     */
#define GPIO_PIN0_PINVAL24_Msk            (0x1000000UL)             /*!< PINVAL24 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL25_Pos            (25UL)                    /*!< PINVAL25 (Bit 25)                                     */
#define GPIO_PIN0_PINVAL25_Msk            (0x2000000UL)             /*!< PINVAL25 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL26_Pos            (26UL)                    /*!< PINVAL26 (Bit 26)                                     */
#define GPIO_PIN0_PINVAL26_Msk            (0x4000000UL)             /*!< PINVAL26 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL27_Pos            (27UL)                    /*!< PINVAL27 (Bit 27)                                     */
#define GPIO_PIN0_PINVAL27_Msk            (0x8000000UL)             /*!< PINVAL27 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL28_Pos            (28UL)                    /*!< PINVAL28 (Bit 28)                                     */
#define GPIO_PIN0_PINVAL28_Msk            (0x10000000UL)            /*!< PINVAL28 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL29_Pos            (29UL)                    /*!< PINVAL29 (Bit 29)                                     */
#define GPIO_PIN0_PINVAL29_Msk            (0x20000000UL)            /*!< PINVAL29 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL30_Pos            (30UL)                    /*!< PINVAL30 (Bit 30)                                     */
#define GPIO_PIN0_PINVAL30_Msk            (0x40000000UL)            /*!< PINVAL30 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN0_PINVAL31_Pos            (31UL)                    /*!< PINVAL31 (Bit 31)                                     */
#define GPIO_PIN0_PINVAL31_Msk            (0x80000000UL)            /*!< PINVAL31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  PIN1  ========================================================== */
#define GPIO_PIN1_PINVAL0_Pos             (0UL)                     /*!< PINVAL0 (Bit 0)                                       */
#define GPIO_PIN1_PINVAL0_Msk             (0x1UL)                   /*!< PINVAL0 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN1_PINVAL1_Pos             (1UL)                     /*!< PINVAL1 (Bit 1)                                       */
#define GPIO_PIN1_PINVAL1_Msk             (0x2UL)                   /*!< PINVAL1 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN1_PINVAL2_Pos             (2UL)                     /*!< PINVAL2 (Bit 2)                                       */
#define GPIO_PIN1_PINVAL2_Msk             (0x4UL)                   /*!< PINVAL2 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN1_PINVAL3_Pos             (3UL)                     /*!< PINVAL3 (Bit 3)                                       */
#define GPIO_PIN1_PINVAL3_Msk             (0x8UL)                   /*!< PINVAL3 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN1_PINVAL4_Pos             (4UL)                     /*!< PINVAL4 (Bit 4)                                       */
#define GPIO_PIN1_PINVAL4_Msk             (0x10UL)                  /*!< PINVAL4 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN1_PINVAL5_Pos             (5UL)                     /*!< PINVAL5 (Bit 5)                                       */
#define GPIO_PIN1_PINVAL5_Msk             (0x20UL)                  /*!< PINVAL5 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN1_PINVAL6_Pos             (6UL)                     /*!< PINVAL6 (Bit 6)                                       */
#define GPIO_PIN1_PINVAL6_Msk             (0x40UL)                  /*!< PINVAL6 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN1_PINVAL7_Pos             (7UL)                     /*!< PINVAL7 (Bit 7)                                       */
#define GPIO_PIN1_PINVAL7_Msk             (0x80UL)                  /*!< PINVAL7 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN1_PINVAL8_Pos             (8UL)                     /*!< PINVAL8 (Bit 8)                                       */
#define GPIO_PIN1_PINVAL8_Msk             (0x100UL)                 /*!< PINVAL8 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN1_PINVAL9_Pos             (9UL)                     /*!< PINVAL9 (Bit 9)                                       */
#define GPIO_PIN1_PINVAL9_Msk             (0x200UL)                 /*!< PINVAL9 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN1_PINVAL10_Pos            (10UL)                    /*!< PINVAL10 (Bit 10)                                     */
#define GPIO_PIN1_PINVAL10_Msk            (0x400UL)                 /*!< PINVAL10 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL11_Pos            (11UL)                    /*!< PINVAL11 (Bit 11)                                     */
#define GPIO_PIN1_PINVAL11_Msk            (0x800UL)                 /*!< PINVAL11 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL12_Pos            (12UL)                    /*!< PINVAL12 (Bit 12)                                     */
#define GPIO_PIN1_PINVAL12_Msk            (0x1000UL)                /*!< PINVAL12 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL13_Pos            (13UL)                    /*!< PINVAL13 (Bit 13)                                     */
#define GPIO_PIN1_PINVAL13_Msk            (0x2000UL)                /*!< PINVAL13 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL14_Pos            (14UL)                    /*!< PINVAL14 (Bit 14)                                     */
#define GPIO_PIN1_PINVAL14_Msk            (0x4000UL)                /*!< PINVAL14 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL15_Pos            (15UL)                    /*!< PINVAL15 (Bit 15)                                     */
#define GPIO_PIN1_PINVAL15_Msk            (0x8000UL)                /*!< PINVAL15 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL16_Pos            (16UL)                    /*!< PINVAL16 (Bit 16)                                     */
#define GPIO_PIN1_PINVAL16_Msk            (0x10000UL)               /*!< PINVAL16 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL17_Pos            (17UL)                    /*!< PINVAL17 (Bit 17)                                     */
#define GPIO_PIN1_PINVAL17_Msk            (0x20000UL)               /*!< PINVAL17 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL18_Pos            (18UL)                    /*!< PINVAL18 (Bit 18)                                     */
#define GPIO_PIN1_PINVAL18_Msk            (0x40000UL)               /*!< PINVAL18 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL19_Pos            (19UL)                    /*!< PINVAL19 (Bit 19)                                     */
#define GPIO_PIN1_PINVAL19_Msk            (0x80000UL)               /*!< PINVAL19 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL20_Pos            (20UL)                    /*!< PINVAL20 (Bit 20)                                     */
#define GPIO_PIN1_PINVAL20_Msk            (0x100000UL)              /*!< PINVAL20 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL21_Pos            (21UL)                    /*!< PINVAL21 (Bit 21)                                     */
#define GPIO_PIN1_PINVAL21_Msk            (0x200000UL)              /*!< PINVAL21 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL22_Pos            (22UL)                    /*!< PINVAL22 (Bit 22)                                     */
#define GPIO_PIN1_PINVAL22_Msk            (0x400000UL)              /*!< PINVAL22 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL23_Pos            (23UL)                    /*!< PINVAL23 (Bit 23)                                     */
#define GPIO_PIN1_PINVAL23_Msk            (0x800000UL)              /*!< PINVAL23 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL24_Pos            (24UL)                    /*!< PINVAL24 (Bit 24)                                     */
#define GPIO_PIN1_PINVAL24_Msk            (0x1000000UL)             /*!< PINVAL24 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL25_Pos            (25UL)                    /*!< PINVAL25 (Bit 25)                                     */
#define GPIO_PIN1_PINVAL25_Msk            (0x2000000UL)             /*!< PINVAL25 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL26_Pos            (26UL)                    /*!< PINVAL26 (Bit 26)                                     */
#define GPIO_PIN1_PINVAL26_Msk            (0x4000000UL)             /*!< PINVAL26 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL27_Pos            (27UL)                    /*!< PINVAL27 (Bit 27)                                     */
#define GPIO_PIN1_PINVAL27_Msk            (0x8000000UL)             /*!< PINVAL27 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL28_Pos            (28UL)                    /*!< PINVAL28 (Bit 28)                                     */
#define GPIO_PIN1_PINVAL28_Msk            (0x10000000UL)            /*!< PINVAL28 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL29_Pos            (29UL)                    /*!< PINVAL29 (Bit 29)                                     */
#define GPIO_PIN1_PINVAL29_Msk            (0x20000000UL)            /*!< PINVAL29 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL30_Pos            (30UL)                    /*!< PINVAL30 (Bit 30)                                     */
#define GPIO_PIN1_PINVAL30_Msk            (0x40000000UL)            /*!< PINVAL30 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN1_PINVAL31_Pos            (31UL)                    /*!< PINVAL31 (Bit 31)                                     */
#define GPIO_PIN1_PINVAL31_Msk            (0x80000000UL)            /*!< PINVAL31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  PIN2  ========================================================== */
#define GPIO_PIN2_PINVAL0_Pos             (0UL)                     /*!< PINVAL0 (Bit 0)                                       */
#define GPIO_PIN2_PINVAL0_Msk             (0x1UL)                   /*!< PINVAL0 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN2_PINVAL1_Pos             (1UL)                     /*!< PINVAL1 (Bit 1)                                       */
#define GPIO_PIN2_PINVAL1_Msk             (0x2UL)                   /*!< PINVAL1 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN2_PINVAL2_Pos             (2UL)                     /*!< PINVAL2 (Bit 2)                                       */
#define GPIO_PIN2_PINVAL2_Msk             (0x4UL)                   /*!< PINVAL2 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN2_PINVAL3_Pos             (3UL)                     /*!< PINVAL3 (Bit 3)                                       */
#define GPIO_PIN2_PINVAL3_Msk             (0x8UL)                   /*!< PINVAL3 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN2_PINVAL4_Pos             (4UL)                     /*!< PINVAL4 (Bit 4)                                       */
#define GPIO_PIN2_PINVAL4_Msk             (0x10UL)                  /*!< PINVAL4 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN2_PINVAL5_Pos             (5UL)                     /*!< PINVAL5 (Bit 5)                                       */
#define GPIO_PIN2_PINVAL5_Msk             (0x20UL)                  /*!< PINVAL5 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN2_PINVAL6_Pos             (6UL)                     /*!< PINVAL6 (Bit 6)                                       */
#define GPIO_PIN2_PINVAL6_Msk             (0x40UL)                  /*!< PINVAL6 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN2_PINVAL7_Pos             (7UL)                     /*!< PINVAL7 (Bit 7)                                       */
#define GPIO_PIN2_PINVAL7_Msk             (0x80UL)                  /*!< PINVAL7 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN2_PINVAL8_Pos             (8UL)                     /*!< PINVAL8 (Bit 8)                                       */
#define GPIO_PIN2_PINVAL8_Msk             (0x100UL)                 /*!< PINVAL8 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN2_PINVAL9_Pos             (9UL)                     /*!< PINVAL9 (Bit 9)                                       */
#define GPIO_PIN2_PINVAL9_Msk             (0x200UL)                 /*!< PINVAL9 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN2_PINVAL10_Pos            (10UL)                    /*!< PINVAL10 (Bit 10)                                     */
#define GPIO_PIN2_PINVAL10_Msk            (0x400UL)                 /*!< PINVAL10 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL11_Pos            (11UL)                    /*!< PINVAL11 (Bit 11)                                     */
#define GPIO_PIN2_PINVAL11_Msk            (0x800UL)                 /*!< PINVAL11 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL12_Pos            (12UL)                    /*!< PINVAL12 (Bit 12)                                     */
#define GPIO_PIN2_PINVAL12_Msk            (0x1000UL)                /*!< PINVAL12 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL13_Pos            (13UL)                    /*!< PINVAL13 (Bit 13)                                     */
#define GPIO_PIN2_PINVAL13_Msk            (0x2000UL)                /*!< PINVAL13 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL14_Pos            (14UL)                    /*!< PINVAL14 (Bit 14)                                     */
#define GPIO_PIN2_PINVAL14_Msk            (0x4000UL)                /*!< PINVAL14 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL15_Pos            (15UL)                    /*!< PINVAL15 (Bit 15)                                     */
#define GPIO_PIN2_PINVAL15_Msk            (0x8000UL)                /*!< PINVAL15 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL16_Pos            (16UL)                    /*!< PINVAL16 (Bit 16)                                     */
#define GPIO_PIN2_PINVAL16_Msk            (0x10000UL)               /*!< PINVAL16 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL17_Pos            (17UL)                    /*!< PINVAL17 (Bit 17)                                     */
#define GPIO_PIN2_PINVAL17_Msk            (0x20000UL)               /*!< PINVAL17 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL18_Pos            (18UL)                    /*!< PINVAL18 (Bit 18)                                     */
#define GPIO_PIN2_PINVAL18_Msk            (0x40000UL)               /*!< PINVAL18 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL19_Pos            (19UL)                    /*!< PINVAL19 (Bit 19)                                     */
#define GPIO_PIN2_PINVAL19_Msk            (0x80000UL)               /*!< PINVAL19 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL20_Pos            (20UL)                    /*!< PINVAL20 (Bit 20)                                     */
#define GPIO_PIN2_PINVAL20_Msk            (0x100000UL)              /*!< PINVAL20 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL21_Pos            (21UL)                    /*!< PINVAL21 (Bit 21)                                     */
#define GPIO_PIN2_PINVAL21_Msk            (0x200000UL)              /*!< PINVAL21 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL22_Pos            (22UL)                    /*!< PINVAL22 (Bit 22)                                     */
#define GPIO_PIN2_PINVAL22_Msk            (0x400000UL)              /*!< PINVAL22 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL23_Pos            (23UL)                    /*!< PINVAL23 (Bit 23)                                     */
#define GPIO_PIN2_PINVAL23_Msk            (0x800000UL)              /*!< PINVAL23 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL24_Pos            (24UL)                    /*!< PINVAL24 (Bit 24)                                     */
#define GPIO_PIN2_PINVAL24_Msk            (0x1000000UL)             /*!< PINVAL24 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL25_Pos            (25UL)                    /*!< PINVAL25 (Bit 25)                                     */
#define GPIO_PIN2_PINVAL25_Msk            (0x2000000UL)             /*!< PINVAL25 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL26_Pos            (26UL)                    /*!< PINVAL26 (Bit 26)                                     */
#define GPIO_PIN2_PINVAL26_Msk            (0x4000000UL)             /*!< PINVAL26 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL27_Pos            (27UL)                    /*!< PINVAL27 (Bit 27)                                     */
#define GPIO_PIN2_PINVAL27_Msk            (0x8000000UL)             /*!< PINVAL27 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL28_Pos            (28UL)                    /*!< PINVAL28 (Bit 28)                                     */
#define GPIO_PIN2_PINVAL28_Msk            (0x10000000UL)            /*!< PINVAL28 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL29_Pos            (29UL)                    /*!< PINVAL29 (Bit 29)                                     */
#define GPIO_PIN2_PINVAL29_Msk            (0x20000000UL)            /*!< PINVAL29 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL30_Pos            (30UL)                    /*!< PINVAL30 (Bit 30)                                     */
#define GPIO_PIN2_PINVAL30_Msk            (0x40000000UL)            /*!< PINVAL30 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN2_PINVAL31_Pos            (31UL)                    /*!< PINVAL31 (Bit 31)                                     */
#define GPIO_PIN2_PINVAL31_Msk            (0x80000000UL)            /*!< PINVAL31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  PIN3  ========================================================== */
#define GPIO_PIN3_PINVAL0_Pos             (0UL)                     /*!< PINVAL0 (Bit 0)                                       */
#define GPIO_PIN3_PINVAL0_Msk             (0x1UL)                   /*!< PINVAL0 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN3_PINVAL1_Pos             (1UL)                     /*!< PINVAL1 (Bit 1)                                       */
#define GPIO_PIN3_PINVAL1_Msk             (0x2UL)                   /*!< PINVAL1 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN3_PINVAL2_Pos             (2UL)                     /*!< PINVAL2 (Bit 2)                                       */
#define GPIO_PIN3_PINVAL2_Msk             (0x4UL)                   /*!< PINVAL2 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN3_PINVAL3_Pos             (3UL)                     /*!< PINVAL3 (Bit 3)                                       */
#define GPIO_PIN3_PINVAL3_Msk             (0x8UL)                   /*!< PINVAL3 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN3_PINVAL4_Pos             (4UL)                     /*!< PINVAL4 (Bit 4)                                       */
#define GPIO_PIN3_PINVAL4_Msk             (0x10UL)                  /*!< PINVAL4 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN3_PINVAL5_Pos             (5UL)                     /*!< PINVAL5 (Bit 5)                                       */
#define GPIO_PIN3_PINVAL5_Msk             (0x20UL)                  /*!< PINVAL5 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN3_PINVAL6_Pos             (6UL)                     /*!< PINVAL6 (Bit 6)                                       */
#define GPIO_PIN3_PINVAL6_Msk             (0x40UL)                  /*!< PINVAL6 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN3_PINVAL7_Pos             (7UL)                     /*!< PINVAL7 (Bit 7)                                       */
#define GPIO_PIN3_PINVAL7_Msk             (0x80UL)                  /*!< PINVAL7 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN3_PINVAL8_Pos             (8UL)                     /*!< PINVAL8 (Bit 8)                                       */
#define GPIO_PIN3_PINVAL8_Msk             (0x100UL)                 /*!< PINVAL8 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN3_PINVAL9_Pos             (9UL)                     /*!< PINVAL9 (Bit 9)                                       */
#define GPIO_PIN3_PINVAL9_Msk             (0x200UL)                 /*!< PINVAL9 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN3_PINVAL10_Pos            (10UL)                    /*!< PINVAL10 (Bit 10)                                     */
#define GPIO_PIN3_PINVAL10_Msk            (0x400UL)                 /*!< PINVAL10 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL11_Pos            (11UL)                    /*!< PINVAL11 (Bit 11)                                     */
#define GPIO_PIN3_PINVAL11_Msk            (0x800UL)                 /*!< PINVAL11 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL12_Pos            (12UL)                    /*!< PINVAL12 (Bit 12)                                     */
#define GPIO_PIN3_PINVAL12_Msk            (0x1000UL)                /*!< PINVAL12 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL13_Pos            (13UL)                    /*!< PINVAL13 (Bit 13)                                     */
#define GPIO_PIN3_PINVAL13_Msk            (0x2000UL)                /*!< PINVAL13 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL14_Pos            (14UL)                    /*!< PINVAL14 (Bit 14)                                     */
#define GPIO_PIN3_PINVAL14_Msk            (0x4000UL)                /*!< PINVAL14 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL15_Pos            (15UL)                    /*!< PINVAL15 (Bit 15)                                     */
#define GPIO_PIN3_PINVAL15_Msk            (0x8000UL)                /*!< PINVAL15 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL16_Pos            (16UL)                    /*!< PINVAL16 (Bit 16)                                     */
#define GPIO_PIN3_PINVAL16_Msk            (0x10000UL)               /*!< PINVAL16 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL17_Pos            (17UL)                    /*!< PINVAL17 (Bit 17)                                     */
#define GPIO_PIN3_PINVAL17_Msk            (0x20000UL)               /*!< PINVAL17 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL18_Pos            (18UL)                    /*!< PINVAL18 (Bit 18)                                     */
#define GPIO_PIN3_PINVAL18_Msk            (0x40000UL)               /*!< PINVAL18 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL19_Pos            (19UL)                    /*!< PINVAL19 (Bit 19)                                     */
#define GPIO_PIN3_PINVAL19_Msk            (0x80000UL)               /*!< PINVAL19 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL20_Pos            (20UL)                    /*!< PINVAL20 (Bit 20)                                     */
#define GPIO_PIN3_PINVAL20_Msk            (0x100000UL)              /*!< PINVAL20 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL21_Pos            (21UL)                    /*!< PINVAL21 (Bit 21)                                     */
#define GPIO_PIN3_PINVAL21_Msk            (0x200000UL)              /*!< PINVAL21 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL22_Pos            (22UL)                    /*!< PINVAL22 (Bit 22)                                     */
#define GPIO_PIN3_PINVAL22_Msk            (0x400000UL)              /*!< PINVAL22 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL23_Pos            (23UL)                    /*!< PINVAL23 (Bit 23)                                     */
#define GPIO_PIN3_PINVAL23_Msk            (0x800000UL)              /*!< PINVAL23 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL24_Pos            (24UL)                    /*!< PINVAL24 (Bit 24)                                     */
#define GPIO_PIN3_PINVAL24_Msk            (0x1000000UL)             /*!< PINVAL24 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL25_Pos            (25UL)                    /*!< PINVAL25 (Bit 25)                                     */
#define GPIO_PIN3_PINVAL25_Msk            (0x2000000UL)             /*!< PINVAL25 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL26_Pos            (26UL)                    /*!< PINVAL26 (Bit 26)                                     */
#define GPIO_PIN3_PINVAL26_Msk            (0x4000000UL)             /*!< PINVAL26 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL27_Pos            (27UL)                    /*!< PINVAL27 (Bit 27)                                     */
#define GPIO_PIN3_PINVAL27_Msk            (0x8000000UL)             /*!< PINVAL27 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL28_Pos            (28UL)                    /*!< PINVAL28 (Bit 28)                                     */
#define GPIO_PIN3_PINVAL28_Msk            (0x10000000UL)            /*!< PINVAL28 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL29_Pos            (29UL)                    /*!< PINVAL29 (Bit 29)                                     */
#define GPIO_PIN3_PINVAL29_Msk            (0x20000000UL)            /*!< PINVAL29 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL30_Pos            (30UL)                    /*!< PINVAL30 (Bit 30)                                     */
#define GPIO_PIN3_PINVAL30_Msk            (0x40000000UL)            /*!< PINVAL30 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN3_PINVAL31_Pos            (31UL)                    /*!< PINVAL31 (Bit 31)                                     */
#define GPIO_PIN3_PINVAL31_Msk            (0x80000000UL)            /*!< PINVAL31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  PIN4  ========================================================== */
#define GPIO_PIN4_PINVAL0_Pos             (0UL)                     /*!< PINVAL0 (Bit 0)                                       */
#define GPIO_PIN4_PINVAL0_Msk             (0x1UL)                   /*!< PINVAL0 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN4_PINVAL1_Pos             (1UL)                     /*!< PINVAL1 (Bit 1)                                       */
#define GPIO_PIN4_PINVAL1_Msk             (0x2UL)                   /*!< PINVAL1 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN4_PINVAL2_Pos             (2UL)                     /*!< PINVAL2 (Bit 2)                                       */
#define GPIO_PIN4_PINVAL2_Msk             (0x4UL)                   /*!< PINVAL2 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN4_PINVAL3_Pos             (3UL)                     /*!< PINVAL3 (Bit 3)                                       */
#define GPIO_PIN4_PINVAL3_Msk             (0x8UL)                   /*!< PINVAL3 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN4_PINVAL4_Pos             (4UL)                     /*!< PINVAL4 (Bit 4)                                       */
#define GPIO_PIN4_PINVAL4_Msk             (0x10UL)                  /*!< PINVAL4 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN4_PINVAL5_Pos             (5UL)                     /*!< PINVAL5 (Bit 5)                                       */
#define GPIO_PIN4_PINVAL5_Msk             (0x20UL)                  /*!< PINVAL5 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN4_PINVAL6_Pos             (6UL)                     /*!< PINVAL6 (Bit 6)                                       */
#define GPIO_PIN4_PINVAL6_Msk             (0x40UL)                  /*!< PINVAL6 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN4_PINVAL7_Pos             (7UL)                     /*!< PINVAL7 (Bit 7)                                       */
#define GPIO_PIN4_PINVAL7_Msk             (0x80UL)                  /*!< PINVAL7 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN4_PINVAL8_Pos             (8UL)                     /*!< PINVAL8 (Bit 8)                                       */
#define GPIO_PIN4_PINVAL8_Msk             (0x100UL)                 /*!< PINVAL8 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN4_PINVAL9_Pos             (9UL)                     /*!< PINVAL9 (Bit 9)                                       */
#define GPIO_PIN4_PINVAL9_Msk             (0x200UL)                 /*!< PINVAL9 (Bitfield-Mask: 0x01)                         */
#define GPIO_PIN4_PINVAL10_Pos            (10UL)                    /*!< PINVAL10 (Bit 10)                                     */
#define GPIO_PIN4_PINVAL10_Msk            (0x400UL)                 /*!< PINVAL10 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL11_Pos            (11UL)                    /*!< PINVAL11 (Bit 11)                                     */
#define GPIO_PIN4_PINVAL11_Msk            (0x800UL)                 /*!< PINVAL11 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL12_Pos            (12UL)                    /*!< PINVAL12 (Bit 12)                                     */
#define GPIO_PIN4_PINVAL12_Msk            (0x1000UL)                /*!< PINVAL12 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL13_Pos            (13UL)                    /*!< PINVAL13 (Bit 13)                                     */
#define GPIO_PIN4_PINVAL13_Msk            (0x2000UL)                /*!< PINVAL13 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL14_Pos            (14UL)                    /*!< PINVAL14 (Bit 14)                                     */
#define GPIO_PIN4_PINVAL14_Msk            (0x4000UL)                /*!< PINVAL14 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL15_Pos            (15UL)                    /*!< PINVAL15 (Bit 15)                                     */
#define GPIO_PIN4_PINVAL15_Msk            (0x8000UL)                /*!< PINVAL15 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL16_Pos            (16UL)                    /*!< PINVAL16 (Bit 16)                                     */
#define GPIO_PIN4_PINVAL16_Msk            (0x10000UL)               /*!< PINVAL16 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL17_Pos            (17UL)                    /*!< PINVAL17 (Bit 17)                                     */
#define GPIO_PIN4_PINVAL17_Msk            (0x20000UL)               /*!< PINVAL17 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL18_Pos            (18UL)                    /*!< PINVAL18 (Bit 18)                                     */
#define GPIO_PIN4_PINVAL18_Msk            (0x40000UL)               /*!< PINVAL18 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL19_Pos            (19UL)                    /*!< PINVAL19 (Bit 19)                                     */
#define GPIO_PIN4_PINVAL19_Msk            (0x80000UL)               /*!< PINVAL19 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL20_Pos            (20UL)                    /*!< PINVAL20 (Bit 20)                                     */
#define GPIO_PIN4_PINVAL20_Msk            (0x100000UL)              /*!< PINVAL20 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL21_Pos            (21UL)                    /*!< PINVAL21 (Bit 21)                                     */
#define GPIO_PIN4_PINVAL21_Msk            (0x200000UL)              /*!< PINVAL21 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL22_Pos            (22UL)                    /*!< PINVAL22 (Bit 22)                                     */
#define GPIO_PIN4_PINVAL22_Msk            (0x400000UL)              /*!< PINVAL22 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL23_Pos            (23UL)                    /*!< PINVAL23 (Bit 23)                                     */
#define GPIO_PIN4_PINVAL23_Msk            (0x800000UL)              /*!< PINVAL23 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL24_Pos            (24UL)                    /*!< PINVAL24 (Bit 24)                                     */
#define GPIO_PIN4_PINVAL24_Msk            (0x1000000UL)             /*!< PINVAL24 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL25_Pos            (25UL)                    /*!< PINVAL25 (Bit 25)                                     */
#define GPIO_PIN4_PINVAL25_Msk            (0x2000000UL)             /*!< PINVAL25 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL26_Pos            (26UL)                    /*!< PINVAL26 (Bit 26)                                     */
#define GPIO_PIN4_PINVAL26_Msk            (0x4000000UL)             /*!< PINVAL26 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL27_Pos            (27UL)                    /*!< PINVAL27 (Bit 27)                                     */
#define GPIO_PIN4_PINVAL27_Msk            (0x8000000UL)             /*!< PINVAL27 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL28_Pos            (28UL)                    /*!< PINVAL28 (Bit 28)                                     */
#define GPIO_PIN4_PINVAL28_Msk            (0x10000000UL)            /*!< PINVAL28 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL29_Pos            (29UL)                    /*!< PINVAL29 (Bit 29)                                     */
#define GPIO_PIN4_PINVAL29_Msk            (0x20000000UL)            /*!< PINVAL29 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL30_Pos            (30UL)                    /*!< PINVAL30 (Bit 30)                                     */
#define GPIO_PIN4_PINVAL30_Msk            (0x40000000UL)            /*!< PINVAL30 (Bitfield-Mask: 0x01)                        */
#define GPIO_PIN4_PINVAL31_Pos            (31UL)                    /*!< PINVAL31 (Bit 31)                                     */
#define GPIO_PIN4_PINVAL31_Msk            (0x80000000UL)            /*!< PINVAL31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  SET0  ========================================================== */
#define GPIO_SET0_PINSET0_Pos             (0UL)                     /*!< PINSET0 (Bit 0)                                       */
#define GPIO_SET0_PINSET0_Msk             (0x1UL)                   /*!< PINSET0 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET0_PINSET1_Pos             (1UL)                     /*!< PINSET1 (Bit 1)                                       */
#define GPIO_SET0_PINSET1_Msk             (0x2UL)                   /*!< PINSET1 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET0_PINSET2_Pos             (2UL)                     /*!< PINSET2 (Bit 2)                                       */
#define GPIO_SET0_PINSET2_Msk             (0x4UL)                   /*!< PINSET2 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET0_PINSET3_Pos             (3UL)                     /*!< PINSET3 (Bit 3)                                       */
#define GPIO_SET0_PINSET3_Msk             (0x8UL)                   /*!< PINSET3 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET0_PINSET4_Pos             (4UL)                     /*!< PINSET4 (Bit 4)                                       */
#define GPIO_SET0_PINSET4_Msk             (0x10UL)                  /*!< PINSET4 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET0_PINSET5_Pos             (5UL)                     /*!< PINSET5 (Bit 5)                                       */
#define GPIO_SET0_PINSET5_Msk             (0x20UL)                  /*!< PINSET5 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET0_PINSET6_Pos             (6UL)                     /*!< PINSET6 (Bit 6)                                       */
#define GPIO_SET0_PINSET6_Msk             (0x40UL)                  /*!< PINSET6 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET0_PINSET7_Pos             (7UL)                     /*!< PINSET7 (Bit 7)                                       */
#define GPIO_SET0_PINSET7_Msk             (0x80UL)                  /*!< PINSET7 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET0_PINSET8_Pos             (8UL)                     /*!< PINSET8 (Bit 8)                                       */
#define GPIO_SET0_PINSET8_Msk             (0x100UL)                 /*!< PINSET8 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET0_PINSET9_Pos             (9UL)                     /*!< PINSET9 (Bit 9)                                       */
#define GPIO_SET0_PINSET9_Msk             (0x200UL)                 /*!< PINSET9 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET0_PINSET10_Pos            (10UL)                    /*!< PINSET10 (Bit 10)                                     */
#define GPIO_SET0_PINSET10_Msk            (0x400UL)                 /*!< PINSET10 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET11_Pos            (11UL)                    /*!< PINSET11 (Bit 11)                                     */
#define GPIO_SET0_PINSET11_Msk            (0x800UL)                 /*!< PINSET11 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET12_Pos            (12UL)                    /*!< PINSET12 (Bit 12)                                     */
#define GPIO_SET0_PINSET12_Msk            (0x1000UL)                /*!< PINSET12 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET13_Pos            (13UL)                    /*!< PINSET13 (Bit 13)                                     */
#define GPIO_SET0_PINSET13_Msk            (0x2000UL)                /*!< PINSET13 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET14_Pos            (14UL)                    /*!< PINSET14 (Bit 14)                                     */
#define GPIO_SET0_PINSET14_Msk            (0x4000UL)                /*!< PINSET14 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET15_Pos            (15UL)                    /*!< PINSET15 (Bit 15)                                     */
#define GPIO_SET0_PINSET15_Msk            (0x8000UL)                /*!< PINSET15 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET16_Pos            (16UL)                    /*!< PINSET16 (Bit 16)                                     */
#define GPIO_SET0_PINSET16_Msk            (0x10000UL)               /*!< PINSET16 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET17_Pos            (17UL)                    /*!< PINSET17 (Bit 17)                                     */
#define GPIO_SET0_PINSET17_Msk            (0x20000UL)               /*!< PINSET17 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET18_Pos            (18UL)                    /*!< PINSET18 (Bit 18)                                     */
#define GPIO_SET0_PINSET18_Msk            (0x40000UL)               /*!< PINSET18 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET19_Pos            (19UL)                    /*!< PINSET19 (Bit 19)                                     */
#define GPIO_SET0_PINSET19_Msk            (0x80000UL)               /*!< PINSET19 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET20_Pos            (20UL)                    /*!< PINSET20 (Bit 20)                                     */
#define GPIO_SET0_PINSET20_Msk            (0x100000UL)              /*!< PINSET20 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET21_Pos            (21UL)                    /*!< PINSET21 (Bit 21)                                     */
#define GPIO_SET0_PINSET21_Msk            (0x200000UL)              /*!< PINSET21 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET22_Pos            (22UL)                    /*!< PINSET22 (Bit 22)                                     */
#define GPIO_SET0_PINSET22_Msk            (0x400000UL)              /*!< PINSET22 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET23_Pos            (23UL)                    /*!< PINSET23 (Bit 23)                                     */
#define GPIO_SET0_PINSET23_Msk            (0x800000UL)              /*!< PINSET23 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET24_Pos            (24UL)                    /*!< PINSET24 (Bit 24)                                     */
#define GPIO_SET0_PINSET24_Msk            (0x1000000UL)             /*!< PINSET24 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET25_Pos            (25UL)                    /*!< PINSET25 (Bit 25)                                     */
#define GPIO_SET0_PINSET25_Msk            (0x2000000UL)             /*!< PINSET25 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET26_Pos            (26UL)                    /*!< PINSET26 (Bit 26)                                     */
#define GPIO_SET0_PINSET26_Msk            (0x4000000UL)             /*!< PINSET26 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET27_Pos            (27UL)                    /*!< PINSET27 (Bit 27)                                     */
#define GPIO_SET0_PINSET27_Msk            (0x8000000UL)             /*!< PINSET27 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET28_Pos            (28UL)                    /*!< PINSET28 (Bit 28)                                     */
#define GPIO_SET0_PINSET28_Msk            (0x10000000UL)            /*!< PINSET28 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET29_Pos            (29UL)                    /*!< PINSET29 (Bit 29)                                     */
#define GPIO_SET0_PINSET29_Msk            (0x20000000UL)            /*!< PINSET29 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET30_Pos            (30UL)                    /*!< PINSET30 (Bit 30)                                     */
#define GPIO_SET0_PINSET30_Msk            (0x40000000UL)            /*!< PINSET30 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET0_PINSET31_Pos            (31UL)                    /*!< PINSET31 (Bit 31)                                     */
#define GPIO_SET0_PINSET31_Msk            (0x80000000UL)            /*!< PINSET31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  SET1  ========================================================== */
#define GPIO_SET1_PINSET0_Pos             (0UL)                     /*!< PINSET0 (Bit 0)                                       */
#define GPIO_SET1_PINSET0_Msk             (0x1UL)                   /*!< PINSET0 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET1_PINSET1_Pos             (1UL)                     /*!< PINSET1 (Bit 1)                                       */
#define GPIO_SET1_PINSET1_Msk             (0x2UL)                   /*!< PINSET1 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET1_PINSET2_Pos             (2UL)                     /*!< PINSET2 (Bit 2)                                       */
#define GPIO_SET1_PINSET2_Msk             (0x4UL)                   /*!< PINSET2 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET1_PINSET3_Pos             (3UL)                     /*!< PINSET3 (Bit 3)                                       */
#define GPIO_SET1_PINSET3_Msk             (0x8UL)                   /*!< PINSET3 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET1_PINSET4_Pos             (4UL)                     /*!< PINSET4 (Bit 4)                                       */
#define GPIO_SET1_PINSET4_Msk             (0x10UL)                  /*!< PINSET4 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET1_PINSET5_Pos             (5UL)                     /*!< PINSET5 (Bit 5)                                       */
#define GPIO_SET1_PINSET5_Msk             (0x20UL)                  /*!< PINSET5 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET1_PINSET6_Pos             (6UL)                     /*!< PINSET6 (Bit 6)                                       */
#define GPIO_SET1_PINSET6_Msk             (0x40UL)                  /*!< PINSET6 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET1_PINSET7_Pos             (7UL)                     /*!< PINSET7 (Bit 7)                                       */
#define GPIO_SET1_PINSET7_Msk             (0x80UL)                  /*!< PINSET7 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET1_PINSET8_Pos             (8UL)                     /*!< PINSET8 (Bit 8)                                       */
#define GPIO_SET1_PINSET8_Msk             (0x100UL)                 /*!< PINSET8 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET1_PINSET9_Pos             (9UL)                     /*!< PINSET9 (Bit 9)                                       */
#define GPIO_SET1_PINSET9_Msk             (0x200UL)                 /*!< PINSET9 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET1_PINSET10_Pos            (10UL)                    /*!< PINSET10 (Bit 10)                                     */
#define GPIO_SET1_PINSET10_Msk            (0x400UL)                 /*!< PINSET10 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET11_Pos            (11UL)                    /*!< PINSET11 (Bit 11)                                     */
#define GPIO_SET1_PINSET11_Msk            (0x800UL)                 /*!< PINSET11 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET12_Pos            (12UL)                    /*!< PINSET12 (Bit 12)                                     */
#define GPIO_SET1_PINSET12_Msk            (0x1000UL)                /*!< PINSET12 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET13_Pos            (13UL)                    /*!< PINSET13 (Bit 13)                                     */
#define GPIO_SET1_PINSET13_Msk            (0x2000UL)                /*!< PINSET13 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET14_Pos            (14UL)                    /*!< PINSET14 (Bit 14)                                     */
#define GPIO_SET1_PINSET14_Msk            (0x4000UL)                /*!< PINSET14 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET15_Pos            (15UL)                    /*!< PINSET15 (Bit 15)                                     */
#define GPIO_SET1_PINSET15_Msk            (0x8000UL)                /*!< PINSET15 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET16_Pos            (16UL)                    /*!< PINSET16 (Bit 16)                                     */
#define GPIO_SET1_PINSET16_Msk            (0x10000UL)               /*!< PINSET16 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET17_Pos            (17UL)                    /*!< PINSET17 (Bit 17)                                     */
#define GPIO_SET1_PINSET17_Msk            (0x20000UL)               /*!< PINSET17 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET18_Pos            (18UL)                    /*!< PINSET18 (Bit 18)                                     */
#define GPIO_SET1_PINSET18_Msk            (0x40000UL)               /*!< PINSET18 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET19_Pos            (19UL)                    /*!< PINSET19 (Bit 19)                                     */
#define GPIO_SET1_PINSET19_Msk            (0x80000UL)               /*!< PINSET19 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET20_Pos            (20UL)                    /*!< PINSET20 (Bit 20)                                     */
#define GPIO_SET1_PINSET20_Msk            (0x100000UL)              /*!< PINSET20 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET21_Pos            (21UL)                    /*!< PINSET21 (Bit 21)                                     */
#define GPIO_SET1_PINSET21_Msk            (0x200000UL)              /*!< PINSET21 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET22_Pos            (22UL)                    /*!< PINSET22 (Bit 22)                                     */
#define GPIO_SET1_PINSET22_Msk            (0x400000UL)              /*!< PINSET22 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET23_Pos            (23UL)                    /*!< PINSET23 (Bit 23)                                     */
#define GPIO_SET1_PINSET23_Msk            (0x800000UL)              /*!< PINSET23 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET24_Pos            (24UL)                    /*!< PINSET24 (Bit 24)                                     */
#define GPIO_SET1_PINSET24_Msk            (0x1000000UL)             /*!< PINSET24 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET25_Pos            (25UL)                    /*!< PINSET25 (Bit 25)                                     */
#define GPIO_SET1_PINSET25_Msk            (0x2000000UL)             /*!< PINSET25 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET26_Pos            (26UL)                    /*!< PINSET26 (Bit 26)                                     */
#define GPIO_SET1_PINSET26_Msk            (0x4000000UL)             /*!< PINSET26 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET27_Pos            (27UL)                    /*!< PINSET27 (Bit 27)                                     */
#define GPIO_SET1_PINSET27_Msk            (0x8000000UL)             /*!< PINSET27 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET28_Pos            (28UL)                    /*!< PINSET28 (Bit 28)                                     */
#define GPIO_SET1_PINSET28_Msk            (0x10000000UL)            /*!< PINSET28 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET29_Pos            (29UL)                    /*!< PINSET29 (Bit 29)                                     */
#define GPIO_SET1_PINSET29_Msk            (0x20000000UL)            /*!< PINSET29 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET30_Pos            (30UL)                    /*!< PINSET30 (Bit 30)                                     */
#define GPIO_SET1_PINSET30_Msk            (0x40000000UL)            /*!< PINSET30 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET1_PINSET31_Pos            (31UL)                    /*!< PINSET31 (Bit 31)                                     */
#define GPIO_SET1_PINSET31_Msk            (0x80000000UL)            /*!< PINSET31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  SET2  ========================================================== */
#define GPIO_SET2_PINSET0_Pos             (0UL)                     /*!< PINSET0 (Bit 0)                                       */
#define GPIO_SET2_PINSET0_Msk             (0x1UL)                   /*!< PINSET0 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET2_PINSET1_Pos             (1UL)                     /*!< PINSET1 (Bit 1)                                       */
#define GPIO_SET2_PINSET1_Msk             (0x2UL)                   /*!< PINSET1 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET2_PINSET2_Pos             (2UL)                     /*!< PINSET2 (Bit 2)                                       */
#define GPIO_SET2_PINSET2_Msk             (0x4UL)                   /*!< PINSET2 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET2_PINSET3_Pos             (3UL)                     /*!< PINSET3 (Bit 3)                                       */
#define GPIO_SET2_PINSET3_Msk             (0x8UL)                   /*!< PINSET3 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET2_PINSET4_Pos             (4UL)                     /*!< PINSET4 (Bit 4)                                       */
#define GPIO_SET2_PINSET4_Msk             (0x10UL)                  /*!< PINSET4 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET2_PINSET5_Pos             (5UL)                     /*!< PINSET5 (Bit 5)                                       */
#define GPIO_SET2_PINSET5_Msk             (0x20UL)                  /*!< PINSET5 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET2_PINSET6_Pos             (6UL)                     /*!< PINSET6 (Bit 6)                                       */
#define GPIO_SET2_PINSET6_Msk             (0x40UL)                  /*!< PINSET6 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET2_PINSET7_Pos             (7UL)                     /*!< PINSET7 (Bit 7)                                       */
#define GPIO_SET2_PINSET7_Msk             (0x80UL)                  /*!< PINSET7 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET2_PINSET8_Pos             (8UL)                     /*!< PINSET8 (Bit 8)                                       */
#define GPIO_SET2_PINSET8_Msk             (0x100UL)                 /*!< PINSET8 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET2_PINSET9_Pos             (9UL)                     /*!< PINSET9 (Bit 9)                                       */
#define GPIO_SET2_PINSET9_Msk             (0x200UL)                 /*!< PINSET9 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET2_PINSET10_Pos            (10UL)                    /*!< PINSET10 (Bit 10)                                     */
#define GPIO_SET2_PINSET10_Msk            (0x400UL)                 /*!< PINSET10 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET11_Pos            (11UL)                    /*!< PINSET11 (Bit 11)                                     */
#define GPIO_SET2_PINSET11_Msk            (0x800UL)                 /*!< PINSET11 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET12_Pos            (12UL)                    /*!< PINSET12 (Bit 12)                                     */
#define GPIO_SET2_PINSET12_Msk            (0x1000UL)                /*!< PINSET12 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET13_Pos            (13UL)                    /*!< PINSET13 (Bit 13)                                     */
#define GPIO_SET2_PINSET13_Msk            (0x2000UL)                /*!< PINSET13 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET14_Pos            (14UL)                    /*!< PINSET14 (Bit 14)                                     */
#define GPIO_SET2_PINSET14_Msk            (0x4000UL)                /*!< PINSET14 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET15_Pos            (15UL)                    /*!< PINSET15 (Bit 15)                                     */
#define GPIO_SET2_PINSET15_Msk            (0x8000UL)                /*!< PINSET15 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET16_Pos            (16UL)                    /*!< PINSET16 (Bit 16)                                     */
#define GPIO_SET2_PINSET16_Msk            (0x10000UL)               /*!< PINSET16 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET17_Pos            (17UL)                    /*!< PINSET17 (Bit 17)                                     */
#define GPIO_SET2_PINSET17_Msk            (0x20000UL)               /*!< PINSET17 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET18_Pos            (18UL)                    /*!< PINSET18 (Bit 18)                                     */
#define GPIO_SET2_PINSET18_Msk            (0x40000UL)               /*!< PINSET18 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET19_Pos            (19UL)                    /*!< PINSET19 (Bit 19)                                     */
#define GPIO_SET2_PINSET19_Msk            (0x80000UL)               /*!< PINSET19 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET20_Pos            (20UL)                    /*!< PINSET20 (Bit 20)                                     */
#define GPIO_SET2_PINSET20_Msk            (0x100000UL)              /*!< PINSET20 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET21_Pos            (21UL)                    /*!< PINSET21 (Bit 21)                                     */
#define GPIO_SET2_PINSET21_Msk            (0x200000UL)              /*!< PINSET21 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET22_Pos            (22UL)                    /*!< PINSET22 (Bit 22)                                     */
#define GPIO_SET2_PINSET22_Msk            (0x400000UL)              /*!< PINSET22 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET23_Pos            (23UL)                    /*!< PINSET23 (Bit 23)                                     */
#define GPIO_SET2_PINSET23_Msk            (0x800000UL)              /*!< PINSET23 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET24_Pos            (24UL)                    /*!< PINSET24 (Bit 24)                                     */
#define GPIO_SET2_PINSET24_Msk            (0x1000000UL)             /*!< PINSET24 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET25_Pos            (25UL)                    /*!< PINSET25 (Bit 25)                                     */
#define GPIO_SET2_PINSET25_Msk            (0x2000000UL)             /*!< PINSET25 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET26_Pos            (26UL)                    /*!< PINSET26 (Bit 26)                                     */
#define GPIO_SET2_PINSET26_Msk            (0x4000000UL)             /*!< PINSET26 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET27_Pos            (27UL)                    /*!< PINSET27 (Bit 27)                                     */
#define GPIO_SET2_PINSET27_Msk            (0x8000000UL)             /*!< PINSET27 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET28_Pos            (28UL)                    /*!< PINSET28 (Bit 28)                                     */
#define GPIO_SET2_PINSET28_Msk            (0x10000000UL)            /*!< PINSET28 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET29_Pos            (29UL)                    /*!< PINSET29 (Bit 29)                                     */
#define GPIO_SET2_PINSET29_Msk            (0x20000000UL)            /*!< PINSET29 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET30_Pos            (30UL)                    /*!< PINSET30 (Bit 30)                                     */
#define GPIO_SET2_PINSET30_Msk            (0x40000000UL)            /*!< PINSET30 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET2_PINSET31_Pos            (31UL)                    /*!< PINSET31 (Bit 31)                                     */
#define GPIO_SET2_PINSET31_Msk            (0x80000000UL)            /*!< PINSET31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  SET3  ========================================================== */
#define GPIO_SET3_PINSET0_Pos             (0UL)                     /*!< PINSET0 (Bit 0)                                       */
#define GPIO_SET3_PINSET0_Msk             (0x1UL)                   /*!< PINSET0 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET3_PINSET1_Pos             (1UL)                     /*!< PINSET1 (Bit 1)                                       */
#define GPIO_SET3_PINSET1_Msk             (0x2UL)                   /*!< PINSET1 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET3_PINSET2_Pos             (2UL)                     /*!< PINSET2 (Bit 2)                                       */
#define GPIO_SET3_PINSET2_Msk             (0x4UL)                   /*!< PINSET2 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET3_PINSET3_Pos             (3UL)                     /*!< PINSET3 (Bit 3)                                       */
#define GPIO_SET3_PINSET3_Msk             (0x8UL)                   /*!< PINSET3 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET3_PINSET4_Pos             (4UL)                     /*!< PINSET4 (Bit 4)                                       */
#define GPIO_SET3_PINSET4_Msk             (0x10UL)                  /*!< PINSET4 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET3_PINSET5_Pos             (5UL)                     /*!< PINSET5 (Bit 5)                                       */
#define GPIO_SET3_PINSET5_Msk             (0x20UL)                  /*!< PINSET5 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET3_PINSET6_Pos             (6UL)                     /*!< PINSET6 (Bit 6)                                       */
#define GPIO_SET3_PINSET6_Msk             (0x40UL)                  /*!< PINSET6 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET3_PINSET7_Pos             (7UL)                     /*!< PINSET7 (Bit 7)                                       */
#define GPIO_SET3_PINSET7_Msk             (0x80UL)                  /*!< PINSET7 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET3_PINSET8_Pos             (8UL)                     /*!< PINSET8 (Bit 8)                                       */
#define GPIO_SET3_PINSET8_Msk             (0x100UL)                 /*!< PINSET8 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET3_PINSET9_Pos             (9UL)                     /*!< PINSET9 (Bit 9)                                       */
#define GPIO_SET3_PINSET9_Msk             (0x200UL)                 /*!< PINSET9 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET3_PINSET10_Pos            (10UL)                    /*!< PINSET10 (Bit 10)                                     */
#define GPIO_SET3_PINSET10_Msk            (0x400UL)                 /*!< PINSET10 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET11_Pos            (11UL)                    /*!< PINSET11 (Bit 11)                                     */
#define GPIO_SET3_PINSET11_Msk            (0x800UL)                 /*!< PINSET11 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET12_Pos            (12UL)                    /*!< PINSET12 (Bit 12)                                     */
#define GPIO_SET3_PINSET12_Msk            (0x1000UL)                /*!< PINSET12 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET13_Pos            (13UL)                    /*!< PINSET13 (Bit 13)                                     */
#define GPIO_SET3_PINSET13_Msk            (0x2000UL)                /*!< PINSET13 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET14_Pos            (14UL)                    /*!< PINSET14 (Bit 14)                                     */
#define GPIO_SET3_PINSET14_Msk            (0x4000UL)                /*!< PINSET14 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET15_Pos            (15UL)                    /*!< PINSET15 (Bit 15)                                     */
#define GPIO_SET3_PINSET15_Msk            (0x8000UL)                /*!< PINSET15 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET16_Pos            (16UL)                    /*!< PINSET16 (Bit 16)                                     */
#define GPIO_SET3_PINSET16_Msk            (0x10000UL)               /*!< PINSET16 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET17_Pos            (17UL)                    /*!< PINSET17 (Bit 17)                                     */
#define GPIO_SET3_PINSET17_Msk            (0x20000UL)               /*!< PINSET17 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET18_Pos            (18UL)                    /*!< PINSET18 (Bit 18)                                     */
#define GPIO_SET3_PINSET18_Msk            (0x40000UL)               /*!< PINSET18 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET19_Pos            (19UL)                    /*!< PINSET19 (Bit 19)                                     */
#define GPIO_SET3_PINSET19_Msk            (0x80000UL)               /*!< PINSET19 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET20_Pos            (20UL)                    /*!< PINSET20 (Bit 20)                                     */
#define GPIO_SET3_PINSET20_Msk            (0x100000UL)              /*!< PINSET20 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET21_Pos            (21UL)                    /*!< PINSET21 (Bit 21)                                     */
#define GPIO_SET3_PINSET21_Msk            (0x200000UL)              /*!< PINSET21 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET22_Pos            (22UL)                    /*!< PINSET22 (Bit 22)                                     */
#define GPIO_SET3_PINSET22_Msk            (0x400000UL)              /*!< PINSET22 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET23_Pos            (23UL)                    /*!< PINSET23 (Bit 23)                                     */
#define GPIO_SET3_PINSET23_Msk            (0x800000UL)              /*!< PINSET23 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET24_Pos            (24UL)                    /*!< PINSET24 (Bit 24)                                     */
#define GPIO_SET3_PINSET24_Msk            (0x1000000UL)             /*!< PINSET24 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET25_Pos            (25UL)                    /*!< PINSET25 (Bit 25)                                     */
#define GPIO_SET3_PINSET25_Msk            (0x2000000UL)             /*!< PINSET25 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET26_Pos            (26UL)                    /*!< PINSET26 (Bit 26)                                     */
#define GPIO_SET3_PINSET26_Msk            (0x4000000UL)             /*!< PINSET26 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET27_Pos            (27UL)                    /*!< PINSET27 (Bit 27)                                     */
#define GPIO_SET3_PINSET27_Msk            (0x8000000UL)             /*!< PINSET27 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET28_Pos            (28UL)                    /*!< PINSET28 (Bit 28)                                     */
#define GPIO_SET3_PINSET28_Msk            (0x10000000UL)            /*!< PINSET28 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET29_Pos            (29UL)                    /*!< PINSET29 (Bit 29)                                     */
#define GPIO_SET3_PINSET29_Msk            (0x20000000UL)            /*!< PINSET29 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET30_Pos            (30UL)                    /*!< PINSET30 (Bit 30)                                     */
#define GPIO_SET3_PINSET30_Msk            (0x40000000UL)            /*!< PINSET30 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET3_PINSET31_Pos            (31UL)                    /*!< PINSET31 (Bit 31)                                     */
#define GPIO_SET3_PINSET31_Msk            (0x80000000UL)            /*!< PINSET31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  SET4  ========================================================== */
#define GPIO_SET4_PINSET0_Pos             (0UL)                     /*!< PINSET0 (Bit 0)                                       */
#define GPIO_SET4_PINSET0_Msk             (0x1UL)                   /*!< PINSET0 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET4_PINSET1_Pos             (1UL)                     /*!< PINSET1 (Bit 1)                                       */
#define GPIO_SET4_PINSET1_Msk             (0x2UL)                   /*!< PINSET1 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET4_PINSET2_Pos             (2UL)                     /*!< PINSET2 (Bit 2)                                       */
#define GPIO_SET4_PINSET2_Msk             (0x4UL)                   /*!< PINSET2 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET4_PINSET3_Pos             (3UL)                     /*!< PINSET3 (Bit 3)                                       */
#define GPIO_SET4_PINSET3_Msk             (0x8UL)                   /*!< PINSET3 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET4_PINSET4_Pos             (4UL)                     /*!< PINSET4 (Bit 4)                                       */
#define GPIO_SET4_PINSET4_Msk             (0x10UL)                  /*!< PINSET4 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET4_PINSET5_Pos             (5UL)                     /*!< PINSET5 (Bit 5)                                       */
#define GPIO_SET4_PINSET5_Msk             (0x20UL)                  /*!< PINSET5 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET4_PINSET6_Pos             (6UL)                     /*!< PINSET6 (Bit 6)                                       */
#define GPIO_SET4_PINSET6_Msk             (0x40UL)                  /*!< PINSET6 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET4_PINSET7_Pos             (7UL)                     /*!< PINSET7 (Bit 7)                                       */
#define GPIO_SET4_PINSET7_Msk             (0x80UL)                  /*!< PINSET7 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET4_PINSET8_Pos             (8UL)                     /*!< PINSET8 (Bit 8)                                       */
#define GPIO_SET4_PINSET8_Msk             (0x100UL)                 /*!< PINSET8 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET4_PINSET9_Pos             (9UL)                     /*!< PINSET9 (Bit 9)                                       */
#define GPIO_SET4_PINSET9_Msk             (0x200UL)                 /*!< PINSET9 (Bitfield-Mask: 0x01)                         */
#define GPIO_SET4_PINSET10_Pos            (10UL)                    /*!< PINSET10 (Bit 10)                                     */
#define GPIO_SET4_PINSET10_Msk            (0x400UL)                 /*!< PINSET10 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET11_Pos            (11UL)                    /*!< PINSET11 (Bit 11)                                     */
#define GPIO_SET4_PINSET11_Msk            (0x800UL)                 /*!< PINSET11 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET12_Pos            (12UL)                    /*!< PINSET12 (Bit 12)                                     */
#define GPIO_SET4_PINSET12_Msk            (0x1000UL)                /*!< PINSET12 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET13_Pos            (13UL)                    /*!< PINSET13 (Bit 13)                                     */
#define GPIO_SET4_PINSET13_Msk            (0x2000UL)                /*!< PINSET13 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET14_Pos            (14UL)                    /*!< PINSET14 (Bit 14)                                     */
#define GPIO_SET4_PINSET14_Msk            (0x4000UL)                /*!< PINSET14 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET15_Pos            (15UL)                    /*!< PINSET15 (Bit 15)                                     */
#define GPIO_SET4_PINSET15_Msk            (0x8000UL)                /*!< PINSET15 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET16_Pos            (16UL)                    /*!< PINSET16 (Bit 16)                                     */
#define GPIO_SET4_PINSET16_Msk            (0x10000UL)               /*!< PINSET16 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET17_Pos            (17UL)                    /*!< PINSET17 (Bit 17)                                     */
#define GPIO_SET4_PINSET17_Msk            (0x20000UL)               /*!< PINSET17 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET18_Pos            (18UL)                    /*!< PINSET18 (Bit 18)                                     */
#define GPIO_SET4_PINSET18_Msk            (0x40000UL)               /*!< PINSET18 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET19_Pos            (19UL)                    /*!< PINSET19 (Bit 19)                                     */
#define GPIO_SET4_PINSET19_Msk            (0x80000UL)               /*!< PINSET19 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET20_Pos            (20UL)                    /*!< PINSET20 (Bit 20)                                     */
#define GPIO_SET4_PINSET20_Msk            (0x100000UL)              /*!< PINSET20 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET21_Pos            (21UL)                    /*!< PINSET21 (Bit 21)                                     */
#define GPIO_SET4_PINSET21_Msk            (0x200000UL)              /*!< PINSET21 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET22_Pos            (22UL)                    /*!< PINSET22 (Bit 22)                                     */
#define GPIO_SET4_PINSET22_Msk            (0x400000UL)              /*!< PINSET22 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET23_Pos            (23UL)                    /*!< PINSET23 (Bit 23)                                     */
#define GPIO_SET4_PINSET23_Msk            (0x800000UL)              /*!< PINSET23 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET24_Pos            (24UL)                    /*!< PINSET24 (Bit 24)                                     */
#define GPIO_SET4_PINSET24_Msk            (0x1000000UL)             /*!< PINSET24 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET25_Pos            (25UL)                    /*!< PINSET25 (Bit 25)                                     */
#define GPIO_SET4_PINSET25_Msk            (0x2000000UL)             /*!< PINSET25 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET26_Pos            (26UL)                    /*!< PINSET26 (Bit 26)                                     */
#define GPIO_SET4_PINSET26_Msk            (0x4000000UL)             /*!< PINSET26 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET27_Pos            (27UL)                    /*!< PINSET27 (Bit 27)                                     */
#define GPIO_SET4_PINSET27_Msk            (0x8000000UL)             /*!< PINSET27 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET28_Pos            (28UL)                    /*!< PINSET28 (Bit 28)                                     */
#define GPIO_SET4_PINSET28_Msk            (0x10000000UL)            /*!< PINSET28 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET29_Pos            (29UL)                    /*!< PINSET29 (Bit 29)                                     */
#define GPIO_SET4_PINSET29_Msk            (0x20000000UL)            /*!< PINSET29 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET30_Pos            (30UL)                    /*!< PINSET30 (Bit 30)                                     */
#define GPIO_SET4_PINSET30_Msk            (0x40000000UL)            /*!< PINSET30 (Bitfield-Mask: 0x01)                        */
#define GPIO_SET4_PINSET31_Pos            (31UL)                    /*!< PINSET31 (Bit 31)                                     */
#define GPIO_SET4_PINSET31_Msk            (0x80000000UL)            /*!< PINSET31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  CLR0  ========================================================== */
#define GPIO_CLR0_PINCLR0_Pos             (0UL)                     /*!< PINCLR0 (Bit 0)                                       */
#define GPIO_CLR0_PINCLR0_Msk             (0x1UL)                   /*!< PINCLR0 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR0_PINCLR1_Pos             (1UL)                     /*!< PINCLR1 (Bit 1)                                       */
#define GPIO_CLR0_PINCLR1_Msk             (0x2UL)                   /*!< PINCLR1 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR0_PINCLR2_Pos             (2UL)                     /*!< PINCLR2 (Bit 2)                                       */
#define GPIO_CLR0_PINCLR2_Msk             (0x4UL)                   /*!< PINCLR2 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR0_PINCLR3_Pos             (3UL)                     /*!< PINCLR3 (Bit 3)                                       */
#define GPIO_CLR0_PINCLR3_Msk             (0x8UL)                   /*!< PINCLR3 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR0_PINCLR4_Pos             (4UL)                     /*!< PINCLR4 (Bit 4)                                       */
#define GPIO_CLR0_PINCLR4_Msk             (0x10UL)                  /*!< PINCLR4 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR0_PINCLR5_Pos             (5UL)                     /*!< PINCLR5 (Bit 5)                                       */
#define GPIO_CLR0_PINCLR5_Msk             (0x20UL)                  /*!< PINCLR5 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR0_PINCLR6_Pos             (6UL)                     /*!< PINCLR6 (Bit 6)                                       */
#define GPIO_CLR0_PINCLR6_Msk             (0x40UL)                  /*!< PINCLR6 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR0_PINCLR7_Pos             (7UL)                     /*!< PINCLR7 (Bit 7)                                       */
#define GPIO_CLR0_PINCLR7_Msk             (0x80UL)                  /*!< PINCLR7 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR0_PINCLR8_Pos             (8UL)                     /*!< PINCLR8 (Bit 8)                                       */
#define GPIO_CLR0_PINCLR8_Msk             (0x100UL)                 /*!< PINCLR8 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR0_PINCLR9_Pos             (9UL)                     /*!< PINCLR9 (Bit 9)                                       */
#define GPIO_CLR0_PINCLR9_Msk             (0x200UL)                 /*!< PINCLR9 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR0_PINCLR10_Pos            (10UL)                    /*!< PINCLR10 (Bit 10)                                     */
#define GPIO_CLR0_PINCLR10_Msk            (0x400UL)                 /*!< PINCLR10 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR11_Pos            (11UL)                    /*!< PINCLR11 (Bit 11)                                     */
#define GPIO_CLR0_PINCLR11_Msk            (0x800UL)                 /*!< PINCLR11 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR12_Pos            (12UL)                    /*!< PINCLR12 (Bit 12)                                     */
#define GPIO_CLR0_PINCLR12_Msk            (0x1000UL)                /*!< PINCLR12 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR13_Pos            (13UL)                    /*!< PINCLR13 (Bit 13)                                     */
#define GPIO_CLR0_PINCLR13_Msk            (0x2000UL)                /*!< PINCLR13 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR14_Pos            (14UL)                    /*!< PINCLR14 (Bit 14)                                     */
#define GPIO_CLR0_PINCLR14_Msk            (0x4000UL)                /*!< PINCLR14 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR15_Pos            (15UL)                    /*!< PINCLR15 (Bit 15)                                     */
#define GPIO_CLR0_PINCLR15_Msk            (0x8000UL)                /*!< PINCLR15 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR16_Pos            (16UL)                    /*!< PINCLR16 (Bit 16)                                     */
#define GPIO_CLR0_PINCLR16_Msk            (0x10000UL)               /*!< PINCLR16 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR17_Pos            (17UL)                    /*!< PINCLR17 (Bit 17)                                     */
#define GPIO_CLR0_PINCLR17_Msk            (0x20000UL)               /*!< PINCLR17 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR18_Pos            (18UL)                    /*!< PINCLR18 (Bit 18)                                     */
#define GPIO_CLR0_PINCLR18_Msk            (0x40000UL)               /*!< PINCLR18 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR19_Pos            (19UL)                    /*!< PINCLR19 (Bit 19)                                     */
#define GPIO_CLR0_PINCLR19_Msk            (0x80000UL)               /*!< PINCLR19 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR20_Pos            (20UL)                    /*!< PINCLR20 (Bit 20)                                     */
#define GPIO_CLR0_PINCLR20_Msk            (0x100000UL)              /*!< PINCLR20 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR21_Pos            (21UL)                    /*!< PINCLR21 (Bit 21)                                     */
#define GPIO_CLR0_PINCLR21_Msk            (0x200000UL)              /*!< PINCLR21 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR22_Pos            (22UL)                    /*!< PINCLR22 (Bit 22)                                     */
#define GPIO_CLR0_PINCLR22_Msk            (0x400000UL)              /*!< PINCLR22 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR23_Pos            (23UL)                    /*!< PINCLR23 (Bit 23)                                     */
#define GPIO_CLR0_PINCLR23_Msk            (0x800000UL)              /*!< PINCLR23 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR24_Pos            (24UL)                    /*!< PINCLR24 (Bit 24)                                     */
#define GPIO_CLR0_PINCLR24_Msk            (0x1000000UL)             /*!< PINCLR24 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR25_Pos            (25UL)                    /*!< PINCLR25 (Bit 25)                                     */
#define GPIO_CLR0_PINCLR25_Msk            (0x2000000UL)             /*!< PINCLR25 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR26_Pos            (26UL)                    /*!< PINCLR26 (Bit 26)                                     */
#define GPIO_CLR0_PINCLR26_Msk            (0x4000000UL)             /*!< PINCLR26 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR27_Pos            (27UL)                    /*!< PINCLR27 (Bit 27)                                     */
#define GPIO_CLR0_PINCLR27_Msk            (0x8000000UL)             /*!< PINCLR27 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR28_Pos            (28UL)                    /*!< PINCLR28 (Bit 28)                                     */
#define GPIO_CLR0_PINCLR28_Msk            (0x10000000UL)            /*!< PINCLR28 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR29_Pos            (29UL)                    /*!< PINCLR29 (Bit 29)                                     */
#define GPIO_CLR0_PINCLR29_Msk            (0x20000000UL)            /*!< PINCLR29 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR30_Pos            (30UL)                    /*!< PINCLR30 (Bit 30)                                     */
#define GPIO_CLR0_PINCLR30_Msk            (0x40000000UL)            /*!< PINCLR30 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR0_PINCLR31_Pos            (31UL)                    /*!< PINCLR31 (Bit 31)                                     */
#define GPIO_CLR0_PINCLR31_Msk            (0x80000000UL)            /*!< PINCLR31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  CLR1  ========================================================== */
#define GPIO_CLR1_PINCLR0_Pos             (0UL)                     /*!< PINCLR0 (Bit 0)                                       */
#define GPIO_CLR1_PINCLR0_Msk             (0x1UL)                   /*!< PINCLR0 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR1_PINCLR1_Pos             (1UL)                     /*!< PINCLR1 (Bit 1)                                       */
#define GPIO_CLR1_PINCLR1_Msk             (0x2UL)                   /*!< PINCLR1 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR1_PINCLR2_Pos             (2UL)                     /*!< PINCLR2 (Bit 2)                                       */
#define GPIO_CLR1_PINCLR2_Msk             (0x4UL)                   /*!< PINCLR2 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR1_PINCLR3_Pos             (3UL)                     /*!< PINCLR3 (Bit 3)                                       */
#define GPIO_CLR1_PINCLR3_Msk             (0x8UL)                   /*!< PINCLR3 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR1_PINCLR4_Pos             (4UL)                     /*!< PINCLR4 (Bit 4)                                       */
#define GPIO_CLR1_PINCLR4_Msk             (0x10UL)                  /*!< PINCLR4 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR1_PINCLR5_Pos             (5UL)                     /*!< PINCLR5 (Bit 5)                                       */
#define GPIO_CLR1_PINCLR5_Msk             (0x20UL)                  /*!< PINCLR5 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR1_PINCLR6_Pos             (6UL)                     /*!< PINCLR6 (Bit 6)                                       */
#define GPIO_CLR1_PINCLR6_Msk             (0x40UL)                  /*!< PINCLR6 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR1_PINCLR7_Pos             (7UL)                     /*!< PINCLR7 (Bit 7)                                       */
#define GPIO_CLR1_PINCLR7_Msk             (0x80UL)                  /*!< PINCLR7 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR1_PINCLR8_Pos             (8UL)                     /*!< PINCLR8 (Bit 8)                                       */
#define GPIO_CLR1_PINCLR8_Msk             (0x100UL)                 /*!< PINCLR8 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR1_PINCLR9_Pos             (9UL)                     /*!< PINCLR9 (Bit 9)                                       */
#define GPIO_CLR1_PINCLR9_Msk             (0x200UL)                 /*!< PINCLR9 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR1_PINCLR10_Pos            (10UL)                    /*!< PINCLR10 (Bit 10)                                     */
#define GPIO_CLR1_PINCLR10_Msk            (0x400UL)                 /*!< PINCLR10 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR11_Pos            (11UL)                    /*!< PINCLR11 (Bit 11)                                     */
#define GPIO_CLR1_PINCLR11_Msk            (0x800UL)                 /*!< PINCLR11 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR12_Pos            (12UL)                    /*!< PINCLR12 (Bit 12)                                     */
#define GPIO_CLR1_PINCLR12_Msk            (0x1000UL)                /*!< PINCLR12 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR13_Pos            (13UL)                    /*!< PINCLR13 (Bit 13)                                     */
#define GPIO_CLR1_PINCLR13_Msk            (0x2000UL)                /*!< PINCLR13 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR14_Pos            (14UL)                    /*!< PINCLR14 (Bit 14)                                     */
#define GPIO_CLR1_PINCLR14_Msk            (0x4000UL)                /*!< PINCLR14 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR15_Pos            (15UL)                    /*!< PINCLR15 (Bit 15)                                     */
#define GPIO_CLR1_PINCLR15_Msk            (0x8000UL)                /*!< PINCLR15 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR16_Pos            (16UL)                    /*!< PINCLR16 (Bit 16)                                     */
#define GPIO_CLR1_PINCLR16_Msk            (0x10000UL)               /*!< PINCLR16 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR17_Pos            (17UL)                    /*!< PINCLR17 (Bit 17)                                     */
#define GPIO_CLR1_PINCLR17_Msk            (0x20000UL)               /*!< PINCLR17 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR18_Pos            (18UL)                    /*!< PINCLR18 (Bit 18)                                     */
#define GPIO_CLR1_PINCLR18_Msk            (0x40000UL)               /*!< PINCLR18 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR19_Pos            (19UL)                    /*!< PINCLR19 (Bit 19)                                     */
#define GPIO_CLR1_PINCLR19_Msk            (0x80000UL)               /*!< PINCLR19 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR20_Pos            (20UL)                    /*!< PINCLR20 (Bit 20)                                     */
#define GPIO_CLR1_PINCLR20_Msk            (0x100000UL)              /*!< PINCLR20 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR21_Pos            (21UL)                    /*!< PINCLR21 (Bit 21)                                     */
#define GPIO_CLR1_PINCLR21_Msk            (0x200000UL)              /*!< PINCLR21 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR22_Pos            (22UL)                    /*!< PINCLR22 (Bit 22)                                     */
#define GPIO_CLR1_PINCLR22_Msk            (0x400000UL)              /*!< PINCLR22 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR23_Pos            (23UL)                    /*!< PINCLR23 (Bit 23)                                     */
#define GPIO_CLR1_PINCLR23_Msk            (0x800000UL)              /*!< PINCLR23 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR24_Pos            (24UL)                    /*!< PINCLR24 (Bit 24)                                     */
#define GPIO_CLR1_PINCLR24_Msk            (0x1000000UL)             /*!< PINCLR24 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR25_Pos            (25UL)                    /*!< PINCLR25 (Bit 25)                                     */
#define GPIO_CLR1_PINCLR25_Msk            (0x2000000UL)             /*!< PINCLR25 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR26_Pos            (26UL)                    /*!< PINCLR26 (Bit 26)                                     */
#define GPIO_CLR1_PINCLR26_Msk            (0x4000000UL)             /*!< PINCLR26 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR27_Pos            (27UL)                    /*!< PINCLR27 (Bit 27)                                     */
#define GPIO_CLR1_PINCLR27_Msk            (0x8000000UL)             /*!< PINCLR27 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR28_Pos            (28UL)                    /*!< PINCLR28 (Bit 28)                                     */
#define GPIO_CLR1_PINCLR28_Msk            (0x10000000UL)            /*!< PINCLR28 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR29_Pos            (29UL)                    /*!< PINCLR29 (Bit 29)                                     */
#define GPIO_CLR1_PINCLR29_Msk            (0x20000000UL)            /*!< PINCLR29 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR30_Pos            (30UL)                    /*!< PINCLR30 (Bit 30)                                     */
#define GPIO_CLR1_PINCLR30_Msk            (0x40000000UL)            /*!< PINCLR30 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR1_PINCLR31_Pos            (31UL)                    /*!< PINCLR31 (Bit 31)                                     */
#define GPIO_CLR1_PINCLR31_Msk            (0x80000000UL)            /*!< PINCLR31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  CLR2  ========================================================== */
#define GPIO_CLR2_PINCLR0_Pos             (0UL)                     /*!< PINCLR0 (Bit 0)                                       */
#define GPIO_CLR2_PINCLR0_Msk             (0x1UL)                   /*!< PINCLR0 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR2_PINCLR1_Pos             (1UL)                     /*!< PINCLR1 (Bit 1)                                       */
#define GPIO_CLR2_PINCLR1_Msk             (0x2UL)                   /*!< PINCLR1 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR2_PINCLR2_Pos             (2UL)                     /*!< PINCLR2 (Bit 2)                                       */
#define GPIO_CLR2_PINCLR2_Msk             (0x4UL)                   /*!< PINCLR2 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR2_PINCLR3_Pos             (3UL)                     /*!< PINCLR3 (Bit 3)                                       */
#define GPIO_CLR2_PINCLR3_Msk             (0x8UL)                   /*!< PINCLR3 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR2_PINCLR4_Pos             (4UL)                     /*!< PINCLR4 (Bit 4)                                       */
#define GPIO_CLR2_PINCLR4_Msk             (0x10UL)                  /*!< PINCLR4 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR2_PINCLR5_Pos             (5UL)                     /*!< PINCLR5 (Bit 5)                                       */
#define GPIO_CLR2_PINCLR5_Msk             (0x20UL)                  /*!< PINCLR5 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR2_PINCLR6_Pos             (6UL)                     /*!< PINCLR6 (Bit 6)                                       */
#define GPIO_CLR2_PINCLR6_Msk             (0x40UL)                  /*!< PINCLR6 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR2_PINCLR7_Pos             (7UL)                     /*!< PINCLR7 (Bit 7)                                       */
#define GPIO_CLR2_PINCLR7_Msk             (0x80UL)                  /*!< PINCLR7 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR2_PINCLR8_Pos             (8UL)                     /*!< PINCLR8 (Bit 8)                                       */
#define GPIO_CLR2_PINCLR8_Msk             (0x100UL)                 /*!< PINCLR8 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR2_PINCLR9_Pos             (9UL)                     /*!< PINCLR9 (Bit 9)                                       */
#define GPIO_CLR2_PINCLR9_Msk             (0x200UL)                 /*!< PINCLR9 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR2_PINCLR10_Pos            (10UL)                    /*!< PINCLR10 (Bit 10)                                     */
#define GPIO_CLR2_PINCLR10_Msk            (0x400UL)                 /*!< PINCLR10 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR11_Pos            (11UL)                    /*!< PINCLR11 (Bit 11)                                     */
#define GPIO_CLR2_PINCLR11_Msk            (0x800UL)                 /*!< PINCLR11 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR12_Pos            (12UL)                    /*!< PINCLR12 (Bit 12)                                     */
#define GPIO_CLR2_PINCLR12_Msk            (0x1000UL)                /*!< PINCLR12 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR13_Pos            (13UL)                    /*!< PINCLR13 (Bit 13)                                     */
#define GPIO_CLR2_PINCLR13_Msk            (0x2000UL)                /*!< PINCLR13 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR14_Pos            (14UL)                    /*!< PINCLR14 (Bit 14)                                     */
#define GPIO_CLR2_PINCLR14_Msk            (0x4000UL)                /*!< PINCLR14 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR15_Pos            (15UL)                    /*!< PINCLR15 (Bit 15)                                     */
#define GPIO_CLR2_PINCLR15_Msk            (0x8000UL)                /*!< PINCLR15 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR16_Pos            (16UL)                    /*!< PINCLR16 (Bit 16)                                     */
#define GPIO_CLR2_PINCLR16_Msk            (0x10000UL)               /*!< PINCLR16 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR17_Pos            (17UL)                    /*!< PINCLR17 (Bit 17)                                     */
#define GPIO_CLR2_PINCLR17_Msk            (0x20000UL)               /*!< PINCLR17 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR18_Pos            (18UL)                    /*!< PINCLR18 (Bit 18)                                     */
#define GPIO_CLR2_PINCLR18_Msk            (0x40000UL)               /*!< PINCLR18 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR19_Pos            (19UL)                    /*!< PINCLR19 (Bit 19)                                     */
#define GPIO_CLR2_PINCLR19_Msk            (0x80000UL)               /*!< PINCLR19 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR20_Pos            (20UL)                    /*!< PINCLR20 (Bit 20)                                     */
#define GPIO_CLR2_PINCLR20_Msk            (0x100000UL)              /*!< PINCLR20 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR21_Pos            (21UL)                    /*!< PINCLR21 (Bit 21)                                     */
#define GPIO_CLR2_PINCLR21_Msk            (0x200000UL)              /*!< PINCLR21 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR22_Pos            (22UL)                    /*!< PINCLR22 (Bit 22)                                     */
#define GPIO_CLR2_PINCLR22_Msk            (0x400000UL)              /*!< PINCLR22 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR23_Pos            (23UL)                    /*!< PINCLR23 (Bit 23)                                     */
#define GPIO_CLR2_PINCLR23_Msk            (0x800000UL)              /*!< PINCLR23 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR24_Pos            (24UL)                    /*!< PINCLR24 (Bit 24)                                     */
#define GPIO_CLR2_PINCLR24_Msk            (0x1000000UL)             /*!< PINCLR24 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR25_Pos            (25UL)                    /*!< PINCLR25 (Bit 25)                                     */
#define GPIO_CLR2_PINCLR25_Msk            (0x2000000UL)             /*!< PINCLR25 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR26_Pos            (26UL)                    /*!< PINCLR26 (Bit 26)                                     */
#define GPIO_CLR2_PINCLR26_Msk            (0x4000000UL)             /*!< PINCLR26 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR27_Pos            (27UL)                    /*!< PINCLR27 (Bit 27)                                     */
#define GPIO_CLR2_PINCLR27_Msk            (0x8000000UL)             /*!< PINCLR27 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR28_Pos            (28UL)                    /*!< PINCLR28 (Bit 28)                                     */
#define GPIO_CLR2_PINCLR28_Msk            (0x10000000UL)            /*!< PINCLR28 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR29_Pos            (29UL)                    /*!< PINCLR29 (Bit 29)                                     */
#define GPIO_CLR2_PINCLR29_Msk            (0x20000000UL)            /*!< PINCLR29 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR30_Pos            (30UL)                    /*!< PINCLR30 (Bit 30)                                     */
#define GPIO_CLR2_PINCLR30_Msk            (0x40000000UL)            /*!< PINCLR30 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR2_PINCLR31_Pos            (31UL)                    /*!< PINCLR31 (Bit 31)                                     */
#define GPIO_CLR2_PINCLR31_Msk            (0x80000000UL)            /*!< PINCLR31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  CLR3  ========================================================== */
#define GPIO_CLR3_PINCLR0_Pos             (0UL)                     /*!< PINCLR0 (Bit 0)                                       */
#define GPIO_CLR3_PINCLR0_Msk             (0x1UL)                   /*!< PINCLR0 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR3_PINCLR1_Pos             (1UL)                     /*!< PINCLR1 (Bit 1)                                       */
#define GPIO_CLR3_PINCLR1_Msk             (0x2UL)                   /*!< PINCLR1 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR3_PINCLR2_Pos             (2UL)                     /*!< PINCLR2 (Bit 2)                                       */
#define GPIO_CLR3_PINCLR2_Msk             (0x4UL)                   /*!< PINCLR2 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR3_PINCLR3_Pos             (3UL)                     /*!< PINCLR3 (Bit 3)                                       */
#define GPIO_CLR3_PINCLR3_Msk             (0x8UL)                   /*!< PINCLR3 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR3_PINCLR4_Pos             (4UL)                     /*!< PINCLR4 (Bit 4)                                       */
#define GPIO_CLR3_PINCLR4_Msk             (0x10UL)                  /*!< PINCLR4 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR3_PINCLR5_Pos             (5UL)                     /*!< PINCLR5 (Bit 5)                                       */
#define GPIO_CLR3_PINCLR5_Msk             (0x20UL)                  /*!< PINCLR5 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR3_PINCLR6_Pos             (6UL)                     /*!< PINCLR6 (Bit 6)                                       */
#define GPIO_CLR3_PINCLR6_Msk             (0x40UL)                  /*!< PINCLR6 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR3_PINCLR7_Pos             (7UL)                     /*!< PINCLR7 (Bit 7)                                       */
#define GPIO_CLR3_PINCLR7_Msk             (0x80UL)                  /*!< PINCLR7 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR3_PINCLR8_Pos             (8UL)                     /*!< PINCLR8 (Bit 8)                                       */
#define GPIO_CLR3_PINCLR8_Msk             (0x100UL)                 /*!< PINCLR8 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR3_PINCLR9_Pos             (9UL)                     /*!< PINCLR9 (Bit 9)                                       */
#define GPIO_CLR3_PINCLR9_Msk             (0x200UL)                 /*!< PINCLR9 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR3_PINCLR10_Pos            (10UL)                    /*!< PINCLR10 (Bit 10)                                     */
#define GPIO_CLR3_PINCLR10_Msk            (0x400UL)                 /*!< PINCLR10 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR11_Pos            (11UL)                    /*!< PINCLR11 (Bit 11)                                     */
#define GPIO_CLR3_PINCLR11_Msk            (0x800UL)                 /*!< PINCLR11 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR12_Pos            (12UL)                    /*!< PINCLR12 (Bit 12)                                     */
#define GPIO_CLR3_PINCLR12_Msk            (0x1000UL)                /*!< PINCLR12 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR13_Pos            (13UL)                    /*!< PINCLR13 (Bit 13)                                     */
#define GPIO_CLR3_PINCLR13_Msk            (0x2000UL)                /*!< PINCLR13 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR14_Pos            (14UL)                    /*!< PINCLR14 (Bit 14)                                     */
#define GPIO_CLR3_PINCLR14_Msk            (0x4000UL)                /*!< PINCLR14 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR15_Pos            (15UL)                    /*!< PINCLR15 (Bit 15)                                     */
#define GPIO_CLR3_PINCLR15_Msk            (0x8000UL)                /*!< PINCLR15 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR16_Pos            (16UL)                    /*!< PINCLR16 (Bit 16)                                     */
#define GPIO_CLR3_PINCLR16_Msk            (0x10000UL)               /*!< PINCLR16 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR17_Pos            (17UL)                    /*!< PINCLR17 (Bit 17)                                     */
#define GPIO_CLR3_PINCLR17_Msk            (0x20000UL)               /*!< PINCLR17 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR18_Pos            (18UL)                    /*!< PINCLR18 (Bit 18)                                     */
#define GPIO_CLR3_PINCLR18_Msk            (0x40000UL)               /*!< PINCLR18 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR19_Pos            (19UL)                    /*!< PINCLR19 (Bit 19)                                     */
#define GPIO_CLR3_PINCLR19_Msk            (0x80000UL)               /*!< PINCLR19 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR20_Pos            (20UL)                    /*!< PINCLR20 (Bit 20)                                     */
#define GPIO_CLR3_PINCLR20_Msk            (0x100000UL)              /*!< PINCLR20 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR21_Pos            (21UL)                    /*!< PINCLR21 (Bit 21)                                     */
#define GPIO_CLR3_PINCLR21_Msk            (0x200000UL)              /*!< PINCLR21 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR22_Pos            (22UL)                    /*!< PINCLR22 (Bit 22)                                     */
#define GPIO_CLR3_PINCLR22_Msk            (0x400000UL)              /*!< PINCLR22 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR23_Pos            (23UL)                    /*!< PINCLR23 (Bit 23)                                     */
#define GPIO_CLR3_PINCLR23_Msk            (0x800000UL)              /*!< PINCLR23 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR24_Pos            (24UL)                    /*!< PINCLR24 (Bit 24)                                     */
#define GPIO_CLR3_PINCLR24_Msk            (0x1000000UL)             /*!< PINCLR24 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR25_Pos            (25UL)                    /*!< PINCLR25 (Bit 25)                                     */
#define GPIO_CLR3_PINCLR25_Msk            (0x2000000UL)             /*!< PINCLR25 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR26_Pos            (26UL)                    /*!< PINCLR26 (Bit 26)                                     */
#define GPIO_CLR3_PINCLR26_Msk            (0x4000000UL)             /*!< PINCLR26 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR27_Pos            (27UL)                    /*!< PINCLR27 (Bit 27)                                     */
#define GPIO_CLR3_PINCLR27_Msk            (0x8000000UL)             /*!< PINCLR27 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR28_Pos            (28UL)                    /*!< PINCLR28 (Bit 28)                                     */
#define GPIO_CLR3_PINCLR28_Msk            (0x10000000UL)            /*!< PINCLR28 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR29_Pos            (29UL)                    /*!< PINCLR29 (Bit 29)                                     */
#define GPIO_CLR3_PINCLR29_Msk            (0x20000000UL)            /*!< PINCLR29 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR30_Pos            (30UL)                    /*!< PINCLR30 (Bit 30)                                     */
#define GPIO_CLR3_PINCLR30_Msk            (0x40000000UL)            /*!< PINCLR30 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR3_PINCLR31_Pos            (31UL)                    /*!< PINCLR31 (Bit 31)                                     */
#define GPIO_CLR3_PINCLR31_Msk            (0x80000000UL)            /*!< PINCLR31 (Bitfield-Mask: 0x01)                        */
/* =========================================================  CLR4  ========================================================== */
#define GPIO_CLR4_PINCLR0_Pos             (0UL)                     /*!< PINCLR0 (Bit 0)                                       */
#define GPIO_CLR4_PINCLR0_Msk             (0x1UL)                   /*!< PINCLR0 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR4_PINCLR1_Pos             (1UL)                     /*!< PINCLR1 (Bit 1)                                       */
#define GPIO_CLR4_PINCLR1_Msk             (0x2UL)                   /*!< PINCLR1 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR4_PINCLR2_Pos             (2UL)                     /*!< PINCLR2 (Bit 2)                                       */
#define GPIO_CLR4_PINCLR2_Msk             (0x4UL)                   /*!< PINCLR2 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR4_PINCLR3_Pos             (3UL)                     /*!< PINCLR3 (Bit 3)                                       */
#define GPIO_CLR4_PINCLR3_Msk             (0x8UL)                   /*!< PINCLR3 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR4_PINCLR4_Pos             (4UL)                     /*!< PINCLR4 (Bit 4)                                       */
#define GPIO_CLR4_PINCLR4_Msk             (0x10UL)                  /*!< PINCLR4 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR4_PINCLR5_Pos             (5UL)                     /*!< PINCLR5 (Bit 5)                                       */
#define GPIO_CLR4_PINCLR5_Msk             (0x20UL)                  /*!< PINCLR5 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR4_PINCLR6_Pos             (6UL)                     /*!< PINCLR6 (Bit 6)                                       */
#define GPIO_CLR4_PINCLR6_Msk             (0x40UL)                  /*!< PINCLR6 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR4_PINCLR7_Pos             (7UL)                     /*!< PINCLR7 (Bit 7)                                       */
#define GPIO_CLR4_PINCLR7_Msk             (0x80UL)                  /*!< PINCLR7 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR4_PINCLR8_Pos             (8UL)                     /*!< PINCLR8 (Bit 8)                                       */
#define GPIO_CLR4_PINCLR8_Msk             (0x100UL)                 /*!< PINCLR8 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR4_PINCLR9_Pos             (9UL)                     /*!< PINCLR9 (Bit 9)                                       */
#define GPIO_CLR4_PINCLR9_Msk             (0x200UL)                 /*!< PINCLR9 (Bitfield-Mask: 0x01)                         */
#define GPIO_CLR4_PINCLR10_Pos            (10UL)                    /*!< PINCLR10 (Bit 10)                                     */
#define GPIO_CLR4_PINCLR10_Msk            (0x400UL)                 /*!< PINCLR10 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR11_Pos            (11UL)                    /*!< PINCLR11 (Bit 11)                                     */
#define GPIO_CLR4_PINCLR11_Msk            (0x800UL)                 /*!< PINCLR11 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR12_Pos            (12UL)                    /*!< PINCLR12 (Bit 12)                                     */
#define GPIO_CLR4_PINCLR12_Msk            (0x1000UL)                /*!< PINCLR12 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR13_Pos            (13UL)                    /*!< PINCLR13 (Bit 13)                                     */
#define GPIO_CLR4_PINCLR13_Msk            (0x2000UL)                /*!< PINCLR13 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR14_Pos            (14UL)                    /*!< PINCLR14 (Bit 14)                                     */
#define GPIO_CLR4_PINCLR14_Msk            (0x4000UL)                /*!< PINCLR14 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR15_Pos            (15UL)                    /*!< PINCLR15 (Bit 15)                                     */
#define GPIO_CLR4_PINCLR15_Msk            (0x8000UL)                /*!< PINCLR15 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR16_Pos            (16UL)                    /*!< PINCLR16 (Bit 16)                                     */
#define GPIO_CLR4_PINCLR16_Msk            (0x10000UL)               /*!< PINCLR16 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR17_Pos            (17UL)                    /*!< PINCLR17 (Bit 17)                                     */
#define GPIO_CLR4_PINCLR17_Msk            (0x20000UL)               /*!< PINCLR17 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR18_Pos            (18UL)                    /*!< PINCLR18 (Bit 18)                                     */
#define GPIO_CLR4_PINCLR18_Msk            (0x40000UL)               /*!< PINCLR18 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR19_Pos            (19UL)                    /*!< PINCLR19 (Bit 19)                                     */
#define GPIO_CLR4_PINCLR19_Msk            (0x80000UL)               /*!< PINCLR19 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR20_Pos            (20UL)                    /*!< PINCLR20 (Bit 20)                                     */
#define GPIO_CLR4_PINCLR20_Msk            (0x100000UL)              /*!< PINCLR20 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR21_Pos            (21UL)                    /*!< PINCLR21 (Bit 21)                                     */
#define GPIO_CLR4_PINCLR21_Msk            (0x200000UL)              /*!< PINCLR21 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR22_Pos            (22UL)                    /*!< PINCLR22 (Bit 22)                                     */
#define GPIO_CLR4_PINCLR22_Msk            (0x400000UL)              /*!< PINCLR22 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR23_Pos            (23UL)                    /*!< PINCLR23 (Bit 23)                                     */
#define GPIO_CLR4_PINCLR23_Msk            (0x800000UL)              /*!< PINCLR23 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR24_Pos            (24UL)                    /*!< PINCLR24 (Bit 24)                                     */
#define GPIO_CLR4_PINCLR24_Msk            (0x1000000UL)             /*!< PINCLR24 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR25_Pos            (25UL)                    /*!< PINCLR25 (Bit 25)                                     */
#define GPIO_CLR4_PINCLR25_Msk            (0x2000000UL)             /*!< PINCLR25 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR26_Pos            (26UL)                    /*!< PINCLR26 (Bit 26)                                     */
#define GPIO_CLR4_PINCLR26_Msk            (0x4000000UL)             /*!< PINCLR26 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR27_Pos            (27UL)                    /*!< PINCLR27 (Bit 27)                                     */
#define GPIO_CLR4_PINCLR27_Msk            (0x8000000UL)             /*!< PINCLR27 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR28_Pos            (28UL)                    /*!< PINCLR28 (Bit 28)                                     */
#define GPIO_CLR4_PINCLR28_Msk            (0x10000000UL)            /*!< PINCLR28 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR29_Pos            (29UL)                    /*!< PINCLR29 (Bit 29)                                     */
#define GPIO_CLR4_PINCLR29_Msk            (0x20000000UL)            /*!< PINCLR29 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR30_Pos            (30UL)                    /*!< PINCLR30 (Bit 30)                                     */
#define GPIO_CLR4_PINCLR30_Msk            (0x40000000UL)            /*!< PINCLR30 (Bitfield-Mask: 0x01)                        */
#define GPIO_CLR4_PINCLR31_Pos            (31UL)                    /*!< PINCLR31 (Bit 31)                                     */
#define GPIO_CLR4_PINCLR31_Msk            (0x80000000UL)            /*!< PINCLR31 (Bitfield-Mask: 0x01)                        */

/** @} */ /* End of group PosMask_peripherals */


#ifdef __cplusplus
}
#endif

#endif /* LPC176X5X_H */


/** @} */ /* End of group LPC176x5x */

/** @} */ /* End of group  */
