#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x55f61e2a5230 .scope module, "DMATestBench" "DMATestBench" 2 13;
 .timescale -12 -12;
v0x55f61e2de220_0 .var "ciN", 7 0;
v0x55f61e2de300_0 .var "clock", 0 0;
v0x55f61e2de3f0_0 .net "done", 0 0, L_0x55f61e2ae8f0;  1 drivers
v0x55f61e2de4c0_0 .var "reset", 0 0;
v0x55f61e2de590_0 .net "result", 31 0, L_0x55f61e2ef900;  1 drivers
v0x55f61e2de680_0 .var "start", 0 0;
v0x55f61e2de750_0 .var "valueA", 31 0;
v0x55f61e2de820_0 .var "valueB", 31 0;
S_0x55f61e2ae080 .scope module, "DUT" "ramDmaCi" 2 26, 3 10 0, S_0x55f61e2a5230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "busOut_request";
    .port_info 9 /INPUT 1 "busIn_grants";
    .port_info 10 /INPUT 32 "busIn_address_data";
    .port_info 11 /INPUT 1 "busIn_end_transaction";
    .port_info 12 /INPUT 1 "busIn_data_valid";
    .port_info 13 /INPUT 1 "busIn_busy";
    .port_info 14 /INPUT 1 "busIn_error";
    .port_info 15 /OUTPUT 32 "busOut_address_data";
    .port_info 16 /OUTPUT 8 "busOut_burst_size";
    .port_info 17 /OUTPUT 1 "busOut_read_n_write";
    .port_info 18 /OUTPUT 1 "butOut_begin_transaction";
    .port_info 19 /OUTPUT 1 "busOut_end_transaction";
    .port_info 20 /OUTPUT 1 "busOut_data_valid";
    .port_info 21 /OUTPUT 1 "busOut_busy";
    .port_info 22 /OUTPUT 1 "busOut_error";
P_0x55f61e2aad80 .param/l "customId" 0 3 10, C4<00001011>;
L_0x55f61e264df0 .functor AND 1, L_0x55f61e2ef070, L_0x55f61e2dea80, C4<1>, C4<1>;
L_0x55f61e263f30 .functor AND 1, L_0x55f61e2ef280, L_0x55f61e264df0, C4<1>, C4<1>;
L_0x55f61e263100 .functor NOT 1, L_0x55f61e264df0, C4<0>, C4<0>, C4<0>;
L_0x55f61e25bba0 .functor OR 1, L_0x55f61e263f30, L_0x55f61e263100, C4<0>, C4<0>;
L_0x55f61e2ae8f0 .functor AND 1, L_0x55f61e2ef720, L_0x55f61e2dea80, C4<1>, C4<1>;
L_0x55f61e2b8d10 .functor NOT 1, v0x55f61e2de300_0, C4<0>, C4<0>, C4<0>;
L_0x7f720a6f4018 .functor BUFT 1, C4<00001011>, C4<0>, C4<0>, C4<0>;
v0x55f61e2d9e10_0 .net/2u *"_ivl_0", 7 0, L_0x7f720a6f4018;  1 drivers
v0x55f61e2d9f10_0 .net *"_ivl_13", 21 0, L_0x55f61e2dedd0;  1 drivers
v0x55f61e2d9ff0_0 .net *"_ivl_14", 31 0, L_0x55f61e2def00;  1 drivers
L_0x7f720a6f40a8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x55f61e2da0b0_0 .net *"_ivl_17", 9 0, L_0x7f720a6f40a8;  1 drivers
L_0x7f720a6f40f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f61e2da190_0 .net/2u *"_ivl_18", 31 0, L_0x7f720a6f40f0;  1 drivers
v0x55f61e2da270_0 .net *"_ivl_2", 0 0, L_0x55f61e2de910;  1 drivers
v0x55f61e2da330_0 .net *"_ivl_20", 0 0, L_0x55f61e2ef070;  1 drivers
v0x55f61e2da3f0_0 .net *"_ivl_25", 0 0, L_0x55f61e2ef280;  1 drivers
L_0x7f720a6f4060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f61e2da4d0_0 .net/2u *"_ivl_4", 0 0, L_0x7f720a6f4060;  1 drivers
v0x55f61e2da640_0 .net *"_ivl_40", 0 0, L_0x55f61e263100;  1 drivers
v0x55f61e2da720_0 .net *"_ivl_42", 0 0, L_0x55f61e25bba0;  1 drivers
L_0x7f720a6f42e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f61e2da800_0 .net/2u *"_ivl_44", 0 0, L_0x7f720a6f42e8;  1 drivers
v0x55f61e2da8e0_0 .net *"_ivl_46", 0 0, L_0x55f61e2ef720;  1 drivers
L_0x7f720a6f4330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f61e2da9c0_0 .net/2u *"_ivl_50", 31 0, L_0x7f720a6f4330;  1 drivers
L_0x7f720a6f4450 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x55f61e2daaa0_0 .net/2u *"_ivl_64", 2 0, L_0x7f720a6f4450;  1 drivers
L_0x7f720a6f41c8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f720ac76048 .resolv tri, L_0x7f720a6f41c8, v0x55f61e2b96e0_0;
v0x55f61e2dab80_0 .net8 "block_size", 9 0, RS_0x7f720ac76048;  2 drivers
L_0x7f720a6f4210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f720ac760a8 .resolv tri, L_0x7f720a6f4210, v0x55f61e265680_0;
v0x55f61e2dac40_0 .net8 "burst_size", 7 0, RS_0x7f720ac760a8;  2 drivers
o0x7f720ac760d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f61e2dace0_0 .net "busIn_address_data", 31 0, o0x7f720ac760d8;  0 drivers
o0x7f720ac76108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f61e2dad80_0 .net "busIn_busy", 0 0, o0x7f720ac76108;  0 drivers
o0x7f720ac76138 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f61e2dae20_0 .net "busIn_data_valid", 0 0, o0x7f720ac76138;  0 drivers
o0x7f720ac76168 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f61e2daef0_0 .net "busIn_end_transaction", 0 0, o0x7f720ac76168;  0 drivers
o0x7f720ac76198 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f61e2dafc0_0 .net "busIn_error", 0 0, o0x7f720ac76198;  0 drivers
o0x7f720ac761c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f61e2db090_0 .net "busIn_grants", 0 0, o0x7f720ac761c8;  0 drivers
o0x7f720ac761f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f61e2db160_0 .net "busOut_address_data", 31 0, o0x7f720ac761f8;  0 drivers
o0x7f720ac76228 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55f61e2db230_0 .net "busOut_burst_size", 7 0, o0x7f720ac76228;  0 drivers
o0x7f720ac76258 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f61e2db300_0 .net "busOut_busy", 0 0, o0x7f720ac76258;  0 drivers
o0x7f720ac76288 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f61e2db3d0_0 .net "busOut_data_valid", 0 0, o0x7f720ac76288;  0 drivers
o0x7f720ac762b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f61e2db4a0_0 .net "busOut_end_transaction", 0 0, o0x7f720ac762b8;  0 drivers
o0x7f720ac762e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f61e2db570_0 .net "busOut_error", 0 0, o0x7f720ac762e8;  0 drivers
o0x7f720ac76318 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f61e2db640_0 .net "busOut_read_n_write", 0 0, o0x7f720ac76318;  0 drivers
v0x55f61e2db710_0 .net "busOut_request", 0 0, v0x55f61e2d8150_0;  1 drivers
L_0x7f720a6f4138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f720ac763a8 .resolv tri, L_0x7f720a6f4138, v0x55f61e2d8210_0;
v0x55f61e2db7e0_0 .net8 "bus_start_address", 31 0, RS_0x7f720ac763a8;  2 drivers
o0x7f720ac763d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f61e2db8b0_0 .net "butOut_begin_transaction", 0 0, o0x7f720ac763d8;  0 drivers
v0x55f61e2db980_0 .net "ciN", 7 0, v0x55f61e2de220_0;  1 drivers
v0x55f61e2dba20_0 .net "clock", 0 0, v0x55f61e2de300_0;  1 drivers
L_0x7f720a6f4258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
RS_0x7f720ac76438 .resolv tri, L_0x7f720a6f4258, v0x55f61e2d8490_0;
v0x55f61e2dbaf0_0 .net8 "control_register", 1 0, RS_0x7f720ac76438;  2 drivers
v0x55f61e2dbbc0_0 .net "done", 0 0, L_0x55f61e2ae8f0;  alias, 1 drivers
v0x55f61e2dbc60_0 .net "enWR", 0 0, L_0x55f61e264df0;  1 drivers
L_0x7f720a6f4180 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f720ac764c8 .resolv tri, L_0x7f720a6f4180, v0x55f61e2d8730_0;
v0x55f61e2dbd00_0 .net8 "memory_start_address", 8 0, RS_0x7f720ac764c8;  2 drivers
v0x55f61e2dbdd0_0 .net "read_b", 0 0, L_0x55f61e2ded00;  1 drivers
v0x55f61e2dbe70_0 .var "read_done", 0 0;
v0x55f61e2dbf10_0 .var "resTemp", 31 0;
v0x55f61e2dbfb0_0 .net "reset", 0 0, v0x55f61e2de4c0_0;  1 drivers
v0x55f61e2dc050_0 .net "result", 31 0, L_0x55f61e2ef900;  alias, 1 drivers
v0x55f61e2dc0f0_0 .net "resultSRAM_CPU", 31 0, v0x55f61e2d9870_0;  1 drivers
v0x55f61e2dc1c0_0 .net "resultSRAM_DMA", 31 0, v0x55f61e2d9950_0;  1 drivers
v0x55f61e2dc290_0 .net "s_isMyCi", 0 0, L_0x55f61e2dea80;  1 drivers
v0x55f61e2dc330_0 .net "start", 0 0, v0x55f61e2de680_0;  1 drivers
v0x55f61e2dc3d0_0 .net "state", 2 0, L_0x55f61e2dec10;  1 drivers
L_0x7f720a6f42a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
RS_0x7f720ac76558 .resolv tri, L_0x7f720a6f42a0, v0x55f61e2d89d0_0;
v0x55f61e2dc490_0 .net8 "status_register", 1 0, RS_0x7f720ac76558;  2 drivers
v0x55f61e2dc580_0 .net "valueA", 31 0, v0x55f61e2de750_0;  1 drivers
v0x55f61e2dc640_0 .net "valueB", 31 0, v0x55f61e2de820_0;  1 drivers
v0x55f61e2dc730_0 .net "writeEnableA", 0 0, L_0x55f61e263f30;  1 drivers
L_0x55f61e2de910 .cmp/eq 8, v0x55f61e2de220_0, L_0x7f720a6f4018;
L_0x55f61e2dea80 .functor MUXZ 1, L_0x7f720a6f4060, v0x55f61e2de680_0, L_0x55f61e2de910, C4<>;
L_0x55f61e2dec10 .part v0x55f61e2de750_0, 10, 3;
L_0x55f61e2ded00 .part v0x55f61e2de750_0, 9, 1;
L_0x55f61e2dedd0 .part v0x55f61e2de750_0, 10, 22;
L_0x55f61e2def00 .concat [ 22 10 0 0], L_0x55f61e2dedd0, L_0x7f720a6f40a8;
L_0x55f61e2ef070 .cmp/eq 32, L_0x55f61e2def00, L_0x7f720a6f40f0;
L_0x55f61e2ef280 .part v0x55f61e2de750_0, 9, 1;
L_0x55f61e2ef720 .functor MUXZ 1, v0x55f61e2dbe70_0, L_0x7f720a6f42e8, L_0x55f61e25bba0, C4<>;
L_0x55f61e2ef900 .functor MUXZ 32, L_0x7f720a6f4330, v0x55f61e2d9870_0, L_0x55f61e2ae8f0, C4<>;
L_0x55f61e2efae0 .part v0x55f61e2de750_0, 0, 9;
L_0x55f61e2efe20 .functor MUXZ 3, L_0x7f720a6f4450, L_0x55f61e2dec10, L_0x55f61e2ded00, C4<>;
S_0x55f61e22e6c0 .scope module, "DMA" "DMAController" 3 161, 4 4 0, S_0x55f61e2ae080;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "state";
    .port_info 1 /INPUT 32 "data_valueB";
    .port_info 2 /OUTPUT 1 "busOut_request";
    .port_info 3 /INPUT 1 "busIn_grants";
    .port_info 4 /OUTPUT 32 "bus_start_address_out";
    .port_info 5 /OUTPUT 9 "memory_start_address_out";
    .port_info 6 /OUTPUT 10 "block_size_out";
    .port_info 7 /OUTPUT 8 "burst_size_out";
    .port_info 8 /OUTPUT 2 "control_register_out";
    .port_info 9 /OUTPUT 2 "status_register_out";
    .port_info 10 /INPUT 32 "busIn_address_data";
    .port_info 11 /INPUT 1 "busIn_end_transaction";
    .port_info 12 /INPUT 1 "busIn_data_valid";
    .port_info 13 /INPUT 1 "busIn_busy";
    .port_info 14 /INPUT 1 "busIn_error";
    .port_info 15 /OUTPUT 32 "busOut_address_data";
    .port_info 16 /OUTPUT 8 "busOut_burst_size";
    .port_info 17 /OUTPUT 1 "busOut_read_n_write";
    .port_info 18 /OUTPUT 1 "butOut_begin_transaction";
    .port_info 19 /OUTPUT 1 "busOut_end_transaction";
    .port_info 20 /OUTPUT 1 "busOut_data_valid";
    .port_info 21 /OUTPUT 1 "busOut_busy";
    .port_info 22 /OUTPUT 1 "busOut_error";
P_0x55f61e2af8e0 .param/l "RW_BLOCK_SIZE" 0 4 46, C4<011>;
P_0x55f61e2af920 .param/l "RW_BURST_SIZE" 0 4 47, C4<100>;
P_0x55f61e2af960 .param/l "RW_BUS_START_ADD" 0 4 44, C4<001>;
P_0x55f61e2af9a0 .param/l "RW_MEMORY_START_ADD" 0 4 45, C4<010>;
P_0x55f61e2af9e0 .param/l "RW_STATUS_CTRL_REG" 0 4 48, C4<101>;
v0x55f61e2b96e0_0 .var "block_size", 9 0;
v0x55f61e265f10_0 .net8 "block_size_out", 9 0, RS_0x7f720ac76048;  alias, 2 drivers
v0x55f61e265680_0 .var "burst_size", 7 0;
v0x55f61e264700_0 .net8 "burst_size_out", 7 0, RS_0x7f720ac760a8;  alias, 2 drivers
v0x55f61e263900_0 .net "busIn_address_data", 31 0, o0x7f720ac760d8;  alias, 0 drivers
v0x55f61e262ad0_0 .net "busIn_busy", 0 0, o0x7f720ac76108;  alias, 0 drivers
v0x55f61e2aea10_0 .net "busIn_data_valid", 0 0, o0x7f720ac76138;  alias, 0 drivers
v0x55f61e2d7990_0 .net "busIn_end_transaction", 0 0, o0x7f720ac76168;  alias, 0 drivers
v0x55f61e2d7a50_0 .net "busIn_error", 0 0, o0x7f720ac76198;  alias, 0 drivers
v0x55f61e2d7b10_0 .net "busIn_grants", 0 0, o0x7f720ac761c8;  alias, 0 drivers
v0x55f61e2d7bd0_0 .net "busOut_address_data", 31 0, o0x7f720ac761f8;  alias, 0 drivers
v0x55f61e2d7cb0_0 .net "busOut_burst_size", 7 0, o0x7f720ac76228;  alias, 0 drivers
v0x55f61e2d7d90_0 .net "busOut_busy", 0 0, o0x7f720ac76258;  alias, 0 drivers
v0x55f61e2d7e50_0 .net "busOut_data_valid", 0 0, o0x7f720ac76288;  alias, 0 drivers
v0x55f61e2d7f10_0 .net "busOut_end_transaction", 0 0, o0x7f720ac762b8;  alias, 0 drivers
v0x55f61e2d7fd0_0 .net "busOut_error", 0 0, o0x7f720ac762e8;  alias, 0 drivers
v0x55f61e2d8090_0 .net "busOut_read_n_write", 0 0, o0x7f720ac76318;  alias, 0 drivers
v0x55f61e2d8150_0 .var "busOut_request", 0 0;
v0x55f61e2d8210_0 .var "bus_start_address", 31 0;
v0x55f61e2d82f0_0 .net8 "bus_start_address_out", 31 0, RS_0x7f720ac763a8;  alias, 2 drivers
v0x55f61e2d83d0_0 .net "butOut_begin_transaction", 0 0, o0x7f720ac763d8;  alias, 0 drivers
v0x55f61e2d8490_0 .var "control_register", 1 0;
v0x55f61e2d8570_0 .net8 "control_register_out", 1 0, RS_0x7f720ac76438;  alias, 2 drivers
o0x7f720ac76468 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f61e2d8650_0 .net "data_valueB", 31 0, o0x7f720ac76468;  0 drivers
v0x55f61e2d8730_0 .var "memory_start_address", 8 0;
v0x55f61e2d8810_0 .net8 "memory_start_address_out", 8 0, RS_0x7f720ac764c8;  alias, 2 drivers
v0x55f61e2d88f0_0 .net "state", 2 0, L_0x55f61e2efe20;  1 drivers
v0x55f61e2d89d0_0 .var "status_register", 1 0;
v0x55f61e2d8ab0_0 .net8 "status_register_out", 1 0, RS_0x7f720ac76558;  alias, 2 drivers
E_0x55f61e28da30 .event anyedge, v0x55f61e2d88f0_0, v0x55f61e2d8650_0;
S_0x55f61e2d8e70 .scope module, "SSRAM" "dualPortSSRAM" 3 146, 5 2 0, S_0x55f61e2ae080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x55f61e2d9020 .param/l "bitwidth" 0 5 2, +C4<00000000000000000000000000100000>;
P_0x55f61e2d9060 .param/l "nrOfEntries" 0 5 3, +C4<00000000000000000000001000000000>;
P_0x55f61e2d90a0 .param/l "readAfterWrite" 0 5 4, +C4<00000000000000000000000000000000>;
v0x55f61e2d9320_0 .net "addressA", 8 0, L_0x55f61e2efae0;  1 drivers
L_0x7f720a6f43c0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55f61e2d9420_0 .net "addressB", 8 0, L_0x7f720a6f43c0;  1 drivers
v0x55f61e2d9500_0 .net "clockA", 0 0, v0x55f61e2de300_0;  alias, 1 drivers
v0x55f61e2d95a0_0 .net "clockB", 0 0, L_0x55f61e2b8d10;  1 drivers
v0x55f61e2d9660_0 .net "dataInA", 31 0, v0x55f61e2de820_0;  alias, 1 drivers
L_0x7f720a6f4408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f61e2d9790_0 .net "dataInB", 31 0, L_0x7f720a6f4408;  1 drivers
v0x55f61e2d9870_0 .var "dataOutA", 31 0;
v0x55f61e2d9950_0 .var "dataOutB", 31 0;
v0x55f61e2d9a30 .array "memoryContent", 0 511, 31 0;
v0x55f61e2d9af0_0 .net "writeEnableA", 0 0, L_0x55f61e263f30;  alias, 1 drivers
L_0x7f720a6f4378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f61e2d9bb0_0 .net "writeEnableB", 0 0, L_0x7f720a6f4378;  1 drivers
E_0x55f61e28c7b0 .event posedge, v0x55f61e2d95a0_0;
E_0x55f61e294520 .event posedge, v0x55f61e2d9500_0;
S_0x55f61e2dcaa0 .scope task, "read_block_size" "read_block_size" 2 98, 2 98 0, S_0x55f61e2a5230;
 .timescale -12 -12;
TD_DMATestBench.read_block_size ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f61e2de750_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 1;
    %wait E_0x55f61e294520;
    %vpi_call 2 104 "$display", "[BLOCK_SIZE] Reading block_size via resTemp = %0d", v0x55f61e2dbf10_0 {0 0 0};
    %end;
S_0x55f61e2dcc50 .scope task, "read_burst_size" "read_burst_size" 2 121, 2 121 0, S_0x55f61e2a5230;
 .timescale -12 -12;
TD_DMATestBench.read_burst_size ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f61e2de750_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 1;
    %wait E_0x55f61e294520;
    %vpi_call 2 127 "$display", "[BURST_SIZE] Reading burst_size via resTemp = %0d", v0x55f61e2dbf10_0 {0 0 0};
    %end;
S_0x55f61e2dce60 .scope task, "read_bus_start_address" "read_bus_start_address" 2 52, 2 52 0, S_0x55f61e2a5230;
 .timescale -12 -12;
TD_DMATestBench.read_bus_start_address ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f61e2de750_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 1;
    %wait E_0x55f61e294520;
    %vpi_call 2 58 "$display", "[BUS_START] Reading bus_start_address via resTemp = %0d", v0x55f61e2dbf10_0 {0 0 0};
    %end;
S_0x55f61e2dd040 .scope task, "read_memory_start_address" "read_memory_start_address" 2 75, 2 75 0, S_0x55f61e2a5230;
 .timescale -12 -12;
TD_DMATestBench.read_memory_start_address ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f61e2de750_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 1;
    %wait E_0x55f61e294520;
    %vpi_call 2 81 "$display", "[MEMORY_START] Reading memory_start_address via resTemp = %0d", v0x55f61e2dbf10_0 {0 0 0};
    %end;
S_0x55f61e2dd270 .scope task, "read_status_register" "read_status_register" 2 144, 2 144 0, S_0x55f61e2a5230;
 .timescale -12 -12;
TD_DMATestBench.read_status_register ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f61e2de750_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 1;
    %wait E_0x55f61e294520;
    %vpi_call 2 150 "$display", "[STAT_REG] Reading status_register via resTemp = [%0b %0b]", &PV<v0x55f61e2dbf10_0, 1, 1>, &PV<v0x55f61e2dbf10_0, 0, 1> {0 0 0};
    %end;
S_0x55f61e2dd450 .scope task, "set_block_size" "set_block_size" 2 86, 2 86 0, S_0x55f61e2a5230;
 .timescale -12 -12;
v0x55f61e2dd630_0 .var "new_block_size", 9 0;
TD_DMATestBench.set_block_size ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f61e2de750_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 1;
    %load/vec4 v0x55f61e2dd630_0;
    %pad/u 32;
    %store/vec4 v0x55f61e2de820_0, 0, 32;
    %vpi_call 2 93 "$display", "[BLOCK_SIZE] Setting block_size to %0d", v0x55f61e2dd630_0 {0 0 0};
    %end;
S_0x55f61e2dd6f0 .scope task, "set_burst_size" "set_burst_size" 2 109, 2 109 0, S_0x55f61e2a5230;
 .timescale -12 -12;
v0x55f61e2dd8d0_0 .var "new_burst_size", 7 0;
TD_DMATestBench.set_burst_size ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f61e2de750_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 1;
    %load/vec4 v0x55f61e2dd8d0_0;
    %pad/u 32;
    %store/vec4 v0x55f61e2de820_0, 0, 32;
    %vpi_call 2 116 "$display", "[BURST_SIZE] Setting burst_size to %0d", v0x55f61e2dd8d0_0 {0 0 0};
    %end;
S_0x55f61e2dd9d0 .scope task, "set_bus_start_address" "set_bus_start_address" 2 40, 2 40 0, S_0x55f61e2a5230;
 .timescale -12 -12;
v0x55f61e2ddbb0_0 .var "new_address", 31 0;
TD_DMATestBench.set_bus_start_address ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f61e2de750_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 1;
    %load/vec4 v0x55f61e2ddbb0_0;
    %store/vec4 v0x55f61e2de820_0, 0, 32;
    %vpi_call 2 47 "$display", "[BUS_START] Setting bus_start_address to %0d", v0x55f61e2ddbb0_0 {0 0 0};
    %end;
S_0x55f61e2ddcb0 .scope task, "set_control_register" "set_control_register" 2 132, 2 132 0, S_0x55f61e2a5230;
 .timescale -12 -12;
v0x55f61e2dde40_0 .var "new_control_register", 1 0;
TD_DMATestBench.set_control_register ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f61e2de750_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 1;
    %load/vec4 v0x55f61e2dde40_0;
    %pad/u 32;
    %store/vec4 v0x55f61e2de820_0, 0, 32;
    %vpi_call 2 139 "$display", "[CTRL_REG] Setting control_register to [%0b %0b]", &PV<v0x55f61e2dde40_0, 1, 1>, &PV<v0x55f61e2dde40_0, 0, 1> {0 0 0};
    %end;
S_0x55f61e2ddf40 .scope task, "set_memory_start_address" "set_memory_start_address" 2 63, 2 63 0, S_0x55f61e2a5230;
 .timescale -12 -12;
v0x55f61e2de120_0 .var "new_address", 8 0;
TD_DMATestBench.set_memory_start_address ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f61e2de750_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 1;
    %load/vec4 v0x55f61e2de120_0;
    %pad/u 32;
    %store/vec4 v0x55f61e2de820_0, 0, 32;
    %vpi_call 2 70 "$display", "[MEMORY_START] Setting memory_start_address to %0d", v0x55f61e2de120_0 {0 0 0};
    %end;
    .scope S_0x55f61e2d8e70;
T_10 ;
    %wait E_0x55f61e294520;
    %load/vec4 v0x55f61e2d9af0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55f61e2d9660_0;
    %load/vec4 v0x55f61e2d9320_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x55f61e2d9a30, 4, 0;
T_10.0 ;
    %load/vec4 v0x55f61e2d9320_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55f61e2d9a30, 4;
    %store/vec4 v0x55f61e2d9870_0, 0, 32;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55f61e2d8e70;
T_11 ;
    %wait E_0x55f61e28c7b0;
    %load/vec4 v0x55f61e2d9bb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x55f61e2d9790_0;
    %load/vec4 v0x55f61e2d9420_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x55f61e2d9a30, 4, 0;
T_11.0 ;
    %load/vec4 v0x55f61e2d9420_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55f61e2d9a30, 4;
    %store/vec4 v0x55f61e2d9950_0, 0, 32;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55f61e22e6c0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f61e2d8210_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55f61e2d8730_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55f61e2b96e0_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f61e265680_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f61e2d8490_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f61e2d89d0_0, 0, 2;
    %end;
    .thread T_12;
    .scope S_0x55f61e22e6c0;
T_13 ;
    %wait E_0x55f61e28da30;
    %load/vec4 v0x55f61e2d88f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v0x55f61e2d8650_0;
    %store/vec4 v0x55f61e2d8210_0, 0, 32;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v0x55f61e2d8650_0;
    %parti/s 9, 0, 2;
    %store/vec4 v0x55f61e2d8730_0, 0, 9;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v0x55f61e2d8650_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x55f61e2b96e0_0, 0, 10;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0x55f61e2d8650_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55f61e265680_0, 0, 8;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x55f61e2d8650_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x55f61e2d8490_0, 0, 2;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55f61e2ae080;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f61e2dbe70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f61e2dbf10_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x55f61e2ae080;
T_15 ;
    %wait E_0x55f61e294520;
    %load/vec4 v0x55f61e2dbc60_0;
    %assign/vec4 v0x55f61e2dbe70_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55f61e2a5230;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f61e2de750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f61e2de820_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0x55f61e2a5230;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f61e2de300_0, 0, 1;
T_17.0 ;
    %delay 5, 0;
    %load/vec4 v0x55f61e2de300_0;
    %inv;
    %store/vec4 v0x55f61e2de300_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_0x55f61e2a5230;
T_18 ;
    %vpi_call 2 165 "$dumpfile", "dma_tb.vcd" {0 0 0};
    %vpi_call 2 166 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x55f61e2ae080 {0 0 0};
    %vpi_call 2 167 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x55f61e2d8e70 {0 0 0};
    %vpi_call 2 170 "$display", "\012" {0 0 0};
    %vpi_call 2 171 "$display", "[LOG] Resetting the DUT" {0 0 0};
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x55f61e2de220_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f61e2de680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f61e2de4c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f61e2de4c0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 178 "$display", "[LOG] DUT reset complete at %0tps", $time {0 0 0};
    %pushi/vec4 2, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f61e294520;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %vpi_call 2 182 "$display", "\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 1;
    %pushi/vec4 5, 0, 32;
T_18.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.3, 5;
    %jmp/1 T_18.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f61e2de680_0, 0, 1;
    %load/vec4 v0x55f61e2de750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f61e2de750_0, 0, 32;
    %vpi_func 2 191 "$random" 32 {0 0 0};
    %pad/s 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de820_0, 4, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f61e2de680_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 195 "$display", "[W_CPU] Write value %0d to address %0d", v0x55f61e2de820_0, &PV<v0x55f61e2de750_0, 0, 9> {0 0 0};
    %jmp T_18.2;
T_18.3 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
T_18.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.5, 5;
    %jmp/1 T_18.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f61e294520;
    %jmp T_18.4;
T_18.5 ;
    %pop/vec4 1;
    %vpi_call 2 200 "$display", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f61e2de750_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_18.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.7, 5;
    %jmp/1 T_18.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f61e2de680_0, 0, 1;
    %load/vec4 v0x55f61e2de750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f61e2de750_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f61e2de680_0, 0, 1;
    %vpi_call 2 211 "$display", "[R_CPU] Read value %0d from address %0d", v0x55f61e2de590_0, &PV<v0x55f61e2de750_0, 0, 9> {0 0 0};
    %delay 10, 0;
    %jmp T_18.6;
T_18.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
T_18.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.9, 5;
    %jmp/1 T_18.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f61e294520;
    %jmp T_18.8;
T_18.9 ;
    %pop/vec4 1;
    %vpi_call 2 217 "$display", "\012" {0 0 0};
    %vpi_call 2 220 "$display", "[DMA_SETUP] Setting up the DMA controller\012" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55f61e2ddbb0_0, 0, 32;
    %fork TD_DMATestBench.set_bus_start_address, S_0x55f61e2dd9d0;
    %join;
    %pushi/vec4 2, 0, 32;
T_18.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.11, 5;
    %jmp/1 T_18.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f61e294520;
    %jmp T_18.10;
T_18.11 ;
    %pop/vec4 1;
    %vpi_call 2 227 "$display", "\012" {0 0 0};
    %pushi/vec4 220, 0, 9;
    %store/vec4 v0x55f61e2de120_0, 0, 9;
    %fork TD_DMATestBench.set_memory_start_address, S_0x55f61e2ddf40;
    %join;
    %pushi/vec4 2, 0, 32;
T_18.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.13, 5;
    %jmp/1 T_18.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f61e294520;
    %jmp T_18.12;
T_18.13 ;
    %pop/vec4 1;
    %vpi_call 2 234 "$display", "\012" {0 0 0};
    %pushi/vec4 100, 0, 10;
    %store/vec4 v0x55f61e2dd630_0, 0, 10;
    %fork TD_DMATestBench.set_block_size, S_0x55f61e2dd450;
    %join;
    %pushi/vec4 2, 0, 32;
T_18.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.15, 5;
    %jmp/1 T_18.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f61e294520;
    %jmp T_18.14;
T_18.15 ;
    %pop/vec4 1;
    %vpi_call 2 241 "$display", "\012" {0 0 0};
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x55f61e2dd8d0_0, 0, 8;
    %fork TD_DMATestBench.set_burst_size, S_0x55f61e2dd6f0;
    %join;
    %pushi/vec4 2, 0, 32;
T_18.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.17, 5;
    %jmp/1 T_18.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f61e294520;
    %jmp T_18.16;
T_18.17 ;
    %pop/vec4 1;
    %vpi_call 2 248 "$display", "\012" {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f61e2dde40_0, 0, 2;
    %fork TD_DMATestBench.set_control_register, S_0x55f61e2ddcb0;
    %join;
    %pushi/vec4 2, 0, 32;
T_18.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.19, 5;
    %jmp/1 T_18.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f61e294520;
    %jmp T_18.18;
T_18.19 ;
    %pop/vec4 1;
    %vpi_call 2 255 "$display", "\012" {0 0 0};
    %vpi_call 2 258 "$display", "[DMA_SETUP] bus_start_address: \011%0d", v0x55f61e2db7e0_0 {0 0 0};
    %vpi_call 2 259 "$display", "            mem_start_address: \011%0d", v0x55f61e2dbd00_0 {0 0 0};
    %vpi_call 2 260 "$display", "            block_size: \011%0d", v0x55f61e2dab80_0 {0 0 0};
    %vpi_call 2 261 "$display", "            burst_size: \011%0d", v0x55f61e2dac40_0 {0 0 0};
    %vpi_call 2 262 "$display", "            control_register: \011%0b   %0b", &PV<v0x55f61e2dbaf0_0, 1, 1>, &PV<v0x55f61e2dbaf0_0, 0, 1> {0 0 0};
    %vpi_call 2 263 "$display", "            status_register: \011%0b   %0b", &PV<v0x55f61e2dc490_0, 1, 1>, &PV<v0x55f61e2dc490_0, 0, 1> {0 0 0};
    %vpi_call 2 259 "$display", "\012" {0 0 0};
    %vpi_call 2 261 "$display", "[DMA_ERROR] Test an error case. Normally the DMA controller should not respond to this operation" {0 0 0};
    %vpi_call 2 262 "$display", "            Setting valueA[12:10] = 3'b111 and valueA[9] = 1'b1 and valueB = 32'd17n" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f61e2de750_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f61e2de750_0, 4, 1;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x55f61e2de820_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_18.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.21, 5;
    %jmp/1 T_18.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f61e294520;
    %jmp T_18.20;
T_18.21 ;
    %pop/vec4 1;
    %vpi_call 2 269 "$display", "\012" {0 0 0};
    %vpi_call 2 272 "$display", "[DMA_SETUP] bus_start_address: \011%0d", v0x55f61e2db7e0_0 {0 0 0};
    %vpi_call 2 273 "$display", "            mem_start_address: \011%0d", v0x55f61e2dbd00_0 {0 0 0};
    %vpi_call 2 274 "$display", "            block_size: \011%0d", v0x55f61e2dab80_0 {0 0 0};
    %vpi_call 2 275 "$display", "            burst_size: \011%0d", v0x55f61e2dac40_0 {0 0 0};
    %vpi_call 2 276 "$display", "            control_register: \011%0b   %0b", &PV<v0x55f61e2dbaf0_0, 1, 1>, &PV<v0x55f61e2dbaf0_0, 0, 1> {0 0 0};
    %vpi_call 2 277 "$display", "            status_register: \011%0b   %0b", &PV<v0x55f61e2dc490_0, 1, 1>, &PV<v0x55f61e2dc490_0, 0, 1> {0 0 0};
    %vpi_call 2 274 "$display", "\012" {0 0 0};
    %vpi_call 2 275 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "DMA_tb.v";
    "ramDmaCi.v";
    "DMAController.v";
    "dualPortSSRAM.v";
