INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/TESTING PROJECTS/cebarnes_cordic/cebarnes_cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/TESTING PROJECTS/cebarnes_cordic/cebarnes_cordic.srcs/sources_1/new/CORDIC_TESTBENCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_TESTBENCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/TESTING PROJECTS/cebarnes_cordic/cebarnes_cordic.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
