{
  "module_name": "rv740d.h",
  "hash_id": "53da7fe04084e4fd02f804c9bf7a7b65d275f2dbebf751b6564d99eb71a799bd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/rv740d.h",
  "human_readable_source": " \n#ifndef RV740_H\n#define RV740_H\n\n#define\tCG_SPLL_FUNC_CNTL\t\t\t\t0x600\n#define\t\tSPLL_RESET\t\t\t\t(1 << 0)\n#define\t\tSPLL_SLEEP\t\t\t\t(1 << 1)\n#define\t\tSPLL_BYPASS_EN\t\t\t\t(1 << 3)\n#define\t\tSPLL_REF_DIV(x)\t\t\t\t((x) << 4)\n#define\t\tSPLL_REF_DIV_MASK\t\t\t(0x3f << 4)\n#define\t\tSPLL_PDIV_A(x)\t\t\t\t((x) << 20)\n#define\t\tSPLL_PDIV_A_MASK\t\t\t(0x7f << 20)\n#define\tCG_SPLL_FUNC_CNTL_2\t\t\t\t0x604\n#define\t\tSCLK_MUX_SEL(x)\t\t\t\t((x) << 0)\n#define\t\tSCLK_MUX_SEL_MASK\t\t\t(0x1ff << 0)\n#define\tCG_SPLL_FUNC_CNTL_3\t\t\t\t0x608\n#define\t\tSPLL_FB_DIV(x)\t\t\t\t((x) << 0)\n#define\t\tSPLL_FB_DIV_MASK\t\t\t(0x3ffffff << 0)\n#define\t\tSPLL_DITHEN\t\t\t\t(1 << 28)\n\n#define\tMPLL_CNTL_MODE\t\t\t\t\t0x61c\n#define\t\tSS_SSEN\t\t\t\t\t(1 << 24)\n\n#define\tMPLL_AD_FUNC_CNTL\t\t\t\t0x624\n#define\t\tCLKF(x)\t\t\t\t\t((x) << 0)\n#define\t\tCLKF_MASK\t\t\t\t(0x7f << 0)\n#define\t\tCLKR(x)\t\t\t\t\t((x) << 7)\n#define\t\tCLKR_MASK\t\t\t\t(0x1f << 7)\n#define\t\tCLKFRAC(x)\t\t\t\t((x) << 12)\n#define\t\tCLKFRAC_MASK\t\t\t\t(0x1f << 12)\n#define\t\tYCLK_POST_DIV(x)\t\t\t((x) << 17)\n#define\t\tYCLK_POST_DIV_MASK\t\t\t(3 << 17)\n#define\t\tIBIAS(x)\t\t\t\t((x) << 20)\n#define\t\tIBIAS_MASK\t\t\t\t(0x3ff << 20)\n#define\t\tRESET\t\t\t\t\t(1 << 30)\n#define\t\tPDNB\t\t\t\t\t(1 << 31)\n#define\tMPLL_AD_FUNC_CNTL_2\t\t\t\t0x628\n#define\t\tBYPASS\t\t\t\t\t(1 << 19)\n#define\t\tBIAS_GEN_PDNB\t\t\t\t(1 << 24)\n#define\t\tRESET_EN\t\t\t\t(1 << 25)\n#define\t\tVCO_MODE\t\t\t\t(1 << 29)\n#define\tMPLL_DQ_FUNC_CNTL\t\t\t\t0x62c\n#define\tMPLL_DQ_FUNC_CNTL_2\t\t\t\t0x630\n\n#define\tMCLK_PWRMGT_CNTL\t\t\t\t0x648\n#define\t\tDLL_SPEED(x)\t\t\t\t((x) << 0)\n#define\t\tDLL_SPEED_MASK\t\t\t\t(0x1f << 0)\n#       define MPLL_PWRMGT_OFF                          (1 << 5)\n#       define DLL_READY                                (1 << 6)\n#       define MC_INT_CNTL                              (1 << 7)\n#       define MRDCKA0_SLEEP                            (1 << 8)\n#       define MRDCKA1_SLEEP                            (1 << 9)\n#       define MRDCKB0_SLEEP                            (1 << 10)\n#       define MRDCKB1_SLEEP                            (1 << 11)\n#       define MRDCKC0_SLEEP                            (1 << 12)\n#       define MRDCKC1_SLEEP                            (1 << 13)\n#       define MRDCKD0_SLEEP                            (1 << 14)\n#       define MRDCKD1_SLEEP                            (1 << 15)\n#       define MRDCKA0_RESET                            (1 << 16)\n#       define MRDCKA1_RESET                            (1 << 17)\n#       define MRDCKB0_RESET                            (1 << 18)\n#       define MRDCKB1_RESET                            (1 << 19)\n#       define MRDCKC0_RESET                            (1 << 20)\n#       define MRDCKC1_RESET                            (1 << 21)\n#       define MRDCKD0_RESET                            (1 << 22)\n#       define MRDCKD1_RESET                            (1 << 23)\n#       define DLL_READY_READ                           (1 << 24)\n#       define USE_DISPLAY_GAP                          (1 << 25)\n#       define USE_DISPLAY_URGENT_NORMAL                (1 << 26)\n#       define MPLL_TURNOFF_D2                          (1 << 28)\n#define\tDLL_CNTL\t\t\t\t\t0x64c\n#       define MRDCKA0_BYPASS                           (1 << 24)\n#       define MRDCKA1_BYPASS                           (1 << 25)\n#       define MRDCKB0_BYPASS                           (1 << 26)\n#       define MRDCKB1_BYPASS                           (1 << 27)\n#       define MRDCKC0_BYPASS                           (1 << 28)\n#       define MRDCKC1_BYPASS                           (1 << 29)\n#       define MRDCKD0_BYPASS                           (1 << 30)\n#       define MRDCKD1_BYPASS                           (1 << 31)\n\n#define\tCG_SPLL_SPREAD_SPECTRUM\t\t\t\t0x790\n#define\t\tSSEN\t\t\t\t\t(1 << 0)\n#define\t\tCLK_S(x)\t\t\t\t((x) << 4)\n#define\t\tCLK_S_MASK\t\t\t\t(0xfff << 4)\n#define\tCG_SPLL_SPREAD_SPECTRUM_2\t\t\t0x794\n#define\t\tCLK_V(x)\t\t\t\t((x) << 0)\n#define\t\tCLK_V_MASK\t\t\t\t(0x3ffffff << 0)\n\n#define\tMPLL_SS1\t\t\t\t\t0x85c\n#define\t\tCLKV(x)\t\t\t\t\t((x) << 0)\n#define\t\tCLKV_MASK\t\t\t\t(0x3ffffff << 0)\n#define\tMPLL_SS2\t\t\t\t\t0x860\n#define\t\tCLKS(x)\t\t\t\t\t((x) << 0)\n#define\t\tCLKS_MASK\t\t\t\t(0xfff << 0)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}