/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az365-424
+ date
Fri Nov 11 18:29:23 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1668191363
+ CACTUS_STARTTIME=1668191363
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Nov 11 2022 (18:08:55)
Run date:          Nov 11 2022 (18:29:24+0000)
Run host:          fv-az365-424.k3ygnmj34f3ubkgikluinfufeh.gx.internal.cloudapp.net (pid=108769)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az365-424
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16388092KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=b972410d-abe7-a94c-b452-fffc94e6faab, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1022-azure, OSVersion="#27~20.04.1-Ubuntu SMP Mon Oct 17 02:03:50 UTC 2022", HostName=fv-az365-424, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16388092KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#-1, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#-1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00123481 sec
      iterations=10000000... time=0.0124576 sec
      iterations=100000000... time=0.123635 sec
      iterations=900000000... time=1.1135 sec
      iterations=900000000... time=0.835323 sec
      result: 6.47068 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197276 sec
      iterations=10000000... time=0.0197147 sec
      iterations=100000000... time=0.197338 sec
      iterations=600000000... time=1.18291 sec
      result: 16.2311 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00186421 sec
      iterations=10000000... time=0.0189118 sec
      iterations=100000000... time=0.185486 sec
      iterations=600000000... time=1.11354 sec
      result: 8.62113 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.00012343 sec
      iterations=10000... time=0.00123551 sec
      iterations=100000... time=0.012347 sec
      iterations=1000000... time=0.12368 sec
      iterations=9000000... time=1.11412 sec
      result: 1.23791 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000464406 sec
      iterations=10000... time=0.00445179 sec
      iterations=100000... time=0.0444108 sec
      iterations=1000000... time=0.445432 sec
      iterations=2000000... time=0.900052 sec
      iterations=4000000... time=1.79994 sec
      result: 4.49985 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=4.01e-07 sec
      iterations=10... time=2.625e-06 sec
      iterations=100... time=2.4746e-05 sec
      iterations=1000... time=0.000242803 sec
      iterations=10000... time=0.00243446 sec
      iterations=100000... time=0.0243449 sec
      iterations=1000000... time=0.243237 sec
      iterations=5000000... time=1.22406 sec
      result: 100.387 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*393216 bytes):
      iterations=1... time=6.312e-06 sec
      iterations=10... time=5.0454e-05 sec
      iterations=100... time=0.000495514 sec
      iterations=1000... time=0.00493826 sec
      iterations=10000... time=0.0492082 sec
      iterations=100000... time=0.493277 sec
      iterations=200000... time=0.986769 sec
      iterations=400000... time=1.96754 sec
      result: 79.9406 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.615e-06 sec
      iterations=10000... time=2.4846e-05 sec
      iterations=100000... time=0.00024681 sec
      iterations=1000000... time=0.00247367 sec
      iterations=10000000... time=0.0246964 sec
      iterations=100000000... time=0.247146 sec
      iterations=400000000... time=0.988052 sec
      iterations=800000000... time=1.97685 sec
      result: 0.308883 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.068e-05 sec
      iterations=10000... time=9.0048e-05 sec
      iterations=100000... time=0.000887675 sec
      iterations=1000000... time=0.00903189 sec
      iterations=10000000... time=0.0896338 sec
      iterations=100000000... time=0.899207 sec
      iterations=200000000... time=1.82938 sec
      result: 1.14336 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=3.81e-07 sec
      iterations=10... time=2.495e-06 sec
      iterations=100... time=2.3915e-05 sec
      iterations=1000... time=0.000238675 sec
      iterations=10000... time=0.0023941 sec
      iterations=100000... time=0.0239071 sec
      iterations=1000000... time=0.239117 sec
      iterations=5000000... time=1.1952 sec
      result: 102.811 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*393216 bytes):
      iterations=1... time=8.837e-06 sec
      iterations=10... time=4.8981e-05 sec
      iterations=100... time=0.00045579 sec
      iterations=1000... time=0.00449942 sec
      iterations=10000... time=0.0452925 sec
      iterations=100000... time=0.451686 sec
      iterations=200000... time=0.90262 sec
      iterations=400000... time=1.80823 sec
      result: 86.9835 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.2141e-05 sec
      iterations=10... time=0.0003003 sec
      iterations=100... time=0.00310137 sec
      iterations=1000... time=0.0305153 sec
      iterations=10000... time=0.305548 sec
      iterations=40000... time=1.21121 sec
      result: 0.0570667 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000148147 sec
      iterations=10... time=0.00161589 sec
      iterations=100... time=0.0160713 sec
      iterations=1000... time=0.16407 sec
      iterations=7000... time=1.14398 sec
      result: 0.149236 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00387179 sec
      iterations=10... time=0.0393036 sec
      iterations=100... time=0.39238 sec
      iterations=300... time=1.17666 sec
      result: 0.397965 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0012351 sec
      iterations=10000000... time=0.0124412 sec
      iterations=100000000... time=0.124311 sec
      iterations=900000000... time=1.1182 sec
      iterations=900000000... time=0.835255 sec
      result: 6.36161 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197493 sec
      iterations=10000000... time=0.0197118 sec
      iterations=100000000... time=0.197461 sec
      iterations=600000000... time=1.18396 sec
      result: 16.2168 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00185992 sec
      iterations=10000000... time=0.0185251 sec
      iterations=100000000... time=0.185504 sec
      iterations=600000000... time=1.11292 sec
      result: 8.62595 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000123396 sec
      iterations=10000... time=0.00123917 sec
      iterations=100000... time=0.0123577 sec
      iterations=1000000... time=0.124507 sec
      iterations=9000000... time=1.11251 sec
      result: 1.23612 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000475612 sec
      iterations=10000... time=0.00453907 sec
      iterations=100000... time=0.0448602 sec
      iterations=1000000... time=0.451903 sec
      iterations=2000000... time=0.900376 sec
      iterations=4000000... time=1.82598 sec
      result: 4.56495 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*25165824 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=3.605e-07 sec
      iterations=10... time=2.5995e-06 sec
      iterations=100... time=2.4506e-05 sec
      iterations=1000... time=0.000248363 sec
      iterations=10000... time=0.00243656 sec
      iterations=100000... time=0.0244332 sec
      iterations=1000000... time=0.243526 sec
      iterations=5000000... time=1.21932 sec
      result: 100.777 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*393216 bytes):
      iterations=1... time=8.641e-06 sec
      iterations=10... time=5.3615e-05 sec
      iterations=100... time=0.000495158 sec
      iterations=1000... time=0.00495006 sec
      iterations=10000... time=0.0493923 sec
      iterations=100000... time=0.492491 sec
      iterations=200000... time=0.986308 sec
      iterations=400000... time=1.9735 sec
      result: 79.6991 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*25165824 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=2.5945e-06 sec
      iterations=10000... time=2.5217e-05 sec
      iterations=100000... time=0.00024676 sec
      iterations=1000000... time=0.00247237 sec
      iterations=10000000... time=0.0247105 sec
      iterations=100000000... time=0.247063 sec
      iterations=400000000... time=0.992238 sec
      iterations=800000000... time=1.97912 sec
      result: 0.309238 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*393216 bytes):
      iterations=1000... time=9.753e-06 sec
      iterations=10000... time=9.0323e-05 sec
      iterations=100000... time=0.000940419 sec
      iterations=1000000... time=0.00922145 sec
      iterations=10000000... time=0.0962305 sec
      iterations=100000000... time=0.929466 sec
      iterations=200000000... time=1.88022 sec
      result: 1.17513 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*25165824 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=3.705e-07 sec
      iterations=10... time=2.5045e-06 sec
      iterations=100... time=2.39545e-05 sec
      iterations=1000... time=0.00023867 sec
      iterations=10000... time=0.0024074 sec
      iterations=100000... time=0.0239225 sec
      iterations=1000000... time=0.239265 sec
      iterations=5000000... time=1.19628 sec
      result: 102.718 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*393216 bytes):
      iterations=1... time=9.167e-06 sec
      iterations=10... time=5.099e-05 sec
      iterations=100... time=0.000451087 sec
      iterations=1000... time=0.00450354 sec
      iterations=10000... time=0.0451387 sec
      iterations=100000... time=0.450717 sec
      iterations=200000... time=0.900188 sec
      iterations=400000... time=1.80324 sec
      result: 87.2243 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*25165824 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=8.937e-06 sec
      iterations=10... time=8.2589e-05 sec
      iterations=100... time=0.000846514 sec
      iterations=1000... time=0.00832508 sec
      iterations=10000... time=0.0840623 sec
      iterations=100000... time=0.837884 sec
      iterations=200000... time=1.68509 sec
      result: 0.0865234 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*23^3 grid points, 2*194672 bytes):
      iterations=1... time=2.23115e-05 sec
      iterations=10... time=0.000289134 sec
      iterations=100... time=0.00293679 sec
      iterations=1000... time=0.0295093 sec
      iterations=10000... time=0.295196 sec
      iterations=40000... time=1.1782 sec
      result: 0.41307 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 666.5 nsec
    MPI bandwidth: 12.207 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Nov 11 18:30:23 UTC 2022
+ echo Done.
Done.
  Elapsed time: 59.6 s
