<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="vector_add" language="clc" vlnv="xilinx.com:hls:vector_add:1.0" attributes="" hash="V2Xk4emf1yu91d/rMDSK4/" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions=" -I /wrk/xsjhdnobkup5/ravic/AWS_NewFork/SDAccel-AWS-F1-Developer-Labs/modules/module_01/helloworld/src" profileType="" interrupt="true">
    <ports>
      <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="c" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="int*"/>
      <arg name="a" addressQualifier="1" id="1" port="M_AXI_GMEM" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="int*"/>
      <arg name="b" addressQualifier="1" id="2" port="M_AXI_GMEM" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="int*"/>
      <arg name="n_elements" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type="int"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="0" y="0" z="0"/>
  </kernel>
</root>
