

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Thu Apr 15 12:46:29 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          261
LUT:            696
FF:             763
DSP:              2
BRAM:             0
SRL:              2
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.276
CP achieved post-implementation:    8.668
Timing met
