module DM(clk,WE_Data,WD_Data,A_Data,RD_Data);
input WE_Data;
input  [31:0]WD_Data;
input  [31:0]A_Data;
output [31:0]RD_Data;
reg    [31:	0]mem[15:0];
input clk;

always@(posedge clk)
begin
  if (WE_Data)
      mem[A_Data] <= WD_Data;
		
end

assign RD_Data = mem[A_Data];

