

# ğŸš€ VSD RISC-V SoC Tapeout Journey

> **Repository Log:** Documenting the end-to-end journey of building a RISC-V based SoC, as part of the **VSD RISC-V SoC Tapeout Program**.



-----

## ğŸ—“ï¸ Program Progress: The Foundation is Set

### Week 0 â€“ Launchpad: Getting Started & Toolchain Setup

The mission kicked off with a deep dive into the environment and the complete design flow.

  - ğŸ› ï¸ **Toolchain Installed:** Essential tools like **Yosys**, **iverilog**, **gtkwave**, and **ngspice** are now operational.
  - ğŸ’» **Environment Ready:** Working environment successfully established on Ubuntu.
  - ğŸ—ºï¸ **SoC Design Flow Mastered:** Gained a solid understanding of the full journey:
    > Specification â†’ RTL Design â†’ Functional Verification â†’ **Synthesis** â†’ SoC Integration â†’ **Floorplanning** â†’ Placement â†’ CTS â†’ Routing â†’ **GDSII Generation** â†’ **DRC/LVS Checks** â†’ **âœ¨ FABRICATION (Tapeout) âœ¨**

-----

### Week 1 â€“ RTL Design & Synthesis Deep Dive

This week focused on the core translation of logic into physical hardware.

| Day | Topic Focus | ğŸ’¡ Key Learnings & Milestones |
| :--- | :--- | :--- |
| **Day 1** | **Simulation & Synthesis Basics** | ğŸ”¹ Simulated Verilog with **Icarus Verilog (iverilog)**. <br> ğŸ”¹ Visualized waveforms using **GTKWave**. <br> ğŸ”¹ Performed initial logic **Synthesis** (**RTL â¡ï¸ Gate ğŸ”„**) with **Yosys**. |
| **Day 2** | **Libraries & Hierarchical Design** | ğŸ”¹ Explored the **Sky130 Library** and its role in physical design. <br> ğŸ”¹ Differentiated between **Hierarchical vs. Flattened Synthesis**. <br> ğŸ”¹ Studied various **Types of D Flip-Flops (DFFs)**. |
| **Day 3** | **Combinational & Sequential Optimization** | ğŸ”¹ Implemented techniques like **Constant Propagation** and **State Optimization**. <br> ğŸ”¹ Examined **Cloning** and **Retiming** to improve performance. |
| **Day 4** | **Verification & Mismatch Prevention** | ğŸ”¹ Successfully ran **Gate-Level Simulation (GLS)** using the Sky130 standard cell library. <br> ğŸ”¹ Clarified **Blocking vs. Non-Blocking assignments**. <br> ğŸ”¹ Learned strategies to avoid **Synthesisâ€“Simulation Mismatch**. |
| **Day 5** | **Verilog Constructs for Hardware** | ğŸ”¹ Understood the synthesis impact of **If-Else statements**. <br> ğŸ”¹ Identified and learned to avoid **Inferred Latches**. <br> ğŸ”¹ Explored the role of **For Loops** and used **Generate Blocks** for scalable design. <br> ğŸ”¹ Introduced the **Ripple Carry Adder (RCA)** architecture. |

-----
### âš™ï¸ Week 2 â€“ RVMYTH Integration & VSDBabySoC Simulation

> â€œFrom TL-Verilog to Waves â€” the BabySoC finally comes alive!â€

This week marked a major milestone in the **VSD SoC journey**, transforming design files into a living, breathing SoC.

- ğŸ§  **RVMYTH Conversion:** Translated the **`rvmyth.tlv`** (TL-Verilog) file into synthesizable **`rvmyth.v`**, enabling smooth integration with the SoC environment.  
- ğŸ§© **Integration:** Combined the **RVMYTH core**, **PLL**, and **10-bit DAC** to form the complete **VSDBabySoC**.  
- ğŸ§ª **Simulation:** Compiled and simulated the SoC using **Icarus Verilog (iverilog)** for functional verification.  
- ğŸŒŠ **Waveform Analysis:** Visualized the output signals in **GTKWave**, confirming proper communication between the processor core, PLL, and DAC modules.  
- ğŸ” **Key Insights:** Observed stable clock generation by the PLL, verified RISC-V instruction execution, and confirmed DAC response â€” bridging digital and analog domains.

> ğŸš€ **System in Motion:** The BabySoC officially boots into life â€” running RISC-V instructions, syncing clocks, and pulsing analog outputs.  
> The silicon dream is now **digital reality**.
> "From RTL to Reality â€“ BabySoC passes the gate-level test!"


### Week 3 â€“ Post-Synthesis Verification: GLS & STA

> â€œEnsuring BabySoC behaves correctly at gate level and meets timing constraints.â€

- ğŸ”¹ **Gate-Level Simulation (GLS):**  
  - Ran GLS on the synthesized BabySoC netlist using **Icarus Verilog**.  
  - Compared GLS waveforms with RTL simulation to confirm **functional correctness**.  
  - Verified stable interactions between **RVMYTH core, PLL, and DAC** post-synthesis.

- ğŸ”¹ **Static Timing Analysis (STA):**  
  - Performed STA using **OpenSTA** to check **setup/hold times, slack, and clock paths**.  
  - Confirmed **timing constraints** were met and the design is free of critical path violations.  
  - Generated reports for **worst negative slack (WNS)** and **total negative slack (TNS)** for documentation.

> âœ… **Outcome:** BabySoC passed both GLS and STA checks, ensuring it is **timing-correct and functionally robust** post-synthesis.


### Week 4 â€“ CMOS Inverter & SPICE Simulation

> â€œExploring transistor-level behavior and inverter characteristics using SPICE simulations.â€

| Day | Topic Focus | ğŸ’¡ Key Learnings & Milestones |
| :--- | :--- | :--- |
| **Day 1** | **Introduction to SPICE Simulation** | ğŸ”¹ Learned what SPICE is and its role in **CMOS/VLSI circuit verification**. <br> ğŸ”¹ Understood DC, AC, and transient analyses. <br> ğŸ”¹ Recognized how SPICE helps predict transistor behavior before fabrication. |
| **Day 2** | **NMOS Characteristics Analysis** | ğŸ”¹ Analyzed **ID vs VDS** for different **VGS** values. <br> ğŸ”¹ Plotted **ID vs VGS** to find threshold voltage and conduction behavior. <br> ğŸ”¹ Device dimensions: W = 39 Âµm, L = 15 Âµm. |
| **Day 3** | **CMOS Inverter â€“ VTC & Transient Response** | ğŸ”¹ Simulated **Voltage Transfer Characteristics (VTC)** with NMOS W = 0.36 Âµm, PMOS W = 0.84 Âµm, and CL = 50 fF. <br> ğŸ”¹ Ran **transient simulation** (1 ns step, 10 ns total) with pulsed input to observe output switching. |
| **Day 4** | **CMOS Inverter Noise Margin Analysis** | ğŸ”¹ Analyzed **VTC** with PMOS W = 1 Âµm, NMOS W = 0.36 Âµm, CL = 50 fF. <br> ğŸ”¹ Observed logic levels: Vin < ~0.7 V â†’ Vout â‰ˆ 1.8 V, Vin > ~1.0 V â†’ Vout â‰ˆ 0 V. <br> ğŸ”¹ Determined **noise margins** (NMH, NML) from VTC. |
| **Day 5** | **VTC Variation & Transistor Sizing Effects** | ğŸ”¹ Studied VTC changes with **Vdd** (1.8 V â†’ 0.8 V in 0.2 V steps) and observed reduced logic levels, shifted threshold, and lower gain at lower Vdd. <br> ğŸ”¹ Analyzed effects of transistor sizing: PMOS W = 7 Âµm, NMOS W = 0.42 Âµm â†’ impact on **drive strength, switching point, and speed**. |




## ğŸ™ Gratitude & Acknowledgment

This world-class learning opportunity is made possible by the dedication of the VSD team.

> A huge thank you to **Kunal Ghosh** sir and the entire **VSD (VLSI System Design) team** for organizing the RISC-V SoC Tapeout Program and providing this crucial learning path free of cost. **\#RISCV** **\#Tapeout**

-----
