// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _LDPC_Out_HH_
#define _LDPC_Out_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct LDPC_Out : public sc_module {
    // Port declarations 39
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > data_out;
    sc_out< sc_logic > data_out_ap_vld;
    sc_in< sc_logic > reset;
    sc_out< sc_lv<16> > cur_read_pos_V;
    sc_out< sc_logic > cur_read_pos_V_ap_vld;
    sc_in< sc_lv<16> > numbits_V;
    sc_in< sc_logic > rd_clk_in;
    sc_out< sc_logic > rd_mux;
    sc_out< sc_logic > rd_mux_ap_vld;
    sc_out< sc_lv<11> > mem_out0_address0;
    sc_out< sc_logic > mem_out0_ce0;
    sc_in< sc_lv<1> > mem_out0_q0;
    sc_out< sc_lv<11> > mem_out1_address0;
    sc_out< sc_logic > mem_out1_ce0;
    sc_in< sc_lv<1> > mem_out1_q0;
    sc_out< sc_lv<10> > mem_out2_address0;
    sc_out< sc_logic > mem_out2_ce0;
    sc_in< sc_lv<1> > mem_out2_q0;
    sc_out< sc_lv<10> > mem_out3_address0;
    sc_out< sc_logic > mem_out3_ce0;
    sc_in< sc_lv<1> > mem_out3_q0;
    sc_out< sc_lv<10> > mem_out4_address0;
    sc_out< sc_logic > mem_out4_ce0;
    sc_in< sc_lv<1> > mem_out4_q0;
    sc_out< sc_lv<10> > mem_out5_address0;
    sc_out< sc_logic > mem_out5_ce0;
    sc_in< sc_lv<1> > mem_out5_q0;
    sc_out< sc_lv<10> > mem_out6_address0;
    sc_out< sc_logic > mem_out6_ce0;
    sc_in< sc_lv<1> > mem_out6_q0;
    sc_out< sc_lv<10> > mem_out7_address0;
    sc_out< sc_logic > mem_out7_ce0;
    sc_in< sc_lv<1> > mem_out7_q0;


    // Module declarations
    LDPC_Out(sc_module_name name);
    SC_HAS_PROCESS(LDPC_Out);

    ~LDPC_Out();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > zero;
    sc_signal< sc_lv<16> > max;
    sc_signal< sc_lv<16> > read_cnt;
    sc_signal< sc_lv<16> > pos_r;
    sc_signal< sc_lv<16> > trig;
    sc_signal< sc_lv<16> > read_cnt_start;
    sc_signal< sc_lv<16> > mem;
    sc_signal< sc_lv<1> > mux;
    sc_signal< sc_lv<1> > reset_read_read_fu_130_p2;
    sc_signal< sc_lv<1> > reset_read_reg_804;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_reset_read_reg_804;
    sc_signal< sc_lv<16> > read_cnt_load_reg_811;
    sc_signal< sc_lv<1> > or_cond_fu_314_p2;
    sc_signal< sc_lv<1> > or_cond_reg_817;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_or_cond_reg_817;
    sc_signal< sc_lv<1> > or_cond1_fu_555_p2;
    sc_signal< sc_lv<1> > or_cond1_reg_821;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_or_cond1_reg_821;
    sc_signal< sc_lv<1> > tmp_16_fu_565_p3;
    sc_signal< sc_lv<1> > tmp_16_reg_825;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_tmp_16_reg_825;
    sc_signal< sc_lv<16> > tmp_15_fu_573_p2;
    sc_signal< sc_lv<16> > tmp_15_reg_829;
    sc_signal< sc_lv<1> > tmp_12_fu_623_p2;
    sc_signal< sc_lv<1> > tmp_12_reg_874;
    sc_signal< sc_lv<13> > tmp_8_fu_298_p1;
    sc_signal< sc_lv<13> > ap_phi_precharge_reg_pp0_iter0_max_loc_1_reg_253;
    sc_signal< sc_lv<13> > max_loc_1_phi_fu_256_p6;
    sc_signal< sc_lv<13> > storemerge3_fu_466_p3;
    sc_signal< sc_lv<1> > zero_load_load_fu_290_p1;
    sc_signal< sc_lv<16> > tmp_14_fu_629_p2;
    sc_signal< sc_lv<16> > ap_phi_precharge_reg_pp0_iter1_storemerge_reg_264;
    sc_signal< sc_lv<16> > storemerge_phi_fu_267_p4;
    sc_signal< sc_lv<16> > ap_phi_precharge_reg_pp0_iter1_val_assign_reg_274;
    sc_signal< sc_lv<16> > ap_phi_precharge_reg_pp0_iter2_val_assign_reg_274;
    sc_signal< sc_lv<32> > tmp_10_fu_607_p1;
    sc_signal< sc_lv<16> > storemerge3_cast_fu_475_p1;
    sc_signal< sc_lv<16> > newSel55_cast_fu_529_p1;
    sc_signal< sc_lv<16> > tmp_s_fu_585_p2;
    sc_signal< sc_lv<16> > tmp_13_fu_792_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_652_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_308_p2;
    sc_signal< sc_lv<1> > tmp_6_fu_368_p2;
    sc_signal< sc_lv<1> > tmp_fu_344_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_350_p2;
    sc_signal< sc_lv<1> > sel_tmp1_fu_382_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_388_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_402_p2;
    sc_signal< sc_lv<13> > sel_tmp_fu_394_p3;
    sc_signal< sc_lv<13> > storemerge1_fu_374_p3;
    sc_signal< sc_lv<1> > sel_tmp6_demorgan_fu_416_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_356_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_422_p2;
    sc_signal< sc_lv<1> > sel_tmp13_demorgan_fu_434_p2;
    sc_signal< sc_lv<1> > tmp_5_fu_362_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_440_p2;
    sc_signal< sc_lv<1> > sel_tmp5_fu_446_p2;
    sc_signal< sc_lv<1> > sel_tmp7_fu_428_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_460_p2;
    sc_signal< sc_lv<13> > sel_tmp8_fu_452_p3;
    sc_signal< sc_lv<13> > sel_tmp3_fu_408_p3;
    sc_signal< sc_lv<10> > newSel_cast_cast_fu_479_p3;
    sc_signal< sc_lv<10> > newSel49_cast_cast_fu_487_p3;
    sc_signal< sc_lv<10> > newSel_fu_503_p3;
    sc_signal< sc_lv<1> > or_cond2_fu_515_p2;
    sc_signal< sc_lv<11> > newSel53_cast_fu_511_p1;
    sc_signal< sc_lv<11> > newSel51_cast_cast_fu_495_p3;
    sc_signal< sc_lv<11> > newSel1_fu_521_p3;
    sc_signal< sc_lv<16> > max_loc_1_cast_fu_545_p1;
    sc_signal< sc_lv<1> > tmp_7_fu_549_p2;
    sc_signal< sc_lv<1> > or_cond1_fu_555_p1;
    sc_signal< sc_lv<1> > sel_tmp15_fu_705_p2;
    sc_signal< sc_lv<1> > sel_tmp14_fu_699_p2;
    sc_signal< sc_lv<1> > sel_tmp13_fu_693_p2;
    sc_signal< sc_lv<1> > sel_tmp12_fu_687_p2;
    sc_signal< sc_lv<1> > sel_tmp11_fu_681_p2;
    sc_signal< sc_lv<1> > sel_tmp10_fu_675_p2;
    sc_signal< sc_lv<1> > sel_tmp9_fu_669_p2;
    sc_signal< sc_lv<1> > or_cond3_fu_719_p2;
    sc_signal< sc_lv<1> > newSel2_fu_711_p3;
    sc_signal< sc_lv<1> > newSel3_fu_725_p3;
    sc_signal< sc_lv<1> > or_cond4_fu_733_p2;
    sc_signal< sc_lv<1> > or_cond5_fu_747_p2;
    sc_signal< sc_lv<1> > newSel4_fu_739_p3;
    sc_signal< sc_lv<1> > newSel5_fu_753_p3;
    sc_signal< sc_lv<1> > or_cond6_fu_769_p2;
    sc_signal< sc_lv<1> > newSel6_fu_761_p3;
    sc_signal< sc_lv<1> > newSel7_fu_775_p3;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_pipeline_idle_pp0;
    sc_signal< bool > ap_condition_280;
    sc_signal< bool > ap_condition_223;
    sc_signal< bool > ap_condition_166;
    sc_signal< bool > ap_condition_206;
    sc_signal< bool > ap_condition_151;
    sc_signal< bool > ap_condition_36;
    sc_signal< bool > ap_condition_257;
    sc_signal< bool > ap_condition_210;
    sc_signal< bool > ap_condition_217;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<16> ap_const_lv16_FFFF;
    static const sc_lv<16> ap_const_lv16_500;
    static const sc_lv<16> ap_const_lv16_1400;
    static const sc_lv<16> ap_const_lv16_600;
    static const sc_lv<16> ap_const_lv16_1800;
    static const sc_lv<16> ap_const_lv16_2000;
    static const sc_lv<13> ap_const_lv13_1000;
    static const sc_lv<13> ap_const_lv13_400;
    static const sc_lv<10> ap_const_lv10_3FF;
    static const sc_lv<10> ap_const_lv10_FF;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<10> ap_const_lv10_7F;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<11> ap_const_lv11_1FF;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<16> ap_const_lv16_6;
    static const sc_lv<16> ap_const_lv16_5;
    static const sc_lv<16> ap_const_lv16_4;
    static const sc_lv<16> ap_const_lv16_3;
    static const sc_lv<16> ap_const_lv16_2;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_condition_151();
    void thread_ap_condition_166();
    void thread_ap_condition_206();
    void thread_ap_condition_210();
    void thread_ap_condition_217();
    void thread_ap_condition_223();
    void thread_ap_condition_257();
    void thread_ap_condition_280();
    void thread_ap_condition_36();
    void thread_ap_done();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_phi_precharge_reg_pp0_iter0_max_loc_1_reg_253();
    void thread_ap_phi_precharge_reg_pp0_iter1_storemerge_reg_264();
    void thread_ap_phi_precharge_reg_pp0_iter1_val_assign_reg_274();
    void thread_ap_pipeline_idle_pp0();
    void thread_ap_ready();
    void thread_cur_read_pos_V();
    void thread_cur_read_pos_V_ap_vld();
    void thread_data_out();
    void thread_data_out_ap_vld();
    void thread_max_loc_1_cast_fu_545_p1();
    void thread_max_loc_1_phi_fu_256_p6();
    void thread_mem_out0_address0();
    void thread_mem_out0_ce0();
    void thread_mem_out1_address0();
    void thread_mem_out1_ce0();
    void thread_mem_out2_address0();
    void thread_mem_out2_ce0();
    void thread_mem_out3_address0();
    void thread_mem_out3_ce0();
    void thread_mem_out4_address0();
    void thread_mem_out4_ce0();
    void thread_mem_out5_address0();
    void thread_mem_out5_ce0();
    void thread_mem_out6_address0();
    void thread_mem_out6_ce0();
    void thread_mem_out7_address0();
    void thread_mem_out7_ce0();
    void thread_newSel1_fu_521_p3();
    void thread_newSel2_fu_711_p3();
    void thread_newSel3_fu_725_p3();
    void thread_newSel49_cast_cast_fu_487_p3();
    void thread_newSel4_fu_739_p3();
    void thread_newSel51_cast_cast_fu_495_p3();
    void thread_newSel53_cast_fu_511_p1();
    void thread_newSel55_cast_fu_529_p1();
    void thread_newSel5_fu_753_p3();
    void thread_newSel6_fu_761_p3();
    void thread_newSel7_fu_775_p3();
    void thread_newSel_cast_cast_fu_479_p3();
    void thread_newSel_fu_503_p3();
    void thread_or_cond1_fu_555_p1();
    void thread_or_cond1_fu_555_p2();
    void thread_or_cond2_fu_515_p2();
    void thread_or_cond3_fu_719_p2();
    void thread_or_cond4_fu_733_p2();
    void thread_or_cond5_fu_747_p2();
    void thread_or_cond6_fu_769_p2();
    void thread_or_cond_fu_314_p2();
    void thread_rd_mux();
    void thread_rd_mux_ap_vld();
    void thread_reset_read_read_fu_130_p2();
    void thread_sel_tmp10_fu_675_p2();
    void thread_sel_tmp11_fu_681_p2();
    void thread_sel_tmp12_fu_687_p2();
    void thread_sel_tmp13_demorgan_fu_434_p2();
    void thread_sel_tmp13_fu_693_p2();
    void thread_sel_tmp14_fu_699_p2();
    void thread_sel_tmp15_fu_705_p2();
    void thread_sel_tmp1_fu_382_p2();
    void thread_sel_tmp2_fu_388_p2();
    void thread_sel_tmp3_fu_408_p3();
    void thread_sel_tmp4_fu_440_p2();
    void thread_sel_tmp5_fu_446_p2();
    void thread_sel_tmp6_demorgan_fu_416_p2();
    void thread_sel_tmp6_fu_422_p2();
    void thread_sel_tmp7_fu_428_p2();
    void thread_sel_tmp8_fu_452_p3();
    void thread_sel_tmp9_fu_669_p2();
    void thread_sel_tmp_fu_394_p3();
    void thread_storemerge1_fu_374_p3();
    void thread_storemerge3_cast_fu_475_p1();
    void thread_storemerge3_fu_466_p3();
    void thread_storemerge_phi_fu_267_p4();
    void thread_tmp_10_fu_607_p1();
    void thread_tmp_11_fu_460_p2();
    void thread_tmp_12_fu_623_p2();
    void thread_tmp_13_fu_792_p2();
    void thread_tmp_14_fu_629_p2();
    void thread_tmp_15_fu_573_p2();
    void thread_tmp_16_fu_565_p3();
    void thread_tmp_1_fu_308_p2();
    void thread_tmp_2_fu_350_p2();
    void thread_tmp_3_fu_652_p2();
    void thread_tmp_4_fu_356_p2();
    void thread_tmp_5_fu_362_p2();
    void thread_tmp_6_fu_368_p2();
    void thread_tmp_7_fu_549_p2();
    void thread_tmp_8_fu_298_p1();
    void thread_tmp_9_fu_402_p2();
    void thread_tmp_fu_344_p2();
    void thread_tmp_s_fu_585_p2();
    void thread_zero_load_load_fu_290_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
