<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.0" vendor="digilentinc.com" name="nexys4_ddr" display_name="Nexys4 DDR" url="www.digilentinc.com/nexys4" preset_file="preset.xml" >
<compatible_board_revisions>
  <revision id="0">C.1</revision>
</compatible_board_revisions>
<file_version>1.1</file_version>
<description>Nexys4 DDR</description>
<components>
  <component name="part0" display_name="Nexys4 DDR" type="fpga" part_name="xc7a100tcsg324-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.digilentinc.com/nexys4">
    <interfaces>
      <interface mode="master" name="acl_spi" type="xilinx.com:interface:spi_rtl:1.0" of_component="acl_spi">
        <port_maps>
          <port_map logical_port="IO0_I" physical_port="acl_miso_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_miso_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_O" physical_port="acl_miso_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_miso_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_T" physical_port="acl_miso_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_miso_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_I" physical_port="acl_mosi_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_mosi_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_O" physical_port="acl_mosi_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_mosi_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_T" physical_port="acl_mosi_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_mosi_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_I" physical_port="acl_sclk_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_sclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_O" physical_port="acl_sclk_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_sclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_T" physical_port="acl_sclk_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_sclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_I" physical_port="acl_ss_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_ss_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_O" physical_port="acl_ss_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_ss_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_T" physical_port="acl_ss_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_ss_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="ddr2_sdram" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr2_sdram" preset_proc="ddr2_sdram_preset"> 
      </interface>
      <interface mode="master" name="dip_switches_16bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_16bits">
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="dip_switches_16bits_tri_i" dir="in" left="15" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="dip_switches_16bits_tri_i_0"/> 
              <pin_map port_index="1" component_pin="dip_switches_16bits_tri_i_1"/> 
              <pin_map port_index="2" component_pin="dip_switches_16bits_tri_i_2"/> 
              <pin_map port_index="3" component_pin="dip_switches_16bits_tri_i_3"/> 
              <pin_map port_index="4" component_pin="dip_switches_16bits_tri_i_4"/> 
              <pin_map port_index="5" component_pin="dip_switches_16bits_tri_i_5"/> 
              <pin_map port_index="6" component_pin="dip_switches_16bits_tri_i_6"/> 
              <pin_map port_index="7" component_pin="dip_switches_16bits_tri_i_7"/> 
              <pin_map port_index="8" component_pin="dip_switches_16bits_tri_i_8"/> 
              <pin_map port_index="9" component_pin="dip_switches_16bits_tri_i_9"/> 
              <pin_map port_index="10" component_pin="dip_switches_16bits_tri_i_10"/> 
              <pin_map port_index="11" component_pin="dip_switches_16bits_tri_i_11"/> 
              <pin_map port_index="12" component_pin="dip_switches_16bits_tri_i_12"/> 
              <pin_map port_index="13" component_pin="dip_switches_16bits_tri_i_13"/> 
              <pin_map port_index="14" component_pin="dip_switches_16bits_tri_i_14"/> 
              <pin_map port_index="15" component_pin="dip_switches_16bits_tri_i_15"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="dual_seven_seg_led_disp" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dual_seven_seg_led_disp">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="dual_seven_seg_led_disp_tri_o" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="dual_seven_seg_led_disp_tri_o_0"/> 
              <pin_map port_index="1" component_pin="dual_seven_seg_led_disp_tri_o_1"/> 
              <pin_map port_index="2" component_pin="dual_seven_seg_led_disp_tri_o_2"/> 
              <pin_map port_index="3" component_pin="dual_seven_seg_led_disp_tri_o_3"/> 
              <pin_map port_index="4" component_pin="dual_seven_seg_led_disp_tri_o_4"/> 
              <pin_map port_index="5" component_pin="dual_seven_seg_led_disp_tri_o_5"/> 
              <pin_map port_index="6" component_pin="dual_seven_seg_led_disp_tri_o_6"/> 
              <pin_map port_index="7" component_pin="dual_seven_seg_led_disp_tri_o_7"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="eth_mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="eth_mdio_mdc">
        <port_maps>
          <port_map logical_port="MDIO_I" physical_port="eth_mdio_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDIO_O" physical_port="eth_mdio_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDIO_T" physical_port="eth_mdio_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDC" physical_port="eth_mdc" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdc"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="eth_rmii" type="xilinx.com:interface:rmii_rtl:1.0" of_component="eth_rmii">
        <port_maps>
          <port_map logical_port="TXD" physical_port="eth_rmii_txd" dir="out" left="1" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rmii_txd_0"/> 
              <pin_map port_index="1" component_pin="eth_rmii_txd_1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RXD" physical_port="eth_rmii_rxd" dir="in" left="1" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rmii_rxd_0"/> 
              <pin_map port_index="1" component_pin="eth_rmii_rxd_1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="TX_EN" physical_port="eth_rmii_tx_en" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rmii_tx_en"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RX_ER" physical_port="eth_rmii_rx_er" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rmii_rx_er"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="CRS_DV" physical_port="eth_rmii_crs_dv" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rmii_crs_dv"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="led_16bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_16bits">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="led_16bits_tri_o" dir="out" left="15" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="led_16bits_tri_o_0"/> 
              <pin_map port_index="1" component_pin="led_16bits_tri_o_1"/> 
              <pin_map port_index="2" component_pin="led_16bits_tri_o_2"/> 
              <pin_map port_index="3" component_pin="led_16bits_tri_o_3"/> 
              <pin_map port_index="4" component_pin="led_16bits_tri_o_4"/> 
              <pin_map port_index="5" component_pin="led_16bits_tri_o_5"/> 
              <pin_map port_index="6" component_pin="led_16bits_tri_o_6"/> 
              <pin_map port_index="7" component_pin="led_16bits_tri_o_7"/> 
              <pin_map port_index="8" component_pin="led_16bits_tri_o_8"/> 
              <pin_map port_index="9" component_pin="led_16bits_tri_o_9"/> 
              <pin_map port_index="10" component_pin="led_16bits_tri_o_10"/> 
              <pin_map port_index="11" component_pin="led_16bits_tri_o_11"/> 
              <pin_map port_index="12" component_pin="led_16bits_tri_o_12"/> 
              <pin_map port_index="13" component_pin="led_16bits_tri_o_13"/> 
              <pin_map port_index="14" component_pin="led_16bits_tri_o_14"/> 
              <pin_map port_index="15" component_pin="led_16bits_tri_o_15"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="push_buttons_5bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_5bits">
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="push_buttons_5bits_tri_i" dir="in" left="4" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="push_buttons_5bits_tri_i_0"/> 
              <pin_map port_index="1" component_pin="push_buttons_5bits_tri_i_1"/> 
              <pin_map port_index="2" component_pin="push_buttons_5bits_tri_i_2"/> 
              <pin_map port_index="3" component_pin="push_buttons_5bits_tri_i_3"/> 
              <pin_map port_index="4" component_pin="push_buttons_5bits_tri_i_4"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="qspi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="qspi_flash">
        <port_maps>
          <port_map logical_port="IO0_I" physical_port="qspi_db0_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_O" physical_port="qspi_db0_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_T" physical_port="qspi_db0_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_I" physical_port="qspi_db1_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_O" physical_port="qspi_db1_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_T" physical_port="qspi_db1_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_I" physical_port="qspi_db2_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_O" physical_port="qspi_db2_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_T" physical_port="qspi_db2_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_I" physical_port="qspi_db3_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_O" physical_port="qspi_db3_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_T" physical_port="qspi_db3_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_I" physical_port="qspi_csn_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_O" physical_port="qspi_csn_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_T" physical_port="qspi_csn_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
        <port_maps>
          <port_map logical_port="RESET" physical_port="reset" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="reset"/> 
            </pin_maps>
          </port_map>
        </port_maps>
        <parameters>
          <parameter name="rst_polarity" value="0" />
       </parameters>
      </interface>
      <interface mode="master" name="rgb_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="rgb_led">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="rgb_led_tri_o" dir="out" left="5" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="rgb_led_tri_o_0"/> 
              <pin_map port_index="1" component_pin="rgb_led_tri_o_1"/> 
              <pin_map port_index="2" component_pin="rgb_led_tri_o_2"/> 
              <pin_map port_index="3" component_pin="rgb_led_tri_o_3"/> 
              <pin_map port_index="4" component_pin="rgb_led_tri_o_4"/> 
              <pin_map port_index="5" component_pin="rgb_led_tri_o_5"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="seven_seg_led_an" type="xilinx.com:interface:gpio_rtl:1.0" of_component="seven_seg_led_an">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="seven_seg_led_an_tri_o" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="seven_seg_led_an_tri_o_0"/> 
              <pin_map port_index="1" component_pin="seven_seg_led_an_tri_o_1"/> 
              <pin_map port_index="2" component_pin="seven_seg_led_an_tri_o_2"/> 
              <pin_map port_index="3" component_pin="seven_seg_led_an_tri_o_3"/> 
              <pin_map port_index="4" component_pin="seven_seg_led_an_tri_o_4"/> 
              <pin_map port_index="5" component_pin="seven_seg_led_an_tri_o_5"/> 
              <pin_map port_index="6" component_pin="seven_seg_led_an_tri_o_6"/> 
              <pin_map port_index="7" component_pin="seven_seg_led_an_tri_o_7"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock">
        <port_maps>
          <port_map logical_port="clk" physical_port="clk" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="clk"/> 
            </pin_maps>
          </port_map>
        </port_maps>
        <parameters>
          <parameter name="frequency" value="100000000" />
       </parameters>
      </interface>
      <interface mode="master" name="temp_sensor" type="xilinx.com:interface:iic_rtl:1.0" of_component="temp_sensor">
        <port_maps>
          <port_map logical_port="SDA_I" physical_port="temp_sda_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="temp_sda_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_O" physical_port="temp_sda_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="temp_sda_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_T" physical_port="temp_sda_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="temp_sda_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_I" physical_port="temp_scl_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="temp_scl_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_O" physical_port="temp_scl_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="temp_scl_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_T" physical_port="temp_scl_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="temp_scl_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="usb_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="usb_uart">
        <port_maps>
          <port_map logical_port="TxD" physical_port="usb_uart_txd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_txd"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RxD" physical_port="usb_uart_rxd" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_rxd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
    </interfaces>
  </component>
  <component name="acl_spi" display_name="acl_spi" type="chip" sub_type="memory_flash_qspi" major_group="memories"/>
  <component name="ddr2_sdram" display_name="ddr2_sdram" type="chip" sub_type="ddr" major_group="memories"/>
  <component name="dip_switches_16bits" display_name="dip_switches_16bits" type="chip" sub_type="switch" major_group="gpio"/>
  <component name="dual_seven_seg_led_disp" display_name="dual_seven_seg_led_disp" type="chip" sub_type="led" major_group="gpio"/>
  <component name="eth_mdio_mdc" display_name="eth_mdio_mdc" type="chip" sub_type="ethernet" major_group="ethernet"/>
  <component name="eth_rmii" display_name="eth_rmii" type="chip" sub_type="chip" major_group="miscellaneous"/>
  <component name="led_16bits" display_name="led_16bits" type="chip" sub_type="led" major_group="gpio"/>
  <component name="push_buttons_5bits" display_name="push_buttons_5bits" type="chip" sub_type="push_button" major_group="gpio"/>
  <component name="qspi_flash" display_name="qspi_flash" type="chip" sub_type="memory_flash_qspi" major_group="memories"/>
  <component name="reset" display_name="reset" type="chip" sub_type="reset" major_group="reset"/>
  <component name="rgb_led" display_name="rgb_led" type="chip" sub_type="led" major_group="gpio"/>
  <component name="seven_seg_led_an" display_name="seven_seg_led_an" type="chip" sub_type="led" major_group="gpio"/>
  <component name="sys_clock" display_name="sys_clock" type="chip" sub_type="system_clock" major_group="clock"/>
  <component name="temp_sensor" display_name="temp_sensor" type="chip" sub_type="mux" major_group="miscellaneous"/>
  <component name="usb_uart" display_name="usb_uart" type="chip" sub_type="uart" major_group="miscellaneous"/>
</components>
<jtag_chains>
  <jtag_chain name="chain1">
    <position name="0" component="part0"/>
  </jtag_chain>
</jtag_chains>
<connections>
  <connection name="part0_acl_spi" component1="part0" component2="acl_spi">
    <connection_map name="part0_acl_spi_1" c1_st_index="0" c1_end_index="3" c2_st_index="0" c2_end_index="3"/>
  </connection>
  <connection name="part0_dip_switches_16bits" component1="part0" component2="dip_switches_16bits">
    <connection_map name="part0_dip_switches_16bits_1" c1_st_index="5" c1_end_index="20" c2_st_index="0" c2_end_index="15"/>
  </connection>
  <connection name="part0_dual_seven_seg_led_disp" component1="part0" component2="dual_seven_seg_led_disp">
    <connection_map name="part0_dual_seven_seg_led_disp_1" c1_st_index="21" c1_end_index="28" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_eth_mdio_mdc" component1="part0" component2="eth_mdio_mdc">
    <connection_map name="part0_eth_mdio_mdc_1" c1_st_index="29" c1_end_index="30" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_eth_rmii" component1="part0" component2="eth_rmii">
    <connection_map name="part0_eth_rmii_1" c1_st_index="31" c1_end_index="37" c2_st_index="0" c2_end_index="6"/>
  </connection>
  <connection name="part0_led_16bits" component1="part0" component2="led_16bits">
    <connection_map name="part0_led_16bits_1" c1_st_index="38" c1_end_index="53" c2_st_index="0" c2_end_index="15"/>
  </connection>
  <connection name="part0_push_buttons_5bits" component1="part0" component2="push_buttons_5bits">
    <connection_map name="part0_push_buttons_5bits_1" c1_st_index="54" c1_end_index="58" c2_st_index="0" c2_end_index="4"/>
  </connection>
  <connection name="part0_qspi_flash" component1="part0" component2="qspi_flash">
    <connection_map name="part0_qspi_flash_1" c1_st_index="59" c1_end_index="63" c2_st_index="0" c2_end_index="4"/>
  </connection>
  <connection name="part0_reset" component1="part0" component2="reset">
    <connection_map name="part0_reset_1" c1_st_index="64" c1_end_index="64" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_rgb_led" component1="part0" component2="rgb_led">
    <connection_map name="part0_rgb_led_1" c1_st_index="65" c1_end_index="70" c2_st_index="0" c2_end_index="5"/>
  </connection>
  <connection name="part0_seven_seg_led_an" component1="part0" component2="seven_seg_led_an">
    <connection_map name="part0_seven_seg_led_an_1" c1_st_index="71" c1_end_index="78" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
    <connection_map name="part0_sys_clock_1" c1_st_index="4" c1_end_index="4" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_temp_sensor" component1="part0" component2="temp_sensor">
    <connection_map name="part0_temp_sensor_1" c1_st_index="79" c1_end_index="80" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_usb_uart" component1="part0" component2="usb_uart">
    <connection_map name="part0_usb_uart_1" c1_st_index="81" c1_end_index="82" c2_st_index="0" c2_end_index="1"/>
  </connection>
</connections>
</board>
