Vivado Simulator 2017.4
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1314220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1328178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1328220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1342220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 1342296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1356178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1384178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 1384296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1398178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1412178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 1412296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1426220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1440178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1440220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1454178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1454220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1468178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 1468296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 1482296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 1496296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1510220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 1510296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1524178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 1538296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1552178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1552220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1566178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1566220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 1566296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1594178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1650178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1650220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1664220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1678220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 1678296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1692220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1706220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 1706296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 1720296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1734178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1748178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1748220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 1748296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1762220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1776220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 1776296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1790178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1790220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1804178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1818178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1818220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 1818296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1832178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1832220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 1846296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 1860296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1874220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1888178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1888220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 1888296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1902178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1902220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1916178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1916220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1930178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1930220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 1930296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1958178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1958220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1972178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 1972220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 1986220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 1986296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2000219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2000220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2014178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2014220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2014296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2028178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2042178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2042219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2070178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2070220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2084178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2084220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2084296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2112220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2112296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2126178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2126296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2140220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2140296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2154296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2168220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2168296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2182178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2182220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2196220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2210178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2210219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2224220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2238178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2238220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2252296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2266220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2280178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2294178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2294219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2294220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2294296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2322220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2322296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2336220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2336296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2364178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2364220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2364296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2378178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2378220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2378296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2392178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2392296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2420220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2434220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2448296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2462220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2462296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2476296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2490178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2490220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2504220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2518296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2546178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2546220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2560220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2574178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2574296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2588296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2616178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2616220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2630178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2630296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2644220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2644296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2672178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2672220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2672296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2686178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2700178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2700296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2714178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2714220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2714296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2728178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2742178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2742296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2756178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2756220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2756296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2770178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2770220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2784178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2784219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2784220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2784296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2798178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2798220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2812220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2812296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2826178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2826220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2840178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2840220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2840296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2854178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2854296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2868296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2882178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2882220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2896220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2910158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2910219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2910296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2924220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2938158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2938219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2938220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2938296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2952219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 2966296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2980178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 2980220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 2994220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 2994296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3008178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3008220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3022220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3022296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3036178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3050178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3050220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3050296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3064296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3078178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3078296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3092296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3106219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3120178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3120220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3134178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3134296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3148178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3148296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3176178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3176220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3176296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3190219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3190296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3204178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3204220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3204296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3218296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3232178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3232220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3246220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3246296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3260220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3260296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3274220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3288178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3288220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3288296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3302178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3302220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3302296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3316296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3330178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3330296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3344178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3344220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3344296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3358178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3358220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3358296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3414178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3414220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3414296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3442178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3442296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3456178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3470178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3470296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3484220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3484296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3498220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3512178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3526178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3526296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3540296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3554220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3568178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3568220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3582220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3596296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3610178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3610296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3624178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3624296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3638178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3652220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3680219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3680220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3680296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3694220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3722178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3750178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3778220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3792220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3806178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3806220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3806296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3820158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3820178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3820219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3834220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3848158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3848178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3848219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3848220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3862178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3862219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3862220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3876296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3890296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3904178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3904220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3918220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3932178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 3932296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3946178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 3960220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 3960296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3974220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 3988178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4002178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4002219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4002296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4016178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4016220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4016296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4030178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4044296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4058220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4072178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4086219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4086220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4086296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4100178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4100220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4100296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4114178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4114220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4114296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4128220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4128296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4142296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4156220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4170178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4170296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4184220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4184296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4198178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4198296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4212178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4226178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4226296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4240220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4254178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4282296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4296220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4310178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4324178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4324220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4324296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4338220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4338296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4352178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4366178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4380178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4380220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4380296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4394220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4394296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4408178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4408220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4408296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4422178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4422296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4436178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4436220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4436296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4464178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4464296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4492178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4492220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4506178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4506296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4520178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4520220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4534178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4534296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4548296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4562178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4562220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4562296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4576219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4576296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4590220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4590296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4604220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4618178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4632178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4632296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4646220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4660178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4674178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4688178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4688296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4702220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4716158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4716178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4716219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4716220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4716296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4730178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4730296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4744158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4744178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4744219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4744296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4758219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4772296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4786178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4786220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4786296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4814178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4814296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4828178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4828296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4842178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4870178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4884178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4884220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4898219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4912178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4912220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4926178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4926220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4926296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4940178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4940296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4954178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4968178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4982178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 4982219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 4982296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 4996178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 4996220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5010178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5038220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5038296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5066178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5066220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5080178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5080220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5080296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5094178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5094296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5108178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5108296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5122178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5122296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5150178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5164296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5178178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5178220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5206178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5206296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5220220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5220296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5234178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5234296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5248178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5248296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5262178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5276220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5276296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5290178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5290220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5290296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5304296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5318220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5318296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5332220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5332296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5346296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5360296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5374220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5374296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5388220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5402220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5402296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5416178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5416220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5430178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5430220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5430296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5444178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5472178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5472220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5472296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5486178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5486219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5486220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5486296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5500220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5514178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5542178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5542220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5542296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5556178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5556296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5570220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5570296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5584220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5598178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5598220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5612178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5612220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5626158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5626219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5640296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5654158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5654219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5668219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5668220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5668296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5682178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5696178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5710178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5724296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5738178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5738296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5766178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5780178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5780296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5794219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5794296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5808178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5808220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5808296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5822178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5836178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5836220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5836296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5850220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5864178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5864220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5864296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5878219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5878296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5892178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5892296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5906178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5906220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5906296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5920220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5920296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5934178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5934296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 5948296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5962178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 5962220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 5976220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 5990296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6004178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6004220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6018178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6018296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6032220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6074220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6074296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6088178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6102220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6102296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6116220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6116296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6130178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6130220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6130296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6144178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6144296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6158178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6158219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6158296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6172220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6186220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6200296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6214219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6214220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6214296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6228178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6228296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6242220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6242296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6256220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6284220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6298178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6298220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6298296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6312296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6326178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6340178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6340220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6354220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6354296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6368220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6368296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6382178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6382219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6382220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6396220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6396296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6410296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6452178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6452220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6452296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6466178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6466296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6480178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6480220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6480296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6494178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6508220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6508296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6522158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6522178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6522219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6536220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6550158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6550178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6550219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6550296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6564178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6564220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6564296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6578178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6578219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6578220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6578296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6592178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6592220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6592296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6606178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6606296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6620178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6620220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6620296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6634178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6634220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6634296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6648178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6648220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6648296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6662220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6676178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6676296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6690178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6690219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6690296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6704296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6718178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6718296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6732296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6746178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6746296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6760220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6774219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6774220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6774296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6788296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6802178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6802296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6816178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6830296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6844178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6844220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6844296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6858220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6858296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6872220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6872296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6900220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6900296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6914296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6928178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6928220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6956220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 6970220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6970296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 6984220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 6984296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 6998296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7012178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7012220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7012296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7026178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7026220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7026296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7040178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7040219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7040220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7040296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7054178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7068178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7068296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7082296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7110296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7124178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7124220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7152178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7152219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7152220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7152296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7166178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7166220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7180220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7194296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7222178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7236220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7250220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7264220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7264296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7278178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7278219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7292178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7292220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7292296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7306178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7306296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7320178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7320220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7334220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7334296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7348296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7362178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7362220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7362296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7376178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7376219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7390178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7404219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7418178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7418296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7432158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7432219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7432220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7446220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7460158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7460178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7460219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7474178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7474219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7488178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7502220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7502296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7516178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7530220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7544220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7572178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7572296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7586219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7586220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7586296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7600178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7600219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7600220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7628219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7628220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7628296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7642220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7656178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7670219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7670296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7684220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7684296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7712220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7726220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7740296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7754296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7768178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7768296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7782220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7796220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7796296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7810220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7810296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7824178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7838296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7852220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7866178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7866220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7866296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7894220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7908220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7908296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7922219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7922296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7936178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7936296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 7950178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7964296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7978178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7978296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7992158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 7992219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 7992220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 7992296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8006178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8020158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8020178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8020219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8034178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8048296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8062219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8062296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8076178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8076296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8090178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8090220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8090296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8104178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8118178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8118296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8132178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8146220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8160178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8160220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8188178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8188219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8188296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8202296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8216178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8216296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8230178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8230220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8258219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8258296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8272178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8272220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8272296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8286178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8286296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8300296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8314178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8314219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8314296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8328158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8328219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8328220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8328296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8342178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8342220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8342296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8356158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8356219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8356220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8370178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8370219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8370220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8384220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8384296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8426178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8426220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8440296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8454178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8454296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8468220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8482220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8510220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8524178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8524219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8524296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8538178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8538220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8538296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8552178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8566219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8580220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8580296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8594296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8608178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8608220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8622220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8650178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8650220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8678178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8678220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8692178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8706220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8706296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8720178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8720296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8734178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8734220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8762178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8762296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8776178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8790220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8790296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8804220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8804296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8832219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8832220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8846178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8860178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8860296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8874220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8874296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8888158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8888178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8888219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8888220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8902220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8916178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8916220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8916296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8930178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8944158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8944219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8944296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 8958220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 8972220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 8972296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8986219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 8986296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9000220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9000296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9014296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9028178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9028220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9042178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9042296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9056220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9070178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9070219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9070296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9084219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9084220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9098178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9098296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9112178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9112220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9126296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9140178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9140220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9140296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9154178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9154220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9154296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9168178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9168220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9168296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9182220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9196296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9210219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9224220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9238178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9238296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9252220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9252296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9266219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9266220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9266296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9280178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9280296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9294178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9294296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9308178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9308220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9322220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9322296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9336296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9350178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9350220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9364178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9378178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9378220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9392178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9392220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9392296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9406178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9406296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9420219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9420220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9420296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9434220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9448220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9448296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9462219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9476178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9476220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9490178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9490296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9504178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9504220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9504296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9532296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9546178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9546220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9560178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9560220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9560296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9574296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9588178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9588220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9588296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9602178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9616178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9616220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9616296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9630178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9644178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9644220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9644296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9658178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9672178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9672296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9700220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9700296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9714220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9714296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9728219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9728296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9742178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9742296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9770296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9784158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9784178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9784219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9784296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9798220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9812220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9812296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9826178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9840178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9840220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9840296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9854178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9868158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9868178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9868219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9868220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9882220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9896178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9896219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9910178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9910296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9924178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9924220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9924296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9938178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9952178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9966178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9966219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 9966296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9980219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9980220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 9980296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 9994178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 9994220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10008178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10022296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10036220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10036296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10050220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10078220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10092220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10106178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10106220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10106296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10134178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10134296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10148220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10148296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10162296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10190296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10204178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10204220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10218178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10232178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10246178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10260178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10274178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10274296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10288178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10302220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10316219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10330178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10330220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10330296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10344178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10344296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10358219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10358220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10372220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10372296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10400296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10414220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10414296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10428220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10428296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10442178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10442220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10442296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10456296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10470178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10470296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10484178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10498178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10498220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10512220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10512296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10526178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10526220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10526296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10540178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10554178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10554296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10568220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10582178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10582220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10582296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10596220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10610296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10638219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10638296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10652220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10666220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10666296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10680158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10680178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10680219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10680296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10694178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10694220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10694296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10708178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10708296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10736178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10736296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10750296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10764220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10778158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10778178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10778219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10778220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10792219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10806178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10806220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10806296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10820220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10834178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10834296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10848178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10848220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10862219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10876178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10876219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10876220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10890220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10890296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10904178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10918178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10918220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 10918296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10932178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10946178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 10960178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10974220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 10974296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 10988178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11002220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11002296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11016220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11044220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11044296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11058220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11072220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11086178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11086220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11086296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11100178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11100220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11100296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11114178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11114220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11114296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11128220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11128296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11142178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11142220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11170220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11170296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11184220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11198178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11198220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11212219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11212296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11226220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11240178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11240220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11254178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11254219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11254296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11268178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11268220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11268296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11296220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11296296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11310178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11324178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11324220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11338220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11352220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11366178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11366220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11380296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11394178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11408220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11408296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11422178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11436220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11436296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11450296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11464220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11478220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11478296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11492178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11492220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11520296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11534178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11534219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11548296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11562220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11576158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11576178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11576219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11576220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11576296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11590220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11590296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11604178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11604220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11618178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11618220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11618296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11632178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11632220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11646178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11646296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11660178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11660296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11674178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11674220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11688158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11688178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11688219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11688220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11702219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11716178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11716220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11716296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11730296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11744296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11758178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11758219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11772178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11772219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11772220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11786178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11800220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11800296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11814220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11842178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11856178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11870178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11870296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11884178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11884220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11884296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11898178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11898220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11912178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11926220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11926296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11940178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11954296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 11968220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11968296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11982178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 11982220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 11982296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 11996296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12010178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12010220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12038220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12052220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12052296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12080178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 12080296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12094296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12108219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12108220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 12108296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12122178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12122220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12122296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12136178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12136220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 12136296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12150178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 12150219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12150220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12150296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12164178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 12164296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12178178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12178220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12192220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12206178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12220178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12234220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12262220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12276178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12276296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12304220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 12304296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12318296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 12332296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12346178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12346220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12360296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12374178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12388178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12402220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 12402296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12416220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12416296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12430178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12430219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12444178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 12444296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12458178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12458296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12472158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 12472219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12472220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12486178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12528220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12556178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12584178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12598158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12598219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 12598296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 12612219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12612220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12640178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12640220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12654219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12654220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 12668219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12682178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12682220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12696178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12696220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12696296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12710178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12710220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12724178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12724220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 12724296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12752178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12752296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12794220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12808178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12808220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12822220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12836220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 12836296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12850178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12850220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12850296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12864178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 12878296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12892178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12906220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12906296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12920178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12920219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 12920296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 12934219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12948178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12962220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 12976220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 12976296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 12990220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13004219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13004220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13018178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13018296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13032178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13032296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13046178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13046219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13046220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13060178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13060220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13074178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13074220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13116296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13130178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13144178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13144220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13158178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13158296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13172178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13172296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13186178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13200178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13200220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13214178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13214220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13242178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13256178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13256220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13256296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13270178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13270296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13284178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13284296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13298178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13298220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13298296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13312219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13312296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13326220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13340178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13340220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13340296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13354158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13354178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13354219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13354296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13368178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13368220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13368296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13382178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13382220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13382296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13396296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13410296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13424220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13438178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13438220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13438296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13452178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13452220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13452296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13466178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13466296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13480220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13480296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13494178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13494220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13508158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13508219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13522219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13536296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13550219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13550220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13564178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13564219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13564220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13592178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13592220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13592296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13606296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13620178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13620220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13634178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13634219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13648220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13662178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13662220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13662296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13676178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13676219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13690178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13690220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13704220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13704296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13718178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13732178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13732296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13746296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13760178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13760296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13788296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13802178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13802219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13816178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13830178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13830219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13830220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13830296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13844178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13858178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13858296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13872220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13872296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13886178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13886220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13900219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13900220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13900296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13914178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13914220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13928178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13928296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13942219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13942220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13956178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 13956296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13970220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 13970296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 13984178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 13998178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14012296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14026178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14054178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14054220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14054296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14068178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14068296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14110178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14124178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14138178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14152178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14152296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14166178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14166220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14166296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14180178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14180296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14194220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14194296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14208178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14208219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14208296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14222178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14222296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14236178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14250158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14250178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14250219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14250220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14264178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14264220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14264296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14278178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14292220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14306178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14306296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14320178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14320220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14320296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14334220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14334296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14348220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14362220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14376220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14390178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14404158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14404178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14404219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14404220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14418220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14432178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14432219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14432296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14446178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14446219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14446220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14446296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14460219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14474220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14474296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14488178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14488220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14488296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14502178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14502220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14502296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14516178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14516219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14530178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14530220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14530296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14544158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14544219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14544296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14558158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14558219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14558296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14572178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14572219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14572220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14586220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14600220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14628178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14628220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14642178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14642220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14656178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14670220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14670296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14684296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14698219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14698220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14712178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14712296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14726219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14740220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14754296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14768178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14768296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14782220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14782296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14796178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14796219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14796220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14796296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14810178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14810220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14810296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14824220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14824296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14838178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14838219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14838220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14880178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14894296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14908178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14908220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14922220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14922296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14950178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14950220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14950296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14964178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 14964220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 14964296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 14978178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 14978296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15006178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15006220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15034178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15034220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15048178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15048220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15062178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15062220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15090219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15104296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15118220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15132178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15132296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15146296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15160158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15160219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15160220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15174178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15174296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15202178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15216296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15230178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15230220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15230296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15244220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15244296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15258178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15258296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15272220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15272296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15286178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15300220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15300296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15314158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15314178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15314219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15328178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15342296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15356178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15356219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15370220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15384220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15384296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15398219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15398220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15398296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15412158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15412219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15412296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15426296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15454178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15454296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15468158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15468219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15468220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15468296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15482219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15482220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15482296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15496178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15510296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15524296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15538178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15538220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15552178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15552220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15566220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15566296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15580219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15594178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15594220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15608296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15622219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15622296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15636178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15636220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15650220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15664220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15678296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15692178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15692219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15692220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15706178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15706220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15706296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15720220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15734178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15734219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15734220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15748220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15748296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15762178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15762220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15762296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15776296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15790178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15790220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15790296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15804220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15832178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15832220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15846178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15846220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15846296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15874178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15874220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15874296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15888220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15902178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15902296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15916178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15916220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15930296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15944178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 15944220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 15944296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15972219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 15986220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 15986296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16014220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16014296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16028296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16042178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16056178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16056220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16056296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16070158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16070178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16070219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16070220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16084178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16084220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16098220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16098296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16112296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16126220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16154178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16154220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16154296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16168178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16182178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16182220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16210178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16210220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16210296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16224158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16224178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16224219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16224220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16224296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16238178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16238220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16238296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16266178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16280220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16294158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16294178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16294219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16294296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16308178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16322178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16322220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16336178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16336220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16336296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16350178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16350220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16364158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16364178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16364219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16378178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16378219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16378220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16378296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16406220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16420296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16434178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16434296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16448220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16462219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16462220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16462296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16476178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16476220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16476296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16490178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16490296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16504220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16518219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16532178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16532220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16532296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16546220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16560296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16588219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16588296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16602178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16602220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16602296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16616178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16616220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16630219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16630220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16630296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16658178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16658220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16658296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16672220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16672296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16686178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16686220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16686296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16700296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16714178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16714220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16714296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16728178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16728296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16742178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16742219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16742296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16756220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16756296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16770178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16770219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16770220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16770296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16784220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16784296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16798178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16798220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16798296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16812178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16812296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16826178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16840178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16840220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16840296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16854220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16854296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16868178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16868219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16868296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16882220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16896296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16910296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16924178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 16938220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16980178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 16994158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 16994219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 16994296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17008178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17008220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17008296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17036220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17036296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17064178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17064296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17092178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17092220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17092296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17106296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17120158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17120178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17120219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17134178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17134296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17148178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17148220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17162158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17162178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17162219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17176178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17190296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17204220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17204296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17218178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17218220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17218296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17232220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17246220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17246296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17260158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17260178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17260219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17260220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17274219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17274296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17288178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17288220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17302178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17302220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17302296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17316178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17330178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17330296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17344178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17344219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17344220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17358178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17358220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17358296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17372178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17372220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17372296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17386220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17400178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17414219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17414220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17414296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17428178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17428220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17442220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17442296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17456220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17456296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17470296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17484219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17498178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17498220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17498296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17512296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17526178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17526219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17540220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17540296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17554178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17554220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17568296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17582178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17582220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17596178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17596296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17610178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17610220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17624220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17638178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17638219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17638220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17638296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17652220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17652296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17666219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17666220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17666296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17680178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17680220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17694220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17694296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17708178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17708220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17708296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17736178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17764219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17764296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17778178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17778220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17806220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17820178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17820220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17820296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17834220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17834296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17848178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17848296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17862220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17862296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17876220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17876296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17890178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17890220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17890296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17904220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17918158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17918219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17946178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17946220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17960178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17960220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 17960296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17974178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 17974220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 17988220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 17988296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18002178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18002220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18016178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18030220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18044178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18044220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18044296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18072220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18072296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18086178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18114296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18128178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18128296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18142158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18142178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18142219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18142296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18156178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18156219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18156220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18156296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18170220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18198220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18212220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18212296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18226178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18226296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18240219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18240220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18240296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18254178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18254220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18254296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18268178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18282178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18296178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18296220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18296296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18310219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18310220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18324178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18324220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18338178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18338296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18352178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18352296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18380178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18380219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18380296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18394178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18394220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18422219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18436296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18450178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18450220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18450296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18478178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18478220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18492178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18492220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18492296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18506178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18506296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18520219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18520296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18534178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18534220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18534296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18548220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18548296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18562178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18562219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18562220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18590178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18590296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18604296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18618296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18632220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18632296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18646296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18660178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18660219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18660296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18674178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18688178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18716178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18716220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18716296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18730178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18744178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18744220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18744296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18786178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18786220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18800178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18814220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18842220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18842296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18856296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18870220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18870296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18884158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18884178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18884219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18884296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18898178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18912220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18926178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18926296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18940296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18954220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18968178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18968220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 18968296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18982220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 18982296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 18996178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 18996220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19010178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19024158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19024178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19024219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19024296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19038178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19038220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19038296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19052219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19052220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19066220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19080296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19094296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19108178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19122219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19122296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19136178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19136296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19164220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19164296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19178178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19178296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19192178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19206178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19206219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19206296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19220178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19220220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19220296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19234178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19234296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19248178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19248296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19262178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19262220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19276178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19276219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19276220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19276296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19304178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19304220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19304296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19318219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19318220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19346178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19346220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19374296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19388178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19388220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19388296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19416219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19416220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19416296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19430220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19444178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19444220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19458178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19458219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19458220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19458296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19472220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19472296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19486178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19500220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19514296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19528178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19542178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19542220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19570219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19584178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19584296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19626178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19654296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19668220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19668296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19682178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19682220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19696296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19710220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19724296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19738220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19738296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19752178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19766178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19766220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19766296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19780158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19780219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19780220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19780296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19794220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19808220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19808296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19822220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19822296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19836178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19836220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19850178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19864220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19864296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19878178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19878220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19892158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19892178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19892219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19892220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19906178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19906296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19920178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19920296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19934178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19934219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19948178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 19948296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19962178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 19962220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 19976296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19990178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 19990220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20018219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20018220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20032178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20032296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20046220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20060220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20060296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20074220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20074296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20088178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20088296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20102219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20102220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20130178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20130220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20144220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20144296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20172219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20172220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20172296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20186296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20200178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20200220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20214219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20214296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20242296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20256296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20270178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20270296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20284178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20312178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20312219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20312220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20312296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20340178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20340220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20368219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20368220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20382178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20396220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20396296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20424178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20424220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20452178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20452220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20466296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20480178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20494220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20508178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20508296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20522220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20536219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20536220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20550178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20550220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20564220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20578220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20578296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20592178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20592219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20592220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20606219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20606220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20620220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20634178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20634296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20662158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20662178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20662219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20676178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20690178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20690220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20704178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20704220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20718178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20718220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20732220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20732296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20746178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20746220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20760178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20760220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20774158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20774178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20774219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20774220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20774296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20788220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20788296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20816178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20816220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20830219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20830296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20844178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20858296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20886220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20886296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20900219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20900220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20900296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20914178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20914220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20914296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20928178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20928296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20942178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20942220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20942296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20956178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 20956220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20970178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 20970296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 20984220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20984296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 20998219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21012220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21012296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21026178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21026296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21040178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21054178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21054220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21054296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21068219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21068296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21082178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21082296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21096220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21096296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21110178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21110219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21110296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21138220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21152220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21152296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21166178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21166220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21180178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21180220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21180296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21194178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21194220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21194296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21208178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21208219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21236220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21250178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21250220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21250296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21264178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21264219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21264296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21292220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21306178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21306220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21306296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21320220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21320296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21334178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21334220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21362178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21362220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21376178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21376296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21390178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21390220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21390296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21404178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21404296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21432220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21446220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21460178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21474296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21488178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21488296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21502220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21502296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21516178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21516219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21516296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21530178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21530220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21530296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21544158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21544219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21572296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21586178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21586220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21586296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21600178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21600220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21600296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21614220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21614296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21628220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21642158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21642219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21656220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21656296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21670178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21670220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21684178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21698220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21698296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21712178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21712219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21712220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21712296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21726296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21754178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21754296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21768220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21768296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21782220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21782296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21796219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21810178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21810220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21810296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21824220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21838220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21852178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21852296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21866296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21880220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21880296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21894178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21894219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21894220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21908296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21922178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21922220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21936220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21936296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21950178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 21950220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21950296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21964219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 21964220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21964296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 21978296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 21992296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22006219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22020220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22034178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22034220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22034296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22062178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22062296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22090220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22104178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22104219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22104220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22104296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22118178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22132178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22146178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22146220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22160219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22160220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22174178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22174220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22188220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22188296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22202178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22202220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22216178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22216296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22230178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22230220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22230296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22244178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22258296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22272220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22286178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22314178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22314220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22328220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22328296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22342178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22342296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22356296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22370220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22384178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22384220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22384296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22398178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22398219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22398220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22412178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22412220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22426178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22426296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22440158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22440178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22440219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22440220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22440296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22454220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22454296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22482178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22482220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22496220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22510158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22510219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22524220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22538220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22538296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22594219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22594220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22608178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22622178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22622220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22636296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22650220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22664296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22678219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22678220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22678296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22692220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22706178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22706220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22720220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22720296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22734178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22748178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22748220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22762296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22776178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22790178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22790219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22790296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22804220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22804296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22818296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22832220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22832296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22846178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22846220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22846296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22860178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22860219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22860220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22874178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22874220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22874296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22902219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22902220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 22902296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22916178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22916220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22930178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22944178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 22972178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 22986178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 22986296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23014219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23014220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23028296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23042178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23042296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23056178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23056219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23070178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23070296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23084220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23084296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23098296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23112178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23112220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23126220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23140178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23140220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23154178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23154220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23168178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23168220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23168296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23224296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23238178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23238296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23266178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23280219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23280220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23280296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23294178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23294220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23308220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23322158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23322178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23322219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23336296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23350296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23364178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23378158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23378178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23378219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23378296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23392178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23392220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23392296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23406220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23420178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23420296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23462296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23476219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23476220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23476296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23490178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23490220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23504296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23532178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23532220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23546178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23546220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23560178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23560296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23574219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23574296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23588178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23588220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23602220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23602296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23616178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23630296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23644220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23644296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23658178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23658220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23672220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23672296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23686219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23686220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23686296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23700220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23714178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23714220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23714296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23728178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23728296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23742220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23756178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23756219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23756296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23770178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23784296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23798178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23798219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23798296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23812220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23812296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23826220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23840296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23868178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23868220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23868296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23896296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23910219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23910296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23924178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23924220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23938178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23938220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23952220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23952296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23966178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23966219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23966220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 23966296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23980178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 23980220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 23980296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 23994220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24008220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24008296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24022178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24022296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24036178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24064178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24064220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24078178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24092220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24106178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24106220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24120220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24120296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24134178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24134296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24148220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24148296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24162178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24162219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24176220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24176296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24190178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24204158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24204219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24218158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24218219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24218220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24232158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24232219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24232220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24246220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24246296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24260178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24274158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24274178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24274219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24274220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24274296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24288178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24288220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24288296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24302219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24302296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24330219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24330220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24344178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24344296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24358178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24358219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24358296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24372178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24372296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24400178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24400220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24400296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24414178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24414296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24428178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24428220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24442220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24442296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24456178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24456219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24470296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24484178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24484220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24498178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24498220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24498296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24512178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24512220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24512296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24526178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24526220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24540178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24540296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24554178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24554296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24568178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24582178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24582219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24582220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24582296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24596178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24610178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24624296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24652178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24652219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24652296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24666178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24666296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24680296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24694178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24694219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24694296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24708178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24708220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24722178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24750178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24750296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24764220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24778178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24778220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24778296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24792178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24792296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24806219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24806296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24820178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24820220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24834220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24848220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24848296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24862219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24862220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24876220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24890178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24890220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24890296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24904220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24918220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24918296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24932178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24932220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24946296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24960220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 24960296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 24988178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 24988220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 24988296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25002220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25016178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25030220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25044178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25044220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25044296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25058178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25058219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25072178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25072220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25086220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25114178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25114220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25128178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25128296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25142158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25142178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25142219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25142220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25142296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25156220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25170158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25170178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25170219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25170220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25184178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25198219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25198296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25212178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25226178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25226220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25226296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25240296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25254220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25254296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25268220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25268296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25282178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25282220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25296178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25296220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25324296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25338178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25338220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25352219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25352220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25366220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25380220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25380296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25394178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25394220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25408296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25422220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25422296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25436178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25436220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25450178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25450220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25464178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25478178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25478219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25478296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25492178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25506296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25520178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25520220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25534178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25534220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25548219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25562178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25562220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25576178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25576220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25576296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25590178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25590219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25590296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25604296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25618178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25632296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25646178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25646296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25660220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25660296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25674178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25674296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25688178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25702178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25716219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25730220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25730296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25744219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25744296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25758178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25758296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25772296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25800178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25800220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25814220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25814296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25828178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25828296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25842220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25842296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25856178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25856220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25856296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25870178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25870296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25884178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25884220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25884296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25898296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25912296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25926220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25940219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25954296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25968220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25982220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 25982296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 25996178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 25996220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 25996296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26010178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26010220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26010296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26024158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26024178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26024219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26038178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26052220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26066178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26066220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26066296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26080158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26080219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26080296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26094178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26094219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26108296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26122220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26150178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26150296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26178178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26178220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26206220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26206296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26220178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26220220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26234178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26234296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26248219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26248220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26262178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26262220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26276178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26290178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26290220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26290296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26304178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26304220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26304296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26318178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26332296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26360178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26374219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26374220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26374296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26388178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26388220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26388296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26402220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26416220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26430178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26430220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26430296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26444219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26444220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26444296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26458178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26458296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26472220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26472296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26486178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26486219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26486220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26514178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26514220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26528178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26542178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26542220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26542296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26556178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26556220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26570178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26584296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26598178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26598296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26612219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26612296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26626178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26626296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26640219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26640296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26654220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26654296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26682178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26682220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26696220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26710296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26724178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26724296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26738178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26738220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26738296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26752178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26780178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26780296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26794220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26808178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26808220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26822219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26822220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26836178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26836220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26836296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26850220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26850296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26878220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26892220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26906220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26906296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26920158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26920178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26920219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26920296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26934178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26934296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26948220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26962220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26976158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 26976219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26976220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 26990178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 26990219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 26990220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27004220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27004296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27018296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27032178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27032220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27032296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27046178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27046220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27046296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27060296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27074178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27074296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27088178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27102178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27102220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27116220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27130219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27130220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27130296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27144178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27144296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27158220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27158296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27172178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27172220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27172296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27200220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27214220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27214296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27228220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27242178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27242296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27256178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27256296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27270219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27270296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27284178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27284296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27298178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27298220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27298296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27312178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27312296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27326220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27326296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27340178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27340219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27340296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27354178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27368178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27368220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27382219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27396220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27396296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27410178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27424220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27424296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27438178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27438220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27452178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27452220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27466296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27480178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27480220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27508220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27522178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27536178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27536296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27550220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27578178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27578220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27578296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27592178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27592220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27606178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27620296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27634220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27634296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27662296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27676178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27676220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27704219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27704296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27718178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27718296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27732178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27760178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27760220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27760296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27788178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27788296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27802178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27802220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27816158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27816219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27816220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27816296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27830220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27844296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27858296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27872158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27872219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27872220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27886178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27886219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27900178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27900220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27900296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27914178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27914220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27914296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27928296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27942178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27956178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27956296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27970220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 27970296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 27984296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 27998178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 27998220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28012178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28012220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28012296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28026219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28040178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28040220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28054220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28054296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28068296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28082178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28082220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28096178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28110178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28110220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28110296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28124178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28124220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28152178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28166219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28180220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28180296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28194178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28194296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28208178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28208220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28208296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28222178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28222296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28236219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28236220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28264220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28278178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28278219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28278220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28292296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28306220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28306296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28320178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28320296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28334178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28348178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28348220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28348296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28362178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28362296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28376178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28390296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28404220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28404296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28432220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28460178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28460296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28474178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28474220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28488178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28488220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28502220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28516178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28544178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28558220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28586219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28586220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28600178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28600220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28614178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28614220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28614296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28628178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28628296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28642178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28642296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28656178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28656296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28684178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28698178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28698220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28698296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28712178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28712220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28712296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28726158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28726219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28740178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28740220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28740296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28754178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28754220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28768158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28768219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28782219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28782220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28782296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28796296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28810220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28838178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28838220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28838296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28852178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28852296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28866220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28866296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28880220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28880296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28894220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28894296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28908178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28908219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28922220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28922296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28936220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28950178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28950296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28964178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28964220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28978178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 28978220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 28978296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28992178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 28992220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 28992296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29006296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29020220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29034178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29034296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29048296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29062219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29062220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29062296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29090178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29090296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29104178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29104220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29104296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29118220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29132219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29132296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29146178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29146296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29160296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29174178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29174219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29174220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29174296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29188178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29202178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29216220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29216296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29230178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29244178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29258178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29272178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29272220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29286220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29300220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29314220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29328178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29328220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29328296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29342220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29356178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29356220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29384178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29384220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29398296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29412220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29412296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29440178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29454178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29454220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29454296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29468219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29468296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29482178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29482220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29496178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29510296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29524219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29538220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29538296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29552178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29566178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29566220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29566296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29580220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29580296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29594219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29594296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29608178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29622178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29636178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29636220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29636296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29664178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29664219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29664220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29664296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29678296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29692178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29692220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29706178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29706220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29720178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29720220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29720296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29748296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29762296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29776220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29790178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29790296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29804219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29804220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29804296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29818220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29832178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29832220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29846220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29860220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29860296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29874178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29874220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29874296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29888178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29916178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29916220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29916296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29930178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29930296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29944178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 29944296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 29958178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29958219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 29958296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 29972178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30000220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30000296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30014296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30028219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30028220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30028296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30042178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30042220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30042296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30056178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30056296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30070219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30070296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30084178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30084296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30098220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30112178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30112220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30112296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30126178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30126220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30126296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30154296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30182178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30182220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30182296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30196220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30224178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30224296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30238220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30238296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30266178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30266220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30266296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30280178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30280296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30294178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30294296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30322178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30322220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30322296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30336220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30350220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30350296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30364219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30364296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30406219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30406296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30420178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30448220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30448296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30462178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30462220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30462296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30476178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30476220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30490219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30490296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30504220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30504296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30546219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30546296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30588220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30588296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30602178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30602296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30630296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30644220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30644296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30658296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30672178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30672220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30672296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30686296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30700219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30700220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30700296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30714178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30714220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30728220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30742178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30742220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30742296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30756296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30770296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30784178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30784220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30784296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30798178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30798220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30812220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30826296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30840220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30840296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30854219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30868178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30868296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30882178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30896178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30896220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30896296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30910178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30924178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 30924219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30938178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30966178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30966219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 30980220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 30980296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 30994178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31008220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31022178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31022296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31036178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31050178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31050220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31064219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31064220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31078219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31078220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31092296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31120178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31120296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31134178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31134296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31148220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31148296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31162296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31176178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31176296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31190178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31190296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31204178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31204296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31218178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31246178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31246219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31246296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31260220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31274178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31274220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31288178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31288296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31302178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31302219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31302220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31302296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31330220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31330296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31344220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31358296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31372220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31372296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31386219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31400178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31400296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31414178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31414220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31442178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31442219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31442220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31470178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31470220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31470296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31484296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31498178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31498220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31498296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31526178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31526220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31526296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31540178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31554220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31568220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31568296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31582178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31596219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31596296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31610178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31624296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31638178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31638220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31638296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31652178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31666178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31666296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31680220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31680296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31694178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31708220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31722220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31722296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31736178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31736220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31750178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31750219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31750220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31750296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31764178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31764296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31778220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31792220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31806178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31820219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31834220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31834296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31848178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31862178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31862220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31876219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31876296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31890220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31904178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 31904296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31918220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 31918296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31932178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31932220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31946220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 31960178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31960220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 31988178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32002296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32016178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32016220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32016296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32030220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32030296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32044296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32058220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32072178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32072220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32072296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32086178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32086296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32100178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32100220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32128178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32128219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32128220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32142178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32142296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32156178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32156296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32170220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32184178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32184219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32184296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32198296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32212178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32212296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32226219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32226296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32240178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32240220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32240296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32254296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32268219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32268220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32268296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32282178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32282219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32282220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32310178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32324220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32324296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32338219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32338220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32338296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32352178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32352220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32366178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32366220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32366296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32380220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32380296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32394178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32394220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32408178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32408220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32408296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32422296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32436178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32436220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32436296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32450178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32450296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32464296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32478219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32478220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32478296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32506296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32520220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32520296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32534178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32534220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32548178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32562220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32562296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32576178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32576220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32590220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32590296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32604178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32604220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32604296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32618178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32618220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32632178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32632220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32646178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32660219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32660296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32674178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32674296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32688296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32702220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32716178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32716219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32730296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32744220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32744296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32758178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32772219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32772220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32772296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32786178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32786220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32786296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32800220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32800296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32814178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32814296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32828178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32828220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32842220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32842296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32856178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32856220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32870220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32870296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32884220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32884296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32898220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32898296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32912220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32912296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32926220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32926296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32940220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32954178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32954296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 32968220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32968296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 32982296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 32996220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 32996296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33010296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33024219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33052220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33052296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33066178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33066219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33066220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33066296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33094178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33094219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33094220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33108220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33136220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33150178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33150296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33164219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33164296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33178178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33178219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33192178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33206296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33220220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33220296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33234178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33234219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33234220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33234296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33262178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33262220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33276220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33276296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33290178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33290296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33304178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33304220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33318296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33332178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33332220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33346178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33360178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33374178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33374219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33374220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33374296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33388178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33388220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33402178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33416296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33430296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33444178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33444220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33444296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33458220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33472178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33472220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33486178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33486220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33486296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33514220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33514296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33528158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33528219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33542158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33542178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33542219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33542220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33542296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33556178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33556219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33570178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33570220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33570296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33584220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33598178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33598220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33598296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33612178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33612219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33612220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33612296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33626178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33626220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33640220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33640296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33654178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33654296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33668178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33668219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33668220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33668296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33682178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33682296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33696220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33696296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33710220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33738178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33752178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33752220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33752296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33766296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33780220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33780296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33794296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33808178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33808296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33822178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33822296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33836296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33850178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33850220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33850296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33864178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33864296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33878178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33878220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33892178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33892220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33906178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33906219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33906220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33906296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33920178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33920220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33920296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33934296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33948219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 33948220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33962296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33976219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 33976296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 33990220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 33990296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34004296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34018178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34018220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34032178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34032220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34046178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34060219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34060220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34060296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34074178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34074219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34074296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34088178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34088220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34088296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34102178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34116296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34130219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34130296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34144296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34158220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34158296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34186178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34200178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34200220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34200296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34228220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34242296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34256220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34256296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34270178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34270219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34270296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34284178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34298178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34298296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34326220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34340296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34354178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34354220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34354296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34368220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34382178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34382296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34396158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34396219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34410220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34424178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34438158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34438178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34438219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34438296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34452178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34452219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34452220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34466178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34466220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34480178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34494178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34494296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34508178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34508219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34508220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34508296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34522178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34522296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34550219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34550296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34564220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34564296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34578178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34578220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34592178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34592220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34606178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34648178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34662178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34662220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34662296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34704220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34718220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34732178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34732220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34732296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34746178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34774220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34802178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34802219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34802220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34816178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34830219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34844178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34844296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34858178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34858220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34858296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34886178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34886219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34900178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34900220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34900296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34928178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34942296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34956219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 34956220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 34970178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 34970296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34984219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 34998296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35012178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35012220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35026219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35040178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35040220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35054178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35054296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35068178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35082296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35110220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35124178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35124220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35138178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35152219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35152296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35166178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35194220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35208178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35208220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35236178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35236296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35250178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35250220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35264220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35264296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35278220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35292158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35292219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35292296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35306220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35320178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35320296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35334158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35334219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35334220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35348219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35348220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35362178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35362296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35376178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35376220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35376296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35390178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35404219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35404296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35418178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35418220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35418296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35432178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35432220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35432296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35446219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35446220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35446296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35460220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35474220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35488220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35502220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35502296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35516178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35516220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35530178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35530220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35544178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35544220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35558220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35572220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35586296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35600220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35600296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35614178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35614220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35614296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35628178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35628296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35642178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35656178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35656220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35670296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35684220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35698178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35698219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35698220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35712178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35712219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35712220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35712296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35740178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35740220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35754178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35754296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35768178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35782178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35782219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35782296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35796178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35796220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35810178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35810220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35838220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35852219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35852220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35852296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35866220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35880178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35880219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35880220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35880296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35894178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35894296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35908296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35922219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35922220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35922296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35936178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35936220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35936296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35950178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35950220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35950296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 35964178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35964296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 35978178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 35978296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 35992296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36006178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36006220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36006296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36020178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36020296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36034178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36034296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36048219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36062178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36062296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36076220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36076296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36090178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36090220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36090296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36104220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36104296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36118220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36132296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36146220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36160220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36174158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36174219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36188296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36202296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36216178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36216296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36230158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36230219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36230296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36244219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36244220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36258178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36258220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36272220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36272296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36286220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36286296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36300178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36300219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36300296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36314220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36314296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36328178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36342219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36342296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36356296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36384178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36426178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36426296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36440220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36440296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36454296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36468220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36468296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36482178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36482296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36510178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36510220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36524220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36538178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36552178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36552220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36552296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36566178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36566220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36566296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36580178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36594296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36608296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36622220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36636220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36664178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36678296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36692178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36692219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36692220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36692296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36706220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36720178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36720220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36720296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36734219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36734296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36748178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36748220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36748296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36762178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36776219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36776220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36776296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36790178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36790220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36790296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36804178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36804220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36818178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36818219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36832296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36860178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36860220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36874178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36874296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36888178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36888296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36902296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36916178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36916220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36930178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36930296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36944219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36944220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 36944296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 36958296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 36972220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 36986178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37028220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37028296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37042178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37042220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37042296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37056158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37056178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37056219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37070178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37070296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37098178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37098296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37112178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37126158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37126178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37126219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37126220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37126296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37140178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37140219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37168296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37182178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37182296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37196178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37196219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37210178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37210296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37224178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37238296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37252178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37252219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37252220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37252296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37266178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37280178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37294220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37294296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37308296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37322178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37322220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37322296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37336296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37350178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37350220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37378178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37378220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37392178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37392220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37420220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37420296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37448220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37462178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37476296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37490178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37490296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37504220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37518296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37532178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37532220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37532296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37546178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37560296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37574178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37574220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37574296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37588219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37588220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37616178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37630219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37630296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37644220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37644296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37658178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37658220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37658296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37672178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37672219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37672220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37686178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37686220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37700296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37714219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37714296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37728296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37756178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37756220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37770178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37770220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37784178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37784296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37812220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37826219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37840296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37854220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37882220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37896178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37896220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37896296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37910178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37910220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37938220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37952158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 37952219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37980220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 37980296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 37994178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 37994220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38008220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38008296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38022158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38022219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38022296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38036178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38036219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38050296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38064178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38078220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38092219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38092220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38092296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38106178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38106220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38106296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38120178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38120220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38120296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38134296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38148178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38148219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38162220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38162296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38176220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38176296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38190178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38190296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38204220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38204296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38218178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38218220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38218296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38246178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38260178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38274220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38274296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38288178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38288220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38302178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38302220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38316220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38330178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38330220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38358296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38372178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38372220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38386220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38414296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38428220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38442178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38442220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38456220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38484178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38484220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38484296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38498178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38498219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38512178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38512220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38512296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38526219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38526296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38540178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38540219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38540220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38540296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38554296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38568178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38568296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38582296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38596178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38596220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38610219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38610296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38624178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38624220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38624296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38638178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38652178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38666220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38666296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38680220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38694178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38708178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38708220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38708296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38722178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38722219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38722296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38750296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38764220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38764296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38778220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38792220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38792296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38806178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38806220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38806296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38820178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38834220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38848158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38848219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38862220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38862296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38876220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38876296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38890220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38890296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38904178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38918158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38918219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38918220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38918296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38932178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38932219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38932220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38932296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38960178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38960220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 38960296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 38974178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38974296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 38988178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 38988219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39002220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39016220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39016296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39030178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39030296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39044178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39044219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39044296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39058178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39058296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39072220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39072296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39086220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39086296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39100296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39114220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39142220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39142296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39156178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39156220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39170178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39170220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39170296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39184296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39198220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39198296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39212178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39212220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39226220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39226296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39240296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39254178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39254296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39268296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39296178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39324220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39324296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39338178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39352220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39366220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39366296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39380220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39394178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39408178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39408220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39422220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39436178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39436219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39450178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39450220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39464178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39492178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39492219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39492296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39506178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39506296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39520178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39520296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39534178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39548220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39562220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39562296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39576178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39576296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39590220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39604219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39604220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39604296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39618178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39632220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39646178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39646220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39660178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39660296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39674220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39688296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39702296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39730158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39730219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39744178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39744220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39758178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39758220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39758296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39772296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39786178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39800178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39800220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39814158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39814219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39814220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39828219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39828296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39842220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39842296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39856296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39884219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39898296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39912178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39912220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39926178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39926220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39940219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39940220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 39940296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 39954178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 39968296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 39996178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40010178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40010220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40024296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40038178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40038220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40052296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40066178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40080178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40080296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40094219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40094220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40094296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40108220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40122178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40122219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40122220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40136178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40136296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40150178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40164296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40178178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40178220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40192220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40192296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40206178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40206220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40206296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40248178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40262178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40262220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40262296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40276178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40276220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40276296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40290178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40304220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40318178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40332178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40346219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40346220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40360296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40374178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40374220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40374296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40388219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40388220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40402220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40416296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40430178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40444178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40458178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40458220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40458296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40486178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40486220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40486296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40500219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40500220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40500296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40514296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40556178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40556220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40556296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40570178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40584296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40598178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40598220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40612178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40612220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40612296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40626158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40626219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40626220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40640178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40640296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40668220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40682178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40682220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40696178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40696296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40710158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40710219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40710220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40710296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40724219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40724296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40738220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40752178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40752220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40752296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40780219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40780296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40794178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40794220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40808178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40808296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40822296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40836178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40836219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40836296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40850178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40864220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40864296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40878220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40906178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40906220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40906296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40920220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40934220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40934296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 40948220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40962296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 40976220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40976296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 40990219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 40990296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41004178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41004220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41018219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41018220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41032178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41032220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41032296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41060178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41102178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41102296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41116178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41116220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41130220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41144178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41144220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41144296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41158220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41172220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41186178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41200296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41214220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41228178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41228220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41242178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41242296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41256178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41270178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41270220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41284178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41284296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41298220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41312220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41326220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41326296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41340178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41340296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41354178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41382220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41382296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41396219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41410220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41438178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41452220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41466296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41480178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41480296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41494220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41508296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41522158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41522219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41522220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41536178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41536220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41536296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41550296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41564220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41564296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41578178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41578220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41592296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41606158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41606178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41606219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41606220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41620219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41620296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41634178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41634220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41634296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41648178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41648296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41662178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41662220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41662296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41676178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41676219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41676296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41690296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41704178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41704220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41718220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41718296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41732178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41732219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41732220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41732296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41746178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41746220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41746296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41760178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41760220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41774178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41774296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41788178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41788220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41788296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41802178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41816220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41830178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41844220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41844296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41872296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 41886219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41886220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41900219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41900220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41914178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41914220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41928178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41942220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41970178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41970220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41984178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41984220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 41998178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 41998220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 41998296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42012178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42012220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42012296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42026220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42026296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42040220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42040296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42054220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42054296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42068296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42082178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42096220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42096296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42110220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42152178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42180220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42180296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42222178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42222220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42222296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42236220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42250178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42250296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42264220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42278178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42278220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42278296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42292178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42292219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42292220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42306220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42320220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42320296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42334178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42334220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42362178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42362296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42376296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42390178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42404178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42404220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42418158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42418178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42418219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42418220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42418296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42432219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42432296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42446178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42446219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42446296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42460178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42460296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42474178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42474220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42488220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42488296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42502158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42502219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42502220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42516219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42530178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42530220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42530296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42544296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42558178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42558220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42572178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42572219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42572296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42586178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42586220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42586296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42600178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42614178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42614296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42628178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42628219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42628220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42628296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42642178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42656220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42670178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42684220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42698220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42712178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42754178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42768220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42768296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42782178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42782296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42824296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42852220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42866220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42866296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42880178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42880296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42894178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42894220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42908178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 42908296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42922178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42922220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42936178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 42936296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42964220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42978178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 42978220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 42992178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43006219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43006220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43006296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43020178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43020220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43020296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43034296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43048219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43048296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43062220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43062296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43076178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43090296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43118178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43132220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43132296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43146178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43146220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43146296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43160220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43174178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43174220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43174296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43188219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43188220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43202220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43216178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43216220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43216296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43230220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43244220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43258220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43272178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43272296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43286178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43286296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43300296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43314158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43314219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43314220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43314296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43328178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43328219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43342178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43342220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43342296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43356178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43356219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43356296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43370220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43384178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43398158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43398219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43398220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43398296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43412178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43412219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43412220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43412296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43426178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43426220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43440178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43440220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43440296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43454220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43454296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43468219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43468220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43482178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43482220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43482296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43496178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43510178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43510296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43524219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43524220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43538178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43538296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43552178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43552296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43566178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43580178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43580220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43580296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43594220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43608178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43608220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43622178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43622220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43636178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43636220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43636296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43650220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43664178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43664296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43678296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43692178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43692220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43706178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43706220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43706296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43720220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43734296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43748220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43762220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43762296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43776296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43790220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43790296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43804178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43818178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43818220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43818296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43832220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43832296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43846296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43860178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43860220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43860296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43874296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43888178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43888220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43902178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43902219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43916220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43916296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43930178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43930220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 43930296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43944219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43944220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 43972178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 43972296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 43986178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44000220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44000296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44014178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44014220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44014296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44028220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44042178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44042220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44042296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44056178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44056296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44070220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44070296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44084178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44084219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44084220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44098296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44112178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44112296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44126178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44126220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44140220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44140296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44154220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44154296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44168178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44182220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44182296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44196178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44210158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44210219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44224178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44224219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44238219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44238220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44252178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44252296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44266296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44280158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44280219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44280296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44294178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44294220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44308219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44322178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44322220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44336220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44350178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44350220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44364219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44364220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44364296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44378296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44392220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44392296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44406220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44406296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44420178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44420219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44420220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44420296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44434178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44434296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44448220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44462178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44462220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44462296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44476178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44490220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44490296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44504178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44504220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44504296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44546178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44546296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44560178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44560220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44574296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44588178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44588220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44602220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44616296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44630178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44630220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44644178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44644220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44658296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44672220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44686178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44686220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44714220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44728220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44728296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44742220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44742296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44756178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44756296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44770178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44770296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44784178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44784220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44798219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44798220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44812178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44812220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44812296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44826178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44826220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44826296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44840178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44840220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44840296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44854178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44854296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44868219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44868220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44910178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44910220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44924220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44924296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44938178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44938296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44952220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44966178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44966220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44966296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 44980219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 44980220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44980296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 44994178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 44994219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45022220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45022296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45036220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45036296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45064178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45064220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45064296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45078178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45078219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45078220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45092158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45092178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45092219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45092220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45092296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45106178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45106296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45120178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45120220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45120296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45134178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45134220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45134296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45148178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45148220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45162158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45162178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45162219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45176220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45176296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45190219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45190296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45204178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45204220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45204296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45218178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45218220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45218296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45246178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45246220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45260219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45260296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45274220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45302178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45302220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45302296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45316219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45316220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45316296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45330220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45344178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45344220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45358220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45358296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45372178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45372220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45372296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45386178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45386296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45400178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45400220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45414296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45428220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45442220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45442296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45456296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45470178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45470220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45470296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45484296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45498296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45512220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45512296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45526178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45526296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45540220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45540296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45554178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45554296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45568178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45582178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45596178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45610296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45624220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45624296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45638178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45652178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45652220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45652296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45666296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45680178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45680220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45680296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45694219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45708220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45750178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45750220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45750296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45764178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45778220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45778296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45792219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45792296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45806178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45806220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45806296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45820178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45820296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45834178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45834296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45848220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45862178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45862296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45876178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45876296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45890220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45918178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45932296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45946178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45946220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 45946296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45960178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45960220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45960296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 45974219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 45974220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 45988220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46002158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46002219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46002220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46016296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46030220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46030296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46044158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46044219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46044220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46044296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46058178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46058219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46058220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46100178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46100296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46114178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46128220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46128296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46142178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46142220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46142296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46170219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46184296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46198178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46198220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46198296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46212178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46212219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46226178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46226296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46240178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46240220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46254178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46268220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46282178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46282220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46296178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46296296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46310178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46310296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46324178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46338296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46352178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46352220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46352296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46366296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46380296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46394178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46408178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46408220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46408296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46422178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46422220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46436178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46450178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46450296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46464178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46478220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46478296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46492220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46492296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46520178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46520220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46520296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46534178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46534220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46548178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46562178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46576296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46590178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46604178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46604219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46604220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46604296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46618220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46632158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46632219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46646178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46660178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46660220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46674158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46674219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46674220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46688296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46702178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46702219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46702220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46716220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46730178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46730220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46730296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46744296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46758178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46772219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46772296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46786219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46786296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46800178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46814178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46828178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46828220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46828296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46842220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46856178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46856296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46870219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46870220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46884158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46884178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46884219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46898178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46898296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46912296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46926158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46926178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46926219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 46940219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46954178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46968178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 46982220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 46982296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 46996178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47010220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47024178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47024220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47024296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47066219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47066220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47066296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47080178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47080220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47080296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47094220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47108178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47108219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47108220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47108296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47122296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47150178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47150220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47164178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47164220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47164296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47178178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47178220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47178296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47192178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47192220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47192296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47206178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47206220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47206296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47220178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47234178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47234220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47234296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47248178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47248296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47262178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47262296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47276220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47290178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47290296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47304178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47304220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47318178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47332178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47332220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47346296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47360296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47374178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47388178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47388220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47388296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47430178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47430220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47430296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47458220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47458296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47472178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47472296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47486178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47486296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47500219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47500220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47528178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47542158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47542178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47542219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47570178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47570296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47584220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47598158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47598219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47612178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47612219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47612220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47626178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47626220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47626296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47640178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47654178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47654296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47668219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47668220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47682220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47682296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47696178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47710219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47710220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47738296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47752220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47752296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47766178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47766219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47766220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47766296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47780158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47780178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47780219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47794178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47794220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47808158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47808219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47822296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47836178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47836219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47850296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47892296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47906219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47906220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47906296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47920219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47920220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47920296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47934178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47934220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47948178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47948220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 47948296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47962219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47962220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 47962296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 47976178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47990178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 47990220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48004219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48018178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48018220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48018296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48032220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48032296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48046178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48046296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48060178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48060296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48074178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48074220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48074296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48088178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48102178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48102296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48116296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48130178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48130220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48130296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48144220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48158178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48158296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48172220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48186220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48200178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48214296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48228178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48228296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48242296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48256220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48270178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48284296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48298220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48312220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48312296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48326178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48326220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48326296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48340296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48354178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48354220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48354296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48382220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48382296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48396178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48396219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48396296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48410296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48424178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48424220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48424296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48438220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48452158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48452219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48466220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48466296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48480220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48480296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48494220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48508158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48508178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48508219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48508296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48522219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48536296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48550178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48550220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48564219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48564220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48564296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48578220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48592178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48592296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48606178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48606220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48620178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48620219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48634296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48648219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48648220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48648296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48662296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48676158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48676178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48676219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48676296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48704158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48704219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48704220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48704296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48718219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48718220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48718296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48732178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48732220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48732296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48746178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48746220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48760296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48774220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48788178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48788220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48788296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48802178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48802296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48830220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48844178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48844219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48844296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48858178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48858296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48872178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48872296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48886220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48886296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48900178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48900219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48900296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48914220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48914296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48928178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48928220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48942178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48942296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48956178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48956220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48956296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 48970178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 48970296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 48984178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 48984296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49012220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49012296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49040220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49040296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49054178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49054220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49054296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49068178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49068220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49082178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49082220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49096220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49124296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49138178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49138220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49138296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49152220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49166178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49180178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49180296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49194220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49194296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49222178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49236178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49236220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49236296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49250220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49264178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49264220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49264296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49278178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49278296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49292219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49306178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49306220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49320220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49334178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49334220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49334296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49348158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49348178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49348219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49348296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49362178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49362220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49362296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49376220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49390220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49390296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49404158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49404219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49404220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49418220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49432178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49432219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49446178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49446220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49460219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49474178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49474220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49488220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49502219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49502296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49530178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49530219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49530220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49544296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49558158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49558219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49572220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49600158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49600178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49600219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49600220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49600296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49614178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49614219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49614220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49614296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49628296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49642220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49642296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49670220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49684178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49684220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49698178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49698220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49698296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49712178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49712296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49726178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49726220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49740219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49740296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49754178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49768178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49768296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49782296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49796219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49796220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49810178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49810220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49810296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49824220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49824296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49838178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49852178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49866220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49866296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49880296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49894296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49908220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49922178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49936178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49936220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49936296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49950178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49950296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49964178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49964296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 49978178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 49978296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 49992178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 49992296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50006178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50006296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50020178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50020296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50034178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50034220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50076178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50090296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50104220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50104296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50118296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50132178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50132296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50174220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50188219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50188220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50202296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50216296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50230220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50230296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50244158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50244178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50244219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50258178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50258296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50272296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50286220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50286296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50300178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50300296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50314158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50314178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50314219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50314296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50328219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50328220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50328296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50342219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50342296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50356296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50370178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50370220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50370296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50384220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50384296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50398219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50398296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50412219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50412220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50412296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50426296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50440158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50440219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50440220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50440296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50454178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50454220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50454296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50468296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50482158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50482219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50482220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50482296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50496219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50496220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50496296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50510178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50510296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50524220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50524296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50538220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50538296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50552178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50566178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50566220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50566296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50594178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50608220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50608296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50636178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50636219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50636296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50650178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50664178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50664296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50692219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50692220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50692296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50706296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50734178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50734220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50748220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50748296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50762296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50776220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50790220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50790296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50804178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50804296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50818178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50846178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50860296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50874296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50888296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50902296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50916296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50930220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50930296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50944178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 50944296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50958178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 50958220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50972178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 50972220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 50986296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51000178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51014178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51014296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51028178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51042178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51042220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51042296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51056220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51056296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51070178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51070296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51084178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51084219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51084220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51098220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51098296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51112178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51112220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51112296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51126220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51140178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51140296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51154158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51154219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51154220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51154296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51168178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51210158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51210178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51210219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51224296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51238220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51238296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51252220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51266220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51294178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51294219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51294296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51308178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51308219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51322178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51336158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51336178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51336219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51350220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51364178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51364220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51364296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51378158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51378178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51378219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51378296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51392178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51392219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51392220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51406178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51434178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51434296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51462296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51490178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51490220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51490296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51518178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51518296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51532178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51532219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51546178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51560296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51588178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51588219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51588296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51602178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51602296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51630220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51644220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51644296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51658220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51672178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51672220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51686178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51686220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51714296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51728178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51728296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51742220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51742296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51756220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51770178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51784296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51798178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51798220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51798296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51812178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51812220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51826220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51854220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51854296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51868178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51868296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51882178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51882296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51896178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51910220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51924178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51938220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51952178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51952220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51952296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51966178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51966220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 51966296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51980220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 51994178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51994219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 51994220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 51994296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52008178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52008220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52036178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52036296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52050158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52050219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52050220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52050296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52064178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52064296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52078178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52078296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52092178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52106158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52106219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52106220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52120178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52134178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52134219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52148178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52162219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52162296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52176178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52176296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52190178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52190220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52204178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52218220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52218296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52232158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52232219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52232296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52246178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52246220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52260158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52260219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52260220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52274178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52274220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52288219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52288220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52302178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52330296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52344220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52344296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52358178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52372178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52372296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52386178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52386296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52400220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52414178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52414219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52414220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52428178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52428220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52442178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52456178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52456220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52470178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52470220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52470296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52484178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52484219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52498220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52498296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52512178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52526178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52526296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52540296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52554178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52554220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52554296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52568178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52568296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52582178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52596220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52610178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52610296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52624178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52624296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52638178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52638296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52652178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52652220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52666220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52666296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52680178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52680220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52680296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52694178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52694220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52708178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52708296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52736178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52736220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52736296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52750178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52764296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52778220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52778296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52806178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52806296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52820178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52820220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52820296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52834296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52848178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52848220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52848296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52862220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52862296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52890219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52890296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52904296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52918178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52918220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52918296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52932220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52946158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 52946219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52946220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52960178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 52988178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 52988220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 52988296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53002178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53002296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53016158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53016219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53016220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53016296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53030178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53030219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53030296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53044296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53058220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53058296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53072220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53086220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53086296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53100178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53100219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53100220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53100296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53114178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53114220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53128158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53128219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53128220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53142178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53142220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53142296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53156158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53156219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53170178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53170219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53184178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53184220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53184296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53198178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53198296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53212178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53226178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53226296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53240178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53240296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53254178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53254220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53254296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53268220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53296178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53296219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53296220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53296296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53310178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53352178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53352220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53352296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53366178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53380178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53380219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53380220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53380296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53408296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53422178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53422220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53422296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53436178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53436296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53450220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53450296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53464178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53478178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53478220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53492296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53520178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53520296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53534220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53548178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53562220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53576178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53576220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53576296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53590178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53604178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53618178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53618220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53632178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53632296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53646220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53646296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53660178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53660220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53660296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53674178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53688178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53688220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53688296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53716178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53716220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53716296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53730178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53730220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53744296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53758178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53800178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53800219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53800220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53800296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53814178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53814296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53828220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53842220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53842296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53856158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53856178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53856219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53884220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53884296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53912158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53912219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53912220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53926178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53926219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53926220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53926296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53940178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53940220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 53940296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53954178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53968220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53968296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 53982178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 53982220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 53996219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54010296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54024158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54024219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54024220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54038158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54038178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54038219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54038296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54052178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54066178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54066219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54094220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54094296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54122178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54122220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54122296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54136178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54136220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54150178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54150220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54164178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54178220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54178296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54192219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54192296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54206296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54220296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54234178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54248178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54262178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54262220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54262296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54276178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54276219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54276296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54290220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54318220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54332220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54332296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54346220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54346296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54360178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54374178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54374220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54388296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54402178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54402220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54402296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54416178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54430178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54430296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54444178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54444220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54444296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54458178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54458296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54472178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54472220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54472296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54500296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54514178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54514220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54528296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54542220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54542296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54570178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54570220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54570296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54584220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54584296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54598220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54598296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54612296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54626220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54640296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54668220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54668296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54682296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54696178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54696219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54696296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54710178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54710220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54710296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54724178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54724220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54724296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54738220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54752158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54752178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54752219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54752220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54752296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54766296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54780296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54794220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54794296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54808158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54808219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54808220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54822178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54822219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54822220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54864220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54878220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54878296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54892178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54892219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54892296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54906178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54906296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54920178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54920220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54920296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54934178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54934220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54934296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54948178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54948219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54948220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54962178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 54962296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 54976220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 54976296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 54990220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55004178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55004220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55018178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55018220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55032178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55032220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55046178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55046220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55046296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55060178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55060220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55074178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55074220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55088178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55088219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55088220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55102178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55116178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55116296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55144178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55144220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55158296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55172178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55172219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55172220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55186220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55186296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55200178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55200220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55200296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55214178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55228178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55228296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55242220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55242296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55256178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55256220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55256296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55270178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55270296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55284178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55284296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55298220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55312178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55312220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55312296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55326178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55326296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55340178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55340296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55354220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55354296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55368220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55368296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55382220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55382296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55410178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55424296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55438296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55452178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55452296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55494220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55494296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55508220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55522296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55536178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55564296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55578178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55578220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55606219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55606220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55620296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55648178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55648220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55662158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55662219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55676178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55676220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55676296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55704178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55718158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55718219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55718296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55732219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55746178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55746296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55760178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55774178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55774296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55788178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55788219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55788220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55802296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55816296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55830178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55830219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55844220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55858178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55858220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55858296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55872296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55900178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55900296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55914178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55914220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55914296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55928178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55928220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55942178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55942296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55956220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 55956296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55970178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55970220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55984178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55984219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 55984220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 55998220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 55998296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56012296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56040178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56040220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56054178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56054220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56054296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56068178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56068219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56082220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56082296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56096220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56110296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56124220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56138296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56152178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56166178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56166220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56166296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56180296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56194220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56194296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56208220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56236178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56236220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56250178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56250220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56250296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56264178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56264220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56264296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56278178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56292178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56292296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56306178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56320178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56320220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56320296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56334178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56334220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56334296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56348178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56362178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56376220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56376296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56390296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56404220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56404296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56418178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56418220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56418296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56446220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56446296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56460178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56460296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56474220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56474296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56488220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56488296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56502178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56502219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56502220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56502296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56516296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56530296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56544178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56544296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56558158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56558219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56558220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56572178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56600220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56600296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56614158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56614219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56614296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56628219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56628296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56642296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56656178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56656220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56656296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56670178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56670220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56698178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56698296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56726178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56726296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56740178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56740296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56754178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56768220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56768296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56782296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56796178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56796296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56810178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56824178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56852296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56866220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56866296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56880219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56880220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56880296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56894178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56894296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56908178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56922296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56936178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56936220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 56936296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56950178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 56964219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 56964220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 56978220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57006178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57006220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57020178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57034220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57034296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57048178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57062178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57090178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57104220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57104296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57118178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57132178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57132220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57146220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57146296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57160178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57160220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57160296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57174220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57174296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57188220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57202220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57216178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57216296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57230296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57244296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57258178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57258220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57272178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57272220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57286220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57286296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57300178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57314220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57314296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57342220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57356178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57356220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57356296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57370220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57370296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57384296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57398219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57398220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57398296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57412178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57412220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57412296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57426220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57440220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57440296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57454158 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57454178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57454219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57468296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57482296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57496178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57510158 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57510178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57510219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57510220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57510296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57524219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57524220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57524296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57538178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57538220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57552220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57566220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57566296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57580178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57594220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57594296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57608178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57608220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57608296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57636178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57636220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57650178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57664178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57664296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57678296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57692178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57692296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57706220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57720178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57720220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57734178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57734220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57734296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57748178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57762178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57762220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57776296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57790178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57790219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57804178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57804219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57804296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57818178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57818220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57818296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57832219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57832220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57846178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57846219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57846296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57860296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57874220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57874296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57902178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 57902296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57916178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57916220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57930220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57944220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57958178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 57958220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 57986178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 57986296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58000178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58014220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 58014296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58028178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58042220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 58042296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58056178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58056220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 58056296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58070178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58070220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58084178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58098220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 58098296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58112178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58112220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 58112296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58126178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58154220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58168178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58168220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58182178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 58182296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58196178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 58196296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58210178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58210220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 58210296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58224178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 58224296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58238178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 58238296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58252178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58266178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58266220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58280178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58280220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 58294296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58308220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 58308296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 58322296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 58336219 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58336220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 58336296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 58350296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58364178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58364220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 58364296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58378220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 58378296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 58392296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58406178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 58406296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58420178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 58420219 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58420220 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 58448296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58462220 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1329: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1329_24901 at time 58476178 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 58476296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 58490296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1328: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1328_24900 at time 58504178 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1330: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1330_24902 at time 58518296 ps $setuphold (posedge CLKARDCLK,posedge DIPADIP,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIPADIP_delay) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB36E1.v" Line 1331: Timing violation in scope /TB_final/UUT/CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1331_24903 at time 58546296 ps $setuphold (posedge CLKARDCLK,negedge DIPADIP,(0:0:0),(0:0:0),no