---
title: Latest 15 Papers - February 12, 2026
labels: documentation
---
**Please check the project's GitHub page for a better reading experience and more papers.**

## verification
| **Title** | **Date** | **Comment** |
| --- | --- | --- |
| **[Uncovering Hardware Vulnerabilities: Formal Verification for Security-Focused Negative Testing](downloads/dvcon/2C2-DVConIndia2025_Final_Paper_9003.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Robust Verification of Clock Tree Network using “Clock Monitor” Integrated by ACRMG](downloads/dvcon/1C3-DVConIndia2025_Final_Paper_2809.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Optimizing CPU-Based Configuration Path Verification Through Automated C Test Case Generation with UVM RAL](downloads/dvcon/1C1-DVConIndia2025_Final_Paper_7562.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Novel Approach for Verification of Multi Die Booting Using Disruptive Distributed Simulation Methodology](downloads/dvcon/4A2-DVConIndia2025_Final_Paper_5352.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Navigating Complexity to Convergence: Formal Verification for Single Precision](downloads/dvcon/2A2-DVConIndia2025_Final_Paper_4137.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Efficient Verification of Multi-Die Systems using Multi-Die Co-Simulation Framework](downloads/dvcon/4A3-DVConIndia2025_Final_Paper_0314.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Decoding the RAS Maze: Microscopic Complexity Meets Verification](downloads/dvcon/3C1-DVConIndia2025_Final_Paper_0076.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Catching the Unseen: A Case Study on Conquering Caching and Ordering Verification Challenges in Release Critical Unit](downloads/dvcon/3C3-DVConIndia2025_Final_Paper_7251.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Breaking Barriers: Formal Verification in Complex Compressor Controller Architecture](downloads/dvcon/2B3-DVConIndia2025_Final_Paper_5338.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Breaking Barriers: Formal Verification in Complex Compressor Controller](downloads/dvcon/2B3_DVConIndia25_Final_PPT_5338.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Breaking barriers in Advanced Multi-Chiplet AI SoCs using scalable UCIe and Boot Verification and Emulation techniques](downloads/dvcon/4A1-DVConIndia2025_Final_Paper_2911.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[AI-Driven Design and Verification - Scaling Complexity with Intelligence](downloads/dvcon/2-DVCON-2025_Sandisk-Jayanth-Final-Shreyas-S-Budgur.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Accelerating Debug with Experience-Driven Insights: A Tool-Based Approach for IP and SoC-Level Verification](downloads/dvcon/1A2-DVConIndia2025_Final_Paper_7616.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[A Hybrid Functional Verification Approach of complex designs using Python based Models](downloads/dvcon/4B2-DVConIndia2025_Final_Paper_6824.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Accelerating Debug with Experience-Driven Insights: A Tool-Based Approach for IP and SoC-Level Verification](downloads/dvcon/1A2_DVConIndia25_Final_PPT_7616.pdf)** | 1970-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |

| **Title** | **Date** | **Comment** |
| --- | --- | --- |
| **[Information Technology of Formal Verification and Design of FPGA Electronic Projects](https://ieeexplore.ieee.org/document/11122210)** | 2024-01-01 | <details><summary>2024 ...</summary><p>2024 14th International Conference on Dependable Systems, Services and Technologies (DESSERT)</p></details> |
| **[Design and Verification Challenges in SoC Integration of PicoRV32 RISC-V with Sigma-Delta ADC](https://ieeexplore.ieee.org/document/10569876)** | 2024-01-01 | <details><summary>2024 ...</summary><p>2024 47th MIPRO ICT and Electronics Convention (MIPRO)</p></details> |
| **[An Introduction to Universal Verification Methodology for the digital design of Integrated circuits (IC’s): A Review](https://ieeexplore.ieee.org/document/9396034)** | 2021-01-01 | <details><summary>2021 ...</summary><p>2021 International Conference on Artificial Intelligence and Smart Systems (ICAIS)</p></details> |
| **[Automatic Formal Verification of Digital Components of IoTs Using CBMC](https://ieeexplore.ieee.org/document/8551480)** | 2018-01-01 | <details><summary>2018 ...</summary><p>2018 15th International Conference on Smart Cities: Improving Quality of Life Using ICT & IoT (HONET-ICT)</p></details> |
| **[IEEE Draft Standard for System, Software and Hardware Verification and Validation - Corrigendum 1](https://ieeexplore.ieee.org/document/7835639)** | 2017-01-01 | <details><summary>IEEE ...</summary><p>IEEE P1012 Corrigendum/D1, January 2017</p></details> |
| **[IEEE Approved Draft Standard for System, Software and Hardware Verification and Validation](https://ieeexplore.ieee.org/document/7383210)** | 2016-01-01 | <details><summary>IEEE ...</summary><p>IEEE P1012/D18, January 2016</p></details> |
| **[Automated formal verification of the refined specification of digital systems in HSSL](https://ieeexplore.ieee.org/document/7802074)** | 2016-01-01 | <details><summary>2016 ...</summary><p>2016 International Conference on Emerging eLearning Technologies and Applications (ICETA)</p></details> |
| **[IEEE Approved Draft Standard for System, Software and Hardware Verification and Validation](https://ieeexplore.ieee.org/document/7240184)** | 2015-01-01 | <details><summary>IEEE ...</summary><p>IEEE P1012/D17, August 2015</p></details> |
| **[Automated functional verification of digital television systems using camera](https://ieeexplore.ieee.org/document/5606084)** | 2010-01-01 | <details><summary>Proce...</summary><p>Proceedings ELMAR-2010</p></details> |
| **[Digital and Mixed-Signal Verification Differences](https://ieeexplore.ieee.org/document/5460804)** | 2009-01-01 | <details><summary>2009 ...</summary><p>2009 10th International Workshop on Microprocessor Test and [::Verification::]</p></details> |
| **[Application of Workflow Petri Nets to Modeling of Formal Verification Processes in Design Flow of Digital Integrated Circuits](https://ieeexplore.ieee.org/document/4484798)** | 2008-01-01 | <details><summary>2008 ...</summary><p>2008 Design, Automation and Test in Europe</p></details> |
| **[Techniques for formal verification of digital systems: a system approach](https://ieeexplore.ieee.org/document/1333309)** | 2004-01-01 | <details><summary>Eurom...</summary><p>Euromicro Symposium on [::Digital::] System Design, 2004. DSD 2004.</p></details> |
| **[On a design verification of the pipelined digital system using SMV](https://ieeexplore.ieee.org/document/1222611)** | 2003-01-01 | <details><summary>7th K...</summary><p>7th Korea-Russia International Symposium on Science and Technology, Proceedings KORUS 2003. (IEEE Cat. No.03EX737)</p></details> |
| **[Application of novel hierarchical approach to formal verification of digital ICs](https://ieeexplore.ieee.org/document/1562248)** | 2003-01-01 | <details><summary>2003 ...</summary><p>2003 46th Midwest Symposium on Circuits and Systems</p></details> |
| **[Formal verification of digital circuits by 3-valued simulation](https://ieeexplore.ieee.org/document/957592)** | 2001-01-01 | <details><summary>ICECS...</summary><p>ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483)</p></details> |

| **Title** | **Date** | **Comment** |
| --- | --- | --- |
| **[Survey and perspective on verification, validation, and uncertainty quantification of digital twins for precision medicine](https://www.semanticscholar.org/paper/d955f109c1ea25ce4999745fe06a24d96c648c51)** | 2025-01-01 | npj Digital Medicine |
| **[Rural Revitalization Driven by Digital Infrastructure: Mechanisms and Empirical Verification](https://www.semanticscholar.org/paper/6e8819502d79bc287eec13dccc98d7640caa2401)** | 2025-01-01 | <details><summary>Journ...</summary><p>Journal of Digital Economy</p></details> |
| **[Verification and validation of digital twins: a systematic literature review for manufacturing applications](https://www.semanticscholar.org/paper/a295d2a5e7339196d9d8d1f05d2d8f0ed52c6e8e)** | 2024-01-01 | <details><summary>Inter...</summary><p>International Journal of Production Research</p></details> |
| **[Digital Twins Verification and Validation Approach through the Quintuple Helix Conceptual Framework](https://www.semanticscholar.org/paper/7d99957226b2f695d0bfda771627fe12751b03c7)** | 2024-01-01 | Electronics |
| **[Digital Signature Verification In Cloud Computing](https://www.semanticscholar.org/paper/d8b1b8b63d3fc53adc3ceb453104ae213b820c81)** | 2024-01-01 | <details><summary>2024 ...</summary><p>2024 11th International Conference on Reliability, Infocom Technologies and Optimization (Trends and Future Directions) (ICRITO)</p></details> |
| **[An integrated framework for risk assessment in digital verification and validation](https://www.semanticscholar.org/paper/8b19a748b5d3670ede4a42c95d485b46fd5ba06f)** | 2024-01-01 | Measurement: Sensors |
| **[Digital Verification And Face Recognition](https://www.semanticscholar.org/paper/1fa2ba0a23c1bf56c07d9179b8a794b1fb11b4b2)** | 2023-01-01 | <details><summary>Inter...</summary><p>International Conference on Computing Communication and Networking Technologies</p></details> |
| **[Digital Identity Verification: Transforming KYC Processes in Banking Through Advanced Technology and Enhanced Security Measures](https://www.semanticscholar.org/paper/52a9c730227ac1156eeda66690579e0154d1a12e)** | 2023-01-01 | <details><summary>Inter...</summary><p>International Research Journal of Modernization in Engineering Technology and Science</p></details> |
| **[Ethics of Digital Verification in International Reporting](https://www.semanticscholar.org/paper/a0214461448d9a31ce76979b14f6346fb78378f9)** | 2021-01-01 | <details><summary>Handb...</summary><p>Handbook of Global Media Ethics</p></details> |
| **[Digital verification of identity](https://www.semanticscholar.org/paper/8a9cd0eada0a08e51c0ae39f2cb0b28a228a2a6c)** | 2019-01-01 |  |
| **[New architecture of the object-oriented functional coverage mechanism for digital verification](https://www.semanticscholar.org/paper/db269c36b52b9ebfd0e1e7123d2e19bacd97d803)** | 2016-01-01 | <details><summary>Inter...</summary><p>International Verification and Security Workshop</p></details> |
| **[Digital verification: on the frontline](https://www.semanticscholar.org/paper/1b5da06950d04e6fa4ac58eccfc957d08595815a)** | 2016-01-01 |  |
| **[Developing business analytic capabilities for combating e-commerce identity fraud: A study of Trustev's digital verification solution](https://www.semanticscholar.org/paper/2cc1c13be3ca0aafac4f370f211e61e5bc54a9c0)** | 2016-01-01 | <details><summary>Infor...</summary><p>Information Manager (The)</p></details> |
| **[A BIST Architecture based UART Transmitter for Digital Verification](https://www.semanticscholar.org/paper/e0137f1636a37896829819a4dd7692494a2293e3)** | 2015-01-01 |  |
| **[Comprehensive Application of Satellite Digital Verification Environment](https://www.semanticscholar.org/paper/931c4bb1cd1ca446af1e2636cdff82e5a2349e4b)** | 2014-01-01 |  |



## UVM
| **Title** | **Date** | **Comment** |
| --- | --- | --- |
| **[UVM Based Generic Interrupt Service Routine (gISR)](downloads/dvcon/1A1-DVConIndia2025_Final_Paper_4877.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Unified UVM Testbench: Integrating Random, Directed and Pseudo-Random Verification Capabilities](downloads/dvcon/Unified-UVM-Testbench-Integrating-Random-Directed-and-Pseudo-Random-Verification-Capabilities.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[SmartLint Booster: Automation of UVM Testbench Linting with AMIQ Verissimo](downloads/dvcon/P15-DVConIndia2025_Final_Paper_4873.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Pumping Up Test Development with Task Based, C-callable, UVM based Tests](downloads/dvcon/1A3_DVConIndia25_Final_PPT_5986.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Pumping Up Test Development with Task Based, C-callable, UVM based Tests](downloads/dvcon/1A3-DVConIndia2025_Final_Paper_5986.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Optimizing CPU-Based Configuration Path Verification Through Automated C Test Case Generation with UVM RAL](downloads/dvcon/1C1-DVConIndia2025_Final_Paper_7562.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Chain of Responsibility Design Pattern for scalable UVM drivers](downloads/dvcon/P17-DVConIndia2025_Final_Paper_5053.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[AI Pair or Despair ProgrammingUsing Aider to build a VIP with UVM-SV and PyUVM](downloads/dvcon/AI-Pair-or-Despair-Programming-Using-Aider-to-build-a-VIP-with-UVM-SV-and-PyUVM.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[A UVM Testbench for Exploring Design Margins of Analog/Mixed-Signal Systems: A PCI-Express Receiver Detection Circuit Example](downloads/dvcon/A-UVM-Testbench-for-Exploring-Design-Margins-of-AnalogMixed-Signal-Circuits-A-PCI-Express-Receiver-Detection-Circuit-Example.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[A Summary and Examination of UVM Virtual Sequence Techniques](downloads/dvcon/1B1-DVConIndia2025_Final_Paper_3272.pdf)** | 2025-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Chain of Responsibility Design Pattern for scalable UVM drivers](downloads/dvcon/P17-DVConIndia25_Final_PPT_5053.pdf)** | 2017-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[UVM based Generic Interrupt Service Routine (gISR)](downloads/dvcon/1A1_DVConIndia25_Final_PPT_4877.pdf)** | 1970-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[SmartLint Booster: Automation of UVM Testbench Linting with AMIQ Verissimo](downloads/dvcon/P15-DVConIndia25_Final_PPT_4873.pdf)** | 1970-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Novel Customized Algorithm and Verification Checklist to Improve the Process of Register Verification in UVM](downloads/dvcon/P13-DVConIndia25_Final_PPT_4118.pdf)** | 1970-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Efficient Coverage Optimization with Formal Guided Testcase Generation in UVM Verification](downloads/dvcon/Efficient-Coverage-Optimization-with-Formal-Guided-Testcase-Generation-in-UVM-Verification.pdf)** | 1970-01-01 | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |

| **Title** | **Date** | **Comment** |
| --- | --- | --- |
| **[Case Study: UVM-FIE: Enhancing UVM-Based Fault Injection Library for Complex Designs](https://ieeexplore.ieee.org/document/10963962)** | 2025-01-01 | <details><summary>2025 ...</summary><p>2025 IEEE 26th Latin American Test Symposium (LATS)</p></details> |
| **[Verification of Coverage-Driven and Assertion based AXI4 Protocol VIP using UVM](https://ieeexplore.ieee.org/document/10391880)** | 2023-01-01 | <details><summary>2023 ...</summary><p>2023 First International Conference on Cyber Physical Systems, Power Electronics and Electric Vehicles (ICPEEV)</p></details> |
| **[UVM Components for the Secure Hash 512 Algorithm](https://ieeexplore.ieee.org/document/10308037)** | 2023-01-01 | <details><summary>2023 ...</summary><p>2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT)</p></details> |
| **[Toward Digital Phenotypes of Early Childhood Mental Health via Unsupervised and Supervised Machine Learning](https://ieeexplore.ieee.org/document/10340806)** | 2023-01-01 | <details><summary>2023 ...</summary><p>2023 45th Annual International Conference of the IEEE Engineering in Medicine & Biology Society (EMBC)</p></details> |
| **[Design and Verification process of Combinational Adder using UVM Methodology](https://ieeexplore.ieee.org/document/10170273)** | 2023-01-01 | <details><summary>2023 ...</summary><p>2023 International Conference on Advances in Electronics, Communication, Computing and Intelligent Information Systems (ICAECIS)</p></details> |
| **[UVM KID Study: Identifying Multimodal Features and Optimizing Wearable Instrumentation to Detect Child Anxiety](https://ieeexplore.ieee.org/document/9871090)** | 2022-01-01 | <details><summary>2022 ...</summary><p>2022 44th Annual International Conference of the IEEE Engineering in Medicine & Biology Society (EMBC)</p></details> |
| **[Research on Chip Verification Technology Based on UVM](https://ieeexplore.ieee.org/document/9644419)** | 2021-01-01 | <details><summary>2021 ...</summary><p>2021 6th International Symposium on Computer and Information Processing Technology (ISCIPT)</p></details> |
| **[On UVM Reliability in Mixed-Signal Verification](https://ieeexplore.ieee.org/document/8667543)** | 2019-01-01 | <details><summary>2019 ...</summary><p>2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)</p></details> |
| **[AXI based DMA Memory System Testbench Architecture Using UVM Harness Technique](https://ieeexplore.ieee.org/document/8986181)** | 2019-01-01 | <details><summary>2019 ...</summary><p>2019 9th International Conference on Advances in Computing and Communication (ICACC)</p></details> |
| **[An Automated Lightweight UVM Tool](https://ieeexplore.ieee.org/document/8704037)** | 2018-01-01 | <details><summary>2018 ...</summary><p>2018 30th International Conference on Microelectronics (ICM)</p></details> |
| **[Extendable generic base verification architecture for flash memory controllers based on UVM](https://ieeexplore.ieee.org/document/8066759)** | 2017-01-01 | <details><summary>2017 ...</summary><p>2017 IEEE 21st International Conference on Computer Supported Cooperative Work in Design (CSCWD)</p></details> |
| **[A unique centralized-management methodology block/architecture and a novel random input stimulus controlled variable table implementation for the latest marvell ethernet PHY UVM verification platform](https://ieeexplore.ieee.org/document/8242189)** | 2017-01-01 | <details><summary>2017 ...</summary><p>2017 2nd IEEE International Conference on Integrated Circuits and Microsystems (ICICM)</p></details> |
| **[Scaling the UVM_REG Model towards Automation and Simplicity of Use](https://ieeexplore.ieee.org/document/7031726)** | 2015-01-01 | <details><summary>2015 ...</summary><p>2015 28th International Conference on VLSI Design</p></details> |
| **[Pragmatic approaches to implement self-checking mechanism in UVM based TestBench](https://ieeexplore.ieee.org/document/7164768)** | 2015-01-01 | <details><summary>2015 ...</summary><p>2015 International Conference on Advances in Computer Engineering and Applications</p></details> |
| **[The development and initial testing of a new sensor to simultaneously measure strain and pressure in tendons and ligaments](https://ieeexplore.ieee.org/document/154660)** | 1991-01-01 | <details><summary>Proce...</summary><p>Proceedings of the 1991 IEEE Seventeenth Annual Northeast Bioengineering Conference</p></details> |

| **Title** | **Date** | **Comment** |
| --- | --- | --- |
| **[From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification](https://arxiv.org/abs/2504.19959v3)** | 2025-08-20 |  |
| **[An Integrated UVM-TLM Co-Simulation Framework for RISC-V Functional Verification and Performance Evaluation](https://arxiv.org/abs/2505.10145v1)** | 2025-05-15 | <details><summary>7 pag...</summary><p>7 pages, 3 figures, This work is under consideration for conference publication</p></details> |
| **[The Coupling Effect: Experimental Validation of the Fusion of Fossen and Featherstone to Simulate UVMS Dynamics in Julia](https://arxiv.org/abs/2209.13577v2)** | 2024-02-21 | <details><summary>7 pag...</summary><p>7 pages. Submitted to ICRA 2024. Major revision from previous paper. Predictive work with recurrent neural networks is excluded, replaced with a more in-depth description of the dynamic model, along with experimental validation of the model. Additional author added (Evan Palmer). The vehicle being examined is also changed from a Seabotix model to a BlueROV2, a more common platform</p></details> |
| **[Maximising Wrenches for Kinematically Redundant Systems with Experiments on UVMS](https://arxiv.org/abs/2202.13535v1)** | 2022-02-28 | 13 pages |
| **[UVM Based Reusable Verification IP for Wishbone Compliant SPI Master Core](https://arxiv.org/abs/1809.10845v1)** | 2018-09-28 | 5 pages, 6 figures |
| **[Early Development of UVM based Verification Environment of Image Signal Processing Designs using TLM Reference Model of RTL](https://arxiv.org/abs/1408.1150v1)** | 2014-08-06 | <details><summary>Inter...</summary><p>International Journal of Advanced Computer Science and Applications, Vol. 5, No. 2, 2014</p></details> |
| **[Accelerating SystemVerilog UVM Based VIP to Improve Methodology for Verification of Image Signal Processing Designs Using HW Emulator](https://arxiv.org/abs/1401.3554v1)** | 2014-01-15 | <details><summary>Inter...</summary><p>International Journal of VLSI design & Communication Systems (VLSICS)</p></details> |

