// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _reconstruct_complex_s_HH_
#define _reconstruct_complex_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct reconstruct_complex_s : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<7> > y_L3_V_address0;
    sc_out< sc_logic > y_L3_V_ce0;
    sc_in< sc_lv<21> > y_L3_V_q0;
    sc_out< sc_lv<7> > y_L3_V_address1;
    sc_out< sc_logic > y_L3_V_ce1;
    sc_in< sc_lv<21> > y_L3_V_q1;
    sc_out< sc_lv<64> > DNN_out_TDATA;
    sc_out< sc_logic > DNN_out_TVALID;
    sc_in< sc_logic > DNN_out_TREADY;
    sc_out< sc_lv<1> > DNN_out_TLAST;


    // Module declarations
    reconstruct_complex_s(sc_module_name name);
    SC_HAS_PROCESS(reconstruct_complex_s);

    ~reconstruct_complex_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > DNN_out_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln787_reg_753;
    sc_signal< sc_lv<1> > icmp_ln787_reg_753_pp0_iter3_reg;
    sc_signal< sc_lv<6> > i_0_reg_139;
    sc_signal< sc_lv<1> > icmp_ln787_fu_150_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln787_reg_753_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln787_reg_753_pp0_iter2_reg;
    sc_signal< sc_lv<6> > i_fu_156_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_last_V_fu_182_p2;
    sc_signal< sc_lv<1> > tmp_last_V_reg_772;
    sc_signal< sc_lv<1> > tmp_last_V_reg_772_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_772_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_772_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln935_fu_188_p2;
    sc_signal< sc_lv<1> > icmp_ln935_reg_777;
    sc_signal< sc_lv<1> > icmp_ln935_reg_777_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln935_reg_777_pp0_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_15_fu_194_p3;
    sc_signal< sc_lv<1> > p_Result_15_reg_782;
    sc_signal< sc_lv<1> > p_Result_15_reg_782_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_15_reg_782_pp0_iter3_reg;
    sc_signal< sc_lv<21> > tmp_V_7_fu_208_p3;
    sc_signal< sc_lv<21> > tmp_V_7_reg_787;
    sc_signal< sc_lv<21> > tmp_V_7_reg_787_pp0_iter2_reg;
    sc_signal< sc_lv<21> > p_Result_s_fu_216_p4;
    sc_signal< sc_lv<21> > p_Result_s_reg_794;
    sc_signal< sc_lv<1> > icmp_ln935_1_fu_226_p2;
    sc_signal< sc_lv<1> > icmp_ln935_1_reg_799;
    sc_signal< sc_lv<1> > icmp_ln935_1_reg_799_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln935_1_reg_799_pp0_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_18_fu_232_p3;
    sc_signal< sc_lv<1> > p_Result_18_reg_804;
    sc_signal< sc_lv<1> > p_Result_18_reg_804_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_18_reg_804_pp0_iter3_reg;
    sc_signal< sc_lv<21> > tmp_V_9_fu_246_p3;
    sc_signal< sc_lv<21> > tmp_V_9_reg_809;
    sc_signal< sc_lv<21> > tmp_V_9_reg_809_pp0_iter2_reg;
    sc_signal< sc_lv<21> > p_Result_10_fu_254_p4;
    sc_signal< sc_lv<21> > p_Result_10_reg_816;
    sc_signal< sc_lv<32> > sub_ln944_fu_279_p2;
    sc_signal< sc_lv<32> > sub_ln944_reg_821;
    sc_signal< sc_lv<21> > trunc_ln944_fu_285_p1;
    sc_signal< sc_lv<21> > trunc_ln944_reg_827;
    sc_signal< sc_lv<32> > lsb_index_fu_289_p2;
    sc_signal< sc_lv<32> > lsb_index_reg_832;
    sc_signal< sc_lv<31> > tmp_8_reg_838;
    sc_signal< sc_lv<5> > sub_ln947_fu_309_p2;
    sc_signal< sc_lv<5> > sub_ln947_reg_843;
    sc_signal< sc_lv<8> > trunc_ln943_fu_315_p1;
    sc_signal< sc_lv<8> > trunc_ln943_reg_848;
    sc_signal< sc_lv<8> > trunc_ln943_reg_848_pp0_iter3_reg;
    sc_signal< sc_lv<32> > sub_ln944_1_fu_334_p2;
    sc_signal< sc_lv<32> > sub_ln944_1_reg_853;
    sc_signal< sc_lv<21> > trunc_ln944_1_fu_340_p1;
    sc_signal< sc_lv<21> > trunc_ln944_1_reg_859;
    sc_signal< sc_lv<32> > lsb_index_1_fu_344_p2;
    sc_signal< sc_lv<32> > lsb_index_1_reg_864;
    sc_signal< sc_lv<31> > tmp_12_reg_870;
    sc_signal< sc_lv<5> > sub_ln947_1_fu_364_p2;
    sc_signal< sc_lv<5> > sub_ln947_1_reg_875;
    sc_signal< sc_lv<8> > trunc_ln943_1_fu_370_p1;
    sc_signal< sc_lv<8> > trunc_ln943_1_reg_880;
    sc_signal< sc_lv<8> > trunc_ln943_1_reg_880_pp0_iter3_reg;
    sc_signal< sc_lv<31> > m_s_reg_885;
    sc_signal< sc_lv<1> > tmp_10_reg_890;
    sc_signal< sc_lv<31> > m_3_reg_895;
    sc_signal< sc_lv<1> > tmp_14_reg_900;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<64> > zext_ln792_fu_166_p1;
    sc_signal< sc_lv<64> > zext_ln792_1_fu_177_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<7> > zext_ln787_fu_162_p1;
    sc_signal< sc_lv<7> > add_ln792_fu_171_p2;
    sc_signal< sc_lv<21> > tmp_V_fu_202_p2;
    sc_signal< sc_lv<21> > tmp_V_4_fu_240_p2;
    sc_signal< sc_lv<32> > p_Result_16_fu_264_p3;
    sc_signal< sc_lv<32> > l_fu_271_p3;
    sc_signal< sc_lv<5> > trunc_ln947_fu_305_p1;
    sc_signal< sc_lv<32> > p_Result_19_fu_319_p3;
    sc_signal< sc_lv<32> > l_1_fu_326_p3;
    sc_signal< sc_lv<5> > trunc_ln947_1_fu_360_p1;
    sc_signal< sc_lv<21> > zext_ln947_fu_379_p1;
    sc_signal< sc_lv<21> > lshr_ln947_fu_382_p2;
    sc_signal< sc_lv<21> > p_Result_6_fu_388_p2;
    sc_signal< sc_lv<1> > icmp_ln947_fu_374_p2;
    sc_signal< sc_lv<1> > icmp_ln947_1_fu_393_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_405_p3;
    sc_signal< sc_lv<21> > add_ln949_fu_418_p2;
    sc_signal< sc_lv<1> > p_Result_7_fu_423_p3;
    sc_signal< sc_lv<1> > xor_ln949_fu_412_p2;
    sc_signal< sc_lv<1> > and_ln949_fu_430_p2;
    sc_signal< sc_lv<1> > a_fu_399_p2;
    sc_signal< sc_lv<1> > or_ln949_2_fu_436_p2;
    sc_signal< sc_lv<32> > m_fu_450_p1;
    sc_signal< sc_lv<32> > add_ln958_fu_458_p2;
    sc_signal< sc_lv<32> > sub_ln958_fu_469_p2;
    sc_signal< sc_lv<1> > icmp_ln958_fu_453_p2;
    sc_signal< sc_lv<32> > lshr_ln958_fu_463_p2;
    sc_signal< sc_lv<32> > shl_ln958_fu_474_p2;
    sc_signal< sc_lv<32> > m_1_fu_480_p3;
    sc_signal< sc_lv<32> > or_ln_fu_442_p3;
    sc_signal< sc_lv<32> > m_2_fu_488_p2;
    sc_signal< sc_lv<21> > zext_ln947_1_fu_517_p1;
    sc_signal< sc_lv<21> > lshr_ln947_1_fu_520_p2;
    sc_signal< sc_lv<21> > p_Result_12_fu_526_p2;
    sc_signal< sc_lv<1> > icmp_ln947_2_fu_512_p2;
    sc_signal< sc_lv<1> > icmp_ln947_3_fu_531_p2;
    sc_signal< sc_lv<1> > tmp_13_fu_543_p3;
    sc_signal< sc_lv<21> > add_ln949_1_fu_556_p2;
    sc_signal< sc_lv<1> > p_Result_13_fu_561_p3;
    sc_signal< sc_lv<1> > xor_ln949_1_fu_550_p2;
    sc_signal< sc_lv<1> > and_ln949_1_fu_568_p2;
    sc_signal< sc_lv<1> > a_1_fu_537_p2;
    sc_signal< sc_lv<1> > or_ln949_fu_574_p2;
    sc_signal< sc_lv<32> > m_9_fu_588_p1;
    sc_signal< sc_lv<32> > add_ln958_1_fu_596_p2;
    sc_signal< sc_lv<32> > sub_ln958_1_fu_607_p2;
    sc_signal< sc_lv<1> > icmp_ln958_1_fu_591_p2;
    sc_signal< sc_lv<32> > lshr_ln958_1_fu_601_p2;
    sc_signal< sc_lv<32> > shl_ln958_1_fu_612_p2;
    sc_signal< sc_lv<32> > m_10_fu_618_p3;
    sc_signal< sc_lv<32> > or_ln949_1_fu_580_p3;
    sc_signal< sc_lv<32> > m_12_fu_626_p2;
    sc_signal< sc_lv<8> > select_ln964_fu_653_p3;
    sc_signal< sc_lv<8> > sub_ln964_fu_660_p2;
    sc_signal< sc_lv<8> > add_ln964_fu_665_p2;
    sc_signal< sc_lv<32> > m_15_fu_650_p1;
    sc_signal< sc_lv<9> > tmp_4_fu_671_p3;
    sc_signal< sc_lv<8> > select_ln964_1_fu_693_p3;
    sc_signal< sc_lv<8> > sub_ln964_1_fu_700_p2;
    sc_signal< sc_lv<8> > add_ln964_1_fu_705_p2;
    sc_signal< sc_lv<32> > m_16_fu_690_p1;
    sc_signal< sc_lv<9> > tmp_6_fu_711_p3;
    sc_signal< sc_lv<32> > p_Result_17_fu_678_p5;
    sc_signal< sc_lv<32> > p_Result_20_fu_718_p5;
    sc_signal< sc_lv<32> > select_ln162_1_fu_737_p3;
    sc_signal< sc_lv<32> > select_ln162_fu_730_p3;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_34;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<7> ap_const_lv7_34;
    static const sc_lv<6> ap_const_lv6_33;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_FFFFFFE8;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<21> ap_const_lv21_1FFFFF;
    static const sc_lv<21> ap_const_lv21_1FFFE8;
    static const sc_lv<32> ap_const_lv32_FFFFFFE7;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_8;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_DNN_out_TDATA();
    void thread_DNN_out_TDATA_blk_n();
    void thread_DNN_out_TLAST();
    void thread_DNN_out_TVALID();
    void thread_a_1_fu_537_p2();
    void thread_a_fu_399_p2();
    void thread_add_ln792_fu_171_p2();
    void thread_add_ln949_1_fu_556_p2();
    void thread_add_ln949_fu_418_p2();
    void thread_add_ln958_1_fu_596_p2();
    void thread_add_ln958_fu_458_p2();
    void thread_add_ln964_1_fu_705_p2();
    void thread_add_ln964_fu_665_p2();
    void thread_and_ln949_1_fu_568_p2();
    void thread_and_ln949_fu_430_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_io();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_i_fu_156_p2();
    void thread_icmp_ln787_fu_150_p2();
    void thread_icmp_ln935_1_fu_226_p2();
    void thread_icmp_ln935_fu_188_p2();
    void thread_icmp_ln947_1_fu_393_p2();
    void thread_icmp_ln947_2_fu_512_p2();
    void thread_icmp_ln947_3_fu_531_p2();
    void thread_icmp_ln947_fu_374_p2();
    void thread_icmp_ln958_1_fu_591_p2();
    void thread_icmp_ln958_fu_453_p2();
    void thread_l_1_fu_326_p3();
    void thread_l_fu_271_p3();
    void thread_lsb_index_1_fu_344_p2();
    void thread_lsb_index_fu_289_p2();
    void thread_lshr_ln947_1_fu_520_p2();
    void thread_lshr_ln947_fu_382_p2();
    void thread_lshr_ln958_1_fu_601_p2();
    void thread_lshr_ln958_fu_463_p2();
    void thread_m_10_fu_618_p3();
    void thread_m_12_fu_626_p2();
    void thread_m_15_fu_650_p1();
    void thread_m_16_fu_690_p1();
    void thread_m_1_fu_480_p3();
    void thread_m_2_fu_488_p2();
    void thread_m_9_fu_588_p1();
    void thread_m_fu_450_p1();
    void thread_or_ln949_1_fu_580_p3();
    void thread_or_ln949_2_fu_436_p2();
    void thread_or_ln949_fu_574_p2();
    void thread_or_ln_fu_442_p3();
    void thread_p_Result_10_fu_254_p4();
    void thread_p_Result_12_fu_526_p2();
    void thread_p_Result_13_fu_561_p3();
    void thread_p_Result_15_fu_194_p3();
    void thread_p_Result_16_fu_264_p3();
    void thread_p_Result_17_fu_678_p5();
    void thread_p_Result_18_fu_232_p3();
    void thread_p_Result_19_fu_319_p3();
    void thread_p_Result_20_fu_718_p5();
    void thread_p_Result_6_fu_388_p2();
    void thread_p_Result_7_fu_423_p3();
    void thread_p_Result_s_fu_216_p4();
    void thread_select_ln162_1_fu_737_p3();
    void thread_select_ln162_fu_730_p3();
    void thread_select_ln964_1_fu_693_p3();
    void thread_select_ln964_fu_653_p3();
    void thread_shl_ln958_1_fu_612_p2();
    void thread_shl_ln958_fu_474_p2();
    void thread_sub_ln944_1_fu_334_p2();
    void thread_sub_ln944_fu_279_p2();
    void thread_sub_ln947_1_fu_364_p2();
    void thread_sub_ln947_fu_309_p2();
    void thread_sub_ln958_1_fu_607_p2();
    void thread_sub_ln958_fu_469_p2();
    void thread_sub_ln964_1_fu_700_p2();
    void thread_sub_ln964_fu_660_p2();
    void thread_tmp_13_fu_543_p3();
    void thread_tmp_4_fu_671_p3();
    void thread_tmp_6_fu_711_p3();
    void thread_tmp_9_fu_405_p3();
    void thread_tmp_V_4_fu_240_p2();
    void thread_tmp_V_7_fu_208_p3();
    void thread_tmp_V_9_fu_246_p3();
    void thread_tmp_V_fu_202_p2();
    void thread_tmp_last_V_fu_182_p2();
    void thread_trunc_ln943_1_fu_370_p1();
    void thread_trunc_ln943_fu_315_p1();
    void thread_trunc_ln944_1_fu_340_p1();
    void thread_trunc_ln944_fu_285_p1();
    void thread_trunc_ln947_1_fu_360_p1();
    void thread_trunc_ln947_fu_305_p1();
    void thread_xor_ln949_1_fu_550_p2();
    void thread_xor_ln949_fu_412_p2();
    void thread_y_L3_V_address0();
    void thread_y_L3_V_address1();
    void thread_y_L3_V_ce0();
    void thread_y_L3_V_ce1();
    void thread_zext_ln787_fu_162_p1();
    void thread_zext_ln792_1_fu_177_p1();
    void thread_zext_ln792_fu_166_p1();
    void thread_zext_ln947_1_fu_517_p1();
    void thread_zext_ln947_fu_379_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
