INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/22_spi/SPI.srcs/sources_1/new/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2458] undeclared symbol scl_plus, assumed default net type wire [H:/FPGA/souce/22_spi/SPI.srcs/sources_1/new/spi.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/22_spi/SPI.srcs/sim_1/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
