component BLK_POSITIVE_EDGE_DETECTOR is
    port (PREV_STATE_READ  : in  std_logic;
          PREV_STATE_WRITE : out std_logic;
          WRITE_OCCURS     : out std_logic;
          EN               : in  std_logic;
          ENO              : out std_logic);
end component;