==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'matmult.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'LOOP_MAT_MULT_2' (matmult.cpp:32) in function 'matmult' for pipelining.
@I [XFORM-501] Unrolling loop 'LOOP_MAT_MULT_3' (matmult.cpp:33) in function 'matmult' completely.
@W [XFORM-104] Completely partitioning array 'out_vec' (matmult.cpp:28) accessed through non-constant indices on dimension 1 (matmult.cpp:38:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
@I [XFORM-101] Partitioning array 'out_vec' (matmult.cpp:28) in dimension 1 completely.
@W [XFORM-542] Cannot flatten a loop nest 'LOOP_MAT_MULT_0' (matmult.cpp:27:53) in function 'matmult' : 
               more than one sub loop.
@I [HLS-111] Elapsed time: 5.45 seconds; current memory usage: 118 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'matmult' ...
@W [SYN-107] Renaming port name 'matmult/out' to 'matmult/out_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'matmult' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'LOOP_MAT_MULT_2'.
@W [SCHED-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('out_vec[99]', matmult.cpp:34) and 'fadd' operation ('out_vec[99]', matmult.cpp:34).
@W [SCHED-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('out_vec[99]', matmult.cpp:34) and 'fadd' operation ('out_vec[99]', matmult.cpp:34).
@W [SCHED-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('out_vec[99]', matmult.cpp:34) and 'fadd' operation ('out_vec[99]', matmult.cpp:34).
@W [SCHED-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('out_vec[99]', matmult.cpp:34) and 'fadd' operation ('out_vec[99]', matmult.cpp:34).
@W [SCHED-69] Unable to schedule 'load' operation ('b_load_70', matmult.cpp:34) on array 'b' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 50, Depth: 59.
@W [SCHED-104] State 3 has incomplete outgoing transitions.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 2.52 seconds; current memory usage: 128 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'matmult' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] After resource sharing, estimated clock period (10.5ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
@I [BIND-100] The critical path consists of the following:
	'load' operation ('a_load', matmult.cpp:34) on array 'a' (2.71 ns)
	'fmul' operation ('tmp_9', matmult.cpp:34) (7.81 ns)
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.84 seconds; current memory usage: 182 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'matmult' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'matmult/a' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'matmult/b' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'matmult/out_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'matmult' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'matmult_fadd_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'matmult_fmul_32ns_32ns_32_4_max_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'matmult_mux_100to1_sel7_32_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'matmult'.
@I [HLS-111] Elapsed time: 9.27 seconds; current memory usage: 209 MB.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for matmult.
@I [VHDL-304] Generating VHDL RTL for matmult.
@I [VLOG-307] Generating Verilog RTL for matmult.
@I [HLS-112] Total elapsed time: 39.296 seconds; peak memory usage: 209 MB.
