/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/cpri_v8_9_1
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap cpri_v8_9_1 /home/feilong/Storages/fpga/000_vivado_sim_linux32/cpri_v8_9_1
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 -L cpri_v8_9_1 +incdir+/home/feilong/.cxl.ip/incl -sv -work cpri_v8_9_1 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/cpri_v8_9_1/.cxl.systemverilog.cpri_v8_9_1.cpri_v8_9_1.lin64.cmf
