package utility;

import astruct.pcie.Vio;

interface Root{}
design Sat_test
{
	Root root;
	options {
//		architecture = Architecture.AM2045,
		image=Image.PCIE,
		board=Board.IDB
	} on root;
}
binding cRoot implements Root
{
	Vio vio = {numSources=1, numSinks=1};
	Saturate sam = {max=127, min=-128};
	
	channel c0 = {vio.out[0], sam.in};
	channel c1 = {sam.out, vio.in[0]};
}