Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\MyALUTrans\adder_1bit.v" into library work
Parsing module <adder_1bit>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\MyALUTrans\AddSub1b.v" into library work
Parsing module <AddSub1b>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\MyALUTrans\myOr2b4.v" into library work
Parsing module <myOr2b4>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\MyALUTrans\MyMC14495.vf" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\MyALUTrans\myAnd24.v" into library work
Parsing module <myAnd24>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\MyALUTrans\Mux4to14b.vf" into library work
Parsing module <Mux4to14b>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\MyALUTrans\MUX4to1.vf" into library work
Parsing module <MUX4to1>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\MyALUTrans\dispsync.v" into library work
Parsing module <dispsync>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\MyALUTrans\clk_1ms.v" into library work
Parsing module <clk_1ms>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\MyALUTrans\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\MyALUTrans\AddSub4b.v" into library work
Parsing module <AddSub4b>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\MyALUTrans\pbdebounce.v" into library work
Parsing module <pbdebounce>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\MyALUTrans\disp_num.vf" into library work
Parsing module <disp_num>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\MyALUTrans\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\MyALUTrans\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "\\mac\sharefiles\Projects\Verilog\MyALUTrans\Top.v" Line 40: Port C0 is not connected to this instance
WARNING:HDLCompiler:1016 - "\\mac\sharefiles\Projects\Verilog\MyALUTrans\Top.v" Line 41: Port C0 is not connected to this instance
WARNING:HDLCompiler:1016 - "\\mac\sharefiles\Projects\Verilog\MyALUTrans\Top.v" Line 54: Port C0 is not connected to this instance

Elaborating module <Top>.

Elaborating module <pbdebounce>.

Elaborating module <clk_1ms>.

Elaborating module <AddSub4b>.

Elaborating module <AddSub1b>.

Elaborating module <adder_1bit>.

Elaborating module <Mux4to14b>.

Elaborating module <INV>.

Elaborating module <AND2>.

Elaborating module <OR4>.

Elaborating module <ALU>.

Elaborating module <myAnd24>.

Elaborating module <myOr2b4>.

Elaborating module <MUX4to1>.
WARNING:HDLCompiler:189 - "\\mac\sharefiles\Projects\Verilog\MyALUTrans\ALU.v" Line 55: Size mismatch in connection of port <I2>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\mac\sharefiles\Projects\Verilog\MyALUTrans\ALU.v" Line 56: Size mismatch in connection of port <I3>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <disp_num>.

Elaborating module <clkdiv>.

Elaborating module <MyMC14495>.

Elaborating module <AND4>.

Elaborating module <AND3>.

Elaborating module <OR3>.

Elaborating module <OR2>.

Elaborating module <dispsync>.
WARNING:HDLCompiler:189 - "\\mac\sharefiles\Projects\Verilog\MyALUTrans\Top.v" Line 56: Size mismatch in connection of port <rst>. Formal port size is 1-bit while actual signal size is 32-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\MyALUTrans\Top.v".
WARNING:Xst:647 - Input <SW<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW<14:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BTN_Y<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "\\mac\sharefiles\Projects\Verilog\MyALUTrans\Top.v" line 40: Output port <C0> of the instance <AddSub4b0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\sharefiles\Projects\Verilog\MyALUTrans\Top.v" line 41: Output port <C0> of the instance <AddSub4b1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\sharefiles\Projects\Verilog\MyALUTrans\Top.v" line 54: Output port <C0> of the instance <ALU0> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <B>.
    Found 4-bit register for signal <num>.
    Found 4-bit register for signal <A>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Top> synthesized.

Synthesizing Unit <pbdebounce>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\MyALUTrans\pbdebounce.v".
    Found 1-bit register for signal <pbreg>.
    Found 7-bit register for signal <pbshift<6:0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pbdebounce> synthesized.

Synthesizing Unit <clk_1ms>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\MyALUTrans\clk_1ms.v".
    Found 1-bit register for signal <clk_1s>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit adder for signal <cnt[31]_GND_3_o_add_2_OUT> created at line 27.
    Found 32-bit comparator greater for signal <cnt[31]_GND_3_o_LessThan_2_o> created at line 26
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_1ms> synthesized.

Synthesizing Unit <AddSub4b>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\MyALUTrans\AddSub4b.v".
    Summary:
	no macro.
Unit <AddSub4b> synthesized.

Synthesizing Unit <AddSub1b>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\MyALUTrans\AddSub1b.v".
    Summary:
Unit <AddSub1b> synthesized.

Synthesizing Unit <adder_1bit>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\MyALUTrans\adder_1bit.v".
    Summary:
Unit <adder_1bit> synthesized.

Synthesizing Unit <Mux4to14b>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\MyALUTrans\Mux4to14b.vf".
    Summary:
	no macro.
Unit <Mux4to14b> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\MyALUTrans\ALU.v".
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <myAnd24>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\MyALUTrans\myAnd24.v".
    Summary:
	no macro.
Unit <myAnd24> synthesized.

Synthesizing Unit <myOr2b4>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\MyALUTrans\myOr2b4.v".
    Summary:
	no macro.
Unit <myOr2b4> synthesized.

Synthesizing Unit <MUX4to1>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\MyALUTrans\MUX4to1.vf".
    Summary:
	no macro.
Unit <MUX4to1> synthesized.

Synthesizing Unit <disp_num>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\MyALUTrans\disp_num.vf".
    Summary:
	no macro.
Unit <disp_num> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\MyALUTrans\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_16_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\MyALUTrans\MyMC14495.vf".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

Synthesizing Unit <dispsync>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\MyALUTrans\dispsync.v".
    Found 4x4-bit Read Only RAM for signal <AN>
    Found 4-bit 4-to-1 multiplexer for signal <Hex> created at line 31.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <dispsync> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Registers                                            : 16
 1-bit register                                        : 6
 32-bit register                                       : 4
 4-bit register                                        : 3
 7-bit register                                        : 3
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 4
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 60
 1-bit xor2                                            : 60

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_1ms>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clk_1ms> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <dispsync>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_AN> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Scan>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <AN>            |          |
    -----------------------------------------------------------------------
Unit <dispsync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 39
 Flip-Flops                                            : 39
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 4
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 60
 1-bit xor2                                            : 60

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_19> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_20> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_21> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_23> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_24> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_25> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_31> of sequential type is unconnected in block <Top>.

Optimizing unit <MyMC14495> ...

Optimizing unit <Mux4to14b> ...

Optimizing unit <MUX4to1> ...

Optimizing unit <Top> ...

Optimizing unit <pbdebounce> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 154
 Flip-Flops                                            : 154

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 551
#      AND2                        : 49
#      AND3                        : 11
#      AND4                        : 9
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 111
#      LUT2                        : 16
#      LUT3                        : 20
#      LUT4                        : 7
#      LUT5                        : 25
#      LUT6                        : 19
#      MUXCY                       : 129
#      OR2                         : 7
#      OR3                         : 3
#      OR4                         : 13
#      VCC                         : 1
#      XORCY                       : 115
# FlipFlops/Latches                : 154
#      FD                          : 58
#      FDR                         : 96
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 10
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:             154  out of  202800     0%  
 Number of Slice LUTs:                  213  out of  101400     0%  
    Number used as Logic:               213  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    230
   Number with an unused Flip Flop:      76  out of    230    33%  
   Number with an unused LUT:            17  out of    230     7%  
   Number of fully used LUT-FF pairs:   137  out of    230    59%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  24  out of    400     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
pbdebounce1/pbreg                  | NONE(B_0)                  | 4     |
pbdebounce2/pbreg                  | NONE(num_0)                | 4     |
pbdebounce0/pbreg                  | NONE(A_0)                  | 4     |
clk                                | BUFGP                      | 118   |
pbdebounce2/clk_1ms0/clk_1s        | NONE(pbdebounce2/pbshift_6)| 8     |
pbdebounce1/clk_1ms0/clk_1s        | NONE(pbdebounce1/pbshift_6)| 8     |
pbdebounce0/clk_1ms0/clk_1s        | NONE(pbdebounce0/pbshift_6)| 8     |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.506ns (Maximum Frequency: 399.082MHz)
   Minimum input arrival time before clock: 3.932ns
   Maximum output required time after clock: 7.661ns
   Maximum combinational path delay: 7.639ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pbdebounce1/pbreg'
  Clock period: 2.423ns (frequency: 412.712MHz)
  Total number of paths / destination ports: 14 / 4
-------------------------------------------------------------------------
Delay:               2.423ns (Levels of Logic = 3)
  Source:            B_0 (FF)
  Destination:       B_0 (FF)
  Source Clock:      pbdebounce1/pbreg rising
  Destination Clock: pbdebounce1/pbreg rising

  Data Path: B_0 to B_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.282   0.805  B_0 (B_0)
     AND2:I0->O            1   0.053   0.635  Mux4to14b0/XLXI_8 (Mux4to14b0/XLXN_10)
     OR4:I2->O             3   0.157   0.427  Mux4to14b0/XLXI_11 (Result<0>)
     LUT3:I2->O            1   0.053   0.000  Mmux_B211 (B2<0>)
     FD:D                      0.011          B_0
    ----------------------------------------
    Total                      2.423ns (0.556ns logic, 1.867ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pbdebounce2/pbreg'
  Clock period: 2.363ns (frequency: 423.191MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               2.363ns (Levels of Logic = 3)
  Source:            num_0 (FF)
  Destination:       num_0 (FF)
  Source Clock:      pbdebounce2/pbreg rising
  Destination Clock: pbdebounce2/pbreg rising

  Data Path: num_0 to num_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.745  num_0 (num_0)
     AND2:I0->O            1   0.053   0.725  Mux4to14b0/XLXI_9 (Mux4to14b0/XLXN_11)
     OR4:I1->O             3   0.067   0.427  Mux4to14b0/XLXI_11 (Result<0>)
     LUT3:I2->O            1   0.053   0.000  Mmux_C211 (C2<0>)
     FD:D                      0.011          num_0
    ----------------------------------------
    Total                      2.363ns (0.466ns logic, 1.897ns route)
                                       (19.7% logic, 80.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pbdebounce0/pbreg'
  Clock period: 2.423ns (frequency: 412.712MHz)
  Total number of paths / destination ports: 14 / 4
-------------------------------------------------------------------------
Delay:               2.423ns (Levels of Logic = 3)
  Source:            A_0 (FF)
  Destination:       A_0 (FF)
  Source Clock:      pbdebounce0/pbreg rising
  Destination Clock: pbdebounce0/pbreg rising

  Data Path: A_0 to A_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.282   0.805  A_0 (A_0)
     AND2:I0->O            1   0.053   0.602  Mux4to14b0/XLXI_7 (Mux4to14b0/XLXN_9)
     OR4:I3->O             3   0.190   0.427  Mux4to14b0/XLXI_11 (Result<0>)
     LUT3:I2->O            1   0.053   0.000  Mmux_A211 (A2<0>)
     FD:D                      0.011          A_0
    ----------------------------------------
    Total                      2.423ns (0.589ns logic, 1.834ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.506ns (frequency: 399.082MHz)
  Total number of paths / destination ports: 6925 / 214
-------------------------------------------------------------------------
Delay:               2.506ns (Levels of Logic = 7)
  Source:            pbdebounce2/clk_1ms0/cnt_8 (FF)
  Destination:       pbdebounce2/clk_1ms0/cnt_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pbdebounce2/clk_1ms0/cnt_8 to pbdebounce2/clk_1ms0/cnt_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.739  pbdebounce2/clk_1ms0/cnt_8 (pbdebounce2/clk_1ms0/cnt_8)
     LUT5:I0->O            1   0.053   0.000  pbdebounce2/clk_1ms0/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_lut<0> (pbdebounce2/clk_1ms0/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  pbdebounce2/clk_1ms0/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<0> (pbdebounce2/clk_1ms0/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  pbdebounce2/clk_1ms0/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<1> (pbdebounce2/clk_1ms0/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  pbdebounce2/clk_1ms0/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<2> (pbdebounce2/clk_1ms0/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  pbdebounce2/clk_1ms0/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<3> (pbdebounce2/clk_1ms0/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  pbdebounce2/clk_1ms0/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<4> (pbdebounce2/clk_1ms0/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<4>)
     MUXCY:CI->O          33   0.204   0.552  pbdebounce2/clk_1ms0/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<5> (pbdebounce2/clk_1ms0/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<5>)
     FDR:R                     0.325          pbdebounce2/clk_1ms0/cnt_0
    ----------------------------------------
    Total                      2.506ns (1.215ns logic, 1.291ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pbdebounce2/clk_1ms0/clk_1s'
  Clock period: 1.777ns (frequency: 562.746MHz)
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Delay:               1.777ns (Levels of Logic = 3)
  Source:            pbdebounce2/pbshift_2 (FF)
  Destination:       pbdebounce2/pbreg (FF)
  Source Clock:      pbdebounce2/clk_1ms0/clk_1s rising
  Destination Clock: pbdebounce2/clk_1ms0/clk_1s rising

  Data Path: pbdebounce2/pbshift_2 to pbdebounce2/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.499  pbdebounce2/pbshift_2 (pbdebounce2/pbshift_2)
     LUT3:I1->O            1   0.053   0.413  pbdebounce2/_n0011_SW0 (N3)
     LUT6:I5->O            1   0.053   0.413  pbdebounce2/_n0011 (pbdebounce2/_n0011)
     LUT6:I5->O            1   0.053   0.000  pbdebounce2/pbreg_rstpot (pbdebounce2/pbreg_rstpot)
     FD:D                      0.011          pbdebounce2/pbreg
    ----------------------------------------
    Total                      1.777ns (0.452ns logic, 1.325ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pbdebounce1/clk_1ms0/clk_1s'
  Clock period: 1.777ns (frequency: 562.746MHz)
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Delay:               1.777ns (Levels of Logic = 3)
  Source:            pbdebounce1/pbshift_2 (FF)
  Destination:       pbdebounce1/pbreg (FF)
  Source Clock:      pbdebounce1/clk_1ms0/clk_1s rising
  Destination Clock: pbdebounce1/clk_1ms0/clk_1s rising

  Data Path: pbdebounce1/pbshift_2 to pbdebounce1/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.499  pbdebounce1/pbshift_2 (pbdebounce1/pbshift_2)
     LUT3:I1->O            1   0.053   0.413  pbdebounce1/_n0011_SW0 (N7)
     LUT6:I5->O            1   0.053   0.413  pbdebounce1/_n0011 (pbdebounce1/_n0011)
     LUT6:I5->O            1   0.053   0.000  pbdebounce1/pbreg_rstpot (pbdebounce1/pbreg_rstpot)
     FD:D                      0.011          pbdebounce1/pbreg
    ----------------------------------------
    Total                      1.777ns (0.452ns logic, 1.325ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pbdebounce0/clk_1ms0/clk_1s'
  Clock period: 1.777ns (frequency: 562.746MHz)
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Delay:               1.777ns (Levels of Logic = 3)
  Source:            pbdebounce0/pbshift_2 (FF)
  Destination:       pbdebounce0/pbreg (FF)
  Source Clock:      pbdebounce0/clk_1ms0/clk_1s rising
  Destination Clock: pbdebounce0/clk_1ms0/clk_1s rising

  Data Path: pbdebounce0/pbshift_2 to pbdebounce0/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.499  pbdebounce0/pbshift_2 (pbdebounce0/pbshift_2)
     LUT3:I1->O            1   0.053   0.413  pbdebounce0/_n0011_SW0 (N11)
     LUT6:I5->O            1   0.053   0.413  pbdebounce0/_n0011 (pbdebounce0/_n0011)
     LUT6:I5->O            1   0.053   0.000  pbdebounce0/pbreg_rstpot (pbdebounce0/pbreg_rstpot)
     FD:D                      0.011          pbdebounce0/pbreg
    ----------------------------------------
    Total                      1.777ns (0.452ns logic, 1.325ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pbdebounce1/pbreg'
  Total number of paths / destination ports: 40 / 4
-------------------------------------------------------------------------
Offset:              3.699ns (Levels of Logic = 6)
  Source:            SW<7> (PAD)
  Destination:       B_0 (FF)
  Destination Clock: pbdebounce1/pbreg rising

  Data Path: SW<7> to B_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.413  SW_7_IBUF (SW_7_IBUF)
     INV:I->O              2   0.393   0.731  Mux4to14b0/XLXI_2 (Mux4to14b0/XLXN_6)
     AND2:I1->O            4   0.067   0.745  Mux4to14b0/XLXI_5 (Mux4to14b0/XLXN_47)
     AND2:I1->O            1   0.067   0.725  Mux4to14b0/XLXI_9 (Mux4to14b0/XLXN_11)
     OR4:I1->O             3   0.067   0.427  Mux4to14b0/XLXI_11 (Result<0>)
     LUT3:I2->O            1   0.053   0.000  Mmux_B211 (B2<0>)
     FD:D                      0.011          B_0
    ----------------------------------------
    Total                      3.699ns (0.658ns logic, 3.041ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pbdebounce2/pbreg'
  Total number of paths / destination ports: 78 / 4
-------------------------------------------------------------------------
Offset:              3.932ns (Levels of Logic = 6)
  Source:            SW<5> (PAD)
  Destination:       num_0 (FF)
  Destination Clock: pbdebounce2/pbreg rising

  Data Path: SW<5> to num_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.000   0.465  SW_5_IBUF (SW_5_IBUF)
     INV:I->O              2   0.393   0.731  ALU0/Mux4to14b0/XLXI_2 (ALU0/Mux4to14b0/XLXN_6)
     AND2:I1->O            4   0.067   0.745  ALU0/Mux4to14b0/XLXI_5 (ALU0/Mux4to14b0/XLXN_47)
     AND2:I1->O            1   0.067   0.725  ALU0/Mux4to14b0/XLXI_9 (ALU0/Mux4to14b0/XLXN_11)
     OR4:I1->O             2   0.067   0.608  ALU0/Mux4to14b0/XLXI_11 (C<0>)
     LUT3:I0->O            1   0.053   0.000  Mmux_C211 (C2<0>)
     FD:D                      0.011          num_0
    ----------------------------------------
    Total                      3.932ns (0.658ns logic, 3.274ns route)
                                       (16.7% logic, 83.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pbdebounce0/pbreg'
  Total number of paths / destination ports: 40 / 4
-------------------------------------------------------------------------
Offset:              3.699ns (Levels of Logic = 6)
  Source:            SW<7> (PAD)
  Destination:       A_0 (FF)
  Destination Clock: pbdebounce0/pbreg rising

  Data Path: SW<7> to A_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.413  SW_7_IBUF (SW_7_IBUF)
     INV:I->O              2   0.393   0.731  Mux4to14b0/XLXI_2 (Mux4to14b0/XLXN_6)
     AND2:I1->O            4   0.067   0.745  Mux4to14b0/XLXI_5 (Mux4to14b0/XLXN_47)
     AND2:I1->O            1   0.067   0.725  Mux4to14b0/XLXI_9 (Mux4to14b0/XLXN_11)
     OR4:I1->O             3   0.067   0.427  Mux4to14b0/XLXI_11 (Result<0>)
     LUT3:I2->O            1   0.053   0.000  Mmux_A211 (A2<0>)
     FD:D                      0.011          A_0
    ----------------------------------------
    Total                      3.699ns (0.658ns logic, 3.041ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pbdebounce2/clk_1ms0/clk_1s'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              1.612ns (Levels of Logic = 4)
  Source:            BTN_Y<2> (PAD)
  Destination:       pbdebounce2/pbreg (FF)
  Destination Clock: pbdebounce2/clk_1ms0/clk_1s rising

  Data Path: BTN_Y<2> to pbdebounce2/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.616  BTN_Y_2_IBUF (BTN_Y_2_IBUF)
     LUT3:I0->O            1   0.053   0.413  pbdebounce2/_n0011_SW0 (N3)
     LUT6:I5->O            1   0.053   0.413  pbdebounce2/_n0011 (pbdebounce2/_n0011)
     LUT6:I5->O            1   0.053   0.000  pbdebounce2/pbreg_rstpot (pbdebounce2/pbreg_rstpot)
     FD:D                      0.011          pbdebounce2/pbreg
    ----------------------------------------
    Total                      1.612ns (0.170ns logic, 1.442ns route)
                                       (10.5% logic, 89.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pbdebounce1/clk_1ms0/clk_1s'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              1.612ns (Levels of Logic = 4)
  Source:            BTN_Y<1> (PAD)
  Destination:       pbdebounce1/pbreg (FF)
  Destination Clock: pbdebounce1/clk_1ms0/clk_1s rising

  Data Path: BTN_Y<1> to pbdebounce1/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.616  BTN_Y_1_IBUF (BTN_Y_1_IBUF)
     LUT3:I0->O            1   0.053   0.413  pbdebounce1/_n0011_SW0 (N7)
     LUT6:I5->O            1   0.053   0.413  pbdebounce1/_n0011 (pbdebounce1/_n0011)
     LUT6:I5->O            1   0.053   0.000  pbdebounce1/pbreg_rstpot (pbdebounce1/pbreg_rstpot)
     FD:D                      0.011          pbdebounce1/pbreg
    ----------------------------------------
    Total                      1.612ns (0.170ns logic, 1.442ns route)
                                       (10.5% logic, 89.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pbdebounce0/clk_1ms0/clk_1s'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              1.612ns (Levels of Logic = 4)
  Source:            BTN_Y<0> (PAD)
  Destination:       pbdebounce0/pbreg (FF)
  Destination Clock: pbdebounce0/clk_1ms0/clk_1s rising

  Data Path: BTN_Y<0> to pbdebounce0/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.616  BTN_Y_0_IBUF (BTN_Y_0_IBUF)
     LUT3:I0->O            1   0.053   0.413  pbdebounce0/_n0011_SW0 (N11)
     LUT6:I5->O            1   0.053   0.413  pbdebounce0/_n0011 (pbdebounce0/_n0011)
     LUT6:I5->O            1   0.053   0.000  pbdebounce0/pbreg_rstpot (pbdebounce0/pbreg_rstpot)
     FD:D                      0.011          pbdebounce0/pbreg
    ----------------------------------------
    Total                      1.612ns (0.170ns logic, 1.442ns route)
                                       (10.5% logic, 89.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 180 / 11
-------------------------------------------------------------------------
Offset:              4.812ns (Levels of Logic = 6)
  Source:            disp_num0/XLXI_1/clkdiv_17 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      clk rising

  Data Path: disp_num0/XLXI_1/clkdiv_17 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.282   0.792  disp_num0/XLXI_1/clkdiv_17 (disp_num0/XLXI_1/clkdiv_17)
     LUT6:I0->O           11   0.053   0.465  disp_num0/XLXI_3/Mmux_Hex21 (disp_num0/Hex<1>)
     INV:I->O              8   0.393   0.771  disp_num0/XLXI_2/XLXI_3 (disp_num0/XLXI_2/XLXN_59)
     AND4:I1->O            2   0.067   0.608  disp_num0/XLXI_2/AD18 (disp_num0/XLXI_2/XLXN_12)
     OR4:I3->O             1   0.190   0.725  disp_num0/XLXI_2/XLXI_29 (disp_num0/XLXI_2/XLXN_43)
     OR2:I1->O             1   0.067   0.399  disp_num0/XLXI_2/XLXI_35 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      4.812ns (1.052ns logic, 3.760ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pbdebounce0/pbreg'
  Total number of paths / destination ports: 692 / 7
-------------------------------------------------------------------------
Offset:              7.628ns (Levels of Logic = 10)
  Source:            A_1 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      pbdebounce0/pbreg rising

  Data Path: A_1 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.282   0.655  A_1 (A_1)
     LUT5:I2->O            3   0.053   0.616  ALU0/AddSub4b0/AddSub1b1/adder_1bit0/Mxor_C0_xo<0>1 (ALU0/AddSub4b0/C<1>)
     LUT4:I1->O            2   0.053   0.745  ALU0/AddSub4b0/AddSub1b2/adder_1bit0/Mxor_S_xo<0>1 (ALU0/S0<2>)
     AND2:I0->O            1   0.053   0.635  ALU0/Mux4to14b0/XLXI_18 (ALU0/Mux4to14b0/XLXN_18)
     OR4:I2->O             2   0.157   0.641  ALU0/Mux4to14b0/XLXI_21 (C<2>)
     LUT6:I2->O           11   0.053   0.465  disp_num0/XLXI_3/Mmux_Hex31 (disp_num0/Hex<2>)
     INV:I->O              8   0.393   0.771  disp_num0/XLXI_2/XLXI_2 (disp_num0/XLXI_2/XLXN_57)
     AND4:I1->O            2   0.067   0.608  disp_num0/XLXI_2/AD20 (disp_num0/XLXI_2/XLXN_25)
     OR4:I3->O             1   0.190   0.725  disp_num0/XLXI_2/XLXI_30 (disp_num0/XLXI_2/XLXN_41)
     OR2:I1->O             1   0.067   0.399  disp_num0/XLXI_2/XLXI_37 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      7.628ns (1.368ns logic, 6.260ns route)
                                       (17.9% logic, 82.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pbdebounce1/pbreg'
  Total number of paths / destination ports: 692 / 7
-------------------------------------------------------------------------
Offset:              7.661ns (Levels of Logic = 10)
  Source:            B_1 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      pbdebounce1/pbreg rising

  Data Path: B_1 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.282   0.688  B_1 (B_1)
     LUT5:I1->O            3   0.053   0.616  ALU0/AddSub4b0/AddSub1b1/adder_1bit0/Mxor_C0_xo<0>1 (ALU0/AddSub4b0/C<1>)
     LUT4:I1->O            2   0.053   0.745  ALU0/AddSub4b0/AddSub1b2/adder_1bit0/Mxor_S_xo<0>1 (ALU0/S0<2>)
     AND2:I0->O            1   0.053   0.635  ALU0/Mux4to14b0/XLXI_18 (ALU0/Mux4to14b0/XLXN_18)
     OR4:I2->O             2   0.157   0.641  ALU0/Mux4to14b0/XLXI_21 (C<2>)
     LUT6:I2->O           11   0.053   0.465  disp_num0/XLXI_3/Mmux_Hex31 (disp_num0/Hex<2>)
     INV:I->O              8   0.393   0.771  disp_num0/XLXI_2/XLXI_2 (disp_num0/XLXI_2/XLXN_57)
     AND4:I1->O            2   0.067   0.608  disp_num0/XLXI_2/AD20 (disp_num0/XLXI_2/XLXN_25)
     OR4:I3->O             1   0.190   0.725  disp_num0/XLXI_2/XLXI_30 (disp_num0/XLXI_2/XLXN_41)
     OR2:I1->O             1   0.067   0.399  disp_num0/XLXI_2/XLXI_37 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      7.661ns (1.368ns logic, 6.293ns route)
                                       (17.9% logic, 82.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pbdebounce2/pbreg'
  Total number of paths / destination ports: 86 / 7
-------------------------------------------------------------------------
Offset:              4.439ns (Levels of Logic = 6)
  Source:            num_1 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      pbdebounce2/pbreg rising

  Data Path: num_1 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.419  num_1 (num_1)
     LUT6:I5->O           11   0.053   0.465  disp_num0/XLXI_3/Mmux_Hex21 (disp_num0/Hex<1>)
     INV:I->O              8   0.393   0.771  disp_num0/XLXI_2/XLXI_3 (disp_num0/XLXI_2/XLXN_59)
     AND4:I1->O            2   0.067   0.608  disp_num0/XLXI_2/AD18 (disp_num0/XLXI_2/XLXN_12)
     OR4:I3->O             1   0.190   0.725  disp_num0/XLXI_2/XLXI_29 (disp_num0/XLXI_2/XLXN_43)
     OR2:I1->O             1   0.067   0.399  disp_num0/XLXI_2/XLXI_35 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      4.439ns (1.052ns logic, 3.387ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 906 / 7
-------------------------------------------------------------------------
Delay:               7.639ns (Levels of Logic = 11)
  Source:            SW<5> (PAD)
  Destination:       SEGMENT<5> (PAD)

  Data Path: SW<5> to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.000   0.465  SW_5_IBUF (SW_5_IBUF)
     INV:I->O              2   0.393   0.731  ALU0/Mux4to14b0/XLXI_2 (ALU0/Mux4to14b0/XLXN_6)
     AND2:I1->O            4   0.067   0.745  ALU0/Mux4to14b0/XLXI_5 (ALU0/Mux4to14b0/XLXN_47)
     AND2:I1->O            1   0.067   0.725  ALU0/Mux4to14b0/XLXI_14 (ALU0/Mux4to14b0/XLXN_15)
     OR4:I1->O             2   0.067   0.641  ALU0/Mux4to14b0/XLXI_16 (C<1>)
     LUT6:I2->O           11   0.053   0.465  disp_num0/XLXI_3/Mmux_Hex21 (disp_num0/Hex<1>)
     INV:I->O              8   0.393   0.771  disp_num0/XLXI_2/XLXI_3 (disp_num0/XLXI_2/XLXN_59)
     AND4:I1->O            2   0.067   0.608  disp_num0/XLXI_2/AD18 (disp_num0/XLXI_2/XLXN_12)
     OR4:I3->O             1   0.190   0.725  disp_num0/XLXI_2/XLXI_29 (disp_num0/XLXI_2/XLXN_43)
     OR2:I1->O             1   0.067   0.399  disp_num0/XLXI_2/XLXI_35 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      7.639ns (1.364ns logic, 6.275ns route)
                                       (17.9% logic, 82.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.506|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pbdebounce0/clk_1ms0/clk_1s
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
pbdebounce0/clk_1ms0/clk_1s|    1.777|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pbdebounce0/pbreg
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
pbdebounce0/pbreg|    2.423|         |         |         |
pbdebounce1/pbreg|    2.423|         |         |         |
pbdebounce2/pbreg|    2.363|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock pbdebounce1/clk_1ms0/clk_1s
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
pbdebounce1/clk_1ms0/clk_1s|    1.777|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pbdebounce1/pbreg
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
pbdebounce0/pbreg|    2.423|         |         |         |
pbdebounce1/pbreg|    2.423|         |         |         |
pbdebounce2/pbreg|    2.363|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock pbdebounce2/clk_1ms0/clk_1s
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
pbdebounce2/clk_1ms0/clk_1s|    1.777|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pbdebounce2/pbreg
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
pbdebounce0/pbreg|    3.921|         |         |         |
pbdebounce1/pbreg|    3.954|         |         |         |
pbdebounce2/pbreg|    2.363|         |         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.25 secs
 
--> 

Total memory usage is 4654644 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    5 (   0 filtered)

