
work/clarity/versa_ecp5/pcie_x1_e5/pcie_x1_e5.sbx
soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_credit_config/vlog/b4sq_credit_config.v
   # Workaround for Reset Issue w/ PCIe. See Lattice document FPGA_PB_02001
soc/units/pcie_subsys/units/rx_rsl/vhdl/rx_rsl.vhd
soc/config/vhdl/config_ae53_ecp5-p.vhd

include core_ae53_files.lst

soc/top/core_ae53/vhdl/core_ae53_exports-p.vhd
soc/top/versa_ecp5/vhdl/versa_ecp5-e.vhd
soc/top/versa_ecp5/vhdl/versa_ecp5-a_rtl.vhd
