{
  "creator": "Yosys 0.52 (git sha1 fee39a328, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "alu": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "alu.v:1.1-65.10"
      },
      "ports": {
        "signal_A": {
          "direction": "input",
          "signed": 1,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "signal_B": {
          "direction": "input",
          "signed": 1,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "signal_S_op_select": {
          "direction": "input",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        },
        "signal_Y": {
          "direction": "output",
          "signed": 1,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
        }
      },
      "cells": {
        "$and$alu.v:43$11": {
          "hide_name": 1,
          "type": "v2f_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:43.10-43.15|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:152.3-152.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161 ]
          }
        },
        "$auto$flowmap.cc:1414:pack_cells$116": {
          "hide_name": 1,
          "type": "$lut",
          "parameters": {
            "LUT": "0000000000000001",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "alu.v:14.3-63.10|alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69 ],
            "Y": [ 162 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$37": {
          "hide_name": 1,
          "type": "v2f_reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:50.3-50.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 163, 164 ],
            "Y": [ 165 ]
          }
        },
        "$auto$opt_share.cc:199:merge_operators$40": {
          "hide_name": 1,
          "type": "v2f_neg",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:12.3-12.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197 ]
          }
        },
        "$auto$opt_share.cc:246:merge_operators$43": {
          "hide_name": 1,
          "type": "v2f_pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:336.3-336.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, "0" ],
            "S": [ 198, 162 ],
            "Y": [ 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230 ]
          }
        },
        "$div$alu.v:25$5": {
          "hide_name": 1,
          "type": "v2f_div",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:25.10-25.15|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:118.3-118.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262 ]
          }
        },
        "$eq$alu.v:52$14": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:52.10-52.16|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:322.3-322.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 263 ]
          }
        },
        "$gt$alu.v:49$13": {
          "hide_name": 1,
          "type": "v2f_gt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:49.10-49.15|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:237.3-237.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 264 ]
          }
        },
        "$mod$alu.v:28$6": {
          "hide_name": 1,
          "type": "v2f_mod",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:28.10-28.15|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:135.3-135.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296 ]
          }
        },
        "$mul$alu.v:22$4": {
          "hide_name": 1,
          "type": "v2f_mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:22.10-22.15|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:101.3-101.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328 ]
          }
        },
        "$neg$alu.v:37$9": {
          "hide_name": 1,
          "type": "v2f_neg",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:37.10-37.12|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:12.3-12.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "Y": [ 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360 ]
          }
        },
        "$or$alu.v:40$10": {
          "hide_name": 1,
          "type": "v2f_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:40.10-40.15|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:169.3-169.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392 ]
          }
        },
        "$pow$alu.v:34$8": {
          "hide_name": 1,
          "type": "v2f_pow",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:34.10-34.16|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:355.3-355.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424 ]
          }
        },
        "$procmux$20": {
          "hide_name": 1,
          "type": "v2f_pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000001111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:0.0-0.0|alu.v:14.3-63.10|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:336.3-336.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 263, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 264, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, "0" ],
            "S": [ 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 165, 563, 564, 198, 162 ],
            "Y": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
          }
        },
        "$procmux$21_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:0.0-0.0|alu.v:14.3-63.10|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:322.3-322.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69 ],
            "B": [ "1", "1", "1", "1" ],
            "Y": [ 553 ]
          }
        },
        "$procmux$22_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:0.0-0.0|alu.v:14.3-63.10|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:322.3-322.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69 ],
            "B": [ "0", "1", "1", "1" ],
            "Y": [ 554 ]
          }
        },
        "$procmux$23_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:0.0-0.0|alu.v:14.3-63.10|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:322.3-322.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69 ],
            "B": [ "1", "0", "1", "1" ],
            "Y": [ 555 ]
          }
        },
        "$procmux$24_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:0.0-0.0|alu.v:14.3-63.10|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:322.3-322.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69 ],
            "B": [ "0", "0", "1", "1" ],
            "Y": [ 556 ]
          }
        },
        "$procmux$25_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:0.0-0.0|alu.v:14.3-63.10|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:322.3-322.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69 ],
            "B": [ "1", "1", "0", "1" ],
            "Y": [ 557 ]
          }
        },
        "$procmux$26_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:0.0-0.0|alu.v:14.3-63.10|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:322.3-322.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69 ],
            "B": [ "0", "1", "0", "1" ],
            "Y": [ 558 ]
          }
        },
        "$procmux$27_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:0.0-0.0|alu.v:14.3-63.10|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:322.3-322.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 559 ]
          }
        },
        "$procmux$28_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:0.0-0.0|alu.v:14.3-63.10|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:322.3-322.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 560 ]
          }
        },
        "$procmux$29_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:0.0-0.0|alu.v:14.3-63.10|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:322.3-322.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69 ],
            "B": [ "1", "1", "1" ],
            "Y": [ 561 ]
          }
        },
        "$procmux$30_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:0.0-0.0|alu.v:14.3-63.10|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:322.3-322.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69 ],
            "B": [ "0", "1", "1" ],
            "Y": [ 562 ]
          }
        },
        "$procmux$31_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:0.0-0.0|alu.v:14.3-63.10|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:322.3-322.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 163 ]
          }
        },
        "$procmux$32_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:0.0-0.0|alu.v:14.3-63.10|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:322.3-322.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 164 ]
          }
        },
        "$procmux$33_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:0.0-0.0|alu.v:14.3-63.10|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:322.3-322.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69 ],
            "B": [ "1", "1" ],
            "Y": [ 563 ]
          }
        },
        "$procmux$34_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:0.0-0.0|alu.v:14.3-63.10|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:322.3-322.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69 ],
            "B": [ "0", "1" ],
            "Y": [ 564 ]
          }
        },
        "$procmux$35_CMP0": {
          "hide_name": 1,
          "type": "v2f_eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:0.0-0.0|alu.v:14.3-63.10|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:322.3-322.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69 ],
            "B": [ "1" ],
            "Y": [ 198 ]
          }
        },
        "$shl$alu.v:55$15": {
          "hide_name": 1,
          "type": "v2f_shl",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:55.10-55.16|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:220.3-220.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488 ]
          }
        },
        "$shr$alu.v:58$16": {
          "hide_name": 1,
          "type": "v2f_shr",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:58.10-58.16|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:203.3-203.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456 ]
          }
        },
        "$sub$alu.v:19$3": {
          "hide_name": 1,
          "type": "v2f_sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:19.10-19.15|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:84.3-84.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230 ],
            "Y": [ 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552 ]
          }
        },
        "$xor$alu.v:46$12": {
          "hide_name": 1,
          "type": "v2f_xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "alu.v:46.10-46.15|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:186.3-186.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520 ]
          }
        }
      },
      "netnames": {
        "$and$alu.v:43$11_Y": {
          "hide_name": 1,
          "bits": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161 ],
          "attributes": {
            "src": "alu.v:43.10-43.15"
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$38": {
          "hide_name": 1,
          "bits": [ 165 ],
          "attributes": {
          }
        },
        "$auto$opt_share.cc:222:merge_operators$42": {
          "hide_name": 1,
          "bits": [ 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2781:Neg$41": {
          "hide_name": 1,
          "bits": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2916:Pmux$44": {
          "hide_name": 1,
          "bits": [ 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230 ],
          "attributes": {
          }
        },
        "$auto$wreduce.cc:514:run$39": {
          "hide_name": 1,
          "bits": [ 263, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "alu.v:52.10-52.16"
          }
        },
        "$div$alu.v:25$5_Y": {
          "hide_name": 1,
          "bits": [ 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262 ],
          "attributes": {
            "src": "alu.v:25.10-25.15"
          }
        },
        "$gt$alu.v:49$13_Y": {
          "hide_name": 1,
          "bits": [ 264, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "alu.v:49.10-49.15"
          }
        },
        "$mod$alu.v:28$6_Y": {
          "hide_name": 1,
          "bits": [ 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296 ],
          "attributes": {
            "src": "alu.v:28.10-28.15"
          }
        },
        "$mul$alu.v:22$4_Y": {
          "hide_name": 1,
          "bits": [ 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328 ],
          "attributes": {
            "src": "alu.v:22.10-22.15"
          }
        },
        "$neg$alu.v:37$9_Y": {
          "hide_name": 1,
          "bits": [ 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360 ],
          "attributes": {
            "src": "alu.v:37.10-37.12"
          }
        },
        "$or$alu.v:40$10_Y": {
          "hide_name": 1,
          "bits": [ 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392 ],
          "attributes": {
            "src": "alu.v:40.10-40.15"
          }
        },
        "$pow$alu.v:34$8_Y": {
          "hide_name": 1,
          "bits": [ 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424 ],
          "attributes": {
            "src": "alu.v:34.10-34.16"
          }
        },
        "$procmux$21_CMP": {
          "hide_name": 1,
          "bits": [ 553 ],
          "attributes": {
          }
        },
        "$procmux$22_CMP": {
          "hide_name": 1,
          "bits": [ 554 ],
          "attributes": {
          }
        },
        "$procmux$23_CMP": {
          "hide_name": 1,
          "bits": [ 555 ],
          "attributes": {
          }
        },
        "$procmux$24_CMP": {
          "hide_name": 1,
          "bits": [ 556 ],
          "attributes": {
          }
        },
        "$procmux$25_CMP": {
          "hide_name": 1,
          "bits": [ 557 ],
          "attributes": {
          }
        },
        "$procmux$26_CMP": {
          "hide_name": 1,
          "bits": [ 558 ],
          "attributes": {
          }
        },
        "$procmux$27_CMP": {
          "hide_name": 1,
          "bits": [ 559 ],
          "attributes": {
          }
        },
        "$procmux$28_CMP": {
          "hide_name": 1,
          "bits": [ 560 ],
          "attributes": {
          }
        },
        "$procmux$29_CMP": {
          "hide_name": 1,
          "bits": [ 561 ],
          "attributes": {
          }
        },
        "$procmux$30_CMP": {
          "hide_name": 1,
          "bits": [ 562 ],
          "attributes": {
          }
        },
        "$procmux$31_CMP": {
          "hide_name": 1,
          "bits": [ 163 ],
          "attributes": {
          }
        },
        "$procmux$32_CMP": {
          "hide_name": 1,
          "bits": [ 164 ],
          "attributes": {
          }
        },
        "$procmux$33_CMP": {
          "hide_name": 1,
          "bits": [ 563 ],
          "attributes": {
          }
        },
        "$procmux$34_CMP": {
          "hide_name": 1,
          "bits": [ 564 ],
          "attributes": {
          }
        },
        "$procmux$35_CMP": {
          "hide_name": 1,
          "bits": [ 198 ],
          "attributes": {
          }
        },
        "$procmux$36_CMP": {
          "hide_name": 1,
          "bits": [ 162 ],
          "attributes": {
          }
        },
        "$shl$alu.v:55$15_Y": {
          "hide_name": 1,
          "bits": [ 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488 ],
          "attributes": {
            "src": "alu.v:55.10-55.16"
          }
        },
        "$shr$alu.v:58$16_Y": {
          "hide_name": 1,
          "bits": [ 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456 ],
          "attributes": {
            "src": "alu.v:58.10-58.16"
          }
        },
        "$xor$alu.v:46$12_Y": {
          "hide_name": 1,
          "bits": [ 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520 ],
          "attributes": {
            "src": "alu.v:46.10-46.15"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "alu.v:7.21-7.22"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "alu.v:8.21-8.22"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "src": "alu.v:9.20-9.21"
          }
        },
        "signal_A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "signed": 1,
          "attributes": {
            "src": "alu.v:2.22-2.30"
          }
        },
        "signal_B": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "signed": 1,
          "attributes": {
            "src": "alu.v:3.22-3.30"
          }
        },
        "signal_S_op_select": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "alu.v:4.15-4.33"
          }
        },
        "signal_Y": {
          "hide_name": 0,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "signed": 1,
          "attributes": {
            "src": "alu.v:5.23-5.31"
          }
        }
      }
    }
  }
}
