#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Tue Nov 12 14:06:09 2019
# Process ID: 13936
# Current directory: F:/IP_REPO/Ultrasoon
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5656 F:\IP_REPO\Ultrasoon\edit_Ultrasoon_v1_0.xpr
# Log file: F:/IP_REPO/Ultrasoon/vivado.log
# Journal file: F:/IP_REPO/Ultrasoon\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/IP_REPO/Ultrasoon/edit_Ultrasoon_v1_0.xpr
update_compile_order -fileset sources_1
update_files -from_files F:/IP_REPO/Ultrasoon/Ultrasoon_1.0/src/HC_SR04.vhd -to_files F:/../EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/src/HC_SR04.vhd -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files F:/IP_REPO/Ultrasoon/Ultrasoon_1.0/hdl/Ultrasoon_v1_0_S00_AXI.vhd -to_files F:/../EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/hdl/Ultrasoon_v1_0_S00_AXI.vhd -filesets [get_filesets *]
update_files -from_files F:/IP_REPO/Ultrasoon/Ultrasoon_1.0/hdl/Ultrasoon_v1_0.vhd -to_files F:/../EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/hdl/Ultrasoon_v1_0.vhd -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_files -from_files F:/IP_REPO/Ultrasoon/Ultrasoon_1.0/component.xml -to_files F:/../EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0/component.xml -filesets [get_filesets *]
ipx::open_ipxact_file {F:\IP_REPO\Ultrasoon\Ultrasoon_1.0\component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::infer_bus_interfaces xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {f:/IP_REPO/Ultrasoon/Ultrasoon_1.0 f:EmbeddedOperatingSystems/Oefeningen/ip_repo/Ultrasoon_1.0} [current_project]
update_ip_catalog
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {f:\IP_REPO\Ultrasoon\Ultrasoon_1.0\xilinx.com_user_Ultrasoon_1.0.zip} [ipx::current_core]
ipx::unload_core component_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Ultrasoon:1.0 Ultrasoon_0
endgroup
set_property location {1 113 -284} [get_bd_cells Ultrasoon_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Ultrasoon_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/Ultrasoon_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins Ultrasoon_0/S00_AXI]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
create_bd_port -dir O trig
connect_bd_net [get_bd_ports trig] [get_bd_pins Ultrasoon_0/sonar_trig]
set_property location {1401 -278} [get_bd_ports trig]
save_bd_design
create_bd_port -dir I echo
connect_bd_net [get_bd_ports echo] [get_bd_pins Ultrasoon_0/sonar_echo]
save_bd_design
make_wrapper -files [get_files F:/IP_REPO/Ultrasoon/edit_Ultrasoon_v1_0.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse F:/IP_REPO/Ultrasoon/edit_Ultrasoon_v1_0.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
