#--  Synopsys, Inc.
#--  Version T-2022.09M-SP2-1
#--  Project file C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP_syn.prj
#--  Written on Mon Aug 12 21:34:53 2024


#project files
add_file -verilog "../component/polarfire_syn_comps.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/CORERESET/CORERESET_0/core/corereset_pf.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/CORERESET/CORERESET.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/CORERESET_PF_C5/CORERESET_PF_C5_0/core/corereset_pf.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/CORERESET_PF_C5/CORERESET_PF_C5.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/INIT_MONITOR/INIT_MONITOR.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_CCC_C0/PF_CCC_C0_0/PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_CCC_C0/PF_CCC_C0.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0_0/PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_OSC_C0/PF_OSC_C0_0/PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_OSC_C0/PF_OSC_C0.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_XCVR_REF_CLK_C0/PF_XCVR_REF_CLK_C0_0/PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_XCVR_REF_CLK_C0/PF_XCVR_REF_CLK_C0.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/CLOCKS_AND_RESETS/CLOCKS_AND_RESETS.v"
add_file -verilog -lib COREAPB3_LIB "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v"
add_file -verilog -lib COREAPB3_LIB "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v"
add_file -verilog -lib COREAPB3_LIB "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/CoreAPB3_C0/CoreAPB3_C0.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/FIC_CONVERTER/FIC_CONVERTER.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/MSS_VIDEO_KIT_H264/MSS_BYP_NOBYP_BYP_BYP_BYP_syn_comps.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/MSS_VIDEO_KIT_H264/MSS_VIDEO_KIT_H264.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/CORERESET_PF_C1/CORERESET_PF_C1_0/core/corereset_pf.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/CORERESET_PF_C1/CORERESET_PF_C1.v"
add_file -verilog -lib CORERXIODBITALIGN_LIB "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/CORERXIODBITALIGN_C1/CORERXIODBITALIGN_C1_0/rtl/vlog/core/CoreRxIODBitAlign.v"
add_file -verilog -lib CORERXIODBITALIGN_LIB "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/CORERXIODBITALIGN_C1/CORERXIODBITALIGN_C1_0/rtl/vlog/core/CoreRxIODBitAlign_top.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/CORERXIODBITALIGN_C1/CORERXIODBITALIGN_C1.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_IOD_GENERIC_RX_C0/PF_CLK_DIV_FIFO/PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_IOD_GENERIC_RX_C0/PF_CLK_DIV_RXCLK/PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_IOD_GENERIC_RX_C0/PF_IOD_CLK_TRAINING/PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_IOD_GENERIC_RX_C0/PF_IOD_RX/PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_IOD_GENERIC_RX_C0/PF_LANECTRL_0/PF_LANECTRL_PAUSE_SYNC.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_IOD_GENERIC_RX_C0/PF_LANECTRL_0/PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Actel/DirectCore/COREBCLKSCLKALIGN/2.0.111/rtl/vlog/core/PLL_BclkSclkAlign.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Actel/DirectCore/COREBCLKSCLKALIGN/2.0.111/rtl/vlog/core/ICB_BclkSclkAlign.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_IOD_GENERIC_RX_C0_TR/PF_IOD_GENERIC_RX_C0_TR_0/rtl/vlog/core/CoreBclkSclkAlign.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_IOD_GENERIC_RX_C0_TR/PF_IOD_GENERIC_RX_C0_TR.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_IOD_GENERIC_RX_C0/PF_IOD_GENERIC_RX_C0.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/CAM_IOD_TIP_TOP/CAM_IOD_TIP_TOP.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/CORERESET_PF_C2/CORERESET_PF_C2_0/core/corereset_pf.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/CORERESET_PF_C2/CORERESET_PF_C2.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_CCC_C2/PF_CCC_C2_0/PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/PF_CCC_C2/PF_CCC_C2.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microchip/SolutionCore/mipicsi2rxdecoderPF/4.7.0/Encrypted/mipicsi2rxdecoderPF.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/mipicsi2rxdecoderPF_C0/mipicsi2rxdecoderPF_C0.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/IMX334_IF_TOP/IMX334_IF_TOP.v"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/RGBtoYCbCr/4.4.0/Encrypted/RGBtoYCbCr.vhd"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/RGBtoYCbCr_C0/RGBtoYCbCr_C0.vhd"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/hdl/apb_wrapper.vhd"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/AXI4_M_M_IF.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/AXI4_S_IF.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/axi_lbus_corefifo_NstagesSync.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/axi_lbus_corefifo_grayToBinConv.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/axi_lbus_corefifo_async.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/axi_lbus_corefifo_resetSync.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/axi_lbus_corefifo_sync.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/axi_lbus_corefifo_fwft.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/axi_lbus_corefifo_sync_scntr.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/axi_lbus_LSRAM_top.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/axi_lbus_ram_wrapper.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/video_axi_fifo.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/ddr_rw_arbiter.v"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/write_mux.vhd"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/request_scheduler.vhd"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/write_demux.vhd"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/write_top.v"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/read_demux.vhd"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/read_mux.vhd"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/read_top.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/DDR_AXI4_ARBITER_PF_Native.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/DDR_AXI4_ARBITER_PF/2.1.0/RTL/DDR_AXI4_ARBITER_PF.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/DDR_AXI4_ARBITER_PF_C0/DDR_AXI4_ARBITER_PF_C0.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/hdl/ddr_write_controller_enc.v"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/hdl/data_packer_h264.vhd"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/hdl/ram2port.vhd"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/hdl/video_fifo.vhd"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/H264_DDR_WRITE/H264_DDR_WRITE.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microchip/SolutionCore/H264_Iframe_Encoder/1.4.0/Evaluation/H264_Iframe_Encoder_Eval_enc.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/H264_Iframe_Encoder_C0/H264_Iframe_Encoder_C0.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/h264_top/h264_top.v"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/Bayer_Interpolation/4.7.0/Encrypted/Bayer_Interpolation.vhd"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/Bayer_Interpolation_C0/Bayer_Interpolation_C0.vhd"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/hdl/CR_OSD.v"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/Gamma_Correction/4.3.0/Encrypted/Gamma_Correction.vhd"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/Gamma_Correction_C0/Gamma_Correction_C0.vhd"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/IMAGE_SCALER/4.1.0/Encrypted/Image_Scaler.vhd"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/IMAGE_SCALER_C0/IMAGE_SCALER_C0.vhd"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/Microsemi/SolutionCore/Image_Enhancement/4.4.0/Encrypted/Image_Enhancement.vhd"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/Image_Enhancement_C0/Image_Enhancement_C0.vhd"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/hdl/frame_controls_gen.v"
add_file -vhdl -lib work "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/hdl/intensity_average.vhd"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/video_processing/video_processing.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/Video_Pipeline/Video_Pipeline.v"
add_file -verilog "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/component/work/VKPFSOC_TOP/VKPFSOC_TOP.v"
add_file -fpga_constraint "C:/work/polarfire-soc-video-kit-design/VKPFSOC_H264/designer/VKPFSOC_TOP/synthesis.fdc"


#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std sysv

#device options
set_option -technology PolarFireSoC
set_option -part MPFS250T
set_option -package FCG1152
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "VKPFSOC_TOP"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -scm2hydra 0
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -resolve_multiple_driver 1
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_structural_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microchip G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 800
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 1
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0
set_option -disable_ramindex 0
set_option -rep_clkint_driver 1
set_option -microsemi_enhanced_flow 1
set_option -ternary_adder_decomp 66
set_option -async_clkint_removal 1

# Microchip PolarFireSoC
set_option -automatic_compile_point 1
set_option -rom_map_logic 1
set_option -polarfire_ram_init 1
set_option -gclkint_threshold 1000
set_option -rgclkint_threshold 100
set_option -clkint_rgclkint_limit 1
set_option -low_power_gated_clock 0
set_option -gclk_resource_count 24
set_option -report_preserve_cdc 1
set_option -min_cdc_sync_flops 2
set_option -unsafe_cdc_netlist_property 0
set_option -pack_uram_addr_reg 1
set_option -act_wide_mul_size 35

# NFilter
set_option -no_sequential_opt 0

# flow_options
set_option -use_unified_compile 0
set_option -use_module_idb 1

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

# Compiler Options
set_option -vhdl2008 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./VKPFSOC_TOP.vm"
impl -active "synthesis"
