Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "base_sys_xst.prj"
Verilog Include Directory          : {"D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\pcores\" "C:\EDA\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/base_sys.ngc"

---- Source Options
Top Module Name                    : base_sys

---- Target Options
Add IO Buffers                     : NO
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" into library work
Parsing module <base_sys>.
Parsing module <base_sys_processing_system7_0_wrapper>.
Parsing module <base_sys_axi_bram_ctrl_0_wrapper>.
Parsing module <base_sys_axi_interconnect_1_wrapper>.
Parsing module <base_sys_axi_bram_ctrl_0_bram_block_1_wrapper>.
Parsing module <base_sys_axi_bram_ctrl_1_wrapper>.
Parsing module <base_sys_axi_bram_ctrl_1_bram_block_1_wrapper>.
Parsing module <base_sys_axi_bram_ctrl_2_wrapper>.
Parsing module <base_sys_axi_bram_ctrl_2_bram_block_1_wrapper>.
Parsing module <base_sys_axi_bram_ctrl_3_wrapper>.
Parsing module <base_sys_axi_bram_ctrl_3_bram_block_1_wrapper>.
Parsing module <base_sys_acc_ctrl_0_wrapper>.
Parsing module <base_sys_axi_interconnect_2_wrapper>.
Parsing module <base_sys_cgra2x2_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <base_sys>.

Elaborating module <base_sys_processing_system7_0_wrapper>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" Line 1813: Empty module <base_sys_processing_system7_0_wrapper> remains a black box.

Elaborating module <base_sys_axi_bram_ctrl_0_wrapper>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" Line 3164: Empty module <base_sys_axi_bram_ctrl_0_wrapper> remains a black box.

Elaborating module <base_sys_axi_interconnect_1_wrapper>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" Line 3307: Empty module <base_sys_axi_interconnect_1_wrapper> remains a black box.

Elaborating module <base_sys_axi_bram_ctrl_0_bram_block_1_wrapper>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" Line 3720: Empty module <base_sys_axi_bram_ctrl_0_bram_block_1_wrapper> remains a black box.

Elaborating module <base_sys_axi_bram_ctrl_1_wrapper>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" Line 3753: Empty module <base_sys_axi_bram_ctrl_1_wrapper> remains a black box.

Elaborating module <base_sys_axi_bram_ctrl_1_bram_block_1_wrapper>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" Line 3896: Empty module <base_sys_axi_bram_ctrl_1_bram_block_1_wrapper> remains a black box.

Elaborating module <base_sys_axi_bram_ctrl_2_wrapper>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" Line 3929: Empty module <base_sys_axi_bram_ctrl_2_wrapper> remains a black box.

Elaborating module <base_sys_axi_bram_ctrl_2_bram_block_1_wrapper>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" Line 4072: Empty module <base_sys_axi_bram_ctrl_2_bram_block_1_wrapper> remains a black box.

Elaborating module <base_sys_axi_bram_ctrl_3_wrapper>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" Line 4105: Empty module <base_sys_axi_bram_ctrl_3_wrapper> remains a black box.

Elaborating module <base_sys_axi_bram_ctrl_3_bram_block_1_wrapper>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" Line 4248: Empty module <base_sys_axi_bram_ctrl_3_bram_block_1_wrapper> remains a black box.

Elaborating module <base_sys_acc_ctrl_0_wrapper>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" Line 4281: Empty module <base_sys_acc_ctrl_0_wrapper> remains a black box.

Elaborating module <base_sys_axi_interconnect_2_wrapper>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" Line 4328: Empty module <base_sys_axi_interconnect_2_wrapper> remains a black box.

Elaborating module <base_sys_cgra2x2_0_wrapper>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" Line 4741: Empty module <base_sys_cgra2x2_0_wrapper> remains a black box.
WARNING:HDLCompiler:634 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" Line 122: Net <axi_interconnect_1_S_ARLEN[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" Line 133: Net <axi_interconnect_1_S_AWLEN[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" Line 178: Net <axi_interconnect_2_S_ARLEN[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" Line 189: Net <axi_interconnect_2_S_AWLEN[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <base_sys>.
    Related source file is "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v".
    Set property "BOX_TYPE = user_black_box" for instance <processing_system7_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_bram_ctrl_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_1>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_bram_ctrl_0_bram_block_1>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_bram_ctrl_1>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_bram_ctrl_1_bram_block_1>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_bram_ctrl_2>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_bram_ctrl_2_bram_block_1>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_bram_ctrl_3>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_bram_ctrl_3_bram_block_1>.
    Set property "BOX_TYPE = user_black_box" for instance <acc_ctrl_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_2>.
    Set property "BOX_TYPE = user_black_box" for instance <cgra2x2_0>.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET0_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET1_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <GPIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <GPIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SDIO0_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SDIO0_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SDIO0_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SDIO1_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SDIO1_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SDIO1_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <TRACE_DATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <USB0_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <USB1_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP0_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP0_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP0_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP0_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP0_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_ACP_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_ACP_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_ACP_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_ACP_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_ACP_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP0_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP0_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP0_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP0_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP0_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP0_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP0_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP0_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP0_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP1_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP1_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP1_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP1_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP2_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP2_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP2_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP2_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP2_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP2_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP2_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP2_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP2_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP3_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP3_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP3_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP3_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP3_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP3_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP3_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP3_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP3_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <DMA0_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <DMA1_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <DMA2_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <DMA3_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <FTMT_F2P_TRIGACK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <FTMT_P2F_TRIG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <FTMT_P2F_DEBUG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <EVENT_STANDBYWFE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <EVENT_STANDBYWFI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <CAN0_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <CAN1_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET0_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET0_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET0_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET0_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET0_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET0_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET0_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET0_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET0_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET0_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET0_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET0_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET0_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET0_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET0_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET1_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET1_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET1_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET1_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET1_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET1_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET1_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET1_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET1_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET1_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET1_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET1_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET1_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET1_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <ENET1_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <I2C0_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <I2C0_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <I2C0_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <I2C0_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <I2C1_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <I2C1_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <I2C1_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <I2C1_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <PJTAG_TD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <PJTAG_TD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SDIO0_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SDIO0_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SDIO0_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SDIO0_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SDIO0_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SDIO1_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SDIO1_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SDIO1_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SDIO1_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SDIO1_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI0_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI0_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI0_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI0_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI0_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI0_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI0_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI0_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI0_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI0_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI1_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI1_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI1_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI1_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI1_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI1_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI1_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI1_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI1_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <SPI1_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <UART0_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <UART0_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <UART0_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <UART1_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <UART1_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <UART1_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <TTC0_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <TTC0_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <TTC0_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <TTC1_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <TTC1_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <TTC1_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <WDT_RST_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <TRACE_CTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <USB0_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <USB1_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <M_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <M_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP0_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP0_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP0_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP0_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP0_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP0_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_GP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_ACP_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_ACP_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_ACP_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_ACP_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_ACP_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_ACP_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_ACP_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP0_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP0_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP0_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP0_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP0_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP0_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP2_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP2_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP2_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP2_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP2_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP2_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP2_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP3_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP3_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP3_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP3_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP3_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP3_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <S_AXI_HP3_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <DMA0_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <DMA0_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <DMA0_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <DMA1_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <DMA1_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <DMA1_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <DMA2_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <DMA2_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <DMA2_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <DMA3_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <DMA3_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <DMA3_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <FCLK_CLK3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <FCLK_CLK2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <FCLK_RESET3_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <FCLK_RESET2_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <FCLK_RESET1_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <EVENT_EVENTO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_DMAC_ABORT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_DMAC0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_DMAC1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_DMAC2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_DMAC3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_DMAC4> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_DMAC5> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_DMAC6> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_DMAC7> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_SMC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_QSPI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_CTI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_GPIO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_USB0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_ENET0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_ENET_WAKE0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_SDIO0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_I2C0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_SPI0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_UART0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_CAN0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_USB1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_ENET1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_ENET_WAKE1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_SDIO1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_I2C1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_SPI1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_UART1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 281: Output port <IRQ_P2F_CAN1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 959: Output port <S_AXI_CTRL_BRESP> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 959: Output port <S_AXI_CTRL_RDATA> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 959: Output port <S_AXI_CTRL_RRESP> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 959: Output port <BRAM_WE_B> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 959: Output port <BRAM_Addr_B> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 959: Output port <BRAM_WrData_B> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 959: Output port <ECC_Interrupt> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 959: Output port <ECC_UE> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 959: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 959: Output port <S_AXI_CTRL_WREADY> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 959: Output port <S_AXI_CTRL_BVALID> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 959: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 959: Output port <S_AXI_CTRL_RVALID> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 959: Output port <BRAM_Rst_B> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 959: Output port <BRAM_Clk_B> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 959: Output port <BRAM_En_B> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <S_AXI_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <S_AXI_BUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <S_AXI_RUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <M_AXI_AWREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <M_AXI_AWQOS> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <M_AXI_AWUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <M_AXI_WID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <M_AXI_WUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <M_AXI_ARREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <M_AXI_ARQOS> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <M_AXI_ARUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <S_AXI_CTRL_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <S_AXI_CTRL_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <S_AXI_CTRL_RRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AW_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AW_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AR_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AR_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_R_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_W_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_BID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_RID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SR_SC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SR_SC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SR_SC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SC_SF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SC_SF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SC_SF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SF_CB_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SF_CB_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SF_CB_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_CB_MF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_CB_MF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_CB_MF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MF_MC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MF_MC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MF_MC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MC_MP_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MC_MP_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MC_MP_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MP_MR_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MP_MR_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MP_MR_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <IRQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <S_AXI_CTRL_WREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <S_AXI_CTRL_BVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <S_AXI_CTRL_RVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_BID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1033: Output port <DEBUG_RID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1261: Output port <S_AXI_CTRL_BRESP> of the instance <axi_bram_ctrl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1261: Output port <S_AXI_CTRL_RDATA> of the instance <axi_bram_ctrl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1261: Output port <S_AXI_CTRL_RRESP> of the instance <axi_bram_ctrl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1261: Output port <BRAM_WE_B> of the instance <axi_bram_ctrl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1261: Output port <BRAM_Addr_B> of the instance <axi_bram_ctrl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1261: Output port <BRAM_WrData_B> of the instance <axi_bram_ctrl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1261: Output port <ECC_Interrupt> of the instance <axi_bram_ctrl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1261: Output port <ECC_UE> of the instance <axi_bram_ctrl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1261: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_bram_ctrl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1261: Output port <S_AXI_CTRL_WREADY> of the instance <axi_bram_ctrl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1261: Output port <S_AXI_CTRL_BVALID> of the instance <axi_bram_ctrl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1261: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_bram_ctrl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1261: Output port <S_AXI_CTRL_RVALID> of the instance <axi_bram_ctrl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1261: Output port <BRAM_Rst_B> of the instance <axi_bram_ctrl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1261: Output port <BRAM_Clk_B> of the instance <axi_bram_ctrl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1261: Output port <BRAM_En_B> of the instance <axi_bram_ctrl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1354: Output port <S_AXI_CTRL_BRESP> of the instance <axi_bram_ctrl_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1354: Output port <S_AXI_CTRL_RDATA> of the instance <axi_bram_ctrl_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1354: Output port <S_AXI_CTRL_RRESP> of the instance <axi_bram_ctrl_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1354: Output port <BRAM_WE_B> of the instance <axi_bram_ctrl_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1354: Output port <BRAM_Addr_B> of the instance <axi_bram_ctrl_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1354: Output port <BRAM_WrData_B> of the instance <axi_bram_ctrl_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1354: Output port <ECC_Interrupt> of the instance <axi_bram_ctrl_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1354: Output port <ECC_UE> of the instance <axi_bram_ctrl_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1354: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_bram_ctrl_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1354: Output port <S_AXI_CTRL_WREADY> of the instance <axi_bram_ctrl_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1354: Output port <S_AXI_CTRL_BVALID> of the instance <axi_bram_ctrl_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1354: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_bram_ctrl_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1354: Output port <S_AXI_CTRL_RVALID> of the instance <axi_bram_ctrl_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1354: Output port <BRAM_Rst_B> of the instance <axi_bram_ctrl_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1354: Output port <BRAM_Clk_B> of the instance <axi_bram_ctrl_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1354: Output port <BRAM_En_B> of the instance <axi_bram_ctrl_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1447: Output port <S_AXI_CTRL_BRESP> of the instance <axi_bram_ctrl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1447: Output port <S_AXI_CTRL_RDATA> of the instance <axi_bram_ctrl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1447: Output port <S_AXI_CTRL_RRESP> of the instance <axi_bram_ctrl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1447: Output port <BRAM_WE_B> of the instance <axi_bram_ctrl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1447: Output port <BRAM_Addr_B> of the instance <axi_bram_ctrl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1447: Output port <BRAM_WrData_B> of the instance <axi_bram_ctrl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1447: Output port <ECC_Interrupt> of the instance <axi_bram_ctrl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1447: Output port <ECC_UE> of the instance <axi_bram_ctrl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1447: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_bram_ctrl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1447: Output port <S_AXI_CTRL_WREADY> of the instance <axi_bram_ctrl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1447: Output port <S_AXI_CTRL_BVALID> of the instance <axi_bram_ctrl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1447: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_bram_ctrl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1447: Output port <S_AXI_CTRL_RVALID> of the instance <axi_bram_ctrl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1447: Output port <BRAM_Rst_B> of the instance <axi_bram_ctrl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1447: Output port <BRAM_Clk_B> of the instance <axi_bram_ctrl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1447: Output port <BRAM_En_B> of the instance <axi_bram_ctrl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <S_AXI_ARESET_OUT_N> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <S_AXI_BUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <S_AXI_RUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_AWID> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_AWLEN> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_AWSIZE> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_AWBURST> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_AWLOCK> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_AWCACHE> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_AWPROT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_AWREGION> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_AWQOS> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_AWUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_WID> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_WLAST> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_WUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_ARID> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_ARLEN> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_ARSIZE> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_ARBURST> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_ARLOCK> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_ARCACHE> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_ARPROT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_ARREGION> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_ARQOS> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <M_AXI_ARUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <S_AXI_CTRL_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <S_AXI_CTRL_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <S_AXI_CTRL_RRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AW_ERROR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AW_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AR_ERROR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AR_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_R_BEAT_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_W_BEAT_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_BID_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_RID_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SR_SC_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SR_SC_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SR_SC_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SC_SF_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SC_SF_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SC_SF_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SF_CB_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SF_CB_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SF_CB_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_CB_MF_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_CB_MF_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_CB_MF_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MF_MC_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MF_MC_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MF_MC_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MC_MP_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MC_MP_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MC_MP_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MP_MR_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MP_MR_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MP_MR_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <IRQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <S_AXI_CTRL_WREADY> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <S_AXI_CTRL_BVALID> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <S_AXI_CTRL_RVALID> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_BID_ERROR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\hdl\base_sys.v" line 1566: Output port <DEBUG_RID_ERROR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi_interconnect_1_S_ARLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi_interconnect_1_S_AWLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi_interconnect_2_S_ARLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi_interconnect_2_S_AWLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <base_sys> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/base_sys_processing_system7_0_wrapper.ngc>.
Reading core <../implementation/base_sys_axi_interconnect_1_wrapper.ngc>.
Reading core <../implementation/base_sys_axi_interconnect_2_wrapper.ngc>.
Reading core <../implementation/base_sys_cgra2x2_0_wrapper.ngc>.
Reading core <../implementation/base_sys_axi_bram_ctrl_0_wrapper.ngc>.
Reading core <../implementation/base_sys_axi_bram_ctrl_1_wrapper.ngc>.
Reading core <../implementation/base_sys_axi_bram_ctrl_2_wrapper.ngc>.
Reading core <../implementation/base_sys_axi_bram_ctrl_3_wrapper.ngc>.
Reading core <../implementation/base_sys_acc_ctrl_0_wrapper.ngc>.
Reading core <../implementation/base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.ngc>.
Reading core <../implementation/base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.ngc>.
Reading core <../implementation/base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.ngc>.
Reading core <../implementation/base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.ngc>.
Loading core <base_sys_processing_system7_0_wrapper> for timing and area information for instance <processing_system7_0>.
Loading core <base_sys_axi_interconnect_1_wrapper> for timing and area information for instance <axi_interconnect_1>.
Loading core <base_sys_axi_interconnect_2_wrapper> for timing and area information for instance <axi_interconnect_2>.
Loading core <base_sys_cgra2x2_0_wrapper> for timing and area information for instance <cgra2x2_0>.
Loading core <base_sys_axi_bram_ctrl_0_wrapper> for timing and area information for instance <axi_bram_ctrl_0>.
Loading core <base_sys_axi_bram_ctrl_1_wrapper> for timing and area information for instance <axi_bram_ctrl_1>.
Loading core <base_sys_axi_bram_ctrl_2_wrapper> for timing and area information for instance <axi_bram_ctrl_2>.
Loading core <base_sys_axi_bram_ctrl_3_wrapper> for timing and area information for instance <axi_bram_ctrl_3>.
Loading core <base_sys_acc_ctrl_0_wrapper> for timing and area information for instance <acc_ctrl_0>.
Loading core <base_sys_axi_bram_ctrl_0_bram_block_1_wrapper> for timing and area information for instance <axi_bram_ctrl_0_bram_block_1>.
Loading core <base_sys_axi_bram_ctrl_1_bram_block_1_wrapper> for timing and area information for instance <axi_bram_ctrl_1_bram_block_1>.
Loading core <base_sys_axi_bram_ctrl_2_bram_block_1_wrapper> for timing and area information for instance <axi_bram_ctrl_2_bram_block_1>.
Loading core <base_sys_axi_bram_ctrl_3_bram_block_1_wrapper> for timing and area information for instance <axi_bram_ctrl_3_bram_block_1>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

WARNING:Xst:528 - Multi-source in Unit <base_sys_processing_system7_0_wrapper> on signal <PS_SRSTB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_SRSTB>
   Output port PS7:PSSRSTB of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <base_sys_processing_system7_0_wrapper> on signal <PS_CLK>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_CLK>
   Output port PS7:PSCLK of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <base_sys_processing_system7_0_wrapper> on signal <PS_PORB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_PORB>
   Output port PS7:PSPORB of instance <processing_system7_0/processing_system7_0/PS7_i>

Optimizing unit <base_sys> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block base_sys, actual ratio is 11.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi_interconnect_2> is equivalent to the following FF/Latch : <axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_2> is equivalent to the following FF/Latch : <axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3> in Unit <axi_bram_ctrl_1> is equivalent to the following FF/Latch : <axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active> in Unit <axi_bram_ctrl_1> is equivalent to the following FF/Latch : <axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_2/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active> in Unit <axi_bram_ctrl_2> is equivalent to the following FF/Latch : <axi_bram_ctrl_2/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_2/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3> in Unit <axi_bram_ctrl_2> is equivalent to the following FF/Latch : <axi_bram_ctrl_2/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3> in Unit <axi_bram_ctrl_3> is equivalent to the following FF/Latch : <axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active> in Unit <axi_bram_ctrl_3> is equivalent to the following FF/Latch : <axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_1> 
INFO:Xst:2260 - The FF/Latch <acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <acc_ctrl_0> is equivalent to the following FF/Latch : <acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1> in Unit <acc_ctrl_0> is equivalent to the following FF/Latch : <acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0> in Unit <acc_ctrl_0> is equivalent to the following 2 FFs/Latches : <acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1> <acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_2> is equivalent to the following FF/Latch : <axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi_interconnect_2> is equivalent to the following FF/Latch : <axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3> in Unit <axi_bram_ctrl_1> is equivalent to the following FF/Latch : <axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active> in Unit <axi_bram_ctrl_1> is equivalent to the following FF/Latch : <axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_2/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3> in Unit <axi_bram_ctrl_2> is equivalent to the following FF/Latch : <axi_bram_ctrl_2/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_2/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active> in Unit <axi_bram_ctrl_2> is equivalent to the following FF/Latch : <axi_bram_ctrl_2/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active> in Unit <axi_bram_ctrl_3> is equivalent to the following FF/Latch : <axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3> in Unit <axi_bram_ctrl_3> is equivalent to the following FF/Latch : <axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0> in Unit <acc_ctrl_0> is equivalent to the following 2 FFs/Latches : <acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1> <acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_2> 
INFO:Xst:2260 - The FF/Latch <acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <acc_ctrl_0> is equivalent to the following FF/Latch : <acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1> in Unit <acc_ctrl_0> is equivalent to the following FF/Latch : <acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : base_sys.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7607
#      GND                         : 34
#      INV                         : 325
#      LUT1                        : 39
#      LUT2                        : 448
#      LUT3                        : 1347
#      LUT4                        : 658
#      LUT5                        : 767
#      LUT6                        : 2548
#      MUXCY                       : 676
#      MUXCY_L                     : 16
#      MUXF7                       : 96
#      VCC                         : 31
#      XORCY                       : 622
# FlipFlops/Latches                : 9813
#      FD                          : 150
#      FDC                         : 4494
#      FDCE                        : 166
#      FDE                         : 2555
#      FDP                         : 104
#      FDPE                        : 8
#      FDR                         : 963
#      FDRE                        : 1361
#      FDS                         : 9
#      FDSE                        : 3
# RAMS                             : 100
#      RAM32M                      : 64
#      RAM32X1D                    : 4
#      RAMB36E1                    : 32
# Shift Registers                  : 65
#      SRL16E                      : 48
#      SRLC16E                     : 14
#      SRLC32E                     : 3
# Clock Buffers                    : 3
#      BUFG                        : 3
# DSPs                             : 12
#      DSP48E1                     : 12
# Others                           : 1
#      PS7                         : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            9813  out of  106400     9%  
 Number of Slice LUTs:                 6461  out of  53200    12%  
    Number used as Logic:              6132  out of  53200    11%  
    Number used as Memory:              329  out of  17400     1%  
       Number used as RAM:              264
       Number used as SRL:               65

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  12510
   Number with an unused Flip Flop:    2697  out of  12510    21%  
   Number with an unused LUT:          6049  out of  12510    48%  
   Number of fully used LUT-FF pairs:  3764  out of  12510    30%  
   Number of unique control sets:       270

IO Utilization: 
 Number of IOs:                         130
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of    140    22%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of DSP48E1s:                     12  out of    220     5%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)  | Load  |
----------------------------------------------------------------+------------------------+-------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>| BUFG                   | 4718  |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>| BUFG                   | 5284  |
----------------------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                         | Buffer(FF name)                                                                                                                                                                             | Load  |
---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/net_gnd0(axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/XST_GND:G)| NONE(axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1)                                                                                                                  | 16    |
axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/net_gnd0(axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/XST_GND:G)| NONE(axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0)                                                                                                                  | 16    |
axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/net_gnd0(axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/XST_GND:G)| NONE(axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0)                                                                                                                  | 8     |
axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/net_gnd0(axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/XST_GND:G)| NONE(axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1)                                                                                                                  | 8     |
cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Inst_Mem/Inst_Rom/N1(cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Inst_Mem/Inst_Rom/XST_GND:G)                  | NONE(cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 4     |
cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Inst_Mem/Inst_Rom/N1(cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Inst_Mem/Inst_Rom/XST_GND:G)                  | NONE(cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 4     |
cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/N1(cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/XST_GND:G)                  | NONE(cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 4     |
cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Inst_Mem/Inst_Rom/N1(cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Inst_Mem/Inst_Rom/XST_GND:G)                  | NONE(cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 4     |
cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem0/N1(cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem0/XST_GND:G)                          | NONE(cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/N1(cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/XST_GND:G)                          | NONE(cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem2/N1(cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem2/XST_GND:G)                          | NONE(cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Data_Mem/Mem0/N1(cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Data_Mem/Mem0/XST_GND:G)                          | NONE(cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Data_Mem/Mem1/N1(cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Data_Mem/Mem1/XST_GND:G)                          | NONE(cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Data_Mem/Mem2/N1(cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Data_Mem/Mem2/XST_GND:G)                          | NONE(cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/N1(cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/XST_GND:G)                          | NONE(cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem1/N1(cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem1/XST_GND:G)                          | NONE(cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem2/N1(cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem2/XST_GND:G)                          | NONE(cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Data_Mem/Mem0/N1(cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Data_Mem/Mem0/XST_GND:G)                          | NONE(cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Data_Mem/Mem1/N1(cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Data_Mem/Mem1/XST_GND:G)                          | NONE(cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Data_Mem/Mem2/N1(cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Data_Mem/Mem2/XST_GND:G)                          | NONE(cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.347ns (Maximum Frequency: 230.044MHz)
   Minimum input arrival time before clock: 5.383ns
   Maximum output required time after clock: 2.616ns
   Maximum combinational path delay: 0.000ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Clock period: 4.347ns (frequency: 230.044MHz)
  Total number of paths / destination ports: 117420 / 10692
-------------------------------------------------------------------------
Delay:               4.347ns (Levels of Logic = 6)
  Source:            axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_3 (FF)
  Destination:       axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27 (FF)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_3 to axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.282   0.694  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_3 (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen<3>)
     LUT4:I0->O           14   0.053   0.570  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/out31 (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.resp_select<1>)
     LUT6:I4->O            1   0.053   0.000  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<9>1 (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<9>)
     MUXF7:I0->O           9   0.214   0.655  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[9].mux_s2_inst (DEBUG_SF_CB_BRESP<13>)
     LUT6:I3->O            1   0.053   0.635  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop<3>2_SW0 (N94)
     LUT6:I2->O            4   0.053   0.433  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop<3>5 (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop<3>)
     LUT6:I5->O            1   0.053   0.399  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1483_inv1 (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1483_inv)
     FDRE:CE                   0.200          axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27
    ----------------------------------------
    Total                      4.347ns (0.961ns logic, 3.386ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>'
  Clock period: 2.946ns (frequency: 339.406MHz)
  Total number of paths / destination ports: 68088 / 5241
-------------------------------------------------------------------------
Delay:               2.946ns (Levels of Logic = 34)
  Source:            cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/Is_LSFADD_Reg (FF)
  Destination:       cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/Custom_Result_31 (FF)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1> rising
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1> rising

  Data Path: cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/Is_LSFADD_Reg to cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/Custom_Result_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             63   0.282   0.884  cgra2x2_0/Torus2x2/PE01/ALU/Is_LSFADD_Reg (cgra2x2_0/Torus2x2/PE01/ALU/Is_LSFADD_Reg)
     LUT5:I0->O            1   0.053   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_lut<0> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_lut<0>)
     MUXCY:S->O            1   0.291   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<0> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<1> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<2> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<3> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<4> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<5> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<6> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<7> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<8> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<9> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<10> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<11> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<12> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<13> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<14> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<15> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<16> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<17> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<18> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<19> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<20> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<21> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<22> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<23> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<24> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<25> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<26> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<27> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<28> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<29> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<29>)
     MUXCY:CI->O           0   0.015   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<30> (cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_cy<30>)
     XORCY:CI->O           1   0.320   0.602  cgra2x2_0/Torus2x2/PE01/ALU/Maddsub_ADDSUB_2st_Result_xor<31> (cgra2x2_0/Torus2x2/PE01/ALU/ADDSUB_2st_Result<31>)
     LUT3:I0->O            1   0.053   0.000  cgra2x2_0/Torus2x2/PE01/ALU/Custom_Out_Sel_Reg[0]_Custom_Out_Sel_Reg[2]_or_75_OUT<31>3 (cgra2x2_0/Torus2x2/PE01/ALU/Custom_Out_Sel_Reg[0]_Custom_Out_Sel_Reg[2]_or_75_OUT<31>)
     FDC:D                     0.011          cgra2x2_0/Torus2x2/PE01/ALU/Custom_Result_31
    ----------------------------------------
    Total                      2.946ns (1.460ns logic, 1.486ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 82387 / 1328
-------------------------------------------------------------------------
Offset:              5.383ns (Levels of Logic = 11)
  Source:            processing_system7_0/processing_system7_0/PS7_i:MAXIGP0ARADDR16 (PAD)
  Destination:       axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4 (FF)
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: processing_system7_0/processing_system7_0/PS7_i:MAXIGP0ARADDR16 to axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:MAXIGP0ARADDR16    5   0.000   0.000  processing_system7_0/PS7_i (M_AXI_GP0_ARADDR<16>)
     end scope: 'processing_system7_0:M_AXI_GP0_ARADDR<16>'
     begin scope: 'axi_interconnect_1:S_AXI_ARADDR<16>'
     LUT6:I0->O            1   0.053   0.000  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1 (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1>)
     MUXCY:S->O            1   0.291   0.000  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[1].compare_inst/USE_FPGA.and_inst (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/carry_local<2>)
     MUXCY:CI->O           1   0.015   0.000  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[2].compare_inst/USE_FPGA.and_inst (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/carry_local<3>)
     MUXCY:CI->O          22   0.178   0.621  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot<3>)
     LUT2:I0->O           16   0.053   0.823  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089811 (DEBUG_AR_TARGET<0>)
     LUT6:I1->O            3   0.053   0.616  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv23 (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv23)
     LUT6:I3->O            1   0.053   0.635  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv24_SW1 (N179)
     LUT6:I2->O            3   0.053   0.616  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv24 (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv24)
     LUT4:I1->O            5   0.053   0.440  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot)
     LUT4:I3->O            1   0.053   0.000  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0_dpot1 (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0_dpot1)
     FDE:D                     0.011          axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0
    ----------------------------------------
    Total                      5.383ns (1.632ns logic, 3.751ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              1.568ns (Levels of Logic = 2)
  Source:            processing_system7_0/processing_system7_0/PS7_i:FCLKRESETN0 (PAD)
  Destination:       cgra2x2_0/cgra2x2_0/Torus2x2/PE00/ALU/MulAdd/Mmult_n00322 (DSP)
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1> rising

  Data Path: processing_system7_0/processing_system7_0/PS7_i:FCLKRESETN0 to cgra2x2_0/cgra2x2_0/Torus2x2/PE00/ALU/MulAdd/Mmult_n00322
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:FCLKRESETN0        3   0.000   0.000  processing_system7_0/PS7_i (FCLK_RESET0_N)
     end scope: 'processing_system7_0:FCLK_RESET0_N'
     begin scope: 'cgra2x2_0:Resetn'
     INV:I->O             24   0.067   0.545  cgra2x2_0/BramIF/Port0_Rst1_INV_0 (Port0_Rst)
     DSP48E1:RSTB              0.543          cgra2x2_0/Torus2x2/PE00/ALU/MulAdd/Mmult_n00322
    ----------------------------------------
    Total                      1.568ns (1.023ns logic, 0.545ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 1041 / 132
-------------------------------------------------------------------------
Offset:              2.616ns (Levels of Logic = 4)
  Source:            axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:MAXIGP0RDATA31 (PAD)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 to processing_system7_0/processing_system7_0/PS7_i:MAXIGP0RDATA31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             19   0.282   0.721  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2)
     LUT4:I1->O           43   0.053   0.894  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21 (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select<0>)
     LUT6:I0->O            1   0.053   0.000  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<46>1 (axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<46>)
     MUXF7:I0->O           1   0.214   0.399  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[46].mux_s2_inst (DEBUG_SF_CB_RDATA<31>)
     end scope: 'axi_interconnect_1:S_AXI_RDATA<31>'
     begin scope: 'processing_system7_0:M_AXI_GP0_RDATA<31>'
    PS7:MAXIGP0RDATA31         0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      2.616ns (0.602ns logic, 2.014ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    4.347|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>|    0.698|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    1.891|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>|    2.946|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 36.40 secs
 
--> 

Total memory usage is 557828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :  722 (   0 filtered)

