$ 1 0.000005 382.76258214399064 68 5 50 5e-11
w 112 288 144 288 0
w 112 128 144 128 0
w 96 336 144 336 0
w 32 368 144 368 0
w 272 288 240 336 0
w 240 256 272 256 0
. CMOS\sNOT\sGate 0 2 1 2 IN 1 0 2 NOT 2 0 3 MosfetElm\s1\s0\s2\rMosfetElm\s1\s2\s3\rRailElm\s3 32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5
. CMOS\sOR\sGate 0 2 2 3 A 1 0 2 B 2 1 2 OR 4 0 3 RailElm\s3\rMosfetElm\s2\s5\s3\rMosfetElm\s1\s6\s5\rMosfetElm\s1\s0\s6\rMosfetElm\s2\s0\s6\rCustomCompositeElm\s6\s4 0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s1\\sCMOS\\\\sNOT\\\\sGate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5
410 272 256 304 256 1 CMOS\sOR\sGate 0\s0\s40\s5\s0\s0\s0.5 33\s1.5\s0.02 33\s1.5\s0.02 32\s1.5\s0.02 32\s1.5\s0.02 1\sCMOS\\sNOT\\sGate\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5
. CMOS_NOT_Gate 0 3 1 2 !IN 2 0 3 IN 1 0 2 NMosfetElm\s1\s0\s2\rPMosfetElm\s1\s2\s3\rRailElm\s3 32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5
. CMOS\sAND\sGate 0 2 2 3 A 1 0 2 AND 5 0 3 B 2 1 2 RailElm\s4\rMosfetElm\s1\s3\s4\rMosfetElm\s2\s3\s4\rMosfetElm\s2\s6\s3\rMosfetElm\s1\s0\s6\rCustomCompositeElm\s5\s3 0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5
410 144 336 160 336 1 CMOS\sAND\sGate 0\s0\s40\s5\s0\s0\s0.5 33\s1.5\s0.02 33\s1.5\s0.02 32\s1.5\s0.02 32\s1.5\s0.02 1\sCMOS_NOT_Gate\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5
410 144 256 160 256 1 CMOS\sAND\sGate 0\s0\s40\s5\s0\s0\s0.5 33\s1.5\s0.02 33\s1.5\s0.02 32\s1.5\s0.02 32\s1.5\s0.02 1\sCMOS_NOT_Gate\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5
w 112 128 112 288 0
w 288 128 144 128 0
w 288 32 288 128 0
w 96 112 96 336 0
w 176 112 96 112 0
w 272 112 176 112 0
w 272 80 272 112 0
w 176 32 288 32 0
w 176 80 176 32 0
410 176 80 192 80 1 CMOS\sNOT\sGate 32\s1.5\s0.02 33\s1.5\s0.02 0\s0\s40\s5\s0\s0\s0.5
w 32 64 32 80 0
w 80 64 32 64 0
w 32 32 80 32 0
410 80 32 112 32 1 CMOS\sOR\sGate 0\s0\s40\s5\s0\s0\s0.5 33\s1.5\s0.02 33\s1.5\s0.02 32\s1.5\s0.02 32\s1.5\s0.02 1\sCMOS\\sNOT\\sGate\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5
w 80 -32 32 -32 0
w 32 -64 80 -64 0
w 32 -96 32 -64 0
. CMOS\sNOR\sGate 0 2 2 3 A 1 0 2 B 2 1 2 NOR 4 0 3 RailElm\s3\rMosfetElm\s2\s5\s3\rMosfetElm\s1\s4\s5\rMosfetElm\s1\s0\s4\rMosfetElm\s2\s0\s4 0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02
410 80 -64 96 -64 1 CMOS\sNOR\sGate 0\s0\s40\s5\s0\s0\s0.5 33\s1.5\s0.02 33\s1.5\s0.02 32\s1.5\s0.02 32\s1.5\s0.02
L 32 368 -32 368 0 1 false 5 0
x -95 371 -72 374 4 18 D0
x -95 179 -68 182 4 18 MR
L 32 176 -32 176 0 0 false 5 0
x -92 135 -67 138 4 18 CP
R 32 128 -32 128 1 2 20000 2.5 2.5 0 0.5
L 32 32 -32 32 0 1 false 5 0
L 32 80 -32 80 0 0 false 5 0
x -95 37 -73 40 6 18 E1
x -95 83 -73 86 6 18 E2
x -95 -29 -59 -26 6 18 OE2
x -95 -91 -59 -88 6 18 OE1
L 32 -32 -32 -32 0 0 false 5 0
L 32 -96 -32 -96 0 0 false 5 0
w 400 256 368 256 0
w 400 288 384 288 0
w 384 288 384 400 0
w 384 400 80 400 0
w 80 400 80 128 0
w 80 128 32 128 0
w 400 416 64 416 0
w 64 416 64 176 0
w 64 176 32 176 0
w 464 224 304 224 0
w 144 224 144 256 0
w 400 256 464 256 0
w 496 288 400 288 0
w 304 224 144 224 0
w 496 288 496 336 0
w 608 400 656 400 0
w 608 336 608 400 0
w 592 336 608 336 0
w 592 256 656 256 0
w 640 288 656 288 0
w 768 352 640 304 0
w 768 368 768 352 0
w 640 368 656 368 0
w 752 320 640 352 0
w 752 256 752 304 0
. CMOS_AND_Gate 0 2 2 3 A 1 0 2 B 3 1 2 OUT 4 0 3 MosfetElm\s1\s0\s2\rMosfetElm\s3\s2\s4\rMosfetElm\s3\s4\s5\rMosfetElm\s1\s4\s5\rRailElm\s5 32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5
. CMOS-AND-Gate 0 2 2 3 A 4 0 2 AND 1 0 3 B 5 1 2 CustomCompositeElm\s1\s2\rCustomCompositeElm\s4\s5\s2 1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS_AND_Gate\\s32\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5
. CMOS\sNAND\sGate 0 2 2 3 A 1 0 2 B 3 1 2 NAND 8 0 3 CustomCompositeElm\s1\s2\s3\rCustomCompositeElm\s8\s2 1\\sCMOS-AND-Gate\\s1\\\\sCMOS_NOT_Gate\\\\s32\\\\\\\\s1.5\\\\\\\\s0.02\\\\s33\\\\\\\\s1.5\\\\\\\\s0.02\\\\s0\\\\\\\\s0\\\\\\\\s40\\\\\\\\s5\\\\\\\\s0\\\\\\\\s0\\\\\\\\s0.5\\s1\\\\sCMOS_AND_Gate\\\\s32\\\\\\\\s1.5\\\\\\\\s0.02\\\\s32\\\\\\\\s1.5\\\\\\\\s0.02\\\\s33\\\\\\\\s1.5\\\\\\\\s0.02\\\\s33\\\\\\\\s1.5\\\\\\\\s0.02\\\\s0\\\\\\\\s0\\\\\\\\s40\\\\\\\\s5\\\\\\\\s0\\\\\\\\s0\\\\\\\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5
410 656 256 688 256 1 CMOS\sNAND\sGate 1\sCMOS-AND-Gate\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS_AND_Gate\\s32\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS_NOT_Gate\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5
410 656 368 688 368 1 CMOS\sNAND\sGate 1\sCMOS-AND-Gate\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS_AND_Gate\\s32\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS_NOT_Gate\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5
410 496 336 528 336 1 CMOS\sNAND\sGate 1\sCMOS-AND-Gate\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS_AND_Gate\\s32\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS_NOT_Gate\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5
410 496 256 528 256 1 CMOS\sNAND\sGate 1\sCMOS-AND-Gate\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS_AND_Gate\\s32\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS_NOT_Gate\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5
w 464 256 496 256 0
w 752 256 752 224 0
w 752 224 464 224 0
w 768 368 752 368 0
w 640 304 640 288 0
w 640 352 640 368 0
w 752 320 752 304 0
410 400 368 432 368 1 CMOS\sNAND\sGate 1\sCMOS-AND-Gate\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS_AND_Gate\\s32\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS_NOT_Gate\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5
w 400 368 400 400 0
w 400 400 400 416 0
. CMOS\s3-IN\sNAND\sGATE 0 2 3 4 A 1 0 2 B 3 1 2 C 8 2 2 NAND 9 1 3 CustomCompositeElm\s1\s2\s3\rCustomCompositeElm\s2\s8\s9 1\\sCMOS\\\\sAND\\\\sGate\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s1\\\\sCMOS_NOT_Gate\\\\s32\\\\\\\\s1.5\\\\\\\\s0.02\\\\s33\\\\\\\\s1.5\\\\\\\\s0.02\\\\s0\\\\\\\\s0\\\\\\\\s40\\\\\\\\s5\\\\\\\\s0\\\\\\\\s0\\\\\\\\s0.5\s1\\sCMOS\\\\sNAND\\\\sGate\\s1\\\\sCMOS-AND-Gate\\\\s1\\\\\\\\sCMOS_NOT_Gate\\\\\\\\s32\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\s0.02\\\\\\\\s33\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\s0.02\\\\\\\\s0\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\s40\\\\\\\\\\\\\\\\s5\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\s0.5\\\\s1\\\\\\\\sCMOS_AND_Gate\\\\\\\\s32\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\s0.02\\\\\\\\s32\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\s0.02\\\\\\\\s33\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\s0.02\\\\\\\\s33\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\s0.02\\\\\\\\s0\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\s40\\\\\\\\\\\\\\\\s5\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\s0.5\\s1\\\\sCMOS_NOT_Gate\\\\s32\\\\\\\\s1.5\\\\\\\\s0.02\\\\s33\\\\\\\\s1.5\\\\\\\\s0.02\\\\s0\\\\\\\\s0\\\\\\\\s40\\\\\\\\s5\\\\\\\\s0\\\\\\\\s0\\\\\\\\s0.5
. CMOS\sTri-State\sBuffer\sw/\sEnable 0 2 2 3 D 2 0 2 Q 33 0 3 ~EN 1 1 2 CustomCompositeElm\s2\s3\rCustomCompositeElm\s2\s5\rCustomCompositeElm\s1\s7\rCustomCompositeElm\s5\s2\s7\s9\rCustomCompositeElm\s3\s1\s21\rCustomCompositeElm\s21\s5\s26\rCustomCompositeElm\s9\s29\rCustomCompositeElm\s26\s31\rMosfetElm\s31\s33\s34\rMosfetElm\s29\s0\s33\rRailElm\s34 1\\sCMOS\\\\sNOT\\\\sGate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS\\\\sNOT\\\\sGate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS\\\\sNOT\\\\sGate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS\\\\s3-IN\\\\sNAND\\\\sGATE\\s1\\\\sCMOS\\\\\\\\sAND\\\\\\\\sGate\\\\s0\\\\\\\\s0\\\\\\\\s40\\\\\\\\s5\\\\\\\\s0\\\\\\\\s0\\\\\\\\s0.5\\\\s33\\\\\\\\s1.5\\\\\\\\s0.02\\\\s33\\\\\\\\s1.5\\\\\\\\s0.02\\\\s32\\\\\\\\s1.5\\\\\\\\s0.02\\\\s32\\\\\\\\s1.5\\\\\\\\s0.02\\\\s1\\\\\\\\sCMOS_NOT_Gate\\\\\\\\s32\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\s0.02\\\\\\\\s33\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\s0.02\\\\\\\\s0\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\s40\\\\\\\\\\\\\\\\s5\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\s0.5\\s1\\\\sCMOS\\\\\\\\sNAND\\\\\\\\sGate\\\\s1\\\\\\\\sCMOS-AND-Gate\\\\\\\\s1\\\\\\\\\\\\\\\\sCMOS_NOT_Gate\\\\\\\\\\\\\\\\s32\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s0.02\\\\\\\\\\\\\\\\s33\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s0.02\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s40\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s5\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s0.5\\\\\\\\s1\\\\\\\\\\\\\\\\sCMOS_AND_Gate\\\\\\\\\\\\\\\\s32\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s0.02\\\\\\\\\\\\\\\\s32\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s0.02\\\\\\\\\\\\\\\\s33\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s0.02\\\\\\\\\\\\\\\\s33\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s0.02\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s40\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s5\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\s0.5\\\\s1\\\\\\\\sCMOS_NOT_Gate\\\\\\\\s32\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\s0.02\\\\\\\\s33\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\s0.02\\\\\\\\s0\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\s40\\\\\\\\\\\\\\\\s5\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\s0.5\s1\\sCMOS\\\\sOR\\\\sGate\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s1\\\\sCMOS\\\\\\\\sNOT\\\\\\\\sGate\\\\s32\\\\\\\\s1.5\\\\\\\\s0.02\\\\s33\\\\\\\\s1.5\\\\\\\\s0.02\\\\s0\\\\\\\\s0\\\\\\\\s40\\\\\\\\s5\\\\\\\\s0\\\\\\\\s0\\\\\\\\s0.5\s1\\sCMOS\\\\sNOR\\\\sGate\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\s1\\sCMOS\\\\sNOT\\\\sGate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS\\\\sNOT\\\\sGate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5
410 800 256 816 256 1 CMOS\sTri-State\sBuffer\sw/\sEnable 1\sCMOS\\sNOT\\sGate\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5 1\sCMOS\\sNOT\\sGate\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5 1\sCMOS\\sNOT\\sGate\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5 1\sCMOS\\s3-IN\\sNAND\\sGATE\s1\\sCMOS\\\\sAND\\\\sGate\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s1\\\\sCMOS_NOT_Gate\\\\s32\\\\\\\\s1.5\\\\\\\\s0.02\\\\s33\\\\\\\\s1.5\\\\\\\\s0.02\\\\s0\\\\\\\\s0\\\\\\\\s40\\\\\\\\s5\\\\\\\\s0\\\\\\\\s0\\\\\\\\s0.5\s1\\sCMOS\\\\sNAND\\\\sGate\\s1\\\\sCMOS-AND-Gate\\\\s1\\\\\\\\sCMOS_NOT_Gate\\\\\\\\s32\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\s0.02\\\\\\\\s33\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\s0.02\\\\\\\\s0\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\s40\\\\\\\\\\\\\\\\s5\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\s0.5\\\\s1\\\\\\\\sCMOS_AND_Gate\\\\\\\\s32\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\s0.02\\\\\\\\s32\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\s0.02\\\\\\\\s33\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\s0.02\\\\\\\\s33\\\\\\\\\\\\\\\\s1.5\\\\\\\\\\\\\\\\s0.02\\\\\\\\s0\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\s40\\\\\\\\\\\\\\\\s5\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\s0\\\\\\\\\\\\\\\\s0.5\\s1\\\\sCMOS_NOT_Gate\\\\s32\\\\\\\\s1.5\\\\\\\\s0.02\\\\s33\\\\\\\\s1.5\\\\\\\\s0.02\\\\s0\\\\\\\\s0\\\\\\\\s40\\\\\\\\s5\\\\\\\\s0\\\\\\\\s0\\\\\\\\s0.5 1\sCMOS\\sOR\\sGate\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s1\\sCMOS\\\\sNOT\\\\sGate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS\\sNOR\\sGate\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02 1\sCMOS\\sNOT\\sGate\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5 1\sCMOS\\sNOT\\sGate\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5 33\s1.5\s0.02 32\s1.5\s0.02 0\s0\s40\s5\s0\s0\s0.5
w 800 256 752 256 0
w 768 -64 768 288 0
w 768 288 800 288 0
w 896 256 896 176 0
162 896 176 896 112 2 default-led 1 0 0 0.01
g 896 48 896 16 0 0
410 672 -64 704 -64 1 CMOS\sNAND\sGate 1\sCMOS-AND-Gate\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS_AND_Gate\\s32\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS_NOT_Gate\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5
w 672 -64 672 -32 0
w 176 -64 672 -64 0
p 896 256 896 336 1 0 0
r 896 112 896 48 0 1000
o 90 64 0 4098 5 0.1 0 1
