#!/usr/bin/python

import sys
import re
import os

# Import cgra_info via relative path
mypath = os.path.realpath(__file__)
mydir  = os.path.dirname(mypath)
decoder_path = mydir+"/../decoder"
sys.path.insert(0, decoder_path)
from lib import cgra_info
from lib import connect_tiles as CT


import traceback # sys.stdout.flush(); traceback.print_stack(); sys.stderr.flush()
def show_trace(nlines=100):
    sys.stdout.flush(); traceback.print_stack(); sys.stderr.flush()

from inspect import currentframe, getframeinfo
def where(lno=0):
    # E.g. 'serpent.py/42'
    # frameinfo = getframeinfo(currentframe())
    frameinfo = getframeinfo(currentframe().f_back)
    if not lno: lno = frameinfo.lineno
    return '%s/%s' % (frameinfo.filename, lno)

def pwhere(lno=0, txt=''):
    frameinfo = getframeinfo(currentframe().f_back)
    if not lno: lno = frameinfo.lineno
    info = '%s/%s' % (frameinfo.filename, lno)
    if txt=='':
        # E.g. "serpent.py/42"
        print info
    else:
        # E.g. "serpent.py/42: hello world"
        print '%s: %s' % (info, txt)

def test_where():
    print where()
    pwhere('hello')
    print where()
    exit()
# test_where()

import packer

# well this is awful isn't it
WEN_LUT_LIST = []

# FIXME/TODO globals wrapper and initializer thingy, see packer.py maybe
GRID_WIDTH  = 8
GRID_HEIGHT = GRID_WIDTH

# # INPUT always comes in on bus 'T0_in_s2t0'
# INPUT_TILENO = 0
# INPUT_TILE   = INPUT_TILENO
# INPUT_WIRE   = 'in_s2t0'
# INPUT_WIRE_T = 'T0_in_s2t0'


# These all get rewritten by find_input_tile, below.
INPUT_TILENO =      26 # Actually I think it's 21 :o
INPUT_TILE   =      INPUT_TILENO
INPUT_WIRE   =      'in_s2t0'
INPUT_WIRE_T =      'T%d_in_s2t0' % INPUT_TILENO
INPUT_TILE_PE_OUT = "T%d_pe_out" % INPUT_TILENO

# Find the input tile
def find_input_tile():
    # Assumes first pe tile found is the input tile (how terrible is that!?
    for i in range(1000):
        t = cgra_info.tiletype(i)
        if t[0:2] == "pe":

            global INPUT_TILENO
            global INPUT_TILE
            global INPUT_WIRE
            global INPUT_WIRE_T
            global INPUT_TILE_PE_OUT

            INPUT_TILENO = i
            INPUT_TILE   = INPUT_TILENO
            INPUT_WIRE   = 'in_s2t0'
            INPUT_WIRE_T = 'T%d_%s' % (INPUT_TILENO, INPUT_WIRE)
            INPUT_TILE_PE_OUT = "T%d_pe_out" % INPUT_TILENO
            
            print "I think  input tile is T%d" % INPUT_TILENO
            print "I think  input wire is %s" % INPUT_WIRE_T
            print "I think output wire is %s" % INPUT_TILE_PE_OUT
            return i


OUTPUT_TILENO = 0x24         # First PE tile in NW corner
OUTPUT_TILENO_onebit = 0x108 # First PE tile in SW corner

# Should be the tile ABOVE io1bit tile that is the LSB in first group on side 1 (bottom) e.g.
#      <tile type='io1bit' tile_addr='0x125' row='19' col='17' ... name='pad_S1_T15'>
#        <io_bit>0</io_bit><!-- LSB=0 -->
#        <io_group>2</io_group>
# => io1bit tile is row 19, col 17 => look for tile in row 18, col 17
#   <tile type='memory_tile' tile_addr='0x105' row='16' col='17' tracks='BUS1:5 BUS16:5 '>


# Find the output tile = last pe or mem in row 2
# FIXME should also set OUTPUT_TILENO_onebit for node "io1_out_0_0"
# which is the tile above io1bit tile for LSB in first group on side 1 (bottom) (see above)

def find_output_tile():
    global OUTPUT_TILENO
    for i in range(1000):
        t = cgra_info.tiletype(i)
        # if (t[0:2] == "pe") or (t[0:3] == "mem"):
        if is_pe_tile(t) or is_mem_tile(t):
            (r,c) = cgra_info.tileno2rc(i)
            if r == 2:
                OUTPUT_TILENO = i
            elif r > 2:
                print "I think output tile is T%d" % OUTPUT_TILENO
                # Early out
                return

# Set this to True if a PE has been placed in the INPUT tile
# FIXME is this the best way to do this!!?
INPUT_OCCUPIED = False

VERBOSE = False
dot_filename = False
bsb_filename = False
def process_args():
    # Get name of this script
    scriptname = sys.argv[0]
    scriptname_tail = scriptname
    parse = re.search('([/].*$)', scriptname)
    parse = re.search('([^/]+$)', scriptname)
    if (parse): scriptname_tail = parse.group(1)
    args = sys.argv[1:] # shift

    usage = '''
Place and route indicated "dot" file.  Output is in "bsb" format.
Examples:
   %s pointwise_mapped.dot
   %s -v pointwise_mapped.dot
   %s pointwise_mapped.dot -o pointwise.bsb
   %s pointwise_mapped.dot -o pointwise.bsb -cgra cgra_info.txt 
   %s --help
''' % (scriptname_tail, scriptname_tail, scriptname_tail, scriptname_tail, scriptname_tail)

    # Will need cgra_info
    global cgra_filename
    cgra_filename = get_default_cgra_info_filename()

    # if (len(args) < 1): print usage; sys.exit(-1);

    global VERBOSE
    global bsb_filename
    global dot_filename
    while (len(args) > 0):
        if   (args[0] == '--help'): print usage; sys.exit(0);
        elif (args[0] == '-v'):    VERBOSE = True
        elif (args[0] == '-cgra' or args[0] == '-cgra_info'):
            cgra_filename = args[1]
            args = args[1:];
        elif (args[0] == '-o'):
            bsb_filename = args[1]
            args = args[1:];

        else:
            dot_filename = args[0];
        args = args[1:]

    assert dot_filename, '\n\nERROR Oops you forgot to specify a dotfile input\n'


def nearest_mem_tile(node='INPUT', exclude = [], DBG=1):
    '''
    Find mem tile nearest to indicated node,
    excluding tiles in exclude list
    '''

    mytileno = getnode(node).tileno
    (myrow,mycol) = rc2tileno(mytileno)
    if DBG: print \
       "# Looking for memtile nearest to node '%s' in tile %d (r%d,c%d)" \
       % (node, mytileno, myrow, mycol)

    for i in range( max(GRID_WIDTH, GRID_HEIGHT)):
        if DBG: print "# Searching distance %d" % i
        

def manhattan_distance_rc(src=[0,0], dst=[5,1], DBG=0):

    # use connect_tiles.connect_tiles_same_{row,col} to connect;
    # count ntiles in path

    # (begin,path,end) = CT.connect_tiles(src=0,dst=17,track=0,dir='hv',DBG=DBG-1)
    p = CT.connect_tiles(src=0,dst=17,track=0,dir='hv',DBG=DBG-1)
    (begin,path,end) = CT.unpack_path(p)

    dist = len(path)
    
    # E.g. extract_tile('T1_in_s2t0 -> T1_out_s0t0') = 'T1'
    def extract_tile(s): return re.search('^(T\d+)', s).group(1)

    if DBG:
        print "# Distance from %s to %s is %d:" % (src, dst, dist)
        # T0-> (T1 -> T2 -> T3) ->T17
        a = extract_tile(begin)

        tiles = []
        for i in path: tiles.append(extract_tile(i))
        b = tiles

        c = extract_tile(end)
        print '# %s-> %s ->%s' % (a,b,c)
            
def test_manhattan_distance_rc():
    cgra_info.read_cgra_info(verbose=True)
    manhattan_distance_rc(DBG=1)
    print ''

def test_fan_out():
    # S0 only connects to four sides
    cgra_info.fan_out('in_BUS16_S0_T0', 0, DBG=1)
    
    # S2 can also connect to op1
    cgra_info.fan_out('in_BUS16_S2_T0', 0, DBG=1)
    
    cgra_info.fan_out('mem_out', 3, DBG=1)
    cgra_info.fan_out('pe_out_res', 0, DBG=1)

# # FIXME combine with other manhattan thing above maybe
# def manhattan_distance(src=[0,0], dst=[5,1]):
#     '''
#     Return manhattan distance (number of intervening tiles) from src
#     tile to each side (e,s,w,n) of dst tile.
#     E.g. path from (0,0) to (5,1) should be (7,8,5,5)
#     '''
# 
#     dist = {}
#     # Eight cases: dest is (n, ne, e, se, s, sw, w, nw) of src
#     d2s = direction(dst,src)
#     delta_row = abs( src[0] - dst[0] )
#     delta_col = abs( src[1] - dst[1] )
# 
#     short_straight_path = min(delta_row-2,delta_col-2)
# 
#     if d2s == 'n':
#         
#         dist['n'] = (delta_row-2) + 0
#         dist['w'] = (delta_row-1) + (delta_col-1)
#         dist['e'] = (delta_row-1) + (delta_col+1)
#         dist['s'] = (delta_row-0) + (delta_col-0)
#     if d2s == 's':
#         dist['s'] = (delta_row-2) + 0
#         dist['w'] = (delta_row-1) + (delta_col-1)
#         dist['e'] = (delta_row-1) + (delta_col+1)
#         dist['n'] = (delta_row-0) + (delta_col-0)
#     if d2s == 'e':
#         dist['e'] = (delta_col-2) + 0
#         dist['w'] = (delta_col-1) + (delta_row-1)
#         dist['n'] = (delta_col-0) + (delta_row-0)
#         dist['e'] = (delta_col-1) + (delta_row+1)
# 
# 
# 
# 
# def search_pattern_old(n,DBG=1):
#     '''
#     Produce a searchpattern list of (r,c) coords for all tiles at
#     distance n away from center tile (0,0).  The idea is to pack as
#     closely as possible to the NW corner of the grid and to prefer-
#     entially find tiles in a straight line form the center tile.
# 
#                     1--------> 3
#                     2          |
#                     |   +--+   |
#                     |   |  |   |
#                     |   +--+   |
#                     |          v
#                     v 4-------->
# 
#     '''
#     (top,left,right,bottom) = ([],[],[],[])
# 
#     # Top side, NW corner to NE neighbor
#     top.append([-n,0]) # Opt: straight-line tile goes first
#     for c in range(-n, n): top.append([-n,c])
#     if DBG: print top
# 
#     # Left side, NW neighbor to SW corner
#     left.append([0,-n]) # Opt: straight-line tile goes first
#     for r in range(1-n, n+1): left.append([r,-n])
#     if DBG: print left
# 
#     # Right side, NE corner to SE neighbor
#     right.append([0,n]) # Opt: straight-line tile goes first
#     for r in range(-n, n): right.append([r,n])
#     if DBG: print right
# 
#     # Bottom side, SW neighbor to SE corner
#     bottom.append([n,0]) # Opt: straight-line tile goes first
#     for c in range(1-n, n+1): bottom.append([n,c])
#     if DBG: print bottom
# 
# 
# def test_search_pattern():
#     search_pattern(1,DBG=1)
#     # [[-1, 0], [-1, -1], [-1, 0]]
#     # [[0, -1], [0, -1], [1, -1]]
#     # [[0, 1], [-1, 1], [0, 1]]
#     # [[1, 0], [1, 0], [1, 1]]
# 
#     print "----"
#     search_pattern(2,DBG=1)
#     # [[-2, 0], [-2, -2], [-2, -1], [-2, 0], [-2, 1]]
#     # [[0, -2], [-1, -2], [0, -2], [1, -2], [2, -2]]
#     # [[0, 2], [-2, 2], [-1, 2], [0, 2], [1, 2]]
#     # [[2, 0], [2, -1], [2, 0], [2, 1], [2, 2]]

def main(DBG=1):
    # test_connect_tiles()
    # sys.exit(0)
    # notes()

    global cgra_filename
    process_args()

    print '######################################################'
    print '# serpent.py: Read cgra info'
    cgra_info.read_cgra_info(cgra_filename, verbose=True)

    # Find INPUT and OUTPUT tiles heuristically
    find_input_tile()
    find_output_tile()

    print '######################################################'
    print '# serpent.py: Initialize the packer'
    packer.USE_CGRA_INFO = True
    packer.init_globals() # this is crucial out there
    print "# here's the grid!"
    print '# '
    packer.FMT.grid()
    print ''

    print '######################################################'
    print '# serpent.py: Read input, initialize node and tile data structures'
    init_tile_resources(DBG=1)
    build_nodes(DBG=1)
    assert not getnode('INPUT').placed
    initialize_routes()
    initialize_node_INPUT()

    # FIXME should be part of initialize_node_INPUT somehow right?
    # Allocate tile 0 for input node
    # packer.allocate(0)  ARRGGGGH you such a idioot
    packer.allocate(INPUT_TILE)
    if DBG>2:
        print "# order so far"
        print '# '
        packer.FMT.order()
        print ''

    print ''
    print '########################################'
    print '# serpent.py: register folding'
    register_folding(DBG=1)

    # Happens automatically as long as we process non-regop regs LAST (right?)
    # print '######################################################'
    # print '# serpent.py: Process and optimize INPUT node'
    # process_input()

    print ''
    print '######################################################'
    print '# serpent.py: Process remaining nodes, starting with INPUT'
    process_nodes('INPUT')

    print '########################################'
    print '# serpent.py: constant folding - do this LAST'
    constant_folding(DBG=1)
    print "# consts should be gone now"

    # TODO/FIXME Special treatment for OUTPUT?
    # note OUTPUT wire is always wire_m1_1_BUS16_S1_T0

    if bsb_filename: note = 'see file "%s"' % bsb_filename
    else:            note = ''

    print "########################################################"
    print "# FINAL OUTPUT", note
    final_output()

    sys.exit(0)
    

def want_onebit_output():
    '''Return True if onebit outputs is wanted'''
    if 'io1_out_0_0' in nodes: return True
    else:                      return False

def final_output(DBG=0):

    # Redirect stdout to bsb_filename if such exists
    if bsb_filename:
        save_stdout = sys.stdout
        sys.stdout = open(bsb_filename, 'w')

    if DBG:
        print '# REGISTERS', REGISTERS
        for n in sorted(nodes):
            # print "  %-20s %s" % (n, getnode(n).dests)
            getnode(n).show()

        for nodename in sorted(nodes):
            node = getnode(nodename)
            print nodename
            prettyprint_dict("  route ", node.route)

    # First the constants
    print ''
    print '# CONSTANTS'
    for sname in sorted(nodes):
        if is_const(sname):
            dname = getnode(sname).dests[0]
            # getnode(sname).show()
            # getnode(dname).show()
            print '# %s::%s %s' % (sname,dname,getnode(sname).output)
    print ''

    # Registers and ops
    print '# REGISTERS', REGISTERS
    print ''

    print '# PE tiles'
    print_oplist()

    print '# MEM tiles'
    print_memlist()

    # IO
    if want_onebit_output():
        print '# IO'
        print("Tx116_pad(out,1)\n");

    # Routing
    print '# ROUTING'
    print ''
    for sname in sorted(nodes):
        if is_const(sname): continue
        src = getnode(sname)
        for dname in src.dests:
            dst = getnode(dname)
            print '# %s::%s' % (sname,dname)

            if is_regop(sname):
                r = src.route[dname][0]
                print '#', mark_regs(r), '\n'
                break

            for c in src.route[dname]:
                print mark_regs(c)

            print ''

            if is_mem(dname) and getnode(dname).wen_lut:
                print "# wen_lut::%s" % dname
                route_wen(dname)

    # INPUT  tile  0 (0,0) / out_BUS16_S1_T4 / wire_0_0_BUS16_S1_T4
    # OUTPUT tile  0 (0,0) / in_BUS16_S1_T1 / wire_1_0_BUS16_S3_T1
    print_io_info(DBG=1)


def print_io_info(DBG=0):
    # INPUT  tile  0 (0,0) / out_BUS16_S1_T4 / wire_0_0_BUS16_S1_T4
    # OUTPUT tile  0 (0,0) / in_BUS16_S1_T1 / wire_1_0_BUS16_S3_T1
    inode = getnode('INPUT');  

    # onebit_bool DAG uses 'io1_out_0_0' instead of OUTPUT
    try: onode = getnode('OUTPUT');
    except:
        if DBG: print("# WARNING Using 'io1_out_0_0' as OUTPUT node")
        if DBG>1: getnode('io1_out_0_0').show()
        onode = getnode('io1_out_0_0')

    if DBG>1:
        inode.show()
        onode.show()

    # cgra_info.test_canon2global()

    iwire = inode.input0
    owire = onode.output

    if DBG>1:
        print "# local name for input wire is '%s'" % iwire

    ig = cgra_info.canon2global(iwire)
    og = cgra_info.canon2global(owire)

    if DBG>1: print '# ', iwire, ig
    if DBG>1: print '# ', owire, og

    # Func to print IO comments
    def p(io, t, w, wg):
        # INPUT  tile  0 (0,0) / out_BUS16_S1_T4 / wire_0_0_BUS16_S1_T4
        # OUTPUT tile  0 (0,0) / in_BUS16_S1_T1 / wire_1_0_BUS16_S3_T1
        (r,c) = cgra_info.tileno2rc(t)
        wc    = cgra_info.canon2cgra(w)
        print '# %-6s tile %3d (%2d,%2d) / %s / %s' % (io, t, r,c, wc, wg)

    p('INPUT',  inode.tileno, iwire, ig)
    p('OUTPUT', onode.tileno, owire, og)
    # assert False
    exit()


# If input is unconnected, assume it's a "don't care" and set to zero
def connect_dont_cares(operand, opno, DBG=0):
    if operand == False:
        if DBG:
            print("Found unconnected operand bit%d" % opno)
            print("Connecting to constant ZERO")
        return (True, 'const0_0')
    else: return (False, operand)


def print_oplist(DBG=0):
    oplist = range(cgra_info.ntiles())
    for sname in sorted(nodes):
        if is_const(sname): continue
        src = getnode(sname)

        if DBG>2: print ('ist einen lutten das noden "%s"?' % sname)
        if is_lut(sname):
            # FIXME this could be a func someday
            if DBG>2: print('oho so its a lut ye are after')
            # Make sure dont-cares are connected to something (zero)
            (dc,src.bit0) = connect_dont_cares(src.bit0, 0)
            (dc,src.bit1) = connect_dont_cares(src.bit1, 1)
            (dc,src.bit2) = connect_dont_cares(src.bit2, 2)
            if dc:
                if DBG:
                    print("# Fixed dont-care(s) maybe")
                    src.show()

            if (src.bit0 == False) or (src.bit1 == False) or (src.bit2 == False):
                if DBG:
                    print(''); getnode(sname).show(); print('');
                assert src.bit0 != False, "LUT '%s' has no bit0 operand; why?" % sname
                assert src.bit1 != False, "LUT '%s' has no bit1 operand; why?" % sname
                assert src.bit2 != False, "LUT '%s' has no bit2 operand; why?" % sname

            bit0 = optype(src.bit0)
            bit1 = optype(src.bit1)
            bit2 = optype(src.bit2)

            opline = 'T%d_lut%X(%s,%s,%s)' % (src.tileno, src.lut_value, bit0, bit1, bit2)
            opcomm = '# %s' % sname
            oplist[src.tileno] = '%-26s %s' % (opline,opcomm)

            if DBG: pwhere(556, 'what to load lut with??  instead of LUTX??')
            if DBG: pwhere(557, 'duh...how about 0x%x?' % src.lut_value)
            lv = src.lut_value
            assert (lv > 0) and (lv < 0x100),\
                   "That there LUT value 0x%x don't look so good" % lv

        elif is_pe(sname):
            addmul = sname[0:3] # 'add' or 'mul'



            # TRICKY! Node 'ult_152_147_153_uge_PE' is NOT a ult; its a uge :o
            if re.search(r'^ult.*_uge_PE$', sname): addmul = 'uge'

            # ...I assume the converse will also be true...?
            if re.search(r'^ugt.*_ule_PE$', sname): addmul = 'ule'




            if (src.input0 == False) or (src.input1 == False):
                print('');
                getnode(sname).show()
                print('');
                assert src.input0 != False, "PE op '%s' has no op1; why?" % sname
                assert src.input1 != False, "PE op '%s' has no op2; why?" % sname

            op1 = optype(src.input0)
            op2 = optype(src.input1)
            opline = 'T%d_%s(%s,%s)' % (src.tileno, addmul, op1, op2)
            opcomm = '# %s' % sname
            oplist[src.tileno] = '%-26s %s' % (opline,opcomm)

    # Print in tile order, 0 to 'ntiles'
    for i in range(cgra_info.ntiles()):
        if oplist[i] != i: print oplist[i]

    print ''

    # FIXME should be separate print_wenlist()
    print "# LUT tiles for wen_lut's", WEN_LUT_LIST
    for i in WEN_LUT_LIST: print "T%d_lutFF(const0,const0,const0)" % i
    print ''

def print_memlist():
    # E.g. prints
    #     'T3_mem_64    # mem_1 fifo_depth=64'
    #     'T17_mem_64   # mem_2 fifo_depth=64'
    memlist = range(cgra_info.ntiles())
    for sname in sorted(nodes):
        if is_const(sname): continue
        src = getnode(sname)
        if is_mem(sname):
            opline = 'T%d_mem_%d' % (src.tileno, src.fifo_depth)
            opcomm = '# %s fifo_depth=%d' % (sname, src.fifo_depth)
            memlist[src.tileno] = '%-12s %s' % (opline,opcomm)

    # Print in tile order, 0 to 'ntiles'
    for i in range(cgra_info.ntiles()):
        if memlist[i] != i: print memlist[i]

    print ''


def optype(input):
    '''
    Where input is one of e.g. 'T32_op1', 'const32_32'
    and where 'T32_op1' may or may not be in REGISTERS list.
    Return 'reg', 'wire' or name of const e.g. 'const0_0'
    '''
    if is_const(input):                return input
    elif re.search('op.\(r\)', input): return 'reg'
    elif input in REGISTERS:           return 'reg'
    else:                              return 'wire'

def mark_regs(c):
    '''
    if e.g. c=="T0_in_s2t0 -> T0_out_s0t0" and "T0_out_s0t0" is a register,
    mark it with an r e.g. return "T0_in_s2t0 -> T0_out_s0t0_R"
    '''
    rhs = re.search('(\S+)$', c).group(1)
    # print c,rhs
    # if rhs in REGISTERS: c = c+ '_R'
    if rhs in REGISTERS: c = c+ ' (r)'
    return c



def notes():
    print "Read the dotfile input make make a list of dests for each node"
    print "Process all the constants"
    print "Process all the reg->pe pairs"
    print "Process all node->regall groups"
    print "  -> out[node] = (list of regs), combined[reg] = node"
    print "Start with INPUT node"
    print "  if pe in dests: combine pe into input tile, mark it processed"
    print "    -> pe (and optional input reg) will get assigned a tile,"
    print "       indicating that they have been processed."
    print "  elif reg-pe combo in dests:"
    print "    combine pe into input tile, mark it processed"
    print "  else no combinings"
    print "  foreach remaining dest d:"
    print "    if pe: assign a nearby tile; recurse on dests (RD)"
    print "    elif mem: assign a nearby tile; recurse on dests (RD)"
    print "    elif unprocessed reg: "
    print "      # all combinings have been done, yes? maybe not quite..."
    print "      assign a nearby tile"
    print "      if all dests are unassigned regs, assign a double reg"
    print "      recurse on dests"
    print "    elif processed reg: "
    print "      recurse on dests"


def test_connect_tiles():
    cgra_filename = get_default_cgra_info_filename()
    cgra_info.read_cgra_info(cgra_filename)
    connect_tiles.test_ctsr()
    connect_tiles.test_ctsc()



# Maybe this should be part of cgra library, yes?
def get_default_cgra_info_filename():
    return cgra_info.get_default_cgra_info_filename()


def base_nodename(nodename):
    # Strip off in/out info e.g. 'bitor_154_155_156_lut_bitPE.in0' =>
    #                            'bitor_154_155_156_lut_bitPE'
    return re.sub('\.in[0-9]$', '', nodename)

def addnode(nodename):
    global nodes
    nodename = base_nodename(nodename)
    if not nodename in nodes: nodes[nodename] = Node(nodename)
        
def getnode(nodename):
    bn = base_nodename(nodename)
    return nodes[bn]

class Node:
    def __init__(self, nodename):
        self.name       = nodename
        self.tileno     = -1 # Because 0 is a valid tile number, see?
        self.fifo_depth = -1
        self.lut_value  = -1
        self.wen_lut    = False

        # input/output EXAMPLES (FIXME needs update)
        #            input0/1         output
        # regpe      op1             'alu_3_2' (unplaced)
        # regpe      T0_op1          'alu_3_2' (placed)

        # regreg     T0_out_s0t0     'reg_2_4'
        # mem        T3_mem_in       T3_mem_out
        # pe         T0_op[12]       T0_pe_out
        # regsolo    T0_out_s0t0     T1_in_s2t0
        self.input0 = False  # E.g. T0_out_s0t0 or 'add_x_y'
        self.input1 = False
        
        # one-bit inputs (lut)
        self.bit0   = False
        self.bit1   = False
        self.bit2   = False

        self.output = False

        self.dests = []
        self.placed = False
        self.route  = {}   # E.g. route['INPUT'] = [T0_in_s0t0, 'T0_op1']

        # self.routed = {}   # E.g. routed['INPUT'] = True
        # Use self.is_routed() instead (see below)

        self.net = []
        # self.processed = False

    def tiletype(self):
        if self.name[0:3] == 'mem': return 'mem'
        else:                       return 'pe'

    def addop(self, operand):
        assert type(operand) == str
        # FIXME Cut out the commutative crapS!
        if not self.input0:
            self.input0 = operand; return "op1"
        elif not self.input1:
            self.input1 = operand; return "op2"
        else:
            print "ERROR my dance card she is full"
            return False

    def show(self):
        print "node='%s'" % self.name        

        type = 'idunno'
        if is_regsolo(self.name): type='regsolo'
        elif is_regop(self.name): type = 'regop'
        elif is_regreg(self.name): type = 'regreg'
        # also: is_{const,mem,reg,pe,io}
        # FIXME add the other types, make it a separate func
        print "  type='%s'" % type
        print "  ----"
        print "  tileno= %s" % self.tileno
        print "  input0='%s'" % self.input0
        print "  input1='%s'" % self.input1

        # one-bit inputs (lut)
        print "  bit0='%s'"   % self.bit0
        print "  bit1='%s'"   % self.bit1
        print "  bit2='%s'"   % self.bit2

        print "  output='%s'" % self.output
        print "  ----"
        if self.wen_lut: print "  wen_lut=%s" % str(self.wen_lut)
        print "  placed= %s" % self.placed # FIXME needed/used?
        print "  dests=%s" % self.dests
        # print "  route=%s" % self.route
        prettyprint_dict("  route ", self.route)
        print "  net= %s" % self.net

        if self.fifo_depth != -1: print "  fifo_depth= %d" % self.fifo_depth
        if self.lut_value  != -1: print "  lut_value= 0x%x" % self.lut_value

        print ''

    def is_placed(self): return self.tileno != -1
    def is_routed(self,dest_name):
        return self.route[dest_name] != []

    def is_avail(self, rname, DBG=0):
        '''
        Resource rname in tile T is avail
        if it is free and/or if it is already in mynet.
        rname should be of the form 'T%d_something'
        '''
        # rname must have embedded tileno, e.g. 'T1_in_s3t2' or 'T5_mem_out'
        (tileno,r) = parse_resource(rname)

        if DBG>2: pwhere(386)
        if DBG>2: print "Looking for '%s' in %s" % (r, self.net)

        # E.g. resources[T] = ['in_s0t0', 'in_s0t1', ...
        # Can't use a register unless we're specifically looking for a register
        if rname in REGISTERS:
            assert rname not in resources[tileno],\
                   "'%s' is a register: should not be in resources list!"
            # But it CAN be in the net list maybe...?
            print "'%s' not avail to '%s' b/c its a register" % (r, self.name)
            return False
            # assert r not in self.net, "'%s' is a register: should not be part of net list!"

        if DBG>2: print "Looking for '%s' in %s" % (rname, self.net)
        if DBG>2: print "is_avail: looking for '%s' in '%s' nodenet" \
              % (rname, self.name)
        if rname in self.net:
            # print "       %-11s available in '%s' nodenet" \'] % (rname, self.name)
            return True

        if DBG>2: print "is_avail: looking for '%s' in tile %d resources %s" \
              % (rname, tileno, resources[tileno])
        if rname in resources[tileno]:
            # print "       %-11s is in free list for tile %d" % (rname, tileno)
            return True

        else:
            print "  %-11s is not available to node '%s'" % (rname, self.name)
            return False

    def place(self,tileno,input,output,DBG=0):
        '''
        Place node "name" in tile "tileno"
        with input 'input' and output 'output'
        where e.g. 'input'  = 'T2_op1'    or 'T1_out_s0t1'
        where e.g. 'output' = 'T2_pe_out' or 'T2_in_s2t1'
        '''
        name = self.name

        # Originally, input=False was a sign that wire can connect to
        # any available input.  But we don't do that no more.
        assert input != False, 'we dont do that no more'

        if   is_pe(name):
            assert re.search('(op[12])|(bit[012])',     input),\
                   '\n\n\ninput should be "op1/2 or bit0/1/2", is actually '+input
            assert re.search('pe_out$',  output)

        elif is_mem(name):
            assert re.search('mem_in$',  input)
            assert re.search('mem_out$', output)


        if self.placed:
            print "#   WARNING %s already placed at %s" % (name, self.input0)
            # assert False, "ERROR %s already placed at %s" % (name, self.input0)
            print "#   It's okay, probably an alu with two inputs"

        self.tileno = tileno

        # self.input0  = input
        # FIXME this is maybe not great...
        if input:
            if DBG: print('placing input "%s" in tile %d' % (input, int(tileno)))

            if   re.search('op1', input): self.input0 = input
            elif re.search('op2', input): self.input1 = input

            elif re.search('bit0', input): self.bit0 = input
            elif re.search('bit1', input): self.bit1 = input
            elif re.search('bit2', input): self.bit2 = input

            else:
                # Face it dude some tiles (INPUT, io1_out) have wires for inputs
                assert not is_pe(self.name), input
                self.input0 = input

        # If dest exists and says 'bitPE.in' then it has buswidth 1 instead of default 16
        # dests=['bitmux_157_157_149_lut_bitPE.in0', 'bitxor_149_151_155_lut_bitPE.in0']
        if (len(self.dests) > 0) and is_bitnode(self.dests[0]): buswidth = 1
        else: buswidth = 16

        # if (self.buswidth == 1) and (output[-3:] == "out"):
        if (buswidth == 1) and (output[-3:] == "out"):
            if DBG>1: print("output was '%s'" % output)
            output = output + 'b'
            if DBG>1: print("output now '%s'" % output)
            # assert False

        self.output = output
        self.placed = True

        # output is in our net, but input is not.  right?
        self.net.append(output) # right?  RIGHT???

        if DBG: print "# 818 Placed '%s' in tile %d at location '%s'" \
           % (name, tileno, input)

        if re.search(r'in[0-9]$', name): assert False, 'oops'

        return

    # Placing the node does not remove its resources from the tile;
    # that's a job for the router, yes?

#     (itile,dummy) = parse_resource( input)
#     (otile,dummy) = parse_resource(output)
#     assert itile == tileno
#     if DBG and (otile != itile): print \
#        "# node's output is in a different tile; must be a register."
# 
#     print otile,tileno,output,input
# 
#     # Placing the node does not remove its resources from the tile;
#     # that's a job for the router, yes?
#     print itile, resources[itile].bus
#     assert input in resources[itile],\
#            "ERROR tile %d has no available resource '%s'" % (tileno,input)
#     resources[itile].remove(input)
# 
# 
#     assert output in resources[otile],\
#            "ERROR tile %d has no available resource '%s'" % (tileno,output)
# 
#     print otile,tileno,output
# 
#     # note input==output for INPUT node only (bug?  feature?)
#     if input == output:
#         assert tileno == INPUT_TILENO, 'input should not equal outpu!?'
#     else:
#         resources[otile].remove(output)

    def connect(self,a,b,T=-1,DBG=1):
        '''
        In tile T, connect a to b if possible.
        a and b may or may not have embedded tile info.
        Both must be resources available to self.
        If can connect, return connection(s) necessary.
        Else return FALSE i guess.
        '''
        DBG = max(0,DBG)
        if a[0] == 'T': T = int(re.search('^T(\d+)', a).group(1))
        if b[0] == 'T': T = int(re.search('^T(\d+)', b).group(1))

        # Canonicalize a,b to have embedded tile info e.g. 'T<t>_resource'
        if a[0] != 'T': a = "T%d_%s" % (T,a)
        if b[0] != 'T': b = "T%d_%s" % (T,b)

        if DBG>1: print ''
        if DBG>1: print "looking to connect '%s' and '%s'" % (a,b)

        if not self.is_avail(a):
            if DBG>1: print "'%s' not avail to tile %d" % (a,T)
            return False
        if not self.is_avail(b):
            if DBG>1: print "'%s' not avail to tile %d" % (b,T)
            return False

        # Valid combinations:       a               b
        #                     pe_out|mem_out      out_.*
        #                          in.*           out_.*
        #                          in.*      {mem_in,op1,op2}   

        ####################################################################
        ####################################################################
        ####################################################################
        # BOOKMARK1 wrap the rest of this func as a separate func connect_within_tile2(T, a, b)
        # that can be called independently

        if DBG>1: print "       Looks like both are available to '%s' (%s)\n" % (self.name, where(451))
        #         print "       Ask cgra: can '%s' connect to '%s'? (%s)" % (a,b,where(457))
        if cgra_info.connect_within_tile(T, a, b, max(0,DBG-1)):
            if DBG: print '     YES'
            return ['%s -> %s' % (a,b)]
        else:
            if DBG: print "     NO"


        if b[-1] == 'b' and a[-1] != 'b':
            print "OOPS SOOOOO looks like we tried to connect bit and non-bit wires4"
            assert False

        print("     Cannot connect '%s' to '%s' directly.  BUT" % (a,b))
        print("     maybe can connect through intermediary?")
        # sys.stdout.flush(); traceback.print_stack(); sys.stderr.flush()
        # FIXME too many intermediaries?
        pwhere(469)
    
        # FIXME FIXME spaghetti code from here on down... :(
        # Try to salvage it; e.g. if dest is 'op1' then
        # 'reachable' list can contain 'out' wires; if
        # one of the reachable wires can connect to 'op1'
        # then return both paths
        #
        # To test:
        # - data0 (op1) can only connect to side 2;
        # - try and connect (in_s3t0) to op1 in tile 0

        # It only works when dest is op1 or op2 or mem_in, i think

        # FIXME too many intermediaries?
        if not re.search('(op[12]|bit[012]|mem_in)', b):
            print "     Nope wrong kind of wire for intermediary..."

            # Cannot connect 'T36_in_s5t0' to 'T36_out_s0t0' directly.  BUT
            print "     BUT! Mabye it's this special case with the memory tile"
            
            # if top/bottom, then corenerconn() turns
            # this:      ('T36_in_s5t0', T36_out_s0t0')
            # into this: ['T36_in_s5t0 -> T36_out_s7t0', 'T36_in_s1t0 -> T36_out_s0t0']
            path = CT.find_cornerconn(a,b)
            if len(path) == 2:
                print "     Connecting top and bottom:", path; return path
            else:
                print "     No dice.";                         return False


        print "maybe can connect '%s' to '%s' through an intermediary"\
              % (a,b)
        
        # a_cgra = to_cgra(a, DBG-1)
        # aprime = a_cgra
        (aprime,bprime) = (cgra_info.canon2cgra(a),cgra_info.canon2cgra(b))

        # areach = FO # from just up there
        # areach = cgra_info.fan_out(to_cgra(a), T, DBG=9)
        areach = cgra_info.fan_out(aprime, T, DBG-1)
        print "'%s'/'%s' can a-reach %s" % (a,aprime,areach)

        b_cgra = to_cgra(b, DBG-1)
        # breach = cgra_info.reachable(bprime, T, DBG=1)
        breach = cgra_info.fan_in(to_cgra(b), T, DBG-1)
        print "'%s'/'%s' can be b-reached by %s" % (b,bprime,breach)

        middle = False
        for p in areach:
            print p, breach
            if p in breach:
                print "WHOOP! There it is:", p
                middle = p
                break

        if middle:
            middle_canon = cgra_info.cgra2canon(middle, T)

            # T41_out_s1t0b is not available to node 'bitnot_156_lut_bitPE'
            if not self.is_avail(middle_canon):
                if DBG: print "Oops middle node is occupied; we will have to try again"
                # assert self.is_avail(middle_canon)
                return False

            print "Found double connection QUICKLY."
            p1 = '%s -> %s' % (a, middle_canon)
            p2 = '%s -> %s' % (middle_canon, b)
            pmiddle = [p1,p2]

            print "Found double connection.  What a day!"
            print "Remember quickfind was", middle, pmiddle
            return pmiddle

        else:
            print "NO MIDDLE"
            print "no good"
            return False

        ####################################################################
        ####################################################################
        ####################################################################
            

def addT(tileno, r):
    '''Embed tileno in resource 'r' e.g. "mem_out" => "T3_mem_out"'''
    return 'T' + str(tileno) + '_' + r

# FIXME/TODO use CT.parse_resource(r) instead
def parse_resource(r):
    '''
    resource must be of the form "T0_in_s0t0" or "T3_mem_out"
    returns tileno+remains e.g. parse_resource("T0_in_s0t0") = (0, "in_s0t0")
    4/2018 now also works for e.g. "T0_in_s0t0b"
    '''
    return cgra_info.parse_resource(r)



def prettyprint_dict(dictname, dict):
    # So dumb.  But pretty maybe?
    maxlen = 0
    for d in sorted(dict):
        maxlen = max(maxlen, len(str([d])))
    fmt = "%%s%%-%ds = %%s" % maxlen
    for d in sorted(dict):
        # print "%s%-20s = %s" % (dictname, [d], dict[d])
        print fmt % (dictname, [d], dict[d])
    

# def reachable(a,b):
#     # Will use cgra_info.reachable(), but first have to rewrite some things
#     # E.g. 'T0_in_s1t2' => 'in_BUS16_S1_T2'
    

def to_cgra(name, DBG=0):
    # Valid names include "T0_in_s0t0","T3_mem_out"
    return cgra_info.canon2cgra(name, DBG)

# FIXME oh poots just DELETEME
# def from_cgra(name, tileno, DBG=0):
#     return cgra_info.cgra2canon(name, tileno, DBG)

# FIXME oh poots just DELETEME
# def parse_cgra_wirename(w, DBG=0):
#     return cgra_info.parse_cgra_wirename(w, DBG)

# List of output ports being used as registers
REGISTERS = []

# FIXME do the thing with the globals and the init-globals...
nodes = {}
def build_nodes(DBG=0):
    # Build a global data structure from the dot file e.g.
    #
    #   "INPUT" -> "lb_p4_clamped_stencil_update_stream$mem_1$cgramem";
    #   "INPUT" -> "lb_p4_clamped_stencil_update_stream$reg_0_1";
    #   "INPUT" -> "mul_49119_492_PE";
    #
    # becomes
    #
    #   node["INPUT"].dests = ["mem_1" "reg_0_1", "mul_49119_492_PE"]

    global nodes; nodes = {}

    # filename = 'examples/build.171027/pointwise_mapped.dot'
    filename = dot_filename

    input_lines = []
    if DBG: print filename
    inputstream = open(filename);
    for line in inputstream: input_lines.append(line)
    inputstream.close()

    # for line in sys.stdin:
    for line in input_lines:
        line = line.strip()
        build_node(nodes, line, DBG)

    if DBG:
        print ''
        print "Found nodes and destinations:"
        for n in sorted(nodes): print "  %-20s %s" % (n, getnode(n).dests)
        print ""


def build_node(nodes, line, DBG=0):
    # Rewrite to simplify
    # e.g. "INPUT" -> "lb_p4_clamped_stencil_update_stream$mem_1$cgramem"; # fifo_depth 64
    # =>   "INPUT" -> "mem_1"; # fifo_depth 64

    line = re.sub('lb_p4_clamped_stencil_update_stream\$', "", line)
    line = re.sub("\$cgramem", "", line)
    if DBG>1: pwhere(978, "# Building node for input line '%s'" % line)

    parse = re.search('["]([^"]+)["][^"]+["]([^"]+)["]', line)
    if not parse:
        if DBG: pwhere(995, "# Could/did not parse input line '%s'" % line)
        return

    lhs = parse.group(1); rhs = parse.group(2)
    if DBG>1: print "# Found lhs/rhs", lhs, rhs, "\n";

    addnode(rhs);

    if lhs == 'wen_lut':
        if DBG: pwhere(1013, "# WARNING no longer ignoring wen_lut\n")

        # assert rhs[0:3] == 'mem', 'oops why does wen_lut not connect to a mem tile!?'
        assert   is_memnode(rhs),   'oops why does wen_lut not connect to a mem tile!?'

        getnode(rhs).wen_lut = 'needs_wenlut'
        getnode(rhs).show()
        return

    addnode(lhs)

    getnode(lhs).dests.append(rhs)
    # print getnode(rhs).dests

    # Uhhhh...look for and process fifo_depth comments
    process_fifo_depth_comments(rhs,line,DBG)

    # Uhhhh...look for and process lut_value comments
    process_lut_value_comments(lhs,line,max(0,DBG-1))


def process_lut_value_comments(lhs, line, DBG=0):
    '''
    Look for something like rhs="mem_1" and line=
        "bitand_3_1_4_lut_bitPE" -> "bitor_4_5_6_lut_bitPE.in0"; # lut_value 0x88
    and add lut_value to lhs node info
    '''
    #assert False, 'Uhhhh...look for and process lut_value comments'
    parse =  re.search('lut_value\s+0x(..)$', line)
    if not parse:
        return
    else:
        if DBG: pwhere(1019, "# Found a lut_value comment to process:")
        if DBG: pwhere(1158, "# %s" % line)
        lut_value = parse.group(1)
        getnode(lhs).lut_value = int(lut_value,16)
        if DBG: getnode(lhs).show()


def process_fifo_depth_comments(rhs, line, DBG=0):
    '''
    Look for something like rhs="mem_1" and line=
        "INPUT" -> "mem_1"; # fifo_depth 64
    and add fifo_depth to "mem_1" node info
    '''
    parse =  re.search('fifo_depth\s+(\d+)$', line)
    if not parse:
        return
    else:
        if DBG: pwhere(1019, "# Found a fifo_depth comment to process")
        errmsg='''

ERROR rhs[0:3] should be mem tile but rhs is actually:
ERROR  "%s"

''' % rhs

        # assert rhs[0:3] == 'mem', 'oops dunno what mem to config fifo_depth'
        # assert rhs[0:3] == 'mem', errmsg
        assert is_memnode(rhs),     errmsg

        fifo_depth = parse.group(1)
        getnode(rhs).fifo_depth = int(fifo_depth)
        # print "\n666foo", rhs, line; getnode(rhs).show()


def initialize_routes():
    for nodename in nodes:
        n = getnode(nodename)
        for d in n.dests:
            n.route[d] = []
            # n.routed[d] = False



# # Could also be a simple list resources[n]
# class Tile:
#     # Enumerate the tile resources
#     def __init__(self,tileno):
#         self.tileno = tileno
#         self.resources = []
#         for dir in ['in','out']:
#             for side in range(4):
#                 for track in range(5):
#                     port = "%s_s%dt%d" % (dir,side,track)
#                     self.resources.append(port)
#         # print self.resources
# 
# global tiles
# def init_tiles_old(DBG=0):
#     ntiles = cgra_info.ntiles()
# 
#     tiles = range(ntiles)
# 
#     for i in range(len(tiles)):
#         tiles[i] = Tile(i)
# 
#     if DBG: print "Initialized %d tiles" % ntiles
# 
#     # print ntiles
#     # print tiles
#     # print tiles[0]


def build_resource_list(tileno, suffix, DBG=0):

    i = tileno
    resources = []
    for dir in ['in','out']:
        # for side in range(4):
        nsides = 4
        if  is_mem_tile(i): nsides = 8
        for side in range(nsides):
            for track in range(5):
                port = "T%d_%s_s%dt%d%s" % (i, dir,side,track,suffix)
                resources.append(port)

    # Tile-specific resources
    pfx = 'T' + str(i) + '_'
    if suffix == '':
        # BUS16 resources
        if  is_mem_tile(i):
            resources.extend([pfx+'mem_in',pfx+'mem_out'])
        elif is_pe_tile(i):
            resources.extend([pfx+'op1',pfx+'op2',pfx+'pe_out'])
    else:
        # BUS1 resources
        if  is_mem_tile(i):
            resources.extend([pfx+'wen'])
        elif is_pe_tile(i):
            # Note bit[012] maps to in[012] repsectively
            resources.extend([pfx+'bit0',pfx+'bit1',pfx+'bit2',pfx+'pe_outb'])
    return resources


def show_resources(tileno):
    print('['),
    i = 0
    for s in resources[tileno]:
        if re.search('(t0)|(op1)|(bit0)|(mem_in)|(wen)', s): print ''
        print('%-14s' % s),
        i = i + 1
    if (i%4 == 0): print ''
    print(']')


def init_tile_resources(DBG=0):
    '''E.g. resources[0] = ['in_s0t0', 'in_s0t1', ... 'out_s3t3', 'out_s3t4']'''
    global resources

    ntiles = cgra_info.ntiles()
    resources = range(ntiles)
    printed_pe = False; printed_mem = False
    for tileno in range(ntiles):
        valid = is_pe_tile(tileno) or is_mem_tile(tileno)
        if not valid: continue

        resources_bus = build_resource_list(tileno, '')  # BUS16
        resources_bit = build_resource_list(tileno, 'b') # BUS1
        resources[tileno] = resources_bus + resources_bit

        if (not printed_pe) and is_pe_tile(tileno):
            print 'PE: ', ; show_resources(tileno)
            printed_pe = True

        if (not printed_mem) and is_mem_tile(tileno):
            print 'MEM:', ; show_resources(tileno)
            printed_mem = True

    if DBG: print "Initialized %d tiles" % ntiles


# def build_resource_list(tileno, DBG=0):
# 
#         i = tileno
#         resources = []
#         for dir in ['in','out']:
#             # for side in range(4):
#             nsides = 4
#             if  is_mem_tile(i): nsides = 8
#             for side in range(nsides):
#                 for track in range(5):
#                     port = "T%d_%s_s%dt%d" % (i, dir,side,track)
#                     resources.append(port)
# 
#         # Tile-specific resources
#         pfx = 'T' + str(i) + '_'
#         if  is_mem_tile(i):
#             resources.extend([pfx+'mem_in',pfx+'mem_out'])
#         elif is_pe_tile(i):
#             resources.extend([pfx+'op1',pfx+'op2',pfx+'pe_out'])
# 
#         return resources



# def is_pe_tile(tileno):  return re.search("^pe",  cgra_info.tiletype(tileno))
# def is_mem_tile(tileno): return re.search("^mem", cgra_info.tiletype(tileno))

def is_pe_tile(tileno):  return cgra_info.mem_or_pe(tileno) == 'pe'
def is_mem_tile(tileno): return cgra_info.mem_or_pe(tileno) == 'mem'

def is_bitnode(nodename):
    # E.g. 'bitmux_157_157_149_lut_bitPE.in0' or 'io1_out_0_0'
    if   nodename.find('bitPE.in') >= 0: return True
    elif nodename.find('io1')      == 0: return True # e.g. 'io1_out_0_0'
    else: return False

def is_memnode(nodename):
    # old style mem node must start with 'mem"
    if nodename[0:3] == 'mem': return True

    # new style mem node contains '$lbmem' maybe?
    return (nodename.find('$lbmem') > 0)


def initialize_node_INPUT():
    input  = INPUT_WIRE_T
    output = INPUT_WIRE_T
    tileno = INPUT_TILENO

    # Place 'name' in tile 'tileno' at location 'src'
    getnode('INPUT').place(tileno, input, output)


    # Really?
    # assert INPUT.name == 'INPUT'
    # assert INPUT.input0 == False
    # assert INPUT.input1 == False
    # assert INPUT.routed == False

def is_const(nodename):  return nodename.find('const') == 0
def is_reg(nodename):

    # old
    if nodename.find('reg') == 0: return True

    # new "lb_padded_2_stencil_update_stream$lb1d_0$reg_1"
    return nodename.find('$reg') > 0


def is_mem(nodename):
    # return nodename.find('mem') == 0
    return is_memnode(nodename)


def is_pe(nodename):
    return (nodename) and (\
        (nodename.find('add') == 0) or \
        (nodename.find('mul') == 0) or \
        (nodename.find('PE') >= 0) \
         )
def is_io(nodename):
    print "is it a io?"
    nodename="OUTPUT"
    print nodename
    print (re.search("(aaa)|(OUTPUT)", nodename) == True)
    return \
           (nodename != None) and \
           (re.search("(INPUT)|(OUTPUT)|(io1_out_0_0)", nodename) != None)

def is_lut(nodename):
    '''E.g. "bitand_153_151_154_lut_bitPE" is a lut'''
    return (nodename) and (nodename.find('lut_bitPE') >= 0)


def dstports(name,tile,DBG=0):
    # 'dstports' is what you need to connect to to get the indicated node, yes?
    # E.g. for pe it's op1 AND op2; for mem it's 'mem_in'
    # for regsolo it's every outport in the tile
    # for regpe it's op1 or op2
    def T(port): return 'T%d_%s' % (tile,port)

    if is_mem(name):  p = [T('mem_in')]
    elif is_pe(name):
        if is_commutative(name):
            p = []
            # FIXME note currently no mechanism for commutative bit ops e.g. AND, OR
            if getnode(name).input0 == False: p.append(T('op1'))
            if getnode(name).input1 == False: p.append(T('op2'))
            # e.g. p = [T('op1'),T('op2')]
        else:
            p = [find_outport(tile, name)]

    elif is_regop(name): p = [T(getnode(name).input0)]

    elif name == 'io1_out_0_0':
        if is_mem_tile(tile): out_side = 6
        else:                 out_side = 2
        if DBG: pwhere(1395, "One-bit output can only go out on side %s (bottom)" % out_side)

        p = []
        ntracks = 5
        for track in range(ntracks):
            outport = "T%d_out_s%dt%db" % (tile, out_side, track)
            p.append(outport)
    else:
        # 'name' is a register, I guess;
        # so return names of all outports in the tile
        # as possible dest ports
        p = []
        if is_mem_tile(tile): nsides = 8
        else:                 nsides = 4
        for side in range(nsides):
            outport = "T%d_out_s%dt0" % (tile,side)
            p.append(outport)

    # if DBG: print 'found destination ports', p
    return sorted(p)

# Return pe input that contains the register
# e.g. regpe_input('reg_2_3') = 'op1' (unplaced regpe) or
# or   regpe_input('reg_2_3') = 'T6_op1' (placed regpe)
def regpe_input(name): return getnode(name).input0


def test_dstports():
    dstports('mem_1', 8)
    dstports('add_1', 1)
    dstports('mul_1', 1)
    dstports('reg_1', 1)
# test_dstports()


def constant_folding(DBG=0):
    # Combine "const" nodes with their associated PEs

    # Process the constants
    # dests['const16_16'] = ['mul_48716_488_PE']
    global nodes
    for n in nodes:
        if not is_const(n): continue

        k = getnode(n)

        # Constant has only one destination (the PE)
        dest = k.dests
        assert len(dest) == 1

        pe = getnode(k.dests[0])
        assert is_pe(pe.name)

        op = pe.addop(k.name)

        # 'input0' is the integer value of theconstant
        kval = re.search('const(\d+)', k.name).group(1)
        k.input0 = int(kval)

        k.placed = True
        k.tileno = pe.tileno
        o = 'T%d_%s' % (pe.tileno,op)
        k.output = o
        kroute = '%s -> %s' % (k.name, o)
        k.route[pe.name] = [kroute]

        if DBG:
            kstr = '%-14s' % ("'" + k.name + "'")
            pstr = '%-20s' % ("'" + pe.name + "'")
            print "#   Folded %s into %s as %s" % (kstr,pstr,op)
        if DBG>1: pe.show(); print ""

# UNPLACED REGOP REG
# node='reg_2_2'
#   type='regsolo' ***
#   tileno= -1
#   input0='False' ***
#   input1='False'
#   output='False'
#   placed= False
#   dests=['mul_45911_460_PE']
#   route ['mul_45911_460_PE'] = []
#   net= []
# 
# PLACED REGOP REG
# node='reg_2_2'
#   type='regop' ***
#   tileno= -1
#   input0='op1' ***
#   input1='False'
#   output='mul_45911_460_PE'
#   placed= False
#   dests=['mul_45911_460_PE']
#   route ['mul_45911_460_PE'] = ['op1']
#   net= []
# 
# UNPLACED REGOP OP
# node='mul_45911_460_PE'
#   type='idunno'
#   tileno= -1
#   input0='False' ***
#   input1='False'
#   output='False'
#   placed= False
#   dests=['add_457_460_461_PE']
#   route ['add_457_460_461_PE'] = []
#   net= []
# 
# PLACED REGOP OP
# node='mul_45911_460_PE'
#   type='idunno'
#   tileno= -1
#   input0='reg_2_2' ***
#   input1='False'
#   output='False'
#   placed= False
#   dests=['add_457_460_461_PE']
#   route ['add_457_460_461_PE'] = []
#   net= []
# 
def register_folding(DBG=9):
    '''
    Process all the reg->pe pairs
    Mark by setting reg ouput to pe node e.g. 'add_x_y'
    And set input to operand e.g. 'op1'
    Also: set getnode('add_x_y').op1 = regname FIXME do we do this?
    Also: sname->dname route must be non-None !!
    '''

    global nodes
    if DBG: print "# Process all the reg->pe pairs"
    for reg_name in nodes:

        # Only look at nodes that are regs
        # if getnode(n_name).processed: continue
        if not is_reg(reg_name):      continue
        reg = getnode(reg_name)

        # Reg must have ONE dest and dest must be a PE
        if len(reg.dests) != 1: continue
        pe_name = reg.dests[0]
        if not is_pe(pe_name):   continue
        pe = getnode(pe_name)

        # Fold it! By setting output to e.g. "add_x_y"
        # Also set getnode('add_x_y').op1 = regname FIXME do we do this?
        # route [pe, "op1"] means duh obvious right?
        # Also: sname->dname route must be non-None !!
        op = pe.addop(reg_name) # "op1" or "op2"
        reg.input0  = op       # E.g. "op1"
        reg.output = pe_name  # E.g. "add_x_y"
        reg.route[pe_name] = [op]  

        # if DBG: print "Found foldable reg '%s'" % reg_name
        if DBG: print "#   Folded '%s' into pe '%s' as '%s'" % \
           (reg_name,pe_name,op)

        if DBG>1:
            reg.show()
            pe.show()
            print '-----'



# Happens automatically as long as we process non-regop regs LAST (right?)
# def process_input(DBG=1):
#     # INPUT tile is always tile 0
#     # INPUT wire is always wire_m1_1_BUS16_S1_T0 i.e. T0_in_s2t0
# 
#     INPUT = getnode('INPUT')
#     INPUT_dests  = sorted(INPUT.dests)
# 
#     # Look for a reg-pe pair that we can fold into the INPUT tile
#     print "Searching for regop (reg/pe pair) in INPUT dests %s" % INPUT_dests
#     for dname in INPUT_dests:
#         # print dname
#         if is_regop(dname):
#             print "Found a reg pair starting at '%s'" % dname
#             fold_regop_to_input(getnode(INPUT_tileno), d)
#             return
# 
#     if DBG: print "No regpe candidates found for input folding\n"
# 
#     # That failed.
#     # Now, look for a pe that we can foldinto the INPUT tile
# 
#     print "Searching for foldable pe in INPUT dests %s" % INPUT_dests
#     for dname in getnode('INPUT').dests:
#         if is_pe(dname):
#             print "# Found INPUT-connected pe '%s'" % dname
#             fold_input_connected_pe(dname)
#             return
# 
#     if DBG: print "No pe candidates found for input folding\n"
# 
# def fold_regop_to_input(n,d): print 'its not plugged in yet'

def parseT(wirename):
    '''E.g. parseT("T4_in_s2t4") = (4, "in_s2t4")'''
    return cgra_info.parse_resource(wirename)

def getboth(tileno, wirename):
    parse = re.search('^T\d+_(.*)',wirename)
    if parse: wirename = parse.group(1)
    tname = 'T%d_%s' % (tileno,wirename)
    return (wirename,tname)

def stripT(wirename):
    print wirename
    return re.search('^T\d+_(.*)',wirename).group(1)


def add_route(sname, dname, tileno, src_port, dst_port, DBG=1):
    '''
    Within tile "tileno" build connection "src_port -> dst_port"
    Add connection to src node as part of route[dst]
    Add ports to netlist for 'src'
    Port names have the form 'T0_in_s1t1'
    '''

    if dst_port == 'choose_op':
        # Must choose port indicated by name
        # I.e. foo.in0,in1 must connect to op1, op2 respectively (that's right)
        # (FIXME could make exception for commutative ops I spose)
        parse = re.search('\.in([0-9])$', dname)
        if not parse: assert False, 'oof what now'
        which_in = int(parse.group(1));
        op = 'op%d' % (which_in + 1)
        dst_port = "T%d_%s" % (getnode(dname).tileno, op)
        if DBG: print "# I must connect '%s' to '%s' (%s)" % (sname, dname, op)
            
    # Can't route unplaced nodes, right?
    assert getnode(sname).placed == True
    assert getnode(dname).placed == True

    # Build the port-to-port connection
    connection = "%s -> %s" % (src_port, dst_port)
    if DBG: print "#   Routed ports '%s'" % connection

    # getnode(sname).show()

    # Add the connection to src->dst route list
    getnode(sname).route[dname].append(connection)
    if DBG: print "#   Added connection '%s' to route from '%s' to '%s'" % \
       (connection, sname, dname)
    # getnode(sname).routed[dname] = True
    if DBG: print "#   Now node['%s'].route['%s'] = %s" % \
       (sname,dname,getnode(sname).route[dname])

    # Add the ports to netlist of src node
    getnode(sname).net.extend([src_port, dst_port])
    if DBG: print "#   Added ['%s','%s'] to netlist" % (src_port, dst_port)
    if DBG: print "#   Now node['%s'].net = %s" % (sname,getnode(sname).net)

    if DBG: getnode(sname).show()

# FIXME OH NOOOOOO too many names for the same thing?
# ALSO; shouldn't this be a func in class Node???
def is_regpe(node_name):      return is_regop(node_name)
def is_folded_reg(node_name): return is_regop(node_name)


def is_regop(regname):
    '''
    "regname" is a reg-pair if:
    - regname is the name of a reg node AND
    - regname.input0 is one of 'op1','op2' OR
    - regname.output is a PE node
    '''
    assert type(regname) == str
    if not is_reg(regname): return False

    reg_out = getnode(regname).output # E.g. "op1" or "T2_op1"
    # print reg_src;
                
    if is_pe(reg_out): return True
    else:              return False

def is_regreg(regname):
    '''These dont exist yet (right?)'''
    return False

def is_regsolo(regname):
    assert type(regname) == str
    if not is_reg(regname):  return False
    if is_regop(regname):    return False
    if is_regreg(regname): return False
    return True


def process_nodes(sname, indent='# ', DBG=1):
    '''Place and route each unprocessed destination for nodename'''

    # E.g. 'ult_152_147_153_not_lut_bitPE.in0' => 'ult_152_147_153_not_lut_bitPE'
    parse = re.search('(.*bitPE)\..*', sname)
    if parse:
        oldname = sname
        sname   = parse.group(1)
        s = indent + "  Look for '%s' not '%s'" % (sname, oldname)
        if DBG: print(s)

    # print indent+"Processing node '%s'" % sname
    src = getnode(sname)

    schildren = sorted(src.dests)
    if schildren == []:
        print indent+"  '%s' has no children\n" % src.name
        return

    # Build an ordered list of what to process; pe and mem first, then regs
    # With any luck, regs get a free ride somewhere along the path.
    
    regchilds = []; otherchilds = []
    for dname in sorted(schildren):
        if   is_pe(dname):  otherchilds.append(dname)
        elif is_io(dname):  otherchilds.append(dname)
        elif is_mem(dname): otherchilds.append(dname)
        elif is_regop(dname): otherchilds.append(dname)
        elif is_reg(dname):   regchilds.append(dname)

        # should have been caught by is_io, above
        #elif dname=='OUTPUT': otherchilds.append(dname)

        else:
            print "ERROR What is '%s'?" % dname
            assert False, "ERROR What is '%s'?" % dname

    sorted_schildren = otherchilds + regchilds
    # Place and route all dests

    already_done = []
    if DBG: print indent+"Processing '%s' dests %s" % (sname,sorted_schildren)
    for dname in sorted_schildren:
        was_placed = is_placed(dname)
        was_routed = is_routed(sname,dname)

        # Skip nodes that have already been placed and routed
        # EXCEPT INPUT NODE destinations

        if was_placed and was_routed:

            if sname == 'INPUT':
                # INPUT is a weird special case
                if DBG: print 'INPUT still needs processing'

            # if sname is regop and dname is its dest,
            # - keep processing
            # - use special case in place_and_route to shortcut it
            elif is_regop(sname) and getnode(sname).output == dname:
                if DBG: print indent+'REGOP still needs processing'

            else:
                print indent+"  (already processed '%s')" % dname
                already_done.append(dname)
                continue

        print indent+"  Processing '%s' dest '%s'" % (sname,dname)

        rval = place_and_route(sname,dname,indent+'  ')
        assert rval

        if DBG: pnr_debug_info(was_placed,was_routed,indent,sname,dname)

        # Hmph! Hmph! Another special case!
        # If placed tile is a mem tile, look for an associated wen_lut
        check_for_wen_lut(sname,dname,DBG)

        # Do this as a separate pass for breadth-first...
        # process_nodes(dname, indent+'    ')

    # Recursively process each dest

    for dname in sorted_schildren:
        if dname in already_done: continue

        # basename => search for 'bitor_154_bitPE' not 'bitor_154_bitPE.in1'
        dname = base_nodename(dname)
        process_nodes(dname, indent+'    ')


def pnr_debug_info(was_placed,was_routed,indent,sname,dname):

        dnode = getnode(dname)
        if was_placed:
            print indent+"  ('%s' was already placed in tile %d)" \
                  % (dname, dnode.tileno)
        else:
            # was not placed before but is placed now
            assert is_placed(dname)

            # FIXME is it not possible that e.g. bit0 is placed but not bit1??
            if is_lut(dname): (t,loc) = (dnode.tileno,dnode.bit0)
            else:             (t,loc) = (dnode.tileno,dnode.input0)

            print indent+"  1679 Placed '%s' in tile %d at location '%s'" \
                  % (dname, t, loc)

        if was_routed:
            # was not placed before but is placed now
            assert is_routed(sname,dname)
            print indent+"  ('%s' was already routed)" % dname
        else:
            # (tileno,resource) = (getnode(dname).tileno, getnode(dname).input0)
            # print indent+"  Placed '%s' at tile %d port '%s'" % (dname,tileno,resource)
            # print indent+"  Routed '%s -> %s'" % (sname,dname)
            print indent+"  Routed %s" % getnode(sname).route[dname]
            print indent+"  Now node['%s'].net = %s" % (sname,getnode(sname).net)
                                               
        print ""
        
        # dchildren = sorted(getnode(dname).dests)
        # if dchildren == []:
        #     print indent+"  Dest '%s' has no children" % dname
        # else:
        #     print indent+"  Processed dest '%s'; now process children %s" % \
        #           (dname, dchildren)

def place_and_route(sname,dname,indent='# ',DBG=0):

    global REGISTERS

    if is_routed(sname,dname):
        DBG=1
        if DBG: print indent+"huh already been done"
        return True

    if DBG: print indent+"PNR '%s' -> '%s'" % (sname,dname)

    # Source should already be placed, yes?
    if not is_placed(sname):
        pwhere(1709, "ERROR 1709 '%s' has not been placed yet?" % sname)
        assert is_placed(sname)

    # Apparently...if src is INPUT node and dest is an unallocated PE,
    # we'll put the PE in same tile with INPUT.
    # Note what if it's a reg-folded PE?

       # and ('T0_pe_out' in resources[INPUT_TILENO])
    global INPUT_OCCUPIED
    if sname=='INPUT' \
       and is_pe(dname) \
       and (INPUT_TILE_PE_OUT in resources[INPUT_TILENO])\
       and not INPUT_OCCUPIED:
        place_pe_in_input_tile(dname)
        INPUT_OCCUPIED = True
        return True

       # and ('T0_pe_out' in resources[INPUT_TILENO])\
    if sname=='INPUT' \
       and is_folded_reg(dname) \
       and (INPUT_TILE_PE_OUT in resources[INPUT_TILENO])\
       and not INPUT_OCCUPIED:
        place_folded_reg_in_input_tile(dname)
        # assert False, "TODO put reg-pe folded pair in INPUT tile :("
        INPUT_OCCUPIED = True
        return True

    # Does destination have a home?  YES, see above
    if True:
        #FIXME wtf with the 'if true' jazz

        DBG=1
        if DBG: print indent+"No route to '%s'" % dname

        # Removed 3/2018
        # if dname=='OUTPUT':
        #     process_output(sname,dname)
        #     return True

        # Get nearest tile compatible with target node 'dname'
        # "Nearest" means closest to input tile (NW corner)
        # dtileno = get_nearest_tile(sname, dname)

        if dname == "OUTPUT":
            dtileno = OUTPUT_TILENO

        elif dname == "io1_out_0_0":
            dtileno = OUTPUT_TILENO_onebit



        elif not is_placed(dname):
            dtileno = get_nearest_tile(sname, dname)
        else:
            dtileno = getnode(dname).tileno
            print "Actually it does have a home already, in tile %d" % dtileno
            if dtileno in packer.EXCEPTIONS:
                print "exceptions = ", packer.EXCEPTIONS
                pwhere(1586, "OOPS Already tried and failed to reach T%d oh nooooo" % dtileno)
                assert False, "Out of options"

        # FIXME will need an 'undo' for order[] list if dtileno ends up not used

        # print 'dtileno/nearest is %d' % dtileno
        if DBG:
            if dname == "OUTPUT":
                pwhere(1567, 'Connecting to OUTPUT tile %d\n' % dtileno)

            elif dname == "io1_out_0_0":
                pwhere(1657, 'Connecting to one-bit OUTPUT tile %d\n' % dtileno)

            else:
                pwhere(1114, 'Nearest available tile is %d\n' % dtileno)

        # If node is pe or mem, can try multiple tracks

        # (For now at least) output must be track 0
        if   dname == "OUTPUT":      trackrange = [0]
        elif dname == "io1_out_0_0": trackrange = [0]
        elif is_mem(sname): trackrange = range(5)
        elif is_pe(sname):  trackrange = range(5)
        else: trackrange = [0]

        for track in trackrange:
            path = find_best_path(sname, dname, dtileno, track, DBG=1)
            if path: break
            if track != trackrange[-1]:
                pwhere(1607, "could not find path on track %d, try track %d" % (track, track+1))
                pwhere(1608, "trackrange = %s" % trackrange)

        if not path:
            if (dname == "OUTPUT") or (dname == "io1_out_0_0"):
                print "Cannot find our way to OUTPUT, looks like we're screwed :("
                assert False, "Cannot find our way to OUTPUT, looks like we're screwed :("

            pwhere(1489, 'Tile %d no good; undo and try again:' % dtileno)
            packer.unallocate(dtileno, DBG=0)

            if dtileno in packer.EXCEPTIONS:
                print "exceptions = ", packer.EXCEPTIONS
                pwhere(1614, "OOPS Already tried and failed oh nooooo")
                assert False, "Out of options"

            packer.EXCEPTIONS.append(dtileno)
            rval = place_and_route(sname,dname,indent='# ',DBG=0)

            # Restore EXCEPTIONS, return final result.
            packer.EXCEPTIONS = []
            return rval

        print "# Having found the final path,"
        print "# 1. place dname in dtileno"
        print '# 1a. If regsolo, add name to REGISTERS for later'
        print "# 1b. If regop, place (but don't route) assoc. pe"
        print "# 2. Add the connection to src->dst route list"
        print "# 3. add all the path ports to the src net"
        print "# 4. Remove path resources from the free list"
        print ""

        print 999999999, dtileno
        # if dtileno == 15: print 666
        print "# 1. place dname in dtileno"
        d_in = CT.allports(path)[-1]

        if   is_pe(dname):
            # Connect endpoint to pe_out
            d_out = addT(dtileno,'pe_out')

        elif is_mem(dname): d_out = addT(dtileno, 'mem_out')

        # elif dname == "OUTPUT":
        elif dname == "OUTPUT":
            # (For now at least) output must be track 0, see above
            # FIXME later could have an option to hop tracks maybe
            # So: One-bit output must come out track 0 on the right side (S0)
            # of the mem tile to the left of the pad (OUTPUT_TILE)
            trackno = 0
            d_out = addT(dtileno,'_out_s0t%d' % trackno)

        elif dname == "io1_out_0_0":
            # One-bit output must come out track 0 on the bottom side (S5)
            # of the mem tile above the pad (OUTPUT_TILE_onebit)
            trackno = 0
            d_out = addT(dtileno,'_out_s5t%d' % trackno)


        elif is_regsolo(dname):
            print '# 1a. If regsolo, add name to REGISTERS for later'
            d_out = CT.find_neighbor(d_in, DBG=9)
            # assert False

            print "# Add reg's input wire to list of registers"


            # REGISTERS.append(path[-1])
            REGISTERS.append(d_in)


            print 'added reg to REGISTERS'
            print 'now registers is', REGISTERS

        elif is_regop(dname):
            d_out = place_regop_op(dname, dtileno, d_in, DBG)

        elif is_regreg(dname):
            assert False, 'what do we do with regreg??'
        else:
            errmsg = '''

ERROR dname = "%s"
ERROR looks like dname is a reg
ERROR what do we do with regs?? (see below)

''' % dname

            # print errmsg
            # print 'is_reg?', is_reg(dname)
            # print 'is_regop?', is_regop(dname)
            # print 'is_regreg?', is_regreg(dname)

            # assert False, 'what do we do with regs?? (see below)'
            assert False, errmsg
            # ANSWER: make sure reg dest is registered in REGISTERS etc.
        
        getnode(dname).place(dtileno, d_in, d_out, DBG)
        print ""
        
        # DONE see above
#         print '# 1a. If regsolo, add name to REGISTERS for later'
#         if is_regsolo(dname):
#             getnode(dname).show()
#             print 'now what?'
#             print 'add reg to REGISTERS'

        print "# 2. Add the connection to src node's src->dst route list"
        getnode(sname).route[dname] = path
        if DBG: print "#   Added connection '%s' to route from '%s' to '%s'" % \
           (path, sname, dname)
        # getnode(sname).routed[dname] = True
        if DBG: print "#   Now node['%s'].route['%s'] = %s" % \
           (sname,dname,getnode(sname).route[dname])
        pwhere(1186)
        print ""

        print "# 3. add all the path ports to the src net"
        snode = getnode(sname)
        print "BEFORE: '%s' net is %s" % (sname, snode.net)
        for p in CT.allports(path):
            snode.net.append(p)
        print "AFTER: '%s' net is %s" % (sname, snode.net)
        print ''
        
        print "# 4. Remove path resources from the free list"
        unfree_resources(path,DBG)

        print ''
        pwhere(1198)
        print "HOORAY connected '%s' to '%s'" % (sname,dname)
        if DBG:
            print ''
            getnode(sname).show()
            print ''
            getnode(dname).show()
            print ''

        if DBG: print "# Route '%s -> %s' is now complete 1" % (sname,dname)

        # Hmph! Hmph! There's a special case to consider.
        # if dest_name appears twice in self.dests, that
        # means we have to duplicate the route for both op1 and op2.
        check_for_double_destination(sname,dname,DBG)

        # FIXME ?? ?? what the hell is this all about?
        if dname == 'reg_0_1': print 'GOT TWO ROUTES!  WOO AND HOO!'

        # FIXME We used to have this option for random placement I guess
        # FIXME Clean up this comment block?
        # if DBG: print indent+"For now just place it randomly"
        # (tileno,resource) = randomly_place(dname)

        (tileno,resource) = (dtileno, d_out)

    else:
        (tileno,resource) = (-1, "already_placed")

    if not is_routed(sname,dname):
        assert False, 'huh, this has still never happened i guess...'

        # assert False, 'cannot be placed without being routed...right??'
        # print 666
        print 'Cannot be placed without being routed...right??'
        print 'Wrong, sure it can! alu with op1 routed but not yet op2, yes?'
        print 'Off to new territory...'


#         if DBG: print indent+"No route '%s -> %s'" % (sname,dname)
#         if DBG: print indent+"For now just mark it finished"
#         bogus_route = "%s -> %s BOGOSITY" % (sname,dname)
#         getnode(sname).route[dname].append(bogus_route)
#         finish_route(sname,dname)

    # return (tileno,resource)
    return True

# END def place_and_route()
########################################################################

def check_for_wen_lut(sname, dname, DBG=0):
    if not is_mem(dname): return
    if DBG: pwhere(1842, "Placed a mem tile.  Is there an associated wen_lut?")
    if getnode(dname).wen_lut == 'needs_wenlut':
        if DBG: print "#   Yes. Now where to put it? Look right. Look left."
        mtileno = getnode(dname).tileno
        (r,c) = cgra_info.tileno2rc(mtileno)
        # print "#   Mem tile is in tile %d (0x%x)" % (mtileno,mtileno)

        # Check tile to right of memtile, then if not avail, check left
        candside = 'right'; cand = cgra_info.rc2tileno(r,c+1)
        print "#   So...to my right is tile %d (0x%d).  Is it free?" % (cand,cand),
        print packer.is_free(cand)
        if not packer.is_free(cand):
            # Not free
            candside = 'left'; cand = cgra_info.rc2tileno(r,c-1)
            if DBG: print "#  Okay, well then to my left is tile %d (0x%d)," % (cand,cand),
            if DBG: print "Is it free?", packer.is_free(cand)
            if not packer.is_free(cand): assert False, "oh that's a shame"

        # Whew assert did not trigger so one of them works.
        # print "okay successfully found a candidate to hold the wen_lut hooray"
        if DBG:
            print '#   Great! Place the wen_lut in tile %d(0x%x)' % (cand,cand)
            print ''
            print "# order before wen_lut alloc:"
            packer.FMT.order()
            print ''
        packer.allocate(cand, DBG=0)
        if DBG:
            print "# order after wen_lut alloc:"
            packer.FMT.order()
            print ''

        # Make a note to build the LUT later
        global WEN_LUT_LIST; WEN_LUT_LIST.append(cand)

        # Make a note to build the wen_lut path later
        getnode(dname).wen_lut = (cand,candside) # E.g. "(25, 'right')"
        # print getnode(dname).wen_lut

def route_wen(memtile):
    '''
    # Route the stinkin wen_lut wire
    # E.g. if mem tile is 24 and wen_lut tile is 25, then emit:
    #   T25_pe_out_b0 -> T25_out_s2t0_b0
    #   T24_in_s0t0_b0 -> T24_out_s2t0_b0
    #   T24_out_s2t0_b0 -> T24_wen
    '''
    mtileno = getnode(memtile).tileno
    (wentileno,wenside) = getnode(memtile).wen_lut

    if wenside == 'right':
        print 'T%d_pe_out_b0 -> T%d_out_s2t0_b0'  % (wentileno, wentileno)
        print 'T%d_in_s0t0_b0 -> T%d_out_s2t0_b0' % (mtileno, mtileno)
        print 'T%d_out_s2t0_b0 -> T%d_wen'       % (mtileno, mtileno)
    else:
        print 'T%d_pe_out_b0 -> T%d_out_s0t0_b0' % (wentileno, wentileno)
        print 'T%d_in_s2t0_b0 -> T%d_wen'       % (mtileno, mtileno)
    print ''


# Removed 3/2018
# def process_output(sname,dname, DBG=1):
#     snode = getnode(sname)
#     dnode = getnode(dname)
#     src = snode.output
# 
#     if DBG>1:
#         snode.show()
#         dnode.show()
# 
#     if DBG:
#         print ''
#         print "1. Route from '%s' output '%s' to any avail outport in tile %d"\
#               % (sname, src, snode.tileno)
# 
#     t = snode.tileno
#     if DBG>1: print "\n# Tile %d free list: %s" % (t, resources[t])
# 
#     # if 'src' is an outport, just use that
#     if re.search('T\d+_out_', src): outwire = src
# 
#     # else choose first avail outwire
#     else:
#         for w in resources[t]:
#             if re.search('T\d+_out_', w):
#                 if DBG: print "#  - Found candidate '%s'.  Will it connect?" % w
#                 if cgra_info.connect_within_tile(t, src, w, DBG=0):
#                     if DBG: print '#  - YES'
#                     outwire = w
#                     break
#                 else:
#                     if DBG: print "#  - NO, keep looking."
# 
#     if DBG: print ''
# 
#     snode.route['OUTPUT'] = ['%s -> %s' % (src,outwire)]
#     snode.net.append(outwire)
#     if DBG: snode.show()
# 
#     dnode.type = 'OUTPUT'
#     dnode.tileno = snode.tileno
#     dnode.input0 = outwire
#     dnode.input1 = False
#     dnode.output = outwire
#     dnode.placed = True
#     dnode.net = [src,outwire]
#     if DBG: dnode.show()
# 
#     return
    
def squote(txt, f=''):
    fmt = '%'+str(f)+'s'  # E.g. '%-13s' when f=-13
    return fmt % ("'" + txt + "'")


# '%-13s' % ("'" + w + "'")
def sqw(w): return squote(w, -13)

def unfree_resources(path,DBG=0):
    '''Remove all path resources from free list(s)'''
    if (DBG>1): print("Unfree all resources in path:\n%s" % path)
    for r in CT.allports(path):
        (tileno,x) = CT.parse_resource(r)
        if (r in resources[tileno]):
            resources[tileno].remove(r)
            if DBG: print "     %s removed from tile %d free list" \
               % (sqw(r), tileno)
            # print "  Before: %s" % resources[tileno]
            # print "  After:  %s" % resources[tileno]
        else:
            if DBG: print "     %s not in tile %d free list" \
               % (sqw(r), tileno)


def place_and_route_test(sname,dname,indent='# ',DBG=1):
    if DBG: print indent+"  PNR '%s' -> '%s'" % (sname,dname)

    # Test
    getnode(dname).tileno = 999
    getnode(dname).input0    = dname
    getnode(sname).net.append(getnode(dname).input0)
    return


def place_pe_in_input_tile(dname):
    '''INPUT connects to pe 'dname'; place it in same node as INPUT'''
    DBG=1
    sname = 'INPUT'
    if DBG:
        print "# Place input-connected PE '%s' in INPUT tile" % dname
        print "Connecting '%s' to '%s'" % (sname,dname)

    assert getnode('INPUT').tileno == INPUT_TILE

    # Assumes: INPUT dest is a 16-bit pe operand op1 or op2
    # E.g. if dname = "mul_347_348_349_PE.in0",
    # connect to op1 in node "mul_347_348_349_PE"
    parse = re.search('\.in([0-9])$', dname)
    if (parse):
        which_in = int(parse.group(1));
        op = 'op%d' % (which_in + 1)
        getnode(dname).place(INPUT_TILE, input=op, output=INPUT_TILE_PE_OUT)
    else:
        assert False, 'oof what now'


    # add_route(sname, dname, INPUT_TILE, INPUT_WIRE_T, 'choose_op')
    # Above assumes can conect input wire to chosen op e.g.
    # 'T21_in_s2t0 -> T21_op2'
    # BUT NO can connect to op1 but not op2 directly
    # how do we check?

    sname = 'INPUT'
    p1 = INPUT_WIRE_T
    p2 = "T%d_%s" % (INPUT_TILE, op)
    path = getnode('INPUT').connect(p1,p2,DBG=DBG)
    if not path:
        if DBG>1: print 'oops no route from p1 to p2'

    print "# 2. Add the connection to src node's src->dst route list"
    getnode('INPUT').route[dname] = path
    if DBG: print "#   Added connection '%s' to route from '%s' to '%s'" % \
       (path, sname, dname)
    # getnode(sname).routed[dname] = True
    if DBG: print "#   Now node['%s'].route['%s'] = %s" % \
       (sname,dname,getnode(sname).route[dname])
    pwhere(2281)
    print ""

    # getnode('INPUT').show()



    if DBG: print "# Route '%s -> %s' is now complete for INPUT" % (sname,dname)

    # Hm! Hm! There's a special case to consider.
    # if dest_name appears twice in self.dests, that
    # means we have to duplicate the route for both op1 and op2.
    check_for_double_destination(sname,dname,DBG)

    return

    # Long form:
    # TODO global INPUTWIRE = 'T0_in_s2t0', INPUTTILE=0
    # print "# Placing pe in INPUT tile..."
    # place(dname, itile, 'pe_out')
    # 
    # print "# Routing INPUT to pe..."
    # add_route(sname, dname, itile, 'T0_in_s2t0', 'choose_op')
    # 
    # print '# Mark route COMPLETED'
    # finish_route(sname, dname)       
    # 
    # # Check that pe_out got removed from INPUT (tile0) resources
    # assert not ('pe_out' in resources[INPUT_TILENO])


def check_for_double_destination(sname,dname,DBG=0):
    # if dest_name appears twice in self.dests, that
    # means we have to duplicate the route for both op1 and op2.
    snode = getnode(sname)
    if snode.dests.count(dname) < 2: return

    if DBG:
        print "#   OH!  Maybe not?"
        print "#   I see '%s' in the 'dests' list TWICE" % dname
        print "#   That means we have a path to op1 (right?)",
        print "and now we have to build a path to op2"
        # if DBG>1: print snode.dests

    # Find the unused op (should be op2) (for now) and mark it in the destination
    op = getnode(dname).addop(sname)
    assert op == 'op2', "Well I guess it's time to fix this"
    dst_port = "T%d_%s" % (getnode(dname).tileno, op)
    #    Connecting 'INPUT' to 'add_inst0'/'op2'
    if DBG: print "#   Connecting '%s' to '%s'/'%s'" \
              % (sname,dname,op)

    # Must add this: 'T21_in_s2t0 -> T21_op2' to snode.route[dname]
    #   Before: [ ... 'T21_in_s2t0 -> T21_op1']
    #   After:  [ ... 'T21_in_s2t0 -> T21_op1', 'T21_in_s2t0 -> T21_op2']
    route = snode.route[dname]
    path_to_op1 = route[-1]
    parse = re.search('^(.*)op1$', path_to_op1)
    if not parse: assert False, "Should have been a path to op1 I think"
    if DBG: print "#     1. Found path to op1 '%s'" % path_to_op1

    path_to_op2 = parse.group(1) + "op2"
    if DBG: print "#     2. Built path to op2 '%s'" % path_to_op2
    route.append(path_to_op2)
    if DBG>1: print "now route is", route

    # Gotta do this as well
    (i,o) = CT.parse_connection(path_to_op2)
    # E.g. path_to_op2 = 'T21_in_s2t0 -> T21_op2', o = "T21_op2"
    snode.net.append(o)
    if DBG>1: print "now net is", snode.net

    # Now here's the tricky part (NOW the tricky part?)
    # Remove one of the two dests so route doesn't get printed twice at the end.
    snode.dests.remove(dname)
    if DBG>1: print "now dests is ", snode.dests


def place_folded_reg_in_input_tile(dname):
    assert False, 'Note this routine has never been tried in combat and will probably fail...'

    DBG=1
    sname = 'INPUT'
    if DBG:
        print "# Put reg-pe folded pair '%s' in INPUT tile " % dname
        print "Connecting '%s' to '%s'" % (sname,dname)
        getnode(sname).show()
        getnode(dname).show()
        pname = getnode(dname).output
        getnode(pname).show()
        # print "TODO put reg-pe folded pair in INPUT tile :("
        # assert False, "TODO put reg-pe folded pair in INPUT tile :("

    assert getnode('INPUT').tileno == INPUT_TILE

    dnode = getnode(dname) # The register, e.g. 'reg_op_1'
    
    dtileno = INPUT_TILENO
    d_in = 'T%d_%s' % (dtileno,dnode.input0) # E.g. 'T0_op1'
    d_out = place_regop_op(dname, dtileno, d_in, DBG=9)
    getnode(dname).place(dtileno, d_in, d_out, DBG)

    # A lot of this is duplicated from place() :(

    print "# 2. Add the connection to src node's src->dst route list"
    path = '%s -> %s' % (INPUT_WIRE_T, d_in)
    path = [path]
    getnode(sname).route[dname] = path
    if DBG: print "#   Added connection '%s' to route from '%s' to '%s'" % \
       (path, sname, dname)
    # getnode(sname).routed[dname] = True
    if DBG: print "#   Now node['%s'].route['%s'] = %s" % \
       (sname,dname,getnode(sname).route[dname])
    pwhere(1186)
    print ""

    # Note input goes to reg-mul_307 AND mul_312 !

    print "# 3. add all the path ports to the src net"
    snode = getnode(sname)
    print "BEFORE: '%s' net is %s" % (sname, snode.net)
    for p in CT.allports(path):
        snode.net.append(p)
    print "AFTER: '%s' net is %s" % (sname, snode.net)
    print ''

    print "# 4. Remove path resources from the free list"
    unfree_resources(path,DBG=0)
    #         assert False, 'hey hows that'
    #         print resources[1]

    print ''
    pwhere(1198)
    print "HOORAY connected '%s' to '%s'" % (sname,dname)
    if DBG:
        print ''
        getnode(sname).show()
        print ''
        getnode(dname).show()
        print ''

    if DBG: print "# Route '%s -> %s' is now complete" % (sname,dname)

    if dname == 'reg_0_1':
        print 'GOT TWO ROUTES!  WOO AND HOO!'
        # assert False,\
        #        '\n\n\nGOT TWO ROUTES!  WOO AND HOO!  What now.\n\n\n'

    return

def place_regop_op(dname, dtileno, d_in, DBG):
    DBG=9

    # d_in is last port in path leading up to dtileno;
    # Should be something like 'T25_op1'
    if DBG>2: print 7771, dname, d_in
    
    print "# 1b. If regop, place (but don't route) assoc. pe"
    d_out = getnode(dname).output
    if DBG>2: getnode(dname).show(); print ''
    
    pname = getnode(dname).output
    if DBG>2: getnode(pname).show(); print ''
    
    getnode(pname).place(dtileno, d_in, addT(dtileno,'pe_out'), DBG)
    getnode(pname).place(dtileno, d_in+'(r)', addT(dtileno,'pe_out'), DBG)
    if DBG>2: getnode(pname).show(); print ''

    REGISTERS.append(d_in)

    # dnode.route[pname] is going to be e.g. ['op1']
    # we'll need to change that to e.g. 'T10_op1' i.e. 'd_in'
    dnode = getnode(dname)
    if DBG>2: dnode.show()
    if DBG>2: print dnode.route[pname]
    assert \
           (dnode.route[pname] == ['op1']) or \
           (dnode.route[pname] == ['op2'])
    print "# 1b. Set route to op"
    dnode.route[pname] = [d_in]
    if DBG>2: dnode.show()
    return d_out


def get_nearest_tile(sname, dname, DBG=0):
    DBG=1

    # Figure how to do the first placement INPUT -> mem_1 maybe
    # Use new connection thingies maybe

    if DBG:
        print ''
        print "# order before get_nearest():"
        packer.FMT.order()
        print ''

    dtype = getnode(dname).tiletype()
    stileno = getnode(sname).tileno

    # If dname is a reg node, maybe it can go in the same tile with sname?
    # regsolo => not part of a regpe or regreg pair
    if is_regsolo(dname) and not is_regop(sname):
        print "okay we will try to put it in the same tile with", sname
        return stileno

    # print "# i'm in tile %s" % packer.FMT.tileT(sname)
    nearest = packer.find_nearest(stileno, dtype, DBG=0)
    assert getnode(dname).tiletype() == cgra_info.mem_or_pe(nearest)

    # print 'foudn nearest tile', nearest
    assert nearest != -1

    # stile = getnode(sname).tileno
    # dtile = getnode(dname).tileno

    # print 'dname is type %s and...' % dtype,
    # print '"nearest" is type %s' % cgra_info.mem_or_pe(nearest)
    assert getnode(dname).tiletype() == cgra_info.mem_or_pe(nearest)

    if DBG:
        print "# order after get_nearest():"
        packer.FMT.order()
        print ''

    return nearest


########################################################################
########################################################################
########################################################################
# scrub scrub scrub!  from here down

# FIXME this is bad.  very very...bad
global ENDPOINT_MUST_BE_FREE
ENDPOINT_MUST_BE_FREE = False

def find_best_path(sname,dname,dtileno,track,DBG=1):
    # DBG=1

    # next:
    # trying to route sname/stileno to dname/dtileno
    # foreach path in connect_{hv,vh}connect(ptile,dtile)
    #   foreach port in snode.input0,snode.net
    #     (begin,end) = (path[0],path[-1])
    #     if src.canconnect(sname.input0,begin) and src.canconnect(end,dname)
    #        paths.append (begin,path,end)
    # choose a path in paths

    # trying to route sname/stileno to dname/dtileno
    snode = getnode(sname)
    dnode = getnode(dname)
    stileno = snode.tileno
    pwhere(1289,\
        "Want to route from src tile %d ('%s') to dest tile %d ('%s')\n" \
        % (stileno, sname, dtileno, dname))

    getnode(sname).show()

    # Want tileno associated with output;
    # note for e.g. regsolo, input and output ports are in different tiles;
    # want tileno associated with output...right?  Right!
    stileno = int(re.search('^T(\d+)', snode.output).group(1))

    if dtileno == stileno:
        # This can happen when e.g. we're trying to connect an ALU
        # to a register, both in the same tile
        # assert dest==reg if you wanta...

        print 'src and dst in same tile; thats okay'
        print 'BUT must make sure we choose a free port'
        # FIXME this is bad
        global ENDPOINT_MUST_BE_FREE
        ENDPOINT_MUST_BE_FREE = True
        p = connect_endpoint(snode, snode.output, dname, dtileno, DBG=DBG)
        ENDPOINT_MUST_BE_FREE = False
        return p

    # foreach path p in connect_{hv,vh}connect(ptile,dtile)
    # FIXME for now only looking at track 0(!)
    phv = CT.connect_tiles(stileno,dtileno,track,dir='hv',DBG=DBG-1)
    if DBG>2: print '  Found path phv', phv

    pvh = CT.connect_tiles(stileno,dtileno,track,dir='vh',DBG=DBG-1)
    if DBG>2: print '  Found path pvh', pvh

    # FIXME need a better way to determine if path is straight-line
    if pvh==phv:
        if DBG>2: print "  NOTE path is a straight line"

    which = 'pvh'
    for path in [pvh,phv]:
        if DBG: pwhere(1325,
                       "Evaluating %s path %s" % (which,path)); which = 'phv'
        
        # FIXME this is sooo bad; should never have built the wrong path in the first place
        # If BUS1 path, Change default (BUS16) wires to 'b' (BUS1) wires
        if is_bitnode(dname): fix_path(path, dname, DBG)

        final_path = eval_path(path, snode, dname, dtileno, DBG)
        if final_path:
            # FIXME For now, use first path found
            # FIXME for future, keep findin paths and return them all
            return final_path

        if pvh==phv:
            # duh.  straight-line path
            # don't do it twicet
            break 

        # choose a path in paths

    # assert False, 'no path---thats bad right?'
    # No this is fine; later the callee will check to see if path exists or not
    return False


# FIXME WHY ISN'T ALL THIS CONNECT STUFF IN THE
# CONNECT_TILES LIBRARY WHERE IT BELONGS!!?
def fix_path(path, dname, DBG=0):
    assert is_bitnode(dname)

    if DBG:
        print('Dest "%s" is a single-bit node, yes?' % dname)
        print('Should use BUS1 path, right?\n')

    # dnode.buswidth = 1

    # Is this a hack?  This looks like a hack. FIXME
    # Change default (BUS16) wires to 'b' (BUS1) wires
    # before: ['T21_out_s1t0',  'T40_in_s3t0 -> T40_out_s0t0',   'T41_in_s2t0']
    # after:  ['T21_out_s1t0b', 'T40_in_s3t0b -> T40_out_s0t0b', 'T41_in_s2t0b']
    if DBG: print('before: ' + str(path))
    if DBG: print("---")

    for i in range(len(path)):
        path[i] = re.sub('(s.t.)','\\1b', path[i])

    if DBG: print('after: ' + str(path))


def eval_path(path, snode, dname, dtileno, DBG=0):
    # Given 'path' from src node 'snode' in stileno
    # to dst node 'dname' in possible dest tile 'dtileno',
    # see if path is valid
    stileno = snode.tileno
    sname   = snode.name

    # part 1 verify the tile-to-tile path
    # Check every port on the path for availability to snode
    if not ports_available(snode, path, DBG): return False
    if DBG:
        print "YES path from T%d to T%d is available\n" % (stileno,dtileno)

    # part 2 verify begin and end points
    final_path = can_connect_ends(path, snode, dname, dtileno, DBG)
    if not final_path:
        pwhere(2133, "  Cannot connect dst '%s' to endpoint '%s'?" % (dname, path[0]))
        # assert False, 'disaster could not find a path (and/or could try again with a different tile?'
        # Dude no need to die, it'll try again...right?
        return False

    return final_path


def buswidth(connection):
    if connection[-1] == 'b': return 1
    else:                     return 16

def can_connect_ends(path, snode, dname, dtileno, DBG=0):
    stileno = snode.tileno
    sname   = snode.name

    if DBG: print "Can we attach nodes to path endpoints '%s' and '%s'?"\
       % (path[0],path[-1])

    if DBG:
        print "1. Attach source node '%s' to path beginpoint '%s'"\
              % (sname, path[0])

    assert snode.output in snode.net,\
           "'%s' output '%s' is not in '%s' net!!?" % (sname, snode.input0,sname)

    cbegin = connect_beginpoint(snode, path[0], buswidth(path[0]), DBG)
    if not cbegin:
        err = "  Cannot connect beginpoint '%s' to path-begin '%s'?" % (snode, path[0])
        assert False, err
        assert False, 'disaster could not find a path'
        return False

    #######################################
    if DBG: print "2. Attach path endpoint '%s' to dest node '%s' (%s)"\
       % (path[-1], dname, where(1413))
    
    if (dname == 'OUTPUT') and re.search('in_s6', path[-1]):
        # Looks like we have the lower left half (side 6) of a mem
        # tile as our OUTPUT endpoint. We gotta do extra stuff to get
        # it to come out the upper right side where it belongs.
        output_endpoint_hack(dname, path, DBG)
        if DBG: print "2 (redo). Attach path endpoint '%s' to dest node '%s' (%s)"\
           % (path[-1], dname, where(2203))

    cend = connect_endpoint(snode, path[-1], dname, dtileno, DBG)
    if not cend:
        pwhere(2169, "  Cannot connect src '%s' to endpoint '%s'?" % (sname, path[0]))
        # assert False, 'disaster could not find a path'
        # Dude no need to die, it'll try again...right?
        return False

    # print 'ready to connect endpoint! %s' % cend

    # For now, return first path found
    # FIXME for future, keep finding paths and return them all
    final_path = cbegin + path[1:-1] + cend
    print "SUCCESS! Final path from '%s' to '%s' is: %s\n" \
          % (sname,dname,final_path)

    # middle part was verified previously.
    # looks like we're good to go!

    # For now, return first valid path.
    # FIXME/TODO later will want to construct all paths
    # (or at least hv vs.vh) and compare thetwo
    return final_path
            
def output_endpoint_hack(dname, path, DBG=0):
    assert (dname == 'OUTPUT') and re.search('in_s6', path[-1])

    if DBG: print '''
          Well.  For one reason or another, we have arrived
          at the lower left half (side 6) of a mem tile as
          our OUTPUT endpoint. We gotta do extra stuff to get
          it to come out the upper right side where it belongs.
          '''
    # Before: [ ...'T51_in_s2t0 -> T51_out_s0t0', 'T36_in_s6t0']
    # After:  [ ...'T51_in_s2t0 -> T51_out_s0t0', 'T36_in_s6t0 -> T36_out_s7t0', 'T36_in_s3t0']

    if DBG: pwhere(2207, "Before: path=[...'%s'" % path[-1])

    new_in  = 'T%d_in_s6t0' % OUTPUT_TILENO
    new_out = 'T%d_out_s7t0' % OUTPUT_TILENO
    assert path[-1] == new_in # why not
    path[-1] = '%s -> %s' % (new_in, new_out)

    new_endpoint = 'T%d_in_s1t0' % OUTPUT_TILENO
    path.append(new_endpoint)

    if DBG: pwhere(2219, "After:  path=[...'%s', '%s'\n" % (path[-2], path[-1]))


def ports_available(snode, path, DBG=0):
    stileno = snode.tileno
    sname   = snode.name

    if DBG>2: print "# is entire path available to src net?"
    path_ports = CT.allports(path)
    if DBG>2: print "#   entire path: ", path_ports

    for p in path_ports:
        if not snode.is_avail(p,DBG):
            if DBG: print "NO path not available"
            return False

    return True


def connect_beginpoint(snode, beginpoint, buswidth, DBG=0):
    stileno = snode.tileno
    sname   = snode.name

    # canon_src = 'T%d_%s' % (stileno, snode.input0)
    # plist = [canon_src] + snode.net

    plist = sorted(snode.net)
    # print plist
    # FIXME should only look at ports in same tile as beginpoint...RIGHT?
    # FIXME verify no redundancies in plist
    if DBG:
        print "   Ports avail to source node '%s': %s" % (sname,plist)
        print "   Take each one in turn"

    for p in plist:
        print "     Can '%s' connect to beginpoint '%s'?" % (p, beginpoint)

        cbegin = can_connect_begin(snode, snode.output, beginpoint, DBG)
        if cbegin: return cbegin
        else:
            print "  Cannot connect '%s' to beginpoint '%s'?" % (p, beginpoint)
            print "  Try next port in the list (2793)?"

    return False

def is_commutative(nodename):
    '''E.g. if nodename is "add_305_313_314_PE.in1" then return True'''
    if   nodename.find('add') == 0: return True
    elif nodename.find('mul') == 0: return True
    # FIXME could also include AND, OR, ...

    else:
        return False

def find_outport(tileno, nodename):
    '''
    Given tile number e.g. 22 and nodename e.g. "sub_305_313_314_PE.in1"
    or "bitmux_157_157_149_lut_bitPE.in0/in1/in2"
    return appropriate port e.g. T22_op2 or T22_bit1
    If nodename has no appropriate port, assume node is not a pe and return false
    '''
    # .*bitPE.in[012] maps to bit[012];
    # .*PE.in[01] map to op[12] (yes ug)
    parse = re.search(r'bitPE.in(\d)', nodename)
    if parse:
        only_dest = 'T%d_bit%s' % (tileno, parse.group(1))

        # Little checkyweck to see if port is avail or did somebody already take it!
        bitnum = int(parse.group(1))
        if   (bitnum==0): assert getnode(nodename).bit0 == False
        elif (bitnum==1): assert getnode(nodename).bit1 == False
        elif (bitnum==2): assert getnode(nodename).bit2 == False

        return only_dest
    parse = re.search(r'PE.in(\d)', nodename)
    if parse:

        # Little checkyweck to see if port is avail or did somebody already take it!
        portnum = int(parse.group(1))
        if   (portnum==0): assert getnode(nodename).input0 == False
        elif (portnum==1): assert getnode(nodename).input1 == False

        opnum = portnum + 1
        only_dest = 'T%d_op%s' % (tileno, opnum)
        return only_dest

    # Not a pe op i guess
    # assert False, 'hey wassamatta fa you "%s"' % nodename
    return False



def connect_endpoint(snode, endpoint, dname, dtileno, DBG):

    # 'dstports' is what you need to connect to to get the indicated node, yes?
    # E.g. for pe it's op1 AND op2; for mem it's 'mem_in'
    # for regsolo it's every outport in the tile
    # for regpe it's op1 or op2
    dplist = dstports(dname,dtileno,DBG=1)

    if DBG:
        # In-ports avail to dest node 'add_305_313_314_PE.in1': ['T22_op1', 'T22_op2']
        print "   In-ports avail to dest node '%s': %s" % (dname,dplist)
        print "   Take each one in turn"

    # Hm. if nodename designates an in-port e.g. 'add_305_313_314_PE.in1'
    # must honor that request (note in1 connects to op2 huh)
    #
    # Unless it's commutative op (may regret this someday)

#     # NOPE this (below) does not help at all :(
#     # If endpoint is on side 0 or 3, choose op2 preferentially over op1 and vice versa
#     dplist = sort_dplist(endpoint,dplist)

    # FIXME this whole dplist only works for commutative operations.  Right?
    # Should not be doing this anyway, there are better ways maybe.
    # E.g. back off / retry after rewriting original serpent DAG input
    for dstport in dplist:

        print "     Can path endpoint '%s' connect to dest port '%s'?" \
              % (endpoint, dstport)

        global ENDPOINT_MUST_BE_FREE
        if ENDPOINT_MUST_BE_FREE and (dstport not in resources[dtileno]):
            print "     - OOP its being used by someone else, try another one\n"
            continue

        # cend = can_connect_end(snode, endpoint, dstport,DBG)

        # BOOKMARK3 FIXME snode => dnode
        # WHAT? NO!  Ends connect in DNODE not SNODE
        targtile1 = snode.tileno
        targtile2 = parseT(endpoint)[0]
        print 66666, targtile1, targtile2
        # assert targtile1 == targtile2, "HEY!"

        cend = can_connect_end(snode, endpoint, dstport,DBG)

        if cend: return cend
        else:
            print "  Cannot connect path endpoint '%s' to dest port '%s'" \
                  % (endpoint, dstport)
            print "  Try next port in the list (2885)?"

    return False

# NOPE
# def sort_dplist(endpoint, dplist, DBG=9):
#     # E.g. endpoint='T2_in_20t0' and dplist = ['T2_op1', 'T2_op2']
#     # If endpoint is on side 0 or 2, choose op2 preferentially over op1 and vice versa
# 
#     (T,d,side,t) = cgra_info.parse_canon(endpoint)
#     if DBG:
#         print '666 Sorting dplist %s' % dplist
#         print '  I think endpoint is on side %d' % side
#         print '  That means we preferentially choose op%d' % (2-side%2)
# 
#     op1 = 'T%d_op1' % T
#     op2 = 'T%d_op2' % T
# 
#     newlist = []
#     if   (side%2==0) and (op2 in dplist): newlist = [op2]
#     elif (side%2==1) and (op1 in dplist): newlist = [op1]
#         
#     for dp in dplist:
#         if dp not in newlist: newlist.append(dp)
# 
#     if DBG:
#         print 'Sorted list is %s\n' % newlist
# 
#     return newlist


def can_connect_begin(snode,src,begin,DBG=0):

    if DBG>1: print "Can we connect '%s' to '%s' as part of '%s' net? (%s)"\
       % (src,begin,snode.name,where(2908))

    cbegin = snode.connect(src,begin,DBG=DBG)
    if not cbegin:
        if DBG>1: print 'oops no route from p1 to p2'
        # (will return False below, yes?)
    else:
        print '   Ready to connect beginpoint %s (%s)' % (cbegin, where(1509))
        print ''
    return cbegin

def can_connect_end(snode, endpoint, dstport, DBG=0):

    #     if is_bitnode(dstport):
    #         print '''
    #         Found single-bit input; what now?
    # 
    #         '''
    #         # assert False

    ####################################################################
    ####################################################################
    ####################################################################
    DBG=9
    # cend = can_connect(snode, endpoint,dstport,DBG)
    if DBG>1: print "Can we connect '%s' to '%s' as part of '%s' net? (%s)"\
       % (endpoint,dstport,snode.name,where(2933))

    # Can path endpoint 'T41_in_s2t0' connect to dest port 'T41_mem_in'?
    # if endpoint == 'T41_in_s2t0': assert False, 'Why INPUT net?  Should be T41 net surely?'

    # WHAT? NO!  Ends connect in DNODE not SNODE
    targtile1 = snode.tileno
    targtile2 = parseT(endpoint)[0]
    print 66666, targtile1, targtile2
    # assert targtile1 == targtile2, "HEY!"

    cend = snode.connect(endpoint,dstport,DBG=DBG)

    # BOOKMARK2 instead of snode.connect() should be dnode.connect()
    # BUT dnode might not yet be allocated;
    # in which case call connect_within_tile2(dtileno, endpoint, dstport) (see other BOOKMARK)
    ####################################################################
    ####################################################################
    ####################################################################


    if not cend:
        if DBG>1: print 'oops no route from p1 to p2'
        # (will return False below, yes?)

#     if is_bitnode(dstport):
#         print """
#         Found single-bit input; wha' hoppen'?
# 
#         """
#         assert False

    if cend:
        print '   Ready to connect endpoint %s (%s)' % (cend, where(1516))
        print ''
    return cend


# def randomly_place(dname, DBG=0):
#     '''
#     Assign dname to any random available resource
#     Well maybe not completely random.
#     Assign mem to mem tiles ONLY using resource 'mem_out'
#     '''
#     if is_mem(dname): dtype='mem'
#     else:             dtype='pe'
# 
#     ntiles = len(resources) # len(list) = length (number of items in) list
#     for tileno in range(ntiles):
# 
#         if is_mem_tile(tileno): ttype='mem'
#         else:                   ttype='pe'
#         if dtype != ttype: continue
# 
#         if is_regop(dname):
#             # regops come from register-folding optimization pass
#             # They look like this:
#             # 
#             # node='reg_2_2'
#             #   type='regop' ***
#             #   tileno= -1
#             #   input0='op1' ***
#             #   input1='False'
#             #   output='mul_45911_460_PE'
#             #   placed= False
#             #   dests=['mul_45911_460_PE']
#             #   route ['mul_45911_460_PE'] = ['op1']
#             #   net= []
#             # 
#             # Before placing regop, must first place target pe
#             pe = getnode(dname).dests[0]
#             if not is_placed(pe): randomly_place(pe)
# 
#             # regop goes in same tile as target pe as op1 or op2
#             tileno = getnode(pe).tileno
#             if   (re.search('op1$', getnode(dname).input0)): op = 'op1'
#             elif (re.search('op2$', getnode(dname).input0)): op = 'op2'
#             else: assert(0)
#                   
#             getnode(dname).place(tileno,'XXX',op)
#             return (tileno,op)
# 
#         elif  is_pe(dname): r='pe_out'
#         elif is_mem(dname): r='mem_out'
#         else:
#             # It's an unassigned register, yes?
#             # Although maybe could be double-register pair someday.
#             # Randomly choose the first outport you find
#             # (technically should be out-port but oh well
# 
#             regex = re.compile('^out')
#             outs = filter(regex.match, resources[tileno])
#             if outs == []: continue
#             else:          r = outs[0]
#         
#         if r not in resources[tileno]: continue
#         else:
#             if DBG:
#                 print "# Randomly assigning '%s' to tile %d resource '%s'" \
#                       % (dname,tileno,r)
#             getnode(dname).place(tileno,'XXX',op)
#             return (tileno,r)

def is_placed(nodename):
    return getnode(nodename).is_placed()

def is_routed(sname,dname):
    return getnode(sname).is_routed(dname)


def test_connect():

    print '######################################################'
    print '# serpent.py: Read cgra info'
    cgra_info.read_cgra_info(verbose=True)


    print '######################################################'
    print '# serpent.py: Initialize node and tile data structures'
    init_tile_resources(DBG=0)
    build_nodes(DBG=0)
    initialize_routes()
    initialize_node_INPUT()

    print 'TEST: who can reach pe_out_res?'
    rlist = cgra_info.fan_out('pe_out_res', 0, DBG=1)
    print rlist


    print 'TEST: who can reach to_cgra(pe_out)?'
    rlist = cgra_info.fan_out(to_cgra('pe_out'), 0)
    print 'boo'
    print rlist


    print 'TEST: can connect pe_out to out_s1t1 in INPUT tile?'
    rval = getnode('INPUT').connect('pe_out', 'out_s1t1', T=0, DBG=9)
    print rval

    print 'TEST: can find double-connection from  in_s1t1 to op1 in tile 4?'
    print resources[0]
    rval = getnode('INPUT').connect('in_s1t1', 'op1', T=0, DBG=9)
    print rval

DO_TEST=0
if DO_TEST:
    test_manhattan_distance_rc()
    test_fan_out()

    print 'test the new stuff'
    test_connect()
    exit()


main()







# BOOKMARK
# NEXT: implement and test cgra_info.reachable (see below)

#         rlist = cgra_info.reachable(T,a)
#         if is_avail(b) and b in rlist: return a->b
#         else for r in rlist: if canconnect(r,b) return ['a->r','r->b']

# reachable(tileno,src)
# given tileno and src::src in {pe_out, mem_out, in_s1t1}
# return a list of everything that src can connect to in the tile

# #         else if b is out_s<S> and is_avail in_s<S> and in_s<S> in reachable:
# #             return ['a->in

#         # 'a' wires pe_out, mem_out (rdata) can connect to any outwire
#         if re.search('out$', a):
#             # If 'a' is an '_out' then b should be an outwire
#             assert re.search('^T\d+_out', b)
#             return '%s -> %s' % (a,b)
# 
#         # a should be inwire now
#         assert re.search('^T\d+_in', a)
# 
#         # 'a' inwire can connect to any wire not on same side
#         if re.search('^T\d+_out', b):
#             (Ta,da,sa,ta) = CT.parsewire(a)
#             (Tb,db,sb,tb) = CT.parsewire(b)
#             return not (sa == sb)
# 
#         # b is one of ['mem_in','op1','op2'] (mem_in == wdata maybe)
#         # who can connect to mem_in (wdata)? anything on side 2
# 
# 
# 
# 
#         (Ta,da,sa,ta) = CT.parsewire(a)
#         (Tb,db,sb,tb) = CT.parsewire(b)
#         assert Ta == Tb
# 

        
