Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov 12 20:55:04 2022
| Host         : peppe-pc running 64-bit major release  (build 9200)
| Command      : report_drc -file embedded_system_wrapper_drc_routed.rpt -pb embedded_system_wrapper_drc_routed.pb -rpx embedded_system_wrapper_drc_routed.rpx
| Design       : embedded_system_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 60
+-----------+----------+-------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                       | Violations |
+-----------+----------+-------------------------------------------------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached                                         | 1          |
| PDRC-153  | Warning  | Gated clock check                                                 | 3          |
| REQP-1840 | Warning  | RAMB18 async control check                                        | 20         |
| RTSTAT-10 | Warning  | No routable loads                                                 | 1          |
| AVAL-4    | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 35         |
+-----------+----------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_FSM/pm_FSM_Kernel_Bias/addr_RAM_Bias_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_FSM/pm_FSM_Kernel_Bias/addr_RAM_Bias_reg[3]_i_2/O, cell embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_FSM/pm_FSM_Kernel_Bias/addr_RAM_Bias_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_FSM/pm_FSM_Kernel_Bias/addr_RAM_Kernel_Scale_reg[3]_i_1_n_0 is a gated clock net sourced by a combinational pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_FSM/pm_FSM_Kernel_Bias/addr_RAM_Kernel_Scale_reg[3]_i_1/O, cell embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_FSM/pm_FSM_Kernel_Bias/addr_RAM_Kernel_Scale_reg[3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Voting/win_class_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Voting/win_class_reg[2]_i_2/O, cell embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Voting/win_class_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRARDADDR[4] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[0]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRARDADDR[5] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[1]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRARDADDR[6] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[2]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRARDADDR[7] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[3]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRBWRADDR[4] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[0]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRBWRADDR[5] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[1]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRBWRADDR[6] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[2]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRBWRADDR[7] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[3]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRARDADDR[4] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[0]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRARDADDR[5] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[1]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRARDADDR[6] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[2]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRARDADDR[7] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[3]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRBWRADDR[4] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[0]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRBWRADDR[5] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[1]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRBWRADDR[6] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[2]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRBWRADDR[7] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[3]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10/ADDRARDADDR[4] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[0]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10/ADDRARDADDR[5] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[1]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10/ADDRARDADDR[6] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[2]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10/ADDRARDADDR[7] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[3]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
135 net(s) have no routable loads. The problem bus(es) and/or net(s) are embedded_system_i/ps7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, embedded_system_i/ps7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, embedded_system_i/ps7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, embedded_system_i/ps7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, embedded_system_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, embedded_system_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, embedded_system_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, embedded_system_i/ps7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, embedded_system_i/ps7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, embedded_system_i/ps7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, embedded_system_i/ps7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, embedded_system_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, embedded_system_i/ps7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, embedded_system_i/ps7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i (the first 15 of 133 listed).
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[10].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[11].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[12].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[13].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[14].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[15].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[16].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[17].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[18].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[19].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[1].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[20].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[21].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[22].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[23].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#16 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[24].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#17 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[25].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#18 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[26].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#19 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[27].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#20 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[28].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#21 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[29].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#22 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[2].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#23 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[30].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#24 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[31].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#25 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[32].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#26 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[3].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#27 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[4].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#28 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[5].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#29 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[6].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#30 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[7].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#31 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[8].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#32 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[9].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#33 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade_34/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#34 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_pluc_C/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#35 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_wo_PCIN/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


