// Seed: 3730366288
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1[1] = 1;
  always @(1 || 1 or posedge 1);
  reg  id_4 = 1'b0;
  tri1 id_5;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  always id_4 <= {id_5 ? 1 : id_2[1] ? 1 : 1'b0, 1};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3[1'b0] = ~(id_5);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1
  );
endmodule
