<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>C:/Users/Admin/Desktop/25G/1_mdio_rw_test/rtl/mdio_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/1_mdio_rw_test/rtl/mdio_dri.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/1_mdio_rw_test/rtl/mdio_rw_test.v</data>
            <data>Verilog</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:1s</data>
            <data>0h:0m:1s</data>
            <data>0h:0m:4s</data>
            <data>139</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 9 5900X 12-Core Processor</data>
            <data>32</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/1_mdio_rw_test/rtl/mdio_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/1_mdio_rw_test/rtl/mdio_ctrl.v(line number: 22)] Analyzing module mdio_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/1_mdio_rw_test/rtl/mdio_dri.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/1_mdio_rw_test/rtl/mdio_dri.v(line number: 23)] Analyzing module mdio_dri (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/1_mdio_rw_test/rtl/mdio_rw_test.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/1_mdio_rw_test/rtl/mdio_rw_test.v(line number: 23)] Analyzing module mdio_rw_test (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;mdio_rw_test&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/1_mdio_rw_test/rtl/mdio_rw_test.v(line number: 23)] Elaborating module mdio_rw_test</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/1_mdio_rw_test/rtl/mdio_rw_test.v(line number: 53)] Elaborating instance u_mdio_dri</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/1_mdio_rw_test/rtl/mdio_dri.v(line number: 23)] Elaborating module mdio_dri</data>
        </row>
        <row>
            <data message="4">Module instance {mdio_rw_test/u_mdio_dri} parameter value:
    PHY_ADDR = 5'b00100
    CLK_DIV = 6'b001010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/1_mdio_rw_test/rtl/mdio_rw_test.v(line number: 70)] Elaborating instance u_mdio_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/1_mdio_rw_test/rtl/mdio_ctrl.v(line number: 22)] Elaborating module mdio_ctrl</data>
        </row>
        <row>
            <data message="4">Module instance {mdio_rw_test/u_mdio_ctrl} parameter value:
    TIME_CNT = 24'b000011110100001001000000</data>
        </row>
        <row>
            <data message="4">FSM cur_state_fsm[5:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM flow_cnt_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N177_1 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N247_1 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N867_1 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N621_1 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N43 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N102_2 (bmsWIDEMUX).</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL25G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>mdio_rw_test</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>C:/Users/Admin/Desktop/25G/1_mdio_rw_test/prj	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>