Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: MEMORY_V.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MEMORY_V.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MEMORY_V"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : MEMORY_V
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\bram_attempt_4\ipcore_dir\mem.v" into library work
Parsing module <mem>.
Analyzing Verilog file "F:\bram_attempt_4\MEMORY_V.v" into library work
Parsing module <working_clk>.
Parsing module <MEMORY_V>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MEMORY_V>.

Elaborating module <working_clk>.

Elaborating module <mem>.
WARNING:HDLCompiler:1499 - "F:\bram_attempt_4\ipcore_dir\mem.v" Line 39: Empty module <mem> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MEMORY_V>.
    Related source file is "F:\bram_attempt_4\MEMORY_V.v".
    Found 1-bit register for signal <D<0>>.
    Found 8-bit register for signal <x>.
    Found 6-bit register for signal <address>.
    Found 2-bit register for signal <X>.
    Found 4-bit register for signal <R>.
    Found 1-bit register for signal <count2>.
    Found 1-bit register for signal <D<1>>.
    Found 8-bit subtractor for signal <douta[15]_GND_1_o_sub_18_OUT> created at line 80.
    Found 9-bit adder for signal <GND_1_o_GND_1_o_add_5_OUT> created at line 73.
    Found 9-bit adder for signal <n0148> created at line 74.
    Found 9-bit adder for signal <n0152> created at line 75.
    Found 9-bit adder for signal <GND_1_o_GND_1_o_add_11_OUT> created at line 75.
    Found 9-bit adder for signal <n0155> created at line 78.
    Found 6-bit adder for signal <address[5]_douta[5]_add_52_OUT> created at line 98.
    Found 6-bit adder for signal <douta[19]_GND_1_o_add_85_OUT> created at line 114.
    Found 1-bit adder for signal <count2_PWR_1_o_add_90_OUT<0>> created at line 123.
    Found 16x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 16x7-bit Read Only RAM for signal <Y>
    Found 16x16-bit Read Only RAM for signal <_n0506>
    Found 6-bit 5-to-1 multiplexer for signal <_n0477> created at line 67.
    Found 8-bit comparator greater for signal <douta[15]_GND_1_o_LessThan_20_o> created at line 81
    Summary:
	inferred   4 RAM(s).
	inferred   9 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  67 Multiplexer(s).
Unit <MEMORY_V> synthesized.

Synthesizing Unit <working_clk>.
    Related source file is "F:\bram_attempt_4\MEMORY_V.v".
    Found 1-bit register for signal <clock>.
    Found 1-bit register for signal <clk1>.
    Found 25-bit register for signal <counter>.
    Found 25-bit adder for signal <counter[24]_GND_2_o_add_1_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <working_clk> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x16-bit single-port Read Only RAM                   : 1
 16x7-bit single-port Read Only RAM                    : 1
 16x8-bit dual-port RAM                                : 2
# Adders/Subtractors                                   : 10
 1-bit adder                                           : 1
 25-bit adder                                          : 1
 6-bit adder                                           : 2
 8-bit subtractor                                      : 1
 9-bit adder                                           : 5
# Registers                                            : 9
 1-bit register                                        : 3
 2-bit register                                        : 2
 25-bit register                                       : 1
 4-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 67
 1-bit 2-to-1 multiplexer                              : 10
 2-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 4
 6-bit 5-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 50
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/mem.ngc>.
Loading core <mem> for timing and area information for instance <temp>.

Synthesizing (advanced) Unit <MEMORY_V>.
The following registers are absorbed into counter <count2>: 1 register on signal <count2>.
INFO:Xst:3231 - The small RAM <Mram_Y> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Y>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk1>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <douta<7:4>>    |          |
    |     diA            | connected to signal <_n0574>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <douta<15:12>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk1>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <douta<7:4>>    |          |
    |     diA            | connected to signal <_n0574>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <douta<11:8>>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0506> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <douta<3:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MEMORY_V> synthesized (advanced).

Synthesizing (advanced) Unit <working_clk>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <working_clk> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x16-bit single-port distributed Read Only RAM       : 1
 16x7-bit single-port distributed Read Only RAM        : 1
 16x8-bit dual-port distributed RAM                    : 2
# Adders/Subtractors                                   : 7
 6-bit adder                                           : 2
 8-bit subtractor                                      : 1
 9-bit adder                                           : 3
 9-bit adder carry in                                  : 1
# Counters                                             : 2
 1-bit up counter                                      : 1
 25-bit up counter                                     : 1
# Registers                                            : 24
 Flip-Flops                                            : 24
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 67
 1-bit 2-to-1 multiplexer                              : 10
 2-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 4
 6-bit 5-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 50
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MEMORY_V> ...
WARNING:Xst:1710 - FF/Latch <D_0> (without init value) has a constant value of 1 in block <MEMORY_V>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <working_clk> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MEMORY_V, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MEMORY_V.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 301
#      GND                         : 2
#      INV                         : 2
#      LUT1                        : 24
#      LUT2                        : 28
#      LUT3                        : 13
#      LUT4                        : 23
#      LUT5                        : 26
#      LUT6                        : 85
#      MUXCY                       : 45
#      MUXF7                       : 3
#      VCC                         : 2
#      XORCY                       : 48
# FlipFlops/Latches                : 49
#      FD                          : 39
#      FDR                         : 2
#      FDSE                        : 8
# RAMS                             : 12
#      RAM16X1D                    : 10
#      RAM32M                      : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 39
#      OBUF                        : 39

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              49  out of   4800     1%  
 Number of Slice LUTs:                  225  out of   2400     9%  
    Number used as Logic:               201  out of   2400     8%  
    Number used as Memory:               24  out of   1200     2%  
       Number used as RAM:               24

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    226
   Number with an unused Flip Flop:     177  out of    226    78%  
   Number with an unused LUT:             1  out of    226     0%  
   Number of fully used LUT-FF pairs:    48  out of    226    21%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  40  out of    102    39%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     12     8%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
random/clock                       | NONE(X_0)              | 8     |
random/clk1                        | BUFG                   | 26    |
clka                               | BUFGP                  | 27    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.723ns (Maximum Frequency: 174.724MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.880ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'random/clock'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            count2 (FF)
  Destination:       count2 (FF)
  Source Clock:      random/clock rising
  Destination Clock: random/clock rising

  Data Path: count2 to count2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  count2 (count2)
     INV:I->O              1   0.206   0.579  Mcount_count2_xor<0>11_INV_0 (Result)
     FD:D                      0.102          count2
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'random/clk1'
  Clock period: 5.723ns (frequency: 174.724MHz)
  Total number of paths / destination ports: 1446 / 31
-------------------------------------------------------------------------
Delay:               5.723ns (Levels of Logic = 4)
  Source:            Mram_mem3 (RAM)
  Destination:       Mram_mem11 (RAM)
  Source Clock:      random/clk1 rising
  Destination Clock: random/clk1 rising

  Data Path: Mram_mem3 to Mram_mem11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM16X1D:WCLK->DPO   25   0.990   1.421  Mram_mem3 (Madd_n0155_lut<1>)
     LUT3:I0->O            3   0.205   0.651  Mmux__n03192031 (Mmux__n0319203)
     LUT6:I5->O            1   0.205   0.580  Mmux__n03192022 (Mmux__n03192022)
     LUT5:I4->O            2   0.205   0.617  Mmux__n03192023 (Mmux__n03192023)
     LUT6:I5->O            2   0.205   0.616  _n0574<5> (_n0574<5>)
     RAM32M:DIB1               0.028          Mram_mem11
    ----------------------------------------
    Total                      5.723ns (1.838ns logic, 3.885ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clka'
  Clock period: 3.774ns (frequency: 264.995MHz)
  Total number of paths / destination ports: 385 / 29
-------------------------------------------------------------------------
Delay:               3.774ns (Levels of Logic = 2)
  Source:            random/counter_4 (FF)
  Destination:       random/clk1 (FF)
  Source Clock:      clka rising
  Destination Clock: clka rising

  Data Path: random/counter_4 to random/clk1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.048  random/counter_4 (random/counter_4)
     LUT6:I0->O            2   0.203   0.864  random/_n0020<24>1 (random/_n0020<24>)
     LUT5:I1->O            1   0.203   0.579  random/_n0025<24>1 (random/_n0025)
     FDR:R                     0.430          random/clk1
    ----------------------------------------
    Total                      3.774ns (1.283ns logic, 2.491ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'random/clock'
  Total number of paths / destination ports: 50 / 29
-------------------------------------------------------------------------
Offset:              5.880ns (Levels of Logic = 2)
  Source:            temp/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       douta<2> (PAD)
  Source Clock:      random/clock rising

  Data Path: temp/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to douta<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO2   67   1.650   1.659  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<2>)
     end scope: 'temp:douta<2>'
     OBUF:I->O                 2.571          douta_2_OBUF (douta<2>)
    ----------------------------------------
    Total                      5.880ns (4.221ns logic, 1.659ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'random/clk1'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.820ns (Levels of Logic = 1)
  Source:            address_0 (FF)
  Destination:       address<0> (PAD)
  Source Clock:      random/clk1 rising

  Data Path: address_0 to address<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   0.802  address_0 (address_0)
     OBUF:I->O                 2.571          address_0_OBUF (address<0>)
    ----------------------------------------
    Total                      3.820ns (3.018ns logic, 0.802ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clka'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.847ns (Levels of Logic = 1)
  Source:            random/clock (FF)
  Destination:       clock (PAD)
  Source Clock:      clka rising

  Data Path: random/clock to clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   0.829  random/clock (random/clock)
     OBUF:I->O                 2.571          clock_OBUF (clock)
    ----------------------------------------
    Total                      3.847ns (3.018ns logic, 0.829ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clka
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clka           |    3.774|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock random/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
random/clk1    |    5.723|         |         |         |
random/clock   |    7.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock random/clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
random/clk1    |    1.599|         |         |         |
random/clock   |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.78 secs
 
--> 

Total memory usage is 4502728 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    5 (   0 filtered)

