

================================================================
== Vitis HLS Report for 'nn_inference_Pipeline_loop13'
================================================================
* Date:           Tue Nov 25 19:16:12 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        FPGAI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  28.216 ns|     0.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.360 us|  0.360 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop1   |       10|       10|         2|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    148|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      75|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      75|    202|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_1_no_dsp_1_U369  |fcmp_32ns_32ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln95_fu_105_p2     |         +|   0|  0|  13|           4|           1|
    |and_ln97_1_fu_206_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln97_fu_200_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln95_fu_99_p2     |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln97_1_fu_170_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln97_2_fu_182_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln97_3_fu_188_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln97_fu_164_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln97_1_fu_194_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln97_fu_176_p2      |        or|   0|  0|   2|           1|           1|
    |max_idx_4_fu_215_p3    |    select|   0|  0|  32|           1|          32|
    |max_val_2_fu_223_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 148|          77|          81|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |max_idx_1_fu_52          |   9|          2|    4|          8|
    |max_idx_fu_44            |   9|          2|   32|         64|
    |max_val_fu_48            |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   74|        148|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_reg_267                |   4|   0|    4|          0|
    |max_idx_1_fu_52          |   4|   0|    4|          0|
    |max_idx_fu_44            |  32|   0|   32|          0|
    |max_val_fu_48            |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  75|   0|   75|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  nn_inference_Pipeline_loop13|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  nn_inference_Pipeline_loop13|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  nn_inference_Pipeline_loop13|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_loop13|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_loop13|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_loop13|  return value|
|temp_output3_0_address0  |  out|    4|   ap_memory|                temp_output3_0|         array|
|temp_output3_0_ce0       |  out|    1|   ap_memory|                temp_output3_0|         array|
|temp_output3_0_q0        |   in|   32|   ap_memory|                temp_output3_0|         array|
|max_idx_out              |  out|   32|      ap_vld|                   max_idx_out|       pointer|
|max_idx_out_ap_vld       |  out|    1|      ap_vld|                   max_idx_out|       pointer|
+-------------------------+-----+-----+------------+------------------------------+--------------+

