22:12:36 INFO  : Registering command handlers for SDK TCF services
22:12:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_3\lab_3.sdk\temp_xsdb_launch_script.tcl
22:12:40 INFO  : XSCT server has started successfully.
22:12:40 INFO  : Successfully done setting XSCT server connection channel  
22:12:40 INFO  : Successfully done setting SDK workspace  
22:12:40 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper.hdf.
22:26:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_3\lab_3.sdk\temp_xsdb_launch_script.tcl
22:26:05 INFO  : XSCT server has started successfully.
22:26:06 INFO  : Successfully done setting XSCT server connection channel  
22:26:06 INFO  : Successfully done setting SDK workspace  
22:26:12 INFO  : Registering command handlers for SDK TCF services
22:26:12 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper.hdf.
22:26:12 INFO  : Checking for hwspec changes in the project design_interrupt_wrapper_hw_platform_0.
17:53:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_3\lab_3.sdk\temp_xsdb_launch_script.tcl
17:53:33 INFO  : XSCT server has started successfully.
17:53:33 INFO  : Successfully done setting XSCT server connection channel  
17:53:33 INFO  : Successfully done setting SDK workspace  
17:53:39 INFO  : Registering command handlers for SDK TCF services
17:53:39 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper.hdf.
17:53:40 INFO  : Checking for hwspec changes in the project design_interrupt_wrapper_hw_platform_0.
09:25:45 INFO  : Registering command handlers for SDK TCF services
09:25:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_3\lab_3.sdk\temp_xsdb_launch_script.tcl
09:25:48 INFO  : XSCT server has started successfully.
09:25:48 INFO  : Successfully done setting XSCT server connection channel  
09:25:48 INFO  : Successfully done setting SDK workspace  
09:25:48 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper.hdf.
09:25:48 INFO  : Checking for hwspec changes in the project design_interrupt_wrapper_hw_platform_0.
09:25:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1550536201788,  Project:1550373070179
09:25:52 INFO  : The hardware specification for project 'design_interrupt_wrapper_hw_platform_0' is different from C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper.hdf.
09:25:52 INFO  : Copied contents of C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper.hdf into \design_interrupt_wrapper_hw_platform_0\system.hdf.
09:25:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:25:57 INFO  : 
09:25:59 INFO  : 
09:26:00 INFO  : Updating hardware inferred compiler options for lab_3_update.
09:26:00 INFO  : Clearing existing target manager status.
09:43:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
09:43:07 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
09:46:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
09:46:56 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
09:47:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
09:47:02 INFO  : 'fpga -state' command is executed.
09:47:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:02 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
09:47:02 INFO  : 'jtag frequency' command is executed.
09:47:02 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:47:02 INFO  : Context for 'APU' is selected.
09:47:02 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
09:47:02 INFO  : 'configparams force-mem-access 1' command is executed.
09:47:02 INFO  : Context for 'APU' is selected.
09:47:02 INFO  : 'stop' command is executed.
09:47:02 INFO  : 'ps7_init' command is executed.
09:47:02 INFO  : 'ps7_post_config' command is executed.
09:47:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:47:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:02 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:47:02 INFO  : 'configparams force-mem-access 0' command is executed.
09:47:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

09:47:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:02 INFO  : 'con' command is executed.
09:47:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

09:47:03 INFO  : Disconnected from the channel tcfchan#1.
09:47:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
09:47:30 INFO  : 'fpga -state' command is executed.
09:47:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:30 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
09:47:30 INFO  : 'jtag frequency' command is executed.
09:47:30 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:47:31 INFO  : Context for 'APU' is selected.
09:47:33 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
09:47:33 INFO  : 'configparams force-mem-access 1' command is executed.
09:47:33 INFO  : Context for 'APU' is selected.
09:47:33 INFO  : 'stop' command is executed.
09:47:34 INFO  : 'ps7_init' command is executed.
09:47:34 INFO  : 'ps7_post_config' command is executed.
09:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:34 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:47:34 INFO  : 'configparams force-mem-access 0' command is executed.
09:47:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

09:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:35 INFO  : 'con' command is executed.
09:47:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

09:47:35 INFO  : Disconnected from the channel tcfchan#2.
09:48:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
09:48:07 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
09:48:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
09:48:15 INFO  : 'fpga -state' command is executed.
09:48:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:15 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
09:48:15 INFO  : 'jtag frequency' command is executed.
09:48:15 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:48:15 INFO  : Context for 'APU' is selected.
09:48:15 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
09:48:15 INFO  : 'configparams force-mem-access 1' command is executed.
09:48:15 INFO  : Context for 'APU' is selected.
09:48:15 INFO  : 'stop' command is executed.
09:48:15 INFO  : 'ps7_init' command is executed.
09:48:15 INFO  : 'ps7_post_config' command is executed.
09:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:15 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:48:15 INFO  : 'configparams force-mem-access 0' command is executed.
09:48:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

09:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:15 INFO  : 'con' command is executed.
09:48:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

09:48:16 INFO  : Disconnected from the channel tcfchan#3.
10:04:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1550588503432,  Project:1550536201788
10:04:29 INFO  : Project design_interrupt_wrapper_hw_platform_0's source hardware specification located at C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:04:46 INFO  : Copied contents of C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper.hdf into \design_interrupt_wrapper_hw_platform_0\system.hdf.
10:04:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:04:51 INFO  : 
10:04:51 INFO  : Updating hardware inferred compiler options for lab_3.
10:04:51 INFO  : Clearing existing target manager status.
10:04:51 INFO  : Closing and re-opening the MSS file of ther project lab_3_bsp
10:04:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:04:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:19:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_3\lab_3.sdk\temp_xsdb_launch_script.tcl
10:19:21 INFO  : XSCT server has started successfully.
10:19:21 INFO  : Successfully done setting XSCT server connection channel  
10:19:22 INFO  : Successfully done setting SDK workspace  
10:19:27 INFO  : Registering command handlers for SDK TCF services
10:19:27 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper.hdf.
10:19:28 INFO  : Checking for hwspec changes in the project design_interrupt_wrapper_hw_platform_0.
10:20:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
10:20:40 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
10:21:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
10:21:03 INFO  : 'fpga -state' command is executed.
10:21:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:03 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
10:21:03 INFO  : 'jtag frequency' command is executed.
10:21:03 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:21:03 INFO  : Context for 'APU' is selected.
10:21:03 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
10:21:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:03 INFO  : Context for 'APU' is selected.
10:21:03 INFO  : 'stop' command is executed.
10:21:04 INFO  : 'ps7_init' command is executed.
10:21:04 INFO  : 'ps7_post_config' command is executed.
10:21:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:21:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:04 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:04 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:04 INFO  : 'con' command is executed.
10:21:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

10:21:04 INFO  : Disconnected from the channel tcfchan#1.
10:30:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
10:30:07 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
10:30:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
10:30:18 INFO  : 'fpga -state' command is executed.
10:30:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:18 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
10:30:18 INFO  : 'jtag frequency' command is executed.
10:30:18 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:30:18 INFO  : Context for 'APU' is selected.
10:30:18 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
10:30:18 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:18 INFO  : Context for 'APU' is selected.
10:30:18 INFO  : 'stop' command is executed.
10:30:18 INFO  : 'ps7_init' command is executed.
10:30:18 INFO  : 'ps7_post_config' command is executed.
10:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:19 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:19 INFO  : 'con' command is executed.
10:30:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

10:30:19 INFO  : Disconnected from the channel tcfchan#2.
10:34:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
10:34:37 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
10:38:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
10:38:23 INFO  : 'fpga -state' command is executed.
10:38:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:23 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
10:38:23 INFO  : 'jtag frequency' command is executed.
10:38:23 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:38:23 INFO  : Context for 'APU' is selected.
10:38:23 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
10:38:23 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:23 INFO  : Context for 'APU' is selected.
10:38:23 INFO  : 'stop' command is executed.
10:38:23 INFO  : 'ps7_init' command is executed.
10:38:23 INFO  : 'ps7_post_config' command is executed.
10:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:24 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:24 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:24 INFO  : 'con' command is executed.
10:38:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

10:38:24 INFO  : Disconnected from the channel tcfchan#3.
10:41:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
10:41:16 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
10:41:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
10:41:22 INFO  : 'fpga -state' command is executed.
10:41:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:22 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
10:41:22 INFO  : 'jtag frequency' command is executed.
10:41:22 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:41:22 INFO  : Context for 'APU' is selected.
10:41:22 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
10:41:22 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:22 INFO  : Context for 'APU' is selected.
10:41:23 INFO  : 'stop' command is executed.
10:41:23 INFO  : 'ps7_init' command is executed.
10:41:23 INFO  : 'ps7_post_config' command is executed.
10:41:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:41:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:24 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:24 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:24 INFO  : 'con' command is executed.
10:41:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

10:41:24 INFO  : Disconnected from the channel tcfchan#4.
10:43:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
10:43:31 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
10:43:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
10:43:41 INFO  : 'fpga -state' command is executed.
10:43:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:41 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
10:43:41 INFO  : 'jtag frequency' command is executed.
10:43:41 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:43:41 INFO  : Context for 'APU' is selected.
10:43:41 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
10:43:41 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:41 INFO  : Context for 'APU' is selected.
10:43:41 INFO  : 'stop' command is executed.
10:43:41 INFO  : 'ps7_init' command is executed.
10:43:41 INFO  : 'ps7_post_config' command is executed.
10:43:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:43:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:42 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:43:42 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:42 INFO  : 'con' command is executed.
10:43:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

10:43:42 INFO  : Disconnected from the channel tcfchan#5.
10:47:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
10:47:03 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
10:47:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
10:47:09 INFO  : 'fpga -state' command is executed.
10:47:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:10 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
10:47:10 INFO  : 'jtag frequency' command is executed.
10:47:10 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:47:10 INFO  : Context for 'APU' is selected.
10:47:10 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
10:47:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:10 INFO  : Context for 'APU' is selected.
10:47:10 INFO  : 'stop' command is executed.
10:47:11 INFO  : 'ps7_init' command is executed.
10:47:11 INFO  : 'ps7_post_config' command is executed.
10:47:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:47:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:11 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:11 INFO  : 'con' command is executed.
10:47:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

10:47:11 INFO  : Disconnected from the channel tcfchan#6.
10:57:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
10:57:09 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
10:57:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
10:57:19 INFO  : 'fpga -state' command is executed.
10:57:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:19 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
10:57:19 INFO  : 'jtag frequency' command is executed.
10:57:19 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:57:19 INFO  : Context for 'APU' is selected.
10:57:19 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
10:57:19 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:19 INFO  : Context for 'APU' is selected.
10:57:19 INFO  : 'stop' command is executed.
10:57:19 INFO  : 'ps7_init' command is executed.
10:57:19 INFO  : 'ps7_post_config' command is executed.
10:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:20 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:20 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:20 INFO  : 'con' command is executed.
10:57:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

10:57:20 INFO  : Disconnected from the channel tcfchan#7.
10:58:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
10:58:23 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
10:58:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
10:58:29 INFO  : 'fpga -state' command is executed.
10:58:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:30 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
10:58:30 INFO  : 'jtag frequency' command is executed.
10:58:30 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:58:30 INFO  : Context for 'APU' is selected.
10:58:30 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
10:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:30 INFO  : Context for 'APU' is selected.
10:58:30 INFO  : 'stop' command is executed.
10:58:31 INFO  : 'ps7_init' command is executed.
10:58:31 INFO  : 'ps7_post_config' command is executed.
10:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:31 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:31 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:31 INFO  : 'con' command is executed.
10:58:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

10:58:31 INFO  : Disconnected from the channel tcfchan#8.
11:02:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:02:53 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
11:03:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:03:02 INFO  : 'fpga -state' command is executed.
11:03:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:02 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:03:02 INFO  : 'jtag frequency' command is executed.
11:03:02 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:02 INFO  : Context for 'APU' is selected.
11:03:02 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
11:03:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:02 INFO  : Context for 'APU' is selected.
11:03:03 INFO  : 'stop' command is executed.
11:03:03 INFO  : 'ps7_init' command is executed.
11:03:03 INFO  : 'ps7_post_config' command is executed.
11:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:03 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:03 INFO  : 'con' command is executed.
11:03:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:03:03 INFO  : Disconnected from the channel tcfchan#9.
11:03:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:03:45 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
11:03:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:03:51 INFO  : 'fpga -state' command is executed.
11:03:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:51 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:03:51 INFO  : 'jtag frequency' command is executed.
11:03:51 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:52 INFO  : Context for 'APU' is selected.
11:03:52 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
11:03:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:52 INFO  : Context for 'APU' is selected.
11:03:52 INFO  : 'stop' command is executed.
11:03:53 INFO  : 'ps7_init' command is executed.
11:03:53 INFO  : 'ps7_post_config' command is executed.
11:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:53 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:53 INFO  : 'con' command is executed.
11:03:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:03:53 INFO  : Disconnected from the channel tcfchan#10.
11:05:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:05:08 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
11:05:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:05:32 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
11:05:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:05:38 INFO  : 'fpga -state' command is executed.
11:05:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:38 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:05:38 INFO  : 'jtag frequency' command is executed.
11:05:38 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:05:38 INFO  : Context for 'APU' is selected.
11:05:38 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
11:05:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:38 INFO  : Context for 'APU' is selected.
11:05:38 INFO  : 'stop' command is executed.
11:05:38 INFO  : 'ps7_init' command is executed.
11:05:38 INFO  : 'ps7_post_config' command is executed.
11:05:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:05:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:38 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:38 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:39 INFO  : 'con' command is executed.
11:05:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:05:39 INFO  : Disconnected from the channel tcfchan#11.
11:06:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:06:36 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
11:06:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:06:51 INFO  : 'fpga -state' command is executed.
11:06:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:51 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:06:51 INFO  : 'jtag frequency' command is executed.
11:06:51 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:51 INFO  : Context for 'APU' is selected.
11:06:51 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
11:06:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:51 INFO  : Context for 'APU' is selected.
11:06:51 INFO  : 'stop' command is executed.
11:06:52 INFO  : 'ps7_init' command is executed.
11:06:52 INFO  : 'ps7_post_config' command is executed.
11:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:52 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:52 INFO  : 'con' command is executed.
11:06:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:06:52 INFO  : Disconnected from the channel tcfchan#12.
11:08:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:08:11 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
11:08:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:08:20 INFO  : 'fpga -state' command is executed.
11:08:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:20 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:08:20 INFO  : 'jtag frequency' command is executed.
11:08:20 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:08:20 INFO  : Context for 'APU' is selected.
11:08:20 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
11:08:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:21 INFO  : Context for 'APU' is selected.
11:08:21 INFO  : 'stop' command is executed.
11:08:21 INFO  : 'ps7_init' command is executed.
11:08:21 INFO  : 'ps7_post_config' command is executed.
11:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:21 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:21 INFO  : 'con' command is executed.
11:08:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:08:21 INFO  : Disconnected from the channel tcfchan#13.
11:08:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:08:42 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
11:08:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:08:48 INFO  : 'fpga -state' command is executed.
11:08:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:48 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:08:48 INFO  : 'jtag frequency' command is executed.
11:08:48 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:08:49 INFO  : Context for 'APU' is selected.
11:08:49 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
11:08:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:49 INFO  : Context for 'APU' is selected.
11:08:49 INFO  : 'stop' command is executed.
11:08:49 INFO  : 'ps7_init' command is executed.
11:08:49 INFO  : 'ps7_post_config' command is executed.
11:08:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:08:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:49 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:49 INFO  : 'con' command is executed.
11:08:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:08:49 INFO  : Disconnected from the channel tcfchan#14.
11:11:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:11:15 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
11:11:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:11:23 INFO  : 'fpga -state' command is executed.
11:11:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:23 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:11:23 INFO  : 'jtag frequency' command is executed.
11:11:23 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:11:23 INFO  : Context for 'APU' is selected.
11:11:23 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
11:11:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:23 INFO  : Context for 'APU' is selected.
11:11:23 INFO  : 'stop' command is executed.
11:11:24 INFO  : 'ps7_init' command is executed.
11:11:24 INFO  : 'ps7_post_config' command is executed.
11:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:24 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:24 INFO  : 'con' command is executed.
11:11:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:11:24 INFO  : Disconnected from the channel tcfchan#15.
11:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:14:00 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
11:14:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:14:09 INFO  : 'fpga -state' command is executed.
11:14:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:10 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:14:10 INFO  : 'jtag frequency' command is executed.
11:14:10 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:14:10 INFO  : Context for 'APU' is selected.
11:14:10 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
11:14:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:10 INFO  : Context for 'APU' is selected.
11:14:10 INFO  : 'stop' command is executed.
11:14:10 INFO  : 'ps7_init' command is executed.
11:14:10 INFO  : 'ps7_post_config' command is executed.
11:14:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:14:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:10 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:10 INFO  : 'con' command is executed.
11:14:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:14:10 INFO  : Disconnected from the channel tcfchan#16.
11:14:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:14:32 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
11:14:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:14:38 INFO  : 'fpga -state' command is executed.
11:14:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:38 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:14:38 INFO  : 'jtag frequency' command is executed.
11:14:38 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:14:38 INFO  : Context for 'APU' is selected.
11:14:38 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
11:14:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:38 INFO  : Context for 'APU' is selected.
11:14:39 INFO  : 'stop' command is executed.
11:14:39 INFO  : 'ps7_init' command is executed.
11:14:39 INFO  : 'ps7_post_config' command is executed.
11:14:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:14:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:40 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:40 INFO  : 'con' command is executed.
11:14:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:14:40 INFO  : Disconnected from the channel tcfchan#17.
11:16:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:16:05 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
11:16:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:16:10 INFO  : 'fpga -state' command is executed.
11:16:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:11 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:16:11 INFO  : 'jtag frequency' command is executed.
11:16:11 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:16:11 INFO  : Context for 'APU' is selected.
11:16:11 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
11:16:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:11 INFO  : Context for 'APU' is selected.
11:16:11 INFO  : 'stop' command is executed.
11:16:12 INFO  : 'ps7_init' command is executed.
11:16:12 INFO  : 'ps7_post_config' command is executed.
11:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:13 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:13 INFO  : 'con' command is executed.
11:16:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:16:13 INFO  : Disconnected from the channel tcfchan#18.
11:43:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:01:59 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
12:02:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:02:08 INFO  : 'fpga -state' command is executed.
12:02:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:08 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
12:02:08 INFO  : 'jtag frequency' command is executed.
12:02:08 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:02:08 INFO  : Context for 'APU' is selected.
12:02:09 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
12:02:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:09 INFO  : Context for 'APU' is selected.
12:02:09 INFO  : 'stop' command is executed.
12:02:09 INFO  : 'ps7_init' command is executed.
12:02:09 INFO  : 'ps7_post_config' command is executed.
12:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:09 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:09 INFO  : 'con' command is executed.
12:02:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

12:02:09 INFO  : Disconnected from the channel tcfchan#19.
12:05:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:05:05 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
12:05:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:05:14 INFO  : 'fpga -state' command is executed.
12:05:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:14 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
12:05:14 INFO  : 'jtag frequency' command is executed.
12:05:14 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:05:14 INFO  : Context for 'APU' is selected.
12:05:14 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
12:05:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:14 INFO  : Context for 'APU' is selected.
12:05:14 INFO  : 'stop' command is executed.
12:05:15 INFO  : 'ps7_init' command is executed.
12:05:15 INFO  : 'ps7_post_config' command is executed.
12:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:15 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:15 INFO  : 'con' command is executed.
12:05:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

12:05:15 INFO  : Disconnected from the channel tcfchan#20.
12:06:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:06:12 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
12:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:06:20 INFO  : 'fpga -state' command is executed.
12:06:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:20 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
12:06:20 INFO  : 'jtag frequency' command is executed.
12:06:20 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:06:20 INFO  : Context for 'APU' is selected.
12:06:20 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
12:06:20 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:20 INFO  : Context for 'APU' is selected.
12:06:20 INFO  : 'stop' command is executed.
12:06:20 INFO  : 'ps7_init' command is executed.
12:06:20 INFO  : 'ps7_post_config' command is executed.
12:06:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:06:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:20 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:21 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:21 INFO  : 'con' command is executed.
12:06:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

12:06:21 INFO  : Disconnected from the channel tcfchan#21.
12:07:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:07:12 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
12:07:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:07:19 INFO  : 'fpga -state' command is executed.
12:07:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:20 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
12:07:20 INFO  : 'jtag frequency' command is executed.
12:07:20 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:07:20 INFO  : Context for 'APU' is selected.
12:07:20 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
12:07:20 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:20 INFO  : Context for 'APU' is selected.
12:07:20 INFO  : 'stop' command is executed.
12:07:20 INFO  : 'ps7_init' command is executed.
12:07:20 INFO  : 'ps7_post_config' command is executed.
12:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:20 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:20 INFO  : 'con' command is executed.
12:07:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

12:07:20 INFO  : Disconnected from the channel tcfchan#22.
12:08:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:08:17 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
12:08:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:08:25 INFO  : 'fpga -state' command is executed.
12:08:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:25 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
12:08:25 INFO  : 'jtag frequency' command is executed.
12:08:25 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:08:25 INFO  : Context for 'APU' is selected.
12:08:25 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
12:08:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:25 INFO  : Context for 'APU' is selected.
12:08:25 INFO  : 'stop' command is executed.
12:08:25 INFO  : 'ps7_init' command is executed.
12:08:25 INFO  : 'ps7_post_config' command is executed.
12:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:26 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:26 INFO  : 'con' command is executed.
12:08:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

12:08:26 INFO  : Disconnected from the channel tcfchan#23.
12:09:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:09:14 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
12:09:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:09:21 INFO  : 'fpga -state' command is executed.
12:09:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:21 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
12:09:21 INFO  : 'jtag frequency' command is executed.
12:09:21 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:09:21 INFO  : Context for 'APU' is selected.
12:09:21 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
12:09:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:21 INFO  : Context for 'APU' is selected.
12:09:21 INFO  : 'stop' command is executed.
12:09:21 INFO  : 'ps7_init' command is executed.
12:09:21 INFO  : 'ps7_post_config' command is executed.
12:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:22 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:09:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:22 INFO  : 'con' command is executed.
12:09:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

12:09:22 INFO  : Disconnected from the channel tcfchan#24.
12:09:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:09:47 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
12:09:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:09:53 INFO  : 'fpga -state' command is executed.
12:09:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:53 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
12:09:53 INFO  : 'jtag frequency' command is executed.
12:09:53 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:09:54 INFO  : Context for 'APU' is selected.
12:09:54 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
12:09:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:54 INFO  : Context for 'APU' is selected.
12:09:55 INFO  : 'stop' command is executed.
12:09:55 INFO  : 'ps7_init' command is executed.
12:09:55 INFO  : 'ps7_post_config' command is executed.
12:09:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:09:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:55 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:09:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:09:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:55 INFO  : 'con' command is executed.
12:09:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

12:09:55 INFO  : Disconnected from the channel tcfchan#25.
12:13:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:13:47 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
12:13:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:13:56 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
12:14:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:14:02 INFO  : 'fpga -state' command is executed.
12:14:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:02 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
12:14:02 INFO  : 'jtag frequency' command is executed.
12:14:02 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:14:02 INFO  : Context for 'APU' is selected.
12:14:02 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
12:14:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:02 INFO  : Context for 'APU' is selected.
12:14:03 INFO  : 'stop' command is executed.
12:14:03 INFO  : 'ps7_init' command is executed.
12:14:03 INFO  : 'ps7_post_config' command is executed.
12:14:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:14:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:04 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:05 INFO  : 'con' command is executed.
12:14:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

12:14:05 INFO  : Disconnected from the channel tcfchan#26.
12:17:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:17:26 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
12:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:18:33 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
12:18:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:18:41 INFO  : 'fpga -state' command is executed.
12:18:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:42 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
12:18:42 INFO  : 'jtag frequency' command is executed.
12:18:42 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:18:42 INFO  : Context for 'APU' is selected.
12:18:42 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
12:18:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:42 INFO  : Context for 'APU' is selected.
12:18:42 INFO  : 'stop' command is executed.
12:18:42 INFO  : 'ps7_init' command is executed.
12:18:42 INFO  : 'ps7_post_config' command is executed.
12:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:42 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:42 INFO  : 'con' command is executed.
12:18:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

12:18:42 INFO  : Disconnected from the channel tcfchan#27.
12:20:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:20:42 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
12:20:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:20:50 INFO  : 'fpga -state' command is executed.
12:20:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:50 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
12:20:50 INFO  : 'jtag frequency' command is executed.
12:20:50 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:20:50 INFO  : Context for 'APU' is selected.
12:20:50 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
12:20:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:50 INFO  : Context for 'APU' is selected.
12:20:50 INFO  : 'stop' command is executed.
12:20:51 INFO  : 'ps7_init' command is executed.
12:20:51 INFO  : 'ps7_post_config' command is executed.
12:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:51 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:20:51 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:51 INFO  : 'con' command is executed.
12:20:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

12:20:51 INFO  : Disconnected from the channel tcfchan#28.
12:23:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:23:14 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
12:23:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:23:20 INFO  : 'fpga -state' command is executed.
12:23:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:20 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
12:23:20 INFO  : 'jtag frequency' command is executed.
12:23:20 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:23:20 INFO  : Context for 'APU' is selected.
12:23:20 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
12:23:20 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:20 INFO  : Context for 'APU' is selected.
12:23:21 INFO  : 'stop' command is executed.
12:23:21 INFO  : 'ps7_init' command is executed.
12:23:21 INFO  : 'ps7_post_config' command is executed.
12:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:21 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:21 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:21 INFO  : 'con' command is executed.
12:23:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

12:23:21 INFO  : Disconnected from the channel tcfchan#29.
12:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:25:51 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
12:25:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:25:56 INFO  : 'fpga -state' command is executed.
12:25:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:57 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
12:25:57 INFO  : 'jtag frequency' command is executed.
12:25:57 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:25:57 INFO  : Context for 'APU' is selected.
12:25:57 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
12:25:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:57 INFO  : Context for 'APU' is selected.
12:25:57 INFO  : 'stop' command is executed.
12:25:58 INFO  : 'ps7_init' command is executed.
12:25:58 INFO  : 'ps7_post_config' command is executed.
12:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:59 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:59 INFO  : 'con' command is executed.
12:25:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

12:25:59 INFO  : Disconnected from the channel tcfchan#30.
12:26:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:26:56 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
12:27:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:27:21 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
12:27:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:27:25 INFO  : 'fpga -state' command is executed.
12:27:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:26 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
12:27:26 INFO  : 'jtag frequency' command is executed.
12:27:26 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:27:26 INFO  : Context for 'APU' is selected.
12:27:26 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
12:27:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:26 INFO  : Context for 'APU' is selected.
12:27:26 INFO  : 'stop' command is executed.
12:27:26 INFO  : 'ps7_init' command is executed.
12:27:26 INFO  : 'ps7_post_config' command is executed.
12:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:26 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:26 INFO  : 'con' command is executed.
12:27:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

12:27:26 INFO  : Disconnected from the channel tcfchan#31.
15:08:58 INFO  : Registering command handlers for SDK TCF services
15:08:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_3\lab_3.sdk\temp_xsdb_launch_script.tcl
15:09:01 INFO  : XSCT server has started successfully.
15:09:01 INFO  : Successfully done setting XSCT server connection channel  
15:09:01 INFO  : Successfully done setting SDK workspace  
15:09:01 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper.hdf.
15:09:01 INFO  : Checking for hwspec changes in the project design_interrupt_wrapper_hw_platform_0.
15:18:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:18:25 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
15:18:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:18:34 INFO  : 'fpga -state' command is executed.
15:18:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:34 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
15:18:34 INFO  : 'jtag frequency' command is executed.
15:18:34 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:34 INFO  : Context for 'APU' is selected.
15:18:34 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
15:18:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:34 INFO  : Context for 'APU' is selected.
15:18:34 INFO  : 'stop' command is executed.
15:18:35 INFO  : 'ps7_init' command is executed.
15:18:35 INFO  : 'ps7_post_config' command is executed.
15:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:35 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:35 INFO  : 'con' command is executed.
15:18:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

15:18:35 INFO  : Disconnected from the channel tcfchan#1.
15:20:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:20:26 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
15:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:20:40 INFO  : 'fpga -state' command is executed.
15:20:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:40 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
15:20:40 INFO  : 'jtag frequency' command is executed.
15:20:40 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:40 INFO  : Context for 'APU' is selected.
15:20:41 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
15:20:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:41 INFO  : Context for 'APU' is selected.
15:20:41 INFO  : 'stop' command is executed.
15:20:41 INFO  : 'ps7_init' command is executed.
15:20:41 INFO  : 'ps7_post_config' command is executed.
15:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:41 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:41 INFO  : 'con' command is executed.
15:20:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

15:20:41 INFO  : Disconnected from the channel tcfchan#2.
15:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:21:46 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
15:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:21:54 INFO  : 'fpga -state' command is executed.
15:21:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:54 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
15:21:54 INFO  : 'jtag frequency' command is executed.
15:21:54 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:54 INFO  : Context for 'APU' is selected.
15:21:54 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
15:21:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:54 INFO  : Context for 'APU' is selected.
15:21:54 INFO  : 'stop' command is executed.
15:21:54 INFO  : 'ps7_init' command is executed.
15:21:54 INFO  : 'ps7_post_config' command is executed.
15:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:55 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:55 INFO  : 'con' command is executed.
15:21:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

15:21:55 INFO  : Disconnected from the channel tcfchan#3.
15:23:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:23:35 INFO  : 'fpga -state' command is executed.
15:23:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:36 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
15:23:36 INFO  : 'jtag frequency' command is executed.
15:23:36 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:36 INFO  : Context for 'APU' is selected.
15:23:38 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
15:23:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:38 INFO  : Context for 'APU' is selected.
15:23:38 INFO  : 'stop' command is executed.
15:23:40 INFO  : 'ps7_init' command is executed.
15:23:40 INFO  : 'ps7_post_config' command is executed.
15:23:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:41 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:41 INFO  : 'con' command is executed.
15:23:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

15:23:41 INFO  : Disconnected from the channel tcfchan#4.
15:25:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:25:36 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
15:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:25:42 INFO  : 'fpga -state' command is executed.
15:25:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:42 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
15:25:42 INFO  : 'jtag frequency' command is executed.
15:25:42 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:42 INFO  : Context for 'APU' is selected.
15:25:42 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
15:25:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:42 INFO  : Context for 'APU' is selected.
15:25:42 INFO  : 'stop' command is executed.
15:25:43 INFO  : 'ps7_init' command is executed.
15:25:43 INFO  : 'ps7_post_config' command is executed.
15:25:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:25:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:43 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:43 INFO  : 'con' command is executed.
15:25:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

15:25:43 INFO  : Disconnected from the channel tcfchan#5.
15:25:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:26:00 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
15:26:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:26:06 INFO  : 'fpga -state' command is executed.
15:26:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:06 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
15:26:06 INFO  : 'jtag frequency' command is executed.
15:26:06 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:06 INFO  : Context for 'APU' is selected.
15:26:06 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
15:26:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:06 INFO  : Context for 'APU' is selected.
15:26:06 INFO  : 'stop' command is executed.
15:26:06 INFO  : 'ps7_init' command is executed.
15:26:06 INFO  : 'ps7_post_config' command is executed.
15:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:07 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:07 INFO  : 'con' command is executed.
15:26:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

15:26:07 INFO  : Disconnected from the channel tcfchan#6.
15:26:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:26:53 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
15:26:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:26:58 INFO  : 'fpga -state' command is executed.
15:26:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:59 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
15:26:59 INFO  : 'jtag frequency' command is executed.
15:26:59 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:59 INFO  : Context for 'APU' is selected.
15:26:59 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
15:26:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:59 INFO  : Context for 'APU' is selected.
15:26:59 INFO  : 'stop' command is executed.
15:26:59 INFO  : 'ps7_init' command is executed.
15:26:59 INFO  : 'ps7_post_config' command is executed.
15:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:59 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:59 INFO  : 'con' command is executed.
15:26:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

15:26:59 INFO  : Disconnected from the channel tcfchan#7.
15:27:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:27:57 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
15:28:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:28:02 INFO  : 'fpga -state' command is executed.
15:28:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:02 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
15:28:02 INFO  : 'jtag frequency' command is executed.
15:28:02 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:02 INFO  : Context for 'APU' is selected.
15:28:02 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
15:28:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:02 INFO  : Context for 'APU' is selected.
15:28:02 INFO  : 'stop' command is executed.
15:28:03 INFO  : 'ps7_init' command is executed.
15:28:03 INFO  : 'ps7_post_config' command is executed.
15:28:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:03 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:03 INFO  : 'con' command is executed.
15:28:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

15:28:03 INFO  : Disconnected from the channel tcfchan#8.
15:28:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:28:25 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
15:28:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
15:28:31 INFO  : 'fpga -state' command is executed.
15:28:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:31 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
15:28:31 INFO  : 'jtag frequency' command is executed.
15:28:31 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:31 INFO  : Context for 'APU' is selected.
15:28:31 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
15:28:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:32 INFO  : Context for 'APU' is selected.
15:28:32 INFO  : 'stop' command is executed.
15:28:32 INFO  : 'ps7_init' command is executed.
15:28:32 INFO  : 'ps7_post_config' command is executed.
15:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:33 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:33 INFO  : 'con' command is executed.
15:28:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

15:28:33 INFO  : Disconnected from the channel tcfchan#9.
16:01:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:01:34 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
16:01:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:01:41 INFO  : 'fpga -state' command is executed.
16:01:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:42 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:01:42 INFO  : 'jtag frequency' command is executed.
16:01:42 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:42 INFO  : Context for 'APU' is selected.
16:01:42 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
16:01:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:42 INFO  : Context for 'APU' is selected.
16:01:42 INFO  : 'stop' command is executed.
16:01:42 INFO  : 'ps7_init' command is executed.
16:01:42 INFO  : 'ps7_post_config' command is executed.
16:01:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:42 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:42 INFO  : 'con' command is executed.
16:01:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:01:43 INFO  : Disconnected from the channel tcfchan#10.
16:02:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:02:25 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
16:02:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:02:32 INFO  : 'fpga -state' command is executed.
16:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:32 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:02:32 INFO  : 'jtag frequency' command is executed.
16:02:32 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:32 INFO  : Context for 'APU' is selected.
16:02:33 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
16:02:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:33 INFO  : Context for 'APU' is selected.
16:02:33 INFO  : 'stop' command is executed.
16:02:33 INFO  : 'ps7_init' command is executed.
16:02:33 INFO  : 'ps7_post_config' command is executed.
16:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:33 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:33 INFO  : 'con' command is executed.
16:02:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:02:33 INFO  : Disconnected from the channel tcfchan#11.
16:05:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:05:47 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
16:05:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:05:53 INFO  : 'fpga -state' command is executed.
16:05:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:53 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:05:53 INFO  : 'jtag frequency' command is executed.
16:05:53 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:53 INFO  : Context for 'APU' is selected.
16:05:53 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
16:05:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:53 INFO  : Context for 'APU' is selected.
16:05:54 INFO  : 'stop' command is executed.
16:05:54 INFO  : 'ps7_init' command is executed.
16:05:54 INFO  : 'ps7_post_config' command is executed.
16:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:55 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:55 INFO  : 'con' command is executed.
16:05:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:05:55 INFO  : Disconnected from the channel tcfchan#12.
16:10:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:10:25 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
16:10:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:10:31 INFO  : 'fpga -state' command is executed.
16:10:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:32 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:10:32 INFO  : 'jtag frequency' command is executed.
16:10:32 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:32 INFO  : Context for 'APU' is selected.
16:10:32 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
16:10:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:32 INFO  : Context for 'APU' is selected.
16:10:32 INFO  : 'stop' command is executed.
16:10:33 INFO  : 'ps7_init' command is executed.
16:10:33 INFO  : 'ps7_post_config' command is executed.
16:10:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:34 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:34 INFO  : 'con' command is executed.
16:10:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:10:34 INFO  : Disconnected from the channel tcfchan#13.
16:33:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:33:15 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
16:33:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:33:22 INFO  : 'fpga -state' command is executed.
16:33:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:22 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:33:22 INFO  : 'jtag frequency' command is executed.
16:33:22 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:23 INFO  : Context for 'APU' is selected.
16:33:23 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
16:33:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:23 INFO  : Context for 'APU' is selected.
16:33:23 INFO  : 'stop' command is executed.
16:33:23 INFO  : 'ps7_init' command is executed.
16:33:23 INFO  : 'ps7_post_config' command is executed.
16:33:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:33:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:23 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:23 INFO  : 'con' command is executed.
16:33:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:33:23 INFO  : Disconnected from the channel tcfchan#14.
16:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:34:46 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
16:34:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:34:52 INFO  : 'fpga -state' command is executed.
16:34:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:53 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:34:53 INFO  : 'jtag frequency' command is executed.
16:34:53 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:53 INFO  : Context for 'APU' is selected.
16:34:53 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
16:34:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:53 INFO  : Context for 'APU' is selected.
16:34:53 INFO  : 'stop' command is executed.
16:34:54 INFO  : 'ps7_init' command is executed.
16:34:54 INFO  : 'ps7_post_config' command is executed.
16:34:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:34:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:54 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:54 INFO  : 'con' command is executed.
16:34:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:34:54 INFO  : Disconnected from the channel tcfchan#15.
16:35:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:35:24 INFO  : 'fpga -state' command is executed.
16:35:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:25 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:35:25 INFO  : 'jtag frequency' command is executed.
16:35:25 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:25 INFO  : Context for 'APU' is selected.
16:35:27 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
16:35:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:28 INFO  : Context for 'APU' is selected.
16:35:28 INFO  : 'stop' command is executed.
16:35:29 INFO  : 'ps7_init' command is executed.
16:35:29 INFO  : 'ps7_post_config' command is executed.
16:35:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:35:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:30 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:30 INFO  : 'con' command is executed.
16:35:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:35:30 INFO  : Disconnected from the channel tcfchan#16.
16:49:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:49:08 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
16:49:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:49:13 INFO  : 'fpga -state' command is executed.
16:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:13 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:49:13 INFO  : 'jtag frequency' command is executed.
16:49:13 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:13 INFO  : Context for 'APU' is selected.
16:49:13 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
16:49:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:13 INFO  : Context for 'APU' is selected.
16:49:14 INFO  : 'stop' command is executed.
16:49:14 INFO  : 'ps7_init' command is executed.
16:49:14 INFO  : 'ps7_post_config' command is executed.
16:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:16 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/jess_testing_lab3/Debug/jess_testing_lab3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/jess_testing_lab3/Debug/jess_testing_lab3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:16 INFO  : 'con' command is executed.
16:49:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:49:16 INFO  : Disconnected from the channel tcfchan#17.
16:51:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:51:06 ERROR : 'fpga -file C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit' is cancelled.
16:51:06 INFO  : Issued abort command to xsdb.
16:52:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:52:46 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
16:52:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:52:54 INFO  : 'fpga -state' command is executed.
16:52:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:54 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:52:54 INFO  : 'jtag frequency' command is executed.
16:52:54 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:52:54 INFO  : Context for 'APU' is selected.
16:52:54 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
16:52:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:54 INFO  : Context for 'APU' is selected.
16:52:54 INFO  : 'stop' command is executed.
16:52:54 INFO  : 'ps7_init' command is executed.
16:52:54 INFO  : 'ps7_post_config' command is executed.
16:52:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:52:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:55 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/jess_testing_lab3/Debug/jess_testing_lab3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/jess_testing_lab3/Debug/jess_testing_lab3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:55 INFO  : 'con' command is executed.
16:52:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:52:55 INFO  : Disconnected from the channel tcfchan#18.
16:58:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:58:28 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
16:58:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
16:58:38 INFO  : 'fpga -state' command is executed.
16:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:38 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
16:58:38 INFO  : 'jtag frequency' command is executed.
16:58:38 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:38 INFO  : Context for 'APU' is selected.
16:58:38 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
16:58:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:38 INFO  : Context for 'APU' is selected.
16:58:39 INFO  : 'stop' command is executed.
16:58:39 INFO  : 'ps7_init' command is executed.
16:58:39 INFO  : 'ps7_post_config' command is executed.
16:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:39 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:39 INFO  : 'con' command is executed.
16:58:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

16:58:39 INFO  : Disconnected from the channel tcfchan#19.
17:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:05:11 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
17:05:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:05:17 INFO  : 'fpga -state' command is executed.
17:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:17 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
17:05:17 INFO  : 'jtag frequency' command is executed.
17:05:17 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:17 INFO  : Context for 'APU' is selected.
17:05:18 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
17:05:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:18 INFO  : Context for 'APU' is selected.
17:05:18 INFO  : 'stop' command is executed.
17:05:19 INFO  : 'ps7_init' command is executed.
17:05:19 INFO  : 'ps7_post_config' command is executed.
17:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:19 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:19 INFO  : 'con' command is executed.
17:05:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

17:05:19 INFO  : Disconnected from the channel tcfchan#20.
17:09:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:09:14 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
17:09:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:09:20 INFO  : 'fpga -state' command is executed.
17:09:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:20 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
17:09:20 INFO  : 'jtag frequency' command is executed.
17:09:20 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:20 INFO  : Context for 'APU' is selected.
17:09:20 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
17:09:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:20 INFO  : Context for 'APU' is selected.
17:09:20 INFO  : 'stop' command is executed.
17:09:21 INFO  : 'ps7_init' command is executed.
17:09:21 INFO  : 'ps7_post_config' command is executed.
17:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:21 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:21 INFO  : 'con' command is executed.
17:09:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

17:09:21 INFO  : Disconnected from the channel tcfchan#21.
17:10:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:10:16 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
17:10:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
17:10:23 INFO  : 'fpga -state' command is executed.
17:10:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:23 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
17:10:23 INFO  : 'jtag frequency' command is executed.
17:10:23 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:23 INFO  : Context for 'APU' is selected.
17:10:24 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
17:10:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:24 INFO  : Context for 'APU' is selected.
17:10:24 INFO  : 'stop' command is executed.
17:10:24 INFO  : 'ps7_init' command is executed.
17:10:24 INFO  : 'ps7_post_config' command is executed.
17:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:24 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:24 INFO  : 'con' command is executed.
17:10:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

17:10:24 INFO  : Disconnected from the channel tcfchan#22.
18:25:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
18:25:28 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
18:25:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
18:25:36 INFO  : 'fpga -state' command is executed.
18:25:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:36 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
18:25:36 INFO  : 'jtag frequency' command is executed.
18:25:36 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:36 INFO  : Context for 'APU' is selected.
18:25:36 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
18:25:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:37 INFO  : Context for 'APU' is selected.
18:25:37 INFO  : 'stop' command is executed.
18:25:37 INFO  : 'ps7_init' command is executed.
18:25:37 INFO  : 'ps7_post_config' command is executed.
18:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:37 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:37 INFO  : 'con' command is executed.
18:25:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

18:25:37 INFO  : Disconnected from the channel tcfchan#23.
18:28:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
18:28:49 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
18:28:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
18:28:56 INFO  : 'fpga -state' command is executed.
18:28:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:56 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
18:28:56 INFO  : 'jtag frequency' command is executed.
18:28:56 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:57 INFO  : Context for 'APU' is selected.
18:28:57 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
18:28:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:57 INFO  : Context for 'APU' is selected.
18:28:57 INFO  : 'stop' command is executed.
18:28:57 INFO  : 'ps7_init' command is executed.
18:28:57 INFO  : 'ps7_post_config' command is executed.
18:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:58 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/jess_testing_lab3/Debug/jess_testing_lab3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/jess_testing_lab3/Debug/jess_testing_lab3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:58 INFO  : 'con' command is executed.
18:28:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

18:28:58 INFO  : Disconnected from the channel tcfchan#24.
19:21:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:21:27 INFO  : 'fpga -state' command is executed.
19:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:21:39 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
19:21:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:21:49 INFO  : 'fpga -state' command is executed.
19:21:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:49 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:21:49 INFO  : 'jtag frequency' command is executed.
19:21:49 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:21:49 INFO  : Context for 'APU' is selected.
19:21:49 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
19:21:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:49 INFO  : Context for 'APU' is selected.
19:21:49 INFO  : 'stop' command is executed.
19:21:50 INFO  : 'ps7_init' command is executed.
19:21:50 INFO  : 'ps7_post_config' command is executed.
19:21:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:21:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:50 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/jess_testing_lab3/Debug/jess_testing_lab3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/jess_testing_lab3/Debug/jess_testing_lab3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:50 INFO  : 'con' command is executed.
19:21:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:21:50 INFO  : Disconnected from the channel tcfchan#25.
19:27:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:27:15 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
19:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:27:21 INFO  : 'fpga -state' command is executed.
19:27:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:21 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:27:21 INFO  : 'jtag frequency' command is executed.
19:27:21 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:21 INFO  : Context for 'APU' is selected.
19:27:22 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
19:27:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:22 INFO  : Context for 'APU' is selected.
19:27:23 INFO  : 'stop' command is executed.
19:27:24 INFO  : 'ps7_init' command is executed.
19:27:24 INFO  : 'ps7_post_config' command is executed.
19:27:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:27 ERROR : Memory write error at 0x100000. AP transaction timeout
19:27:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
----------------End of Script----------------

19:27:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:27:38 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
19:27:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:27:44 INFO  : 'fpga -state' command is executed.
19:27:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:44 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:27:44 INFO  : 'jtag frequency' command is executed.
19:27:44 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:44 INFO  : Context for 'APU' is selected.
19:27:44 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
19:27:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:44 INFO  : Context for 'APU' is selected.
19:27:44 INFO  : 'stop' command is executed.
19:27:45 INFO  : 'ps7_init' command is executed.
19:27:45 INFO  : 'ps7_post_config' command is executed.
19:27:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:45 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:45 INFO  : 'con' command is executed.
19:27:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:27:45 INFO  : Disconnected from the channel tcfchan#26.
19:28:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:28:08 INFO  : 'fpga -state' command is executed.
19:28:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:08 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:28:08 INFO  : 'jtag frequency' command is executed.
19:28:08 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:28:09 INFO  : Context for 'APU' is selected.
19:28:11 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
19:28:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:12 INFO  : Context for 'APU' is selected.
19:28:12 INFO  : 'stop' command is executed.
19:28:12 INFO  : 'ps7_init' command is executed.
19:28:12 INFO  : 'ps7_post_config' command is executed.
19:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:14 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:14 INFO  : 'con' command is executed.
19:28:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:28:14 INFO  : Disconnected from the channel tcfchan#27.
21:55:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:55:58 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
21:57:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:57:27 INFO  : 'fpga -state' command is executed.
21:57:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:27 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:57:27 INFO  : 'jtag frequency' command is executed.
21:57:27 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:27 INFO  : Context for 'APU' is selected.
21:57:27 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
21:57:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:27 INFO  : Context for 'APU' is selected.
21:57:27 INFO  : 'stop' command is executed.
21:57:27 INFO  : 'ps7_init' command is executed.
21:57:27 INFO  : 'ps7_post_config' command is executed.
21:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:28 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:28 INFO  : 'con' command is executed.
21:57:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:57:28 INFO  : Disconnected from the channel tcfchan#28.
22:17:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:17:08 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
22:17:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:17:15 INFO  : 'fpga -state' command is executed.
22:17:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:15 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:17:15 INFO  : 'jtag frequency' command is executed.
22:17:15 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:17:16 INFO  : Context for 'APU' is selected.
22:17:16 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
22:17:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:16 INFO  : Context for 'APU' is selected.
22:17:16 INFO  : 'stop' command is executed.
22:17:16 INFO  : 'ps7_init' command is executed.
22:17:16 INFO  : 'ps7_post_config' command is executed.
22:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:16 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:16 INFO  : 'con' command is executed.
22:17:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:17:16 INFO  : Disconnected from the channel tcfchan#29.
22:18:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:18:11 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
22:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:18:17 INFO  : 'fpga -state' command is executed.
22:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:18 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:18:18 INFO  : 'jtag frequency' command is executed.
22:18:18 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:18:18 INFO  : Context for 'APU' is selected.
22:18:18 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
22:18:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:18 INFO  : Context for 'APU' is selected.
22:18:18 INFO  : 'stop' command is executed.
22:18:19 INFO  : 'ps7_init' command is executed.
22:18:19 INFO  : 'ps7_post_config' command is executed.
22:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:19 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:19 INFO  : 'con' command is executed.
22:18:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:18:19 INFO  : Disconnected from the channel tcfchan#30.
11:34:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:35:52 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
11:36:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:36:02 INFO  : 'fpga -state' command is executed.
11:36:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:02 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:36:02 INFO  : 'jtag frequency' command is executed.
11:36:02 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:36:02 INFO  : Context for 'APU' is selected.
11:36:02 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
11:36:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:02 INFO  : Context for 'APU' is selected.
11:36:02 INFO  : 'stop' command is executed.
11:36:03 INFO  : 'ps7_init' command is executed.
11:36:03 INFO  : 'ps7_post_config' command is executed.
11:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:03 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:03 INFO  : 'con' command is executed.
11:36:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:36:03 INFO  : Disconnected from the channel tcfchan#31.
11:37:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:37:27 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
11:37:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:37:35 INFO  : 'fpga -state' command is executed.
11:37:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:35 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:37:35 INFO  : 'jtag frequency' command is executed.
11:37:35 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:37:35 INFO  : Context for 'APU' is selected.
11:37:35 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
11:37:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:35 INFO  : Context for 'APU' is selected.
11:37:35 INFO  : 'stop' command is executed.
11:37:36 INFO  : 'ps7_init' command is executed.
11:37:36 INFO  : 'ps7_post_config' command is executed.
11:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:36 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:36 INFO  : 'con' command is executed.
11:37:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:37:36 INFO  : Disconnected from the channel tcfchan#32.
11:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:39:06 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
11:39:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:39:13 INFO  : 'fpga -state' command is executed.
11:39:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:13 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:39:13 INFO  : 'jtag frequency' command is executed.
11:39:13 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:14 INFO  : Context for 'APU' is selected.
11:39:14 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
11:39:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:14 INFO  : Context for 'APU' is selected.
11:39:14 INFO  : 'stop' command is executed.
11:39:14 INFO  : 'ps7_init' command is executed.
11:39:14 INFO  : 'ps7_post_config' command is executed.
11:39:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:39:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:15 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:15 INFO  : 'con' command is executed.
11:39:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:39:15 INFO  : Disconnected from the channel tcfchan#33.
11:39:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:39:41 INFO  : 'fpga -state' command is executed.
11:39:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:42 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:39:42 INFO  : 'jtag frequency' command is executed.
11:39:42 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:42 INFO  : Context for 'APU' is selected.
11:39:45 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
11:39:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:46 INFO  : Context for 'APU' is selected.
11:39:46 INFO  : 'stop' command is executed.
11:39:46 INFO  : 'ps7_init' command is executed.
11:39:46 INFO  : 'ps7_post_config' command is executed.
11:39:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:48 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/jess_testing_lab3/Debug/jess_testing_lab3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/jess_testing_lab3/Debug/jess_testing_lab3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:49 INFO  : 'con' command is executed.
11:39:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:39:49 INFO  : Disconnected from the channel tcfchan#34.
11:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:40:08 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
11:40:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:40:17 INFO  : 'fpga -state' command is executed.
11:40:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:17 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:40:17 INFO  : 'jtag frequency' command is executed.
11:40:17 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:40:17 INFO  : Context for 'APU' is selected.
11:40:17 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
11:40:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:17 INFO  : Context for 'APU' is selected.
11:40:17 INFO  : 'stop' command is executed.
11:40:18 INFO  : 'ps7_init' command is executed.
11:40:18 INFO  : 'ps7_post_config' command is executed.
11:40:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:40:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:18 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/jess_testing_lab3/Debug/jess_testing_lab3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/jess_testing_lab3/Debug/jess_testing_lab3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:18 INFO  : 'con' command is executed.
11:40:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:40:18 INFO  : Disconnected from the channel tcfchan#35.
21:26:21 INFO  : Registering command handlers for SDK TCF services
21:26:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_3\lab_3.sdk\temp_xsdb_launch_script.tcl
21:26:26 INFO  : XSCT server has started successfully.
21:26:27 INFO  : Successfully done setting XSCT server connection channel  
21:26:27 INFO  : Successfully done setting SDK workspace  
21:26:27 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper.hdf.
21:26:27 INFO  : Checking for hwspec changes in the project design_interrupt_wrapper_hw_platform_0.
21:26:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1550801652219,  Project:1550588503432
21:26:31 INFO  : The hardware specification for project 'design_interrupt_wrapper_hw_platform_0' is different from C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper.hdf.
21:26:57 INFO  : Copied contents of C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper.hdf into \design_interrupt_wrapper_hw_platform_0\system.hdf.
21:27:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:27:34 INFO  : 
21:27:36 INFO  : 
21:27:38 INFO  : 
21:27:39 INFO  : Updating hardware inferred compiler options for jess_testing_lab3.
21:27:40 INFO  : Updating hardware inferred compiler options for lab_3.
21:27:41 INFO  : Updating hardware inferred compiler options for quiz_3.
21:27:41 INFO  : Clearing existing target manager status.
21:34:43 INFO  : Registering command handlers for SDK TCF services
21:34:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_3\lab_3.sdk\temp_xsdb_launch_script.tcl
21:34:46 INFO  : XSCT server has started successfully.
21:34:46 INFO  : Successfully done setting XSCT server connection channel  
21:34:46 INFO  : Successfully done setting SDK workspace  
21:34:46 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper.hdf.
21:34:46 INFO  : Checking for hwspec changes in the project design_interrupt_wrapper_hw_platform_0.
22:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:37:52 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
22:37:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:37:58 INFO  : 'fpga -state' command is executed.
22:37:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:59 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:37:59 INFO  : 'jtag frequency' command is executed.
22:37:59 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:59 INFO  : Context for 'APU' is selected.
22:37:59 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
22:37:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:59 INFO  : Context for 'APU' is selected.
22:37:59 INFO  : 'stop' command is executed.
22:37:59 INFO  : 'ps7_init' command is executed.
22:37:59 INFO  : 'ps7_post_config' command is executed.
22:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:59 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:59 INFO  : 'con' command is executed.
22:37:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:37:59 INFO  : Disconnected from the channel tcfchan#1.
22:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:39:07 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
22:39:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:39:19 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
22:39:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:39:25 INFO  : 'fpga -state' command is executed.
22:39:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:25 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:39:25 INFO  : 'jtag frequency' command is executed.
22:39:25 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:39:25 INFO  : Context for 'APU' is selected.
22:39:25 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
22:39:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:25 INFO  : Context for 'APU' is selected.
22:39:25 INFO  : 'stop' command is executed.
22:39:25 INFO  : 'ps7_init' command is executed.
22:39:25 INFO  : 'ps7_post_config' command is executed.
22:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:25 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:25 INFO  : 'con' command is executed.
22:39:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:39:25 INFO  : Disconnected from the channel tcfchan#2.
22:48:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:48:36 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
22:48:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:48:41 INFO  : 'fpga -state' command is executed.
22:48:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:42 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:48:42 INFO  : 'jtag frequency' command is executed.
22:48:42 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:48:42 INFO  : Context for 'APU' is selected.
22:48:42 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
22:48:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:42 INFO  : Context for 'APU' is selected.
22:48:42 INFO  : 'stop' command is executed.
22:48:43 INFO  : 'ps7_init' command is executed.
22:48:43 INFO  : 'ps7_post_config' command is executed.
22:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:44 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:44 INFO  : 'con' command is executed.
22:48:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:48:44 INFO  : Disconnected from the channel tcfchan#3.
22:57:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:57:47 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
22:57:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:57:53 INFO  : 'fpga -state' command is executed.
22:57:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:53 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:57:53 INFO  : 'jtag frequency' command is executed.
22:57:53 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:57:53 INFO  : Context for 'APU' is selected.
22:57:53 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
22:57:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:54 INFO  : Context for 'APU' is selected.
22:57:54 INFO  : 'stop' command is executed.
22:57:54 INFO  : 'ps7_init' command is executed.
22:57:54 INFO  : 'ps7_post_config' command is executed.
22:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:55 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:57:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:55 INFO  : 'con' command is executed.
22:57:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:57:55 INFO  : Disconnected from the channel tcfchan#4.
22:58:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:58:31 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
23:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:03:07 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
23:03:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:03:12 INFO  : 'fpga -state' command is executed.
23:03:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:12 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:03:12 INFO  : 'jtag frequency' command is executed.
23:03:12 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:03:12 INFO  : Context for 'APU' is selected.
23:03:12 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
23:03:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:12 INFO  : Context for 'APU' is selected.
23:03:12 INFO  : 'stop' command is executed.
23:03:13 INFO  : 'ps7_init' command is executed.
23:03:13 INFO  : 'ps7_post_config' command is executed.
23:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:13 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:13 INFO  : 'con' command is executed.
23:03:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:03:13 INFO  : Disconnected from the channel tcfchan#5.
23:03:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:03:46 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
23:03:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:03:53 INFO  : 'fpga -state' command is executed.
23:03:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:53 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:03:53 INFO  : 'jtag frequency' command is executed.
23:03:53 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:03:54 INFO  : Context for 'APU' is selected.
23:03:54 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
23:03:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:54 INFO  : Context for 'APU' is selected.
23:03:54 INFO  : 'stop' command is executed.
23:03:54 INFO  : 'ps7_init' command is executed.
23:03:54 INFO  : 'ps7_post_config' command is executed.
23:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:54 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:54 INFO  : 'con' command is executed.
23:03:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:03:54 INFO  : Disconnected from the channel tcfchan#6.
23:04:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:04:41 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
23:04:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:04:48 INFO  : 'fpga -state' command is executed.
23:04:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:48 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:04:48 INFO  : 'jtag frequency' command is executed.
23:04:48 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:04:49 INFO  : Context for 'APU' is selected.
23:04:49 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
23:04:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:49 INFO  : Context for 'APU' is selected.
23:04:49 INFO  : 'stop' command is executed.
23:04:49 INFO  : 'ps7_init' command is executed.
23:04:49 INFO  : 'ps7_post_config' command is executed.
23:04:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:04:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:49 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:49 INFO  : 'con' command is executed.
23:04:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:04:49 INFO  : Disconnected from the channel tcfchan#7.
23:10:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:10:50 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
23:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:10:58 INFO  : 'fpga -state' command is executed.
23:10:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:58 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:10:58 INFO  : 'jtag frequency' command is executed.
23:10:58 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:10:58 INFO  : Context for 'APU' is selected.
23:10:58 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
23:10:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:58 INFO  : Context for 'APU' is selected.
23:10:58 INFO  : 'stop' command is executed.
23:10:58 INFO  : 'ps7_init' command is executed.
23:10:58 INFO  : 'ps7_post_config' command is executed.
23:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:59 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:10:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:59 INFO  : 'con' command is executed.
23:10:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:10:59 INFO  : Disconnected from the channel tcfchan#8.
23:12:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:12:20 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
23:12:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:12:28 INFO  : 'fpga -state' command is executed.
23:12:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:28 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:12:28 INFO  : 'jtag frequency' command is executed.
23:12:28 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:12:28 INFO  : Context for 'APU' is selected.
23:12:28 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
23:12:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:28 INFO  : Context for 'APU' is selected.
23:12:29 INFO  : 'stop' command is executed.
23:12:29 INFO  : 'ps7_init' command is executed.
23:12:29 INFO  : 'ps7_post_config' command is executed.
23:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:29 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:29 INFO  : 'con' command is executed.
23:12:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:12:29 INFO  : Disconnected from the channel tcfchan#9.
23:19:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:19:54 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
23:20:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:20:00 INFO  : 'fpga -state' command is executed.
23:20:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:00 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:20:00 INFO  : 'jtag frequency' command is executed.
23:20:00 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:20:00 INFO  : Context for 'APU' is selected.
23:20:00 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
23:20:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:01 INFO  : Context for 'APU' is selected.
23:20:01 INFO  : 'stop' command is executed.
23:20:01 INFO  : 'ps7_init' command is executed.
23:20:01 INFO  : 'ps7_post_config' command is executed.
23:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:02 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:03 INFO  : 'con' command is executed.
23:20:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:20:03 INFO  : Disconnected from the channel tcfchan#10.
23:23:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:23:58 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
19:54:05 INFO  : Registering command handlers for SDK TCF services
19:54:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_3\lab_3.sdk\temp_xsdb_launch_script.tcl
19:54:08 INFO  : XSCT server has started successfully.
19:54:09 INFO  : Successfully done setting XSCT server connection channel  
19:54:09 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper.hdf.
19:54:09 INFO  : Successfully done setting SDK workspace  
19:54:09 INFO  : Checking for hwspec changes in the project design_interrupt_wrapper_hw_platform_0.
19:55:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:55:24 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
19:55:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:55:35 INFO  : 'fpga -state' command is executed.
19:55:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:35 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:55:35 INFO  : 'jtag frequency' command is executed.
19:55:35 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:55:35 INFO  : Context for 'APU' is selected.
19:55:35 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
19:55:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:35 INFO  : Context for 'APU' is selected.
19:55:35 INFO  : 'stop' command is executed.
19:55:35 INFO  : 'ps7_init' command is executed.
19:55:35 INFO  : 'ps7_post_config' command is executed.
19:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:36 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:36 INFO  : 'con' command is executed.
19:55:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:55:36 INFO  : Disconnected from the channel tcfchan#1.
20:46:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
20:46:36 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
20:49:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
20:49:57 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
20:50:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
20:50:04 INFO  : 'fpga -state' command is executed.
20:50:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:05 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
20:50:05 INFO  : 'jtag frequency' command is executed.
20:50:05 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:05 INFO  : Context for 'APU' is selected.
20:50:05 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
20:50:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:05 INFO  : Context for 'APU' is selected.
20:50:05 INFO  : 'stop' command is executed.
20:50:05 INFO  : 'ps7_init' command is executed.
20:50:05 INFO  : 'ps7_post_config' command is executed.
20:50:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:50:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:05 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:05 INFO  : 'con' command is executed.
20:50:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

20:50:05 INFO  : Disconnected from the channel tcfchan#2.
20:51:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
20:51:39 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
21:05:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:05:28 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
21:05:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:05:47 INFO  : 'fpga -state' command is executed.
21:05:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:47 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:05:47 INFO  : 'jtag frequency' command is executed.
21:05:47 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:47 INFO  : Context for 'APU' is selected.
21:05:47 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
21:05:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:47 INFO  : Context for 'APU' is selected.
21:05:47 INFO  : 'stop' command is executed.
21:05:47 INFO  : 'ps7_init' command is executed.
21:05:47 INFO  : 'ps7_post_config' command is executed.
21:05:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:05:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:48 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:48 INFO  : 'con' command is executed.
21:05:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:05:48 INFO  : Disconnected from the channel tcfchan#3.
21:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:06:48 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
21:06:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:06:55 INFO  : 'fpga -state' command is executed.
21:06:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:55 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:06:55 INFO  : 'jtag frequency' command is executed.
21:06:55 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:56 INFO  : Context for 'APU' is selected.
21:06:56 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
21:06:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:56 INFO  : Context for 'APU' is selected.
21:06:56 INFO  : 'stop' command is executed.
21:06:57 INFO  : 'ps7_init' command is executed.
21:06:57 INFO  : 'ps7_post_config' command is executed.
21:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:00 ERROR : Memory write error at 0x100000. AP transaction timeout
21:07:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
----------------End of Script----------------

21:07:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:07:13 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/design_interrupt_wrapper.bit"
21:07:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:07:19 INFO  : 'fpga -state' command is executed.
21:07:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:19 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:07:19 INFO  : 'jtag frequency' command is executed.
21:07:19 INFO  : Sourcing of 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:20 INFO  : Context for 'APU' is selected.
21:07:20 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf'.
21:07:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:20 INFO  : Context for 'APU' is selected.
21:07:20 INFO  : 'stop' command is executed.
21:07:21 INFO  : 'ps7_init' command is executed.
21:07:21 INFO  : 'ps7_post_config' command is executed.
21:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:21 INFO  : The application 'C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_3/lab_3.sdk/lab_3/Debug/lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:21 INFO  : 'con' command is executed.
21:07:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:07:21 INFO  : Disconnected from the channel tcfchan#4.
10:35:40 INFO  : Registering command handlers for SDK TCF services
10:35:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_3\lab_3.sdk\temp_xsdb_launch_script.tcl
10:35:44 INFO  : XSCT server has started successfully.
10:35:44 INFO  : Successfully done setting XSCT server connection channel  
10:35:44 INFO  : Successfully done setting SDK workspace  
10:35:44 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper.hdf.
10:35:45 INFO  : Checking for hwspec changes in the project design_interrupt_wrapper_hw_platform_0.
15:00:50 INFO  : Registering command handlers for SDK TCF services
15:01:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_3\lab_3.sdk\temp_xsdb_launch_script.tcl
15:01:06 INFO  : XSCT server has started successfully.
15:01:07 INFO  : Successfully done setting XSCT server connection channel  
15:01:07 INFO  : Successfully done setting SDK workspace  
15:01:07 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_3/lab_3.sdk/design_interrupt_wrapper.hdf.
15:01:07 INFO  : Checking for hwspec changes in the project design_interrupt_wrapper_hw_platform_0.
