
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003560                       # Number of seconds simulated
sim_ticks                                  3560129994                       # Number of ticks simulated
final_tick                               533131474248                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173472                       # Simulator instruction rate (inst/s)
host_op_rate                                   219877                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 305249                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888696                       # Number of bytes of host memory used
host_seconds                                 11663.04                       # Real time elapsed on the host
sim_insts                                  2023215082                       # Number of instructions simulated
sim_ops                                    2564431273                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       228736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       140160                       # Number of bytes read from this memory
system.physmem.bytes_read::total               379776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10880                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       167808                       # Number of bytes written to this memory
system.physmem.bytes_written::total            167808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1787                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1095                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2967                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1311                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1311                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1581965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64249339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1474103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     39369349                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               106674756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1581965                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1474103                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3056068                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47135357                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47135357                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47135357                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1581965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64249339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1474103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     39369349                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              153810114                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8537483                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084535                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531191                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206598                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1267254                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194481                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300350                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8832                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3319262                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16793172                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084535                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494831                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3594578                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037117                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        690176                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634086                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        93210                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8431385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.442847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.323489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4836807     57.37%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355068      4.21%     61.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334375      3.97%     65.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316575      3.75%     69.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259141      3.07%     72.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189084      2.24%     74.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135813      1.61%     76.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209998      2.49%     78.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794524     21.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8431385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361293                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.966993                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474581                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       656924                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3434899                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41467                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823511                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       497221                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3876                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19952618                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10434                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823511                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657658                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         304378                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        70498                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3286460                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288877                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19357906                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           48                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155832                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82088                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           22                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26855004                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90167167                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90167167                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795133                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10059866                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3565                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1860                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           706149                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1893641                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014996                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23741                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       415360                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18040558                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3471                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14608078                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23399                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5709120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17430926                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          221                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8431385                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.732583                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841848                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2952171     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711602     20.30%     55.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352702     16.04%     71.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       818092      9.70%     81.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836338      9.92%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378513      4.49%     95.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244937      2.91%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        66983      0.79%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70047      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8431385                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64046     58.40%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21028     19.17%     77.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24591     22.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12014238     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200506      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543911     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847829      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14608078                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.711052                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109665                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007507                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37780605                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23753379                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14234448                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14717743                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45710                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       661282                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          397                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233029                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823511                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         217642                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13670                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18044030                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        81453                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1893641                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014996                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1851                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9272                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1450                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          239                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122666                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116103                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238769                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14365301                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1466050                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242777                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300263                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019256                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834213                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.682615                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245074                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14234448                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9198177                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24881380                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.667289                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369681                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239195                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5805648                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3250                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205733                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7607874                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608754                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.118044                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3017107     39.66%     39.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050129     26.95%     66.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851202     11.19%     77.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430640      5.66%     83.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449268      5.91%     89.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226542      2.98%     92.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154948      2.04%     94.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89032      1.17%     95.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339006      4.46%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7607874                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239195                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009341                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339006                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25313555                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36913770                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3984                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 106098                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239195                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.853748                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.853748                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.171305                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.171305                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64932888                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19481354                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18729459                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3240                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8537483                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3119023                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2540439                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       209320                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1265086                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1207622                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          329015                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9298                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3112334                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17229049                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3119023                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1536637                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3793572                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1127293                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        606554                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1523304                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88335                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8426567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.530842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.310994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4632995     54.98%     54.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          331427      3.93%     58.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          270248      3.21%     62.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          651694      7.73%     69.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          175779      2.09%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          233781      2.77%     74.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          161670      1.92%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94517      1.12%     77.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1874456     22.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8426567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365333                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.018048                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3248452                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       592444                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3648851                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23024                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        913794                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       530242                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          325                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20650344                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1655                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        913794                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3486107                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         104122                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       146024                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3429338                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       347177                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19919430                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          182                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        138605                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       113331                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27843523                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93011111                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93011111                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17076748                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10766753                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4188                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2521                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           973343                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1878017                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       973276                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18735                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       331079                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18809710                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4194                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14907609                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30390                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6486123                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20002162                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          793                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8426567                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.769120                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895784                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2926541     34.73%     34.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1809047     21.47%     56.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1178611     13.99%     70.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       876229     10.40%     80.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       759986      9.02%     89.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       397957      4.72%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       337627      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67390      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73179      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8426567                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          88533     69.38%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19990     15.66%     85.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19086     14.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12391373     83.12%     83.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208102      1.40%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1665      0.01%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1487808      9.98%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       818661      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14907609                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.746136                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             127610                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008560                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38399785                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25300209                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14527531                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15035219                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        57034                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       746750                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          401                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       247908                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        913794                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56955                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8036                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18813906                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42189                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1878017                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       973276                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2497                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6524                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          188                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125551                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120680                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       246231                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14673296                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1395068                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       234313                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2193087                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2067897                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            798019                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.718691                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14537360                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14527531                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9448427                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26853816                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.701618                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351847                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10007230                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12300073                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6513980                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3401                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212748                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7512773                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.637221                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147841                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2897545     38.57%     38.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2089616     27.81%     66.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       842456     11.21%     77.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       485267      6.46%     84.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       387651      5.16%     89.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       161533      2.15%     91.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       191901      2.55%     93.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94363      1.26%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       362441      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7512773                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10007230                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12300073                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1856634                       # Number of memory references committed
system.switch_cpus1.commit.loads              1131266                       # Number of loads committed
system.switch_cpus1.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1764375                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11086222                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       250801                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       362441                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25964216                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38542521                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 110916                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10007230                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12300073                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10007230                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.853131                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.853131                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.172152                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.172152                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66010318                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20058407                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19031700                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3396                       # number of misc regfile writes
system.l2.replacements                           2965                       # number of replacements
system.l2.tagsinuse                      16381.325764                       # Cycle average of tags in use
system.l2.total_refs                          1131326                       # Total number of references to valid blocks.
system.l2.sampled_refs                          19346                       # Sample count of references to valid blocks.
system.l2.avg_refs                          58.478549                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           378.366504                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     38.472044                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    883.505930                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     37.743110                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    570.859580                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8310.092460                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6162.286136                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.023094                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002348                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.053925                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002304                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.034843                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.507208                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.376116                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999837                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8572                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4433                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13007                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4518                       # number of Writeback hits
system.l2.Writeback_hits::total                  4518                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   101                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8620                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4486                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13108                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8620                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4486                       # number of overall hits
system.l2.overall_hits::total                   13108                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1787                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1095                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2967                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1787                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1095                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2967                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1787                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1095                       # number of overall misses
system.l2.overall_misses::total                  2967                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1981864                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     86099942                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1850548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     49446264                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       139378618                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1981864                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     86099942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1850548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     49446264                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        139378618                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1981864                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     86099942                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1850548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     49446264                       # number of overall miss cycles
system.l2.overall_miss_latency::total       139378618                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10359                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5528                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               15974                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4518                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4518                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               101                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10407                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5581                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16075                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10407                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5581                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16075                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.172507                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.198082                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.185739                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.171711                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.196201                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.184572                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.171711                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.196201                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.184572                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45042.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48181.277001                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45135.317073                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45156.405479                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46976.278396                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45042.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48181.277001                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45135.317073                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45156.405479                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46976.278396                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45042.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48181.277001                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45135.317073                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45156.405479                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46976.278396                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1311                       # number of writebacks
system.l2.writebacks::total                      1311                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1787                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1095                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2967                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2967                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2967                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1730945                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     75849386                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1614278                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     43076398                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    122271007                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1730945                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     75849386                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1614278                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     43076398                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    122271007                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1730945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     75849386                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1614278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     43076398                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    122271007                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.172507                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.198082                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.185739                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.171711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.196201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.184572                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.171711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.196201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184572                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39339.659091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42445.095691                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39372.634146                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39339.176256                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41210.315807                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39339.659091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42445.095691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39372.634146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39339.176256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41210.315807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39339.659091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42445.095691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39372.634146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39339.176256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41210.315807                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               577.614507                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642719                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709287.916382                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.952506                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.662001                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861638                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925664                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634025                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634025                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634025                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634025                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634025                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634025                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           61                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           61                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           61                       # number of overall misses
system.cpu0.icache.overall_misses::total           61                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3029310                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3029310                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3029310                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3029310                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3029310                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3029310                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634086                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634086                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634086                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634086                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634086                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634086                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49660.819672                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49660.819672                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49660.819672                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49660.819672                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49660.819672                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49660.819672                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2303683                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2303683                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2303683                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2303683                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2303683                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2303683                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51192.955556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51192.955556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51192.955556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51192.955556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51192.955556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51192.955556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10407                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174375029                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10663                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16353.280409                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.152194                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.847806                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899032                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100968                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1130273                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1130273                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1738                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1738                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1620                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1908765                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1908765                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1908765                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1908765                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36463                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36463                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          153                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36616                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36616                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36616                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36616                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1067596033                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1067596033                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4407621                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4407621                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1072003654                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1072003654                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1072003654                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1072003654                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166736                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166736                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945381                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945381                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945381                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945381                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031252                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031252                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000196                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000196                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018822                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018822                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018822                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018822                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29278.886351                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29278.886351                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28807.980392                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28807.980392                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29276.918669                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29276.918669                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29276.918669                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29276.918669                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1915                       # number of writebacks
system.cpu0.dcache.writebacks::total             1915                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26104                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26104                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26209                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26209                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26209                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26209                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10359                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10359                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10407                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10407                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10407                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10407                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    173577232                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    173577232                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       945486                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       945486                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    174522718                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    174522718                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    174522718                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    174522718                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008879                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008879                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005350                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005350                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005350                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005350                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16756.176465                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16756.176465                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19697.625000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19697.625000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16769.743250                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16769.743250                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16769.743250                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16769.743250                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.693530                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004739914                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1947170.375969                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.693530                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062009                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821624                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1523250                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1523250                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1523250                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1523250                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1523250                       # number of overall hits
system.cpu1.icache.overall_hits::total        1523250                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2653805                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2653805                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2653805                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2653805                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2653805                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2653805                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1523304                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1523304                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1523304                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1523304                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1523304                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1523304                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49144.537037                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49144.537037                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49144.537037                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49144.537037                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49144.537037                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49144.537037                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2009057                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2009057                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2009057                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2009057                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2009057                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2009057                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47834.690476                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47834.690476                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47834.690476                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47834.690476                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47834.690476                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47834.690476                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5581                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158197729                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5837                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27102.574782                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.725417                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.274583                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.881740                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.118260                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1059225                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1059225                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       721332                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        721332                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1873                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1873                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1698                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1698                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1780557                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1780557                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1780557                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1780557                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13983                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13983                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          466                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          466                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14449                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14449                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14449                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14449                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    467563823                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    467563823                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     20853918                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     20853918                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    488417741                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    488417741                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    488417741                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    488417741                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1073208                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1073208                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       721798                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       721798                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1795006                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1795006                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1795006                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1795006                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013029                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013029                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000646                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000646                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008050                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008050                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008050                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008050                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33438.019238                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33438.019238                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 44750.896996                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44750.896996                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33802.875009                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33802.875009                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33802.875009                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33802.875009                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        47513                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        47513                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2603                       # number of writebacks
system.cpu1.dcache.writebacks::total             2603                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8455                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8455                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          413                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          413                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8868                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8868                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8868                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8868                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5528                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5528                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5581                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5581                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5581                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5581                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     92805010                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     92805010                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1146114                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1146114                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     93951124                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     93951124                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     93951124                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     93951124                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005151                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005151                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003109                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003109                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003109                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003109                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16788.171129                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16788.171129                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21624.792453                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21624.792453                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16834.102132                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16834.102132                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16834.102132                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16834.102132                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
