

================================================================
== Vitis HLS Report for 'decision_function_32'
================================================================
* Date:           Sun Jun 26 16:47:07 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.214 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    165|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     37|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|    202|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------------+---------+----+---+----+-----+
    |        Instance       |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+------------------+---------+----+---+----+-----+
    |mux_73_32_1_1_x2_U170  |mux_73_32_1_1_x2  |        0|   0|  0|  37|    0|
    +-----------------------+------------------+---------+----+---+----+-----+
    |Total                  |                  |        0|   0|  0|  37|    0|
    +-----------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |activation_154_fu_146_p2   |       and|   0|  0|   2|           1|           1|
    |activation_155_fu_170_p2   |       and|   0|  0|   2|           1|           1|
    |activation_156_fu_176_p2   |       and|   0|  0|   2|           1|           1|
    |activation_157_fu_188_p2   |       and|   0|  0|   2|           1|           1|
    |activation_fu_152_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln193_102_fu_182_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln193_fu_164_p2        |       and|   0|  0|   2|           1|           1|
    |comparison_119_fu_104_p2   |      icmp|   0|  0|  20|          32|          16|
    |comparison_120_fu_110_p2   |      icmp|   0|  0|  20|          32|          17|
    |comparison_121_fu_116_p2   |      icmp|   0|  0|  20|          32|          15|
    |comparison_122_fu_122_p2   |      icmp|   0|  0|  20|          32|          17|
    |comparison_123_fu_128_p2   |      icmp|   0|  0|  20|          32|          17|
    |comparison_fu_98_p2        |      icmp|   0|  0|  20|          32|          18|
    |or_ln208_73_fu_200_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln208_74_fu_218_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln208_75_fu_236_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln208_76_fu_250_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln208_fu_194_p2         |        or|   0|  0|   2|           1|           1|
    |agg_result_fu_272_p8       |    select|   0|  0|   3|           1|           3|
    |select_ln208_91_fu_224_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln208_92_fu_242_p3  |    select|   0|  0|   4|           1|           3|
    |select_ln208_93_fu_256_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln208_fu_210_p3     |    select|   0|  0|   3|           1|           2|
    |activation_149_fu_134_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln195_28_fu_158_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln195_fu_140_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 165|         212|         131|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  decision_function.32|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  decision_function.32|  return value|
|p_read1    |   in|   32|     ap_none|               p_read1|        scalar|
|p_read2    |   in|   32|     ap_none|               p_read2|        scalar|
|p_read3    |   in|   32|     ap_none|               p_read3|        scalar|
|p_read4    |   in|   32|     ap_none|               p_read4|        scalar|
|p_read5    |   in|   32|     ap_none|               p_read5|        scalar|
|p_read6    |   in|   32|     ap_none|               p_read6|        scalar|
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/BDT.h:0]   --->   Operation 2 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read66 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6"   --->   Operation 3 'read' 'p_read66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read55 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5"   --->   Operation 4 'read' 'p_read55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read44 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4"   --->   Operation 5 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 6 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 7 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 8 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.11ns)   --->   "%comparison = icmp_slt  i32 %p_read33, i32 4294849312"   --->   Operation 9 'icmp' 'comparison' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.11ns)   --->   "%comparison_119 = icmp_slt  i32 %p_read44, i32 4294949003"   --->   Operation 10 'icmp' 'comparison_119' <Predicate = (comparison & or_ln208_74 & or_ln208_75 & or_ln208_76)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.11ns)   --->   "%comparison_120 = icmp_slt  i32 %p_read55, i32 4294932664"   --->   Operation 11 'icmp' 'comparison_120' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.11ns)   --->   "%comparison_121 = icmp_slt  i32 %p_read11, i32 4294955477"   --->   Operation 12 'icmp' 'comparison_121' <Predicate = (comparison & or_ln208_74 & or_ln208_75 & or_ln208_76)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.11ns)   --->   "%comparison_122 = icmp_slt  i32 %p_read22, i32 81816"   --->   Operation 13 'icmp' 'comparison_122' <Predicate = (or_ln208_75 & or_ln208_76)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.11ns)   --->   "%comparison_123 = icmp_slt  i32 %p_read66, i32 77317"   --->   Operation 14 'icmp' 'comparison_123' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.33ns)   --->   "%activation_149 = xor i1 %comparison, i1 1" [firmware/BDT.h:195]   --->   Operation 15 'xor' 'activation_149' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln208)   --->   "%xor_ln195 = xor i1 %comparison_119, i1 1" [firmware/BDT.h:195]   --->   Operation 16 'xor' 'xor_ln195' <Predicate = (comparison & or_ln208_74 & or_ln208_75 & or_ln208_76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln208)   --->   "%activation_154 = and i1 %comparison, i1 %xor_ln195" [firmware/BDT.h:195]   --->   Operation 17 'and' 'activation_154' <Predicate = (comparison & or_ln208_74 & or_ln208_75 & or_ln208_76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.33ns)   --->   "%activation = and i1 %comparison_120, i1 %activation_149" [firmware/BDT.h:193]   --->   Operation 18 'and' 'activation' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln195_28 = xor i1 %comparison_120, i1 1" [firmware/BDT.h:195]   --->   Operation 19 'xor' 'xor_ln195_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln208)   --->   "%and_ln193 = and i1 %comparison, i1 %comparison_121" [firmware/BDT.h:193]   --->   Operation 20 'and' 'and_ln193' <Predicate = (comparison & or_ln208_74 & or_ln208_75 & or_ln208_76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln208)   --->   "%activation_155 = and i1 %and_ln193, i1 %comparison_119" [firmware/BDT.h:193]   --->   Operation 21 'and' 'activation_155' <Predicate = (comparison & or_ln208_74 & or_ln208_75 & or_ln208_76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_93)   --->   "%activation_156 = and i1 %comparison_122, i1 %activation" [firmware/BDT.h:193]   --->   Operation 22 'and' 'activation_156' <Predicate = (or_ln208_75 & or_ln208_76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln193_102 = and i1 %comparison_123, i1 %activation_149" [firmware/BDT.h:193]   --->   Operation 23 'and' 'and_ln193_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%activation_157 = and i1 %and_ln193_102, i1 %xor_ln195_28" [firmware/BDT.h:193]   --->   Operation 24 'and' 'activation_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln208 = or i1 %activation_154, i1 %activation_155" [firmware/BDT.h:208]   --->   Operation 25 'or' 'or_ln208' <Predicate = (comparison & or_ln208_74 & or_ln208_75 & or_ln208_76)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_91)   --->   "%or_ln208_73 = or i1 %comparison_119, i1 %activation_149" [firmware/BDT.h:208]   --->   Operation 26 'or' 'or_ln208_73' <Predicate = (or_ln208 & comparison & or_ln208_74 & or_ln208_75 & or_ln208_76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_91)   --->   "%zext_ln208 = zext i1 %or_ln208_73" [firmware/BDT.h:208]   --->   Operation 27 'zext' 'zext_ln208' <Predicate = (or_ln208 & comparison & or_ln208_74 & or_ln208_75 & or_ln208_76)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_91)   --->   "%select_ln208 = select i1 %or_ln208, i2 %zext_ln208, i2 2" [firmware/BDT.h:208]   --->   Operation 28 'select' 'select_ln208' <Predicate = (comparison & or_ln208_74 & or_ln208_75 & or_ln208_76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_93)   --->   "%or_ln208_74 = or i1 %comparison, i1 %activation_156" [firmware/BDT.h:208]   --->   Operation 29 'or' 'or_ln208_74' <Predicate = (or_ln208_75 & or_ln208_76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln208_91 = select i1 %comparison, i2 %select_ln208, i2 3" [firmware/BDT.h:208]   --->   Operation 30 'select' 'select_ln208_91' <Predicate = (or_ln208_74 & or_ln208_75 & or_ln208_76)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_93)   --->   "%zext_ln208_21 = zext i2 %select_ln208_91" [firmware/BDT.h:208]   --->   Operation 31 'zext' 'zext_ln208_21' <Predicate = (or_ln208_74 & or_ln208_75 & or_ln208_76)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.33ns)   --->   "%or_ln208_75 = or i1 %comparison, i1 %activation" [firmware/BDT.h:208]   --->   Operation 32 'or' 'or_ln208_75' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_93)   --->   "%select_ln208_92 = select i1 %or_ln208_74, i3 %zext_ln208_21, i3 4" [firmware/BDT.h:208]   --->   Operation 33 'select' 'select_ln208_92' <Predicate = (or_ln208_75 & or_ln208_76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln208_76 = or i1 %or_ln208_75, i1 %activation_157" [firmware/BDT.h:208]   --->   Operation 34 'or' 'or_ln208_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln208_93 = select i1 %or_ln208_75, i3 %select_ln208_92, i3 5" [firmware/BDT.h:208]   --->   Operation 35 'select' 'select_ln208_93' <Predicate = (or_ln208_76)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln208_94 = select i1 %or_ln208_76, i3 %select_ln208_93, i3 6" [firmware/BDT.h:208]   --->   Operation 36 'select' 'select_ln208_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.77ns) (out node of the LUT)   --->   "%agg_result = mux i32 @_ssdm_op_Mux.ap_auto.7i32.i3, i32 70999, i32 34709, i32 4294956621, i32 9852, i32 52187, i32 4294954068, i32 24338, i3 %select_ln208_94" [firmware/BDT.h:209]   --->   Operation 37 'mux' 'agg_result' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln213 = ret i32 %agg_result" [firmware/BDT.h:213]   --->   Operation 38 'ret' 'ret_ln213' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln0 (specpipeline) [ 00]
p_read66         (read        ) [ 00]
p_read55         (read        ) [ 00]
p_read44         (read        ) [ 00]
p_read33         (read        ) [ 00]
p_read22         (read        ) [ 00]
p_read11         (read        ) [ 00]
comparison       (icmp        ) [ 01]
comparison_119   (icmp        ) [ 00]
comparison_120   (icmp        ) [ 00]
comparison_121   (icmp        ) [ 00]
comparison_122   (icmp        ) [ 00]
comparison_123   (icmp        ) [ 00]
activation_149   (xor         ) [ 00]
xor_ln195        (xor         ) [ 00]
activation_154   (and         ) [ 00]
activation       (and         ) [ 00]
xor_ln195_28     (xor         ) [ 00]
and_ln193        (and         ) [ 00]
activation_155   (and         ) [ 00]
activation_156   (and         ) [ 00]
and_ln193_102    (and         ) [ 00]
activation_157   (and         ) [ 00]
or_ln208         (or          ) [ 01]
or_ln208_73      (or          ) [ 00]
zext_ln208       (zext        ) [ 00]
select_ln208     (select      ) [ 00]
or_ln208_74      (or          ) [ 01]
select_ln208_91  (select      ) [ 00]
zext_ln208_21    (zext        ) [ 00]
or_ln208_75      (or          ) [ 01]
select_ln208_92  (select      ) [ 00]
or_ln208_76      (or          ) [ 01]
select_ln208_93  (select      ) [ 00]
select_ln208_94  (select      ) [ 00]
agg_result       (mux         ) [ 00]
ret_ln213        (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.7i32.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="p_read66_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read66/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read55_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read55/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read44_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read44/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_read33_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read33/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read22_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read11_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read11/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="comparison_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="comparison_119_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_119/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="comparison_120_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_120/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="comparison_121_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_121/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="comparison_122_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_122/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="comparison_123_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_123/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="activation_149_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="activation_149/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="xor_ln195_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln195/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="activation_154_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_154/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="activation_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="xor_ln195_28_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln195_28/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="and_ln193_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln193/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="activation_155_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_155/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="activation_156_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_156/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="and_ln193_102_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln193_102/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="activation_157_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_157/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="or_ln208_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="or_ln208_73_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208_73/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln208_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln208_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="0" index="2" bw="2" slack="0"/>
<pin id="214" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="or_ln208_74_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208_74/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln208_91_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="2" slack="0"/>
<pin id="227" dir="0" index="2" bw="2" slack="0"/>
<pin id="228" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208_91/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln208_21_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_21/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="or_ln208_75_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208_75/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="select_ln208_92_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="3" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208_92/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="or_ln208_76_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208_76/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="select_ln208_93_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="3" slack="0"/>
<pin id="259" dir="0" index="2" bw="3" slack="0"/>
<pin id="260" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208_93/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln208_94_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="3" slack="0"/>
<pin id="267" dir="0" index="2" bw="3" slack="0"/>
<pin id="268" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208_94/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="agg_result_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="18" slack="0"/>
<pin id="275" dir="0" index="2" bw="17" slack="0"/>
<pin id="276" dir="0" index="3" bw="15" slack="0"/>
<pin id="277" dir="0" index="4" bw="15" slack="0"/>
<pin id="278" dir="0" index="5" bw="17" slack="0"/>
<pin id="279" dir="0" index="6" bw="15" slack="0"/>
<pin id="280" dir="0" index="7" bw="16" slack="0"/>
<pin id="281" dir="0" index="8" bw="3" slack="0"/>
<pin id="282" dir="1" index="9" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="agg_result/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="80" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="74" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="68" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="92" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="86" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="62" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="98" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="104" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="98" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="140" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="110" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="134" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="110" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="98" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="116" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="104" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="122" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="152" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="128" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="134" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="158" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="146" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="170" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="104" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="134" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="194" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="98" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="176" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="98" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="210" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="98" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="152" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="218" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="232" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="236" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="188" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="236" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="242" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="42" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="250" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="256" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="284"><net_src comp="48" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="285"><net_src comp="50" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="287"><net_src comp="54" pin="0"/><net_sink comp="272" pin=4"/></net>

<net id="288"><net_src comp="56" pin="0"/><net_sink comp="272" pin=5"/></net>

<net id="289"><net_src comp="58" pin="0"/><net_sink comp="272" pin=6"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="272" pin=7"/></net>

<net id="291"><net_src comp="264" pin="3"/><net_sink comp="272" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: decision_function.32 : p_read1 | {1 }
	Port: decision_function.32 : p_read2 | {1 }
	Port: decision_function.32 : p_read3 | {1 }
	Port: decision_function.32 : p_read4 | {1 }
	Port: decision_function.32 : p_read5 | {1 }
	Port: decision_function.32 : p_read6 | {1 }
  - Chain level:
	State 1
		activation_149 : 1
		xor_ln195 : 1
		activation_154 : 1
		activation : 1
		xor_ln195_28 : 1
		and_ln193 : 1
		activation_155 : 1
		activation_156 : 1
		and_ln193_102 : 1
		activation_157 : 1
		or_ln208 : 1
		or_ln208_73 : 1
		zext_ln208 : 1
		select_ln208 : 1
		or_ln208_74 : 1
		select_ln208_91 : 2
		zext_ln208_21 : 3
		or_ln208_75 : 1
		select_ln208_92 : 4
		or_ln208_76 : 1
		select_ln208_93 : 5
		select_ln208_94 : 6
		agg_result : 7
		ret_ln213 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    comparison_fu_98    |    0    |    20   |
|          |  comparison_119_fu_104 |    0    |    20   |
|   icmp   |  comparison_120_fu_110 |    0    |    20   |
|          |  comparison_121_fu_116 |    0    |    20   |
|          |  comparison_122_fu_122 |    0    |    20   |
|          |  comparison_123_fu_128 |    0    |    20   |
|----------|------------------------|---------|---------|
|    mux   |    agg_result_fu_272   |    0    |    37   |
|----------|------------------------|---------|---------|
|          |  activation_154_fu_146 |    0    |    2    |
|          |    activation_fu_152   |    0    |    2    |
|          |    and_ln193_fu_164    |    0    |    2    |
|    and   |  activation_155_fu_170 |    0    |    2    |
|          |  activation_156_fu_176 |    0    |    2    |
|          |  and_ln193_102_fu_182  |    0    |    2    |
|          |  activation_157_fu_188 |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   select_ln208_fu_210  |    0    |    2    |
|          | select_ln208_91_fu_224 |    0    |    2    |
|  select  | select_ln208_92_fu_242 |    0    |    3    |
|          | select_ln208_93_fu_256 |    0    |    3    |
|          | select_ln208_94_fu_264 |    0    |    3    |
|----------|------------------------|---------|---------|
|          |     or_ln208_fu_194    |    0    |    2    |
|          |   or_ln208_73_fu_200   |    0    |    2    |
|    or    |   or_ln208_74_fu_218   |    0    |    2    |
|          |   or_ln208_75_fu_236   |    0    |    2    |
|          |   or_ln208_76_fu_250   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |  activation_149_fu_134 |    0    |    2    |
|    xor   |    xor_ln195_fu_140    |    0    |    2    |
|          |   xor_ln195_28_fu_158  |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   p_read66_read_fu_62  |    0    |    0    |
|          |   p_read55_read_fu_68  |    0    |    0    |
|   read   |   p_read44_read_fu_74  |    0    |    0    |
|          |   p_read33_read_fu_80  |    0    |    0    |
|          |   p_read22_read_fu_86  |    0    |    0    |
|          |   p_read11_read_fu_92  |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln208_fu_206   |    0    |    0    |
|          |  zext_ln208_21_fu_232  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   200   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   200  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   200  |
+-----------+--------+--------+
