[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~SimpleAdder|SimpleAdder>io_c_out",
    "sources":[
      "~SimpleAdder|SimpleAdder>io_c_in",
      "~SimpleAdder|SimpleAdder>io_a",
      "~SimpleAdder|SimpleAdder>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~SimpleAdder|SimpleAdder>io_gg",
    "sources":[
      "~SimpleAdder|SimpleAdder>io_a",
      "~SimpleAdder|SimpleAdder>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~SimpleAdder|SimpleAdder>io_pg",
    "sources":[
      "~SimpleAdder|SimpleAdder>io_a",
      "~SimpleAdder|SimpleAdder>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~SimpleAdder|SimpleAdder>io_s",
    "sources":[
      "~SimpleAdder|SimpleAdder>io_c_in",
      "~SimpleAdder|SimpleAdder>io_a",
      "~SimpleAdder|SimpleAdder>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimpleAdder|FullAdder",
    "duplicate":"~SimpleAdder|SimpleAdder/adder_inst_0:FullAdder",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimpleAdder|FullAdder_1",
    "duplicate":"~SimpleAdder|SimpleAdder/adder_inst_1:FullAdder",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimpleAdder|FullAdder_2",
    "duplicate":"~SimpleAdder|SimpleAdder/adder_inst_2:FullAdder",
    "index":0.75
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.SystemVerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]