from __future__ import annotations

import math
import random
from dataclasses import dataclass, fields
from enum import Enum
from functools import lru_cache, partial
from typing import Any
from unittest import SkipTest

import torch

from tirx_kernels.flashmla._gemm import tcgen05_config
from tirx_kernels.flashmla._tma import tma_config
from tvm.backend.cuda.tile_primitive.tma_utils import SwizzleMode
from tvm.ir import PointerType, PrimType
from tvm.script import tirx as T
from tvm.script.tirx import tile as Tx
from tvm.tirx.lang.pipeline import MBarrier, PipelineState, TCGen05Bar, TMABar
from tvm.tirx.layout import S, TileLayout, laneid, wid_in_wg

B_H = 64
B_TOPK = 64
D_V = 512
NUM_BUFS = 2
NUM_INDEX_BUFS = 4
NUM_THREADS = 384
BF16_BYTES = 2
MAX_INIT_VAL = -1.0e30
LOG_2_E = math.log2(math.e)
LN_2 = math.log(2.0)

# config.h's unscoped NamedBarriers enum is passed to CUTLASS's uint32_t
# user-barrier overload.  barrier.h therefore adds FirstUserBarrier (8) before
# emitting PTX; use those physical IDs rather than the logical enum values.
CUTLASS_USER_BARRIER_BASE = 8
BAR_EVERYONE_SYNC = CUTLASS_USER_BARRIER_BASE + 4
BAR_WG0_SYNC = CUTLASS_USER_BARRIER_BASE + 1
BAR_WG0_WARP02 = CUTLASS_USER_BARRIER_BASE + 2

LAUNCH_TAGS = (
    "blockIdx.x",
    "blockIdx.y",
    "blockIdx.z",
    "threadIdx.x",
    "tirx.use_dyn_shared_memory",
)
COMBINE_LAUNCH_TAGS = ("blockIdx.x", "blockIdx.y", "blockIdx.z", "threadIdx.x")
COMBINE_PDL_LAUNCH_TAGS = (
    "blockIdx.x",
    "blockIdx.y",
    "blockIdx.z",
    "threadIdx.x",
    "tirx.use_programtic_dependent_launch",
)
MAIN_OPTIONAL_BUFFER_PARAMS = (
    "topk_length_h",
    "attn_sink_h",
    "extra_kv_h",
    "extra_indices_h",
    "extra_topk_length_h",
)
COMBINE_OPTIONAL_BUFFER_PARAMS = ("attn_sink_h",)
MainPresenceMask = tuple[bool, bool, bool, bool, bool]
MAIN_OPTIONAL_ARG_INDICES = (3, 4, 11, 12, 13)
COMBINE_OPTIONAL_ARG_INDICES = (5,)

_mma_config = partial(tcgen05_config, cta_group=1)
_kv_gather_tma = partial(
    tma_config,
    dispatch="tma_explicit",
    cta_group=1,
    cache_hint=T.uint64(0x14F0000000000000),
    mbarrier_addr=True,
    tensormap_l2_promotion="L2::128B",
)


class ModelType(str, Enum):
    """The two CUDA template instances of the single head64 implementation."""

    V32 = "V32"
    MODEL1 = "MODEL1"


@dataclass(frozen=True)
class SparseFlashMLADecodeHead64Config:
    label: str
    model_type: ModelType | str
    b: int
    s_q: int
    s_kv: int
    topk: int
    page_block_size: int
    h_q: int = B_H
    h_kv: int = 1
    d_v: int = D_V
    have_attn_sink: bool = False
    have_topk_length: bool = False
    inject_invalid_indices: bool = False
    is_varlen: bool = True
    is_all_indices_invalid: bool = False
    have_zero_seqlen_k: bool = False
    extra_s_kv: int = 0
    extra_topk: int = 0
    extra_page_block_size: int = 0
    have_extra_topk_length: bool = False
    seed: int = 0

    @property
    def normalized_model_type(self) -> ModelType:
        return ModelType(self.model_type)

    @property
    def d_qk(self) -> int:
        # d_qk is deliberately derived from MODEL_TYPE, matching config.h.
        return 576 if self.normalized_model_type is ModelType.V32 else 512

    def validate(self) -> None:
        if self.h_kv != 1 or self.d_v != D_V:
            raise ValueError("head64 sparse decode requires h_kv=1 and d_v=512")
        if self.h_q == 128 and self.normalized_model_type is not ModelType.V32:
            raise ValueError("h_q=128,d_qk=512 dispatches to the out-of-scope head128 kernel")
        if self.h_q not in (B_H, 2 * B_H):
            raise ValueError("this port covers h_q=64 direct and V32 h_q=128 head64x2 dispatch")
        if self.b <= 0 or self.s_q <= 0 or self.s_kv <= 0 or self.page_block_size <= 0:
            raise ValueError("b, s_q, s_kv, and page_block_size must be positive")
        if self.topk <= 0 or self.topk % B_TOPK != 0:
            raise ValueError("topk must be a positive multiple of 64")
        if self.extra_topk % B_TOPK != 0:
            raise ValueError("extra_topk must be a multiple of 64")
        if self.extra_topk and not self.extra_s_kv:
            raise ValueError("extra_s_kv is required when extra_topk is nonzero")
        if self.extra_topk and self.extra_page_block_size <= 0:
            raise ValueError("extra_page_block_size must be positive with an extra KV cache")
        if self.have_extra_topk_length and not self.extra_topk:
            raise ValueError("extra_topk_length requires an extra KV cache")


CONFIGS = [
    {
        "label": "deepseek_v4_v32_b128_sq2_sk32768_topk2048_p64",
        "model_type": "V32",
        "b": 128,
        "s_q": 2,
        "s_kv": 32768,
        "topk": 2048,
        "page_block_size": 64,
        "have_attn_sink": True,
    },
    {
        "label": "model1_b2_sq2_sk16384_topk128_p256_xsk16384_xtopk512_xp64",
        "model_type": "MODEL1",
        "b": 2,
        "s_q": 2,
        "s_kv": 16384,
        "topk": 128,
        "page_block_size": 256,
        "have_attn_sink": True,
        "extra_s_kv": 16384,
        "extra_topk": 512,
        "extra_page_block_size": 64,
    },
    {
        "label": "model1_b64_sq2_sk16384_topk128_p256_xsk16384_xtopk512_xp64",
        "model_type": "MODEL1",
        "b": 64,
        "s_q": 2,
        "s_kv": 16384,
        "topk": 128,
        "page_block_size": 256,
        "have_attn_sink": True,
        "extra_s_kv": 16384,
        "extra_topk": 512,
        "extra_page_block_size": 64,
    },
    {
        "label": "model1_b74_sq2_sk16384_topk128_p256_xsk16384_xtopk512_xp64",
        "model_type": "MODEL1",
        "b": 74,
        "s_q": 2,
        "s_kv": 16384,
        "topk": 128,
        "page_block_size": 256,
        "have_attn_sink": True,
        "extra_s_kv": 16384,
        "extra_topk": 512,
        "extra_page_block_size": 64,
    },
    {
        "label": "model1_b128_sq2_sk16384_topk128_p256_xsk16384_xtopk512_xp64",
        "model_type": "MODEL1",
        "b": 128,
        "s_q": 2,
        "s_kv": 16384,
        "topk": 128,
        "page_block_size": 256,
        "have_attn_sink": True,
        "extra_s_kv": 16384,
        "extra_topk": 512,
        "extra_page_block_size": 64,
    },
    {
        "label": "model1_b148_sq2_sk16384_topk128_p256_xsk16384_xtopk512_xp64",
        "model_type": "MODEL1",
        "b": 148,
        "s_q": 2,
        "s_kv": 16384,
        "topk": 128,
        "page_block_size": 256,
        "have_attn_sink": True,
        "extra_s_kv": 16384,
        "extra_topk": 512,
        "extra_page_block_size": 64,
    },
    {
        "label": "model1_b256_sq2_sk16384_topk128_p256_xsk16384_xtopk512_xp64",
        "model_type": "MODEL1",
        "b": 256,
        "s_q": 2,
        "s_kv": 16384,
        "topk": 128,
        "page_block_size": 256,
        "have_attn_sink": True,
        "extra_s_kv": 16384,
        "extra_topk": 512,
        "extra_page_block_size": 64,
    },
    {
        "label": "model1_b2_sq2_sk16384_topk128_p256_xsk16384_xtopk1024_xp2_xtopklen",
        "model_type": "MODEL1",
        "b": 2,
        "s_q": 2,
        "s_kv": 16384,
        "topk": 128,
        "page_block_size": 256,
        "have_attn_sink": True,
        "extra_s_kv": 16384,
        "extra_topk": 1024,
        "extra_page_block_size": 2,
        "have_extra_topk_length": True,
    },
    {
        "label": "model1_b64_sq2_sk16384_topk128_p256_xsk16384_xtopk1024_xp2_xtopklen",
        "model_type": "MODEL1",
        "b": 64,
        "s_q": 2,
        "s_kv": 16384,
        "topk": 128,
        "page_block_size": 256,
        "have_attn_sink": True,
        "extra_s_kv": 16384,
        "extra_topk": 1024,
        "extra_page_block_size": 2,
        "have_extra_topk_length": True,
    },
    {
        "label": "model1_b74_sq2_sk16384_topk128_p256_xsk16384_xtopk1024_xp2_xtopklen",
        "model_type": "MODEL1",
        "b": 74,
        "s_q": 2,
        "s_kv": 16384,
        "topk": 128,
        "page_block_size": 256,
        "have_attn_sink": True,
        "extra_s_kv": 16384,
        "extra_topk": 1024,
        "extra_page_block_size": 2,
        "have_extra_topk_length": True,
    },
    {
        "label": "model1_b128_sq2_sk16384_topk128_p256_xsk16384_xtopk1024_xp2_xtopklen",
        "model_type": "MODEL1",
        "b": 128,
        "s_q": 2,
        "s_kv": 16384,
        "topk": 128,
        "page_block_size": 256,
        "have_attn_sink": True,
        "extra_s_kv": 16384,
        "extra_topk": 1024,
        "extra_page_block_size": 2,
        "have_extra_topk_length": True,
    },
    {
        "label": "model1_b148_sq2_sk16384_topk128_p256_xsk16384_xtopk1024_xp2_xtopklen",
        "model_type": "MODEL1",
        "b": 148,
        "s_q": 2,
        "s_kv": 16384,
        "topk": 128,
        "page_block_size": 256,
        "have_attn_sink": True,
        "extra_s_kv": 16384,
        "extra_topk": 1024,
        "extra_page_block_size": 2,
        "have_extra_topk_length": True,
    },
    {
        "label": "model1_b256_sq2_sk16384_topk128_p256_xsk16384_xtopk1024_xp2_xtopklen",
        "model_type": "MODEL1",
        "b": 256,
        "s_q": 2,
        "s_kv": 16384,
        "topk": 128,
        "page_block_size": 256,
        "have_attn_sink": True,
        "extra_s_kv": 16384,
        "extra_topk": 1024,
        "extra_page_block_size": 2,
        "have_extra_topk_length": True,
    },
    {
        "label": "model1_b148_sq2_sk32768_topk16384_p64",
        "model_type": "MODEL1",
        "b": 148,
        "s_q": 2,
        "s_kv": 32768,
        "topk": 16384,
        "page_block_size": 64,
        "have_attn_sink": True,
    },
    {
        "label": "v32_b148_sq2_sk32768_topk16384_p64",
        "model_type": "V32",
        "b": 148,
        "s_q": 2,
        "s_kv": 32768,
        "topk": 16384,
        "page_block_size": 64,
        "have_attn_sink": True,
    },
]


KERNEL_META = {
    "name": "sparse_flashmla_decode_head64",
    "category": "flashmla",
    "compute_capability": 10,
}


def _cfg(**kwargs: Any) -> SparseFlashMLADecodeHead64Config:
    cfg_fields = {field.name for field in fields(SparseFlashMLADecodeHead64Config)}
    cfg_kwargs = {key: value for key, value in kwargs.items() if key in cfg_fields}
    cfg_kwargs.setdefault("label", "custom")
    cfg = SparseFlashMLADecodeHead64Config(**cfg_kwargs)
    cfg.validate()
    return cfg


def _ceil_div(value: int, divisor: int) -> int:
    return (value + divisor - 1) // divisor


def _kv_storage_spec(
    model_type: ModelType, num_blocks: int, page_block_size: int
) -> tuple[int, int, int, int]:
    """Return API bytes/token, TMA stride, block stride, and TMA rows."""

    if model_type is ModelType.V32:
        bytes_per_token = 512 + 4 * 4 + 64 * BF16_BYTES
        tma_k_stride = 656
        # tests/quant.py intentionally allocates one padding row per block.
        stride_kv_block = (page_block_size + 1) * tma_k_stride
    else:
        bytes_per_token = 448 + 64 * BF16_BYTES + 7 + 1
        tma_k_stride = 576
        stride_kv_block = _ceil_div(page_block_size * bytes_per_token, tma_k_stride) * tma_k_stride
    num_tma_rows = num_blocks * (stride_kv_block // tma_k_stride)
    return bytes_per_token, tma_k_stride, stride_kv_block, num_tma_rows


@T.jit
def _kernel(
    q_h: T.handle,
    kv_h: T.handle,
    indices_h: T.handle,
    topk_length_h: T.Optional(T.handle),
    attn_sink_h: T.Optional(T.handle),
    lse_h: T.handle,
    out_h: T.handle,
    lse_accum_h: T.handle,
    o_accum_h: T.handle,
    tile_scheduler_metadata_h: T.handle,
    num_splits_h: T.handle,
    extra_kv_h: T.Optional(T.handle),
    extra_indices_h: T.Optional(T.handle),
    extra_topk_length_h: T.Optional(T.handle),
    sm_scale_div_log2: T.float32,
    stride_q_b: T.int32,
    stride_q_s_q: T.int32,
    stride_q_h_q: T.int32,
    stride_kv_block: T.int32,
    stride_kv_row: T.int32,
    stride_indices_b: T.int32,
    stride_indices_s_q: T.int32,
    stride_lse_b: T.int32,
    stride_lse_s_q: T.int32,
    stride_o_b: T.int32,
    stride_o_s_q: T.int32,
    stride_o_h_q: T.int32,
    stride_extra_kv_block: T.int32,
    stride_extra_kv_row: T.int32,
    stride_extra_indices_b: T.int32,
    stride_extra_indices_s_q: T.int32,
    stride_lse_accum_split: T.int32,
    stride_lse_accum_s_q: T.int32,
    stride_o_accum_split: T.int32,
    stride_o_accum_s_q: T.int32,
    stride_o_accum_h_q: T.int32,
    b: T.int32,
    s_q: T.int32,
    topk: T.int32,
    extra_topk: T.int32,
    num_blocks: T.int32,
    extra_num_blocks: T.int32,
    page_block_size: T.int32,
    extra_page_block_size: T.int32,
    num_sm_parts: T.int32,
    *,
    model_type: T.constexpr,
    use_pdl: T.constexpr,
):
    is_v32 = T.meta_var(model_type is ModelType.V32)
    d_qk = T.meta_var(576 if is_v32 else 512)
    d_nope = T.meta_var(512 if is_v32 else 448)
    num_scales = T.meta_var(4 if is_v32 else 8)
    tma_k_stride = T.meta_var(656 if is_v32 else 576)
    q_tail_start = T.meta_var(256 if is_v32 else 224)
    rope_tile = T.meta_var(32 if is_v32 else 64)
    rows_per_group = T.meta_var(B_TOPK // (128 // 8))
    cols_per_group = T.meta_var(d_nope // (8 * 8))

    # params.h:71-99.  Optional tensor presence is specialized before FFI,
    # while every source stride remains a runtime kernel operand.  The
    # views are descriptor/addressing views over the caller's storage, not
    # packed substitutes.
    q = T.match_buffer(
        q_h,
        (b, stride_q_b // stride_q_s_q, stride_q_s_q // stride_q_h_q, stride_q_h_q),
        "bfloat16",
        scope="global",
    )
    kv = T.match_buffer(
        kv_h,
        (num_blocks * (stride_kv_block // tma_k_stride), tma_k_stride // BF16_BYTES),
        "bfloat16",
        scope="global",
    )
    indices = T.match_buffer(
        indices_h,
        ((b - 1) * stride_indices_b + (s_q - 1) * stride_indices_s_q + topk,),
        "int32",
        scope="global",
    )
    if topk_length_h is not None:
        topk_length = T.match_buffer(topk_length_h, (b,), "int32", scope="global")
    if attn_sink_h is not None:
        attn_sink = T.match_buffer(attn_sink_h, (B_H,), "float32", scope="global")
    lse = T.match_buffer(
        lse_h,
        ((b - 1) * stride_lse_b + (s_q - 1) * stride_lse_s_q + B_H,),
        "float32",
        scope="global",
    )
    out = T.match_buffer(
        out_h,
        (b, stride_o_b // stride_o_s_q, stride_o_s_q // stride_o_h_q, stride_o_h_q),
        "bfloat16",
        scope="global",
    )
    lse_accum = T.match_buffer(
        lse_accum_h,
        ((b + num_sm_parts - 1) * stride_lse_accum_split + (s_q - 1) * stride_lse_accum_s_q + B_H,),
        "float32",
        scope="global",
    )
    o_accum = T.match_buffer(
        o_accum_h,
        (
            (b + num_sm_parts - 1) * stride_o_accum_split
            + (s_q - 1) * stride_o_accum_s_q
            + (B_H - 1) * stride_o_accum_h_q
            + D_V,
        ),
        "float32",
        scope="global",
    )
    tile_scheduler_metadata = T.match_buffer(
        tile_scheduler_metadata_h, (num_sm_parts, 8), "int32", scope="global"
    )
    num_splits = T.match_buffer(num_splits_h, (b + 1,), "int32", scope="global")
    if extra_kv_h is not None:
        extra_kv = T.match_buffer(
            extra_kv_h,
            (
                extra_num_blocks * (stride_extra_kv_block // tma_k_stride),
                tma_k_stride // BF16_BYTES,
            ),
            "bfloat16",
            scope="global",
        )
    if extra_indices_h is not None:
        extra_indices = T.match_buffer(
            extra_indices_h,
            ((b - 1) * stride_extra_indices_b + (s_q - 1) * stride_extra_indices_s_q + extra_topk,),
            "int32",
            scope="global",
        )
    if extra_topk_length_h is not None:
        extra_topk_length = T.match_buffer(extra_topk_length_h, (b,), "int32", scope="global")

    # kernel.cuh:909-937.  Split the physical row storage into the two
    # MODEL_TYPE-specific TensorMap views.  CUDA consumes both as
    # (TMA row, inner element) gather4 operands.
    kv_nope_tma = kv.view("int64").sub[:, : d_nope // 8]
    kv_rope_start = T.meta_var((d_nope + (16 if is_v32 else 0)) // BF16_BYTES)
    kv_rope_tma = kv.sub[:, kv_rope_start : kv_rope_start + 64]
    if extra_kv_h is not None:
        extra_kv_nope_tma = extra_kv.view("int64").sub[:, : d_nope // 8]
        extra_kv_rope_tma = extra_kv.sub[:, kv_rope_start : kv_rope_start + 64]

    T.device_entry()
    T.attr(
        {"tirx.launch_bounds_min_blocks_per_sm": 1, "tirx.launch_bounds_max_blocks_per_cluster": 1}
    )
    # MODEL_TYPE is the sole implementation specialization.  Keep its
    # branch selector and exact SharedMemoryPlan size as parser/meta-time
    # Python values; binding either as an ordinary scalar would turn it
    # into a TIR expression and destroy the C++ if-constexpr structure.
    source_smem_size = T.meta_var(232192 if is_v32 else 218848)
    q_strided = q.sub[:, :s_q, :B_H, :d_qk]
    if is_v32:
        q_tail_tma = q_strided.view(b, s_q, B_H, d_qk // 32, 32).permute(0, 1, 3, 2, 4)
    out_strided = out.sub[:, :s_q, :B_H, :D_V]

    # kernel.cuh:25-33.  Grid is exactly (s_q, num_sm_parts, 1), with
    # three 128-thread warpgroups and the same canonical role indices.
    s_q_idx, partition_idx, _ = T.cta_id([s_q, num_sm_parts, 1])
    thread_idx = T.thread_id([NUM_THREADS])
    warpgroup_idx = T.warpgroup_id([3])
    warp_idx_in_wg = T.warp_id_in_wg([4])
    lane_idx = T.lane_id([32])
    idx_in_warpgroup = T.thread_id_in_wg([128])
    warp_idx: T.let = warpgroup_idx * 4 + warp_idx_in_wg

    # config.h:159-193.  Recreate SharedMemoryPlan's two unions.  V32 stores
    # each NoPE/RoPE stage contiguously as a 576-column SW128 allocation.
    # Its RoPE member aliases the final 64 columns with an SW64 view.
    pool = T.SMEMPool()
    u_base = T.meta_var(pool.offset)
    if is_v32:
        k_union = pool.alloc_tcgen05_mma_AB((NUM_BUFS, B_TOPK, D_V + 64), "bfloat16")
        k_union_end = T.meta_var(pool.offset)
        k_full = k_union.sub[:, :, :D_V]
        pool.move_base_to(u_base)
        k_rope = pool.alloc_tcgen05_mma_AB(
            (NUM_BUFS, B_TOPK, D_V + 64), "bfloat16", swizzle_mode=SwizzleMode.SWIZZLE_64B_ATOM
        ).sub[:, :, D_V : D_V + 64]
        pool.move_base_to(k_union_end)
    else:
        k_full = pool.alloc_tcgen05_mma_AB((NUM_BUFS, B_TOPK, D_V), "bfloat16")
        k_union_end = T.meta_var(pool.offset)
        # MODEL1's RoPE aliases k_full[..., 448:512].
        pool.move_base_to(u_base)
        k_rope = pool.alloc_tcgen05_mma_AB(
            (NUM_BUFS, B_TOPK, 64), "bfloat16", swizzle_mode=SwizzleMode.SWIZZLE_128B_ATOM
        )
        pool.move_base_to(k_union_end)
    # V32's RoPE member has its own interleaved stage layout.  MODEL1's
    # member aliases the final 64 columns of each 512-column k_full stage;
    # retain that parent slice so tma_explicit sees the true stage stride.
    k_rope_tma = T.meta_var(k_rope if is_v32 else k_full.sub[:, :, d_nope : d_nope + 64])
    raw_nope = pool.alloc((NUM_BUFS, B_TOPK, d_nope // 8), "uint64", align=1024)
    kv_union_end = T.meta_var(pool.offset)

    pool.move_base_to(u_base)
    q_sw128 = pool.alloc_tcgen05_mma_AB((B_H, 512), "bfloat16")
    q_sw128_end = T.meta_var(pool.offset)
    if is_v32:
        pool.move_base_to(q_sw128_end)
        q_sw64 = pool.alloc_tcgen05_mma_AB(
            (B_H, 64), "bfloat16", swizzle_mode=SwizzleMode.SWIZZLE_64B_ATOM
        )
    o_union_base = T.meta_var(pool.offset)
    o_smem = pool.alloc_tcgen05_mma_AB((B_H, D_V), "bfloat16")
    o_bf16_end = T.meta_var(pool.offset)
    pool.move_base_to(o_union_base)
    o_accum_storage = pool.alloc(((B_H - 1) * (D_V + 8) + D_V,), "float32", align=1024)
    o_accum_smem = o_accum_storage.view(B_H, D_V, layout=TileLayout(S[(B_H, D_V) : (D_V + 8, 1)]))
    qo_union_end = T.meta_var(pool.offset)
    pool.move_base_to(max(kv_union_end, qo_union_end, o_bf16_end))

    sp_union_base = T.meta_var(pool.offset)
    p_exchange = pool.alloc((4, 32 * (B_TOPK // 2)), "float32", align=16)
    sp_union_end = T.meta_var(pool.offset)
    pool.move_base_to(sp_union_base)
    s_smem_gemm = pool.alloc_tcgen05_mma_AB(
        (B_H, B_TOPK), "bfloat16", swizzle_mode=SwizzleMode.SWIZZLE_NONE
    )
    pool.move_base_to(sp_union_end)

    rowwise_buf = pool.alloc((128,), "float32", align=16)
    is_token_valid = pool.alloc((NUM_INDEX_BUFS, B_TOPK // 8), "int8", align=16)
    tma_coord = pool.alloc((NUM_INDEX_BUFS, B_TOPK), "int32", align=16)
    scales_e8m0 = pool.alloc((NUM_INDEX_BUFS, B_TOPK * num_scales), "uint8", align=16)
    # array_aligned<uint32_t,1> occupies a complete 16-byte slot.
    tmem_start_addr = pool.alloc((4,), "uint32", align=16)

    # kernel.cuh:45-60.  Arrival counts encode the original producer and
    # consumer roles, including 258 arrivals on valid/coord/scale free.
    bar_last_store_done = MBarrier(pool, 1)
    bar_q_tma = TMABar(pool, 1)
    bar_q_utccp = TCGen05Bar(pool, 1)
    bar_rope_ready = TMABar(pool, NUM_BUFS)
    bar_nope_ready = MBarrier(pool, NUM_BUFS)
    bar_raw_ready = TMABar(pool, NUM_BUFS)
    bar_raw_free = MBarrier(pool, NUM_BUFS)
    bar_valid_ready = MBarrier(pool, NUM_INDEX_BUFS)
    bar_valid_free = MBarrier(pool, NUM_INDEX_BUFS)
    bar_qk_done = TCGen05Bar(pool, NUM_BUFS)
    bar_so_ready = MBarrier(pool, NUM_BUFS)
    bar_sv_done = TCGen05Bar(pool, NUM_BUFS)
    # sizeof(SharedMemoryPlan), including the final struct-alignment pad.
    pool.commit(size=source_smem_size)

    # config.h:71-80.  Preserve fixed TMEM columns O=0, Q=256, P=400.
    tmem_pool = T.TMEMPool(
        pool, total_cols=512, cta_group=1, tmem_addr=tmem_start_addr, sync_after_alloc=False
    )
    o_tmem = tmem_pool.alloc_tcgen05_mma_D(
        (B_H, D_V), "float32", M=64, cta_group=1, ws=True, group=(2, 2, 128)
    )
    o_win = o_tmem.rearrange("h (a b c) -> (b h) (a c)", a=2, b=2, c=128)
    tmem_pool.move_base_to(256)
    q_tmem = tmem_pool.alloc_tcgen05_mma_A(
        (2, B_H, d_qk // 2), "bfloat16", M=64, cta_group=1, ws=True
    )
    tmem_pool.move_base_to(400)
    p_tmem = tmem_pool.alloc_tcgen05_mma_D((2, B_H, B_TOPK), "float32", M=64, cta_group=1, ws=True)

    @T.inline
    def load_scheduler_meta(dst):
        # kernel.cuh:80-88 / KU_LDG_256.  Keep one 32-byte operation,
        # including its cache operators and L2 prefetch size; the eighth
        # int32 word is intentionally loaded even though it is reserved.
        T.ptxd["ld.global.nc.L1::no_allocate.L2::evict_normal.L2::256B.v4.u64"](
            dst[0],
            dst[1],
            dst[2],
            dst[3],
            tile_scheduler_metadata.view("uint64").ptr_to([partition_idx, 0]),
        )

    @T.inline
    def dequant_st128(smem_addr, raw, scale_bits):
        scale: T.let = T.reinterpret("bfloat16", scale_bits)
        packed = T.alloc_local((4,), "uint32")
        for pair_i in T.unroll(4):
            raw_pair: T.let = T.cast(T.shift_right(raw, T.cast(pair_i * 16, "uint64")), "uint16")
            rounded_bits = T.local_scalar("uint32")
            T.ptxd.cvt.rn.bf16x2.e4m3x2(rounded_bits, raw_pair)
            rounded: T.let = T.reinterpret("bfloat16x2", rounded_bits)
            scaled_lo: T.let = T.Shuffle([rounded], [0]) * scale
            scaled_hi: T.let = T.Shuffle([rounded], [1]) * scale
            packed[pair_i] = T.reinterpret("uint32", T.Shuffle([scaled_lo, scaled_hi], [0, 1]))
        # One 128-bit store: the four packed words are read through a b128 view.
        T.ptxd.st.weak.shared__cta.b128(smem_addr, packed.view("uint128")[0])

    # kernel.cuh:35-67.  Each copy site requests the lowering's ordinary
    # descriptor prefetch.  tma_explicit deduplicates the two normal KV
    # descriptors and intentionally does not prefetch src_selector
    # candidates, matching the source's normal-only KV prefetch.
    if warp_idx == 0:
        if T.cuda.elect_sync() != T.uint32(0):
            T.ptxd.mbarrier.init.shared.b64(bar_last_store_done.ptr_to([0]), T.uint32(128))
            T.ptxd.mbarrier.init.shared.b64(bar_q_tma.ptr_to([0]), T.uint32(1))
            T.ptxd.mbarrier.init.shared.b64(bar_q_utccp.ptr_to([0]), T.uint32(1))
            for stage in T.unroll(NUM_BUFS):
                T.ptxd.mbarrier.init.shared.b64(bar_rope_ready.ptr_to([stage]), T.uint32(1))
                T.ptxd.mbarrier.init.shared.b64(bar_nope_ready.ptr_to([stage]), T.uint32(128))
                T.ptxd.mbarrier.init.shared.b64(bar_raw_ready.ptr_to([stage]), T.uint32(1))
                T.ptxd.mbarrier.init.shared.b64(bar_raw_free.ptr_to([stage]), T.uint32(128))
                T.ptxd.mbarrier.init.shared.b64(bar_qk_done.ptr_to([stage]), T.uint32(1))
                T.ptxd.mbarrier.init.shared.b64(bar_so_ready.ptr_to([stage]), T.uint32(128))
                T.ptxd.mbarrier.init.shared.b64(bar_sv_done.ptr_to([stage]), T.uint32(1))
            for index_stage in T.unroll(NUM_INDEX_BUFS):
                T.ptxd.mbarrier.init.shared.b64(bar_valid_ready.ptr_to([index_stage]), T.uint32(32))
                T.ptxd.mbarrier.init.shared.b64(bar_valid_free.ptr_to([index_stage]), T.uint32(258))
            T.ptxd.fence.mbarrier_init.release.cluster()
        T.ptxd.tcgen05.alloc.cta_group__1.sync.aligned.shared__cta.b32(
            T.address_of(tmem_start_addr[0]), T.uint32(512)
        )
        T.cuda.trap_when_assert_failed(tmem_start_addr[0] == T.uint32(0))
        T.ptxd.tcgen05.relinquish_alloc_permit.cta_group__1.sync.aligned()
    T.cuda.cta_sync()

    if warpgroup_idx == 0:
        # kernel.cuh:134-150.  Scale/exp warpgroup and its 224-register
        # allocation.  The output and S register/shared layouts match the
        # fixed dual-GEMM TMEM datapath used by the CUDA source.
        T.ptxd.setmaxnreg.inc.sync.aligned.u32(224)
        rs_buf = PipelineState(NUM_BUFS, phase=0)
        rs_index = PipelineState(NUM_INDEX_BUFS, phase=0)
        p_tmem_win = p_tmem.rearrange("b h t -> (b h) t")
        s_frag_layout = TileLayout(
            S[(2, 32, 2, 32) : (1 @ wid_in_wg, 1 @ laneid, 2 @ wid_in_wg, 1)]
        )
        o_smem_win = o_smem.rearrange("h (a b c) -> (b h) (a c)", a=2, b=2, c=128)
        scale_pair: T.let = T.cuda.make_float2(sm_scale_div_log2, sm_scale_div_log2)
        attn_sink_log2: T.float32 = T.float32(-float("inf"))
        if attn_sink_h is not None:
            attn_sink_log2 = (
                T.cuda.ldg(attn_sink.ptr_to([idx_in_warpgroup % B_H]), "float32") * LOG_2_E
            )

        # kernel.cuh:77-118 expanded at the role call site to avoid the
        # register spilling explicitly called out by the CUDA source.
        sched_words = T.alloc_local((4,), "uint64")
        load_scheduler_meta(sched_words)
        sched_i32 = sched_words.view("int32")
        sched_begin_req: T.let = sched_i32[0]
        sched_end_req: T.let = sched_i32[1]
        sched_begin_block: T.let = sched_i32[2]
        sched_end_block: T.let = sched_i32[3]
        sched_begin_split: T.let = sched_i32[4]
        sched_first_split: T.let = sched_i32[5]
        sched_last_split: T.let = sched_i32[6]
        batch_bar_phase: T.int32 = 0

        # The CUDA return exits only the local run_main_loop lambda.  Guard
        # its body so inactive partitions still reach WG0's TMEM dealloc.
        if sched_begin_req < b:
            for batch_idx in T.serial(sched_begin_req, sched_end_req + 1, unroll=False):
                topk_len: T.int32 = topk
                if topk_length_h is not None:
                    topk_len = T.cuda.ldg(topk_length.ptr_to([batch_idx]), "int32")
                orig_topk_padded: T.let = T.max(
                    ((topk_len + B_TOPK - 1) // B_TOPK) * B_TOPK, B_TOPK
                )
                extra_topk_len: T.int32 = extra_topk
                if extra_topk_length_h is not None:
                    extra_topk_len = T.cuda.ldg(extra_topk_length.ptr_to([batch_idx]), "int32")
                total_topk_padded: T.let = (
                    orig_topk_padded + ((extra_topk_len + B_TOPK - 1) // B_TOPK) * B_TOPK
                )
                start_block: T.let = T.if_then_else(
                    batch_idx == sched_begin_req, sched_begin_block, 0
                )
                end_block: T.let = T.if_then_else(
                    batch_idx == sched_end_req, sched_end_block, total_topk_padded // B_TOPK
                )
                is_split: T.bool = T.cast(
                    T.if_then_else(
                        batch_idx == sched_begin_req,
                        sched_first_split,
                        T.if_then_else(batch_idx == sched_end_req, sched_last_split, 0),
                    ),
                    "bool",
                )
                is_no_split: T.bool = not is_split
                n_split_idx: T.let = T.if_then_else(
                    batch_idx == sched_begin_req,
                    T.cuda.ldg(num_splits.ptr_to([batch_idx]), "int32") + sched_begin_split,
                    T.cuda.ldg(num_splits.ptr_to([batch_idx]), "int32"),
                )
                num_orig_blocks: T.let = orig_topk_padded // B_TOPK
                is_last_batch: T.bool = batch_idx == sched_end_req

                # kernel.cuh:151-159.  Retire prior TMA stores before the
                # aliased Q/O shared region is reused for this batch.
                T.ptxd.cp.async_.bulk.wait_group.read(0)
                bar_last_store_done.arrive(0)
                mi: T.float32 = MAX_INIT_VAL
                li: T.float32 = 0.0
                real_mi: T.float32 = T.float32(-float("inf"))

                # kernel.cuh:160-299.  P load, dual-warp exchange, mask,
                # online softmax, S staging, and conditional O rescale.
                for block_idx in T.serial(start_block, end_block, unroll=False):
                    T.ptxd.bar.sync(T.uint32(BAR_WG0_SYNC), 128)
                    bar_valid_ready.wait(rs_index.stage, rs_index.phase)
                    bar_qk_done.wait(rs_buf.stage, rs_buf.phase)
                    T.ptxd.tcgen05.fence__after_thread_sync()
                    # A later QK commit is ordered after the preceding SxV
                    # operation from this TCGEN issuer.  Its completion thus
                    # retires the prior async read of s_smem_gemm; bridge that
                    # read before p_exchange overwrites the aliased union.
                    T.ptxd.fence.proxy.async_.shared__cta()

                    p_frag = T.alloc_tcgen05_ldst_frag("32x32b", (128, B_TOPK // 2), "float32")
                    p_peer_frag = T.alloc_tcgen05_ldst_frag("32x32b", (128, B_TOPK // 2), "float32")
                    p = p_frag.local()
                    p_peer = p_peer_frag.local()
                    if warp_idx < 2:
                        Tx.wg.copy_async(p_frag[:, :], p_tmem_win.chunk((None, 2))[:, 0])
                        Tx.wg.copy_async(p_peer_frag[:, :], p_tmem_win.chunk((None, 2))[:, 1])
                    else:
                        Tx.wg.copy_async(p_peer_frag[:, :], p_tmem_win.chunk((None, 2))[:, 0])
                        Tx.wg.copy_async(p_frag[:, :], p_tmem_win.chunk((None, 2))[:, 1])
                    T.ptxd.tcgen05.wait__ld.sync.aligned()
                    T.ptxd.tcgen05.fence__before_thread_sync()

                    for exchange_i in T.unroll((B_TOPK // 2) // 4):
                        exchange_offset: T.let = exchange_i * 32 * 4 + lane_idx * 4
                        Tx.copy(
                            p_exchange[warp_idx ^ 2, exchange_offset : exchange_offset + 4],
                            p_peer[exchange_i * 4 : exchange_i * 4 + 4],
                            dispatch="vec_128b",
                        )
                    T.ptxd.bar.sync(
                        T.uint32(BAR_WG0_WARP02 + T.bitwise_and(warp_idx, T.int32(1))), 64
                    )
                    for exchange_i in T.unroll((B_TOPK // 2) // 4):
                        exchange_offset: T.let = exchange_i * 32 * 4 + lane_idx * 4
                        peer_tmp = T.alloc_local((4,), "float32")
                        Tx.copy(
                            peer_tmp[0:4],
                            p_exchange[warp_idx, exchange_offset : exchange_offset + 4],
                            dispatch="vec_128b",
                        )
                        pair0: T.uint64
                        pair1: T.uint64
                        T.ptxd.add.f32x2(
                            pair0,
                            T.cuda.make_float2(p[exchange_i * 4], p[exchange_i * 4 + 1]),
                            T.cuda.make_float2(peer_tmp[0], peer_tmp[1]),
                        )
                        T.ptxd.add.f32x2(
                            pair1,
                            T.cuda.make_float2(p[exchange_i * 4 + 2], p[exchange_i * 4 + 3]),
                            T.cuda.make_float2(peer_tmp[2], peer_tmp[3]),
                        )
                        p[exchange_i * 4] = T.cuda.float2_x(pair0)
                        p[exchange_i * 4 + 1] = T.cuda.float2_y(pair0)
                        p[exchange_i * 4 + 2] = T.cuda.float2_x(pair1)
                        p[exchange_i * 4 + 3] = T.cuda.float2_y(pair1)

                    valid_word: T.let = is_token_valid.view("uint32")[
                        rs_index.stage, T.if_then_else(idx_in_warpgroup >= 64, 1, 0)
                    ]
                    for p_i in T.unroll(B_TOPK // 2):
                        if T.bitwise_and(
                            T.shift_right(valid_word, T.cast(p_i, "uint32")), T.uint32(1)
                        ) == T.uint32(0):
                            p[p_i] = T.float32(-float("inf"))

                    cur_pi_max: T.float32 = T.float32(-float("inf"))
                    for p_i in T.unroll(B_TOPK // 2):
                        cur_pi_max = T.max(cur_pi_max, p[p_i])
                    cur_pi_max = cur_pi_max * sm_scale_div_log2
                    rowwise_buf[idx_in_warpgroup] = cur_pi_max
                    T.ptxd.bar.sync(T.uint32(BAR_WG0_SYNC), 128)
                    bar_valid_free.arrive(rs_index.stage)
                    cur_pi_max = T.max(cur_pi_max, rowwise_buf[idx_in_warpgroup ^ 64])
                    real_mi = T.max(real_mi, cur_pi_max)
                    should_scale_o: T.let = (
                        T.cuda.any_sync(T.uint32(0xFFFFFFFF), cur_pi_max - mi > 6.0) != 0
                    )
                    new_max: T.float32
                    scale_for_old: T.float32
                    if not should_scale_o:
                        scale_for_old = 1.0
                        new_max = mi
                    else:
                        new_max = T.max(cur_pi_max, mi)
                        T.ptxd.ex2.approx.ftz.f32(scale_for_old, mi - new_max)
                    mi = new_max

                    s_frag = T.alloc_buffer(
                        (B_H, B_TOPK), "bfloat16", scope="local", layout=s_frag_layout
                    )
                    s_pack = s_frag.local().view("uint32")
                    cur_sum_pair: T.uint64 = T.cuda.make_float2(0.0, 0.0)
                    neg_max_pair: T.let = T.cuda.make_float2(-new_max, -new_max)
                    for s_i in T.unroll((B_TOPK // 2) // 2):
                        p_pair: T.let = T.cuda.make_float2(p[s_i * 2], p[s_i * 2 + 1])
                        soft_pair: T.uint64
                        T.ptxd.fma.rn.f32x2(soft_pair, p_pair, scale_pair, neg_max_pair)
                        sx: T.float32
                        sy: T.float32
                        T.ptxd.ex2.approx.ftz.f32(sx, T.cuda.float2_x(soft_pair))
                        T.ptxd.ex2.approx.ftz.f32(sy, T.cuda.float2_y(soft_pair))
                        T.ptxd.add.f32x2(cur_sum_pair, cur_sum_pair, T.cuda.make_float2(sx, sy))
                        s_pack[s_i] = T.cuda.float22bfloat162_rn(sx, sy)
                    cur_sum: T.let = T.cuda.float2_x(cur_sum_pair) + T.cuda.float2_y(cur_sum_pair)
                    li_next: T.float32
                    T.ptxd.fma.rn.f32(li_next, li, scale_for_old, cur_sum)
                    li = li_next

                    Tx.wg.copy(s_smem_gemm[:, :], s_frag[:, :])
                    if T.And(block_idx != start_block, should_scale_o):
                        scale_for_old_pair: T.let = T.cuda.make_float2(scale_for_old, scale_for_old)
                        T.ptxd.tcgen05.fence__after_thread_sync()
                        o_rescale_frag = T.alloc_tcgen05_ldst_frag("32x32b", (128, 64), "float32")
                        o_rescale = o_rescale_frag.local()
                        for o_chunk in T.unroll((D_V // 2) // 64):
                            Tx.wg.copy_async(
                                o_rescale_frag[:, :],
                                o_win.chunk((None, (D_V // 2) // 64))[:, o_chunk],
                            )
                            T.ptxd.tcgen05.wait__ld.sync.aligned()
                            scaled_pair: T.uint64
                            for scale_i in T.unroll(64 // 2):
                                T.ptxd.mul.f32x2(
                                    scaled_pair,
                                    T.cuda.make_float2(
                                        o_rescale[scale_i * 2], o_rescale[scale_i * 2 + 1]
                                    ),
                                    scale_for_old_pair,
                                )
                                o_rescale[scale_i * 2] = T.cuda.float2_x(scaled_pair)
                                o_rescale[scale_i * 2 + 1] = T.cuda.float2_y(scaled_pair)
                            Tx.wg.copy_async(
                                o_win.chunk((None, (D_V // 2) // 64))[:, o_chunk],
                                o_rescale_frag[:, :],
                            )
                            T.ptxd.tcgen05.wait__st.sync.aligned()
                        T.ptxd.tcgen05.fence__before_thread_sync()

                    T.ptxd.fence.proxy.async_.shared__cta()
                    bar_so_ready.arrive(rs_buf.stage)
                    if block_idx != end_block - 1:
                        rs_buf.advance()
                        rs_index.advance()

                # kernel.cuh:301-333.  Empty-row repair, li exchange, LSE
                # store, final SV wait, and ring advance.
                if real_mi == T.float32(-float("inf")):
                    li = 0.0
                    mi = T.float32(-float("inf"))
                # Every WG0 warp read its peer's per-block maximum from this
                # allocation above.  Do not let a faster warp reuse the same
                # locations for ``li`` until all of those reads have retired.
                T.ptxd.bar.sync(T.uint32(BAR_WG0_SYNC), 128)
                rowwise_buf[idx_in_warpgroup] = li
                T.ptxd.bar.sync(T.uint32(BAR_WG0_SYNC), 128)
                li = li + rowwise_buf[idx_in_warpgroup ^ 64]
                if idx_in_warpgroup < B_H:
                    if is_no_split:
                        cur_lse: T.float32
                        T.ptxd.fma.rn.f32(cur_lse, mi, T.float32(LN_2), T.log(li))
                        lse[
                            batch_idx * stride_lse_b + s_q_idx * stride_lse_s_q + idx_in_warpgroup
                        ] = T.if_then_else(
                            cur_lse == T.float32(-float("inf")), T.float32(float("inf")), cur_lse
                        )
                    else:
                        lse_accum[
                            n_split_idx * stride_lse_accum_split
                            + s_q_idx * stride_lse_accum_s_q
                            + idx_in_warpgroup
                        ] = T.log2(li) + mi
                bar_sv_done.wait(rs_buf.stage, rs_buf.phase)
                rs_buf.advance()
                rs_index.advance()
                T.ptxd.tcgen05.fence__after_thread_sync()
                if use_pdl and is_last_batch:
                    T.ptxd.griddepcontrol.launch_dependents()

                # kernel.cuh:335-421.  Keep no-split TMA output and split
                # fp32 bulk output as distinct epilogues; attn_sink is only
                # applied here for no-split and is deferred to combine for
                # split output exactly as in the CUDA source.
                if is_no_split:
                    sink_exp: T.float32
                    T.ptxd.ex2.approx.ftz.f32(sink_exp, attn_sink_log2 - mi)
                    output_scale: T.let = T.if_then_else(
                        li == 0.0, 0.0, T.cuda.fdividef(1.0, li + sink_exp)
                    )
                    output_scale_pair: T.let = T.cuda.make_float2(output_scale, output_scale)
                    o_epi_frag = T.alloc_tcgen05_ldst_frag("32x32b", (128, 64), "float32")
                    o_epi_bf16_frag = T.alloc_tcgen05_ldst_frag("32x32b", (128, 64), "bfloat16")
                    o_epi = o_epi_frag.local()

                    @T.inline
                    def emit_no_split_epilogue(epi_i: T.constexpr):
                        Tx.wg.copy_async(
                            o_epi_frag[:, :], o_win.chunk((None, (D_V // 2) // 64))[:, epi_i]
                        )
                        T.ptxd.tcgen05.wait__ld.sync.aligned()
                        scaled_pair: T.uint64
                        for scale_i in T.unroll(64 // 2):
                            T.ptxd.mul.f32x2(
                                scaled_pair,
                                T.cuda.make_float2(o_epi[scale_i * 2], o_epi[scale_i * 2 + 1]),
                                output_scale_pair,
                            )
                            o_epi[scale_i * 2] = T.cuda.float2_x(scaled_pair)
                            o_epi[scale_i * 2 + 1] = T.cuda.float2_y(scaled_pair)
                        Tx.wg.cast(o_epi_bf16_frag[:, :], o_epi_frag[:, :])
                        col_base = T.meta_var(
                            (D_V // 2 if epi_i * 64 >= D_V // 4 else 0) + (epi_i * 64) % (D_V // 4)
                        )
                        Tx.wg.copy(
                            o_smem_win.chunk((None, (D_V // 2) // 64))[:, epi_i],
                            o_epi_bf16_frag[:, :],
                        )
                        T.ptxd.fence.proxy.async_.shared__cta()
                        T.ptxd.bar.sync(T.uint32(BAR_WG0_SYNC), 128)
                        if warp_idx == 0:
                            if T.cuda.elect_sync() != T.uint32(0):
                                Tx.copy_async(
                                    out_strided[batch_idx, s_q_idx, :, col_base : col_base + 64],
                                    o_smem[:, col_base : col_base + 64],
                                    **tma_config(
                                        dispatch="tma_explicit", tensormap_l2_promotion="L2::128B"
                                    ),
                                )
                        warp1_col_base = T.meta_var(col_base + D_V // 4)
                        if warp_idx == 1:
                            if T.cuda.elect_sync() != T.uint32(0):
                                Tx.copy_async(
                                    out_strided[
                                        batch_idx, s_q_idx, :, warp1_col_base : warp1_col_base + 64
                                    ],
                                    o_smem[:, warp1_col_base : warp1_col_base + 64],
                                    **tma_config(
                                        dispatch="tma_explicit", tensormap_l2_promotion="L2::128B"
                                    ),
                                )

                    emit_no_split_epilogue(0)
                    emit_no_split_epilogue(1)
                    emit_no_split_epilogue(2)
                    emit_no_split_epilogue(3)
                    T.ptxd.cp.async_.bulk.commit_group()
                else:
                    output_scale: T.let = T.if_then_else(li == 0.0, 0.0, T.cuda.fdividef(1.0, li))
                    output_scale_pair: T.let = T.cuda.make_float2(output_scale, output_scale)
                    split_frag = T.alloc_tcgen05_ldst_frag("32x32b", (128, 64), "float32")
                    split_local = split_frag.local()
                    for epi_i in T.unroll((D_V // 2) // 64):
                        Tx.wg.copy_async(
                            split_frag[:, :], o_win.chunk((None, (D_V // 2) // 64))[:, epi_i]
                        )
                        T.ptxd.tcgen05.wait__ld.sync.aligned()
                        scaled_pair: T.uint64
                        for scale_i in T.unroll(64 // 2):
                            T.ptxd.mul.f32x2(
                                scaled_pair,
                                T.cuda.make_float2(
                                    split_local[scale_i * 2], split_local[scale_i * 2 + 1]
                                ),
                                output_scale_pair,
                            )
                            split_local[scale_i * 2] = T.cuda.float2_x(scaled_pair)
                            split_local[scale_i * 2 + 1] = T.cuda.float2_y(scaled_pair)
                        col_base: T.let = (
                            (idx_in_warpgroup // 64) * 128
                            + T.if_then_else(epi_i * 64 >= D_V // 4, D_V // 2, 0)
                            + (epi_i * 64) % (D_V // 4)
                        )
                        for j in T.unroll(64 // 4):
                            Tx.copy(
                                o_accum_smem[
                                    idx_in_warpgroup % 64, col_base + j * 4 : col_base + j * 4 + 4
                                ],
                                split_local[j * 4 : j * 4 + 4],
                                dispatch="vec_128b",
                            )
                    T.ptxd.fence.proxy.async_.shared__cta()
                    T.ptxd.bar.sync(T.uint32(BAR_WG0_SYNC), 128)
                    if T.cuda.elect_sync() != T.uint32(0):
                        for local_row in T.unroll(B_H // 4):
                            smem_row: T.let = local_row * 4 + warp_idx
                            T.ptxd["cp.async.bulk.global.shared::cta.bulk_group"](
                                o_accum.ptr_to(
                                    [
                                        n_split_idx * stride_o_accum_split
                                        + s_q_idx * stride_o_accum_s_q
                                        + smem_row * stride_o_accum_h_q
                                    ]
                                ),
                                o_accum_smem.ptr_to([smem_row, 0]),
                                T.uint32(D_V * 4),
                            )
                        T.ptxd.cp.async_.bulk.commit_group()

                # kernel.cuh:116 uses the unaligned spelling because the
                # elected WG1 producer lanes reach this named barrier via
                # control flow distinct from the empty-role lanes.
                T.ptxd.barrier.sync(T.uint32(BAR_EVERYONE_SYNC), T.uint32(NUM_THREADS))
                batch_bar_phase = batch_bar_phase ^ 1

        if warp_idx == 0:
            T.ptxd.tcgen05.dealloc.cta_group__1.sync.aligned.b32(T.uint32(0), T.uint32(512))

    elif warpgroup_idx == 1:
        # kernel.cuh:427-430.  The producer/MMA warpgroup deliberately
        # gives registers back, then recomputes the synchronized canonical
        # warp id; retaining the earlier value is known to spill registers.
        T.ptxd.setmaxnreg.dec.sync.aligned.u32(72)
        wg1_warp_idx: T.let = T.tvm_warp_shuffle(
            T.uint32(0xFFFFFFFF), T.cuda.thread_rank() // 32, 0, 32, 32
        )

        # kernel.cuh:431-746.  Mirror each CUDA run_main_loop(lambda)
        # call as a separate parser-time specialization.  This keeps the
        # scheduler and its registers inside the selected warp role.
        @T.inline
        def run_wg1_role(role: T.constexpr):
            rs_buf = PipelineState(NUM_BUFS, phase=0)
            rs_index = PipelineState(NUM_INDEX_BUFS, phase=0)
            q_sw128_tmem = q_tmem.sub[:, :, 0:256]
            q_sw128_tmem_cp = q_sw128_tmem.rearrange("b h (dc di) -> h dc b di", di=64)
            k_full_tiled = k_full.rearrange("b r (dc h ci) -> b (h r) (dc ci)", dc=4, h=2, ci=64)
            q_tail_tmem = q_tmem.sub[:, :, q_tail_start : q_tail_start + 32]
            q_tail_tmem_cp = q_tail_tmem.rearrange("b h k -> h (b k)")
            k_rope_tiled = k_rope.rearrange("b r (h ci) -> b (h r) ci", h=2, ci=32)

            # kernel.cuh:657-667.  These warp-7 invariants are deliberately
            # materialized before the scheduler traversal.  Pointer bases are
            # held as byte addresses so the per-token paths only add offsets.
            if role == 7:
                tma_coords_step_per_token: T.let = (656 if is_v32 else 576) // tma_k_stride
                tma_coords_step_per_block: T.let = stride_kv_block // tma_k_stride
                tma_coords_step_per_extra_block: T.let = stride_extra_kv_block // tma_k_stride
                k_scales_ptr_u64: T.let = T.reinterpret(
                    "uint64",
                    (
                        kv.ptr_to([0, d_nope // BF16_BYTES])
                        if is_v32
                        else kv.ptr_to([page_block_size, 0])
                    ),
                )
                extra_k_scales_ptr_u64: T.uint64 = T.uint64(0)
                if extra_kv_h is not None:
                    extra_k_scales_ptr_u64 = T.reinterpret(
                        "uint64",
                        (
                            extra_kv.ptr_to([0, d_nope // BF16_BYTES])
                            if is_v32
                            else extra_kv.ptr_to([extra_page_block_size, 0])
                        ),
                    )
            # kernel.cuh:77-118, expanded once for all WG1 threads.  Non-elected
            # lanes still execute the empty role and participate in the 384-way
            # per-batch named barrier, matching the CUDA else branch at 744.
            sched_words = T.alloc_local((4,), "uint64")
            load_scheduler_meta(sched_words)
            sched_i32 = sched_words.view("int32")
            sched_begin_req: T.let = sched_i32[0]
            sched_end_req: T.let = sched_i32[1]
            sched_begin_block: T.let = sched_i32[2]
            sched_end_block: T.let = sched_i32[3]
            sched_begin_split: T.let = sched_i32[4]
            sched_first_split: T.let = sched_i32[5]
            sched_last_split: T.let = sched_i32[6]
            batch_bar_phase: T.int32 = 0

            # The CUDA return exits only this role's run_main_loop lambda.
            if sched_begin_req < b:
                for batch_idx in T.serial(sched_begin_req, sched_end_req + 1, unroll=False):
                    topk_len: T.int32 = topk
                    if topk_length_h is not None:
                        topk_len = T.cuda.ldg(topk_length.ptr_to([batch_idx]), "int32")
                    orig_topk_padded: T.let = T.max(
                        ((topk_len + B_TOPK - 1) // B_TOPK) * B_TOPK, B_TOPK
                    )
                    extra_topk_len: T.int32 = extra_topk
                    if extra_topk_length_h is not None:
                        extra_topk_len = T.cuda.ldg(extra_topk_length.ptr_to([batch_idx]), "int32")
                    total_topk_padded: T.let = (
                        orig_topk_padded + ((extra_topk_len + B_TOPK - 1) // B_TOPK) * B_TOPK
                    )
                    start_block: T.let = T.if_then_else(
                        batch_idx == sched_begin_req, sched_begin_block, 0
                    )
                    end_block: T.let = T.if_then_else(
                        batch_idx == sched_end_req, sched_end_block, total_topk_padded // B_TOPK
                    )
                    is_split: T.bool = T.cast(
                        T.if_then_else(
                            batch_idx == sched_begin_req,
                            sched_first_split,
                            T.if_then_else(batch_idx == sched_end_req, sched_last_split, 0),
                        ),
                        "bool",
                    )
                    is_no_split: T.bool = not is_split
                    num_orig_blocks: T.let = orig_topk_padded // B_TOPK
                    n_split_idx: T.let = T.if_then_else(
                        batch_idx == sched_begin_req,
                        T.cuda.ldg(num_splits.ptr_to([batch_idx]), "int32") + sched_begin_split,
                        T.cuda.ldg(num_splits.ptr_to([batch_idx]), "int32"),
                    )
                    is_last_batch: T.bool = batch_idx == sched_end_req

                    if role == 4:
                        # kernel.cuh:431-527.  Warp 4 issues both Q TMAs, then
                        # the same SW128/SW64 UTCCP deposits at TMEM Q=256.
                        T.cuda.trap_when_assert_failed(start_block < end_block)
                        # SmemLayoutQ_SW128 is tile_to_shape of a 64x64
                        # atom.  CuTe therefore partitions the 64x512 Q
                        # copy into eight source-order TMA boxes instead of
                        # issuing one monolithic 64 KiB transaction.
                        for q_tile in T.unroll(512 // 64):
                            Tx.copy_async(
                                q_sw128[:, q_tile * 64 : (q_tile + 1) * 64],
                                q_strided[batch_idx, s_q_idx, :, q_tile * 64 : (q_tile + 1) * 64],
                                **tma_config(
                                    dispatch="tma_explicit",
                                    mbar=bar_q_tma.ptr_to([0]),
                                    cta_group=1,
                                    cache_hint="evict_first",
                                    tensormap_l2_promotion="L2::128B",
                                ),
                            )
                        if is_v32:
                            Tx.copy_async(
                                q_sw64.rearrange("h (a c) -> a h c", a=2, c=32)[:, :, :],
                                q_tail_tma[batch_idx, s_q_idx, 16:18, :, :],
                                **tma_config(
                                    dispatch="tma_explicit",
                                    mbar=bar_q_tma.ptr_to([0]),
                                    cta_group=1,
                                    cache_hint="evict_first",
                                    tensormap_l2_promotion="L2::128B",
                                ),
                            )
                        bar_q_tma.arrive(0, tx_count=B_H * d_qk * BF16_BYTES)
                        bar_q_tma.wait(0, batch_bar_phase)
                        T.ptxd.tcgen05.fence__after_thread_sync()
                        Tx.copy_async(
                            q_sw128_tmem_cp[:, :, :, :],
                            q_sw128.view(B_H, 4, 2, 64)[:, :, :, :],
                            shape="128x256b",
                            cta_group=1,
                        )
                        if is_v32:
                            Tx.copy_async(q_tail_tmem_cp[:, :], q_sw64[:, :])
                        bar_q_utccp.arrive(0)
                        bar_q_utccp.wait(0, batch_bar_phase)
                        T.ptxd.tcgen05.fence__after_thread_sync()

                        # kernel.cuh:529-584.  MODEL_TYPE only selects how the
                        # shared K latent is interpreted; both instances issue
                        # the same dual-head P and SxV pipelines.
                        for block_idx in T.serial(start_block, end_block, unroll=False):
                            if is_v32:
                                bar_rope_ready.wait(rs_buf.stage, rs_buf.phase)
                                T.ptxd.tcgen05.fence__after_thread_sync()
                                Tx.gemm_async(
                                    p_tmem[:, :, :],
                                    q_tail_tmem[:, :, :],
                                    k_rope_tiled[rs_buf.stage, :, :],
                                    **_mma_config(accum=T.uint32(0)),
                                )
                                bar_nope_ready.wait(rs_buf.stage, rs_buf.phase)
                                T.ptxd.tcgen05.fence__after_thread_sync()
                                Tx.gemm_async(
                                    p_tmem[:, :, :],
                                    q_sw128_tmem[:, :, :],
                                    k_full_tiled[rs_buf.stage, :, :],
                                    **_mma_config(accum=T.uint32(1)),
                                )
                            else:
                                bar_rope_ready.wait(rs_buf.stage, rs_buf.phase)
                                bar_nope_ready.wait(rs_buf.stage, rs_buf.phase)
                                T.ptxd.tcgen05.fence__after_thread_sync()
                                Tx.gemm_async(
                                    p_tmem[:, :, :],
                                    q_sw128_tmem[:, :, :],
                                    k_full_tiled[rs_buf.stage, :, :],
                                    **_mma_config(accum=T.uint32(0)),
                                )
                            bar_qk_done.arrive(rs_buf.stage)

                            bar_so_ready.wait(rs_buf.stage, rs_buf.phase)
                            T.ptxd.tcgen05.fence__after_thread_sync()
                            mma_o_accum: T.let = T.if_then_else(
                                block_idx == start_block, T.uint32(0), T.uint32(1)
                            )
                            Tx.gemm_async(
                                o_tmem.sub[:, 0 : D_V // 2],
                                s_smem_gemm[:, :],
                                k_full[rs_buf.stage, :, 0 : D_V // 2],
                                transB=True,
                                **_mma_config(accum=mma_o_accum),
                            )
                            Tx.gemm_async(
                                o_tmem.sub[:, D_V // 2 : D_V],
                                s_smem_gemm[:, :],
                                k_full[rs_buf.stage, :, D_V // 2 : D_V],
                                transB=True,
                                **_mma_config(accum=mma_o_accum),
                            )
                            bar_sv_done.arrive(rs_buf.stage)
                            rs_buf.advance()
                            rs_index.advance()

                    elif role == 5:
                        # kernel.cuh:586-615.  One gather4 producer loads raw
                        # fp8 NoPE as int64, retaining the two-stage raw ring.
                        bar_q_utccp.wait(0, batch_bar_phase)
                        bar_last_store_done.wait(0, batch_bar_phase)
                        for block_idx in T.serial(start_block, end_block, unroll=False):
                            bar_valid_ready.wait(rs_index.stage, rs_index.phase)
                            bar_raw_free.wait(rs_buf.stage, rs_buf.phase ^ 1)
                            cur_indices = T.alloc_local((4,), "int32")
                            next_indices = T.alloc_local((4,), "int32")
                            Tx.copy(
                                cur_indices[0:4],
                                tma_coord[rs_index.stage, 0:4],
                                dispatch="vec_128b",
                            )
                            for row4 in T.unroll(B_TOPK // 4):
                                row: T.let = row4 * 4
                                if row + 4 < B_TOPK:
                                    Tx.copy(
                                        next_indices[0:4],
                                        tma_coord[rs_index.stage, row + 4 : row + 8],
                                        dispatch="vec_128b",
                                    )
                                Tx.copy_async(
                                    raw_nope.sub[rs_buf.stage, :, :][row : row + 4, :],
                                    kv_nope_tma[0:1, :],
                                    **_kv_gather_tma(
                                        mbar=bar_raw_ready.ptr_to([rs_buf.stage]),
                                        gather4=[cur_indices[j] for j in range(4)],
                                        src_selector=(
                                            [(block_idx >= num_orig_blocks, extra_kv_nope_tma)]
                                            if extra_kv_h is not None
                                            else None
                                        ),
                                    ),
                                )
                                cur_indices[0] = next_indices[0]
                                cur_indices[1] = next_indices[1]
                                cur_indices[2] = next_indices[2]
                                cur_indices[3] = next_indices[3]
                            bar_raw_ready.arrive(rs_buf.stage, tx_count=B_TOPK * d_nope)
                            bar_valid_free.arrive(rs_index.stage)
                            rs_buf.advance()
                            rs_index.advance()

                    elif role == 6:
                        # kernel.cuh:616-652.  RoPE remains bf16 and uses the
                        # model-specific SW64 (two 32-col gathers) or SW128
                        # (one 64-col gather) destination.
                        bar_q_utccp.wait(0, batch_bar_phase)
                        bar_last_store_done.wait(0, batch_bar_phase)
                        for block_idx in T.serial(start_block, end_block, unroll=False):
                            bar_valid_ready.wait(rs_index.stage, rs_index.phase)
                            if is_v32:
                                bar_qk_done.wait(rs_buf.stage, rs_buf.phase ^ 1)
                            else:
                                bar_sv_done.wait(rs_buf.stage, rs_buf.phase ^ 1)
                            cur_indices = T.alloc_local((4,), "int32")
                            next_indices = T.alloc_local((4,), "int32")
                            Tx.copy(
                                cur_indices[0:4],
                                tma_coord[rs_index.stage, 0:4],
                                dispatch="vec_128b",
                            )
                            for row4 in T.unroll(B_TOPK // 4):
                                row: T.let = row4 * 4
                                if row + 4 < B_TOPK:
                                    Tx.copy(
                                        next_indices[0:4],
                                        tma_coord[rs_index.stage, row + 4 : row + 8],
                                        dispatch="vec_128b",
                                    )
                                for rope_part in T.unroll(64 // rope_tile):
                                    Tx.copy_async(
                                        k_rope_tma.sub[rs_buf.stage, :, :][
                                            row : row + 4,
                                            rope_part * rope_tile : (rope_part + 1) * rope_tile,
                                        ],
                                        kv_rope_tma[
                                            0:1, rope_part * rope_tile : (rope_part + 1) * rope_tile
                                        ],
                                        **_kv_gather_tma(
                                            mbar=bar_rope_ready.ptr_to([rs_buf.stage]),
                                            gather4=[cur_indices[j] for j in range(4)],
                                            src_selector=(
                                                [(block_idx >= num_orig_blocks, extra_kv_rope_tma)]
                                                if extra_kv_h is not None
                                                else None
                                            ),
                                        ),
                                    )
                                cur_indices[0] = next_indices[0]
                                cur_indices[1] = next_indices[1]
                                cur_indices[2] = next_indices[2]
                                cur_indices[3] = next_indices[3]
                            bar_rope_ready.arrive(rs_buf.stage, tx_count=B_TOPK * 64 * BF16_BYTES)
                            bar_valid_free.arrive(rs_index.stage)
                            rs_buf.advance()
                            rs_index.advance()

                    elif role == 7:
                        # kernel.cuh:653-743.  All 32 lanes transform exactly
                        # two indices, form TMA coordinates, load/convert the
                        # model-specific scales, and construct each 8-bit mask.
                        indices_base: T.let = (
                            batch_idx * stride_indices_b + s_q_idx * stride_indices_s_q
                        )
                        extra_indices_base: T.let = (
                            batch_idx * stride_extra_indices_b + s_q_idx * stride_extra_indices_s_q
                        )

                        @T.inline
                        def process_index_block(cur_block, is_extra: T.constexpr):
                            abs_pos: T.let = T.if_then_else(
                                is_extra,
                                (cur_block - num_orig_blocks) * B_TOPK + lane_idx * 2,
                                cur_block * B_TOPK + lane_idx * 2,
                            )
                            cur_page_size: T.let = T.if_then_else(
                                is_extra, extra_page_block_size, page_block_size
                            )
                            cur_block_stride: T.let = T.if_then_else(
                                is_extra, stride_extra_kv_block, stride_kv_block
                            )
                            cur_row_stride: T.let = T.if_then_else(
                                is_extra, stride_extra_kv_row, stride_kv_row
                            )
                            cur_length: T.let = T.if_then_else(is_extra, extra_topk_len, topk_len)
                            cur_k_scales_ptr_u64: T.let = T.if_then_else(
                                is_extra, extra_k_scales_ptr_u64, k_scales_ptr_u64
                            )
                            cur_tma_coords_step_per_block: T.let = T.if_then_else(
                                is_extra, tma_coords_step_per_extra_block, tma_coords_step_per_block
                            )

                            pair_indices = T.alloc_local((2,), "int32")
                            if is_extra:
                                Tx.copy(
                                    pair_indices[0:2],
                                    extra_indices[
                                        extra_indices_base + abs_pos : extra_indices_base
                                        + abs_pos
                                        + 2
                                    ],
                                    dispatch="vec_64b",
                                    cache="nc",
                                )
                            else:
                                Tx.copy(
                                    pair_indices[0:2],
                                    indices[indices_base + abs_pos : indices_base + abs_pos + 2],
                                    dispatch="vec_64b",
                                    cache="nc",
                                )
                            bar_valid_free.wait(rs_index.stage, rs_index.phase ^ 1)
                            coords = T.alloc_local((2,), "int32")
                            cache_blocks = T.alloc_local((2,), "uint32")
                            indices_in_block = T.alloc_local((2,), "uint32")
                            scale_words = T.alloc_local((2,), "uint64")
                            pair_token_valid = T.alloc_local((2,), "bool")
                            scale_f32 = T.alloc_local((2, 4), "float32")
                            scale_byte_offsets = T.alloc_local((2,), "uint64")

                            @T.inline
                            def load_token_scales(
                                pair_i: T.constexpr,
                                token_valid,
                                cache_block,
                                index_in_block,
                                block_stride,
                                row_stride,
                                scales_ptr_u64,
                                byte_offsets,
                                words,
                                values,
                            ):
                                if is_v32:
                                    # Invalid V32 entries still issue token-0's
                                    # float4 load, then zero the converted word.
                                    byte_offsets[pair_i] = T.if_then_else(
                                        token_valid,
                                        T.cast(cache_block, "uint64")
                                        * T.cast(block_stride, "int64")
                                        + T.cast(index_in_block, "uint64")
                                        * T.cast(row_stride, "int64"),
                                        T.uint64(0),
                                    )
                                    T.cuda.ldg(
                                        T.reinterpret(
                                            PointerType(PrimType("float32")),
                                            scales_ptr_u64 + byte_offsets[pair_i],
                                        ),
                                        "float32",
                                        dst=(
                                            values.ptr_to([pair_i, 0]),
                                            values.ptr_to([pair_i, 1]),
                                            values.ptr_to([pair_i, 2]),
                                            values.ptr_to([pair_i, 3]),
                                        ),
                                        vec="v4",
                                    )
                                else:
                                    byte_offsets[pair_i] = (
                                        T.cast(cache_block, "uint64")
                                        * T.cast(block_stride, "int64")
                                        + T.cast(index_in_block, "uint64") * 8
                                    )
                                    words[pair_i] = T.if_then_else(
                                        token_valid,
                                        T.cuda.ldg(
                                            T.reinterpret(
                                                PointerType(PrimType("uint64")),
                                                scales_ptr_u64 + byte_offsets[pair_i],
                                            ),
                                            "uint64",
                                        ),
                                        T.uint64(0),
                                    )

                            valid_mask: T.int8 = T.int8(0)
                            for pair_i in T.unroll(2):
                                index_u32: T.let = T.cast(pair_indices[pair_i], "uint32")
                                cache_blocks[pair_i] = index_u32 // T.cast(cur_page_size, "uint32")
                                indices_in_block[pair_i] = index_u32 % T.cast(
                                    cur_page_size, "uint32"
                                )
                                token_valid: T.let = T.And(
                                    pair_indices[pair_i] != -1, abs_pos + pair_i < cur_length
                                )
                                pair_token_valid[pair_i] = token_valid
                                valid_mask = T.cast(
                                    T.bitwise_or(
                                        T.cast(valid_mask, "int32"),
                                        T.shift_left(
                                            T.cast(token_valid, "int32"), T.cast(pair_i, "int32")
                                        ),
                                    ),
                                    "int8",
                                )
                                coords[pair_i] = T.if_then_else(
                                    pair_token_valid[pair_i],
                                    T.cast(cache_blocks[pair_i], "int32")
                                    * cur_tma_coords_step_per_block
                                    + T.cast(indices_in_block[pair_i], "int32")
                                    * tma_coords_step_per_token,
                                    -1,
                                )
                                # The source-unrolled loop issues both random
                                # scale loads before either V32 conversion.
                                load_token_scales(
                                    pair_i,
                                    pair_token_valid[pair_i],
                                    cache_blocks[pair_i],
                                    indices_in_block[pair_i],
                                    cur_block_stride,
                                    cur_row_stride,
                                    cur_k_scales_ptr_u64,
                                    scale_byte_offsets,
                                    scale_words,
                                    scale_f32,
                                )

                            if is_v32:
                                for pair_i in T.unroll(2):
                                    lo = T.local_scalar("uint16")
                                    T.ptxd.cvt.rz.ue8m0x2.f32(
                                        lo, scale_f32[pair_i, 1], scale_f32[pair_i, 0]
                                    )
                                    hi = T.local_scalar("uint16")
                                    T.ptxd.cvt.rz.ue8m0x2.f32(
                                        hi, scale_f32[pair_i, 3], scale_f32[pair_i, 2]
                                    )
                                    packed_scale: T.let = T.bitwise_or(
                                        T.cast(lo, "uint32"),
                                        T.shift_left(T.cast(hi, "uint32"), T.uint32(16)),
                                    )
                                    scale_words[pair_i] = T.if_then_else(
                                        pair_token_valid[pair_i],
                                        T.cast(packed_scale, "uint64"),
                                        T.uint64(0),
                                    )

                            valid_mask = T.cast(
                                T.shift_left(
                                    T.cast(valid_mask, "int32"), T.cast((lane_idx % 4) * 2, "int32")
                                ),
                                "int8",
                            )
                            valid_mask = T.cast(
                                T.bitwise_or(
                                    T.cast(valid_mask, "int32"),
                                    T.cuda.__shfl_xor_sync(
                                        T.uint32(0xFFFFFFFF), T.cast(valid_mask, "int32"), 1, 32
                                    ),
                                ),
                                "int8",
                            )
                            valid_mask = T.cast(
                                T.bitwise_or(
                                    T.cast(valid_mask, "int32"),
                                    T.cuda.__shfl_xor_sync(
                                        T.uint32(0xFFFFFFFF), T.cast(valid_mask, "int32"), 2, 32
                                    ),
                                ),
                                "int8",
                            )
                            if is_v32:
                                scales_e8m0.view("uint64")[rs_index.stage, lane_idx] = T.bitwise_or(
                                    scale_words[0], T.shift_left(scale_words[1], T.uint64(32))
                                )
                            else:
                                Tx.copy(
                                    scales_e8m0.view("uint64")[
                                        rs_index.stage, lane_idx * 2 : lane_idx * 2 + 2
                                    ],
                                    scale_words[0:2],
                                    dispatch="vec_128b",
                                )
                            Tx.copy(
                                tma_coord[rs_index.stage, lane_idx * 2 : lane_idx * 2 + 2],
                                coords[0:2],
                                dispatch="vec_64b",
                            )
                            if lane_idx % 4 == 0:
                                is_token_valid[rs_index.stage, lane_idx // 4] = valid_mask
                            bar_valid_ready.arrive(rs_index.stage)
                            rs_buf.advance()
                            rs_index.advance()

                        for block_idx in T.serial(
                            start_block, T.min(num_orig_blocks, end_block), unroll=False
                        ):
                            process_index_block(block_idx, False)
                        if extra_kv_h is not None and extra_indices_h is not None:
                            for block_idx in T.serial(
                                T.max(start_block, num_orig_blocks), end_block, unroll=False
                            ):
                                process_index_block(block_idx, True)

                    T.ptxd.barrier.sync(T.uint32(BAR_EVERYONE_SYNC), T.uint32(NUM_THREADS))
                    batch_bar_phase = batch_bar_phase ^ 1

        # kernel.cuh:431/586/616/653/744.  Election is evaluated only in
        # the matching warp.  Record the selected source branch first so
        # every non-elected lane reaches the one shared final ``else``
        # scheduler, rather than cloning that empty scheduler once for
        # each producer warp.
        selected_wg1_role: T.int32 = -1
        if wg1_warp_idx == 4:
            if T.cuda.elect_sync() != T.uint32(0):
                selected_wg1_role = 4
        elif wg1_warp_idx == 5:
            if T.cuda.elect_sync() != T.uint32(0):
                selected_wg1_role = 5
        elif wg1_warp_idx == 6:
            if T.cuda.elect_sync() != T.uint32(0):
                selected_wg1_role = 6
        elif wg1_warp_idx == 7:
            selected_wg1_role = 7

        if selected_wg1_role == 4:
            run_wg1_role(4)
        elif selected_wg1_role == 5:
            run_wg1_role(5)
        elif selected_wg1_role == 6:
            run_wg1_role(6)
        elif selected_wg1_role == 7:
            run_wg1_role(7)
        else:
            run_wg1_role(-1)
    else:
        # kernel.cuh:747-759.  The dequant warpgroup keeps 208 registers
        # and assigns exactly eight threads per token group.
        T.ptxd.setmaxnreg.inc.sync.aligned.u32(208)
        rs_buf = PipelineState(NUM_BUFS, phase=0)
        rs_index = PipelineState(NUM_INDEX_BUFS, phase=0)
        group_idx: T.let = idx_in_warpgroup // 8
        idx_in_group: T.let = idx_in_warpgroup % 8

        # kernel.cuh:751-758.  Keep both dequant-stage and raw-stage
        # per-thread bases live across the scheduler loop.  The source
        # selects one pointer from each pair once per block.
        nope0_base_u64: T.let = T.reinterpret(
            "uint64", k_full.ptr_to([0, group_idx, idx_in_group * 8])
        )
        nope1_base_u64: T.let = T.reinterpret(
            "uint64", k_full.ptr_to([1, group_idx, idx_in_group * 8])
        )
        raw_nope0_base_u64: T.let = T.reinterpret(
            "uint64", raw_nope.ptr_to([0, group_idx, idx_in_group])
        )
        raw_nope1_base_u64: T.let = T.reinterpret(
            "uint64", raw_nope.ptr_to([1, group_idx, idx_in_group])
        )

        # kernel.cuh:77-118 expanded for WG2, preserving scheduler loads
        # in this specialization to avoid cross-role register pressure.
        sched_words = T.alloc_local((4,), "uint64")
        load_scheduler_meta(sched_words)
        sched_i32 = sched_words.view("int32")
        sched_begin_req: T.let = sched_i32[0]
        sched_end_req: T.let = sched_i32[1]
        sched_begin_block: T.let = sched_i32[2]
        sched_end_block: T.let = sched_i32[3]
        sched_begin_split: T.let = sched_i32[4]
        sched_first_split: T.let = sched_i32[5]
        sched_last_split: T.let = sched_i32[6]
        batch_bar_phase: T.int32 = 0

        # The CUDA return exits only this role's run_main_loop lambda.
        if sched_begin_req < b:
            for batch_idx in T.serial(sched_begin_req, sched_end_req + 1, unroll=False):
                topk_len: T.int32 = topk
                if topk_length_h is not None:
                    topk_len = T.cuda.ldg(topk_length.ptr_to([batch_idx]), "int32")
                orig_topk_padded: T.let = T.max(
                    ((topk_len + B_TOPK - 1) // B_TOPK) * B_TOPK, B_TOPK
                )
                extra_topk_len: T.int32 = extra_topk
                if extra_topk_length_h is not None:
                    extra_topk_len = T.cuda.ldg(extra_topk_length.ptr_to([batch_idx]), "int32")
                total_topk_padded: T.let = (
                    orig_topk_padded + ((extra_topk_len + B_TOPK - 1) // B_TOPK) * B_TOPK
                )
                start_block: T.let = T.if_then_else(
                    batch_idx == sched_begin_req, sched_begin_block, 0
                )
                end_block: T.let = T.if_then_else(
                    batch_idx == sched_end_req, sched_end_block, total_topk_padded // B_TOPK
                )
                is_split: T.bool = T.cast(
                    T.if_then_else(
                        batch_idx == sched_begin_req,
                        sched_first_split,
                        T.if_then_else(batch_idx == sched_end_req, sched_last_split, 0),
                    ),
                    "bool",
                )
                is_no_split: T.bool = not is_split
                n_split_idx: T.let = T.if_then_else(
                    batch_idx == sched_begin_req,
                    T.cuda.ldg(num_splits.ptr_to([batch_idx]), "int32") + sched_begin_split,
                    T.cuda.ldg(num_splits.ptr_to([batch_idx]), "int32"),
                )
                num_orig_blocks: T.let = orig_topk_padded // B_TOPK
                is_last_batch: T.bool = batch_idx == sched_end_req

                # kernel.cuh:760-840.  Wait on Q, raw fp8 and the previous
                # SxV use, then convert each fp8x8 with the exact ue8m0
                # scale and weak shared b128 store from the source.
                bar_q_utccp.wait(0, batch_bar_phase)
                for block_idx in T.serial(start_block, end_block, unroll=False):
                    bar_valid_ready.wait(rs_index.stage, rs_index.phase)
                    bar_raw_ready.wait(rs_buf.stage, rs_buf.phase)
                    bar_sv_done.wait(rs_buf.stage, rs_buf.phase ^ 1)
                    # On the first block, bridge the completed UTCCP read of
                    # q_sw128 before generic stores reuse its k_full alias.  On
                    # later ring turns, bridge the completed SxV read of this
                    # stage before the same generic stores overwrite it.
                    T.ptxd.fence.proxy.async_.shared__cta()
                    cur_nope_base_u64: T.let = T.if_then_else(
                        rs_buf.stage == 0, nope0_base_u64, nope1_base_u64
                    )
                    cur_raw_nope_base_u64: T.let = T.if_then_else(
                        rs_buf.stage == 0, raw_nope0_base_u64, raw_nope1_base_u64
                    )
                    cur_nope_base_uint_addr: T.let = T.cuda.cvta_generic_to_shared(
                        T.reinterpret(PointerType(PrimType("bfloat16")), cur_nope_base_u64)
                    )
                    cur_raw_nope_base_uint_addr: T.let = T.cuda.cvta_generic_to_shared(
                        T.reinterpret(PointerType(PrimType("uint64")), cur_raw_nope_base_u64)
                    )
                    for local_row in T.unroll(rows_per_group):
                        row_idx: T.let = local_row * (128 // 8) + group_idx
                        scales_bf16_bits = T.alloc_local((num_scales,), "uint16")
                        if is_v32:
                            packed_scales: T.let = scales_e8m0.view("uint32")[
                                rs_index.stage, row_idx
                            ]
                            for scale_pair_idx in T.unroll(2):
                                converted_pair = T.local_scalar("uint32")
                                T.ptxd.cvt.rn.bf16x2.ue8m0x2(
                                    converted_pair,
                                    T.cast(
                                        T.shift_right(
                                            packed_scales, T.cast(scale_pair_idx * 16, "uint32")
                                        ),
                                        "uint16",
                                    ),
                                )
                                scales_bf16_bits[scale_pair_idx * 2] = T.cast(
                                    converted_pair, "uint16"
                                )
                                scales_bf16_bits[scale_pair_idx * 2 + 1] = T.cast(
                                    T.shift_right(converted_pair, T.uint32(16)), "uint16"
                                )
                        else:
                            packed_scales: T.let = scales_e8m0.view("uint64")[
                                rs_index.stage, row_idx
                            ]
                            for scale_pair_idx in T.unroll(4):
                                converted_pair = T.local_scalar("uint32")
                                T.ptxd.cvt.rn.bf16x2.ue8m0x2(
                                    converted_pair,
                                    T.cast(
                                        T.shift_right(
                                            packed_scales, T.cast(scale_pair_idx * 16, "uint64")
                                        ),
                                        "uint16",
                                    ),
                                )
                                scales_bf16_bits[scale_pair_idx * 2] = T.cast(
                                    converted_pair, "uint16"
                                )
                                scales_bf16_bits[scale_pair_idx * 2 + 1] = T.cast(
                                    T.shift_right(converted_pair, T.uint32(16)), "uint16"
                                )

                        cur_raw_fp8x8: T.uint64
                        T.ptxd.ld.shared.u64(
                            cur_raw_fp8x8,
                            cur_raw_nope_base_uint_addr
                            + T.cast(local_row * (128 // 8) * d_nope, "uint32"),
                        )
                        for local_col in T.unroll(cols_per_group):
                            raw_fp8x8: T.let = cur_raw_fp8x8
                            if local_col + 1 < cols_per_group:
                                T.ptxd.ld.shared.u64(
                                    cur_raw_fp8x8,
                                    cur_raw_nope_base_uint_addr
                                    + T.cast(
                                        local_row * (128 // 8) * d_nope + (local_col + 1) * (8 * 8),
                                        "uint32",
                                    ),
                                )
                            scale_idx: T.let = (
                                local_col // (cols_per_group // 4) if is_v32 else local_col
                            )
                            dequant_st128(
                                cur_nope_base_uint_addr
                                + T.cast(
                                    BF16_BYTES
                                    * (local_row * (128 // 8) * 64 + local_col * B_TOPK * 64),
                                    "uint32",
                                ),
                                raw_fp8x8,
                                scales_bf16_bits[scale_idx],
                            )
                    T.ptxd.fence.proxy.async_.shared__cta()
                    bar_nope_ready.arrive(rs_buf.stage)
                    bar_raw_free.arrive(rs_buf.stage)
                    bar_valid_free.arrive(rs_index.stage)
                    rs_buf.advance()
                    rs_index.advance()

                T.ptxd.barrier.sync(T.uint32(BAR_EVERYONE_SYNC), T.uint32(NUM_THREADS))
                batch_bar_phase = batch_bar_phase ^ 1


@T.jit
def _sparse_decode_head64_combine_kernel(
    lse_h: T.handle,
    out_h: T.handle,
    lse_accum_h: T.handle,
    o_accum_h: T.handle,
    num_splits_h: T.handle,
    attn_sink_h: T.Optional(T.handle),
    stride_lse_b: T.int32,
    stride_lse_s_q: T.int32,
    stride_o_b: T.int32,
    stride_o_s_q: T.int32,
    stride_o_h_q: T.int32,
    stride_lse_accum_split: T.int32,
    stride_lse_accum_s_q: T.int32,
    stride_o_accum_split: T.int32,
    stride_o_accum_s_q: T.int32,
    stride_o_accum_h_q: T.int32,
    b: T.int32,
    s_q: T.int32,
    h_q: T.int32,
    d_v: T.int32,
    num_sm_parts: T.int32,
    *,
    max_splits: T.constexpr,
    use_pdl: T.constexpr,
):
    lse = T.match_buffer(lse_h, (b * s_q * h_q,), "float32", scope="global")
    out = T.match_buffer(out_h, (b * s_q * h_q * d_v,), "bfloat16", scope="global")
    lse_accum = T.match_buffer(
        lse_accum_h, ((b + num_sm_parts) * s_q * h_q,), "float32", scope="global"
    )
    o_accum = T.match_buffer(
        o_accum_h, ((b + num_sm_parts) * s_q * h_q * d_v,), "float32", scope="global"
    )
    num_splits = T.match_buffer(num_splits_h, (b + 1,), "int32", scope="global")
    if attn_sink_h is not None:
        attn_sink = T.match_buffer(attn_sink_h, (h_q,), "float32", scope="global")
    T.device_entry()
    # combine.cu:18-43.  Keep one warp per head, eight heads per CTA, the
    # early no-split return, and the MAX_SPLITS bucket selected by the host.
    batch_s_q_idx_expr, _, h_block_idx_expr = T.cta_id([b * s_q, 1, (h_q + 7) // 8])
    thread_idx_expr = T.thread_id([8 * 32])
    # Keep CUDA's prologue values as registers instead of substituting their
    # division/modulo expressions into every source-unrolled address.  These
    # are the exact const-int values at combine.cu:21-32.
    batch_s_q_idx: T.int32 = batch_s_q_idx_expr
    h_block_idx: T.int32 = h_block_idx_expr
    thread_idx: T.int32 = thread_idx_expr
    warp_idx: T.int32 = thread_idx // 32
    lane_idx: T.int32 = thread_idx % 32
    batch_idx: T.int32 = batch_s_q_idx // s_q
    query_idx: T.int32 = batch_s_q_idx - batch_idx * s_q
    h_block_base: T.int32 = h_block_idx * 8
    head_idx: T.int32 = h_block_base + warp_idx
    num_valid_heads: T.int32 = T.min(8, h_q - h_block_base)
    if warp_idx >= num_valid_heads:
        return 0

    start_split: T.int32 = T.cuda.ldg(num_splits.ptr_to([batch_idx]), "int32")
    end_split: T.int32 = T.cuda.ldg(num_splits.ptr_to([batch_idx + 1]), "int32")
    my_num_splits: T.int32 = end_split - start_split
    if my_num_splits == 1:
        return 0

    T.cuda.trap_when_assert_failed(my_num_splits <= max_splits)

    # combine.cu:45-54.  Preserve the source gLseAccum/gLse base views.
    g_lse_accum_offset: T.int32 = (
        start_split * stride_lse_accum_split + query_idx * stride_lse_accum_s_q + h_block_base
    )
    g_lse_offset: T.int32 = batch_idx * stride_lse_b + query_idx * stride_lse_s_q + h_block_base
    g_lse_accum = T.decl_buffer(
        (max_splits, 8),
        "float32",
        data=lse_accum.data,
        scope="global",
        elem_offset=g_lse_accum_offset,
        layout=TileLayout(S[(max_splits, 8) : (stride_lse_accum_split, 1)]),
    )
    g_lse = T.decl_buffer((8,), "float32", data=lse.data, scope="global", elem_offset=g_lse_offset)

    # combine.cu:56.  This is static shared storage; launch-time dynamic bytes
    # stay zero.
    lse_scales = T.alloc_buffer((8, max_splits), "float32", scope="shared")

    # combine.cu:58-69.  The PDL consumer wait remains after both early
    # returns, followed by the same four float4 prefetches per lane.
    if use_pdl:
        T.evaluate(T.ptxd.griddepcontrol.wait())
    oaccum_offset: T.int32 = (
        start_split * stride_o_accum_split
        + query_idx * stride_o_accum_s_q
        + head_idx * stride_o_accum_h_q
    )
    oaccum_ptr = T.decl_buffer(
        (num_sm_parts * stride_o_accum_split + D_V,),
        "float32",
        data=o_accum.data,
        scope="global",
        elem_offset=oaccum_offset,
    )
    datas = T.alloc_local((D_V // (32 * 4), 4), "float32")
    for elem_i in T.unroll(D_V // (32 * 4)):
        Tx.copy(
            datas[elem_i, 0:4],
            oaccum_ptr[lane_idx * 4 + elem_i * 128 : lane_idx * 4 + elem_i * 128 + 4],
            dispatch="vec_128b",
        )

    # combine.cu:71-119.  Gather log2 LSE, warp-reduce max/sum, store the
    # public natural-log LSE, then fold attn_sink only into normalization.
    local_lse = T.alloc_local(((max_splits + 31) // 32,), "float32")
    for lse_i in T.unroll((max_splits + 31) // 32):
        split_idx: T.let = lse_i * 32 + lane_idx
        local_lse[lse_i] = T.if_then_else(
            split_idx < my_num_splits, g_lse_accum[split_idx, warp_idx], T.float32(-float("inf"))
        )
    max_lse: T.float32 = T.float32(-float("inf"))
    for lse_i in T.unroll((max_splits + 31) // 32):
        max_lse = T.max(max_lse, local_lse[lse_i])
    for reduce_i in T.unroll(5):
        xor_offset: T.let = 16 >> reduce_i
        max_lse = T.max(
            max_lse, T.cuda.__shfl_xor_sync(T.uint32(0xFFFFFFFF), max_lse, xor_offset, 32)
        )
    max_lse = T.if_then_else(max_lse == T.float32(-float("inf")), 0.0, max_lse)
    sum_lse: T.float32 = 0.0
    lse_exp: T.float32
    for lse_i in T.unroll((max_splits + 31) // 32):
        T.ptxd.ex2.approx.ftz.f32(lse_exp, local_lse[lse_i] - max_lse)
        sum_lse = sum_lse + lse_exp
    for reduce_i in T.unroll(5):
        xor_offset: T.let = 16 >> reduce_i
        sum_lse = sum_lse + T.cuda.__shfl_xor_sync(T.uint32(0xFFFFFFFF), sum_lse, xor_offset, 32)
    global_lse: T.float32 = T.if_then_else(
        T.Or(sum_lse == 0.0, sum_lse == T.float32(-float("inf"))),
        T.float32(float("inf")),
        T.log2(sum_lse) + max_lse,
    )
    if lane_idx == 0:
        g_lse[warp_idx] = global_lse / T.float32(LOG_2_E)

    if attn_sink_h is not None:
        sink: T.let = T.cuda.ldg(attn_sink.ptr_to([head_idx]), "float32")
        if global_lse != T.float32(float("inf")):
            sink_lse_exp: T.float32
            T.ptxd.ex2.approx.ftz.f32(sink_lse_exp, sink * LOG_2_E - global_lse)
            global_lse = global_lse + T.log2(1.0 + sink_lse_exp)
        else:
            global_lse = T.if_then_else(
                sink == T.float32(-float("inf")), T.float32(float("inf")), sink * LOG_2_E
            )
    for lse_i in T.unroll((max_splits + 31) // 32):
        split_idx: T.let = lse_i * 32 + lane_idx
        T.ptxd.ex2.approx.ftz.f32(lse_scales[warp_idx, split_idx], local_lse[lse_i] - global_lse)
    T.cuda.warp_sync()

    # combine.cu:123-160.  Keep the unroll-1 split traversal and the
    # source's next-split float4 prefetch inside the accumulation loop.
    result = T.alloc_local((D_V // (32 * 4), 4), "float32")
    for elem_i in T.unroll(D_V // (32 * 4)):
        for vec_i in T.unroll(4):
            result[elem_i, vec_i] = 0.0
    for split_idx in T.serial(0, my_num_splits, unroll=False):
        lse_scale: T.let = lse_scales[warp_idx, split_idx]
        for elem_i in T.unroll(D_V // (32 * 4)):
            for vec_i in T.unroll(4):
                result[elem_i, vec_i] = result[elem_i, vec_i] + lse_scale * datas[elem_i, vec_i]
            if split_idx != my_num_splits - 1:
                Tx.copy(
                    datas[elem_i, 0:4],
                    oaccum_ptr[
                        (split_idx + 1) * stride_o_accum_split + lane_idx * 4 + elem_i * 128 : (
                            split_idx + 1
                        )
                        * stride_o_accum_split
                        + lane_idx * 4
                        + elem_i * 128
                        + 4
                    ],
                    dispatch="vec_128b",
                )

    out_offset: T.int32 = (
        batch_idx * stride_o_b + query_idx * stride_o_s_q + head_idx * stride_o_h_q
    )
    o_ptr = T.decl_buffer((D_V,), "bfloat16", data=out.data, scope="global", elem_offset=out_offset)
    for elem_i in T.unroll(D_V // (32 * 4)):
        data_converted = T.alloc_local((4,), "bfloat16")
        data_converted[0] = result[elem_i, 0]
        data_converted[1] = result[elem_i, 1]
        data_converted[2] = result[elem_i, 2]
        data_converted[3] = result[elem_i, 3]
        o_ptr.view("uint64")[(lane_idx * 4 + elem_i * 128) // 4] = data_converted.view("uint64")[0]


def _kernel_shape_params(
    cfg: SparseFlashMLADecodeHead64Config,
    device: torch.device | str,
    *,
    prepared_num_blocks: int | None = None,
    prepared_extra_num_blocks: int | None = None,
) -> dict[str, int]:
    device_obj = torch.device(device)
    device_index = device_obj.index
    if device_index is None:
        device_index = torch.cuda.current_device()
    num_sm_parts = (
        int(torch.cuda.get_device_properties(device_index).multi_processor_count) // cfg.s_q
    )
    num_sm_parts = max(num_sm_parts, 1)
    num_blocks = (
        prepared_num_blocks
        if prepared_num_blocks is not None
        else _ceil_div(cfg.s_kv, cfg.page_block_size)
    )
    _, tma_k_stride, stride_kv_block, num_tma_rows = _kv_storage_spec(
        cfg.normalized_model_type, num_blocks, cfg.page_block_size
    )

    if cfg.extra_topk:
        extra_num_blocks = (
            prepared_extra_num_blocks
            if prepared_extra_num_blocks is not None
            else _ceil_div(cfg.extra_s_kv, cfg.extra_page_block_size)
        )
        (_, extra_tma_k_stride, stride_extra_kv_block, extra_num_tma_rows) = _kv_storage_spec(
            cfg.normalized_model_type, extra_num_blocks, cfg.extra_page_block_size
        )
        if extra_tma_k_stride != tma_k_stride:
            raise AssertionError("original and extra KV caches must use one MODEL_TYPE")
        extra_page_block_size = cfg.extra_page_block_size
    else:
        # kernel.cuh:934-950 leaves all optional runtime shape/stride fields at
        # zero when extra KV is absent.  Optional specialization removes the
        # extra buffer views and their generated descriptors entirely.
        extra_num_blocks = 0
        extra_page_block_size = 0
        stride_extra_kv_block = 0
        extra_num_tma_rows = 0

    max_splits = next((bucket for bucket in (32, 64, 96, 128, 160) if num_sm_parts <= bucket), None)
    if max_splits is None:
        raise ValueError(f"FlashMLA combine supports at most 160 SM partitions, got {num_sm_parts}")

    return {
        "num_sm_parts": num_sm_parts,
        "num_blocks": num_blocks,
        "stride_kv_block": stride_kv_block,
        "num_tma_rows": num_tma_rows,
        "kv_bytes": num_blocks * stride_kv_block,
        "extra_num_blocks": extra_num_blocks,
        "extra_page_block_size": extra_page_block_size,
        "stride_extra_kv_block": stride_extra_kv_block,
        "extra_num_tma_rows": extra_num_tma_rows,
        "extra_kv_bytes": extra_num_blocks * stride_extra_kv_block,
        "extra_indices_elems": cfg.b * cfg.s_q * cfg.extra_topk,
        "split_rows": cfg.b + num_sm_parts,
        "max_splits": max_splits,
    }


def _main_presence_mask(cfg: SparseFlashMLADecodeHead64Config) -> MainPresenceMask:
    have_extra_kv = cfg.extra_topk != 0
    return (
        cfg.have_topk_length,
        cfg.have_attn_sink,
        have_extra_kv,
        have_extra_kv,
        cfg.have_extra_topk_length,
    )


def _absent_specialization_kwargs(
    optional_names: tuple[str, ...], presence: tuple[bool, ...]
) -> dict[str, None]:
    return {
        name: None
        for name, is_present in zip(optional_names, presence, strict=True)
        if not is_present
    }


@lru_cache(maxsize=64)
def _specialized_main_kernel(
    model_type: ModelType, presence: MainPresenceMask, use_pdl: bool = False
):
    specialization = _absent_specialization_kwargs(MAIN_OPTIONAL_BUFFER_PARAMS, presence)
    return _kernel.specialize(model_type=model_type, use_pdl=use_pdl, **specialization).with_attr(
        "tirx.kernel_launch_params", list(LAUNCH_TAGS)
    )


@lru_cache(maxsize=20)
def _specialized_combine_kernel(max_splits: int, have_attn_sink: bool, use_pdl: bool = False):
    specialization = _absent_specialization_kwargs(
        COMBINE_OPTIONAL_BUFFER_PARAMS, (have_attn_sink,)
    )
    return _sparse_decode_head64_combine_kernel.specialize(
        max_splits=max_splits, use_pdl=use_pdl, **specialization
    ).with_attr(
        "tirx.kernel_launch_params",
        list(COMBINE_PDL_LAUNCH_TAGS if use_pdl else COMBINE_LAUNCH_TAGS),
    )


def _specialized_decode_kernels(
    model_type: ModelType, max_splits: int, presence: MainPresenceMask, use_pdl: bool = False
):
    if not use_pdl:
        return (
            _specialized_main_kernel(model_type, presence),
            _specialized_combine_kernel(max_splits, presence[1]),
        )
    return (
        _specialized_main_kernel(model_type, presence, True),
        _specialized_combine_kernel(max_splits, presence[1], True),
    )


def get_kernel(**kwargs: Any):
    cfg = _cfg(**kwargs)
    if not torch.cuda.is_available():
        raise SkipTest("CUDA is required for sparse FlashMLA decode")
    device = kwargs.get("device", "cuda")
    shape = _kernel_shape_params(cfg, device)
    return list(
        _specialized_decode_kernels(
            cfg.normalized_model_type, shape["max_splits"], _main_presence_mask(cfg), cfg.b == 2
        )
    )


def prepare_data(**kwargs: Any) -> dict[str, Any]:
    cfg = _cfg(**kwargs)
    if not torch.cuda.is_available():
        raise SkipTest("CUDA is required for sparse FlashMLA decode")
    device = torch.device(kwargs.get("device", "cuda"))
    props = torch.cuda.get_device_properties(
        device.index if device.index is not None else torch.cuda.current_device()
    )
    if props.major != 10:
        raise SkipTest(f"SM100f is required, got compute capability {props.major}.{props.minor}")

    device_generator = torch.Generator(device=device)
    device_generator.manual_seed(cfg.seed)
    cpu_generator = torch.Generator(device="cpu")
    cpu_generator.manual_seed(cfg.seed)
    python_rng = random.Random(cfg.seed)

    q_contiguous = torch.randn(
        (cfg.b, cfg.s_q, cfg.h_q, cfg.d_qk),
        dtype=torch.bfloat16,
        device=device,
        generator=device_generator,
    )
    q_contiguous.clamp_(min=-1.0, max=1.0)

    if cfg.have_attn_sink:
        attn_sink = torch.randn(
            (cfg.h_q,), dtype=torch.float32, device=device, generator=device_generator
        )
        inf_mask = torch.randn(
            (cfg.h_q,), dtype=torch.float32, device=device, generator=device_generator
        )
        attn_sink[inf_mask > 0.5] = float("inf")
        attn_sink[inf_mask < -0.5] = -float("inf")
    else:
        attn_sink = torch.zeros((cfg.h_q,), dtype=torch.float32, device=device)

    scope_specs = [(cfg.s_kv, cfg.topk, cfg.page_block_size, cfg.have_topk_length)]
    if cfg.extra_topk:
        scope_specs.append(
            (cfg.extra_s_kv, cfg.extra_topk, cfg.extra_page_block_size, cfg.have_extra_topk_length)
        )

    prepared_scopes = []
    for s_kv, topk, page_block_size, have_topk_length in scope_specs:
        cache_seqlens_cpu = torch.full((cfg.b,), s_kv, dtype=torch.int32)
        if cfg.is_varlen:
            for batch_idx in range(cfg.b):
                cache_seqlens_cpu[batch_idx] = int(
                    max(python_rng.normalvariate(s_kv, s_kv / 2), cfg.s_q)
                )
        if cfg.have_zero_seqlen_k:
            zero_mask = torch.randn((cfg.b,), dtype=torch.float32, generator=cpu_generator) > 0
            cache_seqlens_cpu[zero_mask] = 0

        max_seqlen_alignment = 4 * page_block_size
        max_seqlen_pad = (
            max(_ceil_div(int(cache_seqlens_cpu.max().item()), max_seqlen_alignment), 1)
            * max_seqlen_alignment
        )
        blocks_per_sequence = max_seqlen_pad // page_block_size
        num_blocks = cfg.b * blocks_per_sequence

        block_ids = torch.arange(num_blocks, dtype=torch.int32, device=device)
        block_table = block_ids.index_select(
            0, torch.randperm(num_blocks, device=device, generator=device_generator)
        ).view(cfg.b, blocks_per_sequence)

        source_shape = (num_blocks, page_block_size, cfg.h_kv, cfg.d_qk)
        source_storage = torch.randn(
            tuple(
                dim + 128 if dim_idx == len(source_shape) - 1 else dim + 1
                for dim_idx, dim in enumerate(source_shape)
            ),
            dtype=torch.bfloat16,
            device=device,
            generator=device_generator,
        )
        source = source_storage[tuple(slice(0, dim) for dim in source_shape)] / 10
        source.clamp_(min=-1.0, max=1.0)

        if cfg.is_all_indices_invalid:
            absolute_indices = torch.full(
                (cfg.b, cfg.s_q, topk), -1, dtype=torch.int32, device=device
            )
        else:
            permutation_ranges = cache_seqlens_cpu.to(device=device).repeat_interleave(cfg.s_q)
            max_range = max(int(permutation_ranges.max().item()), topk)
            random_values = torch.rand(
                (permutation_ranges.numel(), max_range),
                dtype=torch.float32,
                device=device,
                generator=device_generator,
            )
            positions = torch.arange(max_range, device=device)
            random_values.masked_fill_(
                positions.view(1, -1) >= permutation_ranges.view(-1, 1), -math.inf
            )
            absolute_indices = (
                random_values.topk(topk, dim=-1, sorted=True)
                .indices.to(torch.int32)
                .view(cfg.b, cfg.s_q, topk)
            )
            absolute_indices.masked_fill_(
                absolute_indices >= permutation_ranges.view(cfg.b, cfg.s_q, 1), -1
            )

        safe_indices = absolute_indices.clamp_min(0)
        batch_block_offsets = (
            torch.arange(cfg.b, dtype=torch.int32, device=device) * blocks_per_sequence
        ).view(cfg.b, 1, 1)
        block_lookup = safe_indices // page_block_size + batch_block_offsets
        physical_blocks = block_table.view(-1).index_select(0, block_lookup.view(-1).long())
        indices = (
            physical_blocks.view(cfg.b, cfg.s_q, topk) * page_block_size
            + safe_indices % page_block_size
        )
        indices.masked_fill_(absolute_indices < 0, -1)

        if have_topk_length:
            topk_length = torch.randint(
                0, topk + 1, (cfg.b,), dtype=torch.int32, device=device, generator=device_generator
            )
            topk_length_cpu = topk_length.cpu()
            masked_indices = indices.clone()
            masked_indices.masked_fill_(
                torch.arange(topk, device=device).view(1, 1, topk) >= topk_length.view(cfg.b, 1, 1),
                -1,
            )
        else:
            topk_length = torch.zeros((cfg.b,), dtype=torch.int32, device=device)
            topk_length_cpu = torch.zeros((cfg.b,), dtype=torch.int32)
            masked_indices = indices

        nonused_tokens = torch.ones(
            (num_blocks * page_block_size,), dtype=torch.bool, device=device
        )
        nonused_tokens[masked_indices.long()] = False
        source.view(-1, cfg.d_qk)[nonused_tokens] = float("nan")

        bytes_per_token, _, stride_kv_block, num_tma_rows = _kv_storage_spec(
            cfg.normalized_model_type, num_blocks, page_block_size
        )
        kv_storage = torch.empty((num_blocks * stride_kv_block,), dtype=torch.uint8, device=device)
        source_rows = source[:, :, 0, :]
        if cfg.normalized_model_type is ModelType.V32:
            d_nope, tile_size, num_tiles = 512, 128, 4
            physical_rows = kv_storage.as_strided(
                (num_blocks, page_block_size, 656), (stride_kv_block, 656, 1)
            )
            scale_view = physical_rows[:, :, 512:528].view(torch.float32)
            physical_rows[:, :, 528:656].view(torch.bfloat16).copy_(source_rows[:, :, d_nope:])
            for tile_idx in range(num_tiles):
                values = source_rows[
                    :, :, tile_idx * tile_size : (tile_idx + 1) * tile_size
                ].float()
                scale = torch.pow(
                    2.0, (values.abs().amax(dim=-1) / 448.0).clamp_min(1.0e-4).log2().ceil()
                )
                physical_rows[:, :, tile_idx * tile_size : (tile_idx + 1) * tile_size].copy_(
                    (values / scale.unsqueeze(-1)).to(torch.float8_e4m3fn).view(torch.uint8)
                )
                scale_view[:, :, tile_idx].copy_(scale)
        else:
            d_nope, tile_size, num_tiles = 448, 64, 7
            physical_rows = kv_storage.as_strided(
                (num_blocks, page_block_size, 576), (stride_kv_block, 576, 1)
            )
            scale_rows = kv_storage.as_strided(
                (num_blocks, page_block_size, 8),
                (stride_kv_block, 8, 1),
                storage_offset=page_block_size * 576,
            )
            physical_rows[:, :, d_nope:576].view(torch.bfloat16).copy_(source_rows[:, :, d_nope:])
            for tile_idx in range(num_tiles):
                values = source_rows[
                    :, :, tile_idx * tile_size : (tile_idx + 1) * tile_size
                ].float()
                scale = torch.pow(
                    2.0, (values.abs().amax(dim=-1) / 448.0).clamp_min(1.0e-4).log2().ceil()
                )
                physical_rows[:, :, tile_idx * tile_size : (tile_idx + 1) * tile_size].copy_(
                    (values / scale.unsqueeze(-1)).to(torch.float8_e4m3fn).view(torch.uint8)
                )
                scale_rows[:, :, tile_idx].copy_(scale.to(torch.float8_e8m0fnu).view(torch.uint8))
        del source

        kv = kv_storage.view(torch.float8_e4m3fn).as_strided(
            (num_blocks, page_block_size, 1, bytes_per_token),
            (stride_kv_block, bytes_per_token, bytes_per_token, 1),
        )
        indices_storage = torch.empty(
            (cfg.b + 1, cfg.s_q + 1, topk + 128), dtype=torch.int32, device=device
        )
        indices_view = indices_storage[: cfg.b, : cfg.s_q, :topk]
        indices_view.copy_(indices)
        prepared_scopes.append(
            {
                "kv": kv,
                "kv_storage": kv_storage,
                "indices": indices_view,
                "topk_length": topk_length,
                "topk_length_cpu": topk_length_cpu,
                "cache_seqlens_cpu": cache_seqlens_cpu,
                "num_blocks": num_blocks,
                "stride_kv_block": stride_kv_block,
                "num_tma_rows": num_tma_rows,
            }
        )

    kv_scope = prepared_scopes[0]
    extra_scope = prepared_scopes[1] if cfg.extra_topk else None

    shape = _kernel_shape_params(
        cfg,
        device,
        prepared_num_blocks=kv_scope["num_blocks"],
        prepared_extra_num_blocks=(extra_scope["num_blocks"] if extra_scope is not None else None),
    )
    q_storage = torch.empty(
        (cfg.b + 1, cfg.s_q + 1, cfg.h_q + 1, cfg.d_qk + 128), dtype=torch.bfloat16, device=device
    )
    q = q_storage[: cfg.b, : cfg.s_q, : cfg.h_q, : cfg.d_qk]
    q.copy_(q_contiguous)
    del q_contiguous
    indices = kv_scope["indices"]
    if cfg.inject_invalid_indices:
        indices[:, :, 0] = -1
        indices[:, :, -1] = -1
        if extra_scope is not None:
            extra_scope["indices"][:, :, 0] = -1
            extra_scope["indices"][:, :, -1] = -1

    topk_length_cpu = kv_scope["topk_length_cpu"]
    extra_topk_length_cpu = (
        extra_scope["topk_length_cpu"]
        if extra_scope is not None
        else torch.zeros((cfg.b,), dtype=torch.int32)
    )

    block_size_n = B_TOPK
    fixed_overhead_num_blocks = 5
    seqlens_k = []
    num_blocks_per_request = []
    first_block_idx = []
    last_block_idx = []
    total_num_blocks = 0
    for batch_idx in range(cfg.b):
        cur_s_k = int(topk_length_cpu[batch_idx]) if cfg.have_topk_length else cfg.topk
        if cur_s_k == 0:
            cur_s_k = 1
        if cfg.extra_topk:
            cur_s_k = _ceil_div(cur_s_k, block_size_n) * block_size_n
            cur_s_k += (
                int(extra_topk_length_cpu[batch_idx])
                if cfg.have_extra_topk_length
                else cfg.extra_topk
            )
        seqlens_k.append(cur_s_k)
        last = max(cur_s_k - 1, 0) // block_size_n
        blocks = last + 1
        first_block_idx.append(0)
        last_block_idx.append(last)
        num_blocks_per_request.append(blocks)
        total_num_blocks += blocks + fixed_overhead_num_blocks

    num_sm_parts = shape["num_sm_parts"]
    payload = _ceil_div(total_num_blocks, num_sm_parts) + fixed_overhead_num_blocks
    tile_scheduler_metadata = torch.zeros((num_sm_parts, 8), dtype=torch.int32)
    num_splits = torch.zeros((cfg.b + 1,), dtype=torch.int32)
    now_req_idx = 0
    now_block = 0
    now_n_split_idx = 0
    cum_num_splits = 0
    for partition_idx in range(num_sm_parts):
        if now_req_idx >= cfg.b:
            tile_scheduler_metadata[partition_idx, 0] = cfg.b
            continue

        begin_req_idx = now_req_idx
        begin_block_idx = now_block + first_block_idx[now_req_idx]
        begin_split_idx = now_n_split_idx
        is_first_req_splitted = int(now_block != 0)
        remain_payload = payload
        while now_req_idx < cfg.b:
            now_remain_blocks = num_blocks_per_request[now_req_idx] - now_block
            if remain_payload >= now_remain_blocks + fixed_overhead_num_blocks:
                cum_num_splits += now_n_split_idx + 1
                num_splits[now_req_idx + 1] = cum_num_splits
                remain_payload -= now_remain_blocks + fixed_overhead_num_blocks
                now_req_idx += 1
                now_block = 0
                now_n_split_idx = 0
            else:
                if remain_payload - fixed_overhead_num_blocks > 0:
                    now_block += remain_payload - fixed_overhead_num_blocks
                    now_n_split_idx += 1
                break

        end_req_idx = now_req_idx if now_block > 0 else now_req_idx - 1
        if now_block > 0:
            end_block_idx = now_block + first_block_idx[now_req_idx]
        else:
            prev_req_idx = now_req_idx - 1
            end_block_idx = 0 if seqlens_k[prev_req_idx] == 0 else last_block_idx[prev_req_idx] + 1
        is_last_req_splitted = int(
            end_block_idx != last_block_idx[end_req_idx] + 1 and seqlens_k[end_req_idx] != 0
        )
        if begin_req_idx == end_req_idx:
            split = int(bool(is_first_req_splitted or is_last_req_splitted))
            is_first_req_splitted = split
            is_last_req_splitted = split
        tile_scheduler_metadata[partition_idx] = torch.tensor(
            [
                begin_req_idx,
                end_req_idx,
                begin_block_idx,
                end_block_idx,
                begin_split_idx,
                is_first_req_splitted,
                is_last_req_splitted,
                0,
            ],
            dtype=torch.int32,
        )

    if not (now_req_idx == cfg.b and now_block == 0 and now_n_split_idx == 0):
        raise RuntimeError("host scheduler did not consume every sparse decode request")
    tile_scheduler_metadata = tile_scheduler_metadata.to(device=device)
    num_splits = num_splits.to(device=device)

    out_elements = cfg.b * cfg.s_q * cfg.h_q * D_V
    out_storage = torch.empty((out_elements + cfg.h_q * D_V,), dtype=torch.bfloat16, device=device)
    out = out_storage[:out_elements].view(cfg.b, cfg.s_q, cfg.h_q, D_V)
    lse = torch.empty((cfg.b, cfg.s_q, cfg.h_q), dtype=torch.float32, device=device)
    lse_accum = torch.empty(
        (shape["split_rows"], cfg.s_q, cfg.h_q), dtype=torch.float32, device=device
    )
    o_accum = torch.empty(
        (shape["split_rows"], cfg.s_q, cfg.h_q, D_V), dtype=torch.float32, device=device
    )
    sm_scale = cfg.d_qk**-0.55
    case = {
        "config": cfg,
        "shape": shape,
        "q": q,
        "kv": kv_scope["kv"],
        "kv_storage": kv_scope["kv_storage"],
        "indices": indices,
        "topk_length": kv_scope["topk_length"],
        "cache_seqlens_cpu": kv_scope["cache_seqlens_cpu"],
        "attn_sink": attn_sink,
        "lse": lse,
        "out": out,
        "lse_accum": lse_accum,
        "o_accum": o_accum,
        "tile_scheduler_metadata": tile_scheduler_metadata,
        "num_splits": num_splits,
        "extra_kv": extra_scope["kv"] if extra_scope is not None else None,
        "extra_kv_storage": extra_scope["kv_storage"] if extra_scope is not None else None,
        "extra_indices": extra_scope["indices"] if extra_scope is not None else None,
        "extra_topk_length": (
            extra_scope["topk_length"]
            if extra_scope is not None
            else torch.zeros((cfg.b,), dtype=torch.int32, device=device)
        ),
        "extra_cache_seqlens_cpu": (
            extra_scope["cache_seqlens_cpu"] if extra_scope is not None else None
        ),
        "sm_scale": sm_scale,
        "sm_scale_div_log2": sm_scale * LOG_2_E,
        "stride_q_b": q.stride(0),
        "stride_q_s_q": q.stride(1),
        "stride_q_h_q": q.stride(2),
        "stride_kv_block": kv_scope["kv"].stride(0),
        "stride_kv_row": kv_scope["kv"].stride(1),
        "stride_indices_b": indices.stride(0),
        "stride_indices_s_q": indices.stride(1),
        "stride_lse_b": lse.stride(0),
        "stride_lse_s_q": lse.stride(1),
        "stride_o_b": out.stride(0),
        "stride_o_s_q": out.stride(1),
        "stride_o_h_q": out.stride(2),
        "stride_extra_kv_block": extra_scope["kv"].stride(0) if extra_scope is not None else 0,
        "stride_extra_kv_row": extra_scope["kv"].stride(1) if extra_scope is not None else 0,
        "stride_extra_indices_b": (
            extra_scope["indices"].stride(0) if extra_scope is not None else 0
        ),
        "stride_extra_indices_s_q": (
            extra_scope["indices"].stride(1) if extra_scope is not None else 0
        ),
        "stride_lse_accum_split": lse_accum.stride(0),
        "stride_lse_accum_s_q": lse_accum.stride(1),
        "stride_o_accum_split": o_accum.stride(0),
        "stride_o_accum_s_q": o_accum.stride(1),
        "stride_o_accum_h_q": o_accum.stride(2),
    }
    _validate_tirx_launch_case(case)
    return case


def _validate_tirx_launch_case(case: dict[str, Any]) -> None:
    """Validate the runtime storage assumptions encoded by the TMA views."""

    cfg: SparseFlashMLADecodeHead64Config = case["config"]
    if cfg.normalized_model_type is ModelType.MODEL1 and case["stride_kv_row"] != 584:
        raise ValueError("MODEL1 sparse FP8 decode requires stride_kv_row == 584 bytes")
    if case["kv_storage"].data_ptr() % 16 != 0:
        raise ValueError("KV cache base must be 16-byte aligned")
    tma_k_stride = 656 if cfg.normalized_model_type is ModelType.V32 else 576
    if case["stride_kv_block"] % tma_k_stride:
        raise ValueError("KV block stride must be divisible by MODEL_TYPE TMA_K_STRIDE")

    if cfg.extra_topk:
        if case["extra_kv_storage"].data_ptr() % 16 != 0:
            raise ValueError("extra KV cache base must be 16-byte aligned")
        if case["stride_extra_kv_block"] % tma_k_stride:
            raise ValueError("extra KV block stride must be divisible by TMA_K_STRIDE")


def _flat_storage_alias(
    tensor: torch.Tensor, *, element_offset: int = 0, extent: int | None = None
) -> torch.Tensor:
    """Expose a raw-pointer span while retaining the source tensor's storage."""

    if extent is None:
        extent = tensor.numel() - element_offset
    return tensor.as_strided(
        (extent,), (1,), storage_offset=tensor.storage_offset() + element_offset
    )


def _present_runtime_args(
    args: tuple[Any, ...], optional_indices: tuple[int, ...], presence: tuple[bool, ...]
) -> tuple[Any, ...]:
    absent_indices = {
        index
        for index, is_present in zip(optional_indices, presence, strict=True)
        if not is_present
    }
    return tuple(arg for index, arg in enumerate(args) if index not in absent_indices)


def _tirx_main_args(case: dict[str, Any], start_head_idx: int) -> tuple[Any, ...]:
    cfg: SparseFlashMLADecodeHead64Config = case["config"]
    if start_head_idx % B_H or start_head_idx + B_H > cfg.h_q:
        raise ValueError(f"invalid head64 slice {start_head_idx} for h_q={cfg.h_q}")
    tma_k_stride = 656 if cfg.normalized_model_type is ModelType.V32 else 576

    q_storage_shape = (
        cfg.b,
        case["stride_q_b"] // case["stride_q_s_q"],
        case["stride_q_s_q"] // case["stride_q_h_q"],
        case["stride_q_h_q"],
    )
    q_extent = math.prod(q_storage_shape)
    indices_extent = (
        (cfg.b - 1) * case["stride_indices_b"]
        + (cfg.s_q - 1) * case["stride_indices_s_q"]
        + cfg.topk
    )
    lse_extent = (cfg.b - 1) * case["stride_lse_b"] + (cfg.s_q - 1) * case["stride_lse_s_q"] + B_H
    out_storage_shape = (
        cfg.b,
        case["stride_o_b"] // case["stride_o_s_q"],
        case["stride_o_s_q"] // case["stride_o_h_q"],
        case["stride_o_h_q"],
    )
    out_extent = math.prod(out_storage_shape)
    lse_accum_extent = (
        (case["shape"]["split_rows"] - 1) * case["stride_lse_accum_split"]
        + (cfg.s_q - 1) * case["stride_lse_accum_s_q"]
        + B_H
    )
    o_accum_extent = (
        (case["shape"]["split_rows"] - 1) * case["stride_o_accum_split"]
        + (cfg.s_q - 1) * case["stride_o_accum_s_q"]
        + (B_H - 1) * case["stride_o_accum_h_q"]
        + D_V
    )
    extra_indices_extent = (
        (cfg.b - 1) * case["stride_extra_indices_b"]
        + (cfg.s_q - 1) * case["stride_extra_indices_s_q"]
        + cfg.extra_topk
    )
    args = (
        _flat_storage_alias(
            case["q"], element_offset=start_head_idx * case["stride_q_h_q"], extent=q_extent
        ).view(q_storage_shape),
        case["kv_storage"]
        .view(torch.bfloat16)
        .view(case["shape"]["num_tma_rows"], tma_k_stride // BF16_BYTES),
        _flat_storage_alias(case["indices"], extent=indices_extent),
        case["topk_length"] if cfg.have_topk_length else None,
        (case["attn_sink"][start_head_idx : start_head_idx + B_H] if cfg.have_attn_sink else None),
        _flat_storage_alias(case["lse"], element_offset=start_head_idx, extent=lse_extent),
        _flat_storage_alias(
            case["out"], element_offset=start_head_idx * case["stride_o_h_q"], extent=out_extent
        ).view(out_storage_shape),
        _flat_storage_alias(
            case["lse_accum"], element_offset=start_head_idx, extent=lse_accum_extent
        ),
        _flat_storage_alias(
            case["o_accum"],
            element_offset=start_head_idx * case["stride_o_accum_h_q"],
            extent=o_accum_extent,
        ),
        case["tile_scheduler_metadata"],
        case["num_splits"],
        (
            case["extra_kv_storage"]
            .view(torch.bfloat16)
            .view(case["shape"]["extra_num_tma_rows"], tma_k_stride // BF16_BYTES)
            if case["extra_kv_storage"] is not None
            else None
        ),
        (
            _flat_storage_alias(case["extra_indices"], extent=extra_indices_extent)
            if case["extra_indices"] is not None
            else None
        ),
        case["extra_topk_length"] if cfg.have_extra_topk_length else None,
        case["sm_scale_div_log2"],
        case["stride_q_b"],
        case["stride_q_s_q"],
        case["stride_q_h_q"],
        case["stride_kv_block"],
        case["stride_kv_row"],
        case["stride_indices_b"],
        case["stride_indices_s_q"],
        case["stride_lse_b"],
        case["stride_lse_s_q"],
        case["stride_o_b"],
        case["stride_o_s_q"],
        case["stride_o_h_q"],
        case["stride_extra_kv_block"],
        case["stride_extra_kv_row"],
        case["stride_extra_indices_b"],
        case["stride_extra_indices_s_q"],
        case["stride_lse_accum_split"],
        case["stride_lse_accum_s_q"],
        case["stride_o_accum_split"],
        case["stride_o_accum_s_q"],
        case["stride_o_accum_h_q"],
        cfg.b,
        cfg.s_q,
        cfg.topk,
        cfg.extra_topk,
        case["shape"]["num_blocks"],
        case["shape"]["extra_num_blocks"],
        cfg.page_block_size,
        case["shape"]["extra_page_block_size"],
        case["shape"]["num_sm_parts"],
    )
    presence = _main_presence_mask(cfg)
    return _present_runtime_args(args, MAIN_OPTIONAL_ARG_INDICES, presence)


def _tirx_combine_args(case: dict[str, Any]) -> tuple[Any, ...]:
    cfg: SparseFlashMLADecodeHead64Config = case["config"]
    args = (
        case["lse"].reshape(-1),
        case["out"].reshape(-1),
        case["lse_accum"].reshape(-1),
        case["o_accum"].reshape(-1),
        case["num_splits"],
        case["attn_sink"] if cfg.have_attn_sink else None,
        case["stride_lse_b"],
        case["stride_lse_s_q"],
        case["stride_o_b"],
        case["stride_o_s_q"],
        case["stride_o_h_q"],
        case["stride_lse_accum_split"],
        case["stride_lse_accum_s_q"],
        case["stride_o_accum_split"],
        case["stride_o_accum_s_q"],
        case["stride_o_accum_h_q"],
        cfg.b,
        cfg.s_q,
        cfg.h_q,
        cfg.d_v,
        case["shape"]["num_sm_parts"],
    )
    presence = (cfg.have_attn_sink,)
    return _present_runtime_args(args, COMBINE_OPTIONAL_ARG_INDICES, presence)


@lru_cache(maxsize=128)
def _compile_main_kernel_cached(model_type: ModelType, presence: MainPresenceMask, use_pdl: bool):
    from tirx_kernels.runner import compile_kernel

    return compile_kernel(_specialized_main_kernel(model_type, presence, use_pdl))


@lru_cache(maxsize=20)
def _compile_combine_kernel_cached(max_splits: int, have_attn_sink: bool, use_pdl: bool):
    from tirx_kernels.runner import compile_kernel

    return compile_kernel(_specialized_combine_kernel(max_splits, have_attn_sink, use_pdl))


def _compile_decode_kernels(**kwargs: Any):
    cfg = _cfg(**kwargs)
    device = kwargs.get("device", "cuda")
    shape = _kernel_shape_params(cfg, device)
    presence = _main_presence_mask(cfg)
    use_pdl = cfg.b == 2
    return (
        _compile_main_kernel_cached(cfg.normalized_model_type, presence, use_pdl),
        _compile_combine_kernel_cached(shape["max_splits"], presence[1], use_pdl),
    )


def _launch_tirx(case: dict[str, Any], executables: tuple[Any, Any]) -> None:
    main_ex, combine_ex = executables
    _validate_tirx_launch_case(case)
    cfg: SparseFlashMLADecodeHead64Config = case["config"]
    for start_head_idx in range(0, cfg.h_q, B_H):
        main_ex(*_tirx_main_args(case, start_head_idx))
    combine_ex(*_tirx_combine_args(case))


def run_test(**kwargs: Any) -> None:
    cfg = _cfg(**kwargs)
    # Upstream clears the allocator before every generated case; keep the
    # 15-case performance sweep from retaining cached pressure-shape blocks.
    torch.cuda.empty_cache()
    case = prepare_data(**kwargs)
    executables = _compile_decode_kernels(**kwargs)

    from tirx_kernels.flashmla._flashmla_bench import _import_flash_mla, run_flashmla_sparse_decode

    flash_mla = _import_flash_mla()
    sched_meta, _ = flash_mla.get_mla_metadata()
    ref_out, ref_lse = run_flashmla_sparse_decode(case, sched_meta)
    torch.cuda.synchronize()

    # Validate the host replica against the actual CUDA scheduler.  Inactive
    # rows only have a defined begin_req_idx; the remaining CUDA fields may
    # contain shared-memory tail values and are never consumed.
    ref_metadata = sched_meta.tile_scheduler_metadata
    ref_num_splits = sched_meta.num_splits
    if ref_metadata is None or ref_num_splits is None:
        raise AssertionError("FlashMLA did not initialize decode scheduler metadata")
    ours_metadata = case["tile_scheduler_metadata"]
    torch.testing.assert_close(ours_metadata[:, 0], ref_metadata[:, 0], rtol=0, atol=0)
    active = ours_metadata[:, 0] < cfg.b
    torch.testing.assert_close(ours_metadata[active, :7], ref_metadata[active, :7], rtol=0, atol=0)
    torch.testing.assert_close(case["num_splits"], ref_num_splits, rtol=0, atol=0)

    case["out"].fill_(float("nan"))
    case["lse"].fill_(float("nan"))
    _launch_tirx(case, executables)
    torch.cuda.synchronize()
    torch.testing.assert_close(case["out"], ref_out, rtol=2.01 / 128, atol=1.0e-3)
    torch.testing.assert_close(case["lse"], ref_lse.transpose(1, 2), rtol=8.01 / 65536, atol=1.0e-6)
    cfg.validate()


def run_bench(
    *, warmup: int | None = None, repeat: int | None = None, timer: str | None = None, **kwargs: Any
) -> dict[str, Any]:
    rounds = kwargs.pop("rounds", 1)
    cooldown_s = kwargs.pop("cooldown_s", 1.0)
    if not torch.cuda.is_available():
        raise SkipTest("CUDA is required for sparse FlashMLA decode benchmark")

    from tvm.tirx.bench import bench

    executables = _compile_decode_kernels(**kwargs)
    # Allocate once outside both timed regions; both paths launch the exact
    # split-KV main kernel followed by their separate combine kernel.
    case = prepare_data(**kwargs)

    def tirx_decode():
        _launch_tirx(case, executables)

    from tirx_kernels.flashmla._flashmla_bench import flashmla_decode_reference_builder

    return bench(
        {"tirx": tirx_decode},
        warmup=warmup,
        repeat=repeat,
        timer=timer,
        references={"flashmla": lambda: flashmla_decode_reference_builder(case)},
        rounds=rounds,
        cooldown_s=cooldown_s,
    )


__all__ = [
    "CONFIGS",
    "KERNEL_META",
    "ModelType",
    "get_kernel",
    "prepare_data",
    "run_bench",
    "run_test",
]
