module memory_control_3(SR1, SR2, alu_result, op_code, RW, address_out, ram_in, ram_out,reg_data, LDR, STR);
input [31:0] SR1, SR2, alu_result;
input [3:0] op_code;
input [31:0] ram_in;
output reg RW, LDR, STR;
output reg[31:0] address_out,ram_out;
output reg [31:0] reg_data;
wire AB1, LDR_1, pc,add_bus;

always@*
begin 
case(op_code)
			4'b1101:
				begin
					address_out= add_bus; //assign the output of address bus (mux) to address_out
				end
endcase
end


//initiate module 
Address_bus AB2(SR1, pc, LDR, STR, add_bus); // add_bus is the output of this module 

endmodule

