strict digraph  {
"0 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[0]/conv2d" [id=0, scope="SSD_VGG/MultiOutputSequential[basenet]/Conv2d[0]", type=conv2d];
"1 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[1]/batch_norm" [id=1, scope="SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[1]", type=batch_norm];
"2 SSD_VGG/MultiOutputSequential[basenet]/ReLU[2]/RELU" [id=2, scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[2]", type=RELU];
"3 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[3]/conv2d" [id=3, scope="SSD_VGG/MultiOutputSequential[basenet]/Conv2d[3]", type=conv2d];
"4 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[4]/batch_norm" [id=4, scope="SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[4]", type=batch_norm];
"5 SSD_VGG/MultiOutputSequential[basenet]/ReLU[5]/RELU" [id=5, scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[5]", type=RELU];
"6 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[6]/max_pool2d" [id=6, scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[6]", type=max_pool2d];
"7 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[7]/conv2d" [id=7, scope="SSD_VGG/MultiOutputSequential[basenet]/Conv2d[7]", type=conv2d];
"8 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[8]/batch_norm" [id=8, scope="SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[8]", type=batch_norm];
"9 SSD_VGG/MultiOutputSequential[basenet]/ReLU[9]/RELU" [id=9, scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[9]", type=RELU];
"10 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[10]/conv2d" [id=10, scope="SSD_VGG/MultiOutputSequential[basenet]/Conv2d[10]", type=conv2d];
"11 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[11]/batch_norm" [id=11, scope="SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[11]", type=batch_norm];
"12 SSD_VGG/MultiOutputSequential[basenet]/ReLU[12]/RELU" [id=12, scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[12]", type=RELU];
"13 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[13]/max_pool2d" [id=13, scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[13]", type=max_pool2d];
"14 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[14]/conv2d" [id=14, scope="SSD_VGG/MultiOutputSequential[basenet]/Conv2d[14]", type=conv2d];
"15 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[15]/batch_norm" [id=15, scope="SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[15]", type=batch_norm];
"16 SSD_VGG/MultiOutputSequential[basenet]/ReLU[16]/RELU" [id=16, scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[16]", type=RELU];
"17 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[17]/conv2d" [id=17, scope="SSD_VGG/MultiOutputSequential[basenet]/Conv2d[17]", type=conv2d];
"18 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[18]/batch_norm" [id=18, scope="SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[18]", type=batch_norm];
"19 SSD_VGG/MultiOutputSequential[basenet]/ReLU[19]/RELU" [id=19, scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[19]", type=RELU];
"20 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[20]/conv2d" [id=20, scope="SSD_VGG/MultiOutputSequential[basenet]/Conv2d[20]", type=conv2d];
"21 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[21]/batch_norm" [id=21, scope="SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[21]", type=batch_norm];
"22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/RELU" [id=22, scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]", type=RELU];
"23 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d" [id=23, scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]", type=max_pool2d];
"24 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[24]/conv2d" [id=24, scope="SSD_VGG/MultiOutputSequential[basenet]/Conv2d[24]", type=conv2d];
"25 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[25]/batch_norm" [id=25, scope="SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[25]", type=batch_norm];
"26 SSD_VGG/MultiOutputSequential[basenet]/ReLU[26]/RELU" [id=26, scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[26]", type=RELU];
"27 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[27]/conv2d" [id=27, scope="SSD_VGG/MultiOutputSequential[basenet]/Conv2d[27]", type=conv2d];
"28 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[28]/batch_norm" [id=28, scope="SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[28]", type=batch_norm];
"29 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/RELU" [id=29, scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]", type=RELU];
"30 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[30]/conv2d" [id=30, scope="SSD_VGG/MultiOutputSequential[basenet]/Conv2d[30]", type=conv2d];
"31 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[31]/batch_norm" [id=31, scope="SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[31]", type=batch_norm];
"32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/RELU" [id=32, scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]", type=RELU];
"33 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[33]/max_pool2d" [id=33, scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[33]", type=max_pool2d];
"34 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[34]/conv2d" [id=34, scope="SSD_VGG/MultiOutputSequential[basenet]/Conv2d[34]", type=conv2d];
"35 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[35]/batch_norm" [id=35, scope="SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[35]", type=batch_norm];
"36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[36]/RELU" [id=36, scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[36]", type=RELU];
"37 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[37]/conv2d" [id=37, scope="SSD_VGG/MultiOutputSequential[basenet]/Conv2d[37]", type=conv2d];
"38 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[38]/batch_norm" [id=38, scope="SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[38]", type=batch_norm];
"39 SSD_VGG/MultiOutputSequential[basenet]/ReLU[39]/RELU" [id=39, scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[39]", type=RELU];
"40 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[40]/conv2d" [id=40, scope="SSD_VGG/MultiOutputSequential[basenet]/Conv2d[40]", type=conv2d];
"41 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[41]/batch_norm" [id=41, scope="SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[41]", type=batch_norm];
"42 SSD_VGG/MultiOutputSequential[basenet]/ReLU[42]/RELU" [id=42, scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[42]", type=RELU];
"43 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[43]/max_pool2d" [id=43, scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[43]", type=max_pool2d];
"44 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[44]/conv2d" [id=44, scope="SSD_VGG/MultiOutputSequential[basenet]/Conv2d[44]", type=conv2d];
"45 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[45]/batch_norm" [id=45, scope="SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[45]", type=batch_norm];
"46 SSD_VGG/MultiOutputSequential[basenet]/ReLU[46]/RELU" [id=46, scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[46]", type=RELU];
"47 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[47]/conv2d" [id=47, scope="SSD_VGG/MultiOutputSequential[basenet]/Conv2d[47]", type=conv2d];
"48 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[48]/batch_norm" [id=48, scope="SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[48]", type=batch_norm];
"49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/RELU" [id=49, scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]", type=RELU];
"50 SSD_VGG/L2Norm[L2Norm]/pow" [id=50, scope="SSD_VGG/L2Norm[L2Norm]", type=pow];
"51 SSD_VGG/L2Norm[L2Norm]/sum" [id=51, scope="SSD_VGG/L2Norm[L2Norm]", type=sum];
"52 SSD_VGG/L2Norm[L2Norm]/sqrt" [id=52, scope="SSD_VGG/L2Norm[L2Norm]", type=sqrt];
"53 SSD_VGG/L2Norm[L2Norm]/__add__" [id=53, scope="SSD_VGG/L2Norm[L2Norm]", type=__add__];
"54 SSD_VGG/L2Norm[L2Norm]/div" [id=54, scope="SSD_VGG/L2Norm[L2Norm]", type=div];
"55 SSD_VGG/L2Norm[L2Norm]/__rmul__" [id=55, scope="SSD_VGG/L2Norm[L2Norm]", type=__rmul__];
"56 SSD_VGG/MultiOutputSequential[extras]/Conv2d[0]/conv2d" [id=56, scope="SSD_VGG/MultiOutputSequential[extras]/Conv2d[0]", type=conv2d];
"57 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[1]/batch_norm" [id=57, scope="SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[1]", type=batch_norm];
"58 SSD_VGG/MultiOutputSequential[extras]/ReLU[2]/RELU" [id=58, scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[2]", type=RELU];
"59 SSD_VGG/MultiOutputSequential[extras]/Conv2d[3]/conv2d" [id=59, scope="SSD_VGG/MultiOutputSequential[extras]/Conv2d[3]", type=conv2d];
"60 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[4]/batch_norm" [id=60, scope="SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[4]", type=batch_norm];
"61 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/RELU" [id=61, scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[5]", type=RELU];
"62 SSD_VGG/MultiOutputSequential[extras]/Conv2d[6]/conv2d" [id=62, scope="SSD_VGG/MultiOutputSequential[extras]/Conv2d[6]", type=conv2d];
"63 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[7]/batch_norm" [id=63, scope="SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[7]", type=batch_norm];
"64 SSD_VGG/MultiOutputSequential[extras]/ReLU[8]/RELU" [id=64, scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[8]", type=RELU];
"65 SSD_VGG/MultiOutputSequential[extras]/Conv2d[9]/conv2d" [id=65, scope="SSD_VGG/MultiOutputSequential[extras]/Conv2d[9]", type=conv2d];
"66 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[10]/batch_norm" [id=66, scope="SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[10]", type=batch_norm];
"67 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/RELU" [id=67, scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[11]", type=RELU];
"68 SSD_VGG/MultiOutputSequential[extras]/Conv2d[12]/conv2d" [id=68, scope="SSD_VGG/MultiOutputSequential[extras]/Conv2d[12]", type=conv2d];
"69 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[13]/batch_norm" [id=69, scope="SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[13]", type=batch_norm];
"70 SSD_VGG/MultiOutputSequential[extras]/ReLU[14]/RELU" [id=70, scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[14]", type=RELU];
"71 SSD_VGG/MultiOutputSequential[extras]/Conv2d[15]/conv2d" [id=71, scope="SSD_VGG/MultiOutputSequential[extras]/Conv2d[15]", type=conv2d];
"72 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[16]/batch_norm" [id=72, scope="SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[16]", type=batch_norm];
"73 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/RELU" [id=73, scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[17]", type=RELU];
"74 SSD_VGG/MultiOutputSequential[extras]/Conv2d[18]/conv2d" [id=74, scope="SSD_VGG/MultiOutputSequential[extras]/Conv2d[18]", type=conv2d];
"75 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[19]/batch_norm" [id=75, scope="SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[19]", type=batch_norm];
"76 SSD_VGG/MultiOutputSequential[extras]/ReLU[20]/RELU" [id=76, scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[20]", type=RELU];
"77 SSD_VGG/MultiOutputSequential[extras]/Conv2d[21]/conv2d" [id=77, scope="SSD_VGG/MultiOutputSequential[extras]/Conv2d[21]", type=conv2d];
"78 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[22]/batch_norm" [id=78, scope="SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[22]", type=batch_norm];
"79 SSD_VGG/MultiOutputSequential[extras]/ReLU[23]/RELU" [id=79, scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[23]", type=RELU];
"80 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[loc]/conv2d" [id=80, scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[loc]", type=conv2d];
"81 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[conf]/conv2d" [id=81, scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[conf]", type=conv2d];
"82 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[loc]/conv2d" [id=82, scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[loc]", type=conv2d];
"83 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[conf]/conv2d" [id=83, scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[conf]", type=conv2d];
"84 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[loc]/conv2d" [id=84, scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[loc]", type=conv2d];
"85 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[conf]/conv2d" [id=85, scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[conf]", type=conv2d];
"86 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[loc]/conv2d" [id=86, scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[loc]", type=conv2d];
"87 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[conf]/conv2d" [id=87, scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[conf]", type=conv2d];
"88 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[loc]/conv2d" [id=88, scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[loc]", type=conv2d];
"89 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[conf]/conv2d" [id=89, scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[conf]", type=conv2d];
"90 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[loc]/conv2d" [id=90, scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[loc]", type=conv2d];
"91 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[conf]/conv2d" [id=91, scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[conf]", type=conv2d];
"92 SSD_VGG/SSDDetectionOutput[detection_head]/cat" [id=92, scope="SSD_VGG/SSDDetectionOutput[detection_head]", type=cat];
"93 SSD_VGG/SSDDetectionOutput[detection_head]/cat" [id=93, scope="SSD_VGG/SSDDetectionOutput[detection_head]", type=cat];
"94 SSD_VGG/SSDDetectionOutput[detection_head]/softmax" [id=94, scope="SSD_VGG/SSDDetectionOutput[detection_head]", type=softmax];
"0 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[0]/conv2d" -> "1 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[1]/batch_norm";
"1 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[1]/batch_norm" -> "2 SSD_VGG/MultiOutputSequential[basenet]/ReLU[2]/RELU";
"2 SSD_VGG/MultiOutputSequential[basenet]/ReLU[2]/RELU" -> "3 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[3]/conv2d";
"3 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[3]/conv2d" -> "4 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[4]/batch_norm";
"4 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[4]/batch_norm" -> "5 SSD_VGG/MultiOutputSequential[basenet]/ReLU[5]/RELU";
"5 SSD_VGG/MultiOutputSequential[basenet]/ReLU[5]/RELU" -> "6 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[6]/max_pool2d";
"6 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[6]/max_pool2d" -> "7 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[7]/conv2d";
"7 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[7]/conv2d" -> "8 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[8]/batch_norm";
"8 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[8]/batch_norm" -> "9 SSD_VGG/MultiOutputSequential[basenet]/ReLU[9]/RELU";
"9 SSD_VGG/MultiOutputSequential[basenet]/ReLU[9]/RELU" -> "10 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[10]/conv2d";
"10 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[10]/conv2d" -> "11 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[11]/batch_norm";
"11 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[11]/batch_norm" -> "12 SSD_VGG/MultiOutputSequential[basenet]/ReLU[12]/RELU";
"12 SSD_VGG/MultiOutputSequential[basenet]/ReLU[12]/RELU" -> "13 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[13]/max_pool2d";
"13 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[13]/max_pool2d" -> "14 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[14]/conv2d";
"14 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[14]/conv2d" -> "15 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[15]/batch_norm";
"15 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[15]/batch_norm" -> "16 SSD_VGG/MultiOutputSequential[basenet]/ReLU[16]/RELU";
"16 SSD_VGG/MultiOutputSequential[basenet]/ReLU[16]/RELU" -> "17 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[17]/conv2d";
"17 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[17]/conv2d" -> "18 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[18]/batch_norm";
"18 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[18]/batch_norm" -> "19 SSD_VGG/MultiOutputSequential[basenet]/ReLU[19]/RELU";
"19 SSD_VGG/MultiOutputSequential[basenet]/ReLU[19]/RELU" -> "20 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[20]/conv2d";
"20 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[20]/conv2d" -> "21 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[21]/batch_norm";
"21 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[21]/batch_norm" -> "22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/RELU";
"22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/RELU" -> "23 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d";
"23 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d" -> "24 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[24]/conv2d";
"24 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[24]/conv2d" -> "25 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[25]/batch_norm";
"25 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[25]/batch_norm" -> "26 SSD_VGG/MultiOutputSequential[basenet]/ReLU[26]/RELU";
"26 SSD_VGG/MultiOutputSequential[basenet]/ReLU[26]/RELU" -> "27 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[27]/conv2d";
"27 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[27]/conv2d" -> "28 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[28]/batch_norm";
"28 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[28]/batch_norm" -> "29 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/RELU";
"29 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/RELU" -> "30 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[30]/conv2d";
"30 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[30]/conv2d" -> "31 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[31]/batch_norm";
"31 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[31]/batch_norm" -> "32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/RELU";
"32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/RELU" -> "33 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[33]/max_pool2d";
"32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/RELU" -> "50 SSD_VGG/L2Norm[L2Norm]/pow";
"32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/RELU" -> "54 SSD_VGG/L2Norm[L2Norm]/div";
"33 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[33]/max_pool2d" -> "34 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[34]/conv2d";
"34 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[34]/conv2d" -> "35 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[35]/batch_norm";
"35 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[35]/batch_norm" -> "36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[36]/RELU";
"36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[36]/RELU" -> "37 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[37]/conv2d";
"37 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[37]/conv2d" -> "38 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[38]/batch_norm";
"38 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[38]/batch_norm" -> "39 SSD_VGG/MultiOutputSequential[basenet]/ReLU[39]/RELU";
"39 SSD_VGG/MultiOutputSequential[basenet]/ReLU[39]/RELU" -> "40 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[40]/conv2d";
"40 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[40]/conv2d" -> "41 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[41]/batch_norm";
"41 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[41]/batch_norm" -> "42 SSD_VGG/MultiOutputSequential[basenet]/ReLU[42]/RELU";
"42 SSD_VGG/MultiOutputSequential[basenet]/ReLU[42]/RELU" -> "43 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[43]/max_pool2d";
"43 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[43]/max_pool2d" -> "44 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[44]/conv2d";
"44 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[44]/conv2d" -> "45 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[45]/batch_norm";
"45 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[45]/batch_norm" -> "46 SSD_VGG/MultiOutputSequential[basenet]/ReLU[46]/RELU";
"46 SSD_VGG/MultiOutputSequential[basenet]/ReLU[46]/RELU" -> "47 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[47]/conv2d";
"47 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[47]/conv2d" -> "48 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[48]/batch_norm";
"48 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[48]/batch_norm" -> "49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/RELU";
"49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/RELU" -> "56 SSD_VGG/MultiOutputSequential[extras]/Conv2d[0]/conv2d";
"49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/RELU" -> "82 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[loc]/conv2d";
"49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/RELU" -> "83 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[conf]/conv2d";
"50 SSD_VGG/L2Norm[L2Norm]/pow" -> "51 SSD_VGG/L2Norm[L2Norm]/sum";
"51 SSD_VGG/L2Norm[L2Norm]/sum" -> "52 SSD_VGG/L2Norm[L2Norm]/sqrt";
"52 SSD_VGG/L2Norm[L2Norm]/sqrt" -> "53 SSD_VGG/L2Norm[L2Norm]/__add__";
"53 SSD_VGG/L2Norm[L2Norm]/__add__" -> "54 SSD_VGG/L2Norm[L2Norm]/div";
"54 SSD_VGG/L2Norm[L2Norm]/div" -> "55 SSD_VGG/L2Norm[L2Norm]/__rmul__";
"55 SSD_VGG/L2Norm[L2Norm]/__rmul__" -> "80 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[loc]/conv2d";
"55 SSD_VGG/L2Norm[L2Norm]/__rmul__" -> "81 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[conf]/conv2d";
"56 SSD_VGG/MultiOutputSequential[extras]/Conv2d[0]/conv2d" -> "57 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[1]/batch_norm";
"57 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[1]/batch_norm" -> "58 SSD_VGG/MultiOutputSequential[extras]/ReLU[2]/RELU";
"58 SSD_VGG/MultiOutputSequential[extras]/ReLU[2]/RELU" -> "59 SSD_VGG/MultiOutputSequential[extras]/Conv2d[3]/conv2d";
"59 SSD_VGG/MultiOutputSequential[extras]/Conv2d[3]/conv2d" -> "60 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[4]/batch_norm";
"60 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[4]/batch_norm" -> "61 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/RELU";
"61 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/RELU" -> "62 SSD_VGG/MultiOutputSequential[extras]/Conv2d[6]/conv2d";
"61 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/RELU" -> "84 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[loc]/conv2d";
"61 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/RELU" -> "85 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[conf]/conv2d";
"62 SSD_VGG/MultiOutputSequential[extras]/Conv2d[6]/conv2d" -> "63 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[7]/batch_norm";
"63 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[7]/batch_norm" -> "64 SSD_VGG/MultiOutputSequential[extras]/ReLU[8]/RELU";
"64 SSD_VGG/MultiOutputSequential[extras]/ReLU[8]/RELU" -> "65 SSD_VGG/MultiOutputSequential[extras]/Conv2d[9]/conv2d";
"65 SSD_VGG/MultiOutputSequential[extras]/Conv2d[9]/conv2d" -> "66 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[10]/batch_norm";
"66 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[10]/batch_norm" -> "67 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/RELU";
"67 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/RELU" -> "68 SSD_VGG/MultiOutputSequential[extras]/Conv2d[12]/conv2d";
"67 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/RELU" -> "86 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[loc]/conv2d";
"67 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/RELU" -> "87 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[conf]/conv2d";
"68 SSD_VGG/MultiOutputSequential[extras]/Conv2d[12]/conv2d" -> "69 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[13]/batch_norm";
"69 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[13]/batch_norm" -> "70 SSD_VGG/MultiOutputSequential[extras]/ReLU[14]/RELU";
"70 SSD_VGG/MultiOutputSequential[extras]/ReLU[14]/RELU" -> "71 SSD_VGG/MultiOutputSequential[extras]/Conv2d[15]/conv2d";
"71 SSD_VGG/MultiOutputSequential[extras]/Conv2d[15]/conv2d" -> "72 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[16]/batch_norm";
"72 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[16]/batch_norm" -> "73 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/RELU";
"73 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/RELU" -> "74 SSD_VGG/MultiOutputSequential[extras]/Conv2d[18]/conv2d";
"73 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/RELU" -> "88 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[loc]/conv2d";
"73 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/RELU" -> "89 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[conf]/conv2d";
"74 SSD_VGG/MultiOutputSequential[extras]/Conv2d[18]/conv2d" -> "75 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[19]/batch_norm";
"75 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[19]/batch_norm" -> "76 SSD_VGG/MultiOutputSequential[extras]/ReLU[20]/RELU";
"76 SSD_VGG/MultiOutputSequential[extras]/ReLU[20]/RELU" -> "77 SSD_VGG/MultiOutputSequential[extras]/Conv2d[21]/conv2d";
"77 SSD_VGG/MultiOutputSequential[extras]/Conv2d[21]/conv2d" -> "78 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[22]/batch_norm";
"78 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[22]/batch_norm" -> "79 SSD_VGG/MultiOutputSequential[extras]/ReLU[23]/RELU";
"79 SSD_VGG/MultiOutputSequential[extras]/ReLU[23]/RELU" -> "90 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[loc]/conv2d";
"79 SSD_VGG/MultiOutputSequential[extras]/ReLU[23]/RELU" -> "91 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[conf]/conv2d";
"80 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[loc]/conv2d" -> "92 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"81 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[conf]/conv2d" -> "93 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"82 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[loc]/conv2d" -> "92 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"83 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[conf]/conv2d" -> "93 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"84 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[loc]/conv2d" -> "92 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"85 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[conf]/conv2d" -> "93 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"86 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[loc]/conv2d" -> "92 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"87 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[conf]/conv2d" -> "93 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"88 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[loc]/conv2d" -> "92 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"89 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[conf]/conv2d" -> "93 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"90 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[loc]/conv2d" -> "92 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"91 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[conf]/conv2d" -> "93 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"93 SSD_VGG/SSDDetectionOutput[detection_head]/cat" -> "94 SSD_VGG/SSDDetectionOutput[detection_head]/softmax";
}
