block1/
block1/P1-trial/
block2/
block2/P1-trial/
block3/
block3/P1-trial/
block4/
block4/P1-trial/
block5/
block5/P1-trial/
chip/
chip/P1-trial/
chip/P1-trial/400-APR/
chip/P1-trial/400-APR/2017_0912-xxx/
chip/P1-trial/400-APR/2017_0912-xxx/chip.jpg
chip/P1-trial/400-APR/2017_0912-xxx/cts/
chip/P1-trial/400-APR/2017_0912-xxx/cts/apr.log
chip/P1-trial/400-APR/2017_0912-xxx/cts/sta.rpt
chip/P1-trial/400-APR/2017_0912-xxx/design.sdc
chip/P1-trial/400-APR/2017_0912-xxx/design.v
chip/P1-trial/400-APR/2017_0912-xxx/place/
chip/P1-trial/400-APR/2017_0912-xxx/place/apr.log
chip/P1-trial/400-APR/2017_0912-xxx/place/place.jpg
chip/P1-trial/400-APR/2017_0912-xxx/place/sta.rpt
chip/P1-trial/400-APR/2017_0912-xxx/postroute/
chip/P1-trial/400-APR/2017_0912-xxx/postroute/apr.log
chip/P1-trial/400-APR/2017_0912-xxx/postroute/sta.rpt
chip/P1-trial/400-APR/2017_0912-xxx/preplace/
chip/P1-trial/400-APR/2017_0912-xxx/preplace/apr.log
chip/P1-trial/400-APR/2017_0912-xxx/preplace/sta.rpt
chip/P1-trial/400-APR/2017_0912-xxx/route/
chip/P1-trial/400-APR/2017_0912-xxx/route/apr.log
chip/P1-trial/400-APR/2017_0912-xxx/route/route.jpg
chip/P1-trial/400-APR/2017_0912-xxx/route/sta.rpt
