
*** Running vivado
    with args -log myip.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source myip.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Feb 15 22:23:40 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source myip.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 483.098 ; gain = 152.965
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/users/chris/desktop/riscv-npu-dualcore/riscv32i_zynqcore/riscv32i_zynqcore.tmp/registerip_v1_0_project/registerIP_v1_0_project.cache/ip 
Command: synth_design -top myip -part xc7z007sclg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9288
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 963.809 ; gain = 474.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myip' [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0/hdl/registerIP.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'myip' (0#1) [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0/hdl/registerIP.vhd:45]
WARNING: [Synth 8-3917] design myip has port s00_axi_bresp[1] driven by constant 0
WARNING: [Synth 8-3917] design myip has port s00_axi_bresp[0] driven by constant 0
WARNING: [Synth 8-3917] design myip has port s00_axi_rresp[1] driven by constant 0
WARNING: [Synth 8-3917] design myip has port s00_axi_rresp[0] driven by constant 0
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module myip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module myip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module myip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[3] in module myip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[2] in module myip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[1] in module myip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[0] in module myip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module myip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module myip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module myip is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1078.203 ; gain = 589.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1078.203 ; gain = 589.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1078.203 ; gain = 589.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1079.754 ; gain = 590.676
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 33    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 32    
	   2 Input    1 Bit        Muxes := 98    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design myip has port s00_axi_bresp[1] driven by constant 0
WARNING: [Synth 8-3917] design myip has port s00_axi_bresp[0] driven by constant 0
WARNING: [Synth 8-3917] design myip has port s00_axi_rresp[1] driven by constant 0
WARNING: [Synth 8-3917] design myip has port s00_axi_rresp[0] driven by constant 0
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module myip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module myip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module myip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[3] in module myip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[2] in module myip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[1] in module myip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[0] in module myip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module myip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module myip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module myip is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1351.297 ; gain = 862.219
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1351.297 ; gain = 862.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1351.297 ; gain = 862.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1485.164 ; gain = 996.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1485.164 ; gain = 996.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1485.164 ; gain = 996.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1485.164 ; gain = 996.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.164 ; gain = 996.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.164 ; gain = 996.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |    10|
|4     |LUT3  |   148|
|5     |LUT4  |     6|
|6     |LUT5  |   167|
|7     |LUT6  |  1601|
|8     |MUXF7 |   384|
|9     |FDRE  |  1029|
|10    |IBUF  |    97|
|11    |OBUF  |   105|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  3549|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.164 ; gain = 996.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.164 ; gain = 996.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.164 ; gain = 996.086
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1500.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'myip' is not ideal for floorplanning, since the cellview 'myip' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1614.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c24fc0eb
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1614.898 ; gain = 1130.805
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1614.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.tmp/registerip_v1_0_project/registerIP_v1_0_project.runs/synth_1/myip.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file myip_utilization_synth.rpt -pb myip_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 22:24:21 2025...
