/*++

Licensed under the Apache-2.0 license.

File Name:

    cold_boot.rs

Abstract:

    Cold Boot Flow - Handles initial boot when MCU powers on

--*/

#![allow(clippy::empty_loop)]

use crate::fuses::OwnerPkHash;
use crate::mailbox;
use crate::{
    configure_mcu_mbox_axi_users, device_ownership_transfer, fatal_error,
    verify_mcu_mbox_axi_users, verify_prod_debug_unlock_pk_hash, AxiUsers, BootFlow, DotBlob,
    FuseParams, I3cMailboxHandler, I3cServicesModes, RomEnv, RomParameters, MCU_MEMORY_MAP,
};
use caliptra_api::mailbox::{
    ActivateFirmwareFlags, ActivateFirmwareReq, ActivateFirmwareResp, CmImportReq, CmImportResp,
    CmKeyUsage, CmStableKeyType, Cmk, CommandId, FeProgReq, MailboxReqHeader, MailboxRespHeader,
    StashMeasurementReq, StashMeasurementResp, CMK_SIZE_BYTES, MAX_CMB_DATA_SIZE,
};
#[cfg(feature = "ocp-lock")]
use caliptra_api::mailbox::{
    OcpLockReportHekMetadataReq, OcpLockReportHekMetadataResp, OcpLockReportHekMetadataRespFlags,
};
use caliptra_api::{calc_checksum, CaliptraApiError};
use caliptra_api_types::{DeviceLifecycle, SecurityState};
use caliptra_cfi_lib::{
    cfi_assert, cfi_assert_bool, cfi_assert_eq_12_words, cfi_launder, CfiCounter, CfiError,
};
use caliptra_mcu_error::McuError;
use caliptra_mcu_registers_generated::fuses;
use caliptra_mcu_registers_generated::i3c::bits::RecIntfCfg;
use caliptra_mcu_registers_generated::mci::bits::SecurityState::DeviceLifecycle as MciDeviceLifecycle;
use caliptra_mcu_registers_generated::mci::bits::{MboxExecute, MboxLock};
#[cfg(feature = "stable-owner-key")]
use caliptra_mcu_romtime::handoff::{HandoffData, STABLE_OWNER_KEY_CMK_SIZE};
#[cfg(feature = "ocp-lock")]
use caliptra_mcu_romtime::ocp_lock::HekState;
use caliptra_mcu_romtime::{
    CaliptraSoC, FieldEntropySlot, FieldEntropyState, HexBytes, HexWord, LifecycleControllerState,
    LifecycleToken, McuBootMilestones, McuRomBootStatus, Otp,
};
use core::ops::Deref;

use tock_registers::interfaces::{ReadWriteable, Readable, Writeable};
use zerocopy::{transmute, FromBytes, Immutable, IntoBytes, KnownLayout};
#[cfg(feature = "stable-owner-key")]
use zeroize::Zeroize;

// TODO: Remove these local CM_AES_GCM_DECRYPT_DMA definitions once caliptra-sw
// includes the DMA decrypt command and the caliptra-sw git pointer is updated.

/// Command ID for CM_AES_GCM_DECRYPT_DMA ("CMDD").
const CMD_CM_AES_GCM_DECRYPT_DMA: u32 = 0x434D_4444;

/// Maximum AAD size for CM_AES_GCM_DECRYPT_DMA command.
const CM_AES_GCM_DECRYPT_DMA_MAX_AAD_SIZE: usize = MAX_CMB_DATA_SIZE;

/// Request struct for the CM_AES_GCM_DECRYPT_DMA mailbox command.
///
/// This command performs in-place AES-GCM decryption of data at an AXI address
/// using DMA. It first verifies the SHA-384 of the encrypted data, then
/// performs decryption.
#[repr(C)]
#[derive(Debug, IntoBytes, FromBytes, KnownLayout, Immutable, PartialEq, Eq)]
struct CmAesGcmDecryptDmaReq {
    pub hdr: MailboxReqHeader,
    /// CMK (Cryptographic Mailbox Key) - 128 bytes
    pub cmk: Cmk,
    /// AES-GCM IV (12 bytes, as 3 x u32)
    pub iv: [u32; 3],
    /// AES-GCM tag (16 bytes, as 4 x u32)
    pub tag: [u32; 4],
    /// SHA-384 hash of the encrypted data (48 bytes)
    pub encrypted_data_sha384: [u8; 48],
    /// AXI address low 32 bits
    pub axi_addr_lo: u32,
    /// AXI address high 32 bits
    pub axi_addr_hi: u32,
    /// Length of data to decrypt in bytes
    pub length: u32,
    /// Length of AAD in bytes
    pub aad_length: u32,
    /// AAD data (0..=4095 bytes)
    pub aad: [u8; CM_AES_GCM_DECRYPT_DMA_MAX_AAD_SIZE],
}

impl Default for CmAesGcmDecryptDmaReq {
    fn default() -> Self {
        Self {
            hdr: MailboxReqHeader::default(),
            cmk: Cmk::default(),
            iv: [0u32; 3],
            tag: [0u32; 4],
            encrypted_data_sha384: [0u8; 48],
            axi_addr_lo: 0,
            axi_addr_hi: 0,
            length: 0,
            aad_length: 0,
            aad: [0u8; CM_AES_GCM_DECRYPT_DMA_MAX_AAD_SIZE],
        }
    }
}

/// Response struct for the CM_AES_GCM_DECRYPT_DMA mailbox command.
#[repr(C)]
#[derive(Debug, Default, IntoBytes, FromBytes, KnownLayout, Immutable, PartialEq, Eq)]
struct CmAesGcmDecryptDmaResp {
    pub hdr: MailboxRespHeader,
    /// Indicates whether the GCM tag was verified (1 = success, 0 = failure)
    pub tag_verified: u32,
}

/// Command ID for GET_MCU_FW_SIZE ("GMFS").
///
/// MCU ROM issues this command after Caliptra RT is ready for runtime mailbox
/// commands. Caliptra RT responds with the size of the MCU firmware image
/// (ciphertext + GCM tag) that was downloaded during the recovery flow.
// TODO: Remove once the caliptra-sw git pointer includes GET_MCU_FW_SIZE.
const CMD_GET_MCU_FW_SIZE: u32 = 0x474D_4653;

/// Response struct for GET_MCU_FW_SIZE mailbox command.
// TODO: Remove once the caliptra-sw git pointer includes GetMcuFwSizeResp.
#[repr(C)]
#[derive(Debug, IntoBytes, FromBytes, KnownLayout, Immutable, PartialEq, Eq)]
struct GetMcuFwSizeResp {
    pub hdr: MailboxRespHeader,
    /// Ciphertext size in bytes (GCM tag excluded).
    pub size: u32,
    /// SHA-384 digest of the ciphertext (computed by Caliptra RT).
    pub sha384: [u8; 48],
}

impl Default for GetMcuFwSizeResp {
    fn default() -> Self {
        Self {
            hdr: MailboxRespHeader::default(),
            size: 0,
            sha384: [0u8; 48],
        }
    }
}

/// Bit in `mci_reg_generic_input_wires[1]` that signals encrypted firmware boot.
/// When set, MCU ROM sends `RI_DOWNLOAD_ENCRYPTED_FIRMWARE` instead of `RI_DOWNLOAD_FIRMWARE`,
/// then decrypts the firmware in MCU SRAM after Caliptra RT finishes loading.
const ENCRYPTED_BOOT_WIRE_BIT: u32 = 1 << 28;

/// Test AES-256 key used for encrypted MCU firmware in sw-emulated models.
/// Must match `MCU_TEST_AES_KEY` in caliptra-sw hw-model.
const MCU_TEST_AES_KEY: [u8; 32] = [0xaa; 32];

/// Test AES-GCM IV used for encrypted MCU firmware in sw-emulated models.
/// Must match `MCU_TEST_IV` in caliptra-sw hw-model.
const MCU_TEST_IV: [u8; 12] = [
    0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0a, 0x0b, 0x0c,
];

/// GCM authentication tag size in bytes.
const GCM_TAG_SIZE: usize = 16;

pub struct ColdBoot {}

type I3cRegs = caliptra_mcu_romtime::StaticRef<caliptra_mcu_registers_generated::i3c::regs::I3c>;

/// Returns true when the subsystem debug-intent strap is asserted.
fn debug_intent_asserted(mci: &caliptra_mcu_romtime::Mci) -> bool {
    mci.registers.mci_reg_ss_debug_intent.get() & 1 != 0
}

/// Returns true when the MCI security state is production-like for DOT gating.
fn is_production_lifecycle(mci: &caliptra_mcu_romtime::Mci) -> bool {
    matches!(
        mci.device_lifecycle_state(),
        MciDeviceLifecycle::Value::DeviceProduction
    )
}

/// Loads the fused owner PK hash, failing if force-fuse recovery has no owner.
fn load_required_fuse_owner(env: &RomEnv) -> Option<OwnerPkHash> {
    let owner = device_ownership_transfer::load_owner_pkhash(&env.otp);
    if owner.as_ref().is_none_or(|h| h.0.iter().all(|&w| w == 0)) {
        fatal_error(McuError::ROM_DOT_FORCE_FUSE_OWNER_NOT_PROVISIONED);
    }
    owner
}

/// Enters DOT recovery reset handling when enabled; otherwise returns to the caller.
fn maybe_enter_dot_recovery_reset_failure_flow(
    mci: &caliptra_mcu_romtime::Mci,
    i3c_base: I3cRegs,
    dot_recovery_reset_flow: bool,
    err: McuError,
) {
    if !dot_recovery_reset_flow {
        return;
    }
    mci.set_flow_checkpoint(McuRomBootStatus::DotRecoveryFailed.into());
    crate::recovery::set_dot_recovery_device_status(i3c_base);
    fatal_error(err);
}

/// Attempts a configured, noninteractive backup-blob recovery.
///
/// On success, re-reads the active copy and runs the normal DOT flow so the
/// current cold boot can continue with the recovered owner.
fn attempt_dot_backup_recovery(
    env: &mut RomEnv,
    dot_fuses: &crate::DotFuses,
    params: &RomParameters,
    dot_flash: &dyn crate::hil::FlashStorage,
    key_type: CmStableKeyType,
) -> Option<caliptra_mcu_error::McuResult<Option<OwnerPkHash>>> {
    if params.dot_recovery_policy != crate::DotRecoveryPolicy::BackupBlob {
        return None;
    }
    let recovery_handler = params.dot_recovery_handler?;

    Some(
        device_ownership_transfer::dot_recovery_flow(
            env,
            dot_fuses,
            recovery_handler,
            dot_flash,
            key_type,
        )
        .and_then(|()| {
            let mut blob_bytes = [0u8; device_ownership_transfer::DOT_BLOB_SIZE];
            dot_flash
                .read(&mut blob_bytes, 0)
                .map_err(|_| McuError::ROM_COLD_BOOT_DOT_ERROR)?;
            let blob: DotBlob = transmute!(blob_bytes);
            device_ownership_transfer::dot_flow(env, dot_fuses, &blob, key_type)
        }),
    )
}

/// Handles an empty or corrupt DOT blob while the device is locked.
///
/// With reset recovery enabled, a configured local backup is attempted first.
/// If it cannot restore a valid active blob, ROM reports the failure to the BMC
/// through the reset-recovery flow. Platforms using the legacy handler chain
/// retain their existing behavior when reset recovery is disabled.
fn recover_locked_dot_or_fail(
    env: &mut RomEnv,
    dot_fuses: &crate::DotFuses,
    params: &RomParameters,
    dot_flash: &dyn crate::hil::FlashStorage,
    i3c_base: I3cRegs,
    original_err: McuError,
    preserve_original_err: bool,
) -> Option<OwnerPkHash> {
    let key_type = params
        .dot_stable_key_type
        .unwrap_or(CmStableKeyType::IDevId);

    if params.dot_recovery_reset_flow {
        if let Some(result) =
            attempt_dot_backup_recovery(env, dot_fuses, params, dot_flash, key_type)
        {
            match result {
                Ok(owner) => {
                    caliptra_mcu_romtime::println!(
                        "[mcu-rom] DOT backup recovery succeeded, continuing cold boot"
                    );
                    return owner;
                }
                Err(err) => {
                    caliptra_mcu_romtime::println!(
                        "[mcu-rom] DOT backup recovery failed: {}",
                        HexWord(err.into())
                    );
                }
            }
        }
    }

    maybe_enter_dot_recovery_reset_failure_flow(
        &env.mci,
        i3c_base,
        params.dot_recovery_reset_flow,
        original_err,
    );

    let recovery_err = attempt_dot_locked_recovery(env, dot_fuses, params, dot_flash, key_type);
    fatal_error(if preserve_original_err {
        original_err
    } else {
        recovery_err
    })
}

impl ColdBoot {
    fn program_field_entropy(
        program_field_entropy: &[bool; 4],
        soc_manager: &mut CaliptraSoC,
        mci: &caliptra_mcu_romtime::Mci,
        otp: &Otp,
    ) {
        for (partition, _) in program_field_entropy
            .iter()
            .enumerate()
            .filter(|(_, partition)| **partition)
        {
            // Convert partition index to FieldEntropySlot enum safely
            let slot = FieldEntropySlot::try_from(partition).unwrap_or_else(|_| {
                fatal_error(McuError::ROM_COLD_BOOT_FIELD_ENTROPY_INVALID_PARTITION);
            });
            let state = FieldEntropyState::read(otp, slot).unwrap_or_else(|_| {
                fatal_error(McuError::ROM_COLD_BOOT_READ_FIELD_ENTROPY_STATE_ERROR);
            });

            match state {
                // Started but not finished means the previous programming attempt was interrupted.
                // This is an error state because we don't know if the field entropy is valid or
                // not. Restarting a partially programmed slot risks overwriting valid entropy, but
                // skipping it risks leaving the system without necessary entropy. Given these
                // risks, we choose to treat this as a fatal error that requires manual
                // intervention.
                FieldEntropyState::Started => {
                    fatal_error(McuError::ROM_COLD_BOOT_FIELD_ENTROPY_PARTIAL);
                }
                // Zeroized means the field entropy has been cleared and is not available.
                FieldEntropyState::Zeroized => {
                    fatal_error(McuError::ROM_COLD_BOOT_FIELD_ENTROPY_ZEROIZED);
                }
                // If slot is fully programmed, skip it and mark it as successful.
                FieldEntropyState::Finished => {
                    Self::set_field_entropy_prog_flow_checkpoint(mci, partition);
                    continue;
                }
                FieldEntropyState::Empty => (),
            }

            // Only execute the command if the slot is empty.
            caliptra_mcu_romtime::println!(
                "[mcu-rom] Executing FE_PROG command for partition {}",
                partition
            );

            // Before starting the command to caliptra mark the slot as started
            otp.mark_field_entropy_started(slot).unwrap_or_else(|_| {
                fatal_error(McuError::ROM_COLD_BOOT_WRITE_FIELD_ENTROPY_STATE_STARTED_ERROR);
            });

            Self::send_program_field_entropy_mailbox_cmd(soc_manager, partition);

            // mark it as finished when Caliptra returns success
            otp.mark_field_entropy_finished(slot).unwrap_or_else(|_| {
                fatal_error(McuError::ROM_COLD_BOOT_WRITE_FIELD_ENTROPY_STATE_FINISHED_ERROR);
            });

            Self::set_field_entropy_prog_flow_checkpoint(mci, partition);
        }
    }

    fn send_program_field_entropy_mailbox_cmd(soc_manager: &mut CaliptraSoC, partition: usize) {
        let mut req = FeProgReq {
            partition: partition as u32,
            ..Default::default()
        };
        let chksum = caliptra_api::calc_checksum(
            CommandId::FE_PROG.into(),
            &req.as_bytes()[core::mem::size_of::<MailboxReqHeader>()..],
        );
        req.hdr.chksum = chksum;
        if let Err(err) =
            soc_manager.start_mailbox_req_bytes(CommandId::FE_PROG.into(), req.as_bytes())
        {
            match err {
                CaliptraApiError::MailboxCmdFailed(_) => {
                    fatal_error(McuError::ROM_COLD_BOOT_FIELD_ENTROPY_PROG_START_MBOX_CMD_FAILED);
                }
                _ => {
                    fatal_error(McuError::ROM_COLD_BOOT_FIELD_ENTROPY_PROG_START_FAILED);
                }
            }
        }
        {
            let mut resp_buf = [0u8; core::mem::size_of::<MailboxRespHeader>()];
            if let Err(err) = soc_manager.finish_mailbox_resp_bytes(&mut resp_buf) {
                match err {
                    CaliptraApiError::MailboxCmdFailed(_) => {
                        fatal_error(
                            McuError::ROM_COLD_BOOT_FIELD_ENTROPY_PROG_FINISH_MBOX_CMD_FAILED,
                        );
                    }
                    _ => {
                        fatal_error(McuError::ROM_COLD_BOOT_FIELD_ENTROPY_PROG_FINISH_FAILED);
                    }
                }
            }
        }
    }

    fn set_field_entropy_prog_flow_checkpoint(mci: &caliptra_mcu_romtime::Mci, partition: usize) {
        let base = McuRomBootStatus::FieldEntropyProgrammingStarted as u16;
        let partition_status = if partition < 4 {
            base + 1 + partition as u16
        } else {
            mci.flow_checkpoint()
        };
        mci.set_flow_checkpoint(partition_status);
    }

    /// Decrypt the encrypted MCU firmware in SRAM using DMA-based decryption:
    ///   1. Import the AES key via CM_IMPORT
    ///   2. Issue CM_AES_GCM_DECRYPT_DMA to decrypt in-place via DMA
    ///
    /// The firmware image in SRAM is formatted as `ciphertext || 16-byte GCM tag`.
    /// `ciphertext_size` is the ciphertext length only (GCM tag excluded), as
    /// returned by GET_MCU_FW_SIZE. Caliptra RT already strips the tag from the
    /// size in recovery_flow.rs.
    /// `sha384` is the SHA-384 digest of the ciphertext, obtained from the
    /// GET_MCU_FW_SIZE response (computed by Caliptra RT during the recovery flow).
    /// After decryption the plaintext replaces the ciphertext in SRAM.
    fn decrypt_firmware(soc_manager: &mut CaliptraSoC, ciphertext_size: u32, sha384: &[u8; 48]) {
        if ciphertext_size == 0 {
            fatal_error(McuError::ROM_COLD_BOOT_ENCRYPTED_FW_DECRYPT_SIZE_ZERO);
        }
        let sram_base = unsafe { MCU_MEMORY_MAP.sram_offset } as usize;

        // Use the MCU SRAM address for in-place DMA decryption.
        // Caliptra RT downloaded the ciphertext here via the recovery interface,
        // so the DMA decrypt must target the same AXI address.
        // On both emulator and FPGA, sram_offset is the AXI bus address
        // (FPGA: mci_base + 0xc0_0000; emulator: identity-mapped).
        let sram_axi_addr = sram_base as u64;

        // Extract GCM tag (16 bytes immediately after ciphertext in SRAM)
        let tag: [u8; GCM_TAG_SIZE] = unsafe {
            let tag_ptr = (sram_base + ciphertext_size as usize) as *const [u8; GCM_TAG_SIZE];
            core::ptr::read_volatile(tag_ptr)
        };

        // Step 1: Import the test AES key
        let cmk = Self::cm_import_aes_key(soc_manager);

        // Step 2: Issue CM_AES_GCM_DECRYPT_DMA to decrypt in-place in MCU SRAM
        // The length must match what Caliptra RT used for sha384_mcu_sram(),
        // which is the ciphertext size (excluding the 16-byte GCM tag).
        Self::cm_aes_gcm_decrypt_dma(
            soc_manager,
            &cmk,
            &tag,
            sha384,
            sram_axi_addr,
            ciphertext_size,
        );
    }

    /// Calculate SHA384 hash of ROM and compare it against the stored value. Optionally stash it.
    fn rom_digest_integrity(soc_manager: &mut CaliptraSoC, stash: bool) {
        const DIGEST_SIZE: usize = 48;
        // Safety: MCU_MEMORY_MAP fields are linker-provided constants.
        let rom_size = unsafe { MCU_MEMORY_MAP.rom_size } as usize;
        let hashable_len = rom_size - DIGEST_SIZE;
        let rom = unsafe {
            core::slice::from_raw_parts(MCU_MEMORY_MAP.rom_offset as *const u32, hashable_len / 4)
        };

        let digest = mailbox::cm_sha384(soc_manager, rom);
        caliptra_mcu_romtime::println!("[mcu-rom] MCU ROM digest: {}", HexBytes(&digest));

        let expected_digest: &[u8; DIGEST_SIZE] = unsafe {
            &*((MCU_MEMORY_MAP.rom_offset as usize + hashable_len) as *const [u8; DIGEST_SIZE])
        };
        caliptra_mcu_romtime::println!(
            "[mcu-rom] MCU ROM expected digest: {}",
            HexBytes(expected_digest)
        );

        if cfi_launder(digest != *expected_digest) {
            caliptra_mcu_romtime::println!("[mcu-rom] MCU ROM digest mismatch");
            fatal_error(McuError::ROM_COLD_BOOT_ROM_DIGEST_MISMATCH);
        }
        let digest_words: [u32; 12] = transmute!(digest);
        let expected_words: [u32; 12] = transmute!(*expected_digest);
        cfi_assert_eq_12_words(&digest_words, &expected_words);

        if stash {
            Self::stash_measurement(soc_manager, &digest);
        }
    }

    fn stash_measurement(soc_manager: &mut CaliptraSoC, measurement: &[u8; 48]) {
        let mut req = StashMeasurementReq {
            hdr: MailboxReqHeader { chksum: 0 },
            metadata: [0u8; 4],
            measurement: *measurement,
            context: [0u8; 48],
            svn: 0,
        };
        let cmd: u32 = CommandId::STASH_MEASUREMENT.into();
        let chksum = calc_checksum(cmd, &req.as_bytes()[4..]);
        req.hdr.chksum = chksum;

        if let Err(err) = soc_manager.start_mailbox_req_bytes(cmd, req.as_bytes()) {
            caliptra_mcu_romtime::println!(
                "[mcu-rom] STASH_MEASUREMENT start error: {}",
                HexWord(Self::err_code(&err))
            );
            fatal_error(McuError::GENERIC_EXCEPTION);
        }

        let mut resp_buf = [0u8; core::mem::size_of::<StashMeasurementResp>()];
        if let Err(err) = soc_manager.finish_mailbox_resp_bytes(&mut resp_buf) {
            caliptra_mcu_romtime::println!(
                "[mcu-rom] STASH_MEASUREMENT finish error: {}",
                HexWord(Self::err_code(&err))
            );
            fatal_error(McuError::GENERIC_EXCEPTION);
        }

        let dpe_result = match resp_buf.get(8..12) {
            Some(b) => u32::from_le_bytes([b[0], b[1], b[2], b[3]]),
            None => {
                caliptra_mcu_romtime::println!("[mcu-rom] STASH_MEASUREMENT response too short");
                fatal_error(McuError::GENERIC_EXCEPTION);
            }
        };

        if dpe_result != 0 {
            caliptra_mcu_romtime::println!(
                "[mcu-rom] Stash Measurement failed: dpe_result={}",
                dpe_result
            );
            fatal_error(McuError::GENERIC_EXCEPTION);
        }
    }

    /// Measure the field_entropy_state fuses and stash it to DPE.
    fn report_field_entropy_state(soc_manager: &mut CaliptraSoC, otp: &Otp) {
        let Ok(word) = otp.read_entry(fuses::FIELD_ENTROPY_STATE) else {
            fatal_error(McuError::ROM_COLD_BOOT_READ_FIELD_ENTROPY_STATE_ERROR);
        };

        let measurement = mailbox::cm_sha384(soc_manager, &[word]);

        Self::stash_measurement(soc_manager, &measurement);
    }

    /// Import the test AES key via CM_IMPORT and return the CMK handle.
    fn cm_import_aes_key(soc_manager: &mut CaliptraSoC) -> Cmk {
        let mut input = [0u8; 64]; // MAX_KEY_SIZE = 64
        match input.get_mut(..32) {
            Some(dst) => dst.copy_from_slice(&MCU_TEST_AES_KEY),
            None => {
                fatal_error(McuError::ROM_COLD_BOOT_ENCRYPTED_FW_DECRYPT_KEY_IMPORT_INTERNAL_FAILED)
            }
        }

        let mut req = CmImportReq {
            hdr: MailboxReqHeader { chksum: 0 },
            key_usage: CmKeyUsage::Aes.into(),
            input_size: 32,
            input,
        };
        let cmd: u32 = CommandId::CM_IMPORT.into();
        let chksum = calc_checksum(cmd, &req.as_bytes()[4..]);
        req.hdr.chksum = chksum;

        if soc_manager
            .start_mailbox_req_bytes(cmd, req.as_bytes())
            .is_err()
        {
            fatal_error(McuError::ROM_COLD_BOOT_ENCRYPTED_FW_DECRYPT_KEY_IMPORT_START_FAILED);
        }

        let mut resp_buf = [0u8; core::mem::size_of::<CmImportResp>()];
        if soc_manager
            .finish_mailbox_resp_bytes(&mut resp_buf)
            .is_err()
        {
            fatal_error(McuError::ROM_COLD_BOOT_ENCRYPTED_FW_DECRYPT_KEY_IMPORT_FINISH_FAILED);
        }

        // Extract CMK from response: hdr(8) + cmk(128)
        let mut cmk_bytes = [0u8; CMK_SIZE_BYTES];
        match resp_buf.get(8..8 + CMK_SIZE_BYTES) {
            Some(src) => cmk_bytes.copy_from_slice(src),
            None => {
                fatal_error(McuError::ROM_COLD_BOOT_ENCRYPTED_FW_DECRYPT_KEY_IMPORT_RESP_INVALID)
            }
        }
        Cmk(cmk_bytes)
    }

    /// Issue CM_AES_GCM_DECRYPT_DMA to decrypt firmware in-place via DMA.
    fn cm_aes_gcm_decrypt_dma(
        soc_manager: &mut CaliptraSoC,
        cmk: &Cmk,
        tag: &[u8; GCM_TAG_SIZE],
        encrypted_data_sha384: &[u8; 48],
        axi_addr: u64,
        ciphertext_len: u32,
    ) {
        let tag_u32: [u32; 4] = transmute!(*tag);
        let iv_u32: [u32; 3] = transmute!(MCU_TEST_IV);

        let mut req = CmAesGcmDecryptDmaReq {
            hdr: MailboxReqHeader { chksum: 0 },
            cmk: cmk.clone(),
            iv: iv_u32,
            tag: tag_u32,
            encrypted_data_sha384: *encrypted_data_sha384,
            axi_addr_lo: axi_addr as u32,
            axi_addr_hi: (axi_addr >> 32) as u32,
            length: ciphertext_len,
            aad_length: 0,
            aad: [0u8; CM_AES_GCM_DECRYPT_DMA_MAX_AAD_SIZE],
        };
        let cmd: u32 = CMD_CM_AES_GCM_DECRYPT_DMA;
        let chksum = calc_checksum(cmd, &req.as_bytes()[4..]);
        req.hdr.chksum = chksum;

        if soc_manager
            .start_mailbox_req_bytes(cmd, req.as_bytes())
            .is_err()
        {
            fatal_error(McuError::ROM_COLD_BOOT_ENCRYPTED_FW_DECRYPT_DMA_START_FAILED);
        }

        let mut resp_buf = [0u8; core::mem::size_of::<CmAesGcmDecryptDmaResp>()];
        if soc_manager
            .finish_mailbox_resp_bytes(&mut resp_buf)
            .is_err()
        {
            fatal_error(McuError::ROM_COLD_BOOT_ENCRYPTED_FW_DECRYPT_DMA_FINISH_FAILED);
        }

        // CmAesGcmDecryptDmaResp: hdr(8) + tag_verified(4)
        let tag_verified = match resp_buf.get(8..12) {
            Some(b) => u32::from_le_bytes([b[0], b[1], b[2], b[3]]),
            None => {
                fatal_error(McuError::ROM_COLD_BOOT_ENCRYPTED_FW_DECRYPT_DMA_RESP_INVALID);
            }
        };
        if tag_verified != 1 {
            caliptra_mcu_romtime::println!(
                "[mcu-rom] GCM tag verification failed: tag_verified={}",
                tag_verified
            );
            fatal_error(McuError::ROM_COLD_BOOT_ENCRYPTED_FW_DECRYPT_TAG_MISMATCH);
        }
    }

    /// Send `ACTIVATE_FIRMWARE` with the `INITIAL_ACTIVATE` flag so Caliptra
    /// runtime publishes `FW_EXEC_CTRL[MCU]` without performing the
    /// hitless-update reset/reload/verify dance. Must be called only after a
    /// successful `decrypt_firmware()` on the encrypted-boot path — the MCU
    /// firmware that Caliptra will now mark ready is the plaintext that we
    /// just wrote into MCU SRAM via `CM_AES_GCM_DECRYPT_DMA`.
    ///
    /// Without this step MCI's `BOOT_RST_MCU` state holds MCU in reset
    /// forever after the upcoming `trigger_warm_reset()`, because
    /// `mcu_sram_fw_exec_region_lock` (= Caliptra's `FW_EXEC_CTRL[MCU]`)
    /// is what gates reset release.
    fn activate_firmware_initial(soc_manager: &mut CaliptraSoC, ciphertext_size: u32) {
        let mut req = ActivateFirmwareReq {
            fw_id_count: 1,
            mcu_fw_image_size: ciphertext_size,
            flags: ActivateFirmwareFlags::INITIAL_ACTIVATE.bits(),
            ..Default::default()
        };
        req.fw_ids[0] = ActivateFirmwareReq::MCU_IMAGE_ID;

        let cmd: u32 = CommandId::ACTIVATE_FIRMWARE.into();
        let chksum = calc_checksum(cmd, &req.as_bytes()[4..]);
        req.hdr.chksum = chksum;

        if soc_manager
            .start_mailbox_req_bytes(cmd, req.as_bytes())
            .is_err()
        {
            fatal_error(McuError::ROM_COLD_BOOT_ENCRYPTED_FW_ACTIVATE_START_FAILED);
        }

        let mut resp_buf = [0u8; core::mem::size_of::<ActivateFirmwareResp>()];
        if soc_manager
            .finish_mailbox_resp_bytes(&mut resp_buf)
            .is_err()
        {
            fatal_error(McuError::ROM_COLD_BOOT_ENCRYPTED_FW_ACTIVATE_FINISH_FAILED);
        }
    }

    /// Query the MCU firmware ciphertext size and SHA-384 digest from Caliptra RT
    /// via the GET_MCU_FW_SIZE mailbox command.
    ///
    /// Returns `(ciphertext_size, sha384)` where `ciphertext_size` is the
    /// ciphertext length in bytes (GCM tag excluded — Caliptra RT strips it)
    /// and `sha384` is the SHA-384 digest of the ciphertext only, computed
    /// by Caliptra RT during the recovery flow.
    fn get_mcu_fw_size(soc_manager: &mut CaliptraSoC) -> (u32, [u8; 48]) {
        let mut req = MailboxReqHeader { chksum: 0 };
        let chksum = calc_checksum(CMD_GET_MCU_FW_SIZE, &[]);
        req.chksum = chksum;

        if soc_manager
            .start_mailbox_req_bytes(CMD_GET_MCU_FW_SIZE, req.as_bytes())
            .is_err()
        {
            fatal_error(McuError::ROM_COLD_BOOT_GET_FW_SIZE_START_FAILED);
        }

        let mut resp_buf = [0u8; core::mem::size_of::<GetMcuFwSizeResp>()];
        if soc_manager
            .finish_mailbox_resp_bytes(&mut resp_buf)
            .is_err()
        {
            fatal_error(McuError::ROM_COLD_BOOT_GET_FW_SIZE_FINISH_FAILED);
        }

        // GetMcuFwSizeResp: hdr(8) + size(4) + sha384(48)
        let size = match resp_buf.get(8..12) {
            Some(b) => u32::from_le_bytes([b[0], b[1], b[2], b[3]]),
            None => {
                fatal_error(McuError::ROM_COLD_BOOT_GET_FW_SIZE_RESP_INVALID);
            }
        };
        let mut sha384 = [0u8; 48];
        match resp_buf.get(12..60) {
            Some(src) => sha384.copy_from_slice(src),
            None => {
                fatal_error(McuError::ROM_COLD_BOOT_GET_FW_SIZE_RESP_MISSING_SHA384);
            }
        }
        (size, sha384)
    }

    /// Extract a u32 error code from a CaliptraApiError for logging.
    fn err_code(err: &CaliptraApiError) -> u32 {
        match err {
            CaliptraApiError::MailboxCmdFailed(c) => *c,
            _ => 0xdead_ffff,
        }
    }

    /// Execute the FIPS zeroization flow (continued).
    ///
    /// Per the Caliptra SS Hardware Specification, when the PPD signal is
    /// asserted the MCU ROM must:
    ///   1. Write 0xFFFF_FFFF to FC_FIPS_ZEROZATION mask to authorize the
    ///      fuse controller to zeroize non-secret fuses.  (**Done earlier in
    ///      `ColdBoot::run`, before `SS_CONFIG_DONE_STICKY` locks the
    ///      register.**)
    ///   2. Command Caliptra to zeroize UDS and field entropy via
    ///      ZEROIZE_UDS_FE (secret fuses can only be zeroized by Caliptra).
    ///   3. Request an LC transition to SCRAP (no token required).
    ///   4. Halt, waiting for the SoC to issue a cold reset.
    ///
    /// This function handles steps 2-4 and never returns.
    fn handle_fips_zeroization(
        mci: &caliptra_mcu_romtime::Mci,
        lc: &caliptra_mcu_romtime::Lifecycle,
        soc_manager: &mut CaliptraSoC,
        otp: &Otp,
    ) -> ! {
        caliptra_mcu_romtime::println!("[mcu-rom] Executing FIPS zeroization flow");

        // Step 1: Command Caliptra to zeroize UDS and all field entropy partitions.
        caliptra_mcu_romtime::println!("[mcu-rom] Sending ZEROIZE_UDS_FE to Caliptra");
        mci.set_flow_checkpoint(McuRomBootStatus::FipsZeroizationUdsFeStarted.into());

        let flags = caliptra_api::mailbox::ZEROIZE_UDS_FLAG
            | caliptra_api::mailbox::ZEROIZE_FE0_FLAG
            | caliptra_api::mailbox::ZEROIZE_FE1_FLAG
            | caliptra_api::mailbox::ZEROIZE_FE2_FLAG
            | caliptra_api::mailbox::ZEROIZE_FE3_FLAG;

        let mut req = caliptra_api::mailbox::ZeroizeUdsFeReq {
            flags,
            ..Default::default()
        };
        let chksum = calc_checksum(
            CommandId::ZEROIZE_UDS_FE.into(),
            &req.as_bytes()[core::mem::size_of::<MailboxReqHeader>()..],
        );
        req.hdr.chksum = chksum;

        if let Err(err) =
            soc_manager.start_mailbox_req_bytes(CommandId::ZEROIZE_UDS_FE.into(), req.as_bytes())
        {
            caliptra_mcu_romtime::println!(
                "[mcu-rom] FIPS zeroization: ZEROIZE_UDS_FE send failed: {}",
                HexWord(Self::err_code(&err))
            );
            fatal_error(McuError::ROM_FIPS_ZEROIZATION_UDS_FE_START_ERROR);
        }
        {
            let mut resp_buf =
                [0u8; core::mem::size_of::<caliptra_api::mailbox::ZeroizeUdsFeResp>()];
            if let Err(err) = soc_manager.finish_mailbox_resp_bytes(&mut resp_buf) {
                caliptra_mcu_romtime::println!(
                    "[mcu-rom] FIPS zeroization: ZEROIZE_UDS_FE finish failed: {}",
                    HexWord(Self::err_code(&err))
                );
                fatal_error(McuError::ROM_FIPS_ZEROIZATION_UDS_FE_FINISH_ERROR);
            }
        }
        caliptra_mcu_romtime::println!("[mcu-rom] ZEROIZE_UDS_FE completed successfully");
        mci.set_flow_checkpoint(McuRomBootStatus::FipsZeroizationUdsFeComplete.into());

        // Set the zeroized bits for all field entropy slots in OTP.
        let all_slots = [
            FieldEntropySlot::Slot0,
            FieldEntropySlot::Slot1,
            FieldEntropySlot::Slot2,
            FieldEntropySlot::Slot3,
        ];
        for slot in all_slots {
            otp.mark_field_entropy_zeroized(slot).unwrap_or_else(|_| {
                fatal_error(
                    McuError::ROM_FIPS_ZEROIZATION_WRITE_FIELD_ENTROPY_STATE_ZEROIZED_ERROR,
                );
            });
        }

        // Note: FC_FIPS_ZEROZATION mask was already set before
        // SS_CONFIG_DONE_STICKY (in ColdBoot::run) because the register is
        // locked once SS_CONFIG_DONE is asserted.

        // Step 2: Request LC transition to SCRAP. The transition is recorded
        // in OTP and takes effect permanently after the next cold reset.
        caliptra_mcu_romtime::println!(
            "[mcu-rom] Requesting LC transition to SCRAP for FIPS zeroization"
        );
        mci.set_flow_checkpoint(McuRomBootStatus::FipsZeroizationScrapTransitionStarted.into());
        if let Err(err) = lc.transition(LifecycleControllerState::Scrap, &LifecycleToken([0u8; 16]))
        {
            caliptra_mcu_romtime::println!(
                "[mcu-rom] FIPS zeroization: LC SCRAP transition failed: {}",
                HexWord(err.into())
            );
            fatal_error(McuError::ROM_FIPS_ZEROIZATION_LC_TRANSITION_ERROR);
        }

        // Step 3: Halt. The SoC must issue a cold reset for the SCRAP
        // transition and fuse zeroization to take effect.
        caliptra_mcu_romtime::println!(
            "[mcu-rom] FIPS zeroization complete; halting for cold reset"
        );
        mci.set_flow_checkpoint(McuRomBootStatus::FipsZeroizationComplete.into());
        loop {}
    }

    /// Report HEK metadata to Caliptra ROM via the REPORT_HEK_METADATA mailbox command.
    #[cfg(feature = "ocp-lock")]
    fn report_hek_metadata(
        hek_state: Option<HekState>,
        soc_manager: &mut caliptra_mcu_romtime::CaliptraSoC,
    ) {
        if cfg!(feature = "core_test") {
            return;
        }

        let Some(hek_state) = hek_state else {
            caliptra_mcu_romtime::println!(
                "[mcu-rom] No valid active HEK state. Skipping reporting HEK metadata."
            );
            return;
        };

        caliptra_mcu_romtime::println!("[mcu-rom] Reporting HEK metadata");

        let mut req = OcpLockReportHekMetadataReq {
            total_slots: hek_state.total_slots as u16,
            active_slots: hek_state.active_slot as u16,
            seed_state: hek_state.active_state.into(),
            ..Default::default()
        };
        let cmd: u32 = CommandId::OCP_LOCK_REPORT_HEK_METADATA.into();
        let chksum = calc_checksum(
            cmd,
            &req.as_bytes()[core::mem::size_of::<MailboxReqHeader>()..],
        );
        req.hdr.chksum = chksum;

        if let Err(err) = soc_manager.start_mailbox_req_bytes(cmd, req.as_bytes()) {
            caliptra_mcu_romtime::println!(
                "[mcu-rom] REPORT_HEK_METADATA start error: {}",
                HexWord(Self::err_code(&err))
            );
            fatal_error(McuError::ROM_COLD_BOOT_HEK_REPORT_ERROR);
        }

        let mut resp_buf = [0u8; core::mem::size_of::<OcpLockReportHekMetadataResp>()];
        if let Err(err) = soc_manager.finish_mailbox_resp_bytes(&mut resp_buf) {
            caliptra_mcu_romtime::println!(
                "[mcu-rom] REPORT_HEK_METADATA finish error: {}",
                HexWord(Self::err_code(&err))
            );
            fatal_error(McuError::ROM_COLD_BOOT_HEK_REPORT_ERROR);
        }

        let resp: OcpLockReportHekMetadataResp = transmute!(resp_buf);
        let caliptra_hek_available = resp
            .flags
            .contains(OcpLockReportHekMetadataRespFlags::HEK_AVAILABLE);
        caliptra_mcu_romtime::println!(
            "[mcu-rom] Caliptra HEK available: {}",
            caliptra_hek_available
        );
    }
}

/// Run integrator-configured DOT locked-state recovery handlers in sequence.
///
/// Each handler that succeeds triggers a warm reset and never returns.
/// The integrator controls the order and retry policy via
/// `RomParameters::dot_locked_recovery_handlers`.
#[inline(never)]
fn attempt_dot_locked_recovery(
    env: &mut RomEnv,
    dot_fuses: &crate::DotFuses,
    params: &RomParameters,
    dot_flash: &dyn crate::hil::FlashStorage,
    key_type: CmStableKeyType,
) -> McuError {
    use crate::device_ownership_transfer::{DotLockedRecoveryContext, DotLockedRecoveryManager};

    if params.dot_locked_recovery_handlers.is_empty() {
        return McuError::ROM_COLD_BOOT_DOT_NO_RECOVERY_HANDLERS;
    }

    let ctx = DotLockedRecoveryContext {
        dot_fuses,
        dot_flash,
        key_type,
    };
    let mut manager = DotLockedRecoveryManager::new(params.dot_locked_recovery_handlers);
    match manager.run(env, &ctx) {
        Ok(()) => {
            env.mci.trigger_warm_reset();
            fatal_error(McuError::ROM_COLD_BOOT_RESET_ERROR);
        }
        Err(err) => err,
    }
}

/// [`DotLockedRecoveryHandler`] that enters the I3C services mailbox loop.
///
/// The handler runs the interactive I3C command loop (DOT_RECOVERY,
/// DOT_OVERRIDE, etc.) and returns success if the loop completes
/// without error.
pub struct I3cDotLockedRecoveryHandler {
    pub i3c_base: caliptra_mcu_romtime::StaticRef<caliptra_mcu_registers_generated::i3c::regs::I3c>,
    pub services: crate::I3cServicesModes,
    pub i3c_target_addr: u8,
}

impl crate::device_ownership_transfer::DotLockedRecoveryHandler for I3cDotLockedRecoveryHandler {
    fn attempt(
        &self,
        env: &mut RomEnv,
        ctx: &crate::device_ownership_transfer::DotLockedRecoveryContext<'_>,
    ) -> caliptra_mcu_error::McuResult<()> {
        let dot_ctx = crate::DotContext {
            soc_manager: &mut env.soc_manager,
            mci: &env.mci,
            otp: &env.otp,
            dot_fuses: ctx.dot_fuses,
            dot_flash: ctx.dot_flash,
            key_type: ctx.key_type,
        };
        enter_i3c_services(
            &env.mci,
            self.i3c_base,
            self.services,
            self.i3c_target_addr,
            Some(dot_ctx),
        );
        Ok(())
    }
}

/// Enter I3C services mode if enabled in `RomParameters`.
///
/// Runs the I3C mailbox handler loop, processing commands until completion
/// or timeout. Sets boot status checkpoints on entry and exit.
#[inline(never)]
fn enter_i3c_services(
    mci: &caliptra_mcu_romtime::Mci,
    i3c_base: caliptra_mcu_romtime::StaticRef<caliptra_mcu_registers_generated::i3c::regs::I3c>,
    services: I3cServicesModes,
    target_addr: u8,
    dot_ctx: Option<crate::DotContext<'_>>,
) {
    // Extend the watchdog timeout for I3C services since the loop may run
    // for an extended period waiting for commands from the BMC.
    mci.configure_wdt(u32::MAX as u64, 1);

    // Disable the recovery interface status registers.
    i3c_base
        .sec_fw_recovery_if_recovery_status
        .write(caliptra_mcu_registers_generated::i3c::bits::RecoveryStatus::DevRecStatus.val(3));
    i3c_base
        .sec_fw_recovery_if_device_status_0
        .write(caliptra_mcu_registers_generated::i3c::bits::DeviceStatus0::DevStatus.val(0));

    // Clear the virtual device address to fully deactivate the recovery
    // device on the I3C bus.
    i3c_base.stdby_ctrl_mode_stby_cr_virt_device_addr.set(0);

    caliptra_mcu_romtime::println!("[mcu-rom-i3c-svc] Recovery disabled");

    mci.set_flow_checkpoint(McuRomBootStatus::I3cServicesStarted.into());

    // Acquire the MCI mbox0 lock so we can use its SRAM as a word-aligned
    // reassembly buffer for multi-packet I3C commands.
    //
    // After reset the hardware holds the lock for the root AXI user and only
    // clears it once the mailbox SRAM has been zeroized. Release the held lock
    // by writing execute=0 (which starts zeroization), then poll mbox_lock:
    // reading it returns 0 and atomically acquires the lock for us once the
    // zeroization completes. The zeroization can span the full SRAM, so allow
    // a generous polling bound rather than a few attempts. See issue #1220.
    const MBOX_LOCK_MAX_ITERATIONS: u32 = 1_000_000;
    let mut lock_acquired = false;
    let mut released = false;
    for _ in 0..MBOX_LOCK_MAX_ITERATIONS {
        if mci.registers.mcu_mbox0_csr_mbox_lock.read(MboxLock::Lock) == 0 {
            lock_acquired = true;
            break;
        }
        // Release the lock held since reset (or a stale lock from a prior
        // session) exactly once; the subsequent reads wait for the SRAM
        // zeroization to finish and then acquire.
        if !released {
            released = true;
            mci.registers
                .mcu_mbox0_csr_mbox_execute
                .write(MboxExecute::Execute::CLEAR);
        }
    }
    if !lock_acquired {
        caliptra_mcu_romtime::println!("[mcu-rom-i3c-svc] Warning: could not acquire mailbox lock");
    }

    let reassembly_buf = unsafe {
        &mut *(mci.registers.mcu_mbox0_csr_mbox_sram.as_ptr()
            as *mut [u32; crate::i3c_mailbox::MAX_REASSEMBLY_WORDS])
    };

    let mut handler =
        I3cMailboxHandler::new(i3c_base, services, target_addr, dot_ctx, reassembly_buf);
    match handler.run(|| {
        mci.set_flow_checkpoint(McuRomBootStatus::I3cServicesReady.into());
    }) {
        Ok(()) => {
            mci.set_flow_checkpoint(McuRomBootStatus::I3cServicesComplete.into());
        }
        Err(err) => {
            caliptra_mcu_romtime::println!("[mcu-rom] I3C services error: {}", HexWord(err.into()));
        }
    }

    // Release mailbox lock if we acquired it
    if lock_acquired {
        mci.registers
            .mcu_mbox0_csr_mbox_execute
            .write(MboxExecute::Execute::CLEAR);
    }
}

impl BootFlow for ColdBoot {
    fn run(env: &mut RomEnv, mut params: RomParameters) -> ! {
        #[cfg(feature = "ocp-lock")]
        let mut params = params;

        crate::call_hook(params.hooks, |h| h.pre_cold_boot());
        caliptra_mcu_romtime::println!(
            "[mcu-rom] Starting cold boot flow at time {}",
            caliptra_mcu_romtime::mcycle() as u32
        );

        env.mci
            .set_flow_checkpoint(McuRomBootStatus::ColdBootFlowStarted.into());

        // Create local references to minimize code changes
        let mci = &env.mci;
        let soc = &env.soc;
        let lc = &env.lc;
        let otp = &mut env.otp;
        let i3c = &mut env.i3c;
        let i3c1 = &mut env.i3c1;
        let straps = env.straps.deref();
        if straps.active_i3c > 1 {
            caliptra_mcu_romtime::println!(
                "[mcu-rom] WARNING: invalid active_i3c value {}, falling back to 0",
                straps.active_i3c
            );
        }
        // Select which I3C core to use for recovery based on platform strap.
        let i3c_base = if straps.active_i3c == 1 {
            env.i3c1_base
        } else {
            env.i3c_base
        };
        let i3c_target_addr = if straps.active_i3c == 1 {
            straps.i3c1_static_addr
        } else {
            straps.i3c_static_addr
        };
        caliptra_mcu_romtime::println!(
            "[mcu-rom] Active I3C core for recovery: {}",
            straps.active_i3c
        );

        caliptra_mcu_romtime::println!("[mcu-rom] Setting Caliptra boot go");

        crate::call_hook(params.hooks, |h| h.pre_caliptra_boot());
        mci.caliptra_boot_go();
        mci.set_flow_checkpoint(McuRomBootStatus::CaliptraBootGoAsserted.into());
        mci.set_flow_milestone(McuBootMilestones::CPTRA_BOOT_GO_ASSERTED.into());

        // If testing Caliptra Core, hang here until the test signals it to continue.
        if cfg!(feature = "core_test") {
            while mci.registers.mci_reg_generic_input_wires[1].get() & (1 << 30) == 0 {}
        }

        lc.init().unwrap();
        mci.set_flow_checkpoint(McuRomBootStatus::LifecycleControllerInitialized.into());

        // Check for FIPS zeroization PPD signal early. The full zeroization
        // flow (including the Caliptra ZEROIZE_UDS_FE command) runs later,
        // after Caliptra is ready for mailbox commands.
        //
        // The FC_FIPS_ZEROZATION mask register must be written here, before
        // SS_CONFIG_DONE_STICKY is set, because that lock makes the register
        // read-only.
        let fips_zeroization = mci.fips_zeroization_requested();
        if fips_zeroization {
            caliptra_mcu_romtime::println!("[mcu-rom] FIPS zeroization requested");
            mci.set_flow_checkpoint(McuRomBootStatus::FipsZeroizationDetected.into());
            mci.set_fips_zeroization_mask(0xFFFF_FFFF);
            mci.set_flow_checkpoint(McuRomBootStatus::FipsZeroizationMaskSet.into());
        }

        if let Some((state, token)) = params.lifecycle_transition {
            mci.set_flow_checkpoint(McuRomBootStatus::LifecycleTransitionStarted.into());
            if let Err(err) = lc.transition(state, &token) {
                caliptra_mcu_romtime::println!(
                    "[mcu-rom] Error transitioning lifecycle: {}",
                    HexWord(err.into())
                );
                fatal_error(err);
            }
            caliptra_mcu_romtime::println!("Lifecycle transition successful; halting");
            mci.set_flow_checkpoint(McuRomBootStatus::LifecycleTransitionComplete.into());
            loop {}
        }

        // Initialize OTP.
        if let Err(err) = otp.init(
            params.otp_enable_consistency_check,
            params.otp_enable_integrity_check,
            params.otp_check_timeout_override,
        ) {
            caliptra_mcu_romtime::println!(
                "[mcu-rom] Error initializing OTP: {}",
                HexWord(err.into())
            );
            fatal_error(err);
        }
        mci.set_flow_checkpoint(McuRomBootStatus::OtpControllerInitialized.into());

        if let Some(tokens) = params.burn_lifecycle_tokens.as_ref() {
            caliptra_mcu_romtime::println!("[mcu-rom] Burning lifecycle tokens");
            mci.set_flow_checkpoint(McuRomBootStatus::LifecycleTokenBurningStarted.into());

            if otp.check_error().is_some() {
                caliptra_mcu_romtime::println!("[mcu-rom] OTP error: {}", HexWord(otp.status()));
                otp.print_errors();
                caliptra_mcu_romtime::println!("[mcu-rom] Halting");
                caliptra_mcu_romtime::test_exit(1);
            }

            if let Err(err) = otp.burn_lifecycle_tokens(tokens) {
                caliptra_mcu_romtime::println!(
                    "[mcu-rom] Error burning lifecycle tokens {}; OTP status: {}",
                    HexWord(err.into()),
                    HexWord(otp.status())
                );
                otp.print_errors();
                caliptra_mcu_romtime::println!("[mcu-rom] Halting");
                caliptra_mcu_romtime::test_exit(1);
            }
            caliptra_mcu_romtime::println!("[mcu-rom] Lifecycle token burning successful; halting");
            mci.set_flow_checkpoint(McuRomBootStatus::LifecycleTokenBurningComplete.into());
            loop {}
        }

        caliptra_mcu_romtime::println!("[mcu-rom] OTP initialized");

        let recovery_boot = ((mci.registers.mci_reg_generic_input_wires[1].get() & (1 << 29)) != 0)
            || params.request_recovery_boot;

        if recovery_boot && (params.image_provider_manager.is_none() || !cfg!(feature = "hw-2-1")) {
            caliptra_mcu_romtime::println!(
                "Recovery boot requested but missing image provider or AXI bypass not enabled"
            );
            fatal_error(McuError::ROM_COLD_BOOT_RECOVERY_NOT_CONFIGURED_ERROR);
        }

        if recovery_boot {
            caliptra_mcu_romtime::println!(
                "[mcu-rom] Configuring Caliptra watchdog timers for recovery boot: {} {}",
                straps.cptra_wdt_cfg0,
                straps.cptra_wdt_cfg1
            );
            soc.set_cptra_wdt_cfg(0, straps.cptra_wdt_cfg0);
            soc.set_cptra_wdt_cfg(1, straps.cptra_wdt_cfg1);

            let state = SecurityState::from(mci.security_state());
            let lifecycle = state.device_lifecycle();
            match (state.debug_locked(), lifecycle) {
                (false, _) => {
                    mci.configure_wdt(
                        straps.mcu_wdt_cfg0_debug.into(),
                        straps.mcu_wdt_cfg1_debug.into(),
                    );
                }
                (true, DeviceLifecycle::Manufacturing) => {
                    mci.configure_wdt(
                        straps.mcu_wdt_cfg0_manufacturing.into(),
                        straps.mcu_wdt_cfg1_manufacturing.into(),
                    );
                }
                (true, _) => {
                    mci.configure_wdt(straps.mcu_wdt_cfg0.into(), straps.mcu_wdt_cfg1.into());
                }
            }
        } else {
            caliptra_mcu_romtime::println!(
                "[mcu-rom] Configurating Caliptra watchdog timers for streaming boot: {} {}",
                800_000_000,
                800_000_000,
            );
            soc.set_cptra_wdt_cfg(0, 800_000_000);
            soc.set_cptra_wdt_cfg(1, 800_000_000);
            mci.configure_wdt(800_000_000, 1);
        }
        mci.set_nmi_vector(unsafe { MCU_MEMORY_MAP.rom_offset });
        mci.set_flow_checkpoint(McuRomBootStatus::WatchdogConfigured.into());

        caliptra_mcu_romtime::println!("[mcu-rom] Initializing I3C");
        if straps.active_i3c == 1 {
            caliptra_mcu_romtime::println!("[mcu-rom] Initializing I3C1 (active)");
            i3c1.configure(crate::I3cConfig {
                static_addr: straps.i3c1_static_addr,
                recovery_enabled: true,
                dcr: crate::i3c::MCTP_DCR,
                timings: params.i3c1_timings.unwrap_or_default(),
            });
        } else {
            i3c.configure(crate::I3cConfig {
                static_addr: straps.i3c_static_addr,
                recovery_enabled: true,
                dcr: crate::i3c::MCTP_DCR,
                timings: params.i3c_timings.unwrap_or_default(),
            });
        }
        mci.set_flow_checkpoint(McuRomBootStatus::I3cInitialized.into());

        caliptra_mcu_romtime::println!(
            "[mcu-rom] Waiting for Caliptra to be ready for fuses: {}",
            soc.ready_for_fuses()
        );
        while !soc.ready_for_fuses() {}
        mci.set_flow_checkpoint(McuRomBootStatus::CaliptraReadyForFuses.into());

        caliptra_mcu_romtime::println!("[mcu-rom] Writing fuses to Caliptra");

        soc.set_axi_users(AxiUsers {
            mbox_users: params
                .cptra_mbox_axi_users
                .map(|u| if u != 0 { Some(u) } else { None }),
            fuse_user: params.cptra_fuse_axi_user,
            trng_user: params.cptra_trng_axi_user,
            dma_user: params.cptra_dma_axi_user,
        });
        mci.set_flow_checkpoint(McuRomBootStatus::AxiUsersConfigured.into());

        // Configure iTRNG
        let Ok(window_size) = otp.read_entry(fuses::CPTRA_ITRNG_HEALTH_TEST_WINDOW_SIZE) else {
            caliptra_mcu_romtime::println!("[mcu-rom] Error reading CPTRA_ITRNG_WINDOW_SIZE");
            fatal_error(McuError::ROM_OTP_READ_CPTRA_ITRNG_WINDOW_SIZE_ERROR);
        };
        let Ok(config0) = otp.read_entry(fuses::CPTRA_ITRNG_ENTROPY_CONFIG_0) else {
            caliptra_mcu_romtime::println!("[mcu-rom] Error reading CPTRA_ITRNG_ENTROPY_CONFIG_0");
            fatal_error(McuError::ROM_OTP_READ_CPTRA_ITRNG_CONFIG0_ERROR);
        };
        let Ok(config1) = otp.read_entry(fuses::CPTRA_ITRNG_ENTROPY_CONFIG_1) else {
            caliptra_mcu_romtime::println!("[mcu-rom] Error reading CPTRA_ITRNG_ENTROPY_CONFIG_1");
            fatal_error(McuError::ROM_OTP_READ_CPTRA_ITRNG_CONFIG1_ERROR);
        };
        soc.configure_itrng(crate::CptraItrngArgs {
            bypass_mode: params.itrng_entropy_bypass_mode,
            window_size: window_size as u16,
            config0,
            config1,
        });

        caliptra_mcu_romtime::println!("[mcu-rom] Populating fuses");
        crate::call_hook(params.hooks, |h| h.pre_populate_fuses_to_caliptra());
        #[cfg(feature = "ocp-lock")]
        crate::call_hook(params.hooks, |h| h.pre_set_ocp_lock_fuses());
        let _fuse_state = soc.populate_fuses(
            otp,
            mci,
            &mut FuseParams {
                #[cfg(feature = "ocp-lock")]
                ocp_lock_config: Some(&mut params.ocp_lock_config),
                vendor_key_policy: params.vendor_key_policy,
                prod_debug_unlock_auth_pk_hash_count: params.prod_debug_unlock_auth_pk_hash_count,
                ..Default::default()
            },
        );
        #[cfg(feature = "ocp-lock")]
        crate::call_hook(params.hooks, |h| h.post_set_ocp_lock_fuses());

        let mut mcu_rom_capabilities =
            caliptra_mcu_romtime::handoff::McuRomCapabilities::STREAMING_BOOT_I3C;
        if cfg!(feature = "hw-2-1") {
            if let Some(manager) = params.image_provider_manager.as_ref() {
                mcu_rom_capabilities |= manager.capabilities();
            }
        }

        // Create handoff data
        caliptra_mcu_romtime::handoff::HandoffData::write(
            caliptra_mcu_romtime::handoff::HandoffArgs {
                firmware_boot_type: if recovery_boot {
                    caliptra_mcu_romtime::handoff::FirmwareBootType::Unknown
                } else {
                    caliptra_mcu_romtime::handoff::FirmwareBootType::Streaming
                },
                mcu_rom_capabilities,
                #[cfg(feature = "ocp-lock")]
                ocp_lock: _fuse_state.ocp_lock.clone().unwrap_or_default(),
            },
        );

        mci.set_flow_checkpoint(McuRomBootStatus::FusesPopulatedToCaliptra.into());

        // Configure MCU mailbox AXI users before locking
        caliptra_mcu_romtime::println!("[mcu-rom] Configuring MCU mailbox AXI users");
        let mcu_mbox_config = configure_mcu_mbox_axi_users(
            mci,
            &params.mci_mbox0_axi_users,
            &params.mci_mbox1_axi_users,
        );
        mci.set_flow_checkpoint(McuRomBootStatus::McuMboxAxiUsersConfigured.into());

        let size_value = params.mcu_fw_sram_exec_region_size.unwrap_or(
            (unsafe { MCU_MEMORY_MAP.sram_size } / 4096)
                - crate::MCU_SRAM_DEFAULT_PROTECTED_REGION_BLOCKS
                - 1,
        );
        mci.set_fw_sram_exec_region_size(size_value);

        if let Some(mask) = params.fips_zeroization_mask {
            caliptra_mcu_romtime::println!("[mcu-rom] Setting FIPS zeroization mask");
            mci.set_fips_zeroization_mask(mask);
            mci.set_flow_checkpoint(McuRomBootStatus::FipsZeroizationMaskSet.into());
        }

        // Set SS_CONFIG_DONE_STICKY to lock MCI configuration registers
        caliptra_mcu_romtime::println!(
            "[mcu-rom] Setting SS_CONFIG_DONE_STICKY to lock configuration"
        );
        mci.set_ss_config_done_sticky();
        mci.set_flow_checkpoint(McuRomBootStatus::SsConfigDoneStickySet.into());

        // Set SS_CONFIG_DONE to lock MCI configuration registers until warm reset
        caliptra_mcu_romtime::println!("[mcu-rom] Setting SS_CONFIG_DONE");
        mci.set_ss_config_done();
        mci.set_flow_checkpoint(McuRomBootStatus::SsConfigDoneSet.into());

        // Verify that SS_CONFIG_DONE_STICKY and SS_CONFIG_DONE are actually set
        if cfi_launder(!mci.is_ss_config_done_sticky()) {
            caliptra_mcu_romtime::println!("[mcu-rom] SS_CONFIG_DONE verification failed");
            fatal_error(McuError::ROM_SOC_SS_CONFIG_DONE_VERIFY_FAILED);
        }
        if cfi_launder(!mci.is_ss_config_done()) {
            caliptra_mcu_romtime::println!("[mcu-rom] SS_CONFIG_DONE verification failed");
            fatal_error(McuError::ROM_SOC_SS_CONFIG_DONE_VERIFY_FAILED);
        }
        cfi_assert!(mci.is_ss_config_done_sticky());
        cfi_assert!(mci.is_ss_config_done());

        // Verify PK hashes haven't been tampered with after locking
        caliptra_mcu_romtime::println!("[mcu-rom] Verifying production debug unlock PK hashes");
        let result = verify_prod_debug_unlock_pk_hash(mci, otp);
        if cfi_launder(result.is_ok()) {
            cfi_assert!(result.is_ok());
        } else if let Err(err) = result {
            caliptra_mcu_romtime::println!("[mcu-rom] PK hash verification failed");
            fatal_error(err);
        }
        mci.set_flow_checkpoint(McuRomBootStatus::PkHashVerified.into());

        // Verify MCU mailbox AXI users haven't been tampered with after locking
        caliptra_mcu_romtime::println!("[mcu-rom] Verifying MCU mailbox AXI users");
        let result = verify_mcu_mbox_axi_users(mci, &mcu_mbox_config);
        if cfi_launder(result.is_ok()) {
            cfi_assert!(result.is_ok());
        } else if let Err(err) = result {
            caliptra_mcu_romtime::println!("[mcu-rom] MCU mailbox AXI user verification failed");
            fatal_error(err);
        }
        mci.set_flow_checkpoint(McuRomBootStatus::McuMboxAxiUsersVerified.into());

        caliptra_mcu_romtime::println!("[mcu-rom] Setting Caliptra fuse write done");
        soc.fuse_write_done();
        while soc.ready_for_fuses() {}
        mci.set_flow_checkpoint(McuRomBootStatus::FuseWriteComplete.into());
        mci.set_flow_milestone(McuBootMilestones::CPTRA_FUSES_WRITTEN.into());
        crate::call_hook(params.hooks, |h| h.post_populate_fuses_to_caliptra());

        // If testing Caliptra Core, hang here until the test signals it to continue.
        if cfg!(feature = "core_test") {
            while mci.registers.mci_reg_generic_input_wires[1].get() & (1 << 31) == 0 {}
        }

        caliptra_mcu_romtime::println!("[mcu-rom] Waiting for Caliptra Core boot FSM to be DONE");
        soc.wait_for_bootfsm_done(10_000_000);

        caliptra_mcu_romtime::println!("[mcu-rom] Waiting for Caliptra to be ready for mbox",);
        while !soc.ready_for_mbox() {
            if soc.cptra_fw_fatal_error() {
                caliptra_mcu_romtime::println!("[mcu-rom] Caliptra reported a fatal error");
                fatal_error(McuError::ROM_COLD_BOOT_CALIPTRA_FATAL_ERROR_BEFORE_MB_READY);
            }
            soc.check_hw_errors();
        }

        crate::call_hook(params.hooks, |h| h.post_caliptra_boot());
        caliptra_mcu_romtime::println!("[mcu-rom] Caliptra is ready for mailbox commands",);
        mci.set_flow_checkpoint(McuRomBootStatus::CaliptraReadyForMailbox.into());

        if let Err(e) = reinitialize_cfi_state(&mut env.soc_manager) {
            caliptra_mcu_romtime::println!("[mcu-rom] Error initialize CFI state");
            fatal_error(e);
        }

        // Execute full FIPS zeroization flow now that Caliptra is ready for
        // mailbox commands. This never returns (halts for cold reset).
        if fips_zeroization {
            ColdBoot::handle_fips_zeroization(mci, lc, &mut env.soc_manager, otp);
        }

        // Report HEK metadata to Caliptra ROM
        #[cfg(feature = "ocp-lock")]
        Self::report_hek_metadata(
            _fuse_state.ocp_lock.map(|o| o.hek_state),
            &mut env.soc_manager,
        );

        // Load DOT fuses from vendor non-secret partition
        // TODO: read these from a place specified by ROM configuration
        let dot_fuses = match device_ownership_transfer::DotFuses::load_from_otp(&env.otp) {
            Ok(dot_fuses) => dot_fuses,
            Err(_) => {
                caliptra_mcu_romtime::println!("[mcu-rom] DOT fuse err");
                fatal_error(McuError::ROM_OTP_READ_ERROR);
            }
        };

        // BMC may leave a DOT recovery result in DEVICE_RESET.RESET_CTRL
        // before releasing the next cold boot:
        // - 0x10: previous DOT flow failed; force the fused owner PK hash.
        // - 0x11: continue regular DOT verification.
        let dot_recovery_reset_ctrl = if params.dot_recovery_reset_flow {
            crate::recovery::wait_for_dot_recovery_reset_result(i3c_base)
        } else {
            0
        };
        // Only an explicit previous DOT failure asks ROM to bypass DOT and
        // install the fused owner. A previous success falls through to the
        // normal DOT blob verification path.
        let force_fuse_owner = params.owner_pk_hash_policy
            == device_ownership_transfer::OwnerPkHashPolicy::ForceFuse
            || dot_recovery_reset_ctrl == crate::recovery::DEVICE_RESET_CTRL_PREVIOUS_DOT_FAILED;
        let debug_intent_zero_owner = debug_intent_asserted(&env.mci) && !force_fuse_owner;

        // Determine owner PK hash: forced from fuse, debug-intent zero,
        // DOT flow with fuse fallback, or direct fuse fallback.
        let mut owner_pk_hash = if force_fuse_owner {
            load_required_fuse_owner(env)
        } else if !is_production_lifecycle(&env.mci) {
            device_ownership_transfer::load_owner_pkhash(&env.otp)
        } else if let Some(dot_flash) = params.dot_flash {
            caliptra_mcu_romtime::println!("[mcu-rom] DOT read");
            let mut dot_blob = [0u8; device_ownership_transfer::DOT_BLOB_SIZE];
            if let Err(err) = dot_flash.read(&mut dot_blob, 0) {
                caliptra_mcu_romtime::println!(
                    "[mcu-rom] DOT read err: {}",
                    HexWord(usize::from(err) as u32)
                );
                fatal_error(McuError::ROM_COLD_BOOT_DOT_ERROR);
            }
            mci.set_flow_checkpoint(McuRomBootStatus::DeviceOwnershipTransferFlashRead.into());

            if dot_blob.iter().all(|&b| b == 0) || dot_blob.iter().all(|&b| b == 0xFF) {
                if dot_fuses.enabled && dot_fuses.is_locked() {
                    recover_locked_dot_or_fail(
                        env,
                        &dot_fuses,
                        &params,
                        dot_flash,
                        i3c_base,
                        McuError::ROM_COLD_BOOT_DOT_ERROR,
                        false,
                    )
                } else {
                    caliptra_mcu_romtime::println!("[mcu-rom] DOT empty");
                    device_ownership_transfer::load_owner_pkhash(&env.otp)
                }
            } else {
                let dot_blob = DotBlob::read_from_bytes(&dot_blob).unwrap();
                match device_ownership_transfer::dot_flow(
                    env,
                    &dot_fuses,
                    &dot_blob,
                    params
                        .dot_stable_key_type
                        .unwrap_or(CmStableKeyType::IDevId),
                ) {
                    Ok(owner) => owner,
                    Err(err) => {
                        if dot_fuses.is_locked() {
                            recover_locked_dot_or_fail(
                                env, &dot_fuses, &params, dot_flash, i3c_base, err, true,
                            )
                        } else {
                            caliptra_mcu_romtime::println!(
                                "[mcu-rom] DOT err: {}",
                                HexWord(err.into())
                            );
                            fatal_error(err)
                        }
                    }
                }
            }
        } else {
            // No DOT flash configured, use owner PK hash from fuses
            device_ownership_transfer::load_owner_pkhash(&env.otp)
        };

        // Debug intent leaves no owner PK hash installed, so Caliptra Core
        // authenticates firmware without authenticating the owner public key.
        if debug_intent_zero_owner {
            owner_pk_hash = None;
        }

        // Deliver the owner PK hash via mailbox; the cptra_owner_pk_hash register
        // is locked once fuse write done is set. An all-zero hash means no owner
        // is provisioned and must not be installed (it would make Caliptra reject
        // every image).
        if let Some(ref owner) = owner_pk_hash {
            if owner.0.iter().any(|&word| word != 0) {
                if let Err(err) =
                    device_ownership_transfer::install_owner_pk_hash(&mut env.soc_manager, owner)
                {
                    caliptra_mcu_romtime::println!("[mcu-rom] owner err: {}", HexWord(err.into()));
                    fatal_error(err);
                }
            }
        }

        // OCP LOCK and stable owner key are mutually exclusive HEK consumers.
        #[cfg(feature = "stable-owner-key")]
        {
            // Derive stable owner key using the OTP personalization seed.
            crate::call_hook(params.hooks, |h| h.pre_stable_owner_key_derivation());
            let mut stable_owner_key = crate::stable_owner_key::derive_stable_owner_key(env)
                .unwrap_or_else(|err| {
                    caliptra_mcu_romtime::println!(
                        "[mcu-rom] Stable owner key derivation failed: {}",
                        HexWord(err.into())
                    );
                    fatal_error(err);
                });
            let mut stable_owner_key_cmk: [u8; STABLE_OWNER_KEY_CMK_SIZE] =
                transmute!(stable_owner_key.0);
            HandoffData::write_stable_owner_key(&stable_owner_key_cmk);
            stable_owner_key.zeroize();
            stable_owner_key_cmk.zeroize();
            crate::call_hook(params.hooks, |h| h.post_stable_owner_key_derivation());
        }

        // Enter I3C services unconditionally if force_i3c_services is set
        if params.force_i3c_services {
            if let Some(services) = params.i3c_services {
                let dot_ctx = params.dot_flash.map(|dot_flash| {
                    let key_type = params
                        .dot_stable_key_type
                        .unwrap_or(CmStableKeyType::IDevId);
                    crate::DotContext {
                        soc_manager: &mut env.soc_manager,
                        mci: &env.mci,
                        otp: &env.otp,
                        dot_fuses: &dot_fuses,
                        dot_flash,
                        key_type,
                    }
                });
                enter_i3c_services(&env.mci, i3c_base, services, i3c_target_addr, dot_ctx);
            }
        }

        // Re-borrow after DOT flow (which took &mut env).
        let mci = &env.mci;
        let soc = &env.soc;

        // Check GPIO wire for encrypted firmware boot mode (core_test only).
        // When the encrypted boot wire is set, MCU ROM sends RI_DOWNLOAD_ENCRYPTED_FIRMWARE
        // which tells Caliptra RT to load firmware without activating MCU.
        let encrypted_boot = cfg!(feature = "core_test")
            && mci.registers.mci_reg_generic_input_wires[1].get() & ENCRYPTED_BOOT_WIRE_BIT != 0;

        // Tell Caliptra to download firmware from the recovery interface.
        // Use RI_DOWNLOAD_ENCRYPTED_FIRMWARE when encrypted boot is requested.
        caliptra_mcu_romtime::println!("[mcu-rom] Sending RI_DOWNLOAD_FIRMWARE command");
        let ri_cmd = if encrypted_boot {
            //caliptra_mcu_romtime::println!("[mcu-rom] Sending RI_DOWNLOAD_ENCRYPTED_FIRMWARE command");
            CommandId::RI_DOWNLOAD_ENCRYPTED_FIRMWARE.into()
        } else {
            //caliptra_mcu_romtime::println!("[mcu-rom] Sending RI_DOWNLOAD_FIRMWARE command");
            CommandId::RI_DOWNLOAD_FIRMWARE.into()
        };

        crate::call_hook(params.hooks, |h| h.pre_load_firmware());
        if let Err(err) = env.soc_manager.start_mailbox_req_bytes(ri_cmd, &[]) {
            match err {
                CaliptraApiError::MailboxCmdFailed(code) => {
                    caliptra_mcu_romtime::println!(
                        "[mcu-rom] Error sending mailbox command: {}",
                        HexWord(code)
                    );
                }
                _ => {
                    caliptra_mcu_romtime::println!(
                        "[mcu-rom] Error sending mailbox command: {}",
                        HexWord(Self::err_code(&err))
                    );
                }
            }
            fatal_error(McuError::ROM_COLD_BOOT_START_RI_DOWNLOAD_ERROR);
        }
        mci.set_flow_checkpoint(McuRomBootStatus::RiDownloadFirmwareCommandSent.into());

        {
            let mut resp_buf = [0u8; core::mem::size_of::<MailboxRespHeader>()];
            if let Err(err) = env.soc_manager.finish_mailbox_resp_bytes(&mut resp_buf) {
                match err {
                    CaliptraApiError::MailboxCmdFailed(code) => {
                        caliptra_mcu_romtime::println!(
                            "[mcu-rom] Error finishing mailbox command: {}",
                            HexWord(code)
                        );
                    }
                    _ => {
                        caliptra_mcu_romtime::println!("[mcu-rom] Error finishing mailbox command");
                    }
                }
                fatal_error(McuError::ROM_COLD_BOOT_FINISH_RI_DOWNLOAD_ERROR);
            }
        }
        mci.set_flow_checkpoint(McuRomBootStatus::RiDownloadFirmwareComplete.into());
        mci.set_flow_milestone(McuBootMilestones::RI_DOWNLOAD_COMPLETED.into());

        // Loading images into the recovery flow is only possible in 2.1+.
        if recovery_boot {
            if let Some(ref mut manager) = params.image_provider_manager {
                caliptra_mcu_romtime::println!("[mcu-rom] Starting recovery flow");
                mci.set_flow_checkpoint(McuRomBootStatus::FlashRecoveryFlowStarted.into());

                // Set AXI bypass mode once before the recovery flow
                i3c_base
                    .soc_mgmt_if_rec_intf_cfg
                    .modify(RecIntfCfg::RecIntfBypass::SET);

                let firmware_boot_type = crate::recovery::load_image_with_retry(i3c_base, manager)
                    .unwrap_or_else(|_| fatal_error(McuError::ROM_COLD_BOOT_LOAD_IMAGE_ERROR));
                caliptra_mcu_romtime::handoff::HandoffData::write_firmware_boot_type(
                    firmware_boot_type,
                );

                caliptra_mcu_romtime::println!("[mcu-rom] Recovery flow complete");
                mci.set_flow_checkpoint(McuRomBootStatus::FlashRecoveryFlowComplete.into());
                mci.set_flow_milestone(McuBootMilestones::FLASH_RECOVERY_FLOW_COMPLETED.into());
            }
        }

        #[cfg(feature = "network-boot")]
        if params.request_network_boot {
            use caliptra_mcu_network_drivers::network_mbox::NetworkMboxDriver;
            use caliptra_mcu_network_hil::network_mbox::NetworkMailbox;

            caliptra_mcu_romtime::println!("[mcu-rom] Starting network recovery flow");
            mci.set_flow_checkpoint(McuRomBootStatus::NetworkRecoveryFlowStarted.into());

            i3c_base
                .soc_mgmt_if_rec_intf_cfg
                .modify(RecIntfCfg::RecIntfBypass::SET);

            let driver = NetworkMboxDriver::new();
            let image_provider = crate::recovery::network::NetworkImageProvider::new(&driver);
            driver.set_client(&image_provider);
            image_provider
                .ensure_initiated()
                .unwrap_or_else(|_| fatal_error(McuError::ROM_COLD_BOOT_NETWORK_INITIATE_ERROR));
            let mut provider = crate::recovery::network::NetworkImageProviderRef(&image_provider);
            crate::recovery::load_image_to_recovery(i3c_base, &mut provider)
                .unwrap_or_else(|_| fatal_error(McuError::ROM_COLD_BOOT_LOAD_IMAGE_ERROR));
            let _ = image_provider.finalize();

            caliptra_mcu_romtime::println!("[mcu-rom] Network recovery flow complete");
            mci.set_flow_checkpoint(McuRomBootStatus::NetworkRecoveryFlowComplete.into());
        }

        if encrypted_boot {
            // --- Encrypted firmware boot flow ---
            // In encrypted mode, Caliptra RT loads firmware to MCU SRAM but does NOT
            // set FW_EXEC_CTRL[2] and does NOT reset MCU. We skip wait_for_firmware_ready()
            // and instead wait for Caliptra RT to be ready for runtime commands, then
            // decrypt the firmware ourselves.
            caliptra_mcu_romtime::println!(
                "[mcu-rom] Encrypted boot: waiting for Caliptra RT to be ready"
            );
            while !soc.ready_for_runtime() {
                soc.check_hw_errors();
            }
            mci.set_flow_checkpoint(McuRomBootStatus::CaliptraRuntimeReady.into());

            // Query ciphertext size and SHA-384 digest via GET_MCU_FW_SIZE.
            // Caliptra RT strips the 16-byte GCM tag from the size and
            // computes SHA-384 over the ciphertext only during the recovery
            // flow, so MCU ROM can forward both directly to CM_AES_GCM_DECRYPT_DMA.
            let (ciphertext_size, sha384) = Self::get_mcu_fw_size(&mut env.soc_manager);
            caliptra_mcu_romtime::println!(
                "[mcu-rom] Encrypted boot: ciphertext size = {} bytes",
                ciphertext_size
            );

            // Decrypt firmware in MCU SRAM via CM_IMPORT + CM_AES_GCM_DECRYPT_DMA
            crate::call_hook(params.hooks, |h| h.pre_encrypted_firmware_decrypt());
            Self::decrypt_firmware(&mut env.soc_manager, ciphertext_size, &sha384);
            crate::call_hook(params.hooks, |h| h.post_encrypted_firmware_decrypt());

            // Ask Caliptra RT to publish FW_EXEC_CTRL[MCU] so MCI will
            // release MCU from BOOT_RST_MCU after the upcoming warm reset.
            // Uses the INITIAL_ACTIVATE flag to skip the hitless-update
            // dance — the firmware in SRAM was already integrity-checked
            // end-to-end (ciphertext digest by recovery, GCM tag by
            // CM_AES_GCM_DECRYPT_DMA).
            caliptra_mcu_romtime::println!("[mcu-rom] Encrypted boot: activating firmware");
            Self::activate_firmware_initial(&mut env.soc_manager, ciphertext_size);
            crate::call_hook(params.hooks, |h| h.post_load_firmware());
        } else {
            // --- Normal (unencrypted) firmware boot flow ---
            caliptra_mcu_romtime::println!("[mcu-rom] Waiting for MCU firmware to be ready");
            soc.wait_for_firmware_ready(mci);
            caliptra_mcu_romtime::println!("[mcu-rom] Firmware is ready");
            mci.set_flow_checkpoint(McuRomBootStatus::FirmwareReadyDetected.into());

            if let Some(image_verifier) = params.mcu_image_verifier {
                let header = unsafe {
                    core::slice::from_raw_parts(
                        MCU_MEMORY_MAP.sram_offset as *const u8,
                        params.mcu_image_header_size,
                    )
                };

                caliptra_mcu_romtime::println!("[mcu-rom] Verifying firmware header");
                if !image_verifier.verify_header(header, &env.otp) {
                    caliptra_mcu_romtime::println!("Firmware header verification failed; halting");
                    fatal_error(McuError::ROM_COLD_BOOT_HEADER_VERIFY_ERROR);
                }
            }

            // Check that the firmware was actually loaded before jumping to it
            let firmware_ptr = unsafe {
                (MCU_MEMORY_MAP.sram_offset + params.mcu_image_header_size as u32) as *const u32
            };
            // Safety: this address is valid
            if unsafe { core::ptr::read_volatile(firmware_ptr) } == 0 {
                caliptra_mcu_romtime::println!("Invalid firmware detected; halting");
                fatal_error(McuError::ROM_COLD_BOOT_INVALID_FIRMWARE);
            }
            caliptra_mcu_romtime::println!("[mcu-rom] Firmware load detected");
            mci.set_flow_checkpoint(McuRomBootStatus::FirmwareValidationComplete.into());
            crate::call_hook(params.hooks, |h| h.post_load_firmware());

            // wait for the Caliptra RT to be ready
            caliptra_mcu_romtime::println!(
                "[mcu-rom] Waiting for Caliptra RT to be ready for runtime mailbox commands"
            );
            while !soc.ready_for_runtime() {
                soc.check_hw_errors();
            }
            mci.set_flow_checkpoint(McuRomBootStatus::CaliptraRuntimeReady.into());
        }

        soc.pk_hash_volatile_lock(&env.otp, &env.mci, _fuse_state.pk_hash_idx);
        if env.otp.check_error().is_some() {
            caliptra_mcu_romtime::println!("[mcu-rom] OTP error: {}", HexWord(env.otp.status()));
            env.otp.print_errors();
        }

        let stash_rom_digest = params.stash_rom_digest.unwrap_or(false);
        Self::rom_digest_integrity(&mut env.soc_manager, stash_rom_digest);

        // NOTE: Firmware manifest DOT command processing is intentionally
        // handled in FwBoot (fw_boot.rs), not here.  FwBoot runs after the
        // warm-reset chain, so firmware in MCU SRAM is always decrypted by
        // that point – even during encrypted boot.  Processing is gated by
        // `params.fw_manifest_dot_enabled` so integrators can opt in.

        // Re-borrow for the common tail section.
        let mci = &env.mci;

        // --- Common tail: field entropy, disable recovery, reset ---
        caliptra_mcu_romtime::println!("[mcu-rom] Finished boot-mode-specific initialization");

        // program field entropy if requested
        if params.program_field_entropy.iter().any(|x| *x) {
            caliptra_mcu_romtime::println!("[mcu-rom] Programming field entropy");
            mci.set_flow_checkpoint(McuRomBootStatus::FieldEntropyProgrammingStarted.into());
            Self::program_field_entropy(
                &params.program_field_entropy,
                &mut env.soc_manager,
                mci,
                &env.otp,
            );
            mci.set_flow_checkpoint(McuRomBootStatus::FieldEntropyProgrammingComplete.into());
        }

        Self::report_field_entropy_state(&mut env.soc_manager, &env.otp);

        if params.recovery_status_open {
            caliptra_mcu_romtime::println!("[mcu-rom] Leaving recovery interface open");
            if env.straps.active_i3c == 1 {
                env.i3c1.set_recovery_status_open();
            } else {
                env.i3c.set_recovery_status_open();
            }
        } else {
            caliptra_mcu_romtime::println!("[mcu-rom] Disabling recovery interface");
            if env.straps.active_i3c == 1 {
                env.i3c1.disable_recovery();
            } else {
                env.i3c.disable_recovery();
            }
        }

        // Reset so FirmwareBootReset can jump to firmware
        caliptra_mcu_romtime::println!("[mcu-rom] Resetting to boot firmware");
        mci.set_flow_checkpoint(McuRomBootStatus::ColdBootFlowComplete.into());
        mci.set_flow_milestone(McuBootMilestones::COLD_BOOT_FLOW_COMPLETE.into());

        #[cfg(feature = "test-force-hitless-update")]
        {
            use caliptra_mcu_registers_generated::mci::bits::ResetReason;
            use tock_registers::interfaces::ReadWriteable;
            // Replace FwBootUpdReset with FwHitlessUpdReset so the emulator
            // preserves the hitless bit across this MCU reset and the ROM
            // re-enters as `FirmwareHitlessUpdate`. Only used by the
            // fw-manifest-dot hitless integration test.
            caliptra_mcu_romtime::println!(
                "[mcu-rom] test-force-hitless-update: forcing hitless reset reason"
            );
            mci.registers
                .mci_reg_reset_reason
                .modify(ResetReason::FwBootUpdReset::CLEAR + ResetReason::FwHitlessUpdReset::SET);
        }

        crate::call_hook(params.hooks, |h| h.post_cold_boot());
        mci.trigger_warm_reset();
        caliptra_mcu_romtime::println!("[mcu-rom] ERROR: Still running after reset request!");
        fatal_error(McuError::ROM_COLD_BOOT_RESET_ERROR);
    }
}

fn reinitialize_cfi_state(
    soc_manager: &mut caliptra_mcu_romtime::CaliptraSoC,
) -> caliptra_mcu_error::McuResult<()> {
    let mut gen = || {
        let bytes = device_ownership_transfer::cm_random_generate(soc_manager)
            .map_err(|e| CfiError(u32::from(e)))?;
        let words: [u32; 12] = transmute!(bytes);
        Ok((words[0], words[1], words[2], words[3]))
    };

    CfiCounter::reset(&mut gen);
    CfiCounter::reset(&mut gen);
    CfiCounter::reset(&mut gen);

    Ok(())
}
