;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMZ @12, #18
	MOV @-127, 100
	DJN -1, @-20
	JMP -7, @-20
	SUB #72, @201
	SUB #72, @201
	SPL -7, @-220
	MOV @-127, 100
	MOV -7, <-20
	MOV @-127, 100
	SUB 0, 0
	CMP @121, 103
	CMP @-157, 100
	CMP @121, 103
	SUB 0, 0
	SUB -800, 0
	JMN @12, #212
	SPL @72, #200
	SUB 12, @10
	ADD -1, <-20
	SUB @121, 106
	DJN -1, @-20
	CMP @127, 106
	DJN -1, @-20
	MOV -1, <-20
	SUB 12, @10
	SUB -7, <-120
	CMP 500, 0
	SUB 12, @10
	SUB -207, <-126
	SLT #12, @18
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 103
	MOV -1, <-20
	SUB @121, 103
	CMP -207, <-126
	CMP -207, <-126
	JMP -7, @-20
	MOV -7, <-20
	CMP -207, <-126
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
