-- VHDL for IBM SMS ALD page 12.50.02.1
-- Title: MEMORY RGEN CONTROLS FEATURE-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 5/13/2022 10:47:16 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_50_02_1_MEMORY_RGEN_CONTROLS_FEATURE_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_ANY_CHECK_TEST:	 in STD_LOGIC;
		MS_STORAGE_SCAN_RGEN:	 in STD_LOGIC;
		MS_OUTPUT_CYCLE:	 in STD_LOGIC;
		MS_MPLY_DOT_N_DOT_C:	 in STD_LOGIC;
		MS_1401_B_CYCLE_I_RING_OP:	 in STD_LOGIC;
		MS_1401_STORE_AR_DOT_C_CYCLE:	 in STD_LOGIC;
		MS_INTERRUPT_DOT_B_CYCLE:	 in STD_LOGIC;
		PS_B_CYCLE_1:	 in STD_LOGIC;
		MS_INPUT_CYCLE_GRP_MK_WM_INSRT:	 in STD_LOGIC;
		PS_REGEN_MEM_ON_B_CY_OP_CODES:	 in STD_LOGIC;
		PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8:	 in STD_LOGIC;
		PS_C_OR_D_CYCLE:	 in STD_LOGIC;
		PS_PROCESS_ROUTINE:	 in STD_LOGIC;
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE:	 in STD_LOGIC;
		MS_I_CYCLE_DOT_NOT_CR_DISABLE:	 in STD_LOGIC;
		MS_X_CYCLE:	 in STD_LOGIC;
		MS_B_CYCLE_DOT_NO_SCAN:	 in STD_LOGIC;
		MS_PROCESS_ROUTINE:	 in STD_LOGIC;
		MS_ALTR_ROUTINE_DOT_D_CY_DOT_NO_SCAN:	 in STD_LOGIC;
		MS_STORAGE_SCAN_ROUTINE:	 in STD_LOGIC;
		MS_DISP_ROUTINE_DOT_D_CY_DOT_2ND_SCAN:	 in STD_LOGIC;
		MS_DISPLAY_ROUTINE:	 in STD_LOGIC;
		MS_ALTER_ROUTINE:	 in STD_LOGIC;
		MS_DIV_DOT_2_DOT_D:	 in STD_LOGIC;
		MS_FILE_OP_DOT_D_CYCLE:	 in STD_LOGIC;
		MS_MPLY_DOT_3_DOT_D:	 in STD_LOGIC;
		MY_REGEN_MEMORY:	 out STD_LOGIC;
		MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT:	 out STD_LOGIC);
end ALD_12_50_02_1_MEMORY_RGEN_CONTROLS_FEATURE_ACC;

architecture behavioral of ALD_12_50_02_1_MEMORY_RGEN_CONTROLS_FEATURE_ACC is 

	signal OUT_2A_B: STD_LOGIC;
	signal OUT_2A_B_Latch: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_2B_F: STD_LOGIC;
	signal OUT_2B_F_Latch: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_5D_C: STD_LOGIC;
	signal OUT_3D_B: STD_LOGIC;
	signal OUT_5E_D: STD_LOGIC;
	signal OUT_3E_G: STD_LOGIC;
	signal OUT_3F_G: STD_LOGIC;
	signal OUT_4G_D: STD_LOGIC;
	signal OUT_4H_C: STD_LOGIC;
	signal OUT_3H_C: STD_LOGIC;
	signal OUT_3I_D: STD_LOGIC;
	signal OUT_DOT_2A: STD_LOGIC;
	signal OUT_DOT_3B: STD_LOGIC;
	signal OUT_DOT_4H: STD_LOGIC;

begin

	OUT_2A_B_Latch <= NOT MS_ANY_CHECK_TEST;
	OUT_3B_C <= NOT(MS_STORAGE_SCAN_RGEN AND MS_OUTPUT_CYCLE AND MS_MPLY_DOT_N_DOT_C );
	OUT_2B_F_Latch <= NOT OUT_DOT_3B;
	OUT_3C_C <= NOT(MS_1401_STORE_AR_DOT_C_CYCLE AND MS_1401_B_CYCLE_I_RING_OP AND MS_INTERRUPT_DOT_B_CYCLE );
	OUT_5D_C <= NOT(PS_REGEN_MEM_ON_B_CY_OP_CODES AND PS_B_CYCLE_1 );
	OUT_3D_B <= NOT MS_INPUT_CYCLE_GRP_MK_WM_INSRT;
	OUT_5E_D <= NOT(PS_C_OR_D_CYCLE AND PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8 AND PS_PROCESS_ROUTINE );
	OUT_3E_G <= NOT(OUT_5D_C AND OUT_5E_D AND MS_STD_A_CYCLE_OPS_DOT_A_CYCLE );
	OUT_3F_G <= NOT(MS_I_CYCLE_DOT_NOT_CR_DISABLE AND MS_X_CYCLE AND MS_B_CYCLE_DOT_NO_SCAN );
	OUT_4G_D <= NOT(MS_PROCESS_ROUTINE AND MS_STORAGE_SCAN_ROUTINE );
	OUT_4H_C <= NOT(MS_DISPLAY_ROUTINE AND MS_ALTER_ROUTINE );
	OUT_3H_C <= NOT(MS_ALTR_ROUTINE_DOT_D_CY_DOT_NO_SCAN AND OUT_DOT_4H AND MS_DISP_ROUTINE_DOT_D_CY_DOT_2ND_SCAN );
	OUT_3I_D <= NOT(MS_MPLY_DOT_3_DOT_D AND MS_DIV_DOT_2_DOT_D AND MS_FILE_OP_DOT_D_CYCLE );
	OUT_DOT_2A <= OUT_2A_B OR OUT_2B_F;
	OUT_DOT_3B <= OUT_3B_C OR OUT_3C_C OR OUT_3D_B OR OUT_3E_G OR OUT_3F_G OR OUT_3H_C OR OUT_3I_D;
	OUT_DOT_4H <= OUT_4G_D OR OUT_4H_C;

	MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT <= OUT_5E_D;
	MY_REGEN_MEMORY <= OUT_DOT_2A;

	Latch_2A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2A_B_Latch,
		Q => OUT_2A_B,
		QBar => OPEN );

	Latch_2B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2B_F_Latch,
		Q => OUT_2B_F,
		QBar => OPEN );


end;
