Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Sun May 17 01:37:40 2015
| Host         : MY-Ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_timing_summary -file ./Tutorial_Created_Data/bft_output/post_place_timing_summary.rpt
| Design       : bft
| Device       : 7k70t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.175        0.000                      0                 9477       -0.356       -4.098                     42                 9477        2.100        0.000                       0                  1628  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
bftClk  {0.000 2.500}        5.000           200.000         
wbClk   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
bftClk              0.175        0.000                      0                 7689        0.018        0.000                      0                 7689        2.100        0.000                       0                   827  
wbClk               6.450        0.000                      0                 1787        0.020        0.000                      0                 1787        4.600        0.000                       0                   801  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
wbClk         bftClk              1.858        0.000                      0                  424       -0.186       -1.927                     25                  424  
bftClk        wbClk               3.107        0.000                      0                   17       -0.356       -2.171                     17                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  bftClk
  To Clock:  bftClk

Setup :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 arnd2/ct5/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd2/ct5/xOutStepReg_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 2.860ns (84.892%)  route 0.509ns (15.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 8.722 - 5.000 ) 
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     0.749 r  bftClk_IBUF_inst/O
                         net (fo=1, estimated)        1.901     2.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=858, estimated)      1.292     4.035    arnd2/ct5/wr_clk
    DSP48_X0Y37          DSP48E1                                      r  arnd2/ct5/multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.860     6.895 r  arnd2/ct5/multOp/P[18]
                         net (fo=1, estimated)        0.509     7.404    arnd2/ct5/A[0]
    DSP48_X0Y36          DSP48E1                                      r  arnd2/ct5/xOutStepReg_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, estimated)        1.806     7.480    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.563 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=858, estimated)      1.159     8.722    arnd2/ct5/wr_clk
    DSP48_X0Y36          DSP48E1                                      r  arnd2/ct5/xOutStepReg_reg/CLK
                         clock pessimism              0.287     9.009    
                         clock uncertainty           -0.035     8.974    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -1.395     7.579    arnd2/ct5/xOutStepReg_reg
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  0.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.267%)  route 0.142ns (58.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, estimated)        0.943     1.034    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.060 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=858, estimated)      0.537     1.597    ingressLoop[4].ingressFifo/buffer_fifo/bftClk_IBUF_BUFG
    SLICE_X23Y75         FDCE                                         r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y75         FDCE (Prop_fdce_C_Q)         0.100     1.697 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[6]/Q
                         net (fo=1, estimated)        0.142     1.839    ingressLoop[4].ingressFifo/buffer_fifo/rd_addr_0[6]
    RAMB36_X1Y15         RAMB36E1                                     r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, estimated)        0.992     1.332    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=858, estimated)      0.765     2.126    ingressLoop[4].ingressFifo/buffer_fifo/bftClk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                         clock pessimism             -0.488     1.639    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.822    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bftClk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { bftClk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X0Y28   arnd1/transformLoop[0].ct/xOutReg_reg/CLK
Low Pulse Width   Slow    FDCE/C       n/a            0.400         2.500       2.100      SLICE_X15Y14  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         2.500       2.150      SLICE_X22Y17  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  wbClk
  To Clock:  wbClk

Setup :            0  Failing Endpoints,  Worst Slack        6.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 1.886ns (53.855%)  route 1.616ns (46.145%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 13.836 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, estimated)        1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=800, estimated)      1.423     4.181    egressLoop[5].egressFifo/buffer_fifo/wbClk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      1.800     5.981 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[20]
                         net (fo=1, estimated)        1.155     7.136    egressLoop[5].egressFifo/buffer_fifo/dout1_in[20]
    SLICE_X24Y25         LUT6 (Prop_lut6_I0_O)        0.043     7.179 r  egressLoop[5].egressFifo/buffer_fifo/wbOutputData[20]_i_2/O
                         net (fo=1, estimated)        0.461     7.640    egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_22
    SLICE_X22Y23         LUT6 (Prop_lut6_I4_O)        0.043     7.683 r  egressLoop[1].egressFifo/buffer_fifo/wbOutputData[20]_i_1/O
                         net (fo=1, routed)           0.000     7.683    egressLoop[1].egressFifo_n_12
    SLICE_X22Y23         FDRE                                         r  wbOutputData_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, estimated)        1.806    12.495    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.578 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=800, estimated)      1.258    13.836    wbClk_IBUF_BUFG
    SLICE_X22Y23         FDRE                                         r  wbOutputData_reg[20]/C
                         clock pessimism              0.267    14.103    
                         clock uncertainty           -0.035    14.068    
    SLICE_X22Y23         FDRE (Setup_fdre_C_D)        0.065    14.133    wbOutputData_reg[20]
  -------------------------------------------------------------------
                         required time                         14.133    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  6.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 egressLoop[6].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[6].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.716%)  route 0.165ns (62.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, estimated)        0.943     1.049    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.075 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=800, estimated)      0.587     1.662    egressLoop[6].egressFifo/buffer_fifo/wbClk_IBUF_BUFG
    SLICE_X24Y26         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDCE (Prop_fdce_C_Q)         0.100     1.762 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[3]/Q
                         net (fo=1, estimated)        0.165     1.927    egressLoop[6].egressFifo/buffer_fifo/rd_addr_0[3]
    RAMB36_X1Y5          RAMB36E1                                     r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, estimated)        0.992     1.347    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.377 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=800, estimated)      0.838     2.214    egressLoop[6].egressFifo/buffer_fifo/wbClk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                         clock pessimism             -0.490     1.725    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.908    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wbClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wbClk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X1Y4   egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X45Y58  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X16Y28  demuxState_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  wbClk
  To Clock:  bftClk

Setup :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
Hold  :           25  Failing Endpoints,  Worst Slack       -0.186ns,  Total Violation       -1.927ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - wbClk rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.302ns (12.673%)  route 2.081ns (87.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 8.641 - 5.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, estimated)        1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=800, estimated)      1.406     4.164    wbClk_IBUF_BUFG
    SLICE_X8Y40          FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.259     4.423 r  ingressFifoWrEn_reg/Q
                         net (fo=24, estimated)       1.595     6.018    ingressLoop[5].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X45Y76         LUT2 (Prop_lut2_I0_O)        0.043     6.061 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_rep[9]_i_1__4/O
                         net (fo=50, estimated)       0.486     6.547    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_rep[9]_i_1__4_n_0
    SLICE_X45Y72         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, estimated)        1.806     7.480    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.563 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=858, estimated)      1.078     8.641    ingressLoop[5].ingressFifo/buffer_fifo/bftClk_IBUF_BUFG
    SLICE_X45Y72         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[5]/C
                         clock pessimism              0.000     8.641    
                         clock uncertainty           -0.035     8.606    
    SLICE_X45Y72         FDCE (Setup_fdce_C_CE)      -0.201     8.405    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -6.547    
  -------------------------------------------------------------------
                         slack                                  1.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.186ns  (arrival time - required time)
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.146ns (30.308%)  route 0.336ns (69.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, estimated)        0.943     1.049    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.075 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=800, estimated)      0.604     1.679    wbClk_IBUF_BUFG
    SLICE_X8Y40          FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.118     1.797 r  ingressFifoWrEn_reg/Q
                         net (fo=24, estimated)       0.234     2.031    ingressLoop[3].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X8Y47          LUT3 (Prop_lut3_I2_O)        0.028     2.059 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_i_2__2/O
                         net (fo=1, estimated)        0.102     2.161    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_i_2__2_n_0
    RAMB36_X0Y9          RAMB36E1                                     r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, estimated)        0.992     1.332    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=858, estimated)      0.854     2.215    ingressLoop[3].ingressFifo/buffer_fifo/bftClk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                         clock pessimism              0.000     2.215    
                         clock uncertainty            0.035     2.251    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     2.347    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                 -0.186    





---------------------------------------------------------------------------------------------------
From Clock:  bftClk
  To Clock:  wbClk

Setup :            0  Failing Endpoints,  Worst Slack        3.107ns,  Total Violation        0.000ns
Hold  :           17  Failing Endpoints,  Worst Slack       -0.356ns,  Total Violation       -2.171ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            error_reg/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wbClk rise@10.000ns - bftClk rise@5.000ns)
  Data Path Delay:        1.628ns  (logic 0.345ns (21.192%)  route 1.283ns (78.808%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 13.841 - 10.000 ) 
    Source Clock Delay      (SCD):    4.135ns = ( 9.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     5.749 r  bftClk_IBUF_inst/O
                         net (fo=1, estimated)        1.901     7.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=858, estimated)      1.392     9.135    egressLoop[1].egressFifo/buffer_fifo/bftClk_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.259     9.394 r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/Q
                         net (fo=4, estimated)        0.737    10.131    egressLoop[4].egressFifo/buffer_fifo/full5_in
    SLICE_X21Y18         LUT6 (Prop_lut6_I2_O)        0.043    10.174 r  egressLoop[4].egressFifo/buffer_fifo/error_i_2/O
                         net (fo=1, estimated)        0.546    10.720    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_reg_0
    SLICE_X22Y30         LUT3 (Prop_lut3_I2_O)        0.043    10.763 r  egressLoop[6].egressFifo/buffer_fifo/error_i_1/O
                         net (fo=1, routed)           0.000    10.763    egressLoop[6].egressFifo_n_0
    SLICE_X22Y30         FDRE                                         r  error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, estimated)        1.806    12.495    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.578 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=800, estimated)      1.263    13.841    wbClk_IBUF_BUFG
    SLICE_X22Y30         FDRE                                         r  error_reg/C
                         clock pessimism              0.000    13.841    
                         clock uncertainty           -0.035    13.806    
    SLICE_X22Y30         FDRE (Setup_fdre_C_D)        0.064    13.870    error_reg
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  3.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.356ns  (arrival time - required time)
  Source:                 egressLoop[7].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            error_reg/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.726%)  route 0.172ns (57.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, estimated)        0.943     1.034    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.060 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=858, estimated)      0.596     1.656    egressLoop[7].egressFifo/buffer_fifo/bftClk_IBUF_BUFG
    SLICE_X23Y32         FDCE                                         r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDCE (Prop_fdce_C_Q)         0.100     1.756 r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/Q
                         net (fo=4, estimated)        0.172     1.928    egressLoop[6].egressFifo/buffer_fifo/full0_in
    SLICE_X22Y30         LUT3 (Prop_lut3_I1_O)        0.028     1.956 r  egressLoop[6].egressFifo/buffer_fifo/error_i_1/O
                         net (fo=1, routed)           0.000     1.956    egressLoop[6].egressFifo_n_0
    SLICE_X22Y30         FDRE                                         r  error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, estimated)        0.992     1.347    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.377 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=800, estimated)      0.813     2.190    wbClk_IBUF_BUFG
    SLICE_X22Y30         FDRE                                         r  error_reg/C
                         clock pessimism              0.000     2.190    
                         clock uncertainty            0.035     2.225    
    SLICE_X22Y30         FDRE (Hold_fdre_C_D)         0.087     2.312    error_reg
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                 -0.356    





