Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: General.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "General.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "General"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : General
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/ise_vm/VGARAM/PE6/VGA_sync.vhd" in Library work.
Architecture behavioral of Entity vga_sync is up to date.
Compiling vhdl file "/home/ise/ise_vm/VGARAM/PE6/rgb.vhd" in Library work.
Architecture behavioral of Entity rgb is up to date.
Compiling vhdl file "/home/ise/ise_vm/VGARAM/PE6/Generador_magen.vhd" in Library work.
Architecture behavioral of Entity generador_magen is up to date.
Compiling vhdl file "/home/ise/ise_vm/VGARAM/PE6/clock25.vhd" in Library work.
Architecture behavioral of Entity clock25 is up to date.
Compiling vhdl file "/home/ise/ise_vm/VGARAM/PE6/RX.vhd" in Library work.
Entity <uart_rx> compiled.
Entity <uart_rx> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/ise/ise_vm/VGARAM/PE6/TX.vhd" in Library work.
Architecture behavioral of Entity uart_tx is up to date.
Compiling vhdl file "/home/ise/ise_vm/VGARAM/PE6/UART.vhd" in Library work.
Architecture behavioral of Entity uart is up to date.
Compiling vhdl file "/home/ise/ise_vm/VGARAM/PE6/ipcore_dir/ram.vhd" in Library work.
Architecture ram_a of Entity ram is up to date.
Compiling vhdl file "/home/ise/ise_vm/VGARAM/PE6/generador_direccion.vhd" in Library work.
Architecture behavioral of Entity generador_direccion is up to date.
Compiling vhdl file "/home/ise/ise_vm/VGARAM/PE6/mux_wr.vhd" in Library work.
Architecture behavioral of Entity mux_wr is up to date.
Compiling vhdl file "/home/ise/ise_vm/VGARAM/PE6/vga.vhd" in Library work.
Architecture behavioral of Entity vga is up to date.
Compiling vhdl file "/home/ise/ise_vm/VGARAM/PE6/General.vhd" in Library work.
Architecture behavioral of Entity general is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <General> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UART> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <generador_direccion> in library <work> (architecture <behavioral>) with generics.
	tiempo_bit = 104
	tiempo_mbit = 52

Analyzing hierarchy for entity <mux_wr> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uart_rx> in library <work> (architecture <behavioral>) with generics.
	BaudRate = 115200
	Bits_data = 8
	HZ_reloj = 12000000
	tiempo_bit = 104
	tiempo_mbit = 52

Analyzing hierarchy for entity <uart_tx> in library <work> (architecture <behavioral>) with generics.
	BaudRate = 115200
	Bits_data = 8
	HZ_reloj = 12000000
	tiempo_bit = 104

Analyzing hierarchy for entity <VGA_sync> in library <work> (architecture <behavioral>) with generics.
	Ha = 96
	Hb = 144
	Hc = 784
	Hd = 800
	Va = 2
	Vb = 31
	Vc = 511
	Vd = 521

Analyzing hierarchy for entity <rgb> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Generador_magen> in library <work> (architecture <behavioral>) with generics.
	mult = "1111"
	sum = "0001"

Analyzing hierarchy for entity <clock25> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <General> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/ise/ise_vm/VGARAM/PE6/General.vhd" line 113: Instantiating black box module <ram>.
Entity <General> analyzed. Unit <General> generated.

Analyzing Entity <UART> in library <work> (Architecture <behavioral>).
Entity <UART> analyzed. Unit <UART> generated.

Analyzing generic Entity <uart_rx> in library <work> (Architecture <behavioral>).
	BaudRate = 115200
	Bits_data = 8
	HZ_reloj = 12000000
	tiempo_bit = 104
	tiempo_mbit = 52
Entity <uart_rx> analyzed. Unit <uart_rx> generated.

Analyzing generic Entity <uart_tx> in library <work> (Architecture <behavioral>).
	BaudRate = 115200
	Bits_data = 8
	HZ_reloj = 12000000
	tiempo_bit = 104
Entity <uart_tx> analyzed. Unit <uart_tx> generated.

Analyzing generic Entity <generador_direccion> in library <work> (Architecture <behavioral>).
	tiempo_bit = 104
	tiempo_mbit = 52
Entity <generador_direccion> analyzed. Unit <generador_direccion> generated.

Analyzing Entity <mux_wr> in library <work> (Architecture <behavioral>).
Entity <mux_wr> analyzed. Unit <mux_wr> generated.

Analyzing Entity <vga> in library <work> (Architecture <behavioral>).
Entity <vga> analyzed. Unit <vga> generated.

Analyzing generic Entity <VGA_sync> in library <work> (Architecture <behavioral>).
	Ha = 96
	Hb = 144
	Hc = 784
	Hd = 800
	Va = 2
	Vb = 31
	Vc = 511
	Vd = 521
Entity <VGA_sync> analyzed. Unit <VGA_sync> generated.

Analyzing Entity <rgb> in library <work> (Architecture <behavioral>).
Entity <rgb> analyzed. Unit <rgb> generated.

Analyzing generic Entity <Generador_magen> in library <work> (Architecture <behavioral>).
	mult = "1111"
	sum = "0001"
Entity <Generador_magen> analyzed. Unit <Generador_magen> generated.

Analyzing Entity <clock25> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clock25>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clock25>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clock25>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clock25>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <clock25>.
    Set user-defined property "CLKFX_DIVIDE =  12" for instance <DCM_SP_INST> in unit <clock25>.
    Set user-defined property "CLKFX_MULTIPLY =  25" for instance <DCM_SP_INST> in unit <clock25>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clock25>.
    Set user-defined property "CLKIN_PERIOD =  83.3329999999999984" for instance <DCM_SP_INST> in unit <clock25>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clock25>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clock25>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clock25>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clock25>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clock25>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clock25>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clock25>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clock25>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clock25>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clock25>.
Entity <clock25> analyzed. Unit <clock25> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <generador_direccion>.
    Related source file is "/home/ise/ise_vm/VGARAM/PE6/generador_direccion.vhd".
WARNING:Xst:1780 - Signal <contador_mem2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <escritura<0>>.
    Found 12-bit register for signal <addr_ram>.
    Found 7-bit up counter for signal <cntbit>.
    Found 12-bit up counter for signal <contador_mem>.
    Found 7-bit comparator greatequal for signal <escritura_0$cmp_ge0000> created at line 57.
    Found 7-bit comparator less for signal <escritura_0$cmp_lt0000> created at line 56.
    Summary:
	inferred   2 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <generador_direccion> synthesized.


Synthesizing Unit <mux_wr>.
    Related source file is "/home/ise/ise_vm/VGARAM/PE6/mux_wr.vhd".
Unit <mux_wr> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is "/home/ise/ise_vm/VGARAM/PE6/RX.vhd".
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ocupado_bandera<0>>.
    Found 8-bit register for signal <salida_datos>.
    Found 7-bit register for signal <conteo>.
    Found 7-bit adder for signal <conteo$share0000> created at line 36.
    Found 7-bit comparator less for signal <estado$cmp_lt0000> created at line 49.
    Found 7-bit comparator less for signal <estado$cmp_lt0001> created at line 61.
    Found 3-bit comparator less for signal <estado$cmp_lt0002> created at line 67.
    Found 3-bit register for signal <indice>.
    Found 3-bit adder for signal <indice$addsub0000> created at line 68.
    Found 8-bit register for signal <info>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is "/home/ise/ise_vm/VGARAM/PE6/TX.vhd".
    Found finite state machine <FSM_1> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <pinTX>.
    Found 7-bit register for signal <conteo>.
    Found 7-bit adder for signal <conteo$addsub0000>.
    Found 7-bit comparator less for signal <estado$cmp_lt0000> created at line 47.
    Found 3-bit comparator less for signal <estado$cmp_lt0001> created at line 61.
    Found 3-bit register for signal <indice>.
    Found 3-bit adder for signal <indice$addsub0000> created at line 62.
    Found 8-bit register for signal <puente>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  19 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <VGA_sync>.
    Related source file is "/home/ise/ise_vm/VGARAM/PE6/VGA_sync.vhd".
    Register <hsync> equivalent to <h_sync> has been removed
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <clk_2>.
    Found 4-bit register for signal <clk_2_cnt>.
    Found 4-bit adder for signal <clk_2_cnt$addsub0000> created at line 85.
    Found 1-bit register for signal <clk_3>.
    Found 4-bit register for signal <clk_3_cnt>.
    Found 4-bit adder for signal <clk_3_cnt$addsub0000> created at line 99.
    Found 7-bit up counter for signal <columna_cnt>.
    Found 1-bit register for signal <ENABLE_H>.
    Found 1-bit register for signal <ENABLE_V>.
    Found 6-bit up counter for signal <fila_cnt>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit adder for signal <h_count$addsub0000> created at line 46.
    Found 1-bit register for signal <h_sync>.
    Found 10-bit register for signal <v_count>.
    Found 10-bit adder for signal <v_count$addsub0000> created at line 66.
    Summary:
	inferred   2 Counter(s).
	inferred  34 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <VGA_sync> synthesized.


Synthesizing Unit <rgb>.
    Related source file is "/home/ise/ise_vm/VGARAM/PE6/rgb.vhd".
Unit <rgb> synthesized.


Synthesizing Unit <Generador_magen>.
    Related source file is "/home/ise/ise_vm/VGARAM/PE6/Generador_magen.vhd".
WARNING:Xst:646 - Signal <fila<6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 12-bit adder for signal <addr_res>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Generador_magen> synthesized.


Synthesizing Unit <UART>.
    Related source file is "/home/ise/ise_vm/VGARAM/PE6/UART.vhd".
Unit <UART> synthesized.


Synthesizing Unit <clock25>.
    Related source file is "/home/ise/ise_vm/VGARAM/PE6/clock25.vhd".
Unit <clock25> synthesized.


Synthesizing Unit <vga>.
    Related source file is "/home/ise/ise_vm/VGARAM/PE6/vga.vhd".
Unit <vga> synthesized.


Synthesizing Unit <General>.
    Related source file is "/home/ise/ise_vm/VGARAM/PE6/General.vhd".
Unit <General> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 2
 12-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 7-bit adder                                           : 2
# Counters                                             : 4
 12-bit up counter                                     : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 2
# Registers                                            : 28
 1-bit register                                        : 17
 10-bit register                                       : 2
 12-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 2
 7-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 7
 3-bit comparator less                                 : 2
 7-bit comparator greatequal                           : 1
 7-bit comparator less                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Inst_UART/Inst_uart_tx/estado/FSM> on signal <estado[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 data  | 11
 start | 01
 stop  | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_UART/Inst_uart_rx/estado/FSM> on signal <estado[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 data  | 11
 start | 01
 stop  | 10
-------------------
Reading core <ipcore_dir/ram.ngc>.
Loading core <ram> for timing and area information for instance <ram0>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 2
 12-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 7-bit adder                                           : 2
# Counters                                             : 4
 12-bit up counter                                     : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 2
# Registers                                            : 93
 Flip-Flops                                            : 93
# Comparators                                          : 7
 3-bit comparator less                                 : 2
 7-bit comparator greatequal                           : 1
 7-bit comparator less                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <General> ...

Optimizing unit <generador_direccion> ...

Optimizing unit <uart_rx> ...

Optimizing unit <uart_tx> ...

Optimizing unit <VGA_sync> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block General, actual ratio is 20.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 129
 Flip-Flops                                            : 129

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : General.ngr
Top Level Output File Name         : General
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 331
#      GND                         : 2
#      INV                         : 7
#      LUT1                        : 29
#      LUT2                        : 39
#      LUT3                        : 63
#      LUT4                        : 110
#      LUT4_D                      : 2
#      LUT4_L                      : 3
#      MUXCY                       : 29
#      MUXF5                       : 13
#      VCC                         : 2
#      XORCY                       : 32
# FlipFlops/Latches                : 129
#      FD                          : 56
#      FD_1                        : 13
#      FDE                         : 8
#      FDR                         : 35
#      FDR_1                       : 1
#      FDS                         : 13
#      FDS_1                       : 3
# RAMS                             : 2
#      RAMB16BWE                   : 2
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 24
#      IBUF                        : 10
#      IBUFG                       : 1
#      OBUF                        : 13
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      133  out of    704    18%  
 Number of Slice Flip Flops:            129  out of   1408     9%  
 Number of 4 input LUTs:                253  out of   1408    17%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    108    22%  
 Number of BRAMs:                         2  out of      3    66%  
 Number of GCLKs:                         3  out of     24    12%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                             | Clock buffer(FF name)                                                                                               | Load  |
-----------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
clk_g                                    | Inst_vga/Inst_clock25/DCM_SP_INST:CLK0                                                                              | 60    |
ram0/N1                                  | NONE(ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram)| 2     |
Inst_UART/Inst_uart_rx/ocupado_bandera_01| BUFG                                                                                                                | 24    |
Inst_vga/Inst_VGA_sync/clk_2             | NONE(Inst_vga/Inst_VGA_sync/columna_cnt_6)                                                                          | 7     |
Inst_vga/Inst_VGA_sync/clk_3             | NONE(Inst_vga/Inst_VGA_sync/fila_cnt_5)                                                                             | 6     |
Inst_vga/Inst_VGA_sync/h_sync            | NONE(Inst_vga/Inst_VGA_sync/clk_3_cnt_3)                                                                            | 17    |
clk_g                                    | Inst_vga/Inst_clock25/DCM_SP_INST:CLKFX                                                                             | 17    |
-----------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.931ns (Maximum Frequency: 100.690MHz)
   Minimum input arrival time before clock: 4.307ns
   Maximum output required time after clock: 7.801ns
   Maximum combinational path delay: 5.721ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_g'
  Clock period: 9.931ns (frequency: 100.690MHz)
  Total number of paths / destination ports: 1488 / 136
-------------------------------------------------------------------------
Delay:               4.767ns (Levels of Logic = 4)
  Source:            Inst_vga/Inst_VGA_sync/h_count_3 (FF)
  Destination:       Inst_vga/Inst_VGA_sync/h_count_9 (FF)
  Source Clock:      clk_g rising 2.1X
  Destination Clock: clk_g rising 2.1X

  Data Path: Inst_vga/Inst_VGA_sync/h_count_3 to Inst_vga/Inst_VGA_sync/h_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.495   0.607  Inst_vga/Inst_VGA_sync/h_count_3 (Inst_vga/Inst_VGA_sync/h_count_3)
     LUT4_L:I0->LO         1   0.561   0.102  Inst_vga/Inst_VGA_sync/h_sync_and0000_SW0 (N58)
     LUT4:I3->O            3   0.561   0.453  Inst_vga/Inst_VGA_sync/h_sync_and0000 (Inst_vga/Inst_VGA_sync/h_sync_and0000)
     LUT4_D:I3->O          7   0.561   0.668  Inst_vga/Inst_VGA_sync/h_count_mux0002<0>11 (Inst_vga/Inst_VGA_sync/N11)
     LUT2:I1->O            1   0.562   0.000  Inst_vga/Inst_VGA_sync/h_count_mux0002<8>1 (Inst_vga/Inst_VGA_sync/h_count_mux0002<8>)
     FD:D                      0.197          Inst_vga/Inst_VGA_sync/h_count_1
    ----------------------------------------
    Total                      4.767ns (2.937ns logic, 1.830ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_UART/Inst_uart_rx/ocupado_bandera_01'
  Clock period: 3.893ns (frequency: 256.858MHz)
  Total number of paths / destination ports: 234 / 36
-------------------------------------------------------------------------
Delay:               3.893ns (Levels of Logic = 2)
  Source:            Inst_generador_direccion/contador_mem_9 (FF)
  Destination:       Inst_generador_direccion/contador_mem_11 (FF)
  Source Clock:      Inst_UART/Inst_uart_rx/ocupado_bandera_01 rising
  Destination Clock: Inst_UART/Inst_uart_rx/ocupado_bandera_01 rising

  Data Path: Inst_generador_direccion/contador_mem_9 to Inst_generador_direccion/contador_mem_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.495   0.559  Inst_generador_direccion/contador_mem_9 (Inst_generador_direccion/contador_mem_9)
     LUT4:I0->O            1   0.561   0.465  Inst_generador_direccion/contador_mem_cmp_eq00007 (Inst_generador_direccion/contador_mem_cmp_eq00007)
     LUT3:I0->O           12   0.561   0.817  Inst_generador_direccion/contador_mem_cmp_eq000026 (Inst_generador_direccion/contador_mem_cmp_eq0000)
     FDR:R                     0.435          Inst_generador_direccion/contador_mem_0
    ----------------------------------------
    Total                      3.893ns (2.052ns logic, 1.841ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_vga/Inst_VGA_sync/clk_2'
  Clock period: 4.738ns (frequency: 211.053MHz)
  Total number of paths / destination ports: 77 / 14
-------------------------------------------------------------------------
Delay:               4.738ns (Levels of Logic = 3)
  Source:            Inst_vga/Inst_VGA_sync/columna_cnt_1 (FF)
  Destination:       Inst_vga/Inst_VGA_sync/columna_cnt_6 (FF)
  Source Clock:      Inst_vga/Inst_VGA_sync/clk_2 rising
  Destination Clock: Inst_vga/Inst_VGA_sync/clk_2 rising

  Data Path: Inst_vga/Inst_VGA_sync/columna_cnt_1 to Inst_vga/Inst_VGA_sync/columna_cnt_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.495   0.646  Inst_vga/Inst_VGA_sync/columna_cnt_1 (Inst_vga/Inst_VGA_sync/columna_cnt_1)
     LUT3:I0->O            3   0.561   0.474  Inst_vga/Inst_VGA_sync/Mcount_columna_cnt_xor<4>111 (Inst_vga/Inst_VGA_sync/N10)
     LUT3:I2->O            2   0.561   0.403  Inst_vga/Inst_VGA_sync/Mcount_columna_cnt_xor<5>111 (Inst_vga/Inst_VGA_sync/N8)
     LUT4:I2->O            7   0.561   0.602  Inst_vga/Inst_VGA_sync/columna_cnt_or00001 (Inst_vga/Inst_VGA_sync/columna_cnt_or0000)
     FDR:R                     0.435          Inst_vga/Inst_VGA_sync/columna_cnt_0
    ----------------------------------------
    Total                      4.738ns (2.613ns logic, 2.125ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_vga/Inst_VGA_sync/clk_3'
  Clock period: 3.691ns (frequency: 270.951MHz)
  Total number of paths / destination ports: 57 / 12
-------------------------------------------------------------------------
Delay:               3.691ns (Levels of Logic = 2)
  Source:            Inst_vga/Inst_VGA_sync/fila_cnt_3 (FF)
  Destination:       Inst_vga/Inst_VGA_sync/fila_cnt_5 (FF)
  Source Clock:      Inst_vga/Inst_VGA_sync/clk_3 rising
  Destination Clock: Inst_vga/Inst_VGA_sync/clk_3 rising

  Data Path: Inst_vga/Inst_VGA_sync/fila_cnt_3 to Inst_vga/Inst_VGA_sync/fila_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.495   0.646  Inst_vga/Inst_VGA_sync/fila_cnt_3 (Inst_vga/Inst_VGA_sync/fila_cnt_3)
     LUT4:I0->O            1   0.561   0.423  Inst_vga/Inst_VGA_sync/fila_cnt_or0000_SW0 (N2)
     LUT4:I1->O            6   0.562   0.569  Inst_vga/Inst_VGA_sync/fila_cnt_or0000 (Inst_vga/Inst_VGA_sync/fila_cnt_or0000)
     FDR:R                     0.435          Inst_vga/Inst_VGA_sync/fila_cnt_0
    ----------------------------------------
    Total                      3.691ns (2.053ns logic, 1.638ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_vga/Inst_VGA_sync/h_sync'
  Clock period: 5.140ns (frequency: 194.541MHz)
  Total number of paths / destination ports: 228 / 20
-------------------------------------------------------------------------
Delay:               5.140ns (Levels of Logic = 4)
  Source:            Inst_vga/Inst_VGA_sync/v_count_5 (FF)
  Destination:       Inst_vga/Inst_VGA_sync/v_count_9 (FF)
  Source Clock:      Inst_vga/Inst_VGA_sync/h_sync falling
  Destination Clock: Inst_vga/Inst_VGA_sync/h_sync falling

  Data Path: Inst_vga/Inst_VGA_sync/v_count_5 to Inst_vga/Inst_VGA_sync/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             4   0.495   0.607  Inst_vga/Inst_VGA_sync/v_count_5 (Inst_vga/Inst_VGA_sync/v_count_5)
     LUT4:I0->O            1   0.561   0.359  Inst_vga/Inst_VGA_sync/v_count_and0000_SW0 (N11)
     LUT4:I3->O            3   0.561   0.474  Inst_vga/Inst_VGA_sync/v_count_and0000 (Inst_vga/Inst_VGA_sync/v_count_and0000)
     LUT4:I2->O            9   0.561   0.763  Inst_vga/Inst_VGA_sync/v_count_mux0002<0>11 (Inst_vga/Inst_VGA_sync/N01)
     LUT2:I1->O            1   0.562   0.000  Inst_vga/Inst_VGA_sync/v_count_mux0002<9>1 (Inst_vga/Inst_VGA_sync/v_count_mux0002<9>)
     FD_1:D                    0.197          Inst_vga/Inst_VGA_sync/v_count_0
    ----------------------------------------
    Total                      5.140ns (2.937ns logic, 2.203ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_g'
  Total number of paths / destination ports: 72 / 46
-------------------------------------------------------------------------
Offset:              4.307ns (Levels of Logic = 3)
  Source:            RX_pin (PAD)
  Destination:       Inst_UART/Inst_uart_rx/info_7 (FF)
  Destination Clock: clk_g rising

  Data Path: RX_pin to Inst_UART/Inst_uart_rx/info_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.824   0.859  RX_pin_IBUF (RX_pin_IBUF)
     LUT4:I2->O            8   0.561   0.709  Inst_UART/Inst_uart_rx/info_0_mux0000111 (Inst_UART/Inst_uart_rx/N25)
     LUT3:I1->O            1   0.562   0.357  Inst_UART/Inst_uart_rx/info_7_mux000021 (Inst_UART/Inst_uart_rx/info_7_mux000021)
     FDS:S                     0.435          Inst_UART/Inst_uart_rx/info_7
    ----------------------------------------
    Total                      4.307ns (2.382ns logic, 1.925ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_vga/Inst_VGA_sync/h_sync'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              6.626ns (Levels of Logic = 2)
  Source:            Inst_vga/Inst_VGA_sync/ENABLE_V (FF)
  Destination:       blue<2> (PAD)
  Source Clock:      Inst_vga/Inst_VGA_sync/h_sync falling

  Data Path: Inst_vga/Inst_VGA_sync/ENABLE_V to blue<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q           10   0.495   0.816  Inst_vga/Inst_VGA_sync/ENABLE_V (Inst_vga/Inst_VGA_sync/ENABLE_V)
     LUT3:I1->O            1   0.562   0.357  Inst_vga/Inst_rgb/red_2_mux00001 (red_2_OBUF)
     OBUF:I->O                 4.396          red_2_OBUF (red<2>)
    ----------------------------------------
    Total                      6.626ns (5.453ns logic, 1.173ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_g'
  Total number of paths / destination ports: 18 / 10
-------------------------------------------------------------------------
Offset:              7.801ns (Levels of Logic = 3)
  Source:            ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Destination:       blue<2> (PAD)
  Source Clock:      clk_g rising

  Data Path: ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram to blue<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWE:CLKA->DOA1    1   2.107   0.380  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (douta<1>)
     end scope: 'ram0'
     LUT3:I2->O            1   0.561   0.357  Inst_vga/Inst_rgb/blue_2_mux00001 (blue_2_OBUF)
     OBUF:I->O                 4.396          blue_2_OBUF (blue<2>)
    ----------------------------------------
    Total                      7.801ns (7.064ns logic, 0.737ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.721ns (Levels of Logic = 2)
  Source:            clk_g (PAD)
  Destination:       CLKIN_IBUFG_OUT (PAD)

  Data Path: clk_g to CLKIN_IBUFG_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   0.968   0.357  Inst_vga/Inst_clock25/CLKIN_IBUFG_INST (CLKIN_IBUFG_OUT_OBUF)
     OBUF:I->O                 4.396          CLKIN_IBUFG_OUT_OBUF (CLKIN_IBUFG_OUT)
    ----------------------------------------
    Total                      5.721ns (5.364ns logic, 0.357ns route)
                                       (93.8% logic, 6.2% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 6.58 secs
 
--> 


Total memory usage is 545104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

