

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_199_13'
================================================================
* Date:           Sat Nov 19 15:17:11 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-reduced-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.681 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_199_13  |       37|       37|         7|          1|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     222|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     222|     116|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------------+---------+----+---+----+-----+
    |           Instance           |          Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+--------------------------+---------+----+---+----+-----+
    |hsqrt_16ns_16_4_no_dsp_1_U75  |hsqrt_16ns_16_4_no_dsp_1  |        0|   0|  0|   0|    0|
    |hsqrt_16ns_16_4_no_dsp_1_U76  |hsqrt_16ns_16_4_no_dsp_1  |        0|   0|  0|   0|    0|
    +------------------------------+--------------------------+---------+----+---+----+-----+
    |Total                         |                          |        0|   0|  0|   0|    0|
    +------------------------------+--------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln199_fu_124_p2  |         +|   0|  0|  14|           7|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  16|           8|           4|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_9     |   9|          2|    7|         14|
    |j_fu_44                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |j_fu_44                           |   7|   0|    7|          0|
    |reg_file_5_0_addr_reg_146         |   5|   0|   11|          6|
    |reg_file_5_0_load_reg_158         |  16|   0|   16|          0|
    |reg_file_5_1_addr_reg_152         |   5|   0|   11|          6|
    |reg_file_5_1_load_reg_163         |  16|   0|   16|          0|
    |tmp_reg_168                       |  16|   0|   16|          0|
    |tmp_s_reg_173                     |  16|   0|   16|          0|
    |reg_file_5_0_addr_reg_146         |  64|  32|   11|          6|
    |reg_file_5_1_addr_reg_152         |  64|  32|   11|          6|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 222|  64|  128|         24|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_199_13|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_199_13|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_199_13|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_199_13|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_199_13|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_199_13|  return value|
|reg_file_5_1_address0  |  out|   11|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_we0       |  out|    1|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_d0        |  out|   16|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_address1  |  out|   11|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_ce1       |  out|    1|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_q1        |   in|   16|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_we0       |  out|    1|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_d0        |  out|   16|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_address1  |  out|   11|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_ce1       |  out|    1|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_q1        |   in|   16|   ap_memory|                        reg_file_5_0|         array|
+-----------------------+-----+-----+------------+------------------------------------+--------------+

