// Seed: 3227623556
module module_0 (
    input wire id_0
    , id_6,
    input tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    input wire id_4
);
  wire id_7;
endmodule
module module_1 (
    input  supply1 id_0,
    output supply0 id_1
);
  assign id_1 = 1 | id_0;
  assign id_1 = 1;
  assign id_1 = 1;
  tri0 id_3;
  module_0(
      id_0, id_0, id_0, id_0, id_0
  );
  logic [7:0] id_4;
  always @(*) assume (1);
  assign id_3 = 1'b0;
  wire  id_5;
  uwire id_6 = id_0 - "";
  always @(*) id_4[1 : 1] <= 1'b0;
endmodule
