# Vending Machine â€“ FSM-based Digital Logic Project

A finite state machine (FSM)-based vending machine designed and implemented as a final project for the Spring 2025 Digital Systems course.

> ğŸ§  Built using Verilog HDL. Includes custom testbench, state diagram, and simulation scenarios.

---

## ğŸ“Œ Project Overview

This vending machine supports:
- Accepting coins (â‚©1,000 and â‚©5,000)
- Purchasing a beverage priced at â‚©10,000
- Returning change based on internal balance
- Handling edge cases like simultaneous inputs or overflow

---

## ğŸ’¡ Functional Specification

### ğŸŸ¢ Inputs
| Signal         | Width | Description                                   |
|----------------|--------|-----------------------------------------------|
| `coin_in`      | 2-bit  | `00`: no input, `01`: â‚©1,000, `10`: â‚©5,000     |
| `beverage_take`| 1-bit  | `1`: Request to buy beverage                  |
| `change_take`  | 1-bit  | `1`: Request to get change                    |
| `clk`          | 1-bit  | Clock                                         |
| `rstn`         | 1-bit  | Active-low reset                              |

### ğŸ”´ Outputs
| Signal         | Width | Description                                   |
|----------------|--------|-----------------------------------------------|
| `money_account`| 5-bit  | Current balance in units of â‚©1,000            |
| `beverage_out` | 1-bit  | `1`: Dispense beverage                        |
| `change_out`   | 2-bit  | `01`: â‚©1,000 returned, `10`: â‚©5,000 returned   |

---

## âš™ï¸ Operational Rules

- Beverage costs â‚©10,000. Cannot buy if balance < 10,000
- Maximum allowed balance: â‚©20,000. Extra coins are returned immediately
- Change is returned in **â‚©5,000 first**, if possible, else in **â‚©1,000**
- Simultaneous inputs (e.g. coin + button) are ignored
- All outputs are **1-cycle delayed** and **asserted for only 1 cycle**

---

## ğŸ§ª Testbench Coverage

The testbench verifies:
- Normal use (inserting coins â†’ buying â†’ returning change)
- Invalid simultaneous inputs â†’ ignored
- Upper limit enforcement (max â‚©20,000)
- Beverage purchase with insufficient balance
- Change return logic preference (â‚©5,000 first)
- All outputs timing: 1-cycle pulse


