INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.srcs/sources_1/ip/ROM_320x32_S_Q/sim/ROM_320x32_S_Q.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_320x32_S_Q
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.srcs/sources_1/ip/ROM_320x32_S_I_1/sim/ROM_320x32_S_I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_320x32_S_I
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.srcs/sources_1/new/ROM_S_I_Q.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_S_I_Q
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.srcs/sim_1/new/ROM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ROM_320x32_S_I_Q
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/plus_compress/Origion_Wave_IQ/Origion_Wave_IQ.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
