
Parsing finished:  299.568 s

Initialization finished
==================================
Stats for each phase, time, used memory, implicit main GC time percentage:
Total                 :  299.681 s,	 1066 MB, gc:  0.000 %
  Parsing             :  299.568 s,	 1047 MB, gc:  0.000 %
  Init                :    0.113 s,	 1066 MB, gc:  0.000 %

Init+Execution time:       0.113 s

  Time and top-level event counts:
  resolveFunctionAndAnywhere time  :    0.002 s,      #         11
    applyAnywhereRules time          :    0.000 s,      #         11
      no anywhere rules                :           ,      #         11
    remaining time & # cached        :    0.002 s,      #          0

  Recursive event counts:
  resolveFunctionAndAnywhere time  :           ,      #          0
    applyAnywhereRules time          :           ,      #          0
      no anywhere rules                :           ,      #          0
    # cached                         :           ,      #          0
==================================

rorxq_X86-SYNTAX (v_2321 : Imm) (v_2323 : R64) (v_2324 : R64)
  v_3834 <- getRegister (v_2323 : R64)
  v_3835 <- eval (handleImmediateWithSignExtend (v_2321 : Imm) 8 8)
  v_3836 <- eval (concat (bv_nat 56 0) v_3835)
  v_3837 <- eval (bv_and v_3836 (bv_nat 64 63))
  v_3838 <- eval (uvalueMInt v_3837)
  v_3839 <- eval (lshr v_3834 v_3838)
  v_3840 <- eval (sub (bv_nat 64 64) v_3837)
  v_3841 <- eval (uvalueMInt v_3840)
  v_3842 <- eval (shl v_3834 v_3841)
  v_3843 <- eval (bitwidthMInt v_3834)
  v_3844 <- eval (extract v_3842 0 v_3843)
  v_3845 <- eval (bv_or v_3839 v_3844)
  setRegister (v_2324 : R64) v_3845
==========================================
roundpd_X86-SYNTAX (v_2332 : Imm) (v_2334 : Xmm) (v_2335 : Xmm)
  v_3852 <- getRegister (v_2334 : Xmm)
  v_3853 <- eval (extract v_3852 0 64)
  v_3854 <- eval (handleImmediateWithSignExtend (v_2332 : Imm) 8 8)
  v_3855 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_rm v_3853 v_3854)
  v_3856 <- eval (extract v_3852 64 128)
  v_3857 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_rm v_3856 v_3854)
  v_3858 <- eval (concat v_3855 v_3857)
  setRegister (v_2335 : Xmm) v_3858
==========================================
roundps_X86-SYNTAX (v_2343 : Imm) (v_2345 : Xmm) (v_2346 : Xmm)
  v_3865 <- getRegister (v_2345 : Xmm)
  v_3866 <- eval (extract v_3865 0 32)
  v_3867 <- eval (handleImmediateWithSignExtend (v_2343 : Imm) 8 8)
  v_3868 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_3866 v_3867)
  v_3869 <- eval (extract v_3865 32 64)
  v_3870 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_3869 v_3867)
  v_3871 <- eval (extract v_3865 64 96)
  v_3872 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_3871 v_3867)
  v_3873 <- eval (extract v_3865 96 128)
  v_3874 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_3873 v_3867)
  v_3875 <- eval (concat v_3872 v_3874)
  v_3876 <- eval (concat v_3870 v_3875)
  v_3877 <- eval (concat v_3868 v_3876)
  setRegister (v_2346 : Xmm) v_3877
==========================================
roundsd_X86-SYNTAX (v_2354 : Imm) (v_2356 : Xmm) (v_2357 : Xmm)
  v_3884 <- getRegister (v_2357 : Xmm)
  v_3885 <- eval (extract v_3884 0 64)
  v_3886 <- getRegister (v_2356 : Xmm)
  v_3887 <- eval (extract v_3886 64 128)
  v_3888 <- eval (handleImmediateWithSignExtend (v_2354 : Imm) 8 8)
  v_3889 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_rm v_3887 v_3888)
  v_3890 <- eval (concat v_3885 v_3889)
  setRegister (v_2357 : Xmm) v_3890
==========================================
roundss_X86-SYNTAX (v_2365 : Imm) (v_2367 : Xmm) (v_2368 : Xmm)
  v_3897 <- getRegister (v_2368 : Xmm)
  v_3898 <- eval (extract v_3897 0 96)
  v_3899 <- getRegister (v_2367 : Xmm)
  v_3900 <- eval (extract v_3899 96 128)
  v_3901 <- eval (handleImmediateWithSignExtend (v_2365 : Imm) 8 8)
  v_3902 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_3900 v_3901)
  v_3903 <- eval (concat v_3898 v_3902)
  setRegister (v_2368 : Xmm) v_3903
==========================================
rsqrtps_X86-SYNTAX (v_2376 : Xmm) (v_2377 : Xmm)
  v_3909 <- getRegister (v_2376 : Xmm)
  v_3910 <- eval (extract v_3909 0 32)
  v_3911 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_3910)
  v_3912 <- eval (MInt2Float v_3911 24 8)
  v_3913 <- eval (_/Float__FLOAT 1e+00 v_3912)
  v_3914 <- eval (Float2MInt v_3913 32)
  v_3915 <- eval (extract v_3909 32 64)
  v_3916 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_3915)
  v_3917 <- eval (MInt2Float v_3916 24 8)
  v_3918 <- eval (_/Float__FLOAT 1e+00 v_3917)
  v_3919 <- eval (Float2MInt v_3918 32)
  v_3920 <- eval (extract v_3909 64 96)
  v_3921 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_3920)
  v_3922 <- eval (MInt2Float v_3921 24 8)
  v_3923 <- eval (_/Float__FLOAT 1e+00 v_3922)
  v_3924 <- eval (Float2MInt v_3923 32)
  v_3925 <- eval (extract v_3909 96 128)
  v_3926 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_3925)
  v_3927 <- eval (MInt2Float v_3926 24 8)
  v_3928 <- eval (_/Float__FLOAT 1e+00 v_3927)
  v_3929 <- eval (Float2MInt v_3928 32)
  v_3930 <- eval (concat v_3924 v_3929)
  v_3931 <- eval (concat v_3919 v_3930)
  v_3932 <- eval (concat v_3914 v_3931)
  setRegister (v_2377 : Xmm) v_3932
==========================================
rsqrtss_X86-SYNTAX (v_2385 : Xmm) (v_2386 : Xmm)
  v_3938 <- getRegister (v_2386 : Xmm)
  v_3939 <- eval (extract v_3938 0 96)
  v_3940 <- getRegister (v_2385 : Xmm)
  v_3941 <- eval (extract v_3940 96 128)
  v_3942 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_3941)
  v_3943 <- eval (MInt2Float v_3942 24 8)
  v_3944 <- eval (_/Float__FLOAT 1e+00 v_3943)
  v_3945 <- eval (Float2MInt v_3944 32)
  v_3946 <- eval (concat v_3939 v_3945)
  setRegister (v_2386 : Xmm) v_3946
==========================================
salb_X86-SYNTAX cl (v_2402 : R8)
  v_3966 <- getRegister rcx
  v_3967 <- eval (extract v_3966 56 64)
  v_3968 <- eval (bv_and v_3967 (bv_nat 8 31))
  v_3969 <- eval (uge v_3968 (bv_nat 8 8))
  v_3970 <- eval (bit_and v_3969 undef)
  v_3971 <- eval (notBool_ v_3969)
  v_3972 <- eval (eq v_3968 (bv_nat 8 0))
  v_3973 <- eval (notBool_ v_3972)
  v_3974 <- getRegister (v_2402 : R8)
  v_3975 <- eval (concat (bv_nat 1 0) v_3974)
  v_3976 <- eval (concat (bv_nat 1 0) v_3968)
  v_3977 <- eval (uvalueMInt v_3976)
  v_3978 <- eval (shl v_3975 v_3977)
  v_3979 <- eval (bitwidthMInt v_3975)
  v_3980 <- eval (extract v_3978 0 v_3979)
  v_3981 <- eval (extract v_3980 0 1)
  v_3982 <- eval (eq v_3981 (bv_nat 1 1))
  v_3983 <- eval (bit_and v_3973 v_3982)
  v_3984 <- eval (notBool_ v_3973)
  v_3985 <- getRegister cf
  v_3986 <- eval (eq v_3985 (bv_nat 1 1))
  v_3987 <- eval (bit_and v_3984 v_3986)
  v_3988 <- eval (bit_or v_3983 v_3987)
  v_3989 <- eval (bit_and v_3971 v_3988)
  v_3990 <- eval (bit_or v_3970 v_3989)
  v_3991 <- eval (mux v_3990 (bv_nat 1 1) (bv_nat 1 0))
  v_3992 <- eval (extract v_3980 1 2)
  v_3993 <- eval (eq v_3992 (bv_nat 1 1))
  v_3994 <- eval (bit_and v_3973 v_3993)
  v_3995 <- getRegister sf
  v_3996 <- eval (eq v_3995 (bv_nat 1 1))
  v_3997 <- eval (bit_and v_3984 v_3996)
  v_3998 <- eval (bit_or v_3994 v_3997)
  v_3999 <- eval (mux v_3998 (bv_nat 1 1) (bv_nat 1 0))
  v_4000 <- eval (bit_and v_3973 undef)
  v_4001 <- getRegister af
  v_4002 <- eval (eq v_4001 (bv_nat 1 1))
  v_4003 <- eval (bit_and v_3984 v_4002)
  v_4004 <- eval (bit_or v_4000 v_4003)
  v_4005 <- eval (mux v_4004 (bv_nat 1 1) (bv_nat 1 0))
  v_4006 <- eval (extract v_3980 1 9)
  v_4007 <- eval (eq v_4006 (bv_nat 8 0))
  v_4008 <- eval (bit_and v_3973 v_4007)
  v_4009 <- getRegister zf
  v_4010 <- eval (eq v_4009 (bv_nat 1 1))
  v_4011 <- eval (bit_and v_3984 v_4010)
  v_4012 <- eval (bit_or v_4008 v_4011)
  v_4013 <- eval (mux v_4012 (bv_nat 1 1) (bv_nat 1 0))
  v_4014 <- eval (extract v_3980 8 9)
  v_4015 <- eval (eq v_4014 (bv_nat 1 1))
  v_4016 <- eval (extract v_3980 7 8)
  v_4017 <- eval (eq v_4016 (bv_nat 1 1))
  v_4018 <- eval (eq v_4015 v_4017)
  v_4019 <- eval (notBool_ v_4018)
  v_4020 <- eval (extract v_3980 6 7)
  v_4021 <- eval (eq v_4020 (bv_nat 1 1))
  v_4022 <- eval (eq v_4019 v_4021)
  v_4023 <- eval (notBool_ v_4022)
  v_4024 <- eval (extract v_3980 5 6)
  v_4025 <- eval (eq v_4024 (bv_nat 1 1))
  v_4026 <- eval (eq v_4023 v_4025)
  v_4027 <- eval (notBool_ v_4026)
  v_4028 <- eval (extract v_3980 4 5)
  v_4029 <- eval (eq v_4028 (bv_nat 1 1))
  v_4030 <- eval (eq v_4027 v_4029)
  v_4031 <- eval (notBool_ v_4030)
  v_4032 <- eval (extract v_3980 3 4)
  v_4033 <- eval (eq v_4032 (bv_nat 1 1))
  v_4034 <- eval (eq v_4031 v_4033)
  v_4035 <- eval (notBool_ v_4034)
  v_4036 <- eval (extract v_3980 2 3)
  v_4037 <- eval (eq v_4036 (bv_nat 1 1))
  v_4038 <- eval (eq v_4035 v_4037)
  v_4039 <- eval (notBool_ v_4038)
  v_4040 <- eval (eq v_4039 v_3993)
  v_4041 <- eval (notBool_ v_4040)
  v_4042 <- eval (notBool_ v_4041)
  v_4043 <- eval (bit_and v_3973 v_4042)
  v_4044 <- getRegister pf
  v_4045 <- eval (eq v_4044 (bv_nat 1 1))
  v_4046 <- eval (bit_and v_3984 v_4045)
  v_4047 <- eval (bit_or v_4043 v_4046)
  v_4048 <- eval (mux v_4047 (bv_nat 1 1) (bv_nat 1 0))
  v_4049 <- eval (eq v_3968 (bv_nat 8 1))
  v_4050 <- eval (eq v_3990 v_3993)
  v_4051 <- eval (notBool_ v_4050)
  v_4052 <- eval (bit_and v_4049 v_4051)
  v_4053 <- eval (notBool_ v_4049)
  v_4054 <- getRegister of
  v_4055 <- eval (eq v_4054 (bv_nat 1 1))
  v_4056 <- eval (bit_and v_3984 v_4055)
  v_4057 <- eval (bit_or v_4000 v_4056)
  v_4058 <- eval (bit_and v_4053 v_4057)
  v_4059 <- eval (bit_or v_4052 v_4058)
  v_4060 <- eval (mux v_4059 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2402 : R8) v_4006
  setRegister of v_4060
  setRegister pf v_4048
  setRegister zf v_4013
  setRegister af v_4005
  setRegister sf v_3999
  setRegister cf v_3991
==========================================
salb_X86-SYNTAX (v_2406 : Imm) (v_2407 : R8)
  v_4068 <- eval (handleImmediateWithSignExtend (v_2406 : Imm) 8 8)
  v_4069 <- eval (bv_and v_4068 (bv_nat 8 31))
  v_4070 <- eval (uge v_4069 (bv_nat 8 8))
  v_4071 <- eval (bit_and v_4070 undef)
  v_4072 <- eval (notBool_ v_4070)
  v_4073 <- eval (eq v_4069 (bv_nat 8 0))
  v_4074 <- eval (notBool_ v_4073)
  v_4075 <- getRegister (v_2407 : R8)
  v_4076 <- eval (concat (bv_nat 1 0) v_4075)
  v_4077 <- eval (concat (bv_nat 1 0) v_4069)
  v_4078 <- eval (uvalueMInt v_4077)
  v_4079 <- eval (shl v_4076 v_4078)
  v_4080 <- eval (bitwidthMInt v_4076)
  v_4081 <- eval (extract v_4079 0 v_4080)
  v_4082 <- eval (extract v_4081 0 1)
  v_4083 <- eval (eq v_4082 (bv_nat 1 1))
  v_4084 <- eval (bit_and v_4074 v_4083)
  v_4085 <- eval (notBool_ v_4074)
  v_4086 <- getRegister cf
  v_4087 <- eval (eq v_4086 (bv_nat 1 1))
  v_4088 <- eval (bit_and v_4085 v_4087)
  v_4089 <- eval (bit_or v_4084 v_4088)
  v_4090 <- eval (bit_and v_4072 v_4089)
  v_4091 <- eval (bit_or v_4071 v_4090)
  v_4092 <- eval (mux v_4091 (bv_nat 1 1) (bv_nat 1 0))
  v_4093 <- eval (extract v_4081 1 2)
  v_4094 <- eval (eq v_4093 (bv_nat 1 1))
  v_4095 <- eval (bit_and v_4074 v_4094)
  v_4096 <- getRegister sf
  v_4097 <- eval (eq v_4096 (bv_nat 1 1))
  v_4098 <- eval (bit_and v_4085 v_4097)
  v_4099 <- eval (bit_or v_4095 v_4098)
  v_4100 <- eval (mux v_4099 (bv_nat 1 1) (bv_nat 1 0))
  v_4101 <- eval (bit_and v_4074 undef)
  v_4102 <- getRegister af
  v_4103 <- eval (eq v_4102 (bv_nat 1 1))
  v_4104 <- eval (bit_and v_4085 v_4103)
  v_4105 <- eval (bit_or v_4101 v_4104)
  v_4106 <- eval (mux v_4105 (bv_nat 1 1) (bv_nat 1 0))
  v_4107 <- eval (extract v_4081 1 9)
  v_4108 <- eval (eq v_4107 (bv_nat 8 0))
  v_4109 <- eval (bit_and v_4074 v_4108)
  v_4110 <- getRegister zf
  v_4111 <- eval (eq v_4110 (bv_nat 1 1))
  v_4112 <- eval (bit_and v_4085 v_4111)
  v_4113 <- eval (bit_or v_4109 v_4112)
  v_4114 <- eval (mux v_4113 (bv_nat 1 1) (bv_nat 1 0))
  v_4115 <- eval (extract v_4081 8 9)
  v_4116 <- eval (eq v_4115 (bv_nat 1 1))
  v_4117 <- eval (extract v_4081 7 8)
  v_4118 <- eval (eq v_4117 (bv_nat 1 1))
  v_4119 <- eval (eq v_4116 v_4118)
  v_4120 <- eval (notBool_ v_4119)
  v_4121 <- eval (extract v_4081 6 7)
  v_4122 <- eval (eq v_4121 (bv_nat 1 1))
  v_4123 <- eval (eq v_4120 v_4122)
  v_4124 <- eval (notBool_ v_4123)
  v_4125 <- eval (extract v_4081 5 6)
  v_4126 <- eval (eq v_4125 (bv_nat 1 1))
  v_4127 <- eval (eq v_4124 v_4126)
  v_4128 <- eval (notBool_ v_4127)
  v_4129 <- eval (extract v_4081 4 5)
  v_4130 <- eval (eq v_4129 (bv_nat 1 1))
  v_4131 <- eval (eq v_4128 v_4130)
  v_4132 <- eval (notBool_ v_4131)
  v_4133 <- eval (extract v_4081 3 4)
  v_4134 <- eval (eq v_4133 (bv_nat 1 1))
  v_4135 <- eval (eq v_4132 v_4134)
  v_4136 <- eval (notBool_ v_4135)
  v_4137 <- eval (extract v_4081 2 3)
  v_4138 <- eval (eq v_4137 (bv_nat 1 1))
  v_4139 <- eval (eq v_4136 v_4138)
  v_4140 <- eval (notBool_ v_4139)
  v_4141 <- eval (eq v_4140 v_4094)
  v_4142 <- eval (notBool_ v_4141)
  v_4143 <- eval (notBool_ v_4142)
  v_4144 <- eval (bit_and v_4074 v_4143)
  v_4145 <- getRegister pf
  v_4146 <- eval (eq v_4145 (bv_nat 1 1))
  v_4147 <- eval (bit_and v_4085 v_4146)
  v_4148 <- eval (bit_or v_4144 v_4147)
  v_4149 <- eval (mux v_4148 (bv_nat 1 1) (bv_nat 1 0))
  v_4150 <- eval (eq v_4069 (bv_nat 8 1))
  v_4151 <- eval (eq v_4091 v_4094)
  v_4152 <- eval (notBool_ v_4151)
  v_4153 <- eval (bit_and v_4150 v_4152)
  v_4154 <- eval (notBool_ v_4150)
  v_4155 <- getRegister of
  v_4156 <- eval (eq v_4155 (bv_nat 1 1))
  v_4157 <- eval (bit_and v_4085 v_4156)
  v_4158 <- eval (bit_or v_4101 v_4157)
  v_4159 <- eval (bit_and v_4154 v_4158)
  v_4160 <- eval (bit_or v_4153 v_4159)
  v_4161 <- eval (mux v_4160 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2407 : R8) v_4107
  setRegister of v_4161
  setRegister pf v_4149
  setRegister zf v_4114
  setRegister af v_4106
  setRegister sf v_4100
  setRegister cf v_4092
==========================================
salb_X86-SYNTAX $0x1 (v_2414 : R8)
  v_4171 <- getRegister (v_2414 : R8)
  v_4172 <- eval (concat (bv_nat 1 0) v_4171)
  v_4173 <- eval (shl v_4172 1)
  v_4174 <- eval (bitwidthMInt v_4172)
  v_4175 <- eval (extract v_4173 0 v_4174)
  v_4176 <- eval (extract v_4175 0 1)
  v_4177 <- eval (extract v_4175 1 2)
  v_4178 <- eval (extract v_4175 1 9)
  v_4179 <- eval (eq v_4178 (bv_nat 8 0))
  v_4180 <- eval (mux v_4179 (bv_nat 1 1) (bv_nat 1 0))
  v_4181 <- eval (extract v_4175 8 9)
  v_4182 <- eval (eq v_4181 (bv_nat 1 1))
  v_4183 <- eval (extract v_4175 7 8)
  v_4184 <- eval (eq v_4183 (bv_nat 1 1))
  v_4185 <- eval (eq v_4182 v_4184)
  v_4186 <- eval (notBool_ v_4185)
  v_4187 <- eval (extract v_4175 6 7)
  v_4188 <- eval (eq v_4187 (bv_nat 1 1))
  v_4189 <- eval (eq v_4186 v_4188)
  v_4190 <- eval (notBool_ v_4189)
  v_4191 <- eval (extract v_4175 5 6)
  v_4192 <- eval (eq v_4191 (bv_nat 1 1))
  v_4193 <- eval (eq v_4190 v_4192)
  v_4194 <- eval (notBool_ v_4193)
  v_4195 <- eval (extract v_4175 4 5)
  v_4196 <- eval (eq v_4195 (bv_nat 1 1))
  v_4197 <- eval (eq v_4194 v_4196)
  v_4198 <- eval (notBool_ v_4197)
  v_4199 <- eval (extract v_4175 3 4)
  v_4200 <- eval (eq v_4199 (bv_nat 1 1))
  v_4201 <- eval (eq v_4198 v_4200)
  v_4202 <- eval (notBool_ v_4201)
  v_4203 <- eval (extract v_4175 2 3)
  v_4204 <- eval (eq v_4203 (bv_nat 1 1))
  v_4205 <- eval (eq v_4202 v_4204)
  v_4206 <- eval (notBool_ v_4205)
  v_4207 <- eval (eq v_4177 (bv_nat 1 1))
  v_4208 <- eval (eq v_4206 v_4207)
  v_4209 <- eval (notBool_ v_4208)
  v_4210 <- eval (notBool_ v_4209)
  v_4211 <- eval (mux v_4210 (bv_nat 1 1) (bv_nat 1 0))
  v_4212 <- eval (eq v_4176 (bv_nat 1 1))
  v_4213 <- eval (eq v_4212 v_4207)
  v_4214 <- eval (notBool_ v_4213)
  v_4215 <- eval (mux v_4214 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2414 : R8) v_4178
  setRegister of v_4215
  setRegister pf v_4211
  setRegister zf v_4180
  setRegister af undef
  setRegister sf v_4177
  setRegister cf v_4176
==========================================
salb_X86-SYNTAX cl (v_2418 : Rh)
  v_4223 <- getRegister rcx
  v_4224 <- eval (extract v_4223 56 64)
  v_4225 <- eval (bv_and v_4224 (bv_nat 8 31))
  v_4226 <- eval (uge v_4225 (bv_nat 8 8))
  v_4227 <- eval (bit_and v_4226 undef)
  v_4228 <- eval (notBool_ v_4226)
  v_4229 <- eval (eq v_4225 (bv_nat 8 0))
  v_4230 <- eval (notBool_ v_4229)
  v_4231 <- getRegister (v_2418 : Rh)
  v_4232 <- eval (concat (bv_nat 1 0) v_4231)
  v_4233 <- eval (concat (bv_nat 1 0) v_4225)
  v_4234 <- eval (uvalueMInt v_4233)
  v_4235 <- eval (shl v_4232 v_4234)
  v_4236 <- eval (bitwidthMInt v_4232)
  v_4237 <- eval (extract v_4235 0 v_4236)
  v_4238 <- eval (extract v_4237 0 1)
  v_4239 <- eval (eq v_4238 (bv_nat 1 1))
  v_4240 <- eval (bit_and v_4230 v_4239)
  v_4241 <- eval (notBool_ v_4230)
  v_4242 <- getRegister cf
  v_4243 <- eval (eq v_4242 (bv_nat 1 1))
  v_4244 <- eval (bit_and v_4241 v_4243)
  v_4245 <- eval (bit_or v_4240 v_4244)
  v_4246 <- eval (bit_and v_4228 v_4245)
  v_4247 <- eval (bit_or v_4227 v_4246)
  v_4248 <- eval (mux v_4247 (bv_nat 1 1) (bv_nat 1 0))
  v_4249 <- eval (extract v_4237 1 2)
  v_4250 <- eval (eq v_4249 (bv_nat 1 1))
  v_4251 <- eval (bit_and v_4230 v_4250)
  v_4252 <- getRegister sf
  v_4253 <- eval (eq v_4252 (bv_nat 1 1))
  v_4254 <- eval (bit_and v_4241 v_4253)
  v_4255 <- eval (bit_or v_4251 v_4254)
  v_4256 <- eval (mux v_4255 (bv_nat 1 1) (bv_nat 1 0))
  v_4257 <- eval (bit_and v_4230 undef)
  v_4258 <- getRegister af
  v_4259 <- eval (eq v_4258 (bv_nat 1 1))
  v_4260 <- eval (bit_and v_4241 v_4259)
  v_4261 <- eval (bit_or v_4257 v_4260)
  v_4262 <- eval (mux v_4261 (bv_nat 1 1) (bv_nat 1 0))
  v_4263 <- eval (extract v_4237 1 9)
  v_4264 <- eval (eq v_4263 (bv_nat 8 0))
  v_4265 <- eval (bit_and v_4230 v_4264)
  v_4266 <- getRegister zf
  v_4267 <- eval (eq v_4266 (bv_nat 1 1))
  v_4268 <- eval (bit_and v_4241 v_4267)
  v_4269 <- eval (bit_or v_4265 v_4268)
  v_4270 <- eval (mux v_4269 (bv_nat 1 1) (bv_nat 1 0))
  v_4271 <- eval (extract v_4237 8 9)
  v_4272 <- eval (eq v_4271 (bv_nat 1 1))
  v_4273 <- eval (extract v_4237 7 8)
  v_4274 <- eval (eq v_4273 (bv_nat 1 1))
  v_4275 <- eval (eq v_4272 v_4274)
  v_4276 <- eval (notBool_ v_4275)
  v_4277 <- eval (extract v_4237 6 7)
  v_4278 <- eval (eq v_4277 (bv_nat 1 1))
  v_4279 <- eval (eq v_4276 v_4278)
  v_4280 <- eval (notBool_ v_4279)
  v_4281 <- eval (extract v_4237 5 6)
  v_4282 <- eval (eq v_4281 (bv_nat 1 1))
  v_4283 <- eval (eq v_4280 v_4282)
  v_4284 <- eval (notBool_ v_4283)
  v_4285 <- eval (extract v_4237 4 5)
  v_4286 <- eval (eq v_4285 (bv_nat 1 1))
  v_4287 <- eval (eq v_4284 v_4286)
  v_4288 <- eval (notBool_ v_4287)
  v_4289 <- eval (extract v_4237 3 4)
  v_4290 <- eval (eq v_4289 (bv_nat 1 1))
  v_4291 <- eval (eq v_4288 v_4290)
  v_4292 <- eval (notBool_ v_4291)
  v_4293 <- eval (extract v_4237 2 3)
  v_4294 <- eval (eq v_4293 (bv_nat 1 1))
  v_4295 <- eval (eq v_4292 v_4294)
  v_4296 <- eval (notBool_ v_4295)
  v_4297 <- eval (eq v_4296 v_4250)
  v_4298 <- eval (notBool_ v_4297)
  v_4299 <- eval (notBool_ v_4298)
  v_4300 <- eval (bit_and v_4230 v_4299)
  v_4301 <- getRegister pf
  v_4302 <- eval (eq v_4301 (bv_nat 1 1))
  v_4303 <- eval (bit_and v_4241 v_4302)
  v_4304 <- eval (bit_or v_4300 v_4303)
  v_4305 <- eval (mux v_4304 (bv_nat 1 1) (bv_nat 1 0))
  v_4306 <- eval (eq v_4225 (bv_nat 8 1))
  v_4307 <- eval (eq v_4247 v_4250)
  v_4308 <- eval (notBool_ v_4307)
  v_4309 <- eval (bit_and v_4306 v_4308)
  v_4310 <- eval (notBool_ v_4306)
  v_4311 <- getRegister of
  v_4312 <- eval (eq v_4311 (bv_nat 1 1))
  v_4313 <- eval (bit_and v_4241 v_4312)
  v_4314 <- eval (bit_or v_4257 v_4313)
  v_4315 <- eval (bit_and v_4310 v_4314)
  v_4316 <- eval (bit_or v_4309 v_4315)
  v_4317 <- eval (mux v_4316 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2418 : Rh) v_4263
  setRegister of v_4317
  setRegister pf v_4305
  setRegister zf v_4270
  setRegister af v_4262
  setRegister sf v_4256
  setRegister cf v_4248
==========================================
salb_X86-SYNTAX (v_2422 : Imm) (v_2423 : Rh)
  v_4325 <- eval (handleImmediateWithSignExtend (v_2422 : Imm) 8 8)
  v_4326 <- eval (bv_and v_4325 (bv_nat 8 31))
  v_4327 <- eval (uge v_4326 (bv_nat 8 8))
  v_4328 <- eval (bit_and v_4327 undef)
  v_4329 <- eval (notBool_ v_4327)
  v_4330 <- eval (eq v_4326 (bv_nat 8 0))
  v_4331 <- eval (notBool_ v_4330)
  v_4332 <- getRegister (v_2423 : Rh)
  v_4333 <- eval (concat (bv_nat 1 0) v_4332)
  v_4334 <- eval (concat (bv_nat 1 0) v_4326)
  v_4335 <- eval (uvalueMInt v_4334)
  v_4336 <- eval (shl v_4333 v_4335)
  v_4337 <- eval (bitwidthMInt v_4333)
  v_4338 <- eval (extract v_4336 0 v_4337)
  v_4339 <- eval (extract v_4338 0 1)
  v_4340 <- eval (eq v_4339 (bv_nat 1 1))
  v_4341 <- eval (bit_and v_4331 v_4340)
  v_4342 <- eval (notBool_ v_4331)
  v_4343 <- getRegister cf
  v_4344 <- eval (eq v_4343 (bv_nat 1 1))
  v_4345 <- eval (bit_and v_4342 v_4344)
  v_4346 <- eval (bit_or v_4341 v_4345)
  v_4347 <- eval (bit_and v_4329 v_4346)
  v_4348 <- eval (bit_or v_4328 v_4347)
  v_4349 <- eval (mux v_4348 (bv_nat 1 1) (bv_nat 1 0))
  v_4350 <- eval (extract v_4338 1 2)
  v_4351 <- eval (eq v_4350 (bv_nat 1 1))
  v_4352 <- eval (bit_and v_4331 v_4351)
  v_4353 <- getRegister sf
  v_4354 <- eval (eq v_4353 (bv_nat 1 1))
  v_4355 <- eval (bit_and v_4342 v_4354)
  v_4356 <- eval (bit_or v_4352 v_4355)
  v_4357 <- eval (mux v_4356 (bv_nat 1 1) (bv_nat 1 0))
  v_4358 <- eval (bit_and v_4331 undef)
  v_4359 <- getRegister af
  v_4360 <- eval (eq v_4359 (bv_nat 1 1))
  v_4361 <- eval (bit_and v_4342 v_4360)
  v_4362 <- eval (bit_or v_4358 v_4361)
  v_4363 <- eval (mux v_4362 (bv_nat 1 1) (bv_nat 1 0))
  v_4364 <- eval (extract v_4338 1 9)
  v_4365 <- eval (eq v_4364 (bv_nat 8 0))
  v_4366 <- eval (bit_and v_4331 v_4365)
  v_4367 <- getRegister zf
  v_4368 <- eval (eq v_4367 (bv_nat 1 1))
  v_4369 <- eval (bit_and v_4342 v_4368)
  v_4370 <- eval (bit_or v_4366 v_4369)
  v_4371 <- eval (mux v_4370 (bv_nat 1 1) (bv_nat 1 0))
  v_4372 <- eval (extract v_4338 8 9)
  v_4373 <- eval (eq v_4372 (bv_nat 1 1))
  v_4374 <- eval (extract v_4338 7 8)
  v_4375 <- eval (eq v_4374 (bv_nat 1 1))
  v_4376 <- eval (eq v_4373 v_4375)
  v_4377 <- eval (notBool_ v_4376)
  v_4378 <- eval (extract v_4338 6 7)
  v_4379 <- eval (eq v_4378 (bv_nat 1 1))
  v_4380 <- eval (eq v_4377 v_4379)
  v_4381 <- eval (notBool_ v_4380)
  v_4382 <- eval (extract v_4338 5 6)
  v_4383 <- eval (eq v_4382 (bv_nat 1 1))
  v_4384 <- eval (eq v_4381 v_4383)
  v_4385 <- eval (notBool_ v_4384)
  v_4386 <- eval (extract v_4338 4 5)
  v_4387 <- eval (eq v_4386 (bv_nat 1 1))
  v_4388 <- eval (eq v_4385 v_4387)
  v_4389 <- eval (notBool_ v_4388)
  v_4390 <- eval (extract v_4338 3 4)
  v_4391 <- eval (eq v_4390 (bv_nat 1 1))
  v_4392 <- eval (eq v_4389 v_4391)
  v_4393 <- eval (notBool_ v_4392)
  v_4394 <- eval (extract v_4338 2 3)
  v_4395 <- eval (eq v_4394 (bv_nat 1 1))
  v_4396 <- eval (eq v_4393 v_4395)
  v_4397 <- eval (notBool_ v_4396)
  v_4398 <- eval (eq v_4397 v_4351)
  v_4399 <- eval (notBool_ v_4398)
  v_4400 <- eval (notBool_ v_4399)
  v_4401 <- eval (bit_and v_4331 v_4400)
  v_4402 <- getRegister pf
  v_4403 <- eval (eq v_4402 (bv_nat 1 1))
  v_4404 <- eval (bit_and v_4342 v_4403)
  v_4405 <- eval (bit_or v_4401 v_4404)
  v_4406 <- eval (mux v_4405 (bv_nat 1 1) (bv_nat 1 0))
  v_4407 <- eval (eq v_4326 (bv_nat 8 1))
  v_4408 <- eval (eq v_4348 v_4351)
  v_4409 <- eval (notBool_ v_4408)
  v_4410 <- eval (bit_and v_4407 v_4409)
  v_4411 <- eval (notBool_ v_4407)
  v_4412 <- getRegister of
  v_4413 <- eval (eq v_4412 (bv_nat 1 1))
  v_4414 <- eval (bit_and v_4342 v_4413)
  v_4415 <- eval (bit_or v_4358 v_4414)
  v_4416 <- eval (bit_and v_4411 v_4415)
  v_4417 <- eval (bit_or v_4410 v_4416)
  v_4418 <- eval (mux v_4417 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2423 : Rh) v_4364
  setRegister of v_4418
  setRegister pf v_4406
  setRegister zf v_4371
  setRegister af v_4363
  setRegister sf v_4357
  setRegister cf v_4349
==========================================
salb_X86-SYNTAX $0x1 (v_2430 : Rh)
  v_4428 <- getRegister (v_2430 : Rh)
  v_4429 <- eval (concat (bv_nat 1 0) v_4428)
  v_4430 <- eval (shl v_4429 1)
  v_4431 <- eval (bitwidthMInt v_4429)
  v_4432 <- eval (extract v_4430 0 v_4431)
  v_4433 <- eval (extract v_4432 0 1)
  v_4434 <- eval (extract v_4432 1 2)
  v_4435 <- eval (extract v_4432 1 9)
  v_4436 <- eval (eq v_4435 (bv_nat 8 0))
  v_4437 <- eval (mux v_4436 (bv_nat 1 1) (bv_nat 1 0))
  v_4438 <- eval (extract v_4432 8 9)
  v_4439 <- eval (eq v_4438 (bv_nat 1 1))
  v_4440 <- eval (extract v_4432 7 8)
  v_4441 <- eval (eq v_4440 (bv_nat 1 1))
  v_4442 <- eval (eq v_4439 v_4441)
  v_4443 <- eval (notBool_ v_4442)
  v_4444 <- eval (extract v_4432 6 7)
  v_4445 <- eval (eq v_4444 (bv_nat 1 1))
  v_4446 <- eval (eq v_4443 v_4445)
  v_4447 <- eval (notBool_ v_4446)
  v_4448 <- eval (extract v_4432 5 6)
  v_4449 <- eval (eq v_4448 (bv_nat 1 1))
  v_4450 <- eval (eq v_4447 v_4449)
  v_4451 <- eval (notBool_ v_4450)
  v_4452 <- eval (extract v_4432 4 5)
  v_4453 <- eval (eq v_4452 (bv_nat 1 1))
  v_4454 <- eval (eq v_4451 v_4453)
  v_4455 <- eval (notBool_ v_4454)
  v_4456 <- eval (extract v_4432 3 4)
  v_4457 <- eval (eq v_4456 (bv_nat 1 1))
  v_4458 <- eval (eq v_4455 v_4457)
  v_4459 <- eval (notBool_ v_4458)
  v_4460 <- eval (extract v_4432 2 3)
  v_4461 <- eval (eq v_4460 (bv_nat 1 1))
  v_4462 <- eval (eq v_4459 v_4461)
  v_4463 <- eval (notBool_ v_4462)
  v_4464 <- eval (eq v_4434 (bv_nat 1 1))
  v_4465 <- eval (eq v_4463 v_4464)
  v_4466 <- eval (notBool_ v_4465)
  v_4467 <- eval (notBool_ v_4466)
  v_4468 <- eval (mux v_4467 (bv_nat 1 1) (bv_nat 1 0))
  v_4469 <- eval (eq v_4433 (bv_nat 1 1))
  v_4470 <- eval (eq v_4469 v_4464)
  v_4471 <- eval (notBool_ v_4470)
  v_4472 <- eval (mux v_4471 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2430 : Rh) v_4435
  setRegister of v_4472
  setRegister pf v_4468
  setRegister zf v_4437
  setRegister af undef
  setRegister sf v_4434
  setRegister cf v_4433
==========================================
sall_X86-SYNTAX cl (v_2447 : R32)
  v_4498 <- getRegister rcx
  v_4499 <- eval (extract v_4498 56 64)
  v_4500 <- eval (bv_and v_4499 (bv_nat 8 31))
  v_4501 <- eval (uge v_4500 (bv_nat 8 32))
  v_4502 <- eval (bit_and v_4501 undef)
  v_4503 <- eval (notBool_ v_4501)
  v_4504 <- eval (eq v_4500 (bv_nat 8 0))
  v_4505 <- eval (notBool_ v_4504)
  v_4506 <- getRegister (v_2447 : R32)
  v_4507 <- eval (concat (bv_nat 1 0) v_4506)
  v_4508 <- eval (concat (bv_nat 25 0) v_4500)
  v_4509 <- eval (uvalueMInt v_4508)
  v_4510 <- eval (shl v_4507 v_4509)
  v_4511 <- eval (bitwidthMInt v_4507)
  v_4512 <- eval (extract v_4510 0 v_4511)
  v_4513 <- eval (extract v_4512 0 1)
  v_4514 <- eval (eq v_4513 (bv_nat 1 1))
  v_4515 <- eval (bit_and v_4505 v_4514)
  v_4516 <- eval (notBool_ v_4505)
  v_4517 <- getRegister cf
  v_4518 <- eval (eq v_4517 (bv_nat 1 1))
  v_4519 <- eval (bit_and v_4516 v_4518)
  v_4520 <- eval (bit_or v_4515 v_4519)
  v_4521 <- eval (bit_and v_4503 v_4520)
  v_4522 <- eval (bit_or v_4502 v_4521)
  v_4523 <- eval (mux v_4522 (bv_nat 1 1) (bv_nat 1 0))
  v_4524 <- eval (extract v_4512 1 2)
  v_4525 <- eval (eq v_4524 (bv_nat 1 1))
  v_4526 <- eval (bit_and v_4505 v_4525)
  v_4527 <- getRegister sf
  v_4528 <- eval (eq v_4527 (bv_nat 1 1))
  v_4529 <- eval (bit_and v_4516 v_4528)
  v_4530 <- eval (bit_or v_4526 v_4529)
  v_4531 <- eval (mux v_4530 (bv_nat 1 1) (bv_nat 1 0))
  v_4532 <- eval (bit_and v_4505 undef)
  v_4533 <- getRegister af
  v_4534 <- eval (eq v_4533 (bv_nat 1 1))
  v_4535 <- eval (bit_and v_4516 v_4534)
  v_4536 <- eval (bit_or v_4532 v_4535)
  v_4537 <- eval (mux v_4536 (bv_nat 1 1) (bv_nat 1 0))
  v_4538 <- eval (extract v_4512 1 33)
  v_4539 <- eval (eq v_4538 (bv_nat 32 0))
  v_4540 <- eval (bit_and v_4505 v_4539)
  v_4541 <- getRegister zf
  v_4542 <- eval (eq v_4541 (bv_nat 1 1))
  v_4543 <- eval (bit_and v_4516 v_4542)
  v_4544 <- eval (bit_or v_4540 v_4543)
  v_4545 <- eval (mux v_4544 (bv_nat 1 1) (bv_nat 1 0))
  v_4546 <- eval (extract v_4512 32 33)
  v_4547 <- eval (eq v_4546 (bv_nat 1 1))
  v_4548 <- eval (extract v_4512 31 32)
  v_4549 <- eval (eq v_4548 (bv_nat 1 1))
  v_4550 <- eval (eq v_4547 v_4549)
  v_4551 <- eval (notBool_ v_4550)
  v_4552 <- eval (extract v_4512 30 31)
  v_4553 <- eval (eq v_4552 (bv_nat 1 1))
  v_4554 <- eval (eq v_4551 v_4553)
  v_4555 <- eval (notBool_ v_4554)
  v_4556 <- eval (extract v_4512 29 30)
  v_4557 <- eval (eq v_4556 (bv_nat 1 1))
  v_4558 <- eval (eq v_4555 v_4557)
  v_4559 <- eval (notBool_ v_4558)
  v_4560 <- eval (extract v_4512 28 29)
  v_4561 <- eval (eq v_4560 (bv_nat 1 1))
  v_4562 <- eval (eq v_4559 v_4561)
  v_4563 <- eval (notBool_ v_4562)
  v_4564 <- eval (extract v_4512 27 28)
  v_4565 <- eval (eq v_4564 (bv_nat 1 1))
  v_4566 <- eval (eq v_4563 v_4565)
  v_4567 <- eval (notBool_ v_4566)
  v_4568 <- eval (extract v_4512 26 27)
  v_4569 <- eval (eq v_4568 (bv_nat 1 1))
  v_4570 <- eval (eq v_4567 v_4569)
  v_4571 <- eval (notBool_ v_4570)
  v_4572 <- eval (extract v_4512 25 26)
  v_4573 <- eval (eq v_4572 (bv_nat 1 1))
  v_4574 <- eval (eq v_4571 v_4573)
  v_4575 <- eval (notBool_ v_4574)
  v_4576 <- eval (notBool_ v_4575)
  v_4577 <- eval (bit_and v_4505 v_4576)
  v_4578 <- getRegister pf
  v_4579 <- eval (eq v_4578 (bv_nat 1 1))
  v_4580 <- eval (bit_and v_4516 v_4579)
  v_4581 <- eval (bit_or v_4577 v_4580)
  v_4582 <- eval (mux v_4581 (bv_nat 1 1) (bv_nat 1 0))
  v_4583 <- eval (eq v_4500 (bv_nat 8 1))
  v_4584 <- eval (eq v_4522 v_4525)
  v_4585 <- eval (notBool_ v_4584)
  v_4586 <- eval (bit_and v_4583 v_4585)
  v_4587 <- eval (notBool_ v_4583)
  v_4588 <- getRegister of
  v_4589 <- eval (eq v_4588 (bv_nat 1 1))
  v_4590 <- eval (bit_and v_4516 v_4589)
  v_4591 <- eval (bit_or v_4532 v_4590)
  v_4592 <- eval (bit_and v_4587 v_4591)
  v_4593 <- eval (bit_or v_4586 v_4592)
  v_4594 <- eval (mux v_4593 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2447 : R32) v_4538
  setRegister of v_4594
  setRegister pf v_4582
  setRegister zf v_4545
  setRegister af v_4537
  setRegister sf v_4531
  setRegister cf v_4523
==========================================
sall_X86-SYNTAX (v_2451 : Imm) (v_2452 : R32)
  v_4602 <- eval (handleImmediateWithSignExtend (v_2451 : Imm) 8 8)
  v_4603 <- eval (bv_and v_4602 (bv_nat 8 31))
  v_4604 <- eval (uge v_4603 (bv_nat 8 32))
  v_4605 <- eval (bit_and v_4604 undef)
  v_4606 <- eval (notBool_ v_4604)
  v_4607 <- eval (eq v_4603 (bv_nat 8 0))
  v_4608 <- eval (notBool_ v_4607)
  v_4609 <- getRegister (v_2452 : R32)
  v_4610 <- eval (concat (bv_nat 1 0) v_4609)
  v_4611 <- eval (concat (bv_nat 25 0) v_4603)
  v_4612 <- eval (uvalueMInt v_4611)
  v_4613 <- eval (shl v_4610 v_4612)
  v_4614 <- eval (bitwidthMInt v_4610)
  v_4615 <- eval (extract v_4613 0 v_4614)
  v_4616 <- eval (extract v_4615 0 1)
  v_4617 <- eval (eq v_4616 (bv_nat 1 1))
  v_4618 <- eval (bit_and v_4608 v_4617)
  v_4619 <- eval (notBool_ v_4608)
  v_4620 <- getRegister cf
  v_4621 <- eval (eq v_4620 (bv_nat 1 1))
  v_4622 <- eval (bit_and v_4619 v_4621)
  v_4623 <- eval (bit_or v_4618 v_4622)
  v_4624 <- eval (bit_and v_4606 v_4623)
  v_4625 <- eval (bit_or v_4605 v_4624)
  v_4626 <- eval (mux v_4625 (bv_nat 1 1) (bv_nat 1 0))
  v_4627 <- eval (extract v_4615 1 2)
  v_4628 <- eval (eq v_4627 (bv_nat 1 1))
  v_4629 <- eval (bit_and v_4608 v_4628)
  v_4630 <- getRegister sf
  v_4631 <- eval (eq v_4630 (bv_nat 1 1))
  v_4632 <- eval (bit_and v_4619 v_4631)
  v_4633 <- eval (bit_or v_4629 v_4632)
  v_4634 <- eval (mux v_4633 (bv_nat 1 1) (bv_nat 1 0))
  v_4635 <- eval (bit_and v_4608 undef)
  v_4636 <- getRegister af
  v_4637 <- eval (eq v_4636 (bv_nat 1 1))
  v_4638 <- eval (bit_and v_4619 v_4637)
  v_4639 <- eval (bit_or v_4635 v_4638)
  v_4640 <- eval (mux v_4639 (bv_nat 1 1) (bv_nat 1 0))
  v_4641 <- eval (extract v_4615 1 33)
  v_4642 <- eval (eq v_4641 (bv_nat 32 0))
  v_4643 <- eval (bit_and v_4608 v_4642)
  v_4644 <- getRegister zf
  v_4645 <- eval (eq v_4644 (bv_nat 1 1))
  v_4646 <- eval (bit_and v_4619 v_4645)
  v_4647 <- eval (bit_or v_4643 v_4646)
  v_4648 <- eval (mux v_4647 (bv_nat 1 1) (bv_nat 1 0))
  v_4649 <- eval (extract v_4615 32 33)
  v_4650 <- eval (eq v_4649 (bv_nat 1 1))
  v_4651 <- eval (extract v_4615 31 32)
  v_4652 <- eval (eq v_4651 (bv_nat 1 1))
  v_4653 <- eval (eq v_4650 v_4652)
  v_4654 <- eval (notBool_ v_4653)
  v_4655 <- eval (extract v_4615 30 31)
  v_4656 <- eval (eq v_4655 (bv_nat 1 1))
  v_4657 <- eval (eq v_4654 v_4656)
  v_4658 <- eval (notBool_ v_4657)
  v_4659 <- eval (extract v_4615 29 30)
  v_4660 <- eval (eq v_4659 (bv_nat 1 1))
  v_4661 <- eval (eq v_4658 v_4660)
  v_4662 <- eval (notBool_ v_4661)
  v_4663 <- eval (extract v_4615 28 29)
  v_4664 <- eval (eq v_4663 (bv_nat 1 1))
  v_4665 <- eval (eq v_4662 v_4664)
  v_4666 <- eval (notBool_ v_4665)
  v_4667 <- eval (extract v_4615 27 28)
  v_4668 <- eval (eq v_4667 (bv_nat 1 1))
  v_4669 <- eval (eq v_4666 v_4668)
  v_4670 <- eval (notBool_ v_4669)
  v_4671 <- eval (extract v_4615 26 27)
  v_4672 <- eval (eq v_4671 (bv_nat 1 1))
  v_4673 <- eval (eq v_4670 v_4672)
  v_4674 <- eval (notBool_ v_4673)
  v_4675 <- eval (extract v_4615 25 26)
  v_4676 <- eval (eq v_4675 (bv_nat 1 1))
  v_4677 <- eval (eq v_4674 v_4676)
  v_4678 <- eval (notBool_ v_4677)
  v_4679 <- eval (notBool_ v_4678)
  v_4680 <- eval (bit_and v_4608 v_4679)
  v_4681 <- getRegister pf
  v_4682 <- eval (eq v_4681 (bv_nat 1 1))
  v_4683 <- eval (bit_and v_4619 v_4682)
  v_4684 <- eval (bit_or v_4680 v_4683)
  v_4685 <- eval (mux v_4684 (bv_nat 1 1) (bv_nat 1 0))
  v_4686 <- eval (eq v_4603 (bv_nat 8 1))
  v_4687 <- eval (eq v_4625 v_4628)
  v_4688 <- eval (notBool_ v_4687)
  v_4689 <- eval (bit_and v_4686 v_4688)
  v_4690 <- eval (notBool_ v_4686)
  v_4691 <- getRegister of
  v_4692 <- eval (eq v_4691 (bv_nat 1 1))
  v_4693 <- eval (bit_and v_4619 v_4692)
  v_4694 <- eval (bit_or v_4635 v_4693)
  v_4695 <- eval (bit_and v_4690 v_4694)
  v_4696 <- eval (bit_or v_4689 v_4695)
  v_4697 <- eval (mux v_4696 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2452 : R32) v_4641
  setRegister of v_4697
  setRegister pf v_4685
  setRegister zf v_4648
  setRegister af v_4640
  setRegister sf v_4634
  setRegister cf v_4626
==========================================
sall_X86-SYNTAX $0x1 (v_2459 : R32)
  v_4707 <- getRegister (v_2459 : R32)
  v_4708 <- eval (concat (bv_nat 1 0) v_4707)
  v_4709 <- eval (shl v_4708 1)
  v_4710 <- eval (bitwidthMInt v_4708)
  v_4711 <- eval (extract v_4709 0 v_4710)
  v_4712 <- eval (extract v_4711 0 1)
  v_4713 <- eval (extract v_4711 1 2)
  v_4714 <- eval (extract v_4711 1 33)
  v_4715 <- eval (eq v_4714 (bv_nat 32 0))
  v_4716 <- eval (mux v_4715 (bv_nat 1 1) (bv_nat 1 0))
  v_4717 <- eval (extract v_4711 32 33)
  v_4718 <- eval (eq v_4717 (bv_nat 1 1))
  v_4719 <- eval (extract v_4711 31 32)
  v_4720 <- eval (eq v_4719 (bv_nat 1 1))
  v_4721 <- eval (eq v_4718 v_4720)
  v_4722 <- eval (notBool_ v_4721)
  v_4723 <- eval (extract v_4711 30 31)
  v_4724 <- eval (eq v_4723 (bv_nat 1 1))
  v_4725 <- eval (eq v_4722 v_4724)
  v_4726 <- eval (notBool_ v_4725)
  v_4727 <- eval (extract v_4711 29 30)
  v_4728 <- eval (eq v_4727 (bv_nat 1 1))
  v_4729 <- eval (eq v_4726 v_4728)
  v_4730 <- eval (notBool_ v_4729)
  v_4731 <- eval (extract v_4711 28 29)
  v_4732 <- eval (eq v_4731 (bv_nat 1 1))
  v_4733 <- eval (eq v_4730 v_4732)
  v_4734 <- eval (notBool_ v_4733)
  v_4735 <- eval (extract v_4711 27 28)
  v_4736 <- eval (eq v_4735 (bv_nat 1 1))
  v_4737 <- eval (eq v_4734 v_4736)
  v_4738 <- eval (notBool_ v_4737)
  v_4739 <- eval (extract v_4711 26 27)
  v_4740 <- eval (eq v_4739 (bv_nat 1 1))
  v_4741 <- eval (eq v_4738 v_4740)
  v_4742 <- eval (notBool_ v_4741)
  v_4743 <- eval (extract v_4711 25 26)
  v_4744 <- eval (eq v_4743 (bv_nat 1 1))
  v_4745 <- eval (eq v_4742 v_4744)
  v_4746 <- eval (notBool_ v_4745)
  v_4747 <- eval (notBool_ v_4746)
  v_4748 <- eval (mux v_4747 (bv_nat 1 1) (bv_nat 1 0))
  v_4749 <- eval (eq v_4712 (bv_nat 1 1))
  v_4750 <- eval (eq v_4713 (bv_nat 1 1))
  v_4751 <- eval (eq v_4749 v_4750)
  v_4752 <- eval (notBool_ v_4751)
  v_4753 <- eval (mux v_4752 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2459 : R32) v_4714
  setRegister of v_4753
  setRegister pf v_4748
  setRegister zf v_4716
  setRegister af undef
  setRegister sf v_4713
  setRegister cf v_4712
==========================================
salq_X86-SYNTAX cl (v_2477 : R64)
  v_4779 <- getRegister rcx
  v_4780 <- eval (extract v_4779 56 64)
  v_4781 <- eval (bv_and v_4780 (bv_nat 8 63))
  v_4782 <- eval (uge v_4781 (bv_nat 8 64))
  v_4783 <- eval (bit_and v_4782 undef)
  v_4784 <- eval (notBool_ v_4782)
  v_4785 <- eval (eq v_4781 (bv_nat 8 0))
  v_4786 <- eval (notBool_ v_4785)
  v_4787 <- getRegister (v_2477 : R64)
  v_4788 <- eval (concat (bv_nat 1 0) v_4787)
  v_4789 <- eval (concat (bv_nat 57 0) v_4781)
  v_4790 <- eval (uvalueMInt v_4789)
  v_4791 <- eval (shl v_4788 v_4790)
  v_4792 <- eval (bitwidthMInt v_4788)
  v_4793 <- eval (extract v_4791 0 v_4792)
  v_4794 <- eval (extract v_4793 0 1)
  v_4795 <- eval (eq v_4794 (bv_nat 1 1))
  v_4796 <- eval (bit_and v_4786 v_4795)
  v_4797 <- eval (notBool_ v_4786)
  v_4798 <- getRegister cf
  v_4799 <- eval (eq v_4798 (bv_nat 1 1))
  v_4800 <- eval (bit_and v_4797 v_4799)
  v_4801 <- eval (bit_or v_4796 v_4800)
  v_4802 <- eval (bit_and v_4784 v_4801)
  v_4803 <- eval (bit_or v_4783 v_4802)
  v_4804 <- eval (mux v_4803 (bv_nat 1 1) (bv_nat 1 0))
  v_4805 <- eval (extract v_4793 1 2)
  v_4806 <- eval (eq v_4805 (bv_nat 1 1))
  v_4807 <- eval (bit_and v_4786 v_4806)
  v_4808 <- getRegister sf
  v_4809 <- eval (eq v_4808 (bv_nat 1 1))
  v_4810 <- eval (bit_and v_4797 v_4809)
  v_4811 <- eval (bit_or v_4807 v_4810)
  v_4812 <- eval (mux v_4811 (bv_nat 1 1) (bv_nat 1 0))
  v_4813 <- eval (extract v_4793 1 65)
  v_4814 <- eval (eq v_4813 (bv_nat 64 0))
  v_4815 <- eval (bit_and v_4786 v_4814)
  v_4816 <- getRegister zf
  v_4817 <- eval (eq v_4816 (bv_nat 1 1))
  v_4818 <- eval (bit_and v_4797 v_4817)
  v_4819 <- eval (bit_or v_4815 v_4818)
  v_4820 <- eval (mux v_4819 (bv_nat 1 1) (bv_nat 1 0))
  v_4821 <- eval (bit_and v_4786 undef)
  v_4822 <- getRegister af
  v_4823 <- eval (eq v_4822 (bv_nat 1 1))
  v_4824 <- eval (bit_and v_4797 v_4823)
  v_4825 <- eval (bit_or v_4821 v_4824)
  v_4826 <- eval (mux v_4825 (bv_nat 1 1) (bv_nat 1 0))
  v_4827 <- eval (extract v_4793 64 65)
  v_4828 <- eval (eq v_4827 (bv_nat 1 1))
  v_4829 <- eval (extract v_4793 63 64)
  v_4830 <- eval (eq v_4829 (bv_nat 1 1))
  v_4831 <- eval (eq v_4828 v_4830)
  v_4832 <- eval (notBool_ v_4831)
  v_4833 <- eval (extract v_4793 62 63)
  v_4834 <- eval (eq v_4833 (bv_nat 1 1))
  v_4835 <- eval (eq v_4832 v_4834)
  v_4836 <- eval (notBool_ v_4835)
  v_4837 <- eval (extract v_4793 61 62)
  v_4838 <- eval (eq v_4837 (bv_nat 1 1))
  v_4839 <- eval (eq v_4836 v_4838)
  v_4840 <- eval (notBool_ v_4839)
  v_4841 <- eval (extract v_4793 60 61)
  v_4842 <- eval (eq v_4841 (bv_nat 1 1))
  v_4843 <- eval (eq v_4840 v_4842)
  v_4844 <- eval (notBool_ v_4843)
  v_4845 <- eval (extract v_4793 59 60)
  v_4846 <- eval (eq v_4845 (bv_nat 1 1))
  v_4847 <- eval (eq v_4844 v_4846)
  v_4848 <- eval (notBool_ v_4847)
  v_4849 <- eval (extract v_4793 58 59)
  v_4850 <- eval (eq v_4849 (bv_nat 1 1))
  v_4851 <- eval (eq v_4848 v_4850)
  v_4852 <- eval (notBool_ v_4851)
  v_4853 <- eval (extract v_4793 57 58)
  v_4854 <- eval (eq v_4853 (bv_nat 1 1))
  v_4855 <- eval (eq v_4852 v_4854)
  v_4856 <- eval (notBool_ v_4855)
  v_4857 <- eval (notBool_ v_4856)
  v_4858 <- eval (bit_and v_4786 v_4857)
  v_4859 <- getRegister pf
  v_4860 <- eval (eq v_4859 (bv_nat 1 1))
  v_4861 <- eval (bit_and v_4797 v_4860)
  v_4862 <- eval (bit_or v_4858 v_4861)
  v_4863 <- eval (mux v_4862 (bv_nat 1 1) (bv_nat 1 0))
  v_4864 <- eval (eq v_4781 (bv_nat 8 1))
  v_4865 <- eval (eq v_4803 v_4806)
  v_4866 <- eval (notBool_ v_4865)
  v_4867 <- eval (bit_and v_4864 v_4866)
  v_4868 <- eval (notBool_ v_4864)
  v_4869 <- getRegister of
  v_4870 <- eval (eq v_4869 (bv_nat 1 1))
  v_4871 <- eval (bit_and v_4797 v_4870)
  v_4872 <- eval (bit_or v_4821 v_4871)
  v_4873 <- eval (bit_and v_4868 v_4872)
  v_4874 <- eval (bit_or v_4867 v_4873)
  v_4875 <- eval (mux v_4874 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2477 : R64) v_4813
  setRegister of v_4875
  setRegister pf v_4863
  setRegister af v_4826
  setRegister zf v_4820
  setRegister sf v_4812
  setRegister cf v_4804
==========================================
salq_X86-SYNTAX (v_2480 : Imm) (v_2482 : R64)
  v_4883 <- eval (handleImmediateWithSignExtend (v_2480 : Imm) 8 8)
  v_4884 <- eval (bv_and v_4883 (bv_nat 8 63))
  v_4885 <- eval (uge v_4884 (bv_nat 8 64))
  v_4886 <- eval (bit_and v_4885 undef)
  v_4887 <- eval (notBool_ v_4885)
  v_4888 <- eval (eq v_4884 (bv_nat 8 0))
  v_4889 <- eval (notBool_ v_4888)
  v_4890 <- getRegister (v_2482 : R64)
  v_4891 <- eval (concat (bv_nat 1 0) v_4890)
  v_4892 <- eval (concat (bv_nat 57 0) v_4884)
  v_4893 <- eval (uvalueMInt v_4892)
  v_4894 <- eval (shl v_4891 v_4893)
  v_4895 <- eval (bitwidthMInt v_4891)
  v_4896 <- eval (extract v_4894 0 v_4895)
  v_4897 <- eval (extract v_4896 0 1)
  v_4898 <- eval (eq v_4897 (bv_nat 1 1))
  v_4899 <- eval (bit_and v_4889 v_4898)
  v_4900 <- eval (notBool_ v_4889)
  v_4901 <- getRegister cf
  v_4902 <- eval (eq v_4901 (bv_nat 1 1))
  v_4903 <- eval (bit_and v_4900 v_4902)
  v_4904 <- eval (bit_or v_4899 v_4903)
  v_4905 <- eval (bit_and v_4887 v_4904)
  v_4906 <- eval (bit_or v_4886 v_4905)
  v_4907 <- eval (mux v_4906 (bv_nat 1 1) (bv_nat 1 0))
  v_4908 <- eval (extract v_4896 1 2)
  v_4909 <- eval (eq v_4908 (bv_nat 1 1))
  v_4910 <- eval (bit_and v_4889 v_4909)
  v_4911 <- getRegister sf
  v_4912 <- eval (eq v_4911 (bv_nat 1 1))
  v_4913 <- eval (bit_and v_4900 v_4912)
  v_4914 <- eval (bit_or v_4910 v_4913)
  v_4915 <- eval (mux v_4914 (bv_nat 1 1) (bv_nat 1 0))
  v_4916 <- eval (extract v_4896 1 65)
  v_4917 <- eval (eq v_4916 (bv_nat 64 0))
  v_4918 <- eval (bit_and v_4889 v_4917)
  v_4919 <- getRegister zf
  v_4920 <- eval (eq v_4919 (bv_nat 1 1))
  v_4921 <- eval (bit_and v_4900 v_4920)
  v_4922 <- eval (bit_or v_4918 v_4921)
  v_4923 <- eval (mux v_4922 (bv_nat 1 1) (bv_nat 1 0))
  v_4924 <- eval (bit_and v_4889 undef)
  v_4925 <- getRegister af
  v_4926 <- eval (eq v_4925 (bv_nat 1 1))
  v_4927 <- eval (bit_and v_4900 v_4926)
  v_4928 <- eval (bit_or v_4924 v_4927)
  v_4929 <- eval (mux v_4928 (bv_nat 1 1) (bv_nat 1 0))
  v_4930 <- eval (extract v_4896 64 65)
  v_4931 <- eval (eq v_4930 (bv_nat 1 1))
  v_4932 <- eval (extract v_4896 63 64)
  v_4933 <- eval (eq v_4932 (bv_nat 1 1))
  v_4934 <- eval (eq v_4931 v_4933)
  v_4935 <- eval (notBool_ v_4934)
  v_4936 <- eval (extract v_4896 62 63)
  v_4937 <- eval (eq v_4936 (bv_nat 1 1))
  v_4938 <- eval (eq v_4935 v_4937)
  v_4939 <- eval (notBool_ v_4938)
  v_4940 <- eval (extract v_4896 61 62)
  v_4941 <- eval (eq v_4940 (bv_nat 1 1))
  v_4942 <- eval (eq v_4939 v_4941)
  v_4943 <- eval (notBool_ v_4942)
  v_4944 <- eval (extract v_4896 60 61)
  v_4945 <- eval (eq v_4944 (bv_nat 1 1))
  v_4946 <- eval (eq v_4943 v_4945)
  v_4947 <- eval (notBool_ v_4946)
  v_4948 <- eval (extract v_4896 59 60)
  v_4949 <- eval (eq v_4948 (bv_nat 1 1))
  v_4950 <- eval (eq v_4947 v_4949)
  v_4951 <- eval (notBool_ v_4950)
  v_4952 <- eval (extract v_4896 58 59)
  v_4953 <- eval (eq v_4952 (bv_nat 1 1))
  v_4954 <- eval (eq v_4951 v_4953)
  v_4955 <- eval (notBool_ v_4954)
  v_4956 <- eval (extract v_4896 57 58)
  v_4957 <- eval (eq v_4956 (bv_nat 1 1))
  v_4958 <- eval (eq v_4955 v_4957)
  v_4959 <- eval (notBool_ v_4958)
  v_4960 <- eval (notBool_ v_4959)
  v_4961 <- eval (bit_and v_4889 v_4960)
  v_4962 <- getRegister pf
  v_4963 <- eval (eq v_4962 (bv_nat 1 1))
  v_4964 <- eval (bit_and v_4900 v_4963)
  v_4965 <- eval (bit_or v_4961 v_4964)
  v_4966 <- eval (mux v_4965 (bv_nat 1 1) (bv_nat 1 0))
  v_4967 <- eval (eq v_4884 (bv_nat 8 1))
  v_4968 <- eval (eq v_4906 v_4909)
  v_4969 <- eval (notBool_ v_4968)
  v_4970 <- eval (bit_and v_4967 v_4969)
  v_4971 <- eval (notBool_ v_4967)
  v_4972 <- getRegister of
  v_4973 <- eval (eq v_4972 (bv_nat 1 1))
  v_4974 <- eval (bit_and v_4900 v_4973)
  v_4975 <- eval (bit_or v_4924 v_4974)
  v_4976 <- eval (bit_and v_4971 v_4975)
  v_4977 <- eval (bit_or v_4970 v_4976)
  v_4978 <- eval (mux v_4977 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2482 : R64) v_4916
  setRegister of v_4978
  setRegister pf v_4966
  setRegister af v_4929
  setRegister zf v_4923
  setRegister sf v_4915
  setRegister cf v_4907
==========================================
salq_X86-SYNTAX $0x1 (v_2489 : R64)
  v_4988 <- getRegister (v_2489 : R64)
  v_4989 <- eval (concat (bv_nat 1 0) v_4988)
  v_4990 <- eval (shl v_4989 1)
  v_4991 <- eval (bitwidthMInt v_4989)
  v_4992 <- eval (extract v_4990 0 v_4991)
  v_4993 <- eval (extract v_4992 0 1)
  v_4994 <- eval (extract v_4992 1 2)
  v_4995 <- eval (extract v_4992 1 65)
  v_4996 <- eval (eq v_4995 (bv_nat 64 0))
  v_4997 <- eval (mux v_4996 (bv_nat 1 1) (bv_nat 1 0))
  v_4998 <- eval (extract v_4992 64 65)
  v_4999 <- eval (eq v_4998 (bv_nat 1 1))
  v_5000 <- eval (extract v_4992 63 64)
  v_5001 <- eval (eq v_5000 (bv_nat 1 1))
  v_5002 <- eval (eq v_4999 v_5001)
  v_5003 <- eval (notBool_ v_5002)
  v_5004 <- eval (extract v_4992 62 63)
  v_5005 <- eval (eq v_5004 (bv_nat 1 1))
  v_5006 <- eval (eq v_5003 v_5005)
  v_5007 <- eval (notBool_ v_5006)
  v_5008 <- eval (extract v_4992 61 62)
  v_5009 <- eval (eq v_5008 (bv_nat 1 1))
  v_5010 <- eval (eq v_5007 v_5009)
  v_5011 <- eval (notBool_ v_5010)
  v_5012 <- eval (extract v_4992 60 61)
  v_5013 <- eval (eq v_5012 (bv_nat 1 1))
  v_5014 <- eval (eq v_5011 v_5013)
  v_5015 <- eval (notBool_ v_5014)
  v_5016 <- eval (extract v_4992 59 60)
  v_5017 <- eval (eq v_5016 (bv_nat 1 1))
  v_5018 <- eval (eq v_5015 v_5017)
  v_5019 <- eval (notBool_ v_5018)
  v_5020 <- eval (extract v_4992 58 59)
  v_5021 <- eval (eq v_5020 (bv_nat 1 1))
  v_5022 <- eval (eq v_5019 v_5021)
  v_5023 <- eval (notBool_ v_5022)
  v_5024 <- eval (extract v_4992 57 58)
  v_5025 <- eval (eq v_5024 (bv_nat 1 1))
  v_5026 <- eval (eq v_5023 v_5025)
  v_5027 <- eval (notBool_ v_5026)
  v_5028 <- eval (notBool_ v_5027)
  v_5029 <- eval (mux v_5028 (bv_nat 1 1) (bv_nat 1 0))
  v_5030 <- eval (eq v_4993 (bv_nat 1 1))
  v_5031 <- eval (eq v_4994 (bv_nat 1 1))
  v_5032 <- eval (eq v_5030 v_5031)
  v_5033 <- eval (notBool_ v_5032)
  v_5034 <- eval (mux v_5033 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2489 : R64) v_4995
  setRegister of v_5034
  setRegister pf v_5029
  setRegister af undef
  setRegister zf v_4997
  setRegister sf v_4994
  setRegister cf v_4993
==========================================
salw_X86-SYNTAX cl (v_2508 : R16)
  v_5060 <- getRegister rcx
  v_5061 <- eval (extract v_5060 56 64)
  v_5062 <- eval (bv_and v_5061 (bv_nat 8 31))
  v_5063 <- eval (uge v_5062 (bv_nat 8 16))
  v_5064 <- eval (bit_and v_5063 undef)
  v_5065 <- eval (notBool_ v_5063)
  v_5066 <- eval (eq v_5062 (bv_nat 8 0))
  v_5067 <- eval (notBool_ v_5066)
  v_5068 <- getRegister (v_2508 : R16)
  v_5069 <- eval (concat (bv_nat 1 0) v_5068)
  v_5070 <- eval (concat (bv_nat 9 0) v_5062)
  v_5071 <- eval (uvalueMInt v_5070)
  v_5072 <- eval (shl v_5069 v_5071)
  v_5073 <- eval (bitwidthMInt v_5069)
  v_5074 <- eval (extract v_5072 0 v_5073)
  v_5075 <- eval (extract v_5074 0 1)
  v_5076 <- eval (eq v_5075 (bv_nat 1 1))
  v_5077 <- eval (bit_and v_5067 v_5076)
  v_5078 <- eval (notBool_ v_5067)
  v_5079 <- getRegister cf
  v_5080 <- eval (eq v_5079 (bv_nat 1 1))
  v_5081 <- eval (bit_and v_5078 v_5080)
  v_5082 <- eval (bit_or v_5077 v_5081)
  v_5083 <- eval (bit_and v_5065 v_5082)
  v_5084 <- eval (bit_or v_5064 v_5083)
  v_5085 <- eval (mux v_5084 (bv_nat 1 1) (bv_nat 1 0))
  v_5086 <- eval (extract v_5074 1 2)
  v_5087 <- eval (eq v_5086 (bv_nat 1 1))
  v_5088 <- eval (bit_and v_5067 v_5087)
  v_5089 <- getRegister sf
  v_5090 <- eval (eq v_5089 (bv_nat 1 1))
  v_5091 <- eval (bit_and v_5078 v_5090)
  v_5092 <- eval (bit_or v_5088 v_5091)
  v_5093 <- eval (mux v_5092 (bv_nat 1 1) (bv_nat 1 0))
  v_5094 <- eval (extract v_5074 1 17)
  v_5095 <- eval (eq v_5094 (bv_nat 16 0))
  v_5096 <- eval (bit_and v_5067 v_5095)
  v_5097 <- getRegister zf
  v_5098 <- eval (eq v_5097 (bv_nat 1 1))
  v_5099 <- eval (bit_and v_5078 v_5098)
  v_5100 <- eval (bit_or v_5096 v_5099)
  v_5101 <- eval (mux v_5100 (bv_nat 1 1) (bv_nat 1 0))
  v_5102 <- eval (bit_and v_5067 undef)
  v_5103 <- getRegister af
  v_5104 <- eval (eq v_5103 (bv_nat 1 1))
  v_5105 <- eval (bit_and v_5078 v_5104)
  v_5106 <- eval (bit_or v_5102 v_5105)
  v_5107 <- eval (mux v_5106 (bv_nat 1 1) (bv_nat 1 0))
  v_5108 <- eval (extract v_5074 16 17)
  v_5109 <- eval (eq v_5108 (bv_nat 1 1))
  v_5110 <- eval (extract v_5074 15 16)
  v_5111 <- eval (eq v_5110 (bv_nat 1 1))
  v_5112 <- eval (eq v_5109 v_5111)
  v_5113 <- eval (notBool_ v_5112)
  v_5114 <- eval (extract v_5074 14 15)
  v_5115 <- eval (eq v_5114 (bv_nat 1 1))
  v_5116 <- eval (eq v_5113 v_5115)
  v_5117 <- eval (notBool_ v_5116)
  v_5118 <- eval (extract v_5074 13 14)
  v_5119 <- eval (eq v_5118 (bv_nat 1 1))
  v_5120 <- eval (eq v_5117 v_5119)
  v_5121 <- eval (notBool_ v_5120)
  v_5122 <- eval (extract v_5074 12 13)
  v_5123 <- eval (eq v_5122 (bv_nat 1 1))
  v_5124 <- eval (eq v_5121 v_5123)
  v_5125 <- eval (notBool_ v_5124)
  v_5126 <- eval (extract v_5074 11 12)
  v_5127 <- eval (eq v_5126 (bv_nat 1 1))
  v_5128 <- eval (eq v_5125 v_5127)
  v_5129 <- eval (notBool_ v_5128)
  v_5130 <- eval (extract v_5074 10 11)
  v_5131 <- eval (eq v_5130 (bv_nat 1 1))
  v_5132 <- eval (eq v_5129 v_5131)
  v_5133 <- eval (notBool_ v_5132)
  v_5134 <- eval (extract v_5074 9 10)
  v_5135 <- eval (eq v_5134 (bv_nat 1 1))
  v_5136 <- eval (eq v_5133 v_5135)
  v_5137 <- eval (notBool_ v_5136)
  v_5138 <- eval (notBool_ v_5137)
  v_5139 <- eval (bit_and v_5067 v_5138)
  v_5140 <- getRegister pf
  v_5141 <- eval (eq v_5140 (bv_nat 1 1))
  v_5142 <- eval (bit_and v_5078 v_5141)
  v_5143 <- eval (bit_or v_5139 v_5142)
  v_5144 <- eval (mux v_5143 (bv_nat 1 1) (bv_nat 1 0))
  v_5145 <- eval (eq v_5062 (bv_nat 8 1))
  v_5146 <- eval (eq v_5084 v_5087)
  v_5147 <- eval (notBool_ v_5146)
  v_5148 <- eval (bit_and v_5145 v_5147)
  v_5149 <- eval (notBool_ v_5145)
  v_5150 <- getRegister of
  v_5151 <- eval (eq v_5150 (bv_nat 1 1))
  v_5152 <- eval (bit_and v_5078 v_5151)
  v_5153 <- eval (bit_or v_5102 v_5152)
  v_5154 <- eval (bit_and v_5149 v_5153)
  v_5155 <- eval (bit_or v_5148 v_5154)
  v_5156 <- eval (mux v_5155 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2508 : R16) v_5094
  setRegister of v_5156
  setRegister pf v_5144
  setRegister af v_5107
  setRegister zf v_5101
  setRegister sf v_5093
  setRegister cf v_5085
==========================================
salw_X86-SYNTAX (v_2509 : Imm) (v_2513 : R16)
  v_5164 <- eval (handleImmediateWithSignExtend (v_2509 : Imm) 8 8)
  v_5165 <- eval (bv_and v_5164 (bv_nat 8 31))
  v_5166 <- eval (uge v_5165 (bv_nat 8 16))
  v_5167 <- eval (bit_and v_5166 undef)
  v_5168 <- eval (notBool_ v_5166)
  v_5169 <- eval (eq v_5165 (bv_nat 8 0))
  v_5170 <- eval (notBool_ v_5169)
  v_5171 <- getRegister (v_2513 : R16)
  v_5172 <- eval (concat (bv_nat 1 0) v_5171)
  v_5173 <- eval (concat (bv_nat 9 0) v_5165)
  v_5174 <- eval (uvalueMInt v_5173)
  v_5175 <- eval (shl v_5172 v_5174)
  v_5176 <- eval (bitwidthMInt v_5172)
  v_5177 <- eval (extract v_5175 0 v_5176)
  v_5178 <- eval (extract v_5177 0 1)
  v_5179 <- eval (eq v_5178 (bv_nat 1 1))
  v_5180 <- eval (bit_and v_5170 v_5179)
  v_5181 <- eval (notBool_ v_5170)
  v_5182 <- getRegister cf
  v_5183 <- eval (eq v_5182 (bv_nat 1 1))
  v_5184 <- eval (bit_and v_5181 v_5183)
  v_5185 <- eval (bit_or v_5180 v_5184)
  v_5186 <- eval (bit_and v_5168 v_5185)
  v_5187 <- eval (bit_or v_5167 v_5186)
  v_5188 <- eval (mux v_5187 (bv_nat 1 1) (bv_nat 1 0))
  v_5189 <- eval (extract v_5177 1 2)
  v_5190 <- eval (eq v_5189 (bv_nat 1 1))
  v_5191 <- eval (bit_and v_5170 v_5190)
  v_5192 <- getRegister sf
  v_5193 <- eval (eq v_5192 (bv_nat 1 1))
  v_5194 <- eval (bit_and v_5181 v_5193)
  v_5195 <- eval (bit_or v_5191 v_5194)
  v_5196 <- eval (mux v_5195 (bv_nat 1 1) (bv_nat 1 0))
  v_5197 <- eval (extract v_5177 1 17)
  v_5198 <- eval (eq v_5197 (bv_nat 16 0))
  v_5199 <- eval (bit_and v_5170 v_5198)
  v_5200 <- getRegister zf
  v_5201 <- eval (eq v_5200 (bv_nat 1 1))
  v_5202 <- eval (bit_and v_5181 v_5201)
  v_5203 <- eval (bit_or v_5199 v_5202)
  v_5204 <- eval (mux v_5203 (bv_nat 1 1) (bv_nat 1 0))
  v_5205 <- eval (bit_and v_5170 undef)
  v_5206 <- getRegister af
  v_5207 <- eval (eq v_5206 (bv_nat 1 1))
  v_5208 <- eval (bit_and v_5181 v_5207)
  v_5209 <- eval (bit_or v_5205 v_5208)
  v_5210 <- eval (mux v_5209 (bv_nat 1 1) (bv_nat 1 0))
  v_5211 <- eval (extract v_5177 16 17)
  v_5212 <- eval (eq v_5211 (bv_nat 1 1))
  v_5213 <- eval (extract v_5177 15 16)
  v_5214 <- eval (eq v_5213 (bv_nat 1 1))
  v_5215 <- eval (eq v_5212 v_5214)
  v_5216 <- eval (notBool_ v_5215)
  v_5217 <- eval (extract v_5177 14 15)
  v_5218 <- eval (eq v_5217 (bv_nat 1 1))
  v_5219 <- eval (eq v_5216 v_5218)
  v_5220 <- eval (notBool_ v_5219)
  v_5221 <- eval (extract v_5177 13 14)
  v_5222 <- eval (eq v_5221 (bv_nat 1 1))
  v_5223 <- eval (eq v_5220 v_5222)
  v_5224 <- eval (notBool_ v_5223)
  v_5225 <- eval (extract v_5177 12 13)
  v_5226 <- eval (eq v_5225 (bv_nat 1 1))
  v_5227 <- eval (eq v_5224 v_5226)
  v_5228 <- eval (notBool_ v_5227)
  v_5229 <- eval (extract v_5177 11 12)
  v_5230 <- eval (eq v_5229 (bv_nat 1 1))
  v_5231 <- eval (eq v_5228 v_5230)
  v_5232 <- eval (notBool_ v_5231)
  v_5233 <- eval (extract v_5177 10 11)
  v_5234 <- eval (eq v_5233 (bv_nat 1 1))
  v_5235 <- eval (eq v_5232 v_5234)
  v_5236 <- eval (notBool_ v_5235)
  v_5237 <- eval (extract v_5177 9 10)
  v_5238 <- eval (eq v_5237 (bv_nat 1 1))
  v_5239 <- eval (eq v_5236 v_5238)
  v_5240 <- eval (notBool_ v_5239)
  v_5241 <- eval (notBool_ v_5240)
  v_5242 <- eval (bit_and v_5170 v_5241)
  v_5243 <- getRegister pf
  v_5244 <- eval (eq v_5243 (bv_nat 1 1))
  v_5245 <- eval (bit_and v_5181 v_5244)
  v_5246 <- eval (bit_or v_5242 v_5245)
  v_5247 <- eval (mux v_5246 (bv_nat 1 1) (bv_nat 1 0))
  v_5248 <- eval (eq v_5165 (bv_nat 8 1))
  v_5249 <- eval (eq v_5187 v_5190)
  v_5250 <- eval (notBool_ v_5249)
  v_5251 <- eval (bit_and v_5248 v_5250)
  v_5252 <- eval (notBool_ v_5248)
  v_5253 <- getRegister of
  v_5254 <- eval (eq v_5253 (bv_nat 1 1))
  v_5255 <- eval (bit_and v_5181 v_5254)
  v_5256 <- eval (bit_or v_5205 v_5255)
  v_5257 <- eval (bit_and v_5252 v_5256)
  v_5258 <- eval (bit_or v_5251 v_5257)
  v_5259 <- eval (mux v_5258 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2513 : R16) v_5197
  setRegister of v_5259
  setRegister pf v_5247
  setRegister af v_5210
  setRegister zf v_5204
  setRegister sf v_5196
  setRegister cf v_5188
==========================================
salw_X86-SYNTAX $0x1 (v_2520 : R16)
  v_5269 <- getRegister (v_2520 : R16)
  v_5270 <- eval (concat (bv_nat 1 0) v_5269)
  v_5271 <- eval (shl v_5270 1)
  v_5272 <- eval (bitwidthMInt v_5270)
  v_5273 <- eval (extract v_5271 0 v_5272)
  v_5274 <- eval (extract v_5273 0 1)
  v_5275 <- eval (extract v_5273 1 2)
  v_5276 <- eval (extract v_5273 1 17)
  v_5277 <- eval (eq v_5276 (bv_nat 16 0))
  v_5278 <- eval (mux v_5277 (bv_nat 1 1) (bv_nat 1 0))
  v_5279 <- eval (extract v_5273 16 17)
  v_5280 <- eval (eq v_5279 (bv_nat 1 1))
  v_5281 <- eval (extract v_5273 15 16)
  v_5282 <- eval (eq v_5281 (bv_nat 1 1))
  v_5283 <- eval (eq v_5280 v_5282)
  v_5284 <- eval (notBool_ v_5283)
  v_5285 <- eval (extract v_5273 14 15)
  v_5286 <- eval (eq v_5285 (bv_nat 1 1))
  v_5287 <- eval (eq v_5284 v_5286)
  v_5288 <- eval (notBool_ v_5287)
  v_5289 <- eval (extract v_5273 13 14)
  v_5290 <- eval (eq v_5289 (bv_nat 1 1))
  v_5291 <- eval (eq v_5288 v_5290)
  v_5292 <- eval (notBool_ v_5291)
  v_5293 <- eval (extract v_5273 12 13)
  v_5294 <- eval (eq v_5293 (bv_nat 1 1))
  v_5295 <- eval (eq v_5292 v_5294)
  v_5296 <- eval (notBool_ v_5295)
  v_5297 <- eval (extract v_5273 11 12)
  v_5298 <- eval (eq v_5297 (bv_nat 1 1))
  v_5299 <- eval (eq v_5296 v_5298)
  v_5300 <- eval (notBool_ v_5299)
  v_5301 <- eval (extract v_5273 10 11)
  v_5302 <- eval (eq v_5301 (bv_nat 1 1))
  v_5303 <- eval (eq v_5300 v_5302)
  v_5304 <- eval (notBool_ v_5303)
  v_5305 <- eval (extract v_5273 9 10)
  v_5306 <- eval (eq v_5305 (bv_nat 1 1))
  v_5307 <- eval (eq v_5304 v_5306)
  v_5308 <- eval (notBool_ v_5307)
  v_5309 <- eval (notBool_ v_5308)
  v_5310 <- eval (mux v_5309 (bv_nat 1 1) (bv_nat 1 0))
  v_5311 <- eval (eq v_5274 (bv_nat 1 1))
  v_5312 <- eval (eq v_5275 (bv_nat 1 1))
  v_5313 <- eval (eq v_5311 v_5312)
  v_5314 <- eval (notBool_ v_5313)
  v_5315 <- eval (mux v_5314 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2520 : R16) v_5276
  setRegister of v_5315
  setRegister pf v_5310
  setRegister af undef
  setRegister zf v_5278
  setRegister sf v_5275
  setRegister cf v_5274
==========================================
sarb_X86-SYNTAX cl (v_2534 : R8)
  v_5341 <- getRegister rcx
  v_5342 <- eval (extract v_5341 56 64)
  v_5343 <- eval (bv_and v_5342 (bv_nat 8 31))
  v_5344 <- eval (eq v_5343 (bv_nat 8 0))
  v_5345 <- eval (notBool_ v_5344)
  v_5346 <- getRegister (v_2534 : R8)
  v_5347 <- eval (concat v_5346 (bv_nat 1 0))
  v_5348 <- eval (bitwidthMInt v_5347)
  v_5349 <- eval (svalueMInt v_5347)
  v_5350 <- eval (mi v_5348 v_5349)
  v_5351 <- eval (concat (bv_nat 1 0) v_5343)
  v_5352 <- eval (uvalueMInt v_5351)
  v_5353 <- eval (ashr v_5350 v_5352)
  v_5354 <- eval (extract v_5353 8 9)
  v_5355 <- eval (eq v_5354 (bv_nat 1 1))
  v_5356 <- eval (bit_and v_5345 v_5355)
  v_5357 <- eval (notBool_ v_5345)
  v_5358 <- getRegister cf
  v_5359 <- eval (eq v_5358 (bv_nat 1 1))
  v_5360 <- eval (bit_and v_5357 v_5359)
  v_5361 <- eval (bit_or v_5356 v_5360)
  v_5362 <- eval (mux v_5361 (bv_nat 1 1) (bv_nat 1 0))
  v_5363 <- eval (extract v_5353 0 1)
  v_5364 <- eval (eq v_5363 (bv_nat 1 1))
  v_5365 <- eval (bit_and v_5345 v_5364)
  v_5366 <- getRegister sf
  v_5367 <- eval (eq v_5366 (bv_nat 1 1))
  v_5368 <- eval (bit_and v_5357 v_5367)
  v_5369 <- eval (bit_or v_5365 v_5368)
  v_5370 <- eval (mux v_5369 (bv_nat 1 1) (bv_nat 1 0))
  v_5371 <- eval (bit_and v_5345 undef)
  v_5372 <- getRegister af
  v_5373 <- eval (eq v_5372 (bv_nat 1 1))
  v_5374 <- eval (bit_and v_5357 v_5373)
  v_5375 <- eval (bit_or v_5371 v_5374)
  v_5376 <- eval (mux v_5375 (bv_nat 1 1) (bv_nat 1 0))
  v_5377 <- eval (extract v_5353 0 8)
  v_5378 <- eval (eq v_5377 (bv_nat 8 0))
  v_5379 <- eval (bit_and v_5345 v_5378)
  v_5380 <- getRegister zf
  v_5381 <- eval (eq v_5380 (bv_nat 1 1))
  v_5382 <- eval (bit_and v_5357 v_5381)
  v_5383 <- eval (bit_or v_5379 v_5382)
  v_5384 <- eval (mux v_5383 (bv_nat 1 1) (bv_nat 1 0))
  v_5385 <- eval (extract v_5353 7 8)
  v_5386 <- eval (eq v_5385 (bv_nat 1 1))
  v_5387 <- eval (extract v_5353 6 7)
  v_5388 <- eval (eq v_5387 (bv_nat 1 1))
  v_5389 <- eval (eq v_5386 v_5388)
  v_5390 <- eval (notBool_ v_5389)
  v_5391 <- eval (extract v_5353 5 6)
  v_5392 <- eval (eq v_5391 (bv_nat 1 1))
  v_5393 <- eval (eq v_5390 v_5392)
  v_5394 <- eval (notBool_ v_5393)
  v_5395 <- eval (extract v_5353 4 5)
  v_5396 <- eval (eq v_5395 (bv_nat 1 1))
  v_5397 <- eval (eq v_5394 v_5396)
  v_5398 <- eval (notBool_ v_5397)
  v_5399 <- eval (extract v_5353 3 4)
  v_5400 <- eval (eq v_5399 (bv_nat 1 1))
  v_5401 <- eval (eq v_5398 v_5400)
  v_5402 <- eval (notBool_ v_5401)
  v_5403 <- eval (extract v_5353 2 3)
  v_5404 <- eval (eq v_5403 (bv_nat 1 1))
  v_5405 <- eval (eq v_5402 v_5404)
  v_5406 <- eval (notBool_ v_5405)
  v_5407 <- eval (extract v_5353 1 2)
  v_5408 <- eval (eq v_5407 (bv_nat 1 1))
  v_5409 <- eval (eq v_5406 v_5408)
  v_5410 <- eval (notBool_ v_5409)
  v_5411 <- eval (eq v_5410 v_5364)
  v_5412 <- eval (notBool_ v_5411)
  v_5413 <- eval (notBool_ v_5412)
  v_5414 <- eval (bit_and v_5345 v_5413)
  v_5415 <- getRegister pf
  v_5416 <- eval (eq v_5415 (bv_nat 1 1))
  v_5417 <- eval (bit_and v_5357 v_5416)
  v_5418 <- eval (bit_or v_5414 v_5417)
  v_5419 <- eval (mux v_5418 (bv_nat 1 1) (bv_nat 1 0))
  v_5420 <- eval (eq v_5343 (bv_nat 8 1))
  v_5421 <- eval (notBool_ v_5420)
  v_5422 <- getRegister of
  v_5423 <- eval (eq v_5422 (bv_nat 1 1))
  v_5424 <- eval (bit_and v_5357 v_5423)
  v_5425 <- eval (bit_or v_5371 v_5424)
  v_5426 <- eval (bit_and v_5421 v_5425)
  v_5427 <- eval (mux v_5426 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2534 : R8) v_5377
  setRegister of v_5427
  setRegister pf v_5419
  setRegister zf v_5384
  setRegister af v_5376
  setRegister sf v_5370
  setRegister cf v_5362
==========================================
sarb_X86-SYNTAX (v_2538 : Imm) (v_2539 : R8)
  v_5435 <- eval (handleImmediateWithSignExtend (v_2538 : Imm) 8 8)
  v_5436 <- eval (bv_and v_5435 (bv_nat 8 31))
  v_5437 <- eval (eq v_5436 (bv_nat 8 0))
  v_5438 <- eval (notBool_ v_5437)
  v_5439 <- getRegister (v_2539 : R8)
  v_5440 <- eval (concat v_5439 (bv_nat 1 0))
  v_5441 <- eval (bitwidthMInt v_5440)
  v_5442 <- eval (svalueMInt v_5440)
  v_5443 <- eval (mi v_5441 v_5442)
  v_5444 <- eval (concat (bv_nat 1 0) v_5436)
  v_5445 <- eval (uvalueMInt v_5444)
  v_5446 <- eval (ashr v_5443 v_5445)
  v_5447 <- eval (extract v_5446 8 9)
  v_5448 <- eval (eq v_5447 (bv_nat 1 1))
  v_5449 <- eval (bit_and v_5438 v_5448)
  v_5450 <- eval (notBool_ v_5438)
  v_5451 <- getRegister cf
  v_5452 <- eval (eq v_5451 (bv_nat 1 1))
  v_5453 <- eval (bit_and v_5450 v_5452)
  v_5454 <- eval (bit_or v_5449 v_5453)
  v_5455 <- eval (mux v_5454 (bv_nat 1 1) (bv_nat 1 0))
  v_5456 <- eval (extract v_5446 0 1)
  v_5457 <- eval (eq v_5456 (bv_nat 1 1))
  v_5458 <- eval (bit_and v_5438 v_5457)
  v_5459 <- getRegister sf
  v_5460 <- eval (eq v_5459 (bv_nat 1 1))
  v_5461 <- eval (bit_and v_5450 v_5460)
  v_5462 <- eval (bit_or v_5458 v_5461)
  v_5463 <- eval (mux v_5462 (bv_nat 1 1) (bv_nat 1 0))
  v_5464 <- eval (bit_and v_5438 undef)
  v_5465 <- getRegister af
  v_5466 <- eval (eq v_5465 (bv_nat 1 1))
  v_5467 <- eval (bit_and v_5450 v_5466)
  v_5468 <- eval (bit_or v_5464 v_5467)
  v_5469 <- eval (mux v_5468 (bv_nat 1 1) (bv_nat 1 0))
  v_5470 <- eval (extract v_5446 0 8)
  v_5471 <- eval (eq v_5470 (bv_nat 8 0))
  v_5472 <- eval (bit_and v_5438 v_5471)
  v_5473 <- getRegister zf
  v_5474 <- eval (eq v_5473 (bv_nat 1 1))
  v_5475 <- eval (bit_and v_5450 v_5474)
  v_5476 <- eval (bit_or v_5472 v_5475)
  v_5477 <- eval (mux v_5476 (bv_nat 1 1) (bv_nat 1 0))
  v_5478 <- eval (extract v_5446 7 8)
  v_5479 <- eval (eq v_5478 (bv_nat 1 1))
  v_5480 <- eval (extract v_5446 6 7)
  v_5481 <- eval (eq v_5480 (bv_nat 1 1))
  v_5482 <- eval (eq v_5479 v_5481)
  v_5483 <- eval (notBool_ v_5482)
  v_5484 <- eval (extract v_5446 5 6)
  v_5485 <- eval (eq v_5484 (bv_nat 1 1))
  v_5486 <- eval (eq v_5483 v_5485)
  v_5487 <- eval (notBool_ v_5486)
  v_5488 <- eval (extract v_5446 4 5)
  v_5489 <- eval (eq v_5488 (bv_nat 1 1))
  v_5490 <- eval (eq v_5487 v_5489)
  v_5491 <- eval (notBool_ v_5490)
  v_5492 <- eval (extract v_5446 3 4)
  v_5493 <- eval (eq v_5492 (bv_nat 1 1))
  v_5494 <- eval (eq v_5491 v_5493)
  v_5495 <- eval (notBool_ v_5494)
  v_5496 <- eval (extract v_5446 2 3)
  v_5497 <- eval (eq v_5496 (bv_nat 1 1))
  v_5498 <- eval (eq v_5495 v_5497)
  v_5499 <- eval (notBool_ v_5498)
  v_5500 <- eval (extract v_5446 1 2)
  v_5501 <- eval (eq v_5500 (bv_nat 1 1))
  v_5502 <- eval (eq v_5499 v_5501)
  v_5503 <- eval (notBool_ v_5502)
  v_5504 <- eval (eq v_5503 v_5457)
  v_5505 <- eval (notBool_ v_5504)
  v_5506 <- eval (notBool_ v_5505)
  v_5507 <- eval (bit_and v_5438 v_5506)
  v_5508 <- getRegister pf
  v_5509 <- eval (eq v_5508 (bv_nat 1 1))
  v_5510 <- eval (bit_and v_5450 v_5509)
  v_5511 <- eval (bit_or v_5507 v_5510)
  v_5512 <- eval (mux v_5511 (bv_nat 1 1) (bv_nat 1 0))
  v_5513 <- eval (eq v_5436 (bv_nat 8 1))
  v_5514 <- eval (notBool_ v_5513)
  v_5515 <- getRegister of
  v_5516 <- eval (eq v_5515 (bv_nat 1 1))
  v_5517 <- eval (bit_and v_5450 v_5516)
  v_5518 <- eval (bit_or v_5464 v_5517)
  v_5519 <- eval (bit_and v_5514 v_5518)
  v_5520 <- eval (mux v_5519 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2539 : R8) v_5470
  setRegister of v_5520
  setRegister pf v_5512
  setRegister zf v_5477
  setRegister af v_5469
  setRegister sf v_5463
  setRegister cf v_5455
==========================================
sarb_X86-SYNTAX $0x1 (v_2546 : R8)
  v_5530 <- getRegister (v_2546 : R8)
  v_5531 <- eval (concat v_5530 (bv_nat 1 0))
  v_5532 <- eval (bitwidthMInt v_5531)
  v_5533 <- eval (svalueMInt v_5531)
  v_5534 <- eval (mi v_5532 v_5533)
  v_5535 <- eval (ashr v_5534 1)
  v_5536 <- eval (extract v_5535 8 9)
  v_5537 <- eval (extract v_5535 0 1)
  v_5538 <- eval (extract v_5535 0 8)
  v_5539 <- eval (eq v_5538 (bv_nat 8 0))
  v_5540 <- eval (mux v_5539 (bv_nat 1 1) (bv_nat 1 0))
  v_5541 <- eval (extract v_5535 7 8)
  v_5542 <- eval (eq v_5541 (bv_nat 1 1))
  v_5543 <- eval (extract v_5535 6 7)
  v_5544 <- eval (eq v_5543 (bv_nat 1 1))
  v_5545 <- eval (eq v_5542 v_5544)
  v_5546 <- eval (notBool_ v_5545)
  v_5547 <- eval (extract v_5535 5 6)
  v_5548 <- eval (eq v_5547 (bv_nat 1 1))
  v_5549 <- eval (eq v_5546 v_5548)
  v_5550 <- eval (notBool_ v_5549)
  v_5551 <- eval (extract v_5535 4 5)
  v_5552 <- eval (eq v_5551 (bv_nat 1 1))
  v_5553 <- eval (eq v_5550 v_5552)
  v_5554 <- eval (notBool_ v_5553)
  v_5555 <- eval (extract v_5535 3 4)
  v_5556 <- eval (eq v_5555 (bv_nat 1 1))
  v_5557 <- eval (eq v_5554 v_5556)
  v_5558 <- eval (notBool_ v_5557)
  v_5559 <- eval (extract v_5535 2 3)
  v_5560 <- eval (eq v_5559 (bv_nat 1 1))
  v_5561 <- eval (eq v_5558 v_5560)
  v_5562 <- eval (notBool_ v_5561)
  v_5563 <- eval (extract v_5535 1 2)
  v_5564 <- eval (eq v_5563 (bv_nat 1 1))
  v_5565 <- eval (eq v_5562 v_5564)
  v_5566 <- eval (notBool_ v_5565)
  v_5567 <- eval (eq v_5537 (bv_nat 1 1))
  v_5568 <- eval (eq v_5566 v_5567)
  v_5569 <- eval (notBool_ v_5568)
  v_5570 <- eval (notBool_ v_5569)
  v_5571 <- eval (mux v_5570 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2546 : R8) v_5538
  setRegister of (bv_nat 1 0)
  setRegister pf v_5571
  setRegister zf v_5540
  setRegister af undef
  setRegister sf v_5537
  setRegister cf v_5536
==========================================
sarb_X86-SYNTAX cl (v_2550 : Rh)
  v_5579 <- getRegister rcx
  v_5580 <- eval (extract v_5579 56 64)
  v_5581 <- eval (bv_and v_5580 (bv_nat 8 31))
  v_5582 <- eval (eq v_5581 (bv_nat 8 0))
  v_5583 <- eval (notBool_ v_5582)
  v_5584 <- getRegister (v_2550 : Rh)
  v_5585 <- eval (concat v_5584 (bv_nat 1 0))
  v_5586 <- eval (bitwidthMInt v_5585)
  v_5587 <- eval (svalueMInt v_5585)
  v_5588 <- eval (mi v_5586 v_5587)
  v_5589 <- eval (concat (bv_nat 1 0) v_5581)
  v_5590 <- eval (uvalueMInt v_5589)
  v_5591 <- eval (ashr v_5588 v_5590)
  v_5592 <- eval (extract v_5591 8 9)
  v_5593 <- eval (eq v_5592 (bv_nat 1 1))
  v_5594 <- eval (bit_and v_5583 v_5593)
  v_5595 <- eval (notBool_ v_5583)
  v_5596 <- getRegister cf
  v_5597 <- eval (eq v_5596 (bv_nat 1 1))
  v_5598 <- eval (bit_and v_5595 v_5597)
  v_5599 <- eval (bit_or v_5594 v_5598)
  v_5600 <- eval (mux v_5599 (bv_nat 1 1) (bv_nat 1 0))
  v_5601 <- eval (extract v_5591 0 1)
  v_5602 <- eval (eq v_5601 (bv_nat 1 1))
  v_5603 <- eval (bit_and v_5583 v_5602)
  v_5604 <- getRegister sf
  v_5605 <- eval (eq v_5604 (bv_nat 1 1))
  v_5606 <- eval (bit_and v_5595 v_5605)
  v_5607 <- eval (bit_or v_5603 v_5606)
  v_5608 <- eval (mux v_5607 (bv_nat 1 1) (bv_nat 1 0))
  v_5609 <- eval (bit_and v_5583 undef)
  v_5610 <- getRegister af
  v_5611 <- eval (eq v_5610 (bv_nat 1 1))
  v_5612 <- eval (bit_and v_5595 v_5611)
  v_5613 <- eval (bit_or v_5609 v_5612)
  v_5614 <- eval (mux v_5613 (bv_nat 1 1) (bv_nat 1 0))
  v_5615 <- eval (extract v_5591 0 8)
  v_5616 <- eval (eq v_5615 (bv_nat 8 0))
  v_5617 <- eval (bit_and v_5583 v_5616)
  v_5618 <- getRegister zf
  v_5619 <- eval (eq v_5618 (bv_nat 1 1))
  v_5620 <- eval (bit_and v_5595 v_5619)
  v_5621 <- eval (bit_or v_5617 v_5620)
  v_5622 <- eval (mux v_5621 (bv_nat 1 1) (bv_nat 1 0))
  v_5623 <- eval (extract v_5591 7 8)
  v_5624 <- eval (eq v_5623 (bv_nat 1 1))
  v_5625 <- eval (extract v_5591 6 7)
  v_5626 <- eval (eq v_5625 (bv_nat 1 1))
  v_5627 <- eval (eq v_5624 v_5626)
  v_5628 <- eval (notBool_ v_5627)
  v_5629 <- eval (extract v_5591 5 6)
  v_5630 <- eval (eq v_5629 (bv_nat 1 1))
  v_5631 <- eval (eq v_5628 v_5630)
  v_5632 <- eval (notBool_ v_5631)
  v_5633 <- eval (extract v_5591 4 5)
  v_5634 <- eval (eq v_5633 (bv_nat 1 1))
  v_5635 <- eval (eq v_5632 v_5634)
  v_5636 <- eval (notBool_ v_5635)
  v_5637 <- eval (extract v_5591 3 4)
  v_5638 <- eval (eq v_5637 (bv_nat 1 1))
  v_5639 <- eval (eq v_5636 v_5638)
  v_5640 <- eval (notBool_ v_5639)
  v_5641 <- eval (extract v_5591 2 3)
  v_5642 <- eval (eq v_5641 (bv_nat 1 1))
  v_5643 <- eval (eq v_5640 v_5642)
  v_5644 <- eval (notBool_ v_5643)
  v_5645 <- eval (extract v_5591 1 2)
  v_5646 <- eval (eq v_5645 (bv_nat 1 1))
  v_5647 <- eval (eq v_5644 v_5646)
  v_5648 <- eval (notBool_ v_5647)
  v_5649 <- eval (eq v_5648 v_5602)
  v_5650 <- eval (notBool_ v_5649)
  v_5651 <- eval (notBool_ v_5650)
  v_5652 <- eval (bit_and v_5583 v_5651)
  v_5653 <- getRegister pf
  v_5654 <- eval (eq v_5653 (bv_nat 1 1))
  v_5655 <- eval (bit_and v_5595 v_5654)
  v_5656 <- eval (bit_or v_5652 v_5655)
  v_5657 <- eval (mux v_5656 (bv_nat 1 1) (bv_nat 1 0))
  v_5658 <- eval (eq v_5581 (bv_nat 8 1))
  v_5659 <- eval (notBool_ v_5658)
  v_5660 <- getRegister of
  v_5661 <- eval (eq v_5660 (bv_nat 1 1))
  v_5662 <- eval (bit_and v_5595 v_5661)
  v_5663 <- eval (bit_or v_5609 v_5662)
  v_5664 <- eval (bit_and v_5659 v_5663)
  v_5665 <- eval (mux v_5664 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2550 : Rh) v_5615
  setRegister of v_5665
  setRegister pf v_5657
  setRegister zf v_5622
  setRegister af v_5614
  setRegister sf v_5608
  setRegister cf v_5600
==========================================
sarb_X86-SYNTAX (v_2554 : Imm) (v_2555 : Rh)
  v_5673 <- eval (handleImmediateWithSignExtend (v_2554 : Imm) 8 8)
  v_5674 <- eval (bv_and v_5673 (bv_nat 8 31))
  v_5675 <- eval (eq v_5674 (bv_nat 8 0))
  v_5676 <- eval (notBool_ v_5675)
  v_5677 <- getRegister (v_2555 : Rh)
  v_5678 <- eval (concat v_5677 (bv_nat 1 0))
  v_5679 <- eval (bitwidthMInt v_5678)
  v_5680 <- eval (svalueMInt v_5678)
  v_5681 <- eval (mi v_5679 v_5680)
  v_5682 <- eval (concat (bv_nat 1 0) v_5674)
  v_5683 <- eval (uvalueMInt v_5682)
  v_5684 <- eval (ashr v_5681 v_5683)
  v_5685 <- eval (extract v_5684 8 9)
  v_5686 <- eval (eq v_5685 (bv_nat 1 1))
  v_5687 <- eval (bit_and v_5676 v_5686)
  v_5688 <- eval (notBool_ v_5676)
  v_5689 <- getRegister cf
  v_5690 <- eval (eq v_5689 (bv_nat 1 1))
  v_5691 <- eval (bit_and v_5688 v_5690)
  v_5692 <- eval (bit_or v_5687 v_5691)
  v_5693 <- eval (mux v_5692 (bv_nat 1 1) (bv_nat 1 0))
  v_5694 <- eval (extract v_5684 0 1)
  v_5695 <- eval (eq v_5694 (bv_nat 1 1))
  v_5696 <- eval (bit_and v_5676 v_5695)
  v_5697 <- getRegister sf
  v_5698 <- eval (eq v_5697 (bv_nat 1 1))
  v_5699 <- eval (bit_and v_5688 v_5698)
  v_5700 <- eval (bit_or v_5696 v_5699)
  v_5701 <- eval (mux v_5700 (bv_nat 1 1) (bv_nat 1 0))
  v_5702 <- eval (bit_and v_5676 undef)
  v_5703 <- getRegister af
  v_5704 <- eval (eq v_5703 (bv_nat 1 1))
  v_5705 <- eval (bit_and v_5688 v_5704)
  v_5706 <- eval (bit_or v_5702 v_5705)
  v_5707 <- eval (mux v_5706 (bv_nat 1 1) (bv_nat 1 0))
  v_5708 <- eval (extract v_5684 0 8)
  v_5709 <- eval (eq v_5708 (bv_nat 8 0))
  v_5710 <- eval (bit_and v_5676 v_5709)
  v_5711 <- getRegister zf
  v_5712 <- eval (eq v_5711 (bv_nat 1 1))
  v_5713 <- eval (bit_and v_5688 v_5712)
  v_5714 <- eval (bit_or v_5710 v_5713)
  v_5715 <- eval (mux v_5714 (bv_nat 1 1) (bv_nat 1 0))
  v_5716 <- eval (extract v_5684 7 8)
  v_5717 <- eval (eq v_5716 (bv_nat 1 1))
  v_5718 <- eval (extract v_5684 6 7)
  v_5719 <- eval (eq v_5718 (bv_nat 1 1))
  v_5720 <- eval (eq v_5717 v_5719)
  v_5721 <- eval (notBool_ v_5720)
  v_5722 <- eval (extract v_5684 5 6)
  v_5723 <- eval (eq v_5722 (bv_nat 1 1))
  v_5724 <- eval (eq v_5721 v_5723)
  v_5725 <- eval (notBool_ v_5724)
  v_5726 <- eval (extract v_5684 4 5)
  v_5727 <- eval (eq v_5726 (bv_nat 1 1))
  v_5728 <- eval (eq v_5725 v_5727)
  v_5729 <- eval (notBool_ v_5728)
  v_5730 <- eval (extract v_5684 3 4)
  v_5731 <- eval (eq v_5730 (bv_nat 1 1))
  v_5732 <- eval (eq v_5729 v_5731)
  v_5733 <- eval (notBool_ v_5732)
  v_5734 <- eval (extract v_5684 2 3)
  v_5735 <- eval (eq v_5734 (bv_nat 1 1))
  v_5736 <- eval (eq v_5733 v_5735)
  v_5737 <- eval (notBool_ v_5736)
  v_5738 <- eval (extract v_5684 1 2)
  v_5739 <- eval (eq v_5738 (bv_nat 1 1))
  v_5740 <- eval (eq v_5737 v_5739)
  v_5741 <- eval (notBool_ v_5740)
  v_5742 <- eval (eq v_5741 v_5695)
  v_5743 <- eval (notBool_ v_5742)
  v_5744 <- eval (notBool_ v_5743)
  v_5745 <- eval (bit_and v_5676 v_5744)
  v_5746 <- getRegister pf
  v_5747 <- eval (eq v_5746 (bv_nat 1 1))
  v_5748 <- eval (bit_and v_5688 v_5747)
  v_5749 <- eval (bit_or v_5745 v_5748)
  v_5750 <- eval (mux v_5749 (bv_nat 1 1) (bv_nat 1 0))
  v_5751 <- eval (eq v_5674 (bv_nat 8 1))
  v_5752 <- eval (notBool_ v_5751)
  v_5753 <- getRegister of
  v_5754 <- eval (eq v_5753 (bv_nat 1 1))
  v_5755 <- eval (bit_and v_5688 v_5754)
  v_5756 <- eval (bit_or v_5702 v_5755)
  v_5757 <- eval (bit_and v_5752 v_5756)
  v_5758 <- eval (mux v_5757 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2555 : Rh) v_5708
  setRegister of v_5758
  setRegister pf v_5750
  setRegister zf v_5715
  setRegister af v_5707
  setRegister sf v_5701
  setRegister cf v_5693
==========================================
sarb_X86-SYNTAX $0x1 (v_2562 : Rh)
  v_5768 <- getRegister (v_2562 : Rh)
  v_5769 <- eval (concat v_5768 (bv_nat 1 0))
  v_5770 <- eval (bitwidthMInt v_5769)
  v_5771 <- eval (svalueMInt v_5769)
  v_5772 <- eval (mi v_5770 v_5771)
  v_5773 <- eval (ashr v_5772 1)
  v_5774 <- eval (extract v_5773 8 9)
  v_5775 <- eval (extract v_5773 0 1)
  v_5776 <- eval (extract v_5773 0 8)
  v_5777 <- eval (eq v_5776 (bv_nat 8 0))
  v_5778 <- eval (mux v_5777 (bv_nat 1 1) (bv_nat 1 0))
  v_5779 <- eval (extract v_5773 7 8)
  v_5780 <- eval (eq v_5779 (bv_nat 1 1))
  v_5781 <- eval (extract v_5773 6 7)
  v_5782 <- eval (eq v_5781 (bv_nat 1 1))
  v_5783 <- eval (eq v_5780 v_5782)
  v_5784 <- eval (notBool_ v_5783)
  v_5785 <- eval (extract v_5773 5 6)
  v_5786 <- eval (eq v_5785 (bv_nat 1 1))
  v_5787 <- eval (eq v_5784 v_5786)
  v_5788 <- eval (notBool_ v_5787)
  v_5789 <- eval (extract v_5773 4 5)
  v_5790 <- eval (eq v_5789 (bv_nat 1 1))
  v_5791 <- eval (eq v_5788 v_5790)
  v_5792 <- eval (notBool_ v_5791)
  v_5793 <- eval (extract v_5773 3 4)
  v_5794 <- eval (eq v_5793 (bv_nat 1 1))
  v_5795 <- eval (eq v_5792 v_5794)
  v_5796 <- eval (notBool_ v_5795)
  v_5797 <- eval (extract v_5773 2 3)
  v_5798 <- eval (eq v_5797 (bv_nat 1 1))
  v_5799 <- eval (eq v_5796 v_5798)
  v_5800 <- eval (notBool_ v_5799)
  v_5801 <- eval (extract v_5773 1 2)
  v_5802 <- eval (eq v_5801 (bv_nat 1 1))
  v_5803 <- eval (eq v_5800 v_5802)
  v_5804 <- eval (notBool_ v_5803)
  v_5805 <- eval (eq v_5775 (bv_nat 1 1))
  v_5806 <- eval (eq v_5804 v_5805)
  v_5807 <- eval (notBool_ v_5806)
  v_5808 <- eval (notBool_ v_5807)
  v_5809 <- eval (mux v_5808 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2562 : Rh) v_5776
  setRegister of (bv_nat 1 0)
  setRegister pf v_5809
  setRegister zf v_5778
  setRegister af undef
  setRegister sf v_5775
  setRegister cf v_5774
==========================================
sarl_X86-SYNTAX cl (v_2579 : R32)
  v_5835 <- getRegister rcx
  v_5836 <- eval (extract v_5835 56 64)
  v_5837 <- eval (bv_and v_5836 (bv_nat 8 31))
  v_5838 <- eval (eq v_5837 (bv_nat 8 0))
  v_5839 <- eval (notBool_ v_5838)
  v_5840 <- getRegister (v_2579 : R32)
  v_5841 <- eval (concat v_5840 (bv_nat 1 0))
  v_5842 <- eval (bitwidthMInt v_5841)
  v_5843 <- eval (svalueMInt v_5841)
  v_5844 <- eval (mi v_5842 v_5843)
  v_5845 <- eval (concat (bv_nat 25 0) v_5837)
  v_5846 <- eval (uvalueMInt v_5845)
  v_5847 <- eval (ashr v_5844 v_5846)
  v_5848 <- eval (extract v_5847 32 33)
  v_5849 <- eval (eq v_5848 (bv_nat 1 1))
  v_5850 <- eval (bit_and v_5839 v_5849)
  v_5851 <- eval (notBool_ v_5839)
  v_5852 <- getRegister cf
  v_5853 <- eval (eq v_5852 (bv_nat 1 1))
  v_5854 <- eval (bit_and v_5851 v_5853)
  v_5855 <- eval (bit_or v_5850 v_5854)
  v_5856 <- eval (mux v_5855 (bv_nat 1 1) (bv_nat 1 0))
  v_5857 <- eval (extract v_5847 0 1)
  v_5858 <- eval (eq v_5857 (bv_nat 1 1))
  v_5859 <- eval (bit_and v_5839 v_5858)
  v_5860 <- getRegister sf
  v_5861 <- eval (eq v_5860 (bv_nat 1 1))
  v_5862 <- eval (bit_and v_5851 v_5861)
  v_5863 <- eval (bit_or v_5859 v_5862)
  v_5864 <- eval (mux v_5863 (bv_nat 1 1) (bv_nat 1 0))
  v_5865 <- eval (bit_and v_5839 undef)
  v_5866 <- getRegister af
  v_5867 <- eval (eq v_5866 (bv_nat 1 1))
  v_5868 <- eval (bit_and v_5851 v_5867)
  v_5869 <- eval (bit_or v_5865 v_5868)
  v_5870 <- eval (mux v_5869 (bv_nat 1 1) (bv_nat 1 0))
  v_5871 <- eval (extract v_5847 0 32)
  v_5872 <- eval (eq v_5871 (bv_nat 32 0))
  v_5873 <- eval (bit_and v_5839 v_5872)
  v_5874 <- getRegister zf
  v_5875 <- eval (eq v_5874 (bv_nat 1 1))
  v_5876 <- eval (bit_and v_5851 v_5875)
  v_5877 <- eval (bit_or v_5873 v_5876)
  v_5878 <- eval (mux v_5877 (bv_nat 1 1) (bv_nat 1 0))
  v_5879 <- eval (extract v_5847 31 32)
  v_5880 <- eval (eq v_5879 (bv_nat 1 1))
  v_5881 <- eval (extract v_5847 30 31)
  v_5882 <- eval (eq v_5881 (bv_nat 1 1))
  v_5883 <- eval (eq v_5880 v_5882)
  v_5884 <- eval (notBool_ v_5883)
  v_5885 <- eval (extract v_5847 29 30)
  v_5886 <- eval (eq v_5885 (bv_nat 1 1))
  v_5887 <- eval (eq v_5884 v_5886)
  v_5888 <- eval (notBool_ v_5887)
  v_5889 <- eval (extract v_5847 28 29)
  v_5890 <- eval (eq v_5889 (bv_nat 1 1))
  v_5891 <- eval (eq v_5888 v_5890)
  v_5892 <- eval (notBool_ v_5891)
  v_5893 <- eval (extract v_5847 27 28)
  v_5894 <- eval (eq v_5893 (bv_nat 1 1))
  v_5895 <- eval (eq v_5892 v_5894)
  v_5896 <- eval (notBool_ v_5895)
  v_5897 <- eval (extract v_5847 26 27)
  v_5898 <- eval (eq v_5897 (bv_nat 1 1))
  v_5899 <- eval (eq v_5896 v_5898)
  v_5900 <- eval (notBool_ v_5899)
  v_5901 <- eval (extract v_5847 25 26)
  v_5902 <- eval (eq v_5901 (bv_nat 1 1))
  v_5903 <- eval (eq v_5900 v_5902)
  v_5904 <- eval (notBool_ v_5903)
  v_5905 <- eval (extract v_5847 24 25)
  v_5906 <- eval (eq v_5905 (bv_nat 1 1))
  v_5907 <- eval (eq v_5904 v_5906)
  v_5908 <- eval (notBool_ v_5907)
  v_5909 <- eval (notBool_ v_5908)
  v_5910 <- eval (bit_and v_5839 v_5909)
  v_5911 <- getRegister pf
  v_5912 <- eval (eq v_5911 (bv_nat 1 1))
  v_5913 <- eval (bit_and v_5851 v_5912)
  v_5914 <- eval (bit_or v_5910 v_5913)
  v_5915 <- eval (mux v_5914 (bv_nat 1 1) (bv_nat 1 0))
  v_5916 <- eval (eq v_5837 (bv_nat 8 1))
  v_5917 <- eval (notBool_ v_5916)
  v_5918 <- getRegister of
  v_5919 <- eval (eq v_5918 (bv_nat 1 1))
  v_5920 <- eval (bit_and v_5851 v_5919)
  v_5921 <- eval (bit_or v_5865 v_5920)
  v_5922 <- eval (bit_and v_5917 v_5921)
  v_5923 <- eval (mux v_5922 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2579 : R32) v_5871
  setRegister of v_5923
  setRegister pf v_5915
  setRegister zf v_5878
  setRegister af v_5870
  setRegister sf v_5864
  setRegister cf v_5856
==========================================
sarl_X86-SYNTAX (v_2583 : Imm) (v_2584 : R32)
  v_5931 <- eval (handleImmediateWithSignExtend (v_2583 : Imm) 8 8)
  v_5932 <- eval (bv_and v_5931 (bv_nat 8 31))
  v_5933 <- eval (eq v_5932 (bv_nat 8 0))
  v_5934 <- eval (notBool_ v_5933)
  v_5935 <- getRegister (v_2584 : R32)
  v_5936 <- eval (concat v_5935 (bv_nat 1 0))
  v_5937 <- eval (bitwidthMInt v_5936)
  v_5938 <- eval (svalueMInt v_5936)
  v_5939 <- eval (mi v_5937 v_5938)
  v_5940 <- eval (concat (bv_nat 25 0) v_5932)
  v_5941 <- eval (uvalueMInt v_5940)
  v_5942 <- eval (ashr v_5939 v_5941)
  v_5943 <- eval (extract v_5942 32 33)
  v_5944 <- eval (eq v_5943 (bv_nat 1 1))
  v_5945 <- eval (bit_and v_5934 v_5944)
  v_5946 <- eval (notBool_ v_5934)
  v_5947 <- getRegister cf
  v_5948 <- eval (eq v_5947 (bv_nat 1 1))
  v_5949 <- eval (bit_and v_5946 v_5948)
  v_5950 <- eval (bit_or v_5945 v_5949)
  v_5951 <- eval (mux v_5950 (bv_nat 1 1) (bv_nat 1 0))
  v_5952 <- eval (extract v_5942 0 1)
  v_5953 <- eval (eq v_5952 (bv_nat 1 1))
  v_5954 <- eval (bit_and v_5934 v_5953)
  v_5955 <- getRegister sf
  v_5956 <- eval (eq v_5955 (bv_nat 1 1))
  v_5957 <- eval (bit_and v_5946 v_5956)
  v_5958 <- eval (bit_or v_5954 v_5957)
  v_5959 <- eval (mux v_5958 (bv_nat 1 1) (bv_nat 1 0))
  v_5960 <- eval (bit_and v_5934 undef)
  v_5961 <- getRegister af
  v_5962 <- eval (eq v_5961 (bv_nat 1 1))
  v_5963 <- eval (bit_and v_5946 v_5962)
  v_5964 <- eval (bit_or v_5960 v_5963)
  v_5965 <- eval (mux v_5964 (bv_nat 1 1) (bv_nat 1 0))
  v_5966 <- eval (extract v_5942 0 32)
  v_5967 <- eval (eq v_5966 (bv_nat 32 0))
  v_5968 <- eval (bit_and v_5934 v_5967)
  v_5969 <- getRegister zf
  v_5970 <- eval (eq v_5969 (bv_nat 1 1))
  v_5971 <- eval (bit_and v_5946 v_5970)
  v_5972 <- eval (bit_or v_5968 v_5971)
  v_5973 <- eval (mux v_5972 (bv_nat 1 1) (bv_nat 1 0))
  v_5974 <- eval (extract v_5942 31 32)
  v_5975 <- eval (eq v_5974 (bv_nat 1 1))
  v_5976 <- eval (extract v_5942 30 31)
  v_5977 <- eval (eq v_5976 (bv_nat 1 1))
  v_5978 <- eval (eq v_5975 v_5977)
  v_5979 <- eval (notBool_ v_5978)
  v_5980 <- eval (extract v_5942 29 30)
  v_5981 <- eval (eq v_5980 (bv_nat 1 1))
  v_5982 <- eval (eq v_5979 v_5981)
  v_5983 <- eval (notBool_ v_5982)
  v_5984 <- eval (extract v_5942 28 29)
  v_5985 <- eval (eq v_5984 (bv_nat 1 1))
  v_5986 <- eval (eq v_5983 v_5985)
  v_5987 <- eval (notBool_ v_5986)
  v_5988 <- eval (extract v_5942 27 28)
  v_5989 <- eval (eq v_5988 (bv_nat 1 1))
  v_5990 <- eval (eq v_5987 v_5989)
  v_5991 <- eval (notBool_ v_5990)
  v_5992 <- eval (extract v_5942 26 27)
  v_5993 <- eval (eq v_5992 (bv_nat 1 1))
  v_5994 <- eval (eq v_5991 v_5993)
  v_5995 <- eval (notBool_ v_5994)
  v_5996 <- eval (extract v_5942 25 26)
  v_5997 <- eval (eq v_5996 (bv_nat 1 1))
  v_5998 <- eval (eq v_5995 v_5997)
  v_5999 <- eval (notBool_ v_5998)
  v_6000 <- eval (extract v_5942 24 25)
  v_6001 <- eval (eq v_6000 (bv_nat 1 1))
  v_6002 <- eval (eq v_5999 v_6001)
  v_6003 <- eval (notBool_ v_6002)
  v_6004 <- eval (notBool_ v_6003)
  v_6005 <- eval (bit_and v_5934 v_6004)
  v_6006 <- getRegister pf
  v_6007 <- eval (eq v_6006 (bv_nat 1 1))
  v_6008 <- eval (bit_and v_5946 v_6007)
  v_6009 <- eval (bit_or v_6005 v_6008)
  v_6010 <- eval (mux v_6009 (bv_nat 1 1) (bv_nat 1 0))
  v_6011 <- eval (eq v_5932 (bv_nat 8 1))
  v_6012 <- eval (notBool_ v_6011)
  v_6013 <- getRegister of
  v_6014 <- eval (eq v_6013 (bv_nat 1 1))
  v_6015 <- eval (bit_and v_5946 v_6014)
  v_6016 <- eval (bit_or v_5960 v_6015)
  v_6017 <- eval (bit_and v_6012 v_6016)
  v_6018 <- eval (mux v_6017 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2584 : R32) v_5966
  setRegister of v_6018
  setRegister pf v_6010
  setRegister zf v_5973
  setRegister af v_5965
  setRegister sf v_5959
  setRegister cf v_5951
==========================================
sarl_X86-SYNTAX $0x1 (v_2591 : R32)
  v_6028 <- getRegister (v_2591 : R32)
  v_6029 <- eval (concat v_6028 (bv_nat 1 0))
  v_6030 <- eval (bitwidthMInt v_6029)
  v_6031 <- eval (svalueMInt v_6029)
  v_6032 <- eval (mi v_6030 v_6031)
  v_6033 <- eval (ashr v_6032 1)
  v_6034 <- eval (extract v_6033 32 33)
  v_6035 <- eval (extract v_6033 0 1)
  v_6036 <- eval (extract v_6033 0 32)
  v_6037 <- eval (eq v_6036 (bv_nat 32 0))
  v_6038 <- eval (mux v_6037 (bv_nat 1 1) (bv_nat 1 0))
  v_6039 <- eval (extract v_6033 31 32)
  v_6040 <- eval (eq v_6039 (bv_nat 1 1))
  v_6041 <- eval (extract v_6033 30 31)
  v_6042 <- eval (eq v_6041 (bv_nat 1 1))
  v_6043 <- eval (eq v_6040 v_6042)
  v_6044 <- eval (notBool_ v_6043)
  v_6045 <- eval (extract v_6033 29 30)
  v_6046 <- eval (eq v_6045 (bv_nat 1 1))
  v_6047 <- eval (eq v_6044 v_6046)
  v_6048 <- eval (notBool_ v_6047)
  v_6049 <- eval (extract v_6033 28 29)
  v_6050 <- eval (eq v_6049 (bv_nat 1 1))
  v_6051 <- eval (eq v_6048 v_6050)
  v_6052 <- eval (notBool_ v_6051)
  v_6053 <- eval (extract v_6033 27 28)
  v_6054 <- eval (eq v_6053 (bv_nat 1 1))
  v_6055 <- eval (eq v_6052 v_6054)
  v_6056 <- eval (notBool_ v_6055)
  v_6057 <- eval (extract v_6033 26 27)
  v_6058 <- eval (eq v_6057 (bv_nat 1 1))
  v_6059 <- eval (eq v_6056 v_6058)
  v_6060 <- eval (notBool_ v_6059)
  v_6061 <- eval (extract v_6033 25 26)
  v_6062 <- eval (eq v_6061 (bv_nat 1 1))
  v_6063 <- eval (eq v_6060 v_6062)
  v_6064 <- eval (notBool_ v_6063)
  v_6065 <- eval (extract v_6033 24 25)
  v_6066 <- eval (eq v_6065 (bv_nat 1 1))
  v_6067 <- eval (eq v_6064 v_6066)
  v_6068 <- eval (notBool_ v_6067)
  v_6069 <- eval (notBool_ v_6068)
  v_6070 <- eval (mux v_6069 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2591 : R32) v_6036
  setRegister of (bv_nat 1 0)
  setRegister pf v_6070
  setRegister zf v_6038
  setRegister af undef
  setRegister sf v_6035
  setRegister cf v_6034
==========================================
sarq_X86-SYNTAX cl (v_2609 : R64)
  v_6096 <- getRegister rcx
  v_6097 <- eval (extract v_6096 56 64)
  v_6098 <- eval (bv_and v_6097 (bv_nat 8 63))
  v_6099 <- eval (eq v_6098 (bv_nat 8 0))
  v_6100 <- eval (notBool_ v_6099)
  v_6101 <- getRegister (v_2609 : R64)
  v_6102 <- eval (concat v_6101 (bv_nat 1 0))
  v_6103 <- eval (bitwidthMInt v_6102)
  v_6104 <- eval (svalueMInt v_6102)
  v_6105 <- eval (mi v_6103 v_6104)
  v_6106 <- eval (concat (bv_nat 57 0) v_6098)
  v_6107 <- eval (uvalueMInt v_6106)
  v_6108 <- eval (ashr v_6105 v_6107)
  v_6109 <- eval (extract v_6108 64 65)
  v_6110 <- eval (eq v_6109 (bv_nat 1 1))
  v_6111 <- eval (bit_and v_6100 v_6110)
  v_6112 <- eval (notBool_ v_6100)
  v_6113 <- getRegister cf
  v_6114 <- eval (eq v_6113 (bv_nat 1 1))
  v_6115 <- eval (bit_and v_6112 v_6114)
  v_6116 <- eval (bit_or v_6111 v_6115)
  v_6117 <- eval (mux v_6116 (bv_nat 1 1) (bv_nat 1 0))
  v_6118 <- eval (extract v_6108 0 1)
  v_6119 <- eval (eq v_6118 (bv_nat 1 1))
  v_6120 <- eval (bit_and v_6100 v_6119)
  v_6121 <- getRegister sf
  v_6122 <- eval (eq v_6121 (bv_nat 1 1))
  v_6123 <- eval (bit_and v_6112 v_6122)
  v_6124 <- eval (bit_or v_6120 v_6123)
  v_6125 <- eval (mux v_6124 (bv_nat 1 1) (bv_nat 1 0))
  v_6126 <- eval (extract v_6108 0 64)
  v_6127 <- eval (eq v_6126 (bv_nat 64 0))
  v_6128 <- eval (bit_and v_6100 v_6127)
  v_6129 <- getRegister zf
  v_6130 <- eval (eq v_6129 (bv_nat 1 1))
  v_6131 <- eval (bit_and v_6112 v_6130)
  v_6132 <- eval (bit_or v_6128 v_6131)
  v_6133 <- eval (mux v_6132 (bv_nat 1 1) (bv_nat 1 0))
  v_6134 <- eval (bit_and v_6100 undef)
  v_6135 <- getRegister af
  v_6136 <- eval (eq v_6135 (bv_nat 1 1))
  v_6137 <- eval (bit_and v_6112 v_6136)
  v_6138 <- eval (bit_or v_6134 v_6137)
  v_6139 <- eval (mux v_6138 (bv_nat 1 1) (bv_nat 1 0))
  v_6140 <- eval (extract v_6108 63 64)
  v_6141 <- eval (eq v_6140 (bv_nat 1 1))
  v_6142 <- eval (extract v_6108 62 63)
  v_6143 <- eval (eq v_6142 (bv_nat 1 1))
  v_6144 <- eval (eq v_6141 v_6143)
  v_6145 <- eval (notBool_ v_6144)
  v_6146 <- eval (extract v_6108 61 62)
  v_6147 <- eval (eq v_6146 (bv_nat 1 1))
  v_6148 <- eval (eq v_6145 v_6147)
  v_6149 <- eval (notBool_ v_6148)
  v_6150 <- eval (extract v_6108 60 61)
  v_6151 <- eval (eq v_6150 (bv_nat 1 1))
  v_6152 <- eval (eq v_6149 v_6151)
  v_6153 <- eval (notBool_ v_6152)
  v_6154 <- eval (extract v_6108 59 60)
  v_6155 <- eval (eq v_6154 (bv_nat 1 1))
  v_6156 <- eval (eq v_6153 v_6155)
  v_6157 <- eval (notBool_ v_6156)
  v_6158 <- eval (extract v_6108 58 59)
  v_6159 <- eval (eq v_6158 (bv_nat 1 1))
  v_6160 <- eval (eq v_6157 v_6159)
  v_6161 <- eval (notBool_ v_6160)
  v_6162 <- eval (extract v_6108 57 58)
  v_6163 <- eval (eq v_6162 (bv_nat 1 1))
  v_6164 <- eval (eq v_6161 v_6163)
  v_6165 <- eval (notBool_ v_6164)
  v_6166 <- eval (extract v_6108 56 57)
  v_6167 <- eval (eq v_6166 (bv_nat 1 1))
  v_6168 <- eval (eq v_6165 v_6167)
  v_6169 <- eval (notBool_ v_6168)
  v_6170 <- eval (notBool_ v_6169)
  v_6171 <- eval (bit_and v_6100 v_6170)
  v_6172 <- getRegister pf
  v_6173 <- eval (eq v_6172 (bv_nat 1 1))
  v_6174 <- eval (bit_and v_6112 v_6173)
  v_6175 <- eval (bit_or v_6171 v_6174)
  v_6176 <- eval (mux v_6175 (bv_nat 1 1) (bv_nat 1 0))
  v_6177 <- eval (eq v_6098 (bv_nat 8 1))
  v_6178 <- eval (notBool_ v_6177)
  v_6179 <- getRegister of
  v_6180 <- eval (eq v_6179 (bv_nat 1 1))
  v_6181 <- eval (bit_and v_6112 v_6180)
  v_6182 <- eval (bit_or v_6134 v_6181)
  v_6183 <- eval (bit_and v_6178 v_6182)
  v_6184 <- eval (mux v_6183 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2609 : R64) v_6126
  setRegister of v_6184
  setRegister pf v_6176
  setRegister af v_6139
  setRegister zf v_6133
  setRegister sf v_6125
  setRegister cf v_6117
==========================================
sarq_X86-SYNTAX (v_2612 : Imm) (v_2614 : R64)
  v_6192 <- eval (handleImmediateWithSignExtend (v_2612 : Imm) 8 8)
  v_6193 <- eval (bv_and v_6192 (bv_nat 8 63))
  v_6194 <- eval (eq v_6193 (bv_nat 8 0))
  v_6195 <- eval (notBool_ v_6194)
  v_6196 <- getRegister (v_2614 : R64)
  v_6197 <- eval (concat v_6196 (bv_nat 1 0))
  v_6198 <- eval (bitwidthMInt v_6197)
  v_6199 <- eval (svalueMInt v_6197)
  v_6200 <- eval (mi v_6198 v_6199)
  v_6201 <- eval (concat (bv_nat 57 0) v_6193)
  v_6202 <- eval (uvalueMInt v_6201)
  v_6203 <- eval (ashr v_6200 v_6202)
  v_6204 <- eval (extract v_6203 64 65)
  v_6205 <- eval (eq v_6204 (bv_nat 1 1))
  v_6206 <- eval (bit_and v_6195 v_6205)
  v_6207 <- eval (notBool_ v_6195)
  v_6208 <- getRegister cf
  v_6209 <- eval (eq v_6208 (bv_nat 1 1))
  v_6210 <- eval (bit_and v_6207 v_6209)
  v_6211 <- eval (bit_or v_6206 v_6210)
  v_6212 <- eval (mux v_6211 (bv_nat 1 1) (bv_nat 1 0))
  v_6213 <- eval (extract v_6203 0 1)
  v_6214 <- eval (eq v_6213 (bv_nat 1 1))
  v_6215 <- eval (bit_and v_6195 v_6214)
  v_6216 <- getRegister sf
  v_6217 <- eval (eq v_6216 (bv_nat 1 1))
  v_6218 <- eval (bit_and v_6207 v_6217)
  v_6219 <- eval (bit_or v_6215 v_6218)
  v_6220 <- eval (mux v_6219 (bv_nat 1 1) (bv_nat 1 0))
  v_6221 <- eval (extract v_6203 0 64)
  v_6222 <- eval (eq v_6221 (bv_nat 64 0))
  v_6223 <- eval (bit_and v_6195 v_6222)
  v_6224 <- getRegister zf
  v_6225 <- eval (eq v_6224 (bv_nat 1 1))
  v_6226 <- eval (bit_and v_6207 v_6225)
  v_6227 <- eval (bit_or v_6223 v_6226)
  v_6228 <- eval (mux v_6227 (bv_nat 1 1) (bv_nat 1 0))
  v_6229 <- eval (bit_and v_6195 undef)
  v_6230 <- getRegister af
  v_6231 <- eval (eq v_6230 (bv_nat 1 1))
  v_6232 <- eval (bit_and v_6207 v_6231)
  v_6233 <- eval (bit_or v_6229 v_6232)
  v_6234 <- eval (mux v_6233 (bv_nat 1 1) (bv_nat 1 0))
  v_6235 <- eval (extract v_6203 63 64)
  v_6236 <- eval (eq v_6235 (bv_nat 1 1))
  v_6237 <- eval (extract v_6203 62 63)
  v_6238 <- eval (eq v_6237 (bv_nat 1 1))
  v_6239 <- eval (eq v_6236 v_6238)
  v_6240 <- eval (notBool_ v_6239)
  v_6241 <- eval (extract v_6203 61 62)
  v_6242 <- eval (eq v_6241 (bv_nat 1 1))
  v_6243 <- eval (eq v_6240 v_6242)
  v_6244 <- eval (notBool_ v_6243)
  v_6245 <- eval (extract v_6203 60 61)
  v_6246 <- eval (eq v_6245 (bv_nat 1 1))
  v_6247 <- eval (eq v_6244 v_6246)
  v_6248 <- eval (notBool_ v_6247)
  v_6249 <- eval (extract v_6203 59 60)
  v_6250 <- eval (eq v_6249 (bv_nat 1 1))
  v_6251 <- eval (eq v_6248 v_6250)
  v_6252 <- eval (notBool_ v_6251)
  v_6253 <- eval (extract v_6203 58 59)
  v_6254 <- eval (eq v_6253 (bv_nat 1 1))
  v_6255 <- eval (eq v_6252 v_6254)
  v_6256 <- eval (notBool_ v_6255)
  v_6257 <- eval (extract v_6203 57 58)
  v_6258 <- eval (eq v_6257 (bv_nat 1 1))
  v_6259 <- eval (eq v_6256 v_6258)
  v_6260 <- eval (notBool_ v_6259)
  v_6261 <- eval (extract v_6203 56 57)
  v_6262 <- eval (eq v_6261 (bv_nat 1 1))
  v_6263 <- eval (eq v_6260 v_6262)
  v_6264 <- eval (notBool_ v_6263)
  v_6265 <- eval (notBool_ v_6264)
  v_6266 <- eval (bit_and v_6195 v_6265)
  v_6267 <- getRegister pf
  v_6268 <- eval (eq v_6267 (bv_nat 1 1))
  v_6269 <- eval (bit_and v_6207 v_6268)
  v_6270 <- eval (bit_or v_6266 v_6269)
  v_6271 <- eval (mux v_6270 (bv_nat 1 1) (bv_nat 1 0))
  v_6272 <- eval (eq v_6193 (bv_nat 8 1))
  v_6273 <- eval (notBool_ v_6272)
  v_6274 <- getRegister of
  v_6275 <- eval (eq v_6274 (bv_nat 1 1))
  v_6276 <- eval (bit_and v_6207 v_6275)
  v_6277 <- eval (bit_or v_6229 v_6276)
  v_6278 <- eval (bit_and v_6273 v_6277)
  v_6279 <- eval (mux v_6278 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2614 : R64) v_6221
  setRegister of v_6279
  setRegister pf v_6271
  setRegister af v_6234
  setRegister zf v_6228
  setRegister sf v_6220
  setRegister cf v_6212
==========================================
sarq_X86-SYNTAX $0x1 (v_2621 : R64)
  v_6289 <- getRegister (v_2621 : R64)
  v_6290 <- eval (concat v_6289 (bv_nat 1 0))
  v_6291 <- eval (bitwidthMInt v_6290)
  v_6292 <- eval (svalueMInt v_6290)
  v_6293 <- eval (mi v_6291 v_6292)
  v_6294 <- eval (ashr v_6293 1)
  v_6295 <- eval (extract v_6294 64 65)
  v_6296 <- eval (extract v_6294 0 1)
  v_6297 <- eval (extract v_6294 0 64)
  v_6298 <- eval (eq v_6297 (bv_nat 64 0))
  v_6299 <- eval (mux v_6298 (bv_nat 1 1) (bv_nat 1 0))
  v_6300 <- eval (extract v_6294 63 64)
  v_6301 <- eval (eq v_6300 (bv_nat 1 1))
  v_6302 <- eval (extract v_6294 62 63)
  v_6303 <- eval (eq v_6302 (bv_nat 1 1))
  v_6304 <- eval (eq v_6301 v_6303)
  v_6305 <- eval (notBool_ v_6304)
  v_6306 <- eval (extract v_6294 61 62)
  v_6307 <- eval (eq v_6306 (bv_nat 1 1))
  v_6308 <- eval (eq v_6305 v_6307)
  v_6309 <- eval (notBool_ v_6308)
  v_6310 <- eval (extract v_6294 60 61)
  v_6311 <- eval (eq v_6310 (bv_nat 1 1))
  v_6312 <- eval (eq v_6309 v_6311)
  v_6313 <- eval (notBool_ v_6312)
  v_6314 <- eval (extract v_6294 59 60)
  v_6315 <- eval (eq v_6314 (bv_nat 1 1))
  v_6316 <- eval (eq v_6313 v_6315)
  v_6317 <- eval (notBool_ v_6316)
  v_6318 <- eval (extract v_6294 58 59)
  v_6319 <- eval (eq v_6318 (bv_nat 1 1))
  v_6320 <- eval (eq v_6317 v_6319)
  v_6321 <- eval (notBool_ v_6320)
  v_6322 <- eval (extract v_6294 57 58)
  v_6323 <- eval (eq v_6322 (bv_nat 1 1))
  v_6324 <- eval (eq v_6321 v_6323)
  v_6325 <- eval (notBool_ v_6324)
  v_6326 <- eval (extract v_6294 56 57)
  v_6327 <- eval (eq v_6326 (bv_nat 1 1))
  v_6328 <- eval (eq v_6325 v_6327)
  v_6329 <- eval (notBool_ v_6328)
  v_6330 <- eval (notBool_ v_6329)
  v_6331 <- eval (mux v_6330 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2621 : R64) v_6297
  setRegister of (bv_nat 1 0)
  setRegister pf v_6331
  setRegister af undef
  setRegister zf v_6299
  setRegister sf v_6296
  setRegister cf v_6295
==========================================
sarw_X86-SYNTAX cl (v_2640 : R16)
  v_6357 <- getRegister rcx
  v_6358 <- eval (extract v_6357 56 64)
  v_6359 <- eval (bv_and v_6358 (bv_nat 8 31))
  v_6360 <- eval (eq v_6359 (bv_nat 8 0))
  v_6361 <- eval (notBool_ v_6360)
  v_6362 <- getRegister (v_2640 : R16)
  v_6363 <- eval (concat v_6362 (bv_nat 1 0))
  v_6364 <- eval (bitwidthMInt v_6363)
  v_6365 <- eval (svalueMInt v_6363)
  v_6366 <- eval (mi v_6364 v_6365)
  v_6367 <- eval (concat (bv_nat 9 0) v_6359)
  v_6368 <- eval (uvalueMInt v_6367)
  v_6369 <- eval (ashr v_6366 v_6368)
  v_6370 <- eval (extract v_6369 16 17)
  v_6371 <- eval (eq v_6370 (bv_nat 1 1))
  v_6372 <- eval (bit_and v_6361 v_6371)
  v_6373 <- eval (notBool_ v_6361)
  v_6374 <- getRegister cf
  v_6375 <- eval (eq v_6374 (bv_nat 1 1))
  v_6376 <- eval (bit_and v_6373 v_6375)
  v_6377 <- eval (bit_or v_6372 v_6376)
  v_6378 <- eval (mux v_6377 (bv_nat 1 1) (bv_nat 1 0))
  v_6379 <- eval (extract v_6369 0 1)
  v_6380 <- eval (eq v_6379 (bv_nat 1 1))
  v_6381 <- eval (bit_and v_6361 v_6380)
  v_6382 <- getRegister sf
  v_6383 <- eval (eq v_6382 (bv_nat 1 1))
  v_6384 <- eval (bit_and v_6373 v_6383)
  v_6385 <- eval (bit_or v_6381 v_6384)
  v_6386 <- eval (mux v_6385 (bv_nat 1 1) (bv_nat 1 0))
  v_6387 <- eval (extract v_6369 0 16)
  v_6388 <- eval (eq v_6387 (bv_nat 16 0))
  v_6389 <- eval (bit_and v_6361 v_6388)
  v_6390 <- getRegister zf
  v_6391 <- eval (eq v_6390 (bv_nat 1 1))
  v_6392 <- eval (bit_and v_6373 v_6391)
  v_6393 <- eval (bit_or v_6389 v_6392)
  v_6394 <- eval (mux v_6393 (bv_nat 1 1) (bv_nat 1 0))
  v_6395 <- eval (bit_and v_6361 undef)
  v_6396 <- getRegister af
  v_6397 <- eval (eq v_6396 (bv_nat 1 1))
  v_6398 <- eval (bit_and v_6373 v_6397)
  v_6399 <- eval (bit_or v_6395 v_6398)
  v_6400 <- eval (mux v_6399 (bv_nat 1 1) (bv_nat 1 0))
  v_6401 <- eval (extract v_6369 15 16)
  v_6402 <- eval (eq v_6401 (bv_nat 1 1))
  v_6403 <- eval (extract v_6369 14 15)
  v_6404 <- eval (eq v_6403 (bv_nat 1 1))
  v_6405 <- eval (eq v_6402 v_6404)
  v_6406 <- eval (notBool_ v_6405)
  v_6407 <- eval (extract v_6369 13 14)
  v_6408 <- eval (eq v_6407 (bv_nat 1 1))
  v_6409 <- eval (eq v_6406 v_6408)
  v_6410 <- eval (notBool_ v_6409)
  v_6411 <- eval (extract v_6369 12 13)
  v_6412 <- eval (eq v_6411 (bv_nat 1 1))
  v_6413 <- eval (eq v_6410 v_6412)
  v_6414 <- eval (notBool_ v_6413)
  v_6415 <- eval (extract v_6369 11 12)
  v_6416 <- eval (eq v_6415 (bv_nat 1 1))
  v_6417 <- eval (eq v_6414 v_6416)
  v_6418 <- eval (notBool_ v_6417)
  v_6419 <- eval (extract v_6369 10 11)
  v_6420 <- eval (eq v_6419 (bv_nat 1 1))
  v_6421 <- eval (eq v_6418 v_6420)
  v_6422 <- eval (notBool_ v_6421)
  v_6423 <- eval (extract v_6369 9 10)
  v_6424 <- eval (eq v_6423 (bv_nat 1 1))
  v_6425 <- eval (eq v_6422 v_6424)
  v_6426 <- eval (notBool_ v_6425)
  v_6427 <- eval (extract v_6369 8 9)
  v_6428 <- eval (eq v_6427 (bv_nat 1 1))
  v_6429 <- eval (eq v_6426 v_6428)
  v_6430 <- eval (notBool_ v_6429)
  v_6431 <- eval (notBool_ v_6430)
  v_6432 <- eval (bit_and v_6361 v_6431)
  v_6433 <- getRegister pf
  v_6434 <- eval (eq v_6433 (bv_nat 1 1))
  v_6435 <- eval (bit_and v_6373 v_6434)
  v_6436 <- eval (bit_or v_6432 v_6435)
  v_6437 <- eval (mux v_6436 (bv_nat 1 1) (bv_nat 1 0))
  v_6438 <- eval (eq v_6359 (bv_nat 8 1))
  v_6439 <- eval (notBool_ v_6438)
  v_6440 <- getRegister of
  v_6441 <- eval (eq v_6440 (bv_nat 1 1))
  v_6442 <- eval (bit_and v_6373 v_6441)
  v_6443 <- eval (bit_or v_6395 v_6442)
  v_6444 <- eval (bit_and v_6439 v_6443)
  v_6445 <- eval (mux v_6444 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2640 : R16) v_6387
  setRegister of v_6445
  setRegister pf v_6437
  setRegister af v_6400
  setRegister zf v_6394
  setRegister sf v_6386
  setRegister cf v_6378
==========================================
sarw_X86-SYNTAX (v_2641 : Imm) (v_2645 : R16)
  v_6453 <- eval (handleImmediateWithSignExtend (v_2641 : Imm) 8 8)
  v_6454 <- eval (bv_and v_6453 (bv_nat 8 31))
  v_6455 <- eval (eq v_6454 (bv_nat 8 0))
  v_6456 <- eval (notBool_ v_6455)
  v_6457 <- getRegister (v_2645 : R16)
  v_6458 <- eval (concat v_6457 (bv_nat 1 0))
  v_6459 <- eval (bitwidthMInt v_6458)
  v_6460 <- eval (svalueMInt v_6458)
  v_6461 <- eval (mi v_6459 v_6460)
  v_6462 <- eval (concat (bv_nat 9 0) v_6454)
  v_6463 <- eval (uvalueMInt v_6462)
  v_6464 <- eval (ashr v_6461 v_6463)
  v_6465 <- eval (extract v_6464 16 17)
  v_6466 <- eval (eq v_6465 (bv_nat 1 1))
  v_6467 <- eval (bit_and v_6456 v_6466)
  v_6468 <- eval (notBool_ v_6456)
  v_6469 <- getRegister cf
  v_6470 <- eval (eq v_6469 (bv_nat 1 1))
  v_6471 <- eval (bit_and v_6468 v_6470)
  v_6472 <- eval (bit_or v_6467 v_6471)
  v_6473 <- eval (mux v_6472 (bv_nat 1 1) (bv_nat 1 0))
  v_6474 <- eval (extract v_6464 0 1)
  v_6475 <- eval (eq v_6474 (bv_nat 1 1))
  v_6476 <- eval (bit_and v_6456 v_6475)
  v_6477 <- getRegister sf
  v_6478 <- eval (eq v_6477 (bv_nat 1 1))
  v_6479 <- eval (bit_and v_6468 v_6478)
  v_6480 <- eval (bit_or v_6476 v_6479)
  v_6481 <- eval (mux v_6480 (bv_nat 1 1) (bv_nat 1 0))
  v_6482 <- eval (extract v_6464 0 16)
  v_6483 <- eval (eq v_6482 (bv_nat 16 0))
  v_6484 <- eval (bit_and v_6456 v_6483)
  v_6485 <- getRegister zf
  v_6486 <- eval (eq v_6485 (bv_nat 1 1))
  v_6487 <- eval (bit_and v_6468 v_6486)
  v_6488 <- eval (bit_or v_6484 v_6487)
  v_6489 <- eval (mux v_6488 (bv_nat 1 1) (bv_nat 1 0))
  v_6490 <- eval (bit_and v_6456 undef)
  v_6491 <- getRegister af
  v_6492 <- eval (eq v_6491 (bv_nat 1 1))
  v_6493 <- eval (bit_and v_6468 v_6492)
  v_6494 <- eval (bit_or v_6490 v_6493)
  v_6495 <- eval (mux v_6494 (bv_nat 1 1) (bv_nat 1 0))
  v_6496 <- eval (extract v_6464 15 16)
  v_6497 <- eval (eq v_6496 (bv_nat 1 1))
  v_6498 <- eval (extract v_6464 14 15)
  v_6499 <- eval (eq v_6498 (bv_nat 1 1))
  v_6500 <- eval (eq v_6497 v_6499)
  v_6501 <- eval (notBool_ v_6500)
  v_6502 <- eval (extract v_6464 13 14)
  v_6503 <- eval (eq v_6502 (bv_nat 1 1))
  v_6504 <- eval (eq v_6501 v_6503)
  v_6505 <- eval (notBool_ v_6504)
  v_6506 <- eval (extract v_6464 12 13)
  v_6507 <- eval (eq v_6506 (bv_nat 1 1))
  v_6508 <- eval (eq v_6505 v_6507)
  v_6509 <- eval (notBool_ v_6508)
  v_6510 <- eval (extract v_6464 11 12)
  v_6511 <- eval (eq v_6510 (bv_nat 1 1))
  v_6512 <- eval (eq v_6509 v_6511)
  v_6513 <- eval (notBool_ v_6512)
  v_6514 <- eval (extract v_6464 10 11)
  v_6515 <- eval (eq v_6514 (bv_nat 1 1))
  v_6516 <- eval (eq v_6513 v_6515)
  v_6517 <- eval (notBool_ v_6516)
  v_6518 <- eval (extract v_6464 9 10)
  v_6519 <- eval (eq v_6518 (bv_nat 1 1))
  v_6520 <- eval (eq v_6517 v_6519)
  v_6521 <- eval (notBool_ v_6520)
  v_6522 <- eval (extract v_6464 8 9)
  v_6523 <- eval (eq v_6522 (bv_nat 1 1))
  v_6524 <- eval (eq v_6521 v_6523)
  v_6525 <- eval (notBool_ v_6524)
  v_6526 <- eval (notBool_ v_6525)
  v_6527 <- eval (bit_and v_6456 v_6526)
  v_6528 <- getRegister pf
  v_6529 <- eval (eq v_6528 (bv_nat 1 1))
  v_6530 <- eval (bit_and v_6468 v_6529)
  v_6531 <- eval (bit_or v_6527 v_6530)
  v_6532 <- eval (mux v_6531 (bv_nat 1 1) (bv_nat 1 0))
  v_6533 <- eval (eq v_6454 (bv_nat 8 1))
  v_6534 <- eval (notBool_ v_6533)
  v_6535 <- getRegister of
  v_6536 <- eval (eq v_6535 (bv_nat 1 1))
  v_6537 <- eval (bit_and v_6468 v_6536)
  v_6538 <- eval (bit_or v_6490 v_6537)
  v_6539 <- eval (bit_and v_6534 v_6538)
  v_6540 <- eval (mux v_6539 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2645 : R16) v_6482
  setRegister of v_6540
  setRegister pf v_6532
  setRegister af v_6495
  setRegister zf v_6489
  setRegister sf v_6481
  setRegister cf v_6473
==========================================
sarw_X86-SYNTAX $0x1 (v_2652 : R16)
  v_6550 <- getRegister (v_2652 : R16)
  v_6551 <- eval (concat v_6550 (bv_nat 1 0))
  v_6552 <- eval (bitwidthMInt v_6551)
  v_6553 <- eval (svalueMInt v_6551)
  v_6554 <- eval (mi v_6552 v_6553)
  v_6555 <- eval (ashr v_6554 1)
  v_6556 <- eval (extract v_6555 16 17)
  v_6557 <- eval (extract v_6555 0 1)
  v_6558 <- eval (extract v_6555 0 16)
  v_6559 <- eval (eq v_6558 (bv_nat 16 0))
  v_6560 <- eval (mux v_6559 (bv_nat 1 1) (bv_nat 1 0))
  v_6561 <- eval (extract v_6555 15 16)
  v_6562 <- eval (eq v_6561 (bv_nat 1 1))
  v_6563 <- eval (extract v_6555 14 15)
  v_6564 <- eval (eq v_6563 (bv_nat 1 1))
  v_6565 <- eval (eq v_6562 v_6564)
  v_6566 <- eval (notBool_ v_6565)
  v_6567 <- eval (extract v_6555 13 14)
  v_6568 <- eval (eq v_6567 (bv_nat 1 1))
  v_6569 <- eval (eq v_6566 v_6568)
  v_6570 <- eval (notBool_ v_6569)
  v_6571 <- eval (extract v_6555 12 13)
  v_6572 <- eval (eq v_6571 (bv_nat 1 1))
  v_6573 <- eval (eq v_6570 v_6572)
  v_6574 <- eval (notBool_ v_6573)
  v_6575 <- eval (extract v_6555 11 12)
  v_6576 <- eval (eq v_6575 (bv_nat 1 1))
  v_6577 <- eval (eq v_6574 v_6576)
  v_6578 <- eval (notBool_ v_6577)
  v_6579 <- eval (extract v_6555 10 11)
  v_6580 <- eval (eq v_6579 (bv_nat 1 1))
  v_6581 <- eval (eq v_6578 v_6580)
  v_6582 <- eval (notBool_ v_6581)
  v_6583 <- eval (extract v_6555 9 10)
  v_6584 <- eval (eq v_6583 (bv_nat 1 1))
  v_6585 <- eval (eq v_6582 v_6584)
  v_6586 <- eval (notBool_ v_6585)
  v_6587 <- eval (extract v_6555 8 9)
  v_6588 <- eval (eq v_6587 (bv_nat 1 1))
  v_6589 <- eval (eq v_6586 v_6588)
  v_6590 <- eval (notBool_ v_6589)
  v_6591 <- eval (notBool_ v_6590)
  v_6592 <- eval (mux v_6591 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2652 : R16) v_6558
  setRegister of (bv_nat 1 0)
  setRegister pf v_6592
  setRegister af undef
  setRegister zf v_6560
  setRegister sf v_6557
  setRegister cf v_6556
==========================================
sarxl_X86-SYNTAX (v_2668 : R32) (v_2669 : R32) (v_2670 : R32)
  v_6610 <- getRegister (v_2669 : R32)
  v_6611 <- eval (bitwidthMInt v_6610)
  v_6612 <- eval (svalueMInt v_6610)
  v_6613 <- eval (mi v_6611 v_6612)
  v_6614 <- getRegister (v_2668 : R32)
  v_6615 <- eval (bv_and v_6614 (bv_nat 32 31))
  v_6616 <- eval (uvalueMInt v_6615)
  v_6617 <- eval (ashr v_6613 v_6616)
  setRegister (v_2670 : R32) v_6617
==========================================
sarxq_X86-SYNTAX (v_2690 : R64) (v_2691 : R64) (v_2692 : R64)
  v_6629 <- getRegister (v_2691 : R64)
  v_6630 <- eval (bitwidthMInt v_6629)
  v_6631 <- eval (svalueMInt v_6629)
  v_6632 <- eval (mi v_6630 v_6631)
  v_6633 <- getRegister (v_2690 : R64)
  v_6634 <- eval (bv_and v_6633 (bv_nat 64 63))
  v_6635 <- eval (uvalueMInt v_6634)
  v_6636 <- eval (ashr v_6632 v_6635)
  setRegister (v_2692 : R64) v_6636
==========================================
sbbb_X86-SYNTAX (v_2695 : Imm) al
  v_6638 <- getRegister cf
  v_6639 <- eval (eq v_6638 (bv_nat 1 1))
  v_6640 <- eval (handleImmediateWithSignExtend (v_2695 : Imm) 8 8)
  v_6641 <- eval (bitwidthMInt v_6640)
  v_6642 <- eval (mi v_6641 -1)
  v_6643 <- eval (bv_xor v_6640 v_6642)
  v_6644 <- eval (concat (bv_nat 1 0) v_6643)
  v_6645 <- eval (add v_6644 (bv_nat 9 1))
  v_6646 <- eval (mux v_6639 v_6644 v_6645)
  v_6647 <- getRegister rax
  v_6648 <- eval (extract v_6647 56 64)
  v_6649 <- eval (concat (bv_nat 1 0) v_6648)
  v_6650 <- eval (add v_6646 v_6649)
  v_6651 <- eval (extract v_6650 0 1)
  v_6652 <- eval (eq v_6651 (bv_nat 1 1))
  v_6653 <- eval (notBool_ v_6652)
  v_6654 <- eval (mux v_6653 (bv_nat 1 1) (bv_nat 1 0))
  v_6655 <- eval (extract v_6650 1 2)
  v_6656 <- eval (extract v_6640 3 4)
  v_6657 <- eval (extract v_6647 59 60)
  v_6658 <- eval (bv_xor v_6656 v_6657)
  v_6659 <- eval (extract v_6650 4 5)
  v_6660 <- eval (bv_xor v_6658 v_6659)
  v_6661 <- eval (extract v_6650 1 9)
  v_6662 <- eval (eq v_6661 (bv_nat 8 0))
  v_6663 <- eval (mux v_6662 (bv_nat 1 1) (bv_nat 1 0))
  v_6664 <- eval (extract v_6650 8 9)
  v_6665 <- eval (eq v_6664 (bv_nat 1 1))
  v_6666 <- eval (extract v_6650 7 8)
  v_6667 <- eval (eq v_6666 (bv_nat 1 1))
  v_6668 <- eval (eq v_6665 v_6667)
  v_6669 <- eval (notBool_ v_6668)
  v_6670 <- eval (extract v_6650 6 7)
  v_6671 <- eval (eq v_6670 (bv_nat 1 1))
  v_6672 <- eval (eq v_6669 v_6671)
  v_6673 <- eval (notBool_ v_6672)
  v_6674 <- eval (extract v_6650 5 6)
  v_6675 <- eval (eq v_6674 (bv_nat 1 1))
  v_6676 <- eval (eq v_6673 v_6675)
  v_6677 <- eval (notBool_ v_6676)
  v_6678 <- eval (eq v_6659 (bv_nat 1 1))
  v_6679 <- eval (eq v_6677 v_6678)
  v_6680 <- eval (notBool_ v_6679)
  v_6681 <- eval (extract v_6650 3 4)
  v_6682 <- eval (eq v_6681 (bv_nat 1 1))
  v_6683 <- eval (eq v_6680 v_6682)
  v_6684 <- eval (notBool_ v_6683)
  v_6685 <- eval (extract v_6650 2 3)
  v_6686 <- eval (eq v_6685 (bv_nat 1 1))
  v_6687 <- eval (eq v_6684 v_6686)
  v_6688 <- eval (notBool_ v_6687)
  v_6689 <- eval (eq v_6655 (bv_nat 1 1))
  v_6690 <- eval (eq v_6688 v_6689)
  v_6691 <- eval (notBool_ v_6690)
  v_6692 <- eval (notBool_ v_6691)
  v_6693 <- eval (mux v_6692 (bv_nat 1 1) (bv_nat 1 0))
  v_6694 <- eval (extract v_6640 0 1)
  v_6695 <- eval (bitwidthMInt v_6694)
  v_6696 <- eval (mi v_6695 -1)
  v_6697 <- eval (bv_xor v_6694 v_6696)
  v_6698 <- eval (eq v_6697 (bv_nat 1 1))
  v_6699 <- eval (extract v_6647 56 57)
  v_6700 <- eval (eq v_6699 (bv_nat 1 1))
  v_6701 <- eval (eq v_6698 v_6700)
  v_6702 <- eval (eq v_6698 v_6689)
  v_6703 <- eval (notBool_ v_6702)
  v_6704 <- eval (bit_and v_6701 v_6703)
  v_6705 <- eval (mux v_6704 (bv_nat 1 1) (bv_nat 1 0))
  v_6706 <- eval (extract v_6647 0 56)
  v_6707 <- eval (concat v_6706 v_6661)
  setRegister rax v_6707
  setRegister of v_6705
  setRegister pf v_6693
  setRegister zf v_6663
  setRegister af v_6660
  setRegister sf v_6655
  setRegister cf v_6654
==========================================
sbbb_X86-SYNTAX (v_2711 : Imm) (v_2712 : R8)
  v_6727 <- getRegister cf
  v_6728 <- eval (eq v_6727 (bv_nat 1 1))
  v_6729 <- eval (handleImmediateWithSignExtend (v_2711 : Imm) 8 8)
  v_6730 <- eval (bitwidthMInt v_6729)
  v_6731 <- eval (mi v_6730 -1)
  v_6732 <- eval (bv_xor v_6729 v_6731)
  v_6733 <- eval (concat (bv_nat 1 0) v_6732)
  v_6734 <- eval (add v_6733 (bv_nat 9 1))
  v_6735 <- eval (mux v_6728 v_6733 v_6734)
  v_6736 <- getRegister (v_2712 : R8)
  v_6737 <- eval (concat (bv_nat 1 0) v_6736)
  v_6738 <- eval (add v_6735 v_6737)
  v_6739 <- eval (extract v_6738 0 1)
  v_6740 <- eval (eq v_6739 (bv_nat 1 1))
  v_6741 <- eval (notBool_ v_6740)
  v_6742 <- eval (mux v_6741 (bv_nat 1 1) (bv_nat 1 0))
  v_6743 <- eval (extract v_6738 1 2)
  v_6744 <- eval (extract v_6729 3 4)
  v_6745 <- eval (extract v_6736 3 4)
  v_6746 <- eval (bv_xor v_6744 v_6745)
  v_6747 <- eval (extract v_6738 4 5)
  v_6748 <- eval (bv_xor v_6746 v_6747)
  v_6749 <- eval (extract v_6738 1 9)
  v_6750 <- eval (eq v_6749 (bv_nat 8 0))
  v_6751 <- eval (mux v_6750 (bv_nat 1 1) (bv_nat 1 0))
  v_6752 <- eval (extract v_6738 8 9)
  v_6753 <- eval (eq v_6752 (bv_nat 1 1))
  v_6754 <- eval (extract v_6738 7 8)
  v_6755 <- eval (eq v_6754 (bv_nat 1 1))
  v_6756 <- eval (eq v_6753 v_6755)
  v_6757 <- eval (notBool_ v_6756)
  v_6758 <- eval (extract v_6738 6 7)
  v_6759 <- eval (eq v_6758 (bv_nat 1 1))
  v_6760 <- eval (eq v_6757 v_6759)
  v_6761 <- eval (notBool_ v_6760)
  v_6762 <- eval (extract v_6738 5 6)
  v_6763 <- eval (eq v_6762 (bv_nat 1 1))
  v_6764 <- eval (eq v_6761 v_6763)
  v_6765 <- eval (notBool_ v_6764)
  v_6766 <- eval (eq v_6747 (bv_nat 1 1))
  v_6767 <- eval (eq v_6765 v_6766)
  v_6768 <- eval (notBool_ v_6767)
  v_6769 <- eval (extract v_6738 3 4)
  v_6770 <- eval (eq v_6769 (bv_nat 1 1))
  v_6771 <- eval (eq v_6768 v_6770)
  v_6772 <- eval (notBool_ v_6771)
  v_6773 <- eval (extract v_6738 2 3)
  v_6774 <- eval (eq v_6773 (bv_nat 1 1))
  v_6775 <- eval (eq v_6772 v_6774)
  v_6776 <- eval (notBool_ v_6775)
  v_6777 <- eval (eq v_6743 (bv_nat 1 1))
  v_6778 <- eval (eq v_6776 v_6777)
  v_6779 <- eval (notBool_ v_6778)
  v_6780 <- eval (notBool_ v_6779)
  v_6781 <- eval (mux v_6780 (bv_nat 1 1) (bv_nat 1 0))
  v_6782 <- eval (extract v_6729 0 1)
  v_6783 <- eval (bitwidthMInt v_6782)
  v_6784 <- eval (mi v_6783 -1)
  v_6785 <- eval (bv_xor v_6782 v_6784)
  v_6786 <- eval (eq v_6785 (bv_nat 1 1))
  v_6787 <- eval (extract v_6736 0 1)
  v_6788 <- eval (eq v_6787 (bv_nat 1 1))
  v_6789 <- eval (eq v_6786 v_6788)
  v_6790 <- eval (eq v_6786 v_6777)
  v_6791 <- eval (notBool_ v_6790)
  v_6792 <- eval (bit_and v_6789 v_6791)
  v_6793 <- eval (mux v_6792 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2712 : R8) v_6749
  setRegister of v_6793
  setRegister pf v_6781
  setRegister zf v_6751
  setRegister af v_6748
  setRegister sf v_6743
  setRegister cf v_6742
==========================================
sbbb_X86-SYNTAX (v_2720 : R8) (v_2721 : R8)
  v_6805 <- getRegister cf
  v_6806 <- eval (eq v_6805 (bv_nat 1 1))
  v_6807 <- getRegister (v_2720 : R8)
  v_6808 <- eval (bitwidthMInt v_6807)
  v_6809 <- eval (mi v_6808 -1)
  v_6810 <- eval (bv_xor v_6807 v_6809)
  v_6811 <- eval (concat (bv_nat 1 0) v_6810)
  v_6812 <- eval (add v_6811 (bv_nat 9 1))
  v_6813 <- eval (mux v_6806 v_6811 v_6812)
  v_6814 <- getRegister (v_2721 : R8)
  v_6815 <- eval (concat (bv_nat 1 0) v_6814)
  v_6816 <- eval (add v_6813 v_6815)
  v_6817 <- eval (extract v_6816 0 1)
  v_6818 <- eval (eq v_6817 (bv_nat 1 1))
  v_6819 <- eval (notBool_ v_6818)
  v_6820 <- eval (mux v_6819 (bv_nat 1 1) (bv_nat 1 0))
  v_6821 <- eval (extract v_6816 1 2)
  v_6822 <- eval (extract v_6807 3 4)
  v_6823 <- eval (extract v_6814 3 4)
  v_6824 <- eval (bv_xor v_6822 v_6823)
  v_6825 <- eval (extract v_6816 4 5)
  v_6826 <- eval (bv_xor v_6824 v_6825)
  v_6827 <- eval (extract v_6816 1 9)
  v_6828 <- eval (eq v_6827 (bv_nat 8 0))
  v_6829 <- eval (mux v_6828 (bv_nat 1 1) (bv_nat 1 0))
  v_6830 <- eval (extract v_6816 8 9)
  v_6831 <- eval (eq v_6830 (bv_nat 1 1))
  v_6832 <- eval (extract v_6816 7 8)
  v_6833 <- eval (eq v_6832 (bv_nat 1 1))
  v_6834 <- eval (eq v_6831 v_6833)
  v_6835 <- eval (notBool_ v_6834)
  v_6836 <- eval (extract v_6816 6 7)
  v_6837 <- eval (eq v_6836 (bv_nat 1 1))
  v_6838 <- eval (eq v_6835 v_6837)
  v_6839 <- eval (notBool_ v_6838)
  v_6840 <- eval (extract v_6816 5 6)
  v_6841 <- eval (eq v_6840 (bv_nat 1 1))
  v_6842 <- eval (eq v_6839 v_6841)
  v_6843 <- eval (notBool_ v_6842)
  v_6844 <- eval (eq v_6825 (bv_nat 1 1))
  v_6845 <- eval (eq v_6843 v_6844)
  v_6846 <- eval (notBool_ v_6845)
  v_6847 <- eval (extract v_6816 3 4)
  v_6848 <- eval (eq v_6847 (bv_nat 1 1))
  v_6849 <- eval (eq v_6846 v_6848)
  v_6850 <- eval (notBool_ v_6849)
  v_6851 <- eval (extract v_6816 2 3)
  v_6852 <- eval (eq v_6851 (bv_nat 1 1))
  v_6853 <- eval (eq v_6850 v_6852)
  v_6854 <- eval (notBool_ v_6853)
  v_6855 <- eval (eq v_6821 (bv_nat 1 1))
  v_6856 <- eval (eq v_6854 v_6855)
  v_6857 <- eval (notBool_ v_6856)
  v_6858 <- eval (notBool_ v_6857)
  v_6859 <- eval (mux v_6858 (bv_nat 1 1) (bv_nat 1 0))
  v_6860 <- eval (extract v_6807 0 1)
  v_6861 <- eval (bitwidthMInt v_6860)
  v_6862 <- eval (mi v_6861 -1)
  v_6863 <- eval (bv_xor v_6860 v_6862)
  v_6864 <- eval (eq v_6863 (bv_nat 1 1))
  v_6865 <- eval (extract v_6814 0 1)
  v_6866 <- eval (eq v_6865 (bv_nat 1 1))
  v_6867 <- eval (eq v_6864 v_6866)
  v_6868 <- eval (eq v_6864 v_6855)
  v_6869 <- eval (notBool_ v_6868)
  v_6870 <- eval (bit_and v_6867 v_6869)
  v_6871 <- eval (mux v_6870 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2721 : R8) v_6827
  setRegister of v_6871
  setRegister pf v_6859
  setRegister zf v_6829
  setRegister af v_6826
  setRegister sf v_6821
  setRegister cf v_6820
==========================================
sbbb_X86-SYNTAX (v_2725 : Rh) (v_2726 : R8)
  v_6879 <- getRegister cf
  v_6880 <- eval (eq v_6879 (bv_nat 1 1))
  v_6881 <- getRegister (v_2725 : Rh)
  v_6882 <- eval (bitwidthMInt v_6881)
  v_6883 <- eval (mi v_6882 -1)
  v_6884 <- eval (bv_xor v_6881 v_6883)
  v_6885 <- eval (concat (bv_nat 1 0) v_6884)
  v_6886 <- eval (add v_6885 (bv_nat 9 1))
  v_6887 <- eval (mux v_6880 v_6885 v_6886)
  v_6888 <- getRegister (v_2726 : R8)
  v_6889 <- eval (concat (bv_nat 1 0) v_6888)
  v_6890 <- eval (add v_6887 v_6889)
  v_6891 <- eval (extract v_6890 0 1)
  v_6892 <- eval (eq v_6891 (bv_nat 1 1))
  v_6893 <- eval (notBool_ v_6892)
  v_6894 <- eval (mux v_6893 (bv_nat 1 1) (bv_nat 1 0))
  v_6895 <- eval (extract v_6890 1 2)
  v_6896 <- eval (extract v_6881 3 4)
  v_6897 <- eval (extract v_6888 3 4)
  v_6898 <- eval (bv_xor v_6896 v_6897)
  v_6899 <- eval (extract v_6890 4 5)
  v_6900 <- eval (bv_xor v_6898 v_6899)
  v_6901 <- eval (extract v_6890 1 9)
  v_6902 <- eval (eq v_6901 (bv_nat 8 0))
  v_6903 <- eval (mux v_6902 (bv_nat 1 1) (bv_nat 1 0))
  v_6904 <- eval (extract v_6890 8 9)
  v_6905 <- eval (eq v_6904 (bv_nat 1 1))
  v_6906 <- eval (extract v_6890 7 8)
  v_6907 <- eval (eq v_6906 (bv_nat 1 1))
  v_6908 <- eval (eq v_6905 v_6907)
  v_6909 <- eval (notBool_ v_6908)
  v_6910 <- eval (extract v_6890 6 7)
  v_6911 <- eval (eq v_6910 (bv_nat 1 1))
  v_6912 <- eval (eq v_6909 v_6911)
  v_6913 <- eval (notBool_ v_6912)
  v_6914 <- eval (extract v_6890 5 6)
  v_6915 <- eval (eq v_6914 (bv_nat 1 1))
  v_6916 <- eval (eq v_6913 v_6915)
  v_6917 <- eval (notBool_ v_6916)
  v_6918 <- eval (eq v_6899 (bv_nat 1 1))
  v_6919 <- eval (eq v_6917 v_6918)
  v_6920 <- eval (notBool_ v_6919)
  v_6921 <- eval (extract v_6890 3 4)
  v_6922 <- eval (eq v_6921 (bv_nat 1 1))
  v_6923 <- eval (eq v_6920 v_6922)
  v_6924 <- eval (notBool_ v_6923)
  v_6925 <- eval (extract v_6890 2 3)
  v_6926 <- eval (eq v_6925 (bv_nat 1 1))
  v_6927 <- eval (eq v_6924 v_6926)
  v_6928 <- eval (notBool_ v_6927)
  v_6929 <- eval (eq v_6895 (bv_nat 1 1))
  v_6930 <- eval (eq v_6928 v_6929)
  v_6931 <- eval (notBool_ v_6930)
  v_6932 <- eval (notBool_ v_6931)
  v_6933 <- eval (mux v_6932 (bv_nat 1 1) (bv_nat 1 0))
  v_6934 <- eval (extract v_6881 0 1)
  v_6935 <- eval (bitwidthMInt v_6934)
  v_6936 <- eval (mi v_6935 -1)
  v_6937 <- eval (bv_xor v_6934 v_6936)
  v_6938 <- eval (eq v_6937 (bv_nat 1 1))
  v_6939 <- eval (extract v_6888 0 1)
  v_6940 <- eval (eq v_6939 (bv_nat 1 1))
  v_6941 <- eval (eq v_6938 v_6940)
  v_6942 <- eval (eq v_6938 v_6929)
  v_6943 <- eval (notBool_ v_6942)
  v_6944 <- eval (bit_and v_6941 v_6943)
  v_6945 <- eval (mux v_6944 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2726 : R8) v_6901
  setRegister of v_6945
  setRegister pf v_6933
  setRegister zf v_6903
  setRegister af v_6900
  setRegister sf v_6895
  setRegister cf v_6894
==========================================
sbbb_X86-SYNTAX (v_2730 : Imm) (v_2731 : Rh)
  v_6953 <- getRegister cf
  v_6954 <- eval (eq v_6953 (bv_nat 1 1))
  v_6955 <- eval (handleImmediateWithSignExtend (v_2730 : Imm) 8 8)
  v_6956 <- eval (bitwidthMInt v_6955)
  v_6957 <- eval (mi v_6956 -1)
  v_6958 <- eval (bv_xor v_6955 v_6957)
  v_6959 <- eval (concat (bv_nat 1 0) v_6958)
  v_6960 <- eval (add v_6959 (bv_nat 9 1))
  v_6961 <- eval (mux v_6954 v_6959 v_6960)
  v_6962 <- getRegister (v_2731 : Rh)
  v_6963 <- eval (concat (bv_nat 1 0) v_6962)
  v_6964 <- eval (add v_6961 v_6963)
  v_6965 <- eval (extract v_6964 0 1)
  v_6966 <- eval (eq v_6965 (bv_nat 1 1))
  v_6967 <- eval (notBool_ v_6966)
  v_6968 <- eval (mux v_6967 (bv_nat 1 1) (bv_nat 1 0))
  v_6969 <- eval (extract v_6964 1 2)
  v_6970 <- eval (extract v_6955 3 4)
  v_6971 <- eval (extract v_6962 3 4)
  v_6972 <- eval (bv_xor v_6970 v_6971)
  v_6973 <- eval (extract v_6964 4 5)
  v_6974 <- eval (bv_xor v_6972 v_6973)
  v_6975 <- eval (extract v_6964 1 9)
  v_6976 <- eval (eq v_6975 (bv_nat 8 0))
  v_6977 <- eval (mux v_6976 (bv_nat 1 1) (bv_nat 1 0))
  v_6978 <- eval (extract v_6964 8 9)
  v_6979 <- eval (eq v_6978 (bv_nat 1 1))
  v_6980 <- eval (extract v_6964 7 8)
  v_6981 <- eval (eq v_6980 (bv_nat 1 1))
  v_6982 <- eval (eq v_6979 v_6981)
  v_6983 <- eval (notBool_ v_6982)
  v_6984 <- eval (extract v_6964 6 7)
  v_6985 <- eval (eq v_6984 (bv_nat 1 1))
  v_6986 <- eval (eq v_6983 v_6985)
  v_6987 <- eval (notBool_ v_6986)
  v_6988 <- eval (extract v_6964 5 6)
  v_6989 <- eval (eq v_6988 (bv_nat 1 1))
  v_6990 <- eval (eq v_6987 v_6989)
  v_6991 <- eval (notBool_ v_6990)
  v_6992 <- eval (eq v_6973 (bv_nat 1 1))
  v_6993 <- eval (eq v_6991 v_6992)
  v_6994 <- eval (notBool_ v_6993)
  v_6995 <- eval (extract v_6964 3 4)
  v_6996 <- eval (eq v_6995 (bv_nat 1 1))
  v_6997 <- eval (eq v_6994 v_6996)
  v_6998 <- eval (notBool_ v_6997)
  v_6999 <- eval (extract v_6964 2 3)
  v_7000 <- eval (eq v_6999 (bv_nat 1 1))
  v_7001 <- eval (eq v_6998 v_7000)
  v_7002 <- eval (notBool_ v_7001)
  v_7003 <- eval (eq v_6969 (bv_nat 1 1))
  v_7004 <- eval (eq v_7002 v_7003)
  v_7005 <- eval (notBool_ v_7004)
  v_7006 <- eval (notBool_ v_7005)
  v_7007 <- eval (mux v_7006 (bv_nat 1 1) (bv_nat 1 0))
  v_7008 <- eval (extract v_6955 0 1)
  v_7009 <- eval (bitwidthMInt v_7008)
  v_7010 <- eval (mi v_7009 -1)
  v_7011 <- eval (bv_xor v_7008 v_7010)
  v_7012 <- eval (eq v_7011 (bv_nat 1 1))
  v_7013 <- eval (extract v_6962 0 1)
  v_7014 <- eval (eq v_7013 (bv_nat 1 1))
  v_7015 <- eval (eq v_7012 v_7014)
  v_7016 <- eval (eq v_7012 v_7003)
  v_7017 <- eval (notBool_ v_7016)
  v_7018 <- eval (bit_and v_7015 v_7017)
  v_7019 <- eval (mux v_7018 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2731 : Rh) v_6975
  setRegister of v_7019
  setRegister pf v_7007
  setRegister zf v_6977
  setRegister af v_6974
  setRegister sf v_6969
  setRegister cf v_6968
==========================================
sbbb_X86-SYNTAX (v_2740 : R8) (v_2739 : Rh)
  v_7031 <- getRegister cf
  v_7032 <- eval (eq v_7031 (bv_nat 1 1))
  v_7033 <- getRegister (v_2740 : R8)
  v_7034 <- eval (bitwidthMInt v_7033)
  v_7035 <- eval (mi v_7034 -1)
  v_7036 <- eval (bv_xor v_7033 v_7035)
  v_7037 <- eval (concat (bv_nat 1 0) v_7036)
  v_7038 <- eval (add v_7037 (bv_nat 9 1))
  v_7039 <- eval (mux v_7032 v_7037 v_7038)
  v_7040 <- getRegister (v_2739 : Rh)
  v_7041 <- eval (concat (bv_nat 1 0) v_7040)
  v_7042 <- eval (add v_7039 v_7041)
  v_7043 <- eval (extract v_7042 0 1)
  v_7044 <- eval (eq v_7043 (bv_nat 1 1))
  v_7045 <- eval (notBool_ v_7044)
  v_7046 <- eval (mux v_7045 (bv_nat 1 1) (bv_nat 1 0))
  v_7047 <- eval (extract v_7042 1 2)
  v_7048 <- eval (extract v_7033 3 4)
  v_7049 <- eval (extract v_7040 3 4)
  v_7050 <- eval (bv_xor v_7048 v_7049)
  v_7051 <- eval (extract v_7042 4 5)
  v_7052 <- eval (bv_xor v_7050 v_7051)
  v_7053 <- eval (extract v_7042 1 9)
  v_7054 <- eval (eq v_7053 (bv_nat 8 0))
  v_7055 <- eval (mux v_7054 (bv_nat 1 1) (bv_nat 1 0))
  v_7056 <- eval (extract v_7042 8 9)
  v_7057 <- eval (eq v_7056 (bv_nat 1 1))
  v_7058 <- eval (extract v_7042 7 8)
  v_7059 <- eval (eq v_7058 (bv_nat 1 1))
  v_7060 <- eval (eq v_7057 v_7059)
  v_7061 <- eval (notBool_ v_7060)
  v_7062 <- eval (extract v_7042 6 7)
  v_7063 <- eval (eq v_7062 (bv_nat 1 1))
  v_7064 <- eval (eq v_7061 v_7063)
  v_7065 <- eval (notBool_ v_7064)
  v_7066 <- eval (extract v_7042 5 6)
  v_7067 <- eval (eq v_7066 (bv_nat 1 1))
  v_7068 <- eval (eq v_7065 v_7067)
  v_7069 <- eval (notBool_ v_7068)
  v_7070 <- eval (eq v_7051 (bv_nat 1 1))
  v_7071 <- eval (eq v_7069 v_7070)
  v_7072 <- eval (notBool_ v_7071)
  v_7073 <- eval (extract v_7042 3 4)
  v_7074 <- eval (eq v_7073 (bv_nat 1 1))
  v_7075 <- eval (eq v_7072 v_7074)
  v_7076 <- eval (notBool_ v_7075)
  v_7077 <- eval (extract v_7042 2 3)
  v_7078 <- eval (eq v_7077 (bv_nat 1 1))
  v_7079 <- eval (eq v_7076 v_7078)
  v_7080 <- eval (notBool_ v_7079)
  v_7081 <- eval (eq v_7047 (bv_nat 1 1))
  v_7082 <- eval (eq v_7080 v_7081)
  v_7083 <- eval (notBool_ v_7082)
  v_7084 <- eval (notBool_ v_7083)
  v_7085 <- eval (mux v_7084 (bv_nat 1 1) (bv_nat 1 0))
  v_7086 <- eval (extract v_7033 0 1)
  v_7087 <- eval (bitwidthMInt v_7086)
  v_7088 <- eval (mi v_7087 -1)
  v_7089 <- eval (bv_xor v_7086 v_7088)
  v_7090 <- eval (eq v_7089 (bv_nat 1 1))
  v_7091 <- eval (extract v_7040 0 1)
  v_7092 <- eval (eq v_7091 (bv_nat 1 1))
  v_7093 <- eval (eq v_7090 v_7092)
  v_7094 <- eval (eq v_7090 v_7081)
  v_7095 <- eval (notBool_ v_7094)
  v_7096 <- eval (bit_and v_7093 v_7095)
  v_7097 <- eval (mux v_7096 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2739 : Rh) v_7053
  setRegister of v_7097
  setRegister pf v_7085
  setRegister zf v_7055
  setRegister af v_7052
  setRegister sf v_7047
  setRegister cf v_7046
==========================================
sbbb_X86-SYNTAX (v_2744 : Rh) (v_2745 : Rh)
  v_7105 <- getRegister cf
  v_7106 <- eval (eq v_7105 (bv_nat 1 1))
  v_7107 <- getRegister (v_2744 : Rh)
  v_7108 <- eval (bitwidthMInt v_7107)
  v_7109 <- eval (mi v_7108 -1)
  v_7110 <- eval (bv_xor v_7107 v_7109)
  v_7111 <- eval (concat (bv_nat 1 0) v_7110)
  v_7112 <- eval (add v_7111 (bv_nat 9 1))
  v_7113 <- eval (mux v_7106 v_7111 v_7112)
  v_7114 <- getRegister (v_2745 : Rh)
  v_7115 <- eval (concat (bv_nat 1 0) v_7114)
  v_7116 <- eval (add v_7113 v_7115)
  v_7117 <- eval (extract v_7116 0 1)
  v_7118 <- eval (eq v_7117 (bv_nat 1 1))
  v_7119 <- eval (notBool_ v_7118)
  v_7120 <- eval (mux v_7119 (bv_nat 1 1) (bv_nat 1 0))
  v_7121 <- eval (extract v_7116 1 2)
  v_7122 <- eval (extract v_7107 3 4)
  v_7123 <- eval (extract v_7114 3 4)
  v_7124 <- eval (bv_xor v_7122 v_7123)
  v_7125 <- eval (extract v_7116 4 5)
  v_7126 <- eval (bv_xor v_7124 v_7125)
  v_7127 <- eval (extract v_7116 1 9)
  v_7128 <- eval (eq v_7127 (bv_nat 8 0))
  v_7129 <- eval (mux v_7128 (bv_nat 1 1) (bv_nat 1 0))
  v_7130 <- eval (extract v_7116 8 9)
  v_7131 <- eval (eq v_7130 (bv_nat 1 1))
  v_7132 <- eval (extract v_7116 7 8)
  v_7133 <- eval (eq v_7132 (bv_nat 1 1))
  v_7134 <- eval (eq v_7131 v_7133)
  v_7135 <- eval (notBool_ v_7134)
  v_7136 <- eval (extract v_7116 6 7)
  v_7137 <- eval (eq v_7136 (bv_nat 1 1))
  v_7138 <- eval (eq v_7135 v_7137)
  v_7139 <- eval (notBool_ v_7138)
  v_7140 <- eval (extract v_7116 5 6)
  v_7141 <- eval (eq v_7140 (bv_nat 1 1))
  v_7142 <- eval (eq v_7139 v_7141)
  v_7143 <- eval (notBool_ v_7142)
  v_7144 <- eval (eq v_7125 (bv_nat 1 1))
  v_7145 <- eval (eq v_7143 v_7144)
  v_7146 <- eval (notBool_ v_7145)
  v_7147 <- eval (extract v_7116 3 4)
  v_7148 <- eval (eq v_7147 (bv_nat 1 1))
  v_7149 <- eval (eq v_7146 v_7148)
  v_7150 <- eval (notBool_ v_7149)
  v_7151 <- eval (extract v_7116 2 3)
  v_7152 <- eval (eq v_7151 (bv_nat 1 1))
  v_7153 <- eval (eq v_7150 v_7152)
  v_7154 <- eval (notBool_ v_7153)
  v_7155 <- eval (eq v_7121 (bv_nat 1 1))
  v_7156 <- eval (eq v_7154 v_7155)
  v_7157 <- eval (notBool_ v_7156)
  v_7158 <- eval (notBool_ v_7157)
  v_7159 <- eval (mux v_7158 (bv_nat 1 1) (bv_nat 1 0))
  v_7160 <- eval (extract v_7107 0 1)
  v_7161 <- eval (bitwidthMInt v_7160)
  v_7162 <- eval (mi v_7161 -1)
  v_7163 <- eval (bv_xor v_7160 v_7162)
  v_7164 <- eval (eq v_7163 (bv_nat 1 1))
  v_7165 <- eval (extract v_7114 0 1)
  v_7166 <- eval (eq v_7165 (bv_nat 1 1))
  v_7167 <- eval (eq v_7164 v_7166)
  v_7168 <- eval (eq v_7164 v_7155)
  v_7169 <- eval (notBool_ v_7168)
  v_7170 <- eval (bit_and v_7167 v_7169)
  v_7171 <- eval (mux v_7170 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2745 : Rh) v_7127
  setRegister of v_7171
  setRegister pf v_7159
  setRegister zf v_7129
  setRegister af v_7126
  setRegister sf v_7121
  setRegister cf v_7120
==========================================
sbbl_X86-SYNTAX (v_2749 : Imm) eax
  v_7179 <- getRegister cf
  v_7180 <- eval (eq v_7179 (bv_nat 1 1))
  v_7181 <- eval (handleImmediateWithSignExtend (v_2749 : Imm) 32 32)
  v_7182 <- eval (bitwidthMInt v_7181)
  v_7183 <- eval (mi v_7182 -1)
  v_7184 <- eval (bv_xor v_7181 v_7183)
  v_7185 <- eval (concat (bv_nat 1 0) v_7184)
  v_7186 <- eval (add v_7185 (bv_nat 33 1))
  v_7187 <- eval (mux v_7180 v_7185 v_7186)
  v_7188 <- getRegister rax
  v_7189 <- eval (extract v_7188 32 64)
  v_7190 <- eval (concat (bv_nat 1 0) v_7189)
  v_7191 <- eval (add v_7187 v_7190)
  v_7192 <- eval (extract v_7191 0 1)
  v_7193 <- eval (eq v_7192 (bv_nat 1 1))
  v_7194 <- eval (notBool_ v_7193)
  v_7195 <- eval (mux v_7194 (bv_nat 1 1) (bv_nat 1 0))
  v_7196 <- eval (extract v_7191 1 2)
  v_7197 <- eval (extract v_7181 27 28)
  v_7198 <- eval (extract v_7188 59 60)
  v_7199 <- eval (bv_xor v_7197 v_7198)
  v_7200 <- eval (extract v_7191 28 29)
  v_7201 <- eval (bv_xor v_7199 v_7200)
  v_7202 <- eval (extract v_7191 1 33)
  v_7203 <- eval (eq v_7202 (bv_nat 32 0))
  v_7204 <- eval (mux v_7203 (bv_nat 1 1) (bv_nat 1 0))
  v_7205 <- eval (extract v_7191 32 33)
  v_7206 <- eval (eq v_7205 (bv_nat 1 1))
  v_7207 <- eval (extract v_7191 31 32)
  v_7208 <- eval (eq v_7207 (bv_nat 1 1))
  v_7209 <- eval (eq v_7206 v_7208)
  v_7210 <- eval (notBool_ v_7209)
  v_7211 <- eval (extract v_7191 30 31)
  v_7212 <- eval (eq v_7211 (bv_nat 1 1))
  v_7213 <- eval (eq v_7210 v_7212)
  v_7214 <- eval (notBool_ v_7213)
  v_7215 <- eval (extract v_7191 29 30)
  v_7216 <- eval (eq v_7215 (bv_nat 1 1))
  v_7217 <- eval (eq v_7214 v_7216)
  v_7218 <- eval (notBool_ v_7217)
  v_7219 <- eval (eq v_7200 (bv_nat 1 1))
  v_7220 <- eval (eq v_7218 v_7219)
  v_7221 <- eval (notBool_ v_7220)
  v_7222 <- eval (extract v_7191 27 28)
  v_7223 <- eval (eq v_7222 (bv_nat 1 1))
  v_7224 <- eval (eq v_7221 v_7223)
  v_7225 <- eval (notBool_ v_7224)
  v_7226 <- eval (extract v_7191 26 27)
  v_7227 <- eval (eq v_7226 (bv_nat 1 1))
  v_7228 <- eval (eq v_7225 v_7227)
  v_7229 <- eval (notBool_ v_7228)
  v_7230 <- eval (extract v_7191 25 26)
  v_7231 <- eval (eq v_7230 (bv_nat 1 1))
  v_7232 <- eval (eq v_7229 v_7231)
  v_7233 <- eval (notBool_ v_7232)
  v_7234 <- eval (notBool_ v_7233)
  v_7235 <- eval (mux v_7234 (bv_nat 1 1) (bv_nat 1 0))
  v_7236 <- eval (extract v_7181 0 1)
  v_7237 <- eval (bitwidthMInt v_7236)
  v_7238 <- eval (mi v_7237 -1)
  v_7239 <- eval (bv_xor v_7236 v_7238)
  v_7240 <- eval (eq v_7239 (bv_nat 1 1))
  v_7241 <- eval (extract v_7188 32 33)
  v_7242 <- eval (eq v_7241 (bv_nat 1 1))
  v_7243 <- eval (eq v_7240 v_7242)
  v_7244 <- eval (eq v_7196 (bv_nat 1 1))
  v_7245 <- eval (eq v_7240 v_7244)
  v_7246 <- eval (notBool_ v_7245)
  v_7247 <- eval (bit_and v_7243 v_7246)
  v_7248 <- eval (mux v_7247 (bv_nat 1 1) (bv_nat 1 0))
  setRegister eax v_7202
  setRegister of v_7248
  setRegister pf v_7235
  setRegister zf v_7204
  setRegister af v_7201
  setRegister sf v_7196
  setRegister cf v_7195
==========================================
sbbl_X86-SYNTAX (v_2766 : Imm) (v_2765 : R32)
  v_7268 <- getRegister cf
  v_7269 <- eval (eq v_7268 (bv_nat 1 1))
  v_7270 <- eval (handleImmediateWithSignExtend (v_2766 : Imm) 32 32)
  v_7271 <- eval (bitwidthMInt v_7270)
  v_7272 <- eval (mi v_7271 -1)
  v_7273 <- eval (bv_xor v_7270 v_7272)
  v_7274 <- eval (concat (bv_nat 1 0) v_7273)
  v_7275 <- eval (add v_7274 (bv_nat 33 1))
  v_7276 <- eval (mux v_7269 v_7274 v_7275)
  v_7277 <- getRegister (v_2765 : R32)
  v_7278 <- eval (concat (bv_nat 1 0) v_7277)
  v_7279 <- eval (add v_7276 v_7278)
  v_7280 <- eval (extract v_7279 0 1)
  v_7281 <- eval (eq v_7280 (bv_nat 1 1))
  v_7282 <- eval (notBool_ v_7281)
  v_7283 <- eval (mux v_7282 (bv_nat 1 1) (bv_nat 1 0))
  v_7284 <- eval (extract v_7279 1 2)
  v_7285 <- eval (extract v_7270 27 28)
  v_7286 <- eval (extract v_7277 27 28)
  v_7287 <- eval (bv_xor v_7285 v_7286)
  v_7288 <- eval (extract v_7279 28 29)
  v_7289 <- eval (bv_xor v_7287 v_7288)
  v_7290 <- eval (extract v_7279 1 33)
  v_7291 <- eval (eq v_7290 (bv_nat 32 0))
  v_7292 <- eval (mux v_7291 (bv_nat 1 1) (bv_nat 1 0))
  v_7293 <- eval (extract v_7279 32 33)
  v_7294 <- eval (eq v_7293 (bv_nat 1 1))
  v_7295 <- eval (extract v_7279 31 32)
  v_7296 <- eval (eq v_7295 (bv_nat 1 1))
  v_7297 <- eval (eq v_7294 v_7296)
  v_7298 <- eval (notBool_ v_7297)
  v_7299 <- eval (extract v_7279 30 31)
  v_7300 <- eval (eq v_7299 (bv_nat 1 1))
  v_7301 <- eval (eq v_7298 v_7300)
  v_7302 <- eval (notBool_ v_7301)
  v_7303 <- eval (extract v_7279 29 30)
  v_7304 <- eval (eq v_7303 (bv_nat 1 1))
  v_7305 <- eval (eq v_7302 v_7304)
  v_7306 <- eval (notBool_ v_7305)
  v_7307 <- eval (eq v_7288 (bv_nat 1 1))
  v_7308 <- eval (eq v_7306 v_7307)
  v_7309 <- eval (notBool_ v_7308)
  v_7310 <- eval (extract v_7279 27 28)
  v_7311 <- eval (eq v_7310 (bv_nat 1 1))
  v_7312 <- eval (eq v_7309 v_7311)
  v_7313 <- eval (notBool_ v_7312)
  v_7314 <- eval (extract v_7279 26 27)
  v_7315 <- eval (eq v_7314 (bv_nat 1 1))
  v_7316 <- eval (eq v_7313 v_7315)
  v_7317 <- eval (notBool_ v_7316)
  v_7318 <- eval (extract v_7279 25 26)
  v_7319 <- eval (eq v_7318 (bv_nat 1 1))
  v_7320 <- eval (eq v_7317 v_7319)
  v_7321 <- eval (notBool_ v_7320)
  v_7322 <- eval (notBool_ v_7321)
  v_7323 <- eval (mux v_7322 (bv_nat 1 1) (bv_nat 1 0))
  v_7324 <- eval (extract v_7270 0 1)
  v_7325 <- eval (bitwidthMInt v_7324)
  v_7326 <- eval (mi v_7325 -1)
  v_7327 <- eval (bv_xor v_7324 v_7326)
  v_7328 <- eval (eq v_7327 (bv_nat 1 1))
  v_7329 <- eval (extract v_7277 0 1)
  v_7330 <- eval (eq v_7329 (bv_nat 1 1))
  v_7331 <- eval (eq v_7328 v_7330)
  v_7332 <- eval (eq v_7284 (bv_nat 1 1))
  v_7333 <- eval (eq v_7328 v_7332)
  v_7334 <- eval (notBool_ v_7333)
  v_7335 <- eval (bit_and v_7331 v_7334)
  v_7336 <- eval (mux v_7335 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2765 : R32) v_7290
  setRegister of v_7336
  setRegister pf v_7323
  setRegister zf v_7292
  setRegister af v_7289
  setRegister sf v_7284
  setRegister cf v_7283
==========================================
sbbl_X86-SYNTAX (v_2770 : Imm) (v_2771 : R32)
  v_7344 <- getRegister cf
  v_7345 <- eval (eq v_7344 (bv_nat 1 1))
  v_7346 <- eval (handleImmediateWithSignExtend (v_2770 : Imm) 8 8)
  v_7347 <- eval (svalueMInt v_7346)
  v_7348 <- eval (mi 32 v_7347)
  v_7349 <- eval (bitwidthMInt v_7348)
  v_7350 <- eval (mi v_7349 -1)
  v_7351 <- eval (bv_xor v_7348 v_7350)
  v_7352 <- eval (concat (bv_nat 1 0) v_7351)
  v_7353 <- eval (add v_7352 (bv_nat 33 1))
  v_7354 <- eval (mux v_7345 v_7352 v_7353)
  v_7355 <- getRegister (v_2771 : R32)
  v_7356 <- eval (concat (bv_nat 1 0) v_7355)
  v_7357 <- eval (add v_7354 v_7356)
  v_7358 <- eval (extract v_7357 0 1)
  v_7359 <- eval (eq v_7358 (bv_nat 1 1))
  v_7360 <- eval (notBool_ v_7359)
  v_7361 <- eval (mux v_7360 (bv_nat 1 1) (bv_nat 1 0))
  v_7362 <- eval (extract v_7357 1 2)
  v_7363 <- eval (extract v_7346 3 4)
  v_7364 <- eval (extract v_7355 27 28)
  v_7365 <- eval (bv_xor v_7363 v_7364)
  v_7366 <- eval (extract v_7357 28 29)
  v_7367 <- eval (bv_xor v_7365 v_7366)
  v_7368 <- eval (extract v_7357 1 33)
  v_7369 <- eval (eq v_7368 (bv_nat 32 0))
  v_7370 <- eval (mux v_7369 (bv_nat 1 1) (bv_nat 1 0))
  v_7371 <- eval (extract v_7357 32 33)
  v_7372 <- eval (eq v_7371 (bv_nat 1 1))
  v_7373 <- eval (extract v_7357 31 32)
  v_7374 <- eval (eq v_7373 (bv_nat 1 1))
  v_7375 <- eval (eq v_7372 v_7374)
  v_7376 <- eval (notBool_ v_7375)
  v_7377 <- eval (extract v_7357 30 31)
  v_7378 <- eval (eq v_7377 (bv_nat 1 1))
  v_7379 <- eval (eq v_7376 v_7378)
  v_7380 <- eval (notBool_ v_7379)
  v_7381 <- eval (extract v_7357 29 30)
  v_7382 <- eval (eq v_7381 (bv_nat 1 1))
  v_7383 <- eval (eq v_7380 v_7382)
  v_7384 <- eval (notBool_ v_7383)
  v_7385 <- eval (eq v_7366 (bv_nat 1 1))
  v_7386 <- eval (eq v_7384 v_7385)
  v_7387 <- eval (notBool_ v_7386)
  v_7388 <- eval (extract v_7357 27 28)
  v_7389 <- eval (eq v_7388 (bv_nat 1 1))
  v_7390 <- eval (eq v_7387 v_7389)
  v_7391 <- eval (notBool_ v_7390)
  v_7392 <- eval (extract v_7357 26 27)
  v_7393 <- eval (eq v_7392 (bv_nat 1 1))
  v_7394 <- eval (eq v_7391 v_7393)
  v_7395 <- eval (notBool_ v_7394)
  v_7396 <- eval (extract v_7357 25 26)
  v_7397 <- eval (eq v_7396 (bv_nat 1 1))
  v_7398 <- eval (eq v_7395 v_7397)
  v_7399 <- eval (notBool_ v_7398)
  v_7400 <- eval (notBool_ v_7399)
  v_7401 <- eval (mux v_7400 (bv_nat 1 1) (bv_nat 1 0))
  v_7402 <- eval (extract v_7348 0 1)
  v_7403 <- eval (bitwidthMInt v_7402)
  v_7404 <- eval (mi v_7403 -1)
  v_7405 <- eval (bv_xor v_7402 v_7404)
  v_7406 <- eval (eq v_7405 (bv_nat 1 1))
  v_7407 <- eval (extract v_7355 0 1)
  v_7408 <- eval (eq v_7407 (bv_nat 1 1))
  v_7409 <- eval (eq v_7406 v_7408)
  v_7410 <- eval (eq v_7362 (bv_nat 1 1))
  v_7411 <- eval (eq v_7406 v_7410)
  v_7412 <- eval (notBool_ v_7411)
  v_7413 <- eval (bit_and v_7409 v_7412)
  v_7414 <- eval (mux v_7413 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2771 : R32) v_7368
  setRegister of v_7414
  setRegister pf v_7401
  setRegister zf v_7370
  setRegister af v_7367
  setRegister sf v_7362
  setRegister cf v_7361
==========================================
sbbl_X86-SYNTAX (v_2779 : R32) (v_2780 : R32)
  v_7426 <- getRegister cf
  v_7427 <- eval (eq v_7426 (bv_nat 1 1))
  v_7428 <- getRegister (v_2779 : R32)
  v_7429 <- eval (bitwidthMInt v_7428)
  v_7430 <- eval (mi v_7429 -1)
  v_7431 <- eval (bv_xor v_7428 v_7430)
  v_7432 <- eval (concat (bv_nat 1 0) v_7431)
  v_7433 <- eval (add v_7432 (bv_nat 33 1))
  v_7434 <- eval (mux v_7427 v_7432 v_7433)
  v_7435 <- getRegister (v_2780 : R32)
  v_7436 <- eval (concat (bv_nat 1 0) v_7435)
  v_7437 <- eval (add v_7434 v_7436)
  v_7438 <- eval (extract v_7437 0 1)
  v_7439 <- eval (eq v_7438 (bv_nat 1 1))
  v_7440 <- eval (notBool_ v_7439)
  v_7441 <- eval (mux v_7440 (bv_nat 1 1) (bv_nat 1 0))
  v_7442 <- eval (extract v_7437 1 2)
  v_7443 <- eval (extract v_7428 27 28)
  v_7444 <- eval (extract v_7435 27 28)
  v_7445 <- eval (bv_xor v_7443 v_7444)
  v_7446 <- eval (extract v_7437 28 29)
  v_7447 <- eval (bv_xor v_7445 v_7446)
  v_7448 <- eval (extract v_7437 1 33)
  v_7449 <- eval (eq v_7448 (bv_nat 32 0))
  v_7450 <- eval (mux v_7449 (bv_nat 1 1) (bv_nat 1 0))
  v_7451 <- eval (extract v_7437 32 33)
  v_7452 <- eval (eq v_7451 (bv_nat 1 1))
  v_7453 <- eval (extract v_7437 31 32)
  v_7454 <- eval (eq v_7453 (bv_nat 1 1))
  v_7455 <- eval (eq v_7452 v_7454)
  v_7456 <- eval (notBool_ v_7455)
  v_7457 <- eval (extract v_7437 30 31)
  v_7458 <- eval (eq v_7457 (bv_nat 1 1))
  v_7459 <- eval (eq v_7456 v_7458)
  v_7460 <- eval (notBool_ v_7459)
  v_7461 <- eval (extract v_7437 29 30)
  v_7462 <- eval (eq v_7461 (bv_nat 1 1))
  v_7463 <- eval (eq v_7460 v_7462)
  v_7464 <- eval (notBool_ v_7463)
  v_7465 <- eval (eq v_7446 (bv_nat 1 1))
  v_7466 <- eval (eq v_7464 v_7465)
  v_7467 <- eval (notBool_ v_7466)
  v_7468 <- eval (extract v_7437 27 28)
  v_7469 <- eval (eq v_7468 (bv_nat 1 1))
  v_7470 <- eval (eq v_7467 v_7469)
  v_7471 <- eval (notBool_ v_7470)
  v_7472 <- eval (extract v_7437 26 27)
  v_7473 <- eval (eq v_7472 (bv_nat 1 1))
  v_7474 <- eval (eq v_7471 v_7473)
  v_7475 <- eval (notBool_ v_7474)
  v_7476 <- eval (extract v_7437 25 26)
  v_7477 <- eval (eq v_7476 (bv_nat 1 1))
  v_7478 <- eval (eq v_7475 v_7477)
  v_7479 <- eval (notBool_ v_7478)
  v_7480 <- eval (notBool_ v_7479)
  v_7481 <- eval (mux v_7480 (bv_nat 1 1) (bv_nat 1 0))
  v_7482 <- eval (extract v_7428 0 1)
  v_7483 <- eval (bitwidthMInt v_7482)
  v_7484 <- eval (mi v_7483 -1)
  v_7485 <- eval (bv_xor v_7482 v_7484)
  v_7486 <- eval (eq v_7485 (bv_nat 1 1))
  v_7487 <- eval (extract v_7435 0 1)
  v_7488 <- eval (eq v_7487 (bv_nat 1 1))
  v_7489 <- eval (eq v_7486 v_7488)
  v_7490 <- eval (eq v_7442 (bv_nat 1 1))
  v_7491 <- eval (eq v_7486 v_7490)
  v_7492 <- eval (notBool_ v_7491)
  v_7493 <- eval (bit_and v_7489 v_7492)
  v_7494 <- eval (mux v_7493 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2780 : R32) v_7448
  setRegister of v_7494
  setRegister pf v_7481
  setRegister zf v_7450
  setRegister af v_7447
  setRegister sf v_7442
  setRegister cf v_7441
==========================================
sbbq_X86-SYNTAX (v_2796 : Imm) (v_2798 : R64)
  v_7514 <- getRegister cf
  v_7515 <- eval (eq v_7514 (bv_nat 1 1))
  v_7516 <- eval (handleImmediateWithSignExtend (v_2796 : Imm) 32 32)
  v_7517 <- eval (svalueMInt v_7516)
  v_7518 <- eval (mi 64 v_7517)
  v_7519 <- eval (bitwidthMInt v_7518)
  v_7520 <- eval (mi v_7519 -1)
  v_7521 <- eval (bv_xor v_7518 v_7520)
  v_7522 <- eval (concat (bv_nat 1 0) v_7521)
  v_7523 <- eval (add v_7522 (bv_nat 65 1))
  v_7524 <- eval (mux v_7515 v_7522 v_7523)
  v_7525 <- getRegister (v_2798 : R64)
  v_7526 <- eval (concat (bv_nat 1 0) v_7525)
  v_7527 <- eval (add v_7524 v_7526)
  v_7528 <- eval (extract v_7527 0 1)
  v_7529 <- eval (eq v_7528 (bv_nat 1 1))
  v_7530 <- eval (notBool_ v_7529)
  v_7531 <- eval (mux v_7530 (bv_nat 1 1) (bv_nat 1 0))
  v_7532 <- eval (extract v_7527 1 2)
  v_7533 <- eval (extract v_7527 1 65)
  v_7534 <- eval (eq v_7533 (bv_nat 64 0))
  v_7535 <- eval (mux v_7534 (bv_nat 1 1) (bv_nat 1 0))
  v_7536 <- eval (extract v_7516 27 28)
  v_7537 <- eval (extract v_7525 59 60)
  v_7538 <- eval (bv_xor v_7536 v_7537)
  v_7539 <- eval (extract v_7527 60 61)
  v_7540 <- eval (bv_xor v_7538 v_7539)
  v_7541 <- eval (extract v_7527 64 65)
  v_7542 <- eval (eq v_7541 (bv_nat 1 1))
  v_7543 <- eval (extract v_7527 63 64)
  v_7544 <- eval (eq v_7543 (bv_nat 1 1))
  v_7545 <- eval (eq v_7542 v_7544)
  v_7546 <- eval (notBool_ v_7545)
  v_7547 <- eval (extract v_7527 62 63)
  v_7548 <- eval (eq v_7547 (bv_nat 1 1))
  v_7549 <- eval (eq v_7546 v_7548)
  v_7550 <- eval (notBool_ v_7549)
  v_7551 <- eval (extract v_7527 61 62)
  v_7552 <- eval (eq v_7551 (bv_nat 1 1))
  v_7553 <- eval (eq v_7550 v_7552)
  v_7554 <- eval (notBool_ v_7553)
  v_7555 <- eval (eq v_7539 (bv_nat 1 1))
  v_7556 <- eval (eq v_7554 v_7555)
  v_7557 <- eval (notBool_ v_7556)
  v_7558 <- eval (extract v_7527 59 60)
  v_7559 <- eval (eq v_7558 (bv_nat 1 1))
  v_7560 <- eval (eq v_7557 v_7559)
  v_7561 <- eval (notBool_ v_7560)
  v_7562 <- eval (extract v_7527 58 59)
  v_7563 <- eval (eq v_7562 (bv_nat 1 1))
  v_7564 <- eval (eq v_7561 v_7563)
  v_7565 <- eval (notBool_ v_7564)
  v_7566 <- eval (extract v_7527 57 58)
  v_7567 <- eval (eq v_7566 (bv_nat 1 1))
  v_7568 <- eval (eq v_7565 v_7567)
  v_7569 <- eval (notBool_ v_7568)
  v_7570 <- eval (notBool_ v_7569)
  v_7571 <- eval (mux v_7570 (bv_nat 1 1) (bv_nat 1 0))
  v_7572 <- eval (extract v_7518 0 1)
  v_7573 <- eval (bitwidthMInt v_7572)
  v_7574 <- eval (mi v_7573 -1)
  v_7575 <- eval (bv_xor v_7572 v_7574)
  v_7576 <- eval (eq v_7575 (bv_nat 1 1))
  v_7577 <- eval (extract v_7525 0 1)
  v_7578 <- eval (eq v_7577 (bv_nat 1 1))
  v_7579 <- eval (eq v_7576 v_7578)
  v_7580 <- eval (eq v_7532 (bv_nat 1 1))
  v_7581 <- eval (eq v_7576 v_7580)
  v_7582 <- eval (notBool_ v_7581)
  v_7583 <- eval (bit_and v_7579 v_7582)
  v_7584 <- eval (mux v_7583 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2798 : R64) v_7533
  setRegister of v_7584
  setRegister pf v_7571
  setRegister af v_7540
  setRegister zf v_7535
  setRegister sf v_7532
  setRegister cf v_7531
==========================================
sbbq_X86-SYNTAX (v_2801 : Imm) (v_2803 : R64)
  v_7592 <- getRegister cf
  v_7593 <- eval (eq v_7592 (bv_nat 1 1))
  v_7594 <- eval (handleImmediateWithSignExtend (v_2801 : Imm) 8 8)
  v_7595 <- eval (svalueMInt v_7594)
  v_7596 <- eval (mi 64 v_7595)
  v_7597 <- eval (bitwidthMInt v_7596)
  v_7598 <- eval (mi v_7597 -1)
  v_7599 <- eval (bv_xor v_7596 v_7598)
  v_7600 <- eval (concat (bv_nat 1 0) v_7599)
  v_7601 <- eval (add v_7600 (bv_nat 65 1))
  v_7602 <- eval (mux v_7593 v_7600 v_7601)
  v_7603 <- getRegister (v_2803 : R64)
  v_7604 <- eval (concat (bv_nat 1 0) v_7603)
  v_7605 <- eval (add v_7602 v_7604)
  v_7606 <- eval (extract v_7605 0 1)
  v_7607 <- eval (eq v_7606 (bv_nat 1 1))
  v_7608 <- eval (notBool_ v_7607)
  v_7609 <- eval (mux v_7608 (bv_nat 1 1) (bv_nat 1 0))
  v_7610 <- eval (extract v_7605 1 2)
  v_7611 <- eval (extract v_7605 1 65)
  v_7612 <- eval (eq v_7611 (bv_nat 64 0))
  v_7613 <- eval (mux v_7612 (bv_nat 1 1) (bv_nat 1 0))
  v_7614 <- eval (extract v_7594 3 4)
  v_7615 <- eval (extract v_7603 59 60)
  v_7616 <- eval (bv_xor v_7614 v_7615)
  v_7617 <- eval (extract v_7605 60 61)
  v_7618 <- eval (bv_xor v_7616 v_7617)
  v_7619 <- eval (extract v_7605 64 65)
  v_7620 <- eval (eq v_7619 (bv_nat 1 1))
  v_7621 <- eval (extract v_7605 63 64)
  v_7622 <- eval (eq v_7621 (bv_nat 1 1))
  v_7623 <- eval (eq v_7620 v_7622)
  v_7624 <- eval (notBool_ v_7623)
  v_7625 <- eval (extract v_7605 62 63)
  v_7626 <- eval (eq v_7625 (bv_nat 1 1))
  v_7627 <- eval (eq v_7624 v_7626)
  v_7628 <- eval (notBool_ v_7627)
  v_7629 <- eval (extract v_7605 61 62)
  v_7630 <- eval (eq v_7629 (bv_nat 1 1))
  v_7631 <- eval (eq v_7628 v_7630)
  v_7632 <- eval (notBool_ v_7631)
  v_7633 <- eval (eq v_7617 (bv_nat 1 1))
  v_7634 <- eval (eq v_7632 v_7633)
  v_7635 <- eval (notBool_ v_7634)
  v_7636 <- eval (extract v_7605 59 60)
  v_7637 <- eval (eq v_7636 (bv_nat 1 1))
  v_7638 <- eval (eq v_7635 v_7637)
  v_7639 <- eval (notBool_ v_7638)
  v_7640 <- eval (extract v_7605 58 59)
  v_7641 <- eval (eq v_7640 (bv_nat 1 1))
  v_7642 <- eval (eq v_7639 v_7641)
  v_7643 <- eval (notBool_ v_7642)
  v_7644 <- eval (extract v_7605 57 58)
  v_7645 <- eval (eq v_7644 (bv_nat 1 1))
  v_7646 <- eval (eq v_7643 v_7645)
  v_7647 <- eval (notBool_ v_7646)
  v_7648 <- eval (notBool_ v_7647)
  v_7649 <- eval (mux v_7648 (bv_nat 1 1) (bv_nat 1 0))
  v_7650 <- eval (extract v_7596 0 1)
  v_7651 <- eval (bitwidthMInt v_7650)
  v_7652 <- eval (mi v_7651 -1)
  v_7653 <- eval (bv_xor v_7650 v_7652)
  v_7654 <- eval (eq v_7653 (bv_nat 1 1))
  v_7655 <- eval (extract v_7603 0 1)
  v_7656 <- eval (eq v_7655 (bv_nat 1 1))
  v_7657 <- eval (eq v_7654 v_7656)
  v_7658 <- eval (eq v_7610 (bv_nat 1 1))
  v_7659 <- eval (eq v_7654 v_7658)
  v_7660 <- eval (notBool_ v_7659)
  v_7661 <- eval (bit_and v_7657 v_7660)
  v_7662 <- eval (mux v_7661 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2803 : R64) v_7611
  setRegister of v_7662
  setRegister pf v_7649
  setRegister af v_7618
  setRegister zf v_7613
  setRegister sf v_7610
  setRegister cf v_7609
==========================================
sbbq_X86-SYNTAX (v_2811 : R64) (v_2812 : R64)
  v_7674 <- getRegister cf
  v_7675 <- eval (eq v_7674 (bv_nat 1 1))
  v_7676 <- getRegister (v_2811 : R64)
  v_7677 <- eval (bitwidthMInt v_7676)
  v_7678 <- eval (mi v_7677 -1)
  v_7679 <- eval (bv_xor v_7676 v_7678)
  v_7680 <- eval (concat (bv_nat 1 0) v_7679)
  v_7681 <- eval (add v_7680 (bv_nat 65 1))
  v_7682 <- eval (mux v_7675 v_7680 v_7681)
  v_7683 <- getRegister (v_2812 : R64)
  v_7684 <- eval (concat (bv_nat 1 0) v_7683)
  v_7685 <- eval (add v_7682 v_7684)
  v_7686 <- eval (extract v_7685 0 1)
  v_7687 <- eval (eq v_7686 (bv_nat 1 1))
  v_7688 <- eval (notBool_ v_7687)
  v_7689 <- eval (mux v_7688 (bv_nat 1 1) (bv_nat 1 0))
  v_7690 <- eval (extract v_7685 1 2)
  v_7691 <- eval (extract v_7685 1 65)
  v_7692 <- eval (eq v_7691 (bv_nat 64 0))
  v_7693 <- eval (mux v_7692 (bv_nat 1 1) (bv_nat 1 0))
  v_7694 <- eval (extract v_7676 59 60)
  v_7695 <- eval (extract v_7683 59 60)
  v_7696 <- eval (bv_xor v_7694 v_7695)
  v_7697 <- eval (extract v_7685 60 61)
  v_7698 <- eval (bv_xor v_7696 v_7697)
  v_7699 <- eval (extract v_7685 64 65)
  v_7700 <- eval (eq v_7699 (bv_nat 1 1))
  v_7701 <- eval (extract v_7685 63 64)
  v_7702 <- eval (eq v_7701 (bv_nat 1 1))
  v_7703 <- eval (eq v_7700 v_7702)
  v_7704 <- eval (notBool_ v_7703)
  v_7705 <- eval (extract v_7685 62 63)
  v_7706 <- eval (eq v_7705 (bv_nat 1 1))
  v_7707 <- eval (eq v_7704 v_7706)
  v_7708 <- eval (notBool_ v_7707)
  v_7709 <- eval (extract v_7685 61 62)
  v_7710 <- eval (eq v_7709 (bv_nat 1 1))
  v_7711 <- eval (eq v_7708 v_7710)
  v_7712 <- eval (notBool_ v_7711)
  v_7713 <- eval (eq v_7697 (bv_nat 1 1))
  v_7714 <- eval (eq v_7712 v_7713)
  v_7715 <- eval (notBool_ v_7714)
  v_7716 <- eval (extract v_7685 59 60)
  v_7717 <- eval (eq v_7716 (bv_nat 1 1))
  v_7718 <- eval (eq v_7715 v_7717)
  v_7719 <- eval (notBool_ v_7718)
  v_7720 <- eval (extract v_7685 58 59)
  v_7721 <- eval (eq v_7720 (bv_nat 1 1))
  v_7722 <- eval (eq v_7719 v_7721)
  v_7723 <- eval (notBool_ v_7722)
  v_7724 <- eval (extract v_7685 57 58)
  v_7725 <- eval (eq v_7724 (bv_nat 1 1))
  v_7726 <- eval (eq v_7723 v_7725)
  v_7727 <- eval (notBool_ v_7726)
  v_7728 <- eval (notBool_ v_7727)
  v_7729 <- eval (mux v_7728 (bv_nat 1 1) (bv_nat 1 0))
  v_7730 <- eval (extract v_7676 0 1)
  v_7731 <- eval (bitwidthMInt v_7730)
  v_7732 <- eval (mi v_7731 -1)
  v_7733 <- eval (bv_xor v_7730 v_7732)
  v_7734 <- eval (eq v_7733 (bv_nat 1 1))
  v_7735 <- eval (extract v_7683 0 1)
  v_7736 <- eval (eq v_7735 (bv_nat 1 1))
  v_7737 <- eval (eq v_7734 v_7736)
  v_7738 <- eval (eq v_7690 (bv_nat 1 1))
  v_7739 <- eval (eq v_7734 v_7738)
  v_7740 <- eval (notBool_ v_7739)
  v_7741 <- eval (bit_and v_7737 v_7740)
  v_7742 <- eval (mux v_7741 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2812 : R64) v_7691
  setRegister of v_7742
  setRegister pf v_7729
  setRegister af v_7698
  setRegister zf v_7693
  setRegister sf v_7690
  setRegister cf v_7689
==========================================
sbbq_X86-SYNTAX (v_2815 : Imm) rax
  v_7750 <- getRegister cf
  v_7751 <- eval (eq v_7750 (bv_nat 1 1))
  v_7752 <- eval (handleImmediateWithSignExtend (v_2815 : Imm) 32 32)
  v_7753 <- eval (svalueMInt v_7752)
  v_7754 <- eval (mi 64 v_7753)
  v_7755 <- eval (bitwidthMInt v_7754)
  v_7756 <- eval (mi v_7755 -1)
  v_7757 <- eval (bv_xor v_7754 v_7756)
  v_7758 <- eval (concat (bv_nat 1 0) v_7757)
  v_7759 <- eval (add v_7758 (bv_nat 65 1))
  v_7760 <- eval (mux v_7751 v_7758 v_7759)
  v_7761 <- getRegister rax
  v_7762 <- eval (concat (bv_nat 1 0) v_7761)
  v_7763 <- eval (add v_7760 v_7762)
  v_7764 <- eval (extract v_7763 0 1)
  v_7765 <- eval (eq v_7764 (bv_nat 1 1))
  v_7766 <- eval (notBool_ v_7765)
  v_7767 <- eval (mux v_7766 (bv_nat 1 1) (bv_nat 1 0))
  v_7768 <- eval (extract v_7763 1 2)
  v_7769 <- eval (extract v_7752 27 28)
  v_7770 <- eval (extract v_7761 59 60)
  v_7771 <- eval (bv_xor v_7769 v_7770)
  v_7772 <- eval (extract v_7763 60 61)
  v_7773 <- eval (bv_xor v_7771 v_7772)
  v_7774 <- eval (extract v_7763 1 65)
  v_7775 <- eval (eq v_7774 (bv_nat 64 0))
  v_7776 <- eval (mux v_7775 (bv_nat 1 1) (bv_nat 1 0))
  v_7777 <- eval (extract v_7763 64 65)
  v_7778 <- eval (eq v_7777 (bv_nat 1 1))
  v_7779 <- eval (extract v_7763 63 64)
  v_7780 <- eval (eq v_7779 (bv_nat 1 1))
  v_7781 <- eval (eq v_7778 v_7780)
  v_7782 <- eval (notBool_ v_7781)
  v_7783 <- eval (extract v_7763 62 63)
  v_7784 <- eval (eq v_7783 (bv_nat 1 1))
  v_7785 <- eval (eq v_7782 v_7784)
  v_7786 <- eval (notBool_ v_7785)
  v_7787 <- eval (extract v_7763 61 62)
  v_7788 <- eval (eq v_7787 (bv_nat 1 1))
  v_7789 <- eval (eq v_7786 v_7788)
  v_7790 <- eval (notBool_ v_7789)
  v_7791 <- eval (eq v_7772 (bv_nat 1 1))
  v_7792 <- eval (eq v_7790 v_7791)
  v_7793 <- eval (notBool_ v_7792)
  v_7794 <- eval (extract v_7763 59 60)
  v_7795 <- eval (eq v_7794 (bv_nat 1 1))
  v_7796 <- eval (eq v_7793 v_7795)
  v_7797 <- eval (notBool_ v_7796)
  v_7798 <- eval (extract v_7763 58 59)
  v_7799 <- eval (eq v_7798 (bv_nat 1 1))
  v_7800 <- eval (eq v_7797 v_7799)
  v_7801 <- eval (notBool_ v_7800)
  v_7802 <- eval (extract v_7763 57 58)
  v_7803 <- eval (eq v_7802 (bv_nat 1 1))
  v_7804 <- eval (eq v_7801 v_7803)
  v_7805 <- eval (notBool_ v_7804)
  v_7806 <- eval (notBool_ v_7805)
  v_7807 <- eval (mux v_7806 (bv_nat 1 1) (bv_nat 1 0))
  v_7808 <- eval (extract v_7754 0 1)
  v_7809 <- eval (bitwidthMInt v_7808)
  v_7810 <- eval (mi v_7809 -1)
  v_7811 <- eval (bv_xor v_7808 v_7810)
  v_7812 <- eval (eq v_7811 (bv_nat 1 1))
  v_7813 <- eval (extract v_7761 0 1)
  v_7814 <- eval (eq v_7813 (bv_nat 1 1))
  v_7815 <- eval (eq v_7812 v_7814)
  v_7816 <- eval (eq v_7768 (bv_nat 1 1))
  v_7817 <- eval (eq v_7812 v_7816)
  v_7818 <- eval (notBool_ v_7817)
  v_7819 <- eval (bit_and v_7815 v_7818)
  v_7820 <- eval (mux v_7819 (bv_nat 1 1) (bv_nat 1 0))
  setRegister rax v_7774
  setRegister of v_7820
  setRegister pf v_7807
  setRegister zf v_7776
  setRegister af v_7773
  setRegister sf v_7768
  setRegister cf v_7767
==========================================
sbbw_X86-SYNTAX (v_2819 : Imm) ax
  v_7828 <- getRegister cf
  v_7829 <- eval (eq v_7828 (bv_nat 1 1))
  v_7830 <- eval (handleImmediateWithSignExtend (v_2819 : Imm) 16 16)
  v_7831 <- eval (bitwidthMInt v_7830)
  v_7832 <- eval (mi v_7831 -1)
  v_7833 <- eval (bv_xor v_7830 v_7832)
  v_7834 <- eval (concat (bv_nat 1 0) v_7833)
  v_7835 <- eval (add v_7834 (bv_nat 17 1))
  v_7836 <- eval (mux v_7829 v_7834 v_7835)
  v_7837 <- getRegister rax
  v_7838 <- eval (extract v_7837 48 64)
  v_7839 <- eval (concat (bv_nat 1 0) v_7838)
  v_7840 <- eval (add v_7836 v_7839)
  v_7841 <- eval (extract v_7840 0 1)
  v_7842 <- eval (eq v_7841 (bv_nat 1 1))
  v_7843 <- eval (notBool_ v_7842)
  v_7844 <- eval (mux v_7843 (bv_nat 1 1) (bv_nat 1 0))
  v_7845 <- eval (extract v_7840 1 2)
  v_7846 <- eval (extract v_7830 11 12)
  v_7847 <- eval (extract v_7837 59 60)
  v_7848 <- eval (bv_xor v_7846 v_7847)
  v_7849 <- eval (extract v_7840 12 13)
  v_7850 <- eval (bv_xor v_7848 v_7849)
  v_7851 <- eval (extract v_7840 1 17)
  v_7852 <- eval (eq v_7851 (bv_nat 16 0))
  v_7853 <- eval (mux v_7852 (bv_nat 1 1) (bv_nat 1 0))
  v_7854 <- eval (extract v_7840 16 17)
  v_7855 <- eval (eq v_7854 (bv_nat 1 1))
  v_7856 <- eval (extract v_7840 15 16)
  v_7857 <- eval (eq v_7856 (bv_nat 1 1))
  v_7858 <- eval (eq v_7855 v_7857)
  v_7859 <- eval (notBool_ v_7858)
  v_7860 <- eval (extract v_7840 14 15)
  v_7861 <- eval (eq v_7860 (bv_nat 1 1))
  v_7862 <- eval (eq v_7859 v_7861)
  v_7863 <- eval (notBool_ v_7862)
  v_7864 <- eval (extract v_7840 13 14)
  v_7865 <- eval (eq v_7864 (bv_nat 1 1))
  v_7866 <- eval (eq v_7863 v_7865)
  v_7867 <- eval (notBool_ v_7866)
  v_7868 <- eval (eq v_7849 (bv_nat 1 1))
  v_7869 <- eval (eq v_7867 v_7868)
  v_7870 <- eval (notBool_ v_7869)
  v_7871 <- eval (extract v_7840 11 12)
  v_7872 <- eval (eq v_7871 (bv_nat 1 1))
  v_7873 <- eval (eq v_7870 v_7872)
  v_7874 <- eval (notBool_ v_7873)
  v_7875 <- eval (extract v_7840 10 11)
  v_7876 <- eval (eq v_7875 (bv_nat 1 1))
  v_7877 <- eval (eq v_7874 v_7876)
  v_7878 <- eval (notBool_ v_7877)
  v_7879 <- eval (extract v_7840 9 10)
  v_7880 <- eval (eq v_7879 (bv_nat 1 1))
  v_7881 <- eval (eq v_7878 v_7880)
  v_7882 <- eval (notBool_ v_7881)
  v_7883 <- eval (notBool_ v_7882)
  v_7884 <- eval (mux v_7883 (bv_nat 1 1) (bv_nat 1 0))
  v_7885 <- eval (extract v_7830 0 1)
  v_7886 <- eval (bitwidthMInt v_7885)
  v_7887 <- eval (mi v_7886 -1)
  v_7888 <- eval (bv_xor v_7885 v_7887)
  v_7889 <- eval (eq v_7888 (bv_nat 1 1))
  v_7890 <- eval (extract v_7837 48 49)
  v_7891 <- eval (eq v_7890 (bv_nat 1 1))
  v_7892 <- eval (eq v_7889 v_7891)
  v_7893 <- eval (eq v_7845 (bv_nat 1 1))
  v_7894 <- eval (eq v_7889 v_7893)
  v_7895 <- eval (notBool_ v_7894)
  v_7896 <- eval (bit_and v_7892 v_7895)
  v_7897 <- eval (mux v_7896 (bv_nat 1 1) (bv_nat 1 0))
  v_7898 <- eval (extract v_7837 0 48)
  v_7899 <- eval (concat v_7898 v_7851)
  setRegister rax v_7899
  setRegister of v_7897
  setRegister pf v_7884
  setRegister zf v_7853
  setRegister af v_7850
  setRegister sf v_7845
  setRegister cf v_7844
==========================================
sbbw_X86-SYNTAX (v_2835 : Imm) (v_2839 : R16)
  v_7919 <- getRegister cf
  v_7920 <- eval (eq v_7919 (bv_nat 1 1))
  v_7921 <- eval (handleImmediateWithSignExtend (v_2835 : Imm) 16 16)
  v_7922 <- eval (bitwidthMInt v_7921)
  v_7923 <- eval (mi v_7922 -1)
  v_7924 <- eval (bv_xor v_7921 v_7923)
  v_7925 <- eval (concat (bv_nat 1 0) v_7924)
  v_7926 <- eval (add v_7925 (bv_nat 17 1))
  v_7927 <- eval (mux v_7920 v_7925 v_7926)
  v_7928 <- getRegister (v_2839 : R16)
  v_7929 <- eval (concat (bv_nat 1 0) v_7928)
  v_7930 <- eval (add v_7927 v_7929)
  v_7931 <- eval (extract v_7930 0 1)
  v_7932 <- eval (eq v_7931 (bv_nat 1 1))
  v_7933 <- eval (notBool_ v_7932)
  v_7934 <- eval (mux v_7933 (bv_nat 1 1) (bv_nat 1 0))
  v_7935 <- eval (extract v_7930 1 2)
  v_7936 <- eval (extract v_7930 1 17)
  v_7937 <- eval (eq v_7936 (bv_nat 16 0))
  v_7938 <- eval (mux v_7937 (bv_nat 1 1) (bv_nat 1 0))
  v_7939 <- eval (extract v_7921 11 12)
  v_7940 <- eval (extract v_7928 11 12)
  v_7941 <- eval (bv_xor v_7939 v_7940)
  v_7942 <- eval (extract v_7930 12 13)
  v_7943 <- eval (bv_xor v_7941 v_7942)
  v_7944 <- eval (extract v_7930 16 17)
  v_7945 <- eval (eq v_7944 (bv_nat 1 1))
  v_7946 <- eval (extract v_7930 15 16)
  v_7947 <- eval (eq v_7946 (bv_nat 1 1))
  v_7948 <- eval (eq v_7945 v_7947)
  v_7949 <- eval (notBool_ v_7948)
  v_7950 <- eval (extract v_7930 14 15)
  v_7951 <- eval (eq v_7950 (bv_nat 1 1))
  v_7952 <- eval (eq v_7949 v_7951)
  v_7953 <- eval (notBool_ v_7952)
  v_7954 <- eval (extract v_7930 13 14)
  v_7955 <- eval (eq v_7954 (bv_nat 1 1))
  v_7956 <- eval (eq v_7953 v_7955)
  v_7957 <- eval (notBool_ v_7956)
  v_7958 <- eval (eq v_7942 (bv_nat 1 1))
  v_7959 <- eval (eq v_7957 v_7958)
  v_7960 <- eval (notBool_ v_7959)
  v_7961 <- eval (extract v_7930 11 12)
  v_7962 <- eval (eq v_7961 (bv_nat 1 1))
  v_7963 <- eval (eq v_7960 v_7962)
  v_7964 <- eval (notBool_ v_7963)
  v_7965 <- eval (extract v_7930 10 11)
  v_7966 <- eval (eq v_7965 (bv_nat 1 1))
  v_7967 <- eval (eq v_7964 v_7966)
  v_7968 <- eval (notBool_ v_7967)
  v_7969 <- eval (extract v_7930 9 10)
  v_7970 <- eval (eq v_7969 (bv_nat 1 1))
  v_7971 <- eval (eq v_7968 v_7970)
  v_7972 <- eval (notBool_ v_7971)
  v_7973 <- eval (notBool_ v_7972)
  v_7974 <- eval (mux v_7973 (bv_nat 1 1) (bv_nat 1 0))
  v_7975 <- eval (extract v_7921 0 1)
  v_7976 <- eval (bitwidthMInt v_7975)
  v_7977 <- eval (mi v_7976 -1)
  v_7978 <- eval (bv_xor v_7975 v_7977)
  v_7979 <- eval (eq v_7978 (bv_nat 1 1))
  v_7980 <- eval (extract v_7928 0 1)
  v_7981 <- eval (eq v_7980 (bv_nat 1 1))
  v_7982 <- eval (eq v_7979 v_7981)
  v_7983 <- eval (eq v_7935 (bv_nat 1 1))
  v_7984 <- eval (eq v_7979 v_7983)
  v_7985 <- eval (notBool_ v_7984)
  v_7986 <- eval (bit_and v_7982 v_7985)
  v_7987 <- eval (mux v_7986 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2839 : R16) v_7936
  setRegister of v_7987
  setRegister pf v_7974
  setRegister af v_7943
  setRegister zf v_7938
  setRegister sf v_7935
  setRegister cf v_7934
==========================================
sbbw_X86-SYNTAX (v_2840 : Imm) (v_2844 : R16)
  v_7995 <- getRegister cf
  v_7996 <- eval (eq v_7995 (bv_nat 1 1))
  v_7997 <- eval (handleImmediateWithSignExtend (v_2840 : Imm) 8 8)
  v_7998 <- eval (svalueMInt v_7997)
  v_7999 <- eval (mi 16 v_7998)
  v_8000 <- eval (bitwidthMInt v_7999)
  v_8001 <- eval (mi v_8000 -1)
  v_8002 <- eval (bv_xor v_7999 v_8001)
  v_8003 <- eval (concat (bv_nat 1 0) v_8002)
  v_8004 <- eval (add v_8003 (bv_nat 17 1))
  v_8005 <- eval (mux v_7996 v_8003 v_8004)
  v_8006 <- getRegister (v_2844 : R16)
  v_8007 <- eval (concat (bv_nat 1 0) v_8006)
  v_8008 <- eval (add v_8005 v_8007)
  v_8009 <- eval (extract v_8008 0 1)
  v_8010 <- eval (eq v_8009 (bv_nat 1 1))
  v_8011 <- eval (notBool_ v_8010)
  v_8012 <- eval (mux v_8011 (bv_nat 1 1) (bv_nat 1 0))
  v_8013 <- eval (extract v_8008 1 2)
  v_8014 <- eval (extract v_8008 1 17)
  v_8015 <- eval (eq v_8014 (bv_nat 16 0))
  v_8016 <- eval (mux v_8015 (bv_nat 1 1) (bv_nat 1 0))
  v_8017 <- eval (extract v_7997 3 4)
  v_8018 <- eval (extract v_8006 11 12)
  v_8019 <- eval (bv_xor v_8017 v_8018)
  v_8020 <- eval (extract v_8008 12 13)
  v_8021 <- eval (bv_xor v_8019 v_8020)
  v_8022 <- eval (extract v_8008 16 17)
  v_8023 <- eval (eq v_8022 (bv_nat 1 1))
  v_8024 <- eval (extract v_8008 15 16)
  v_8025 <- eval (eq v_8024 (bv_nat 1 1))
  v_8026 <- eval (eq v_8023 v_8025)
  v_8027 <- eval (notBool_ v_8026)
  v_8028 <- eval (extract v_8008 14 15)
  v_8029 <- eval (eq v_8028 (bv_nat 1 1))
  v_8030 <- eval (eq v_8027 v_8029)
  v_8031 <- eval (notBool_ v_8030)
  v_8032 <- eval (extract v_8008 13 14)
  v_8033 <- eval (eq v_8032 (bv_nat 1 1))
  v_8034 <- eval (eq v_8031 v_8033)
  v_8035 <- eval (notBool_ v_8034)
  v_8036 <- eval (eq v_8020 (bv_nat 1 1))
  v_8037 <- eval (eq v_8035 v_8036)
  v_8038 <- eval (notBool_ v_8037)
  v_8039 <- eval (extract v_8008 11 12)
  v_8040 <- eval (eq v_8039 (bv_nat 1 1))
  v_8041 <- eval (eq v_8038 v_8040)
  v_8042 <- eval (notBool_ v_8041)
  v_8043 <- eval (extract v_8008 10 11)
  v_8044 <- eval (eq v_8043 (bv_nat 1 1))
  v_8045 <- eval (eq v_8042 v_8044)
  v_8046 <- eval (notBool_ v_8045)
  v_8047 <- eval (extract v_8008 9 10)
  v_8048 <- eval (eq v_8047 (bv_nat 1 1))
  v_8049 <- eval (eq v_8046 v_8048)
  v_8050 <- eval (notBool_ v_8049)
  v_8051 <- eval (notBool_ v_8050)
  v_8052 <- eval (mux v_8051 (bv_nat 1 1) (bv_nat 1 0))
  v_8053 <- eval (extract v_7999 0 1)
  v_8054 <- eval (bitwidthMInt v_8053)
  v_8055 <- eval (mi v_8054 -1)
  v_8056 <- eval (bv_xor v_8053 v_8055)
  v_8057 <- eval (eq v_8056 (bv_nat 1 1))
  v_8058 <- eval (extract v_8006 0 1)
  v_8059 <- eval (eq v_8058 (bv_nat 1 1))
  v_8060 <- eval (eq v_8057 v_8059)
  v_8061 <- eval (eq v_8013 (bv_nat 1 1))
  v_8062 <- eval (eq v_8057 v_8061)
  v_8063 <- eval (notBool_ v_8062)
  v_8064 <- eval (bit_and v_8060 v_8063)
  v_8065 <- eval (mux v_8064 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2844 : R16) v_8014
  setRegister of v_8065
  setRegister pf v_8052
  setRegister af v_8021
  setRegister zf v_8016
  setRegister sf v_8013
  setRegister cf v_8012
==========================================
sbbw_X86-SYNTAX (v_2852 : R16) (v_2853 : R16)
  v_8077 <- getRegister cf
  v_8078 <- eval (eq v_8077 (bv_nat 1 1))
  v_8079 <- getRegister (v_2852 : R16)
  v_8080 <- eval (bitwidthMInt v_8079)
  v_8081 <- eval (mi v_8080 -1)
  v_8082 <- eval (bv_xor v_8079 v_8081)
  v_8083 <- eval (concat (bv_nat 1 0) v_8082)
  v_8084 <- eval (add v_8083 (bv_nat 17 1))
  v_8085 <- eval (mux v_8078 v_8083 v_8084)
  v_8086 <- getRegister (v_2853 : R16)
  v_8087 <- eval (concat (bv_nat 1 0) v_8086)
  v_8088 <- eval (add v_8085 v_8087)
  v_8089 <- eval (extract v_8088 0 1)
  v_8090 <- eval (eq v_8089 (bv_nat 1 1))
  v_8091 <- eval (notBool_ v_8090)
  v_8092 <- eval (mux v_8091 (bv_nat 1 1) (bv_nat 1 0))
  v_8093 <- eval (extract v_8088 1 2)
  v_8094 <- eval (extract v_8088 1 17)
  v_8095 <- eval (eq v_8094 (bv_nat 16 0))
  v_8096 <- eval (mux v_8095 (bv_nat 1 1) (bv_nat 1 0))
  v_8097 <- eval (extract v_8079 11 12)
  v_8098 <- eval (extract v_8086 11 12)
  v_8099 <- eval (bv_xor v_8097 v_8098)
  v_8100 <- eval (extract v_8088 12 13)
  v_8101 <- eval (bv_xor v_8099 v_8100)
  v_8102 <- eval (extract v_8088 16 17)
  v_8103 <- eval (eq v_8102 (bv_nat 1 1))
  v_8104 <- eval (extract v_8088 15 16)
  v_8105 <- eval (eq v_8104 (bv_nat 1 1))
  v_8106 <- eval (eq v_8103 v_8105)
  v_8107 <- eval (notBool_ v_8106)
  v_8108 <- eval (extract v_8088 14 15)
  v_8109 <- eval (eq v_8108 (bv_nat 1 1))
  v_8110 <- eval (eq v_8107 v_8109)
  v_8111 <- eval (notBool_ v_8110)
  v_8112 <- eval (extract v_8088 13 14)
  v_8113 <- eval (eq v_8112 (bv_nat 1 1))
  v_8114 <- eval (eq v_8111 v_8113)
  v_8115 <- eval (notBool_ v_8114)
  v_8116 <- eval (eq v_8100 (bv_nat 1 1))
  v_8117 <- eval (eq v_8115 v_8116)
  v_8118 <- eval (notBool_ v_8117)
  v_8119 <- eval (extract v_8088 11 12)
  v_8120 <- eval (eq v_8119 (bv_nat 1 1))
  v_8121 <- eval (eq v_8118 v_8120)
  v_8122 <- eval (notBool_ v_8121)
  v_8123 <- eval (extract v_8088 10 11)
  v_8124 <- eval (eq v_8123 (bv_nat 1 1))
  v_8125 <- eval (eq v_8122 v_8124)
  v_8126 <- eval (notBool_ v_8125)
  v_8127 <- eval (extract v_8088 9 10)
  v_8128 <- eval (eq v_8127 (bv_nat 1 1))
  v_8129 <- eval (eq v_8126 v_8128)
  v_8130 <- eval (notBool_ v_8129)
  v_8131 <- eval (notBool_ v_8130)
  v_8132 <- eval (mux v_8131 (bv_nat 1 1) (bv_nat 1 0))
  v_8133 <- eval (extract v_8079 0 1)
  v_8134 <- eval (bitwidthMInt v_8133)
  v_8135 <- eval (mi v_8134 -1)
  v_8136 <- eval (bv_xor v_8133 v_8135)
  v_8137 <- eval (eq v_8136 (bv_nat 1 1))
  v_8138 <- eval (extract v_8086 0 1)
  v_8139 <- eval (eq v_8138 (bv_nat 1 1))
  v_8140 <- eval (eq v_8137 v_8139)
  v_8141 <- eval (eq v_8093 (bv_nat 1 1))
  v_8142 <- eval (eq v_8137 v_8141)
  v_8143 <- eval (notBool_ v_8142)
  v_8144 <- eval (bit_and v_8140 v_8143)
  v_8145 <- eval (mux v_8144 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2853 : R16) v_8094
  setRegister of v_8145
  setRegister pf v_8132
  setRegister af v_8101
  setRegister zf v_8096
  setRegister sf v_8093
  setRegister cf v_8092
==========================================
seta_X86-SYNTAX (v_2885 : R8)
  v_8236 <- getRegister cf
  v_8237 <- eval (eq v_8236 (bv_nat 1 1))
  v_8238 <- eval (notBool_ v_8237)
  v_8239 <- getRegister zf
  v_8240 <- eval (eq v_8239 (bv_nat 1 1))
  v_8241 <- eval (notBool_ v_8240)
  v_8242 <- eval (bit_and v_8238 v_8241)
  v_8243 <- eval (mux v_8242 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2885 : R8) v_8243
==========================================
seta_X86-SYNTAX (v_2889 : Rh)
  v_8245 <- getRegister cf
  v_8246 <- eval (eq v_8245 (bv_nat 1 1))
  v_8247 <- eval (notBool_ v_8246)
  v_8248 <- getRegister zf
  v_8249 <- eval (eq v_8248 (bv_nat 1 1))
  v_8250 <- eval (notBool_ v_8249)
  v_8251 <- eval (bit_and v_8247 v_8250)
  v_8252 <- eval (mux v_8251 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2889 : Rh) v_8252
==========================================
setae_X86-SYNTAX (v_2896 : R8)
  v_8257 <- getRegister cf
  v_8258 <- eval (eq v_8257 (bv_nat 1 1))
  v_8259 <- eval (notBool_ v_8258)
  v_8260 <- eval (mux v_8259 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2896 : R8) v_8260
==========================================
setae_X86-SYNTAX (v_2900 : Rh)
  v_8262 <- getRegister cf
  v_8263 <- eval (eq v_8262 (bv_nat 1 1))
  v_8264 <- eval (notBool_ v_8263)
  v_8265 <- eval (mux v_8264 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2900 : Rh) v_8265
==========================================
setb_X86-SYNTAX (v_2907 : R8)
  v_8270 <- getRegister cf
  v_8271 <- eval (eq v_8270 (bv_nat 1 1))
  v_8272 <- eval (mux v_8271 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2907 : R8) v_8272
==========================================
setb_X86-SYNTAX (v_2911 : Rh)
  v_8274 <- getRegister cf
  v_8275 <- eval (eq v_8274 (bv_nat 1 1))
  v_8276 <- eval (mux v_8275 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2911 : Rh) v_8276
==========================================
setbe_X86-SYNTAX (v_2918 : R8)
  v_8281 <- getRegister cf
  v_8282 <- eval (eq v_8281 (bv_nat 1 1))
  v_8283 <- getRegister zf
  v_8284 <- eval (eq v_8283 (bv_nat 1 1))
  v_8285 <- eval (bit_or v_8282 v_8284)
  v_8286 <- eval (mux v_8285 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2918 : R8) v_8286
==========================================
setbe_X86-SYNTAX (v_2922 : Rh)
  v_8288 <- getRegister cf
  v_8289 <- eval (eq v_8288 (bv_nat 1 1))
  v_8290 <- getRegister zf
  v_8291 <- eval (eq v_8290 (bv_nat 1 1))
  v_8292 <- eval (bit_or v_8289 v_8291)
  v_8293 <- eval (mux v_8292 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2922 : Rh) v_8293
==========================================
setc_X86-SYNTAX (v_2929 : R8)
  v_8298 <- getRegister cf
  v_8299 <- eval (eq v_8298 (bv_nat 1 1))
  v_8300 <- eval (mux v_8299 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2929 : R8) v_8300
==========================================
setc_X86-SYNTAX (v_2933 : Rh)
  v_8302 <- getRegister cf
  v_8303 <- eval (eq v_8302 (bv_nat 1 1))
  v_8304 <- eval (mux v_8303 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2933 : Rh) v_8304
==========================================
sete_X86-SYNTAX (v_2940 : R8)
  v_8309 <- getRegister zf
  v_8310 <- eval (eq v_8309 (bv_nat 1 1))
  v_8311 <- eval (mux v_8310 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2940 : R8) v_8311
==========================================
sete_X86-SYNTAX (v_2944 : Rh)
  v_8313 <- getRegister zf
  v_8314 <- eval (eq v_8313 (bv_nat 1 1))
  v_8315 <- eval (mux v_8314 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2944 : Rh) v_8315
==========================================
setg_X86-SYNTAX (v_2951 : R8)
  v_8320 <- getRegister zf
  v_8321 <- eval (eq v_8320 (bv_nat 1 1))
  v_8322 <- eval (notBool_ v_8321)
  v_8323 <- getRegister sf
  v_8324 <- eval (eq v_8323 (bv_nat 1 1))
  v_8325 <- getRegister of
  v_8326 <- eval (eq v_8325 (bv_nat 1 1))
  v_8327 <- eval (eq v_8324 v_8326)
  v_8328 <- eval (bit_and v_8322 v_8327)
  v_8329 <- eval (mux v_8328 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2951 : R8) v_8329
==========================================
setg_X86-SYNTAX (v_2955 : Rh)
  v_8331 <- getRegister zf
  v_8332 <- eval (eq v_8331 (bv_nat 1 1))
  v_8333 <- eval (notBool_ v_8332)
  v_8334 <- getRegister sf
  v_8335 <- eval (eq v_8334 (bv_nat 1 1))
  v_8336 <- getRegister of
  v_8337 <- eval (eq v_8336 (bv_nat 1 1))
  v_8338 <- eval (eq v_8335 v_8337)
  v_8339 <- eval (bit_and v_8333 v_8338)
  v_8340 <- eval (mux v_8339 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2955 : Rh) v_8340
==========================================
setge_X86-SYNTAX (v_2962 : R8)
  v_8345 <- getRegister sf
  v_8346 <- eval (eq v_8345 (bv_nat 1 1))
  v_8347 <- getRegister of
  v_8348 <- eval (eq v_8347 (bv_nat 1 1))
  v_8349 <- eval (eq v_8346 v_8348)
  v_8350 <- eval (mux v_8349 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2962 : R8) v_8350
==========================================
setge_X86-SYNTAX (v_2966 : Rh)
  v_8352 <- getRegister sf
  v_8353 <- eval (eq v_8352 (bv_nat 1 1))
  v_8354 <- getRegister of
  v_8355 <- eval (eq v_8354 (bv_nat 1 1))
  v_8356 <- eval (eq v_8353 v_8355)
  v_8357 <- eval (mux v_8356 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2966 : Rh) v_8357
==========================================
setl_X86-SYNTAX (v_2973 : R8)
  v_8362 <- getRegister sf
  v_8363 <- eval (eq v_8362 (bv_nat 1 1))
  v_8364 <- getRegister of
  v_8365 <- eval (eq v_8364 (bv_nat 1 1))
  v_8366 <- eval (eq v_8363 v_8365)
  v_8367 <- eval (notBool_ v_8366)
  v_8368 <- eval (mux v_8367 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2973 : R8) v_8368
==========================================
setl_X86-SYNTAX (v_2977 : Rh)
  v_8370 <- getRegister sf
  v_8371 <- eval (eq v_8370 (bv_nat 1 1))
  v_8372 <- getRegister of
  v_8373 <- eval (eq v_8372 (bv_nat 1 1))
  v_8374 <- eval (eq v_8371 v_8373)
  v_8375 <- eval (notBool_ v_8374)
  v_8376 <- eval (mux v_8375 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2977 : Rh) v_8376
==========================================
setle_X86-SYNTAX (v_2984 : R8)
  v_8381 <- getRegister zf
  v_8382 <- eval (eq v_8381 (bv_nat 1 1))
  v_8383 <- getRegister sf
  v_8384 <- eval (eq v_8383 (bv_nat 1 1))
  v_8385 <- getRegister of
  v_8386 <- eval (eq v_8385 (bv_nat 1 1))
  v_8387 <- eval (eq v_8384 v_8386)
  v_8388 <- eval (notBool_ v_8387)
  v_8389 <- eval (bit_or v_8382 v_8388)
  v_8390 <- eval (mux v_8389 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2984 : R8) v_8390
==========================================
setle_X86-SYNTAX (v_2988 : Rh)
  v_8392 <- getRegister zf
  v_8393 <- eval (eq v_8392 (bv_nat 1 1))
  v_8394 <- getRegister sf
  v_8395 <- eval (eq v_8394 (bv_nat 1 1))
  v_8396 <- getRegister of
  v_8397 <- eval (eq v_8396 (bv_nat 1 1))
  v_8398 <- eval (eq v_8395 v_8397)
  v_8399 <- eval (notBool_ v_8398)
  v_8400 <- eval (bit_or v_8393 v_8399)
  v_8401 <- eval (mux v_8400 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2988 : Rh) v_8401
==========================================
setna_X86-SYNTAX (v_2995 : R8)
  v_8406 <- getRegister cf
  v_8407 <- eval (eq v_8406 (bv_nat 1 1))
  v_8408 <- getRegister zf
  v_8409 <- eval (eq v_8408 (bv_nat 1 1))
  v_8410 <- eval (bit_or v_8407 v_8409)
  v_8411 <- eval (mux v_8410 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2995 : R8) v_8411
==========================================
setna_X86-SYNTAX (v_2999 : Rh)
  v_8413 <- getRegister cf
  v_8414 <- eval (eq v_8413 (bv_nat 1 1))
  v_8415 <- getRegister zf
  v_8416 <- eval (eq v_8415 (bv_nat 1 1))
  v_8417 <- eval (bit_or v_8414 v_8416)
  v_8418 <- eval (mux v_8417 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_2999 : Rh) v_8418
==========================================
setnae_X86-SYNTAX (v_3006 : R8)
  v_8423 <- getRegister cf
  v_8424 <- eval (eq v_8423 (bv_nat 1 1))
  v_8425 <- eval (mux v_8424 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3006 : R8) v_8425
==========================================
setnae_X86-SYNTAX (v_3010 : Rh)
  v_8427 <- getRegister cf
  v_8428 <- eval (eq v_8427 (bv_nat 1 1))
  v_8429 <- eval (mux v_8428 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3010 : Rh) v_8429
==========================================
setnb_X86-SYNTAX (v_3017 : R8)
  v_8434 <- getRegister cf
  v_8435 <- eval (eq v_8434 (bv_nat 1 1))
  v_8436 <- eval (notBool_ v_8435)
  v_8437 <- eval (mux v_8436 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3017 : R8) v_8437
==========================================
setnb_X86-SYNTAX (v_3021 : Rh)
  v_8439 <- getRegister cf
  v_8440 <- eval (eq v_8439 (bv_nat 1 1))
  v_8441 <- eval (notBool_ v_8440)
  v_8442 <- eval (mux v_8441 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3021 : Rh) v_8442
==========================================
setnbe_X86-SYNTAX (v_3028 : R8)
  v_8447 <- getRegister cf
  v_8448 <- eval (eq v_8447 (bv_nat 1 1))
  v_8449 <- eval (notBool_ v_8448)
  v_8450 <- getRegister zf
  v_8451 <- eval (eq v_8450 (bv_nat 1 1))
  v_8452 <- eval (notBool_ v_8451)
  v_8453 <- eval (bit_and v_8449 v_8452)
  v_8454 <- eval (mux v_8453 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3028 : R8) v_8454
==========================================
setnbe_X86-SYNTAX (v_3032 : Rh)
  v_8456 <- getRegister cf
  v_8457 <- eval (eq v_8456 (bv_nat 1 1))
  v_8458 <- eval (notBool_ v_8457)
  v_8459 <- getRegister zf
  v_8460 <- eval (eq v_8459 (bv_nat 1 1))
  v_8461 <- eval (notBool_ v_8460)
  v_8462 <- eval (bit_and v_8458 v_8461)
  v_8463 <- eval (mux v_8462 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3032 : Rh) v_8463
==========================================
setnc_X86-SYNTAX (v_3039 : R8)
  v_8468 <- getRegister cf
  v_8469 <- eval (eq v_8468 (bv_nat 1 1))
  v_8470 <- eval (notBool_ v_8469)
  v_8471 <- eval (mux v_8470 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3039 : R8) v_8471
==========================================
setnc_X86-SYNTAX (v_3043 : Rh)
  v_8473 <- getRegister cf
  v_8474 <- eval (eq v_8473 (bv_nat 1 1))
  v_8475 <- eval (notBool_ v_8474)
  v_8476 <- eval (mux v_8475 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3043 : Rh) v_8476
==========================================
setne_X86-SYNTAX (v_3050 : R8)
  v_8481 <- getRegister zf
  v_8482 <- eval (eq v_8481 (bv_nat 1 1))
  v_8483 <- eval (notBool_ v_8482)
  v_8484 <- eval (mux v_8483 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3050 : R8) v_8484
==========================================
setne_X86-SYNTAX (v_3054 : Rh)
  v_8486 <- getRegister zf
  v_8487 <- eval (eq v_8486 (bv_nat 1 1))
  v_8488 <- eval (notBool_ v_8487)
  v_8489 <- eval (mux v_8488 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3054 : Rh) v_8489
==========================================
setng_X86-SYNTAX (v_3061 : R8)
  v_8494 <- getRegister zf
  v_8495 <- eval (eq v_8494 (bv_nat 1 1))
  v_8496 <- getRegister sf
  v_8497 <- eval (eq v_8496 (bv_nat 1 1))
  v_8498 <- getRegister of
  v_8499 <- eval (eq v_8498 (bv_nat 1 1))
  v_8500 <- eval (eq v_8497 v_8499)
  v_8501 <- eval (notBool_ v_8500)
  v_8502 <- eval (bit_or v_8495 v_8501)
  v_8503 <- eval (mux v_8502 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3061 : R8) v_8503
==========================================
setng_X86-SYNTAX (v_3065 : Rh)
  v_8505 <- getRegister zf
  v_8506 <- eval (eq v_8505 (bv_nat 1 1))
  v_8507 <- getRegister sf
  v_8508 <- eval (eq v_8507 (bv_nat 1 1))
  v_8509 <- getRegister of
  v_8510 <- eval (eq v_8509 (bv_nat 1 1))
  v_8511 <- eval (eq v_8508 v_8510)
  v_8512 <- eval (notBool_ v_8511)
  v_8513 <- eval (bit_or v_8506 v_8512)
  v_8514 <- eval (mux v_8513 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3065 : Rh) v_8514
==========================================
setnge_X86-SYNTAX (v_3072 : R8)
  v_8519 <- getRegister sf
  v_8520 <- eval (eq v_8519 (bv_nat 1 1))
  v_8521 <- getRegister of
  v_8522 <- eval (eq v_8521 (bv_nat 1 1))
  v_8523 <- eval (eq v_8520 v_8522)
  v_8524 <- eval (notBool_ v_8523)
  v_8525 <- eval (mux v_8524 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3072 : R8) v_8525
==========================================
setnge_X86-SYNTAX (v_3076 : Rh)
  v_8527 <- getRegister sf
  v_8528 <- eval (eq v_8527 (bv_nat 1 1))
  v_8529 <- getRegister of
  v_8530 <- eval (eq v_8529 (bv_nat 1 1))
  v_8531 <- eval (eq v_8528 v_8530)
  v_8532 <- eval (notBool_ v_8531)
  v_8533 <- eval (mux v_8532 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3076 : Rh) v_8533
==========================================
setnl_X86-SYNTAX (v_3083 : R8)
  v_8538 <- getRegister sf
  v_8539 <- eval (eq v_8538 (bv_nat 1 1))
  v_8540 <- getRegister of
  v_8541 <- eval (eq v_8540 (bv_nat 1 1))
  v_8542 <- eval (eq v_8539 v_8541)
  v_8543 <- eval (mux v_8542 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3083 : R8) v_8543
==========================================
setnl_X86-SYNTAX (v_3087 : Rh)
  v_8545 <- getRegister sf
  v_8546 <- eval (eq v_8545 (bv_nat 1 1))
  v_8547 <- getRegister of
  v_8548 <- eval (eq v_8547 (bv_nat 1 1))
  v_8549 <- eval (eq v_8546 v_8548)
  v_8550 <- eval (mux v_8549 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3087 : Rh) v_8550
==========================================
setnle_X86-SYNTAX (v_3094 : R8)
  v_8555 <- getRegister zf
  v_8556 <- eval (eq v_8555 (bv_nat 1 1))
  v_8557 <- eval (notBool_ v_8556)
  v_8558 <- getRegister sf
  v_8559 <- eval (eq v_8558 (bv_nat 1 1))
  v_8560 <- getRegister of
  v_8561 <- eval (eq v_8560 (bv_nat 1 1))
  v_8562 <- eval (eq v_8559 v_8561)
  v_8563 <- eval (bit_and v_8557 v_8562)
  v_8564 <- eval (mux v_8563 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3094 : R8) v_8564
==========================================
setnle_X86-SYNTAX (v_3098 : Rh)
  v_8566 <- getRegister zf
  v_8567 <- eval (eq v_8566 (bv_nat 1 1))
  v_8568 <- eval (notBool_ v_8567)
  v_8569 <- getRegister sf
  v_8570 <- eval (eq v_8569 (bv_nat 1 1))
  v_8571 <- getRegister of
  v_8572 <- eval (eq v_8571 (bv_nat 1 1))
  v_8573 <- eval (eq v_8570 v_8572)
  v_8574 <- eval (bit_and v_8568 v_8573)
  v_8575 <- eval (mux v_8574 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3098 : Rh) v_8575
==========================================
setno_X86-SYNTAX (v_3105 : R8)
  v_8580 <- getRegister of
  v_8581 <- eval (eq v_8580 (bv_nat 1 1))
  v_8582 <- eval (notBool_ v_8581)
  v_8583 <- eval (mux v_8582 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3105 : R8) v_8583
==========================================
setno_X86-SYNTAX (v_3109 : Rh)
  v_8585 <- getRegister of
  v_8586 <- eval (eq v_8585 (bv_nat 1 1))
  v_8587 <- eval (notBool_ v_8586)
  v_8588 <- eval (mux v_8587 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3109 : Rh) v_8588
==========================================
setnp_X86-SYNTAX (v_3116 : R8)
  v_8593 <- getRegister pf
  v_8594 <- eval (eq v_8593 (bv_nat 1 1))
  v_8595 <- eval (notBool_ v_8594)
  v_8596 <- eval (mux v_8595 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3116 : R8) v_8596
==========================================
setnp_X86-SYNTAX (v_3120 : Rh)
  v_8598 <- getRegister pf
  v_8599 <- eval (eq v_8598 (bv_nat 1 1))
  v_8600 <- eval (notBool_ v_8599)
  v_8601 <- eval (mux v_8600 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3120 : Rh) v_8601
==========================================
setns_X86-SYNTAX (v_3127 : R8)
  v_8606 <- getRegister sf
  v_8607 <- eval (eq v_8606 (bv_nat 1 1))
  v_8608 <- eval (notBool_ v_8607)
  v_8609 <- eval (mux v_8608 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3127 : R8) v_8609
==========================================
setns_X86-SYNTAX (v_3131 : Rh)
  v_8611 <- getRegister sf
  v_8612 <- eval (eq v_8611 (bv_nat 1 1))
  v_8613 <- eval (notBool_ v_8612)
  v_8614 <- eval (mux v_8613 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3131 : Rh) v_8614
==========================================
setnz_X86-SYNTAX (v_3138 : R8)
  v_8619 <- getRegister zf
  v_8620 <- eval (eq v_8619 (bv_nat 1 1))
  v_8621 <- eval (notBool_ v_8620)
  v_8622 <- eval (mux v_8621 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3138 : R8) v_8622
==========================================
setnz_X86-SYNTAX (v_3142 : Rh)
  v_8624 <- getRegister zf
  v_8625 <- eval (eq v_8624 (bv_nat 1 1))
  v_8626 <- eval (notBool_ v_8625)
  v_8627 <- eval (mux v_8626 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3142 : Rh) v_8627
==========================================
seto_X86-SYNTAX (v_3149 : R8)
  v_8632 <- getRegister of
  v_8633 <- eval (eq v_8632 (bv_nat 1 1))
  v_8634 <- eval (mux v_8633 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3149 : R8) v_8634
==========================================
seto_X86-SYNTAX (v_3153 : Rh)
  v_8636 <- getRegister of
  v_8637 <- eval (eq v_8636 (bv_nat 1 1))
  v_8638 <- eval (mux v_8637 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3153 : Rh) v_8638
==========================================
setp_X86-SYNTAX (v_3160 : R8)
  v_8643 <- getRegister pf
  v_8644 <- eval (eq v_8643 (bv_nat 1 1))
  v_8645 <- eval (mux v_8644 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3160 : R8) v_8645
==========================================
setp_X86-SYNTAX (v_3164 : Rh)
  v_8647 <- getRegister pf
  v_8648 <- eval (eq v_8647 (bv_nat 1 1))
  v_8649 <- eval (mux v_8648 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3164 : Rh) v_8649
==========================================
setpe_X86-SYNTAX (v_3171 : R8)
  v_8654 <- getRegister pf
  v_8655 <- eval (eq v_8654 (bv_nat 1 1))
  v_8656 <- eval (mux v_8655 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3171 : R8) v_8656
==========================================
setpe_X86-SYNTAX (v_3175 : Rh)
  v_8658 <- getRegister pf
  v_8659 <- eval (eq v_8658 (bv_nat 1 1))
  v_8660 <- eval (mux v_8659 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3175 : Rh) v_8660
==========================================
setpo_X86-SYNTAX (v_3182 : R8)
  v_8665 <- getRegister pf
  v_8666 <- eval (eq v_8665 (bv_nat 1 1))
  v_8667 <- eval (notBool_ v_8666)
  v_8668 <- eval (mux v_8667 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3182 : R8) v_8668
==========================================
setpo_X86-SYNTAX (v_3186 : Rh)
  v_8670 <- getRegister pf
  v_8671 <- eval (eq v_8670 (bv_nat 1 1))
  v_8672 <- eval (notBool_ v_8671)
  v_8673 <- eval (mux v_8672 (bv_nat 8 1) (bv_nat 8 0))
  setRegister (v_3186 : Rh) v_8673
==========================================
rorx_X86-SYNTAX (v_2316 : Imm) (v_2317 : R64) (v_2318 : R64)
  v_8678 <- getRegister (v_2317 : R64)
  v_8679 <- eval (handleImmediateWithSignExtend (v_2316 : Imm) 8 8)
  v_8680 <- eval (concat (bv_nat 56 0) v_8679)
  v_8681 <- eval (bv_and v_8680 (bv_nat 64 63))
  v_8682 <- eval (uvalueMInt v_8681)
  v_8683 <- eval (lshr v_8678 v_8682)
  v_8684 <- eval (sub (bv_nat 64 64) v_8681)
  v_8685 <- eval (uvalueMInt v_8684)
  v_8686 <- eval (shl v_8678 v_8685)
  v_8687 <- eval (bitwidthMInt v_8678)
  v_8688 <- eval (extract v_8686 0 v_8687)
  v_8689 <- eval (bv_or v_8683 v_8688)
  setRegister (v_2318 : R64) v_8689
==========================================
salb_X86-SYNTAX (v_2411 : R8)
  v_8754 <- getRegister (v_2411 : R8)
  v_8755 <- eval (concat (bv_nat 1 0) v_8754)
  v_8756 <- eval (shl v_8755 1)
  v_8757 <- eval (bitwidthMInt v_8755)
  v_8758 <- eval (extract v_8756 0 v_8757)
  v_8759 <- eval (extract v_8758 0 1)
  v_8760 <- eval (eq v_8759 (bv_nat 1 1))
  v_8761 <- eval (mux v_8760 (bv_nat 1 1) (bv_nat 1 0))
  v_8762 <- eval (extract v_8758 1 2)
  v_8763 <- eval (eq v_8762 (bv_nat 1 1))
  v_8764 <- eval (mux v_8763 (bv_nat 1 1) (bv_nat 1 0))
  v_8765 <- eval (extract v_8758 1 9)
  v_8766 <- eval (eq v_8765 (bv_nat 8 0))
  v_8767 <- eval (mux v_8766 (bv_nat 1 1) (bv_nat 1 0))
  v_8768 <- eval (extract v_8758 8 9)
  v_8769 <- eval (eq v_8768 (bv_nat 1 1))
  v_8770 <- eval (extract v_8758 7 8)
  v_8771 <- eval (eq v_8770 (bv_nat 1 1))
  v_8772 <- eval (eq v_8769 v_8771)
  v_8773 <- eval (notBool_ v_8772)
  v_8774 <- eval (extract v_8758 6 7)
  v_8775 <- eval (eq v_8774 (bv_nat 1 1))
  v_8776 <- eval (eq v_8773 v_8775)
  v_8777 <- eval (notBool_ v_8776)
  v_8778 <- eval (extract v_8758 5 6)
  v_8779 <- eval (eq v_8778 (bv_nat 1 1))
  v_8780 <- eval (eq v_8777 v_8779)
  v_8781 <- eval (notBool_ v_8780)
  v_8782 <- eval (extract v_8758 4 5)
  v_8783 <- eval (eq v_8782 (bv_nat 1 1))
  v_8784 <- eval (eq v_8781 v_8783)
  v_8785 <- eval (notBool_ v_8784)
  v_8786 <- eval (extract v_8758 3 4)
  v_8787 <- eval (eq v_8786 (bv_nat 1 1))
  v_8788 <- eval (eq v_8785 v_8787)
  v_8789 <- eval (notBool_ v_8788)
  v_8790 <- eval (extract v_8758 2 3)
  v_8791 <- eval (eq v_8790 (bv_nat 1 1))
  v_8792 <- eval (eq v_8789 v_8791)
  v_8793 <- eval (notBool_ v_8792)
  v_8794 <- eval (eq v_8793 v_8763)
  v_8795 <- eval (notBool_ v_8794)
  v_8796 <- eval (notBool_ v_8795)
  v_8797 <- eval (mux v_8796 (bv_nat 1 1) (bv_nat 1 0))
  v_8798 <- eval (eq v_8760 v_8763)
  v_8799 <- eval (notBool_ v_8798)
  v_8800 <- eval (mux v_8799 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2411 : R8) v_8765
  setRegister of v_8800
  setRegister pf v_8797
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_8767
  setRegister sf v_8764
  setRegister cf v_8761
==========================================
salb_X86-SYNTAX (v_2411 : R8)
  v_8808 <- getRegister (v_2411 : R8)
  v_8809 <- eval (concat (bv_nat 1 0) v_8808)
  v_8810 <- eval (shl v_8809 1)
  v_8811 <- eval (bitwidthMInt v_8809)
  v_8812 <- eval (extract v_8810 0 v_8811)
  v_8813 <- eval (extract v_8812 0 1)
  v_8814 <- eval (extract v_8812 1 2)
  v_8815 <- eval (extract v_8812 1 9)
  v_8816 <- eval (eq v_8815 (bv_nat 8 0))
  v_8817 <- eval (mux v_8816 (bv_nat 1 1) (bv_nat 1 0))
  v_8818 <- eval (extract v_8812 8 9)
  v_8819 <- eval (eq v_8818 (bv_nat 1 1))
  v_8820 <- eval (extract v_8812 7 8)
  v_8821 <- eval (eq v_8820 (bv_nat 1 1))
  v_8822 <- eval (eq v_8819 v_8821)
  v_8823 <- eval (notBool_ v_8822)
  v_8824 <- eval (extract v_8812 6 7)
  v_8825 <- eval (eq v_8824 (bv_nat 1 1))
  v_8826 <- eval (eq v_8823 v_8825)
  v_8827 <- eval (notBool_ v_8826)
  v_8828 <- eval (extract v_8812 5 6)
  v_8829 <- eval (eq v_8828 (bv_nat 1 1))
  v_8830 <- eval (eq v_8827 v_8829)
  v_8831 <- eval (notBool_ v_8830)
  v_8832 <- eval (extract v_8812 4 5)
  v_8833 <- eval (eq v_8832 (bv_nat 1 1))
  v_8834 <- eval (eq v_8831 v_8833)
  v_8835 <- eval (notBool_ v_8834)
  v_8836 <- eval (extract v_8812 3 4)
  v_8837 <- eval (eq v_8836 (bv_nat 1 1))
  v_8838 <- eval (eq v_8835 v_8837)
  v_8839 <- eval (notBool_ v_8838)
  v_8840 <- eval (extract v_8812 2 3)
  v_8841 <- eval (eq v_8840 (bv_nat 1 1))
  v_8842 <- eval (eq v_8839 v_8841)
  v_8843 <- eval (notBool_ v_8842)
  v_8844 <- eval (eq v_8814 (bv_nat 1 1))
  v_8845 <- eval (eq v_8843 v_8844)
  v_8846 <- eval (notBool_ v_8845)
  v_8847 <- eval (notBool_ v_8846)
  v_8848 <- eval (mux v_8847 (bv_nat 1 1) (bv_nat 1 0))
  v_8849 <- eval (eq v_8813 (bv_nat 1 1))
  v_8850 <- eval (eq v_8849 v_8844)
  v_8851 <- eval (notBool_ v_8850)
  v_8852 <- eval (mux v_8851 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2411 : R8) v_8815
  setRegister of v_8852
  setRegister pf v_8848
  setRegister af undef
  setRegister zf v_8817
  setRegister sf v_8814
  setRegister cf v_8813
==========================================
salb_X86-SYNTAX (v_2427 : Rh)
  v_8860 <- getRegister (v_2427 : Rh)
  v_8861 <- eval (concat (bv_nat 1 0) v_8860)
  v_8862 <- eval (shl v_8861 1)
  v_8863 <- eval (bitwidthMInt v_8861)
  v_8864 <- eval (extract v_8862 0 v_8863)
  v_8865 <- eval (extract v_8864 0 1)
  v_8866 <- eval (eq v_8865 (bv_nat 1 1))
  v_8867 <- eval (mux v_8866 (bv_nat 1 1) (bv_nat 1 0))
  v_8868 <- eval (extract v_8864 1 2)
  v_8869 <- eval (eq v_8868 (bv_nat 1 1))
  v_8870 <- eval (mux v_8869 (bv_nat 1 1) (bv_nat 1 0))
  v_8871 <- eval (extract v_8864 1 9)
  v_8872 <- eval (eq v_8871 (bv_nat 8 0))
  v_8873 <- eval (mux v_8872 (bv_nat 1 1) (bv_nat 1 0))
  v_8874 <- eval (extract v_8864 8 9)
  v_8875 <- eval (eq v_8874 (bv_nat 1 1))
  v_8876 <- eval (extract v_8864 7 8)
  v_8877 <- eval (eq v_8876 (bv_nat 1 1))
  v_8878 <- eval (eq v_8875 v_8877)
  v_8879 <- eval (notBool_ v_8878)
  v_8880 <- eval (extract v_8864 6 7)
  v_8881 <- eval (eq v_8880 (bv_nat 1 1))
  v_8882 <- eval (eq v_8879 v_8881)
  v_8883 <- eval (notBool_ v_8882)
  v_8884 <- eval (extract v_8864 5 6)
  v_8885 <- eval (eq v_8884 (bv_nat 1 1))
  v_8886 <- eval (eq v_8883 v_8885)
  v_8887 <- eval (notBool_ v_8886)
  v_8888 <- eval (extract v_8864 4 5)
  v_8889 <- eval (eq v_8888 (bv_nat 1 1))
  v_8890 <- eval (eq v_8887 v_8889)
  v_8891 <- eval (notBool_ v_8890)
  v_8892 <- eval (extract v_8864 3 4)
  v_8893 <- eval (eq v_8892 (bv_nat 1 1))
  v_8894 <- eval (eq v_8891 v_8893)
  v_8895 <- eval (notBool_ v_8894)
  v_8896 <- eval (extract v_8864 2 3)
  v_8897 <- eval (eq v_8896 (bv_nat 1 1))
  v_8898 <- eval (eq v_8895 v_8897)
  v_8899 <- eval (notBool_ v_8898)
  v_8900 <- eval (eq v_8899 v_8869)
  v_8901 <- eval (notBool_ v_8900)
  v_8902 <- eval (notBool_ v_8901)
  v_8903 <- eval (mux v_8902 (bv_nat 1 1) (bv_nat 1 0))
  v_8904 <- eval (eq v_8866 v_8869)
  v_8905 <- eval (notBool_ v_8904)
  v_8906 <- eval (mux v_8905 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2427 : Rh) v_8871
  setRegister of v_8906
  setRegister pf v_8903
  setRegister zf v_8873
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister sf v_8870
  setRegister cf v_8867
==========================================
salb_X86-SYNTAX (v_2427 : Rh)
  v_8914 <- getRegister (v_2427 : Rh)
  v_8915 <- eval (concat (bv_nat 1 0) v_8914)
  v_8916 <- eval (shl v_8915 1)
  v_8917 <- eval (bitwidthMInt v_8915)
  v_8918 <- eval (extract v_8916 0 v_8917)
  v_8919 <- eval (extract v_8918 0 1)
  v_8920 <- eval (extract v_8918 1 2)
  v_8921 <- eval (extract v_8918 1 9)
  v_8922 <- eval (eq v_8921 (bv_nat 8 0))
  v_8923 <- eval (mux v_8922 (bv_nat 1 1) (bv_nat 1 0))
  v_8924 <- eval (extract v_8918 8 9)
  v_8925 <- eval (eq v_8924 (bv_nat 1 1))
  v_8926 <- eval (extract v_8918 7 8)
  v_8927 <- eval (eq v_8926 (bv_nat 1 1))
  v_8928 <- eval (eq v_8925 v_8927)
  v_8929 <- eval (notBool_ v_8928)
  v_8930 <- eval (extract v_8918 6 7)
  v_8931 <- eval (eq v_8930 (bv_nat 1 1))
  v_8932 <- eval (eq v_8929 v_8931)
  v_8933 <- eval (notBool_ v_8932)
  v_8934 <- eval (extract v_8918 5 6)
  v_8935 <- eval (eq v_8934 (bv_nat 1 1))
  v_8936 <- eval (eq v_8933 v_8935)
  v_8937 <- eval (notBool_ v_8936)
  v_8938 <- eval (extract v_8918 4 5)
  v_8939 <- eval (eq v_8938 (bv_nat 1 1))
  v_8940 <- eval (eq v_8937 v_8939)
  v_8941 <- eval (notBool_ v_8940)
  v_8942 <- eval (extract v_8918 3 4)
  v_8943 <- eval (eq v_8942 (bv_nat 1 1))
  v_8944 <- eval (eq v_8941 v_8943)
  v_8945 <- eval (notBool_ v_8944)
  v_8946 <- eval (extract v_8918 2 3)
  v_8947 <- eval (eq v_8946 (bv_nat 1 1))
  v_8948 <- eval (eq v_8945 v_8947)
  v_8949 <- eval (notBool_ v_8948)
  v_8950 <- eval (eq v_8920 (bv_nat 1 1))
  v_8951 <- eval (eq v_8949 v_8950)
  v_8952 <- eval (notBool_ v_8951)
  v_8953 <- eval (notBool_ v_8952)
  v_8954 <- eval (mux v_8953 (bv_nat 1 1) (bv_nat 1 0))
  v_8955 <- eval (eq v_8919 (bv_nat 1 1))
  v_8956 <- eval (eq v_8955 v_8950)
  v_8957 <- eval (notBool_ v_8956)
  v_8958 <- eval (mux v_8957 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2427 : Rh) v_8921
  setRegister of v_8958
  setRegister pf v_8954
  setRegister zf v_8923
  setRegister af undef
  setRegister sf v_8920
  setRegister cf v_8919
==========================================
sall_X86-SYNTAX (v_2456 : R32)
  v_8995 <- getRegister (v_2456 : R32)
  v_8996 <- eval (concat (bv_nat 1 0) v_8995)
  v_8997 <- eval (shl v_8996 1)
  v_8998 <- eval (bitwidthMInt v_8996)
  v_8999 <- eval (extract v_8997 0 v_8998)
  v_9000 <- eval (extract v_8999 0 1)
  v_9001 <- eval (eq v_9000 (bv_nat 1 1))
  v_9002 <- eval (mux v_9001 (bv_nat 1 1) (bv_nat 1 0))
  v_9003 <- eval (extract v_8999 1 2)
  v_9004 <- eval (eq v_9003 (bv_nat 1 1))
  v_9005 <- eval (mux v_9004 (bv_nat 1 1) (bv_nat 1 0))
  v_9006 <- eval (extract v_8999 1 33)
  v_9007 <- eval (eq v_9006 (bv_nat 32 0))
  v_9008 <- eval (mux v_9007 (bv_nat 1 1) (bv_nat 1 0))
  v_9009 <- eval (extract v_8999 32 33)
  v_9010 <- eval (eq v_9009 (bv_nat 1 1))
  v_9011 <- eval (extract v_8999 31 32)
  v_9012 <- eval (eq v_9011 (bv_nat 1 1))
  v_9013 <- eval (eq v_9010 v_9012)
  v_9014 <- eval (notBool_ v_9013)
  v_9015 <- eval (extract v_8999 30 31)
  v_9016 <- eval (eq v_9015 (bv_nat 1 1))
  v_9017 <- eval (eq v_9014 v_9016)
  v_9018 <- eval (notBool_ v_9017)
  v_9019 <- eval (extract v_8999 29 30)
  v_9020 <- eval (eq v_9019 (bv_nat 1 1))
  v_9021 <- eval (eq v_9018 v_9020)
  v_9022 <- eval (notBool_ v_9021)
  v_9023 <- eval (extract v_8999 28 29)
  v_9024 <- eval (eq v_9023 (bv_nat 1 1))
  v_9025 <- eval (eq v_9022 v_9024)
  v_9026 <- eval (notBool_ v_9025)
  v_9027 <- eval (extract v_8999 27 28)
  v_9028 <- eval (eq v_9027 (bv_nat 1 1))
  v_9029 <- eval (eq v_9026 v_9028)
  v_9030 <- eval (notBool_ v_9029)
  v_9031 <- eval (extract v_8999 26 27)
  v_9032 <- eval (eq v_9031 (bv_nat 1 1))
  v_9033 <- eval (eq v_9030 v_9032)
  v_9034 <- eval (notBool_ v_9033)
  v_9035 <- eval (extract v_8999 25 26)
  v_9036 <- eval (eq v_9035 (bv_nat 1 1))
  v_9037 <- eval (eq v_9034 v_9036)
  v_9038 <- eval (notBool_ v_9037)
  v_9039 <- eval (notBool_ v_9038)
  v_9040 <- eval (mux v_9039 (bv_nat 1 1) (bv_nat 1 0))
  v_9041 <- eval (eq v_9001 v_9004)
  v_9042 <- eval (notBool_ v_9041)
  v_9043 <- eval (mux v_9042 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2456 : R32) v_9006
  setRegister of v_9043
  setRegister pf v_9040
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_9008
  setRegister sf v_9005
  setRegister cf v_9002
==========================================
sall_X86-SYNTAX (v_2456 : R32)
  v_9051 <- getRegister (v_2456 : R32)
  v_9052 <- eval (concat (bv_nat 1 0) v_9051)
  v_9053 <- eval (shl v_9052 1)
  v_9054 <- eval (bitwidthMInt v_9052)
  v_9055 <- eval (extract v_9053 0 v_9054)
  v_9056 <- eval (extract v_9055 0 1)
  v_9057 <- eval (extract v_9055 1 2)
  v_9058 <- eval (extract v_9055 1 33)
  v_9059 <- eval (eq v_9058 (bv_nat 32 0))
  v_9060 <- eval (mux v_9059 (bv_nat 1 1) (bv_nat 1 0))
  v_9061 <- eval (extract v_9055 32 33)
  v_9062 <- eval (eq v_9061 (bv_nat 1 1))
  v_9063 <- eval (extract v_9055 31 32)
  v_9064 <- eval (eq v_9063 (bv_nat 1 1))
  v_9065 <- eval (eq v_9062 v_9064)
  v_9066 <- eval (notBool_ v_9065)
  v_9067 <- eval (extract v_9055 30 31)
  v_9068 <- eval (eq v_9067 (bv_nat 1 1))
  v_9069 <- eval (eq v_9066 v_9068)
  v_9070 <- eval (notBool_ v_9069)
  v_9071 <- eval (extract v_9055 29 30)
  v_9072 <- eval (eq v_9071 (bv_nat 1 1))
  v_9073 <- eval (eq v_9070 v_9072)
  v_9074 <- eval (notBool_ v_9073)
  v_9075 <- eval (extract v_9055 28 29)
  v_9076 <- eval (eq v_9075 (bv_nat 1 1))
  v_9077 <- eval (eq v_9074 v_9076)
  v_9078 <- eval (notBool_ v_9077)
  v_9079 <- eval (extract v_9055 27 28)
  v_9080 <- eval (eq v_9079 (bv_nat 1 1))
  v_9081 <- eval (eq v_9078 v_9080)
  v_9082 <- eval (notBool_ v_9081)
  v_9083 <- eval (extract v_9055 26 27)
  v_9084 <- eval (eq v_9083 (bv_nat 1 1))
  v_9085 <- eval (eq v_9082 v_9084)
  v_9086 <- eval (notBool_ v_9085)
  v_9087 <- eval (extract v_9055 25 26)
  v_9088 <- eval (eq v_9087 (bv_nat 1 1))
  v_9089 <- eval (eq v_9086 v_9088)
  v_9090 <- eval (notBool_ v_9089)
  v_9091 <- eval (notBool_ v_9090)
  v_9092 <- eval (mux v_9091 (bv_nat 1 1) (bv_nat 1 0))
  v_9093 <- eval (eq v_9056 (bv_nat 1 1))
  v_9094 <- eval (eq v_9057 (bv_nat 1 1))
  v_9095 <- eval (eq v_9093 v_9094)
  v_9096 <- eval (notBool_ v_9095)
  v_9097 <- eval (mux v_9096 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2456 : R32) v_9058
  setRegister of v_9097
  setRegister pf v_9092
  setRegister af undef
  setRegister zf v_9060
  setRegister sf v_9057
  setRegister cf v_9056
==========================================
salq_X86-SYNTAX (v_2485 : R64)
  v_9134 <- getRegister (v_2485 : R64)
  v_9135 <- eval (concat (bv_nat 1 0) v_9134)
  v_9136 <- eval (shl v_9135 1)
  v_9137 <- eval (bitwidthMInt v_9135)
  v_9138 <- eval (extract v_9136 0 v_9137)
  v_9139 <- eval (extract v_9138 0 1)
  v_9140 <- eval (eq v_9139 (bv_nat 1 1))
  v_9141 <- eval (mux v_9140 (bv_nat 1 1) (bv_nat 1 0))
  v_9142 <- eval (extract v_9138 1 2)
  v_9143 <- eval (eq v_9142 (bv_nat 1 1))
  v_9144 <- eval (mux v_9143 (bv_nat 1 1) (bv_nat 1 0))
  v_9145 <- eval (extract v_9138 1 65)
  v_9146 <- eval (eq v_9145 (bv_nat 64 0))
  v_9147 <- eval (mux v_9146 (bv_nat 1 1) (bv_nat 1 0))
  v_9148 <- eval (extract v_9138 64 65)
  v_9149 <- eval (eq v_9148 (bv_nat 1 1))
  v_9150 <- eval (extract v_9138 63 64)
  v_9151 <- eval (eq v_9150 (bv_nat 1 1))
  v_9152 <- eval (eq v_9149 v_9151)
  v_9153 <- eval (notBool_ v_9152)
  v_9154 <- eval (extract v_9138 62 63)
  v_9155 <- eval (eq v_9154 (bv_nat 1 1))
  v_9156 <- eval (eq v_9153 v_9155)
  v_9157 <- eval (notBool_ v_9156)
  v_9158 <- eval (extract v_9138 61 62)
  v_9159 <- eval (eq v_9158 (bv_nat 1 1))
  v_9160 <- eval (eq v_9157 v_9159)
  v_9161 <- eval (notBool_ v_9160)
  v_9162 <- eval (extract v_9138 60 61)
  v_9163 <- eval (eq v_9162 (bv_nat 1 1))
  v_9164 <- eval (eq v_9161 v_9163)
  v_9165 <- eval (notBool_ v_9164)
  v_9166 <- eval (extract v_9138 59 60)
  v_9167 <- eval (eq v_9166 (bv_nat 1 1))
  v_9168 <- eval (eq v_9165 v_9167)
  v_9169 <- eval (notBool_ v_9168)
  v_9170 <- eval (extract v_9138 58 59)
  v_9171 <- eval (eq v_9170 (bv_nat 1 1))
  v_9172 <- eval (eq v_9169 v_9171)
  v_9173 <- eval (notBool_ v_9172)
  v_9174 <- eval (extract v_9138 57 58)
  v_9175 <- eval (eq v_9174 (bv_nat 1 1))
  v_9176 <- eval (eq v_9173 v_9175)
  v_9177 <- eval (notBool_ v_9176)
  v_9178 <- eval (notBool_ v_9177)
  v_9179 <- eval (mux v_9178 (bv_nat 1 1) (bv_nat 1 0))
  v_9180 <- eval (eq v_9140 v_9143)
  v_9181 <- eval (notBool_ v_9180)
  v_9182 <- eval (mux v_9181 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2485 : R64) v_9145
  setRegister of v_9182
  setRegister pf v_9179
  setRegister zf v_9147
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister sf v_9144
  setRegister cf v_9141
==========================================
salq_X86-SYNTAX (v_2485 : R64)
  v_9190 <- getRegister (v_2485 : R64)
  v_9191 <- eval (concat (bv_nat 1 0) v_9190)
  v_9192 <- eval (shl v_9191 1)
  v_9193 <- eval (bitwidthMInt v_9191)
  v_9194 <- eval (extract v_9192 0 v_9193)
  v_9195 <- eval (extract v_9194 0 1)
  v_9196 <- eval (extract v_9194 1 2)
  v_9197 <- eval (extract v_9194 1 65)
  v_9198 <- eval (eq v_9197 (bv_nat 64 0))
  v_9199 <- eval (mux v_9198 (bv_nat 1 1) (bv_nat 1 0))
  v_9200 <- eval (extract v_9194 64 65)
  v_9201 <- eval (eq v_9200 (bv_nat 1 1))
  v_9202 <- eval (extract v_9194 63 64)
  v_9203 <- eval (eq v_9202 (bv_nat 1 1))
  v_9204 <- eval (eq v_9201 v_9203)
  v_9205 <- eval (notBool_ v_9204)
  v_9206 <- eval (extract v_9194 62 63)
  v_9207 <- eval (eq v_9206 (bv_nat 1 1))
  v_9208 <- eval (eq v_9205 v_9207)
  v_9209 <- eval (notBool_ v_9208)
  v_9210 <- eval (extract v_9194 61 62)
  v_9211 <- eval (eq v_9210 (bv_nat 1 1))
  v_9212 <- eval (eq v_9209 v_9211)
  v_9213 <- eval (notBool_ v_9212)
  v_9214 <- eval (extract v_9194 60 61)
  v_9215 <- eval (eq v_9214 (bv_nat 1 1))
  v_9216 <- eval (eq v_9213 v_9215)
  v_9217 <- eval (notBool_ v_9216)
  v_9218 <- eval (extract v_9194 59 60)
  v_9219 <- eval (eq v_9218 (bv_nat 1 1))
  v_9220 <- eval (eq v_9217 v_9219)
  v_9221 <- eval (notBool_ v_9220)
  v_9222 <- eval (extract v_9194 58 59)
  v_9223 <- eval (eq v_9222 (bv_nat 1 1))
  v_9224 <- eval (eq v_9221 v_9223)
  v_9225 <- eval (notBool_ v_9224)
  v_9226 <- eval (extract v_9194 57 58)
  v_9227 <- eval (eq v_9226 (bv_nat 1 1))
  v_9228 <- eval (eq v_9225 v_9227)
  v_9229 <- eval (notBool_ v_9228)
  v_9230 <- eval (notBool_ v_9229)
  v_9231 <- eval (mux v_9230 (bv_nat 1 1) (bv_nat 1 0))
  v_9232 <- eval (eq v_9195 (bv_nat 1 1))
  v_9233 <- eval (eq v_9196 (bv_nat 1 1))
  v_9234 <- eval (eq v_9232 v_9233)
  v_9235 <- eval (notBool_ v_9234)
  v_9236 <- eval (mux v_9235 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2485 : R64) v_9197
  setRegister of v_9236
  setRegister pf v_9231
  setRegister zf v_9199
  setRegister af undef
  setRegister sf v_9196
  setRegister cf v_9195
==========================================
salw_X86-SYNTAX (v_2516 : R16)
  v_9273 <- getRegister (v_2516 : R16)
  v_9274 <- eval (concat (bv_nat 1 0) v_9273)
  v_9275 <- eval (shl v_9274 1)
  v_9276 <- eval (bitwidthMInt v_9274)
  v_9277 <- eval (extract v_9275 0 v_9276)
  v_9278 <- eval (extract v_9277 0 1)
  v_9279 <- eval (eq v_9278 (bv_nat 1 1))
  v_9280 <- eval (mux v_9279 (bv_nat 1 1) (bv_nat 1 0))
  v_9281 <- eval (extract v_9277 1 2)
  v_9282 <- eval (eq v_9281 (bv_nat 1 1))
  v_9283 <- eval (mux v_9282 (bv_nat 1 1) (bv_nat 1 0))
  v_9284 <- eval (extract v_9277 1 17)
  v_9285 <- eval (eq v_9284 (bv_nat 16 0))
  v_9286 <- eval (mux v_9285 (bv_nat 1 1) (bv_nat 1 0))
  v_9287 <- eval (extract v_9277 16 17)
  v_9288 <- eval (eq v_9287 (bv_nat 1 1))
  v_9289 <- eval (extract v_9277 15 16)
  v_9290 <- eval (eq v_9289 (bv_nat 1 1))
  v_9291 <- eval (eq v_9288 v_9290)
  v_9292 <- eval (notBool_ v_9291)
  v_9293 <- eval (extract v_9277 14 15)
  v_9294 <- eval (eq v_9293 (bv_nat 1 1))
  v_9295 <- eval (eq v_9292 v_9294)
  v_9296 <- eval (notBool_ v_9295)
  v_9297 <- eval (extract v_9277 13 14)
  v_9298 <- eval (eq v_9297 (bv_nat 1 1))
  v_9299 <- eval (eq v_9296 v_9298)
  v_9300 <- eval (notBool_ v_9299)
  v_9301 <- eval (extract v_9277 12 13)
  v_9302 <- eval (eq v_9301 (bv_nat 1 1))
  v_9303 <- eval (eq v_9300 v_9302)
  v_9304 <- eval (notBool_ v_9303)
  v_9305 <- eval (extract v_9277 11 12)
  v_9306 <- eval (eq v_9305 (bv_nat 1 1))
  v_9307 <- eval (eq v_9304 v_9306)
  v_9308 <- eval (notBool_ v_9307)
  v_9309 <- eval (extract v_9277 10 11)
  v_9310 <- eval (eq v_9309 (bv_nat 1 1))
  v_9311 <- eval (eq v_9308 v_9310)
  v_9312 <- eval (notBool_ v_9311)
  v_9313 <- eval (extract v_9277 9 10)
  v_9314 <- eval (eq v_9313 (bv_nat 1 1))
  v_9315 <- eval (eq v_9312 v_9314)
  v_9316 <- eval (notBool_ v_9315)
  v_9317 <- eval (notBool_ v_9316)
  v_9318 <- eval (mux v_9317 (bv_nat 1 1) (bv_nat 1 0))
  v_9319 <- eval (eq v_9279 v_9282)
  v_9320 <- eval (notBool_ v_9319)
  v_9321 <- eval (mux v_9320 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2516 : R16) v_9284
  setRegister of v_9321
  setRegister pf v_9318
  setRegister zf v_9286
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister sf v_9283
  setRegister cf v_9280
==========================================
salw_X86-SYNTAX (v_2516 : R16)
  v_9329 <- getRegister (v_2516 : R16)
  v_9330 <- eval (concat (bv_nat 1 0) v_9329)
  v_9331 <- eval (shl v_9330 1)
  v_9332 <- eval (bitwidthMInt v_9330)
  v_9333 <- eval (extract v_9331 0 v_9332)
  v_9334 <- eval (extract v_9333 0 1)
  v_9335 <- eval (extract v_9333 1 2)
  v_9336 <- eval (extract v_9333 1 17)
  v_9337 <- eval (eq v_9336 (bv_nat 16 0))
  v_9338 <- eval (mux v_9337 (bv_nat 1 1) (bv_nat 1 0))
  v_9339 <- eval (extract v_9333 16 17)
  v_9340 <- eval (eq v_9339 (bv_nat 1 1))
  v_9341 <- eval (extract v_9333 15 16)
  v_9342 <- eval (eq v_9341 (bv_nat 1 1))
  v_9343 <- eval (eq v_9340 v_9342)
  v_9344 <- eval (notBool_ v_9343)
  v_9345 <- eval (extract v_9333 14 15)
  v_9346 <- eval (eq v_9345 (bv_nat 1 1))
  v_9347 <- eval (eq v_9344 v_9346)
  v_9348 <- eval (notBool_ v_9347)
  v_9349 <- eval (extract v_9333 13 14)
  v_9350 <- eval (eq v_9349 (bv_nat 1 1))
  v_9351 <- eval (eq v_9348 v_9350)
  v_9352 <- eval (notBool_ v_9351)
  v_9353 <- eval (extract v_9333 12 13)
  v_9354 <- eval (eq v_9353 (bv_nat 1 1))
  v_9355 <- eval (eq v_9352 v_9354)
  v_9356 <- eval (notBool_ v_9355)
  v_9357 <- eval (extract v_9333 11 12)
  v_9358 <- eval (eq v_9357 (bv_nat 1 1))
  v_9359 <- eval (eq v_9356 v_9358)
  v_9360 <- eval (notBool_ v_9359)
  v_9361 <- eval (extract v_9333 10 11)
  v_9362 <- eval (eq v_9361 (bv_nat 1 1))
  v_9363 <- eval (eq v_9360 v_9362)
  v_9364 <- eval (notBool_ v_9363)
  v_9365 <- eval (extract v_9333 9 10)
  v_9366 <- eval (eq v_9365 (bv_nat 1 1))
  v_9367 <- eval (eq v_9364 v_9366)
  v_9368 <- eval (notBool_ v_9367)
  v_9369 <- eval (notBool_ v_9368)
  v_9370 <- eval (mux v_9369 (bv_nat 1 1) (bv_nat 1 0))
  v_9371 <- eval (eq v_9334 (bv_nat 1 1))
  v_9372 <- eval (eq v_9335 (bv_nat 1 1))
  v_9373 <- eval (eq v_9371 v_9372)
  v_9374 <- eval (notBool_ v_9373)
  v_9375 <- eval (mux v_9374 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2516 : R16) v_9336
  setRegister of v_9375
  setRegister pf v_9370
  setRegister zf v_9338
  setRegister af undef
  setRegister sf v_9335
  setRegister cf v_9334
==========================================
sarb_X86-SYNTAX (v_2543 : R8)
  v_9412 <- getRegister (v_2543 : R8)
  v_9413 <- eval (concat v_9412 (bv_nat 1 0))
  v_9414 <- eval (bitwidthMInt v_9413)
  v_9415 <- eval (svalueMInt v_9413)
  v_9416 <- eval (mi v_9414 v_9415)
  v_9417 <- eval (ashr v_9416 1)
  v_9418 <- eval (extract v_9417 8 9)
  v_9419 <- eval (eq v_9418 (bv_nat 1 1))
  v_9420 <- eval (mux v_9419 (bv_nat 1 1) (bv_nat 1 0))
  v_9421 <- eval (extract v_9417 0 1)
  v_9422 <- eval (eq v_9421 (bv_nat 1 1))
  v_9423 <- eval (mux v_9422 (bv_nat 1 1) (bv_nat 1 0))
  v_9424 <- eval (extract v_9417 0 8)
  v_9425 <- eval (eq v_9424 (bv_nat 8 0))
  v_9426 <- eval (mux v_9425 (bv_nat 1 1) (bv_nat 1 0))
  v_9427 <- eval (extract v_9417 7 8)
  v_9428 <- eval (eq v_9427 (bv_nat 1 1))
  v_9429 <- eval (extract v_9417 6 7)
  v_9430 <- eval (eq v_9429 (bv_nat 1 1))
  v_9431 <- eval (eq v_9428 v_9430)
  v_9432 <- eval (notBool_ v_9431)
  v_9433 <- eval (extract v_9417 5 6)
  v_9434 <- eval (eq v_9433 (bv_nat 1 1))
  v_9435 <- eval (eq v_9432 v_9434)
  v_9436 <- eval (notBool_ v_9435)
  v_9437 <- eval (extract v_9417 4 5)
  v_9438 <- eval (eq v_9437 (bv_nat 1 1))
  v_9439 <- eval (eq v_9436 v_9438)
  v_9440 <- eval (notBool_ v_9439)
  v_9441 <- eval (extract v_9417 3 4)
  v_9442 <- eval (eq v_9441 (bv_nat 1 1))
  v_9443 <- eval (eq v_9440 v_9442)
  v_9444 <- eval (notBool_ v_9443)
  v_9445 <- eval (extract v_9417 2 3)
  v_9446 <- eval (eq v_9445 (bv_nat 1 1))
  v_9447 <- eval (eq v_9444 v_9446)
  v_9448 <- eval (notBool_ v_9447)
  v_9449 <- eval (extract v_9417 1 2)
  v_9450 <- eval (eq v_9449 (bv_nat 1 1))
  v_9451 <- eval (eq v_9448 v_9450)
  v_9452 <- eval (notBool_ v_9451)
  v_9453 <- eval (eq v_9452 v_9422)
  v_9454 <- eval (notBool_ v_9453)
  v_9455 <- eval (notBool_ v_9454)
  v_9456 <- eval (mux v_9455 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2543 : R8) v_9424
  setRegister of (bv_nat 1 0)
  setRegister pf v_9456
  setRegister zf v_9426
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister sf v_9423
  setRegister cf v_9420
==========================================
sarb_X86-SYNTAX (v_2543 : R8)
  v_9464 <- getRegister (v_2543 : R8)
  v_9465 <- eval (concat v_9464 (bv_nat 1 0))
  v_9466 <- eval (bitwidthMInt v_9465)
  v_9467 <- eval (svalueMInt v_9465)
  v_9468 <- eval (mi v_9466 v_9467)
  v_9469 <- eval (ashr v_9468 1)
  v_9470 <- eval (extract v_9469 8 9)
  v_9471 <- eval (extract v_9469 0 1)
  v_9472 <- eval (extract v_9469 0 8)
  v_9473 <- eval (eq v_9472 (bv_nat 8 0))
  v_9474 <- eval (mux v_9473 (bv_nat 1 1) (bv_nat 1 0))
  v_9475 <- eval (extract v_9469 7 8)
  v_9476 <- eval (eq v_9475 (bv_nat 1 1))
  v_9477 <- eval (extract v_9469 6 7)
  v_9478 <- eval (eq v_9477 (bv_nat 1 1))
  v_9479 <- eval (eq v_9476 v_9478)
  v_9480 <- eval (notBool_ v_9479)
  v_9481 <- eval (extract v_9469 5 6)
  v_9482 <- eval (eq v_9481 (bv_nat 1 1))
  v_9483 <- eval (eq v_9480 v_9482)
  v_9484 <- eval (notBool_ v_9483)
  v_9485 <- eval (extract v_9469 4 5)
  v_9486 <- eval (eq v_9485 (bv_nat 1 1))
  v_9487 <- eval (eq v_9484 v_9486)
  v_9488 <- eval (notBool_ v_9487)
  v_9489 <- eval (extract v_9469 3 4)
  v_9490 <- eval (eq v_9489 (bv_nat 1 1))
  v_9491 <- eval (eq v_9488 v_9490)
  v_9492 <- eval (notBool_ v_9491)
  v_9493 <- eval (extract v_9469 2 3)
  v_9494 <- eval (eq v_9493 (bv_nat 1 1))
  v_9495 <- eval (eq v_9492 v_9494)
  v_9496 <- eval (notBool_ v_9495)
  v_9497 <- eval (extract v_9469 1 2)
  v_9498 <- eval (eq v_9497 (bv_nat 1 1))
  v_9499 <- eval (eq v_9496 v_9498)
  v_9500 <- eval (notBool_ v_9499)
  v_9501 <- eval (eq v_9471 (bv_nat 1 1))
  v_9502 <- eval (eq v_9500 v_9501)
  v_9503 <- eval (notBool_ v_9502)
  v_9504 <- eval (notBool_ v_9503)
  v_9505 <- eval (mux v_9504 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2543 : R8) v_9472
  setRegister of (bv_nat 1 0)
  setRegister pf v_9505
  setRegister zf v_9474
  setRegister af undef
  setRegister sf v_9471
  setRegister cf v_9470
==========================================
sarb_X86-SYNTAX (v_2559 : Rh)
  v_9513 <- getRegister (v_2559 : Rh)
  v_9514 <- eval (concat v_9513 (bv_nat 1 0))
  v_9515 <- eval (bitwidthMInt v_9514)
  v_9516 <- eval (svalueMInt v_9514)
  v_9517 <- eval (mi v_9515 v_9516)
  v_9518 <- eval (ashr v_9517 1)
  v_9519 <- eval (extract v_9518 8 9)
  v_9520 <- eval (eq v_9519 (bv_nat 1 1))
  v_9521 <- eval (mux v_9520 (bv_nat 1 1) (bv_nat 1 0))
  v_9522 <- eval (extract v_9518 0 1)
  v_9523 <- eval (eq v_9522 (bv_nat 1 1))
  v_9524 <- eval (mux v_9523 (bv_nat 1 1) (bv_nat 1 0))
  v_9525 <- eval (extract v_9518 0 8)
  v_9526 <- eval (eq v_9525 (bv_nat 8 0))
  v_9527 <- eval (mux v_9526 (bv_nat 1 1) (bv_nat 1 0))
  v_9528 <- eval (extract v_9518 7 8)
  v_9529 <- eval (eq v_9528 (bv_nat 1 1))
  v_9530 <- eval (extract v_9518 6 7)
  v_9531 <- eval (eq v_9530 (bv_nat 1 1))
  v_9532 <- eval (eq v_9529 v_9531)
  v_9533 <- eval (notBool_ v_9532)
  v_9534 <- eval (extract v_9518 5 6)
  v_9535 <- eval (eq v_9534 (bv_nat 1 1))
  v_9536 <- eval (eq v_9533 v_9535)
  v_9537 <- eval (notBool_ v_9536)
  v_9538 <- eval (extract v_9518 4 5)
  v_9539 <- eval (eq v_9538 (bv_nat 1 1))
  v_9540 <- eval (eq v_9537 v_9539)
  v_9541 <- eval (notBool_ v_9540)
  v_9542 <- eval (extract v_9518 3 4)
  v_9543 <- eval (eq v_9542 (bv_nat 1 1))
  v_9544 <- eval (eq v_9541 v_9543)
  v_9545 <- eval (notBool_ v_9544)
  v_9546 <- eval (extract v_9518 2 3)
  v_9547 <- eval (eq v_9546 (bv_nat 1 1))
  v_9548 <- eval (eq v_9545 v_9547)
  v_9549 <- eval (notBool_ v_9548)
  v_9550 <- eval (extract v_9518 1 2)
  v_9551 <- eval (eq v_9550 (bv_nat 1 1))
  v_9552 <- eval (eq v_9549 v_9551)
  v_9553 <- eval (notBool_ v_9552)
  v_9554 <- eval (eq v_9553 v_9523)
  v_9555 <- eval (notBool_ v_9554)
  v_9556 <- eval (notBool_ v_9555)
  v_9557 <- eval (mux v_9556 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2559 : Rh) v_9525
  setRegister of (bv_nat 1 0)
  setRegister pf v_9557
  setRegister zf v_9527
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister sf v_9524
  setRegister cf v_9521
==========================================
sarb_X86-SYNTAX (v_2559 : Rh)
  v_9565 <- getRegister (v_2559 : Rh)
  v_9566 <- eval (concat v_9565 (bv_nat 1 0))
  v_9567 <- eval (bitwidthMInt v_9566)
  v_9568 <- eval (svalueMInt v_9566)
  v_9569 <- eval (mi v_9567 v_9568)
  v_9570 <- eval (ashr v_9569 1)
  v_9571 <- eval (extract v_9570 8 9)
  v_9572 <- eval (extract v_9570 0 1)
  v_9573 <- eval (extract v_9570 0 8)
  v_9574 <- eval (eq v_9573 (bv_nat 8 0))
  v_9575 <- eval (mux v_9574 (bv_nat 1 1) (bv_nat 1 0))
  v_9576 <- eval (extract v_9570 7 8)
  v_9577 <- eval (eq v_9576 (bv_nat 1 1))
  v_9578 <- eval (extract v_9570 6 7)
  v_9579 <- eval (eq v_9578 (bv_nat 1 1))
  v_9580 <- eval (eq v_9577 v_9579)
  v_9581 <- eval (notBool_ v_9580)
  v_9582 <- eval (extract v_9570 5 6)
  v_9583 <- eval (eq v_9582 (bv_nat 1 1))
  v_9584 <- eval (eq v_9581 v_9583)
  v_9585 <- eval (notBool_ v_9584)
  v_9586 <- eval (extract v_9570 4 5)
  v_9587 <- eval (eq v_9586 (bv_nat 1 1))
  v_9588 <- eval (eq v_9585 v_9587)
  v_9589 <- eval (notBool_ v_9588)
  v_9590 <- eval (extract v_9570 3 4)
  v_9591 <- eval (eq v_9590 (bv_nat 1 1))
  v_9592 <- eval (eq v_9589 v_9591)
  v_9593 <- eval (notBool_ v_9592)
  v_9594 <- eval (extract v_9570 2 3)
  v_9595 <- eval (eq v_9594 (bv_nat 1 1))
  v_9596 <- eval (eq v_9593 v_9595)
  v_9597 <- eval (notBool_ v_9596)
  v_9598 <- eval (extract v_9570 1 2)
  v_9599 <- eval (eq v_9598 (bv_nat 1 1))
  v_9600 <- eval (eq v_9597 v_9599)
  v_9601 <- eval (notBool_ v_9600)
  v_9602 <- eval (eq v_9572 (bv_nat 1 1))
  v_9603 <- eval (eq v_9601 v_9602)
  v_9604 <- eval (notBool_ v_9603)
  v_9605 <- eval (notBool_ v_9604)
  v_9606 <- eval (mux v_9605 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2559 : Rh) v_9573
  setRegister of (bv_nat 1 0)
  setRegister pf v_9606
  setRegister zf v_9575
  setRegister af undef
  setRegister sf v_9572
  setRegister cf v_9571
==========================================
sarl_X86-SYNTAX (v_2588 : R32)
  v_9643 <- getRegister (v_2588 : R32)
  v_9644 <- eval (concat v_9643 (bv_nat 1 0))
  v_9645 <- eval (bitwidthMInt v_9644)
  v_9646 <- eval (svalueMInt v_9644)
  v_9647 <- eval (mi v_9645 v_9646)
  v_9648 <- eval (ashr v_9647 1)
  v_9649 <- eval (extract v_9648 32 33)
  v_9650 <- eval (eq v_9649 (bv_nat 1 1))
  v_9651 <- eval (mux v_9650 (bv_nat 1 1) (bv_nat 1 0))
  v_9652 <- eval (extract v_9648 0 1)
  v_9653 <- eval (eq v_9652 (bv_nat 1 1))
  v_9654 <- eval (mux v_9653 (bv_nat 1 1) (bv_nat 1 0))
  v_9655 <- eval (extract v_9648 0 32)
  v_9656 <- eval (eq v_9655 (bv_nat 32 0))
  v_9657 <- eval (mux v_9656 (bv_nat 1 1) (bv_nat 1 0))
  v_9658 <- eval (extract v_9648 31 32)
  v_9659 <- eval (eq v_9658 (bv_nat 1 1))
  v_9660 <- eval (extract v_9648 30 31)
  v_9661 <- eval (eq v_9660 (bv_nat 1 1))
  v_9662 <- eval (eq v_9659 v_9661)
  v_9663 <- eval (notBool_ v_9662)
  v_9664 <- eval (extract v_9648 29 30)
  v_9665 <- eval (eq v_9664 (bv_nat 1 1))
  v_9666 <- eval (eq v_9663 v_9665)
  v_9667 <- eval (notBool_ v_9666)
  v_9668 <- eval (extract v_9648 28 29)
  v_9669 <- eval (eq v_9668 (bv_nat 1 1))
  v_9670 <- eval (eq v_9667 v_9669)
  v_9671 <- eval (notBool_ v_9670)
  v_9672 <- eval (extract v_9648 27 28)
  v_9673 <- eval (eq v_9672 (bv_nat 1 1))
  v_9674 <- eval (eq v_9671 v_9673)
  v_9675 <- eval (notBool_ v_9674)
  v_9676 <- eval (extract v_9648 26 27)
  v_9677 <- eval (eq v_9676 (bv_nat 1 1))
  v_9678 <- eval (eq v_9675 v_9677)
  v_9679 <- eval (notBool_ v_9678)
  v_9680 <- eval (extract v_9648 25 26)
  v_9681 <- eval (eq v_9680 (bv_nat 1 1))
  v_9682 <- eval (eq v_9679 v_9681)
  v_9683 <- eval (notBool_ v_9682)
  v_9684 <- eval (extract v_9648 24 25)
  v_9685 <- eval (eq v_9684 (bv_nat 1 1))
  v_9686 <- eval (eq v_9683 v_9685)
  v_9687 <- eval (notBool_ v_9686)
  v_9688 <- eval (notBool_ v_9687)
  v_9689 <- eval (mux v_9688 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2588 : R32) v_9655
  setRegister of (bv_nat 1 0)
  setRegister pf v_9689
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_9657
  setRegister sf v_9654
  setRegister cf v_9651
==========================================
sarl_X86-SYNTAX (v_2588 : R32)
  v_9697 <- getRegister (v_2588 : R32)
  v_9698 <- eval (concat v_9697 (bv_nat 1 0))
  v_9699 <- eval (bitwidthMInt v_9698)
  v_9700 <- eval (svalueMInt v_9698)
  v_9701 <- eval (mi v_9699 v_9700)
  v_9702 <- eval (ashr v_9701 1)
  v_9703 <- eval (extract v_9702 32 33)
  v_9704 <- eval (extract v_9702 0 1)
  v_9705 <- eval (extract v_9702 0 32)
  v_9706 <- eval (eq v_9705 (bv_nat 32 0))
  v_9707 <- eval (mux v_9706 (bv_nat 1 1) (bv_nat 1 0))
  v_9708 <- eval (extract v_9702 31 32)
  v_9709 <- eval (eq v_9708 (bv_nat 1 1))
  v_9710 <- eval (extract v_9702 30 31)
  v_9711 <- eval (eq v_9710 (bv_nat 1 1))
  v_9712 <- eval (eq v_9709 v_9711)
  v_9713 <- eval (notBool_ v_9712)
  v_9714 <- eval (extract v_9702 29 30)
  v_9715 <- eval (eq v_9714 (bv_nat 1 1))
  v_9716 <- eval (eq v_9713 v_9715)
  v_9717 <- eval (notBool_ v_9716)
  v_9718 <- eval (extract v_9702 28 29)
  v_9719 <- eval (eq v_9718 (bv_nat 1 1))
  v_9720 <- eval (eq v_9717 v_9719)
  v_9721 <- eval (notBool_ v_9720)
  v_9722 <- eval (extract v_9702 27 28)
  v_9723 <- eval (eq v_9722 (bv_nat 1 1))
  v_9724 <- eval (eq v_9721 v_9723)
  v_9725 <- eval (notBool_ v_9724)
  v_9726 <- eval (extract v_9702 26 27)
  v_9727 <- eval (eq v_9726 (bv_nat 1 1))
  v_9728 <- eval (eq v_9725 v_9727)
  v_9729 <- eval (notBool_ v_9728)
  v_9730 <- eval (extract v_9702 25 26)
  v_9731 <- eval (eq v_9730 (bv_nat 1 1))
  v_9732 <- eval (eq v_9729 v_9731)
  v_9733 <- eval (notBool_ v_9732)
  v_9734 <- eval (extract v_9702 24 25)
  v_9735 <- eval (eq v_9734 (bv_nat 1 1))
  v_9736 <- eval (eq v_9733 v_9735)
  v_9737 <- eval (notBool_ v_9736)
  v_9738 <- eval (notBool_ v_9737)
  v_9739 <- eval (mux v_9738 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2588 : R32) v_9705
  setRegister of (bv_nat 1 0)
  setRegister pf v_9739
  setRegister af undef
  setRegister zf v_9707
  setRegister sf v_9704
  setRegister cf v_9703
==========================================
sarq_X86-SYNTAX (v_2617 : R64)
  v_9776 <- getRegister (v_2617 : R64)
  v_9777 <- eval (concat v_9776 (bv_nat 1 0))
  v_9778 <- eval (bitwidthMInt v_9777)
  v_9779 <- eval (svalueMInt v_9777)
  v_9780 <- eval (mi v_9778 v_9779)
  v_9781 <- eval (ashr v_9780 1)
  v_9782 <- eval (extract v_9781 64 65)
  v_9783 <- eval (eq v_9782 (bv_nat 1 1))
  v_9784 <- eval (mux v_9783 (bv_nat 1 1) (bv_nat 1 0))
  v_9785 <- eval (extract v_9781 0 1)
  v_9786 <- eval (eq v_9785 (bv_nat 1 1))
  v_9787 <- eval (mux v_9786 (bv_nat 1 1) (bv_nat 1 0))
  v_9788 <- eval (extract v_9781 0 64)
  v_9789 <- eval (eq v_9788 (bv_nat 64 0))
  v_9790 <- eval (mux v_9789 (bv_nat 1 1) (bv_nat 1 0))
  v_9791 <- eval (extract v_9781 63 64)
  v_9792 <- eval (eq v_9791 (bv_nat 1 1))
  v_9793 <- eval (extract v_9781 62 63)
  v_9794 <- eval (eq v_9793 (bv_nat 1 1))
  v_9795 <- eval (eq v_9792 v_9794)
  v_9796 <- eval (notBool_ v_9795)
  v_9797 <- eval (extract v_9781 61 62)
  v_9798 <- eval (eq v_9797 (bv_nat 1 1))
  v_9799 <- eval (eq v_9796 v_9798)
  v_9800 <- eval (notBool_ v_9799)
  v_9801 <- eval (extract v_9781 60 61)
  v_9802 <- eval (eq v_9801 (bv_nat 1 1))
  v_9803 <- eval (eq v_9800 v_9802)
  v_9804 <- eval (notBool_ v_9803)
  v_9805 <- eval (extract v_9781 59 60)
  v_9806 <- eval (eq v_9805 (bv_nat 1 1))
  v_9807 <- eval (eq v_9804 v_9806)
  v_9808 <- eval (notBool_ v_9807)
  v_9809 <- eval (extract v_9781 58 59)
  v_9810 <- eval (eq v_9809 (bv_nat 1 1))
  v_9811 <- eval (eq v_9808 v_9810)
  v_9812 <- eval (notBool_ v_9811)
  v_9813 <- eval (extract v_9781 57 58)
  v_9814 <- eval (eq v_9813 (bv_nat 1 1))
  v_9815 <- eval (eq v_9812 v_9814)
  v_9816 <- eval (notBool_ v_9815)
  v_9817 <- eval (extract v_9781 56 57)
  v_9818 <- eval (eq v_9817 (bv_nat 1 1))
  v_9819 <- eval (eq v_9816 v_9818)
  v_9820 <- eval (notBool_ v_9819)
  v_9821 <- eval (notBool_ v_9820)
  v_9822 <- eval (mux v_9821 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2617 : R64) v_9788
  setRegister of (bv_nat 1 0)
  setRegister pf v_9822
  setRegister zf v_9790
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister sf v_9787
  setRegister cf v_9784
==========================================
sarq_X86-SYNTAX (v_2617 : R64)
  v_9830 <- getRegister (v_2617 : R64)
  v_9831 <- eval (concat v_9830 (bv_nat 1 0))
  v_9832 <- eval (bitwidthMInt v_9831)
  v_9833 <- eval (svalueMInt v_9831)
  v_9834 <- eval (mi v_9832 v_9833)
  v_9835 <- eval (ashr v_9834 1)
  v_9836 <- eval (extract v_9835 64 65)
  v_9837 <- eval (extract v_9835 0 1)
  v_9838 <- eval (extract v_9835 0 64)
  v_9839 <- eval (eq v_9838 (bv_nat 64 0))
  v_9840 <- eval (mux v_9839 (bv_nat 1 1) (bv_nat 1 0))
  v_9841 <- eval (extract v_9835 63 64)
  v_9842 <- eval (eq v_9841 (bv_nat 1 1))
  v_9843 <- eval (extract v_9835 62 63)
  v_9844 <- eval (eq v_9843 (bv_nat 1 1))
  v_9845 <- eval (eq v_9842 v_9844)
  v_9846 <- eval (notBool_ v_9845)
  v_9847 <- eval (extract v_9835 61 62)
  v_9848 <- eval (eq v_9847 (bv_nat 1 1))
  v_9849 <- eval (eq v_9846 v_9848)
  v_9850 <- eval (notBool_ v_9849)
  v_9851 <- eval (extract v_9835 60 61)
  v_9852 <- eval (eq v_9851 (bv_nat 1 1))
  v_9853 <- eval (eq v_9850 v_9852)
  v_9854 <- eval (notBool_ v_9853)
  v_9855 <- eval (extract v_9835 59 60)
  v_9856 <- eval (eq v_9855 (bv_nat 1 1))
  v_9857 <- eval (eq v_9854 v_9856)
  v_9858 <- eval (notBool_ v_9857)
  v_9859 <- eval (extract v_9835 58 59)
  v_9860 <- eval (eq v_9859 (bv_nat 1 1))
  v_9861 <- eval (eq v_9858 v_9860)
  v_9862 <- eval (notBool_ v_9861)
  v_9863 <- eval (extract v_9835 57 58)
  v_9864 <- eval (eq v_9863 (bv_nat 1 1))
  v_9865 <- eval (eq v_9862 v_9864)
  v_9866 <- eval (notBool_ v_9865)
  v_9867 <- eval (extract v_9835 56 57)
  v_9868 <- eval (eq v_9867 (bv_nat 1 1))
  v_9869 <- eval (eq v_9866 v_9868)
  v_9870 <- eval (notBool_ v_9869)
  v_9871 <- eval (notBool_ v_9870)
  v_9872 <- eval (mux v_9871 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2617 : R64) v_9838
  setRegister of (bv_nat 1 0)
  setRegister pf v_9872
  setRegister zf v_9840
  setRegister af undef
  setRegister sf v_9837
  setRegister cf v_9836
==========================================
sarw_X86-SYNTAX (v_2648 : R16)
  v_9909 <- getRegister (v_2648 : R16)
  v_9910 <- eval (concat v_9909 (bv_nat 1 0))
  v_9911 <- eval (bitwidthMInt v_9910)
  v_9912 <- eval (svalueMInt v_9910)
  v_9913 <- eval (mi v_9911 v_9912)
  v_9914 <- eval (ashr v_9913 1)
  v_9915 <- eval (extract v_9914 16 17)
  v_9916 <- eval (eq v_9915 (bv_nat 1 1))
  v_9917 <- eval (mux v_9916 (bv_nat 1 1) (bv_nat 1 0))
  v_9918 <- eval (extract v_9914 0 1)
  v_9919 <- eval (eq v_9918 (bv_nat 1 1))
  v_9920 <- eval (mux v_9919 (bv_nat 1 1) (bv_nat 1 0))
  v_9921 <- eval (extract v_9914 0 16)
  v_9922 <- eval (eq v_9921 (bv_nat 16 0))
  v_9923 <- eval (mux v_9922 (bv_nat 1 1) (bv_nat 1 0))
  v_9924 <- eval (extract v_9914 15 16)
  v_9925 <- eval (eq v_9924 (bv_nat 1 1))
  v_9926 <- eval (extract v_9914 14 15)
  v_9927 <- eval (eq v_9926 (bv_nat 1 1))
  v_9928 <- eval (eq v_9925 v_9927)
  v_9929 <- eval (notBool_ v_9928)
  v_9930 <- eval (extract v_9914 13 14)
  v_9931 <- eval (eq v_9930 (bv_nat 1 1))
  v_9932 <- eval (eq v_9929 v_9931)
  v_9933 <- eval (notBool_ v_9932)
  v_9934 <- eval (extract v_9914 12 13)
  v_9935 <- eval (eq v_9934 (bv_nat 1 1))
  v_9936 <- eval (eq v_9933 v_9935)
  v_9937 <- eval (notBool_ v_9936)
  v_9938 <- eval (extract v_9914 11 12)
  v_9939 <- eval (eq v_9938 (bv_nat 1 1))
  v_9940 <- eval (eq v_9937 v_9939)
  v_9941 <- eval (notBool_ v_9940)
  v_9942 <- eval (extract v_9914 10 11)
  v_9943 <- eval (eq v_9942 (bv_nat 1 1))
  v_9944 <- eval (eq v_9941 v_9943)
  v_9945 <- eval (notBool_ v_9944)
  v_9946 <- eval (extract v_9914 9 10)
  v_9947 <- eval (eq v_9946 (bv_nat 1 1))
  v_9948 <- eval (eq v_9945 v_9947)
  v_9949 <- eval (notBool_ v_9948)
  v_9950 <- eval (extract v_9914 8 9)
  v_9951 <- eval (eq v_9950 (bv_nat 1 1))
  v_9952 <- eval (eq v_9949 v_9951)
  v_9953 <- eval (notBool_ v_9952)
  v_9954 <- eval (notBool_ v_9953)
  v_9955 <- eval (mux v_9954 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2648 : R16) v_9921
  setRegister of (bv_nat 1 0)
  setRegister pf v_9955
  setRegister zf v_9923
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister sf v_9920
  setRegister cf v_9917
==========================================
sarw_X86-SYNTAX (v_2648 : R16)
  v_9963 <- getRegister (v_2648 : R16)
  v_9964 <- eval (concat v_9963 (bv_nat 1 0))
  v_9965 <- eval (bitwidthMInt v_9964)
  v_9966 <- eval (svalueMInt v_9964)
  v_9967 <- eval (mi v_9965 v_9966)
  v_9968 <- eval (ashr v_9967 1)
  v_9969 <- eval (extract v_9968 16 17)
  v_9970 <- eval (extract v_9968 0 1)
  v_9971 <- eval (extract v_9968 0 16)
  v_9972 <- eval (eq v_9971 (bv_nat 16 0))
  v_9973 <- eval (mux v_9972 (bv_nat 1 1) (bv_nat 1 0))
  v_9974 <- eval (extract v_9968 15 16)
  v_9975 <- eval (eq v_9974 (bv_nat 1 1))
  v_9976 <- eval (extract v_9968 14 15)
  v_9977 <- eval (eq v_9976 (bv_nat 1 1))
  v_9978 <- eval (eq v_9975 v_9977)
  v_9979 <- eval (notBool_ v_9978)
  v_9980 <- eval (extract v_9968 13 14)
  v_9981 <- eval (eq v_9980 (bv_nat 1 1))
  v_9982 <- eval (eq v_9979 v_9981)
  v_9983 <- eval (notBool_ v_9982)
  v_9984 <- eval (extract v_9968 12 13)
  v_9985 <- eval (eq v_9984 (bv_nat 1 1))
  v_9986 <- eval (eq v_9983 v_9985)
  v_9987 <- eval (notBool_ v_9986)
  v_9988 <- eval (extract v_9968 11 12)
  v_9989 <- eval (eq v_9988 (bv_nat 1 1))
  v_9990 <- eval (eq v_9987 v_9989)
  v_9991 <- eval (notBool_ v_9990)
  v_9992 <- eval (extract v_9968 10 11)
  v_9993 <- eval (eq v_9992 (bv_nat 1 1))
  v_9994 <- eval (eq v_9991 v_9993)
  v_9995 <- eval (notBool_ v_9994)
  v_9996 <- eval (extract v_9968 9 10)
  v_9997 <- eval (eq v_9996 (bv_nat 1 1))
  v_9998 <- eval (eq v_9995 v_9997)
  v_9999 <- eval (notBool_ v_9998)
  v_10000 <- eval (extract v_9968 8 9)
  v_10001 <- eval (eq v_10000 (bv_nat 1 1))
  v_10002 <- eval (eq v_9999 v_10001)
  v_10003 <- eval (notBool_ v_10002)
  v_10004 <- eval (notBool_ v_10003)
  v_10005 <- eval (mux v_10004 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2648 : R16) v_9971
  setRegister of (bv_nat 1 0)
  setRegister pf v_10005
  setRegister zf v_9973
  setRegister af undef
  setRegister sf v_9970
  setRegister cf v_9969
==========================================
sarx_X86-SYNTAX (v_2663 : R32) (v_2664 : R32) (v_2665 : R32)
  v_10024 <- getRegister (v_2664 : R32)
  v_10025 <- eval (bitwidthMInt v_10024)
  v_10026 <- eval (svalueMInt v_10024)
  v_10027 <- eval (mi v_10025 v_10026)
  v_10028 <- getRegister (v_2663 : R32)
  v_10029 <- eval (bv_and v_10028 (bv_nat 32 31))
  v_10030 <- eval (uvalueMInt v_10029)
  v_10031 <- eval (ashr v_10027 v_10030)
  setRegister (v_2665 : R32) v_10031
==========================================
sarx_X86-SYNTAX (v_2684 : R64) (v_2685 : R64) (v_2686 : R64)
  v_10044 <- getRegister (v_2685 : R64)
  v_10045 <- eval (bitwidthMInt v_10044)
  v_10046 <- eval (svalueMInt v_10044)
  v_10047 <- eval (mi v_10045 v_10046)
  v_10048 <- getRegister (v_2684 : R64)
  v_10049 <- eval (bv_and v_10048 (bv_nat 64 63))
  v_10050 <- eval (uvalueMInt v_10049)
  v_10051 <- eval (ashr v_10047 v_10050)
  setRegister (v_2686 : R64) v_10051
==========================================
scasb_X86-SYNTAX
  v_10669 <- getRegister df
  v_10670 <- eval (eq v_10669 (bv_nat 1 0))
  v_10671 <- eval (eq v_10670 bit_one)
  v_10672 <- getRegister rdi
  v_10673 <- load v_10672 1
  v_10674 <- eval (bitwidthMInt v_10673)
  v_10675 <- eval (mi v_10674 -1)
  v_10676 <- eval (bv_xor v_10673 v_10675)
  v_10677 <- eval (concat (bv_nat 1 0) v_10676)
  v_10678 <- eval (add v_10677 (bv_nat 9 1))
  v_10679 <- getRegister al
  v_10680 <- eval (concat (bv_nat 1 0) v_10679)
  v_10681 <- eval (add v_10678 v_10680)
  v_10682 <- eval (extract v_10681 0 1)
  v_10683 <- eval (eq v_10682 (bv_nat 1 1))
  v_10684 <- eval (notBool_ v_10683)
  v_10685 <- eval (mux v_10684 (bv_nat 1 1) (bv_nat 1 0))
  v_10686 <- eval (extract v_10681 1 2)
  v_10687 <- eval (extract v_10673 3 4)
  v_10688 <- eval (extract v_10679 3 4)
  v_10689 <- eval (bv_xor v_10687 v_10688)
  v_10690 <- eval (extract v_10681 4 5)
  v_10691 <- eval (bv_xor v_10689 v_10690)
  v_10692 <- eval (extract v_10681 1 9)
  v_10693 <- eval (eq v_10692 (bv_nat 8 0))
  v_10694 <- eval (mux v_10693 (bv_nat 1 1) (bv_nat 1 0))
  v_10695 <- eval (extract v_10681 8 9)
  v_10696 <- eval (eq v_10695 (bv_nat 1 1))
  v_10697 <- eval (extract v_10681 7 8)
  v_10698 <- eval (eq v_10697 (bv_nat 1 1))
  v_10699 <- eval (eq v_10696 v_10698)
  v_10700 <- eval (notBool_ v_10699)
  v_10701 <- eval (extract v_10681 6 7)
  v_10702 <- eval (eq v_10701 (bv_nat 1 1))
  v_10703 <- eval (eq v_10700 v_10702)
  v_10704 <- eval (notBool_ v_10703)
  v_10705 <- eval (extract v_10681 5 6)
  v_10706 <- eval (eq v_10705 (bv_nat 1 1))
  v_10707 <- eval (eq v_10704 v_10706)
  v_10708 <- eval (notBool_ v_10707)
  v_10709 <- eval (eq v_10690 (bv_nat 1 1))
  v_10710 <- eval (eq v_10708 v_10709)
  v_10711 <- eval (notBool_ v_10710)
  v_10712 <- eval (extract v_10681 3 4)
  v_10713 <- eval (eq v_10712 (bv_nat 1 1))
  v_10714 <- eval (eq v_10711 v_10713)
  v_10715 <- eval (notBool_ v_10714)
  v_10716 <- eval (extract v_10681 2 3)
  v_10717 <- eval (eq v_10716 (bv_nat 1 1))
  v_10718 <- eval (eq v_10715 v_10717)
  v_10719 <- eval (notBool_ v_10718)
  v_10720 <- eval (eq v_10686 (bv_nat 1 1))
  v_10721 <- eval (eq v_10719 v_10720)
  v_10722 <- eval (notBool_ v_10721)
  v_10723 <- eval (notBool_ v_10722)
  v_10724 <- eval (mux v_10723 (bv_nat 1 1) (bv_nat 1 0))
  v_10725 <- eval (extract v_10673 0 1)
  v_10726 <- eval (bitwidthMInt v_10725)
  v_10727 <- eval (mi v_10726 -1)
  v_10728 <- eval (bv_xor v_10725 v_10727)
  v_10729 <- eval (eq v_10728 (bv_nat 1 1))
  v_10730 <- eval (extract v_10679 0 1)
  v_10731 <- eval (eq v_10730 (bv_nat 1 1))
  v_10732 <- eval (eq v_10729 v_10731)
  v_10733 <- eval (eq v_10729 v_10720)
  v_10734 <- eval (notBool_ v_10733)
  v_10735 <- eval (bit_and v_10732 v_10734)
  v_10736 <- eval (mux v_10735 (bv_nat 1 1) (bv_nat 1 0))
  v_10737 <- eval (add v_10672 (bv_nat 64 1))
  setRegister rdi v_10737
  setRegister of v_10736
  setRegister pf v_10724
  setRegister zf v_10694
  setRegister af v_10691
  setRegister sf v_10686
  setRegister cf v_10685
  when [_10671:Bool]
==========================================
scasb_X86-SYNTAX
  v_10745 <- getRegister df
  v_10746 <- eval (eq v_10745 (bv_nat 1 1))
  v_10747 <- eval (eq v_10746 bit_one)
  v_10748 <- getRegister rdi
  v_10749 <- load v_10748 1
  v_10750 <- eval (bitwidthMInt v_10749)
  v_10751 <- eval (mi v_10750 -1)
  v_10752 <- eval (bv_xor v_10749 v_10751)
  v_10753 <- eval (concat (bv_nat 1 0) v_10752)
  v_10754 <- eval (add v_10753 (bv_nat 9 1))
  v_10755 <- getRegister al
  v_10756 <- eval (concat (bv_nat 1 0) v_10755)
  v_10757 <- eval (add v_10754 v_10756)
  v_10758 <- eval (extract v_10757 0 1)
  v_10759 <- eval (eq v_10758 (bv_nat 1 1))
  v_10760 <- eval (notBool_ v_10759)
  v_10761 <- eval (mux v_10760 (bv_nat 1 1) (bv_nat 1 0))
  v_10762 <- eval (extract v_10757 1 2)
  v_10763 <- eval (extract v_10749 3 4)
  v_10764 <- eval (extract v_10755 3 4)
  v_10765 <- eval (bv_xor v_10763 v_10764)
  v_10766 <- eval (extract v_10757 4 5)
  v_10767 <- eval (bv_xor v_10765 v_10766)
  v_10768 <- eval (extract v_10757 1 9)
  v_10769 <- eval (eq v_10768 (bv_nat 8 0))
  v_10770 <- eval (mux v_10769 (bv_nat 1 1) (bv_nat 1 0))
  v_10771 <- eval (extract v_10757 8 9)
  v_10772 <- eval (eq v_10771 (bv_nat 1 1))
  v_10773 <- eval (extract v_10757 7 8)
  v_10774 <- eval (eq v_10773 (bv_nat 1 1))
  v_10775 <- eval (eq v_10772 v_10774)
  v_10776 <- eval (notBool_ v_10775)
  v_10777 <- eval (extract v_10757 6 7)
  v_10778 <- eval (eq v_10777 (bv_nat 1 1))
  v_10779 <- eval (eq v_10776 v_10778)
  v_10780 <- eval (notBool_ v_10779)
  v_10781 <- eval (extract v_10757 5 6)
  v_10782 <- eval (eq v_10781 (bv_nat 1 1))
  v_10783 <- eval (eq v_10780 v_10782)
  v_10784 <- eval (notBool_ v_10783)
  v_10785 <- eval (eq v_10766 (bv_nat 1 1))
  v_10786 <- eval (eq v_10784 v_10785)
  v_10787 <- eval (notBool_ v_10786)
  v_10788 <- eval (extract v_10757 3 4)
  v_10789 <- eval (eq v_10788 (bv_nat 1 1))
  v_10790 <- eval (eq v_10787 v_10789)
  v_10791 <- eval (notBool_ v_10790)
  v_10792 <- eval (extract v_10757 2 3)
  v_10793 <- eval (eq v_10792 (bv_nat 1 1))
  v_10794 <- eval (eq v_10791 v_10793)
  v_10795 <- eval (notBool_ v_10794)
  v_10796 <- eval (eq v_10762 (bv_nat 1 1))
  v_10797 <- eval (eq v_10795 v_10796)
  v_10798 <- eval (notBool_ v_10797)
  v_10799 <- eval (notBool_ v_10798)
  v_10800 <- eval (mux v_10799 (bv_nat 1 1) (bv_nat 1 0))
  v_10801 <- eval (extract v_10749 0 1)
  v_10802 <- eval (bitwidthMInt v_10801)
  v_10803 <- eval (mi v_10802 -1)
  v_10804 <- eval (bv_xor v_10801 v_10803)
  v_10805 <- eval (eq v_10804 (bv_nat 1 1))
  v_10806 <- eval (extract v_10755 0 1)
  v_10807 <- eval (eq v_10806 (bv_nat 1 1))
  v_10808 <- eval (eq v_10805 v_10807)
  v_10809 <- eval (eq v_10805 v_10796)
  v_10810 <- eval (notBool_ v_10809)
  v_10811 <- eval (bit_and v_10808 v_10810)
  v_10812 <- eval (mux v_10811 (bv_nat 1 1) (bv_nat 1 0))
  v_10813 <- eval (sub v_10748 (bv_nat 64 1))
  setRegister rdi v_10813
  setRegister of v_10812
  setRegister pf v_10800
  setRegister zf v_10770
  setRegister af v_10767
  setRegister sf v_10762
  setRegister cf v_10761
  when [_10747:Bool]
==========================================
scasb_X86-SYNTAX (v_2857 : Mem)
  v_10821 <- getRegister df
  v_10822 <- eval (eq v_10821 (bv_nat 1 0))
  v_10823 <- eval (eq v_10822 bit_one)
  v_10824 <- getRegister rdi
  v_10825 <- load v_10824 1
  v_10826 <- eval (bitwidthMInt v_10825)
  v_10827 <- eval (mi v_10826 -1)
  v_10828 <- eval (bv_xor v_10825 v_10827)
  v_10829 <- eval (concat (bv_nat 1 0) v_10828)
  v_10830 <- eval (add v_10829 (bv_nat 9 1))
  v_10831 <- getRegister al
  v_10832 <- eval (concat (bv_nat 1 0) v_10831)
  v_10833 <- eval (add v_10830 v_10832)
  v_10834 <- eval (extract v_10833 0 1)
  v_10835 <- eval (eq v_10834 (bv_nat 1 1))
  v_10836 <- eval (notBool_ v_10835)
  v_10837 <- eval (mux v_10836 (bv_nat 1 1) (bv_nat 1 0))
  v_10838 <- eval (extract v_10833 1 2)
  v_10839 <- eval (extract v_10825 3 4)
  v_10840 <- eval (extract v_10831 3 4)
  v_10841 <- eval (bv_xor v_10839 v_10840)
  v_10842 <- eval (extract v_10833 4 5)
  v_10843 <- eval (bv_xor v_10841 v_10842)
  v_10844 <- eval (extract v_10833 1 9)
  v_10845 <- eval (eq v_10844 (bv_nat 8 0))
  v_10846 <- eval (mux v_10845 (bv_nat 1 1) (bv_nat 1 0))
  v_10847 <- eval (extract v_10833 8 9)
  v_10848 <- eval (eq v_10847 (bv_nat 1 1))
  v_10849 <- eval (extract v_10833 7 8)
  v_10850 <- eval (eq v_10849 (bv_nat 1 1))
  v_10851 <- eval (eq v_10848 v_10850)
  v_10852 <- eval (notBool_ v_10851)
  v_10853 <- eval (extract v_10833 6 7)
  v_10854 <- eval (eq v_10853 (bv_nat 1 1))
  v_10855 <- eval (eq v_10852 v_10854)
  v_10856 <- eval (notBool_ v_10855)
  v_10857 <- eval (extract v_10833 5 6)
  v_10858 <- eval (eq v_10857 (bv_nat 1 1))
  v_10859 <- eval (eq v_10856 v_10858)
  v_10860 <- eval (notBool_ v_10859)
  v_10861 <- eval (eq v_10842 (bv_nat 1 1))
  v_10862 <- eval (eq v_10860 v_10861)
  v_10863 <- eval (notBool_ v_10862)
  v_10864 <- eval (extract v_10833 3 4)
  v_10865 <- eval (eq v_10864 (bv_nat 1 1))
  v_10866 <- eval (eq v_10863 v_10865)
  v_10867 <- eval (notBool_ v_10866)
  v_10868 <- eval (extract v_10833 2 3)
  v_10869 <- eval (eq v_10868 (bv_nat 1 1))
  v_10870 <- eval (eq v_10867 v_10869)
  v_10871 <- eval (notBool_ v_10870)
  v_10872 <- eval (eq v_10838 (bv_nat 1 1))
  v_10873 <- eval (eq v_10871 v_10872)
  v_10874 <- eval (notBool_ v_10873)
  v_10875 <- eval (notBool_ v_10874)
  v_10876 <- eval (mux v_10875 (bv_nat 1 1) (bv_nat 1 0))
  v_10877 <- eval (extract v_10825 0 1)
  v_10878 <- eval (bitwidthMInt v_10877)
  v_10879 <- eval (mi v_10878 -1)
  v_10880 <- eval (bv_xor v_10877 v_10879)
  v_10881 <- eval (eq v_10880 (bv_nat 1 1))
  v_10882 <- eval (extract v_10831 0 1)
  v_10883 <- eval (eq v_10882 (bv_nat 1 1))
  v_10884 <- eval (eq v_10881 v_10883)
  v_10885 <- eval (eq v_10881 v_10872)
  v_10886 <- eval (notBool_ v_10885)
  v_10887 <- eval (bit_and v_10884 v_10886)
  v_10888 <- eval (mux v_10887 (bv_nat 1 1) (bv_nat 1 0))
  v_10889 <- eval (add v_10824 (bv_nat 64 1))
  setRegister rdi v_10889
  setRegister of v_10888
  setRegister pf v_10876
  setRegister zf v_10846
  setRegister af v_10843
  setRegister sf v_10838
  setRegister cf v_10837
  when [_10823:Bool]
==========================================
scasb_X86-SYNTAX (v_2857 : Mem)
  v_10897 <- getRegister df
  v_10898 <- eval (eq v_10897 (bv_nat 1 1))
  v_10899 <- eval (eq v_10898 bit_one)
  v_10900 <- getRegister rdi
  v_10901 <- load v_10900 1
  v_10902 <- eval (bitwidthMInt v_10901)
  v_10903 <- eval (mi v_10902 -1)
  v_10904 <- eval (bv_xor v_10901 v_10903)
  v_10905 <- eval (concat (bv_nat 1 0) v_10904)
  v_10906 <- eval (add v_10905 (bv_nat 9 1))
  v_10907 <- getRegister al
  v_10908 <- eval (concat (bv_nat 1 0) v_10907)
  v_10909 <- eval (add v_10906 v_10908)
  v_10910 <- eval (extract v_10909 0 1)
  v_10911 <- eval (eq v_10910 (bv_nat 1 1))
  v_10912 <- eval (notBool_ v_10911)
  v_10913 <- eval (mux v_10912 (bv_nat 1 1) (bv_nat 1 0))
  v_10914 <- eval (extract v_10909 1 2)
  v_10915 <- eval (extract v_10901 3 4)
  v_10916 <- eval (extract v_10907 3 4)
  v_10917 <- eval (bv_xor v_10915 v_10916)
  v_10918 <- eval (extract v_10909 4 5)
  v_10919 <- eval (bv_xor v_10917 v_10918)
  v_10920 <- eval (extract v_10909 1 9)
  v_10921 <- eval (eq v_10920 (bv_nat 8 0))
  v_10922 <- eval (mux v_10921 (bv_nat 1 1) (bv_nat 1 0))
  v_10923 <- eval (extract v_10909 8 9)
  v_10924 <- eval (eq v_10923 (bv_nat 1 1))
  v_10925 <- eval (extract v_10909 7 8)
  v_10926 <- eval (eq v_10925 (bv_nat 1 1))
  v_10927 <- eval (eq v_10924 v_10926)
  v_10928 <- eval (notBool_ v_10927)
  v_10929 <- eval (extract v_10909 6 7)
  v_10930 <- eval (eq v_10929 (bv_nat 1 1))
  v_10931 <- eval (eq v_10928 v_10930)
  v_10932 <- eval (notBool_ v_10931)
  v_10933 <- eval (extract v_10909 5 6)
  v_10934 <- eval (eq v_10933 (bv_nat 1 1))
  v_10935 <- eval (eq v_10932 v_10934)
  v_10936 <- eval (notBool_ v_10935)
  v_10937 <- eval (eq v_10918 (bv_nat 1 1))
  v_10938 <- eval (eq v_10936 v_10937)
  v_10939 <- eval (notBool_ v_10938)
  v_10940 <- eval (extract v_10909 3 4)
  v_10941 <- eval (eq v_10940 (bv_nat 1 1))
  v_10942 <- eval (eq v_10939 v_10941)
  v_10943 <- eval (notBool_ v_10942)
  v_10944 <- eval (extract v_10909 2 3)
  v_10945 <- eval (eq v_10944 (bv_nat 1 1))
  v_10946 <- eval (eq v_10943 v_10945)
  v_10947 <- eval (notBool_ v_10946)
  v_10948 <- eval (eq v_10914 (bv_nat 1 1))
  v_10949 <- eval (eq v_10947 v_10948)
  v_10950 <- eval (notBool_ v_10949)
  v_10951 <- eval (notBool_ v_10950)
  v_10952 <- eval (mux v_10951 (bv_nat 1 1) (bv_nat 1 0))
  v_10953 <- eval (extract v_10901 0 1)
  v_10954 <- eval (bitwidthMInt v_10953)
  v_10955 <- eval (mi v_10954 -1)
  v_10956 <- eval (bv_xor v_10953 v_10955)
  v_10957 <- eval (eq v_10956 (bv_nat 1 1))
  v_10958 <- eval (extract v_10907 0 1)
  v_10959 <- eval (eq v_10958 (bv_nat 1 1))
  v_10960 <- eval (eq v_10957 v_10959)
  v_10961 <- eval (eq v_10957 v_10948)
  v_10962 <- eval (notBool_ v_10961)
  v_10963 <- eval (bit_and v_10960 v_10962)
  v_10964 <- eval (mux v_10963 (bv_nat 1 1) (bv_nat 1 0))
  v_10965 <- eval (sub v_10900 (bv_nat 64 1))
  setRegister rdi v_10965
  setRegister of v_10964
  setRegister pf v_10952
  setRegister zf v_10922
  setRegister af v_10919
  setRegister sf v_10914
  setRegister cf v_10913
  when [_10899:Bool]
==========================================
scasl_X86-SYNTAX
  v_10973 <- getRegister df
  v_10974 <- eval (eq v_10973 (bv_nat 1 1))
  v_10975 <- eval (eq v_10974 bit_one)
  v_10976 <- getRegister rdi
  v_10977 <- load v_10976 4
  v_10978 <- eval (bitwidthMInt v_10977)
  v_10979 <- eval (mi v_10978 -1)
  v_10980 <- eval (bv_xor v_10977 v_10979)
  v_10981 <- eval (concat (bv_nat 1 0) v_10980)
  v_10982 <- eval (add v_10981 (bv_nat 33 1))
  v_10983 <- getRegister eax
  v_10984 <- eval (concat (bv_nat 1 0) v_10983)
  v_10985 <- eval (add v_10982 v_10984)
  v_10986 <- eval (extract v_10985 0 1)
  v_10987 <- eval (eq v_10986 (bv_nat 1 1))
  v_10988 <- eval (notBool_ v_10987)
  v_10989 <- eval (mux v_10988 (bv_nat 1 1) (bv_nat 1 0))
  v_10990 <- eval (extract v_10985 1 2)
  v_10991 <- eval (extract v_10977 27 28)
  v_10992 <- eval (extract v_10983 27 28)
  v_10993 <- eval (bv_xor v_10991 v_10992)
  v_10994 <- eval (extract v_10985 28 29)
  v_10995 <- eval (bv_xor v_10993 v_10994)
  v_10996 <- eval (extract v_10985 1 33)
  v_10997 <- eval (eq v_10996 (bv_nat 32 0))
  v_10998 <- eval (mux v_10997 (bv_nat 1 1) (bv_nat 1 0))
  v_10999 <- eval (extract v_10985 32 33)
  v_11000 <- eval (eq v_10999 (bv_nat 1 1))
  v_11001 <- eval (extract v_10985 31 32)
  v_11002 <- eval (eq v_11001 (bv_nat 1 1))
  v_11003 <- eval (eq v_11000 v_11002)
  v_11004 <- eval (notBool_ v_11003)
  v_11005 <- eval (extract v_10985 30 31)
  v_11006 <- eval (eq v_11005 (bv_nat 1 1))
  v_11007 <- eval (eq v_11004 v_11006)
  v_11008 <- eval (notBool_ v_11007)
  v_11009 <- eval (extract v_10985 29 30)
  v_11010 <- eval (eq v_11009 (bv_nat 1 1))
  v_11011 <- eval (eq v_11008 v_11010)
  v_11012 <- eval (notBool_ v_11011)
  v_11013 <- eval (eq v_10994 (bv_nat 1 1))
  v_11014 <- eval (eq v_11012 v_11013)
  v_11015 <- eval (notBool_ v_11014)
  v_11016 <- eval (extract v_10985 27 28)
  v_11017 <- eval (eq v_11016 (bv_nat 1 1))
  v_11018 <- eval (eq v_11015 v_11017)
  v_11019 <- eval (notBool_ v_11018)
  v_11020 <- eval (extract v_10985 26 27)
  v_11021 <- eval (eq v_11020 (bv_nat 1 1))
  v_11022 <- eval (eq v_11019 v_11021)
  v_11023 <- eval (notBool_ v_11022)
  v_11024 <- eval (extract v_10985 25 26)
  v_11025 <- eval (eq v_11024 (bv_nat 1 1))
  v_11026 <- eval (eq v_11023 v_11025)
  v_11027 <- eval (notBool_ v_11026)
  v_11028 <- eval (notBool_ v_11027)
  v_11029 <- eval (mux v_11028 (bv_nat 1 1) (bv_nat 1 0))
  v_11030 <- eval (extract v_10977 0 1)
  v_11031 <- eval (bitwidthMInt v_11030)
  v_11032 <- eval (mi v_11031 -1)
  v_11033 <- eval (bv_xor v_11030 v_11032)
  v_11034 <- eval (eq v_11033 (bv_nat 1 1))
  v_11035 <- eval (extract v_10983 0 1)
  v_11036 <- eval (eq v_11035 (bv_nat 1 1))
  v_11037 <- eval (eq v_11034 v_11036)
  v_11038 <- eval (eq v_10990 (bv_nat 1 1))
  v_11039 <- eval (eq v_11034 v_11038)
  v_11040 <- eval (notBool_ v_11039)
  v_11041 <- eval (bit_and v_11037 v_11040)
  v_11042 <- eval (mux v_11041 (bv_nat 1 1) (bv_nat 1 0))
  v_11043 <- eval (sub v_10976 (bv_nat 64 4))
  setRegister rdi v_11043
  setRegister of v_11042
  setRegister pf v_11029
  setRegister zf v_10998
  setRegister af v_10995
  setRegister sf v_10990
  setRegister cf v_10989
  when [_10975:Bool]
==========================================
scasl_X86-SYNTAX
  v_11051 <- getRegister df
  v_11052 <- eval (eq v_11051 (bv_nat 1 0))
  v_11053 <- eval (eq v_11052 bit_one)
  v_11054 <- getRegister rdi
  v_11055 <- load v_11054 4
  v_11056 <- eval (bitwidthMInt v_11055)
  v_11057 <- eval (mi v_11056 -1)
  v_11058 <- eval (bv_xor v_11055 v_11057)
  v_11059 <- eval (concat (bv_nat 1 0) v_11058)
  v_11060 <- eval (add v_11059 (bv_nat 33 1))
  v_11061 <- getRegister eax
  v_11062 <- eval (concat (bv_nat 1 0) v_11061)
  v_11063 <- eval (add v_11060 v_11062)
  v_11064 <- eval (extract v_11063 0 1)
  v_11065 <- eval (eq v_11064 (bv_nat 1 1))
  v_11066 <- eval (notBool_ v_11065)
  v_11067 <- eval (mux v_11066 (bv_nat 1 1) (bv_nat 1 0))
  v_11068 <- eval (extract v_11063 1 2)
  v_11069 <- eval (extract v_11055 27 28)
  v_11070 <- eval (extract v_11061 27 28)
  v_11071 <- eval (bv_xor v_11069 v_11070)
  v_11072 <- eval (extract v_11063 28 29)
  v_11073 <- eval (bv_xor v_11071 v_11072)
  v_11074 <- eval (extract v_11063 1 33)
  v_11075 <- eval (eq v_11074 (bv_nat 32 0))
  v_11076 <- eval (mux v_11075 (bv_nat 1 1) (bv_nat 1 0))
  v_11077 <- eval (extract v_11063 32 33)
  v_11078 <- eval (eq v_11077 (bv_nat 1 1))
  v_11079 <- eval (extract v_11063 31 32)
  v_11080 <- eval (eq v_11079 (bv_nat 1 1))
  v_11081 <- eval (eq v_11078 v_11080)
  v_11082 <- eval (notBool_ v_11081)
  v_11083 <- eval (extract v_11063 30 31)
  v_11084 <- eval (eq v_11083 (bv_nat 1 1))
  v_11085 <- eval (eq v_11082 v_11084)
  v_11086 <- eval (notBool_ v_11085)
  v_11087 <- eval (extract v_11063 29 30)
  v_11088 <- eval (eq v_11087 (bv_nat 1 1))
  v_11089 <- eval (eq v_11086 v_11088)
  v_11090 <- eval (notBool_ v_11089)
  v_11091 <- eval (eq v_11072 (bv_nat 1 1))
  v_11092 <- eval (eq v_11090 v_11091)
  v_11093 <- eval (notBool_ v_11092)
  v_11094 <- eval (extract v_11063 27 28)
  v_11095 <- eval (eq v_11094 (bv_nat 1 1))
  v_11096 <- eval (eq v_11093 v_11095)
  v_11097 <- eval (notBool_ v_11096)
  v_11098 <- eval (extract v_11063 26 27)
  v_11099 <- eval (eq v_11098 (bv_nat 1 1))
  v_11100 <- eval (eq v_11097 v_11099)
  v_11101 <- eval (notBool_ v_11100)
  v_11102 <- eval (extract v_11063 25 26)
  v_11103 <- eval (eq v_11102 (bv_nat 1 1))
  v_11104 <- eval (eq v_11101 v_11103)
  v_11105 <- eval (notBool_ v_11104)
  v_11106 <- eval (notBool_ v_11105)
  v_11107 <- eval (mux v_11106 (bv_nat 1 1) (bv_nat 1 0))
  v_11108 <- eval (extract v_11055 0 1)
  v_11109 <- eval (bitwidthMInt v_11108)
  v_11110 <- eval (mi v_11109 -1)
  v_11111 <- eval (bv_xor v_11108 v_11110)
  v_11112 <- eval (eq v_11111 (bv_nat 1 1))
  v_11113 <- eval (extract v_11061 0 1)
  v_11114 <- eval (eq v_11113 (bv_nat 1 1))
  v_11115 <- eval (eq v_11112 v_11114)
  v_11116 <- eval (eq v_11068 (bv_nat 1 1))
  v_11117 <- eval (eq v_11112 v_11116)
  v_11118 <- eval (notBool_ v_11117)
  v_11119 <- eval (bit_and v_11115 v_11118)
  v_11120 <- eval (mux v_11119 (bv_nat 1 1) (bv_nat 1 0))
  v_11121 <- eval (add v_11054 (bv_nat 64 4))
  setRegister rdi v_11121
  setRegister of v_11120
  setRegister pf v_11107
  setRegister zf v_11076
  setRegister af v_11073
  setRegister sf v_11068
  setRegister cf v_11067
  when [_11053:Bool]
==========================================
scasl_X86-SYNTAX (v_2864 : Mem)
  v_11129 <- getRegister df
  v_11130 <- eval (eq v_11129 (bv_nat 1 1))
  v_11131 <- eval (eq v_11130 bit_one)
  v_11132 <- getRegister rdi
  v_11133 <- load v_11132 4
  v_11134 <- eval (bitwidthMInt v_11133)
  v_11135 <- eval (mi v_11134 -1)
  v_11136 <- eval (bv_xor v_11133 v_11135)
  v_11137 <- eval (concat (bv_nat 1 0) v_11136)
  v_11138 <- eval (add v_11137 (bv_nat 33 1))
  v_11139 <- getRegister eax
  v_11140 <- eval (concat (bv_nat 1 0) v_11139)
  v_11141 <- eval (add v_11138 v_11140)
  v_11142 <- eval (extract v_11141 0 1)
  v_11143 <- eval (eq v_11142 (bv_nat 1 1))
  v_11144 <- eval (notBool_ v_11143)
  v_11145 <- eval (mux v_11144 (bv_nat 1 1) (bv_nat 1 0))
  v_11146 <- eval (extract v_11141 1 2)
  v_11147 <- eval (extract v_11133 27 28)
  v_11148 <- eval (extract v_11139 27 28)
  v_11149 <- eval (bv_xor v_11147 v_11148)
  v_11150 <- eval (extract v_11141 28 29)
  v_11151 <- eval (bv_xor v_11149 v_11150)
  v_11152 <- eval (extract v_11141 1 33)
  v_11153 <- eval (eq v_11152 (bv_nat 32 0))
  v_11154 <- eval (mux v_11153 (bv_nat 1 1) (bv_nat 1 0))
  v_11155 <- eval (extract v_11141 32 33)
  v_11156 <- eval (eq v_11155 (bv_nat 1 1))
  v_11157 <- eval (extract v_11141 31 32)
  v_11158 <- eval (eq v_11157 (bv_nat 1 1))
  v_11159 <- eval (eq v_11156 v_11158)
  v_11160 <- eval (notBool_ v_11159)
  v_11161 <- eval (extract v_11141 30 31)
  v_11162 <- eval (eq v_11161 (bv_nat 1 1))
  v_11163 <- eval (eq v_11160 v_11162)
  v_11164 <- eval (notBool_ v_11163)
  v_11165 <- eval (extract v_11141 29 30)
  v_11166 <- eval (eq v_11165 (bv_nat 1 1))
  v_11167 <- eval (eq v_11164 v_11166)
  v_11168 <- eval (notBool_ v_11167)
  v_11169 <- eval (eq v_11150 (bv_nat 1 1))
  v_11170 <- eval (eq v_11168 v_11169)
  v_11171 <- eval (notBool_ v_11170)
  v_11172 <- eval (extract v_11141 27 28)
  v_11173 <- eval (eq v_11172 (bv_nat 1 1))
  v_11174 <- eval (eq v_11171 v_11173)
  v_11175 <- eval (notBool_ v_11174)
  v_11176 <- eval (extract v_11141 26 27)
  v_11177 <- eval (eq v_11176 (bv_nat 1 1))
  v_11178 <- eval (eq v_11175 v_11177)
  v_11179 <- eval (notBool_ v_11178)
  v_11180 <- eval (extract v_11141 25 26)
  v_11181 <- eval (eq v_11180 (bv_nat 1 1))
  v_11182 <- eval (eq v_11179 v_11181)
  v_11183 <- eval (notBool_ v_11182)
  v_11184 <- eval (notBool_ v_11183)
  v_11185 <- eval (mux v_11184 (bv_nat 1 1) (bv_nat 1 0))
  v_11186 <- eval (extract v_11133 0 1)
  v_11187 <- eval (bitwidthMInt v_11186)
  v_11188 <- eval (mi v_11187 -1)
  v_11189 <- eval (bv_xor v_11186 v_11188)
  v_11190 <- eval (eq v_11189 (bv_nat 1 1))
  v_11191 <- eval (extract v_11139 0 1)
  v_11192 <- eval (eq v_11191 (bv_nat 1 1))
  v_11193 <- eval (eq v_11190 v_11192)
  v_11194 <- eval (eq v_11146 (bv_nat 1 1))
  v_11195 <- eval (eq v_11190 v_11194)
  v_11196 <- eval (notBool_ v_11195)
  v_11197 <- eval (bit_and v_11193 v_11196)
  v_11198 <- eval (mux v_11197 (bv_nat 1 1) (bv_nat 1 0))
  v_11199 <- eval (sub v_11132 (bv_nat 64 4))
  setRegister rdi v_11199
  setRegister of v_11198
  setRegister pf v_11185
  setRegister zf v_11154
  setRegister af v_11151
  setRegister sf v_11146
  setRegister cf v_11145
  when [_11131:Bool]
==========================================
scasl_X86-SYNTAX (v_2864 : Mem)
  v_11207 <- getRegister df
  v_11208 <- eval (eq v_11207 (bv_nat 1 0))
  v_11209 <- eval (eq v_11208 bit_one)
  v_11210 <- getRegister rdi
  v_11211 <- load v_11210 4
  v_11212 <- eval (bitwidthMInt v_11211)
  v_11213 <- eval (mi v_11212 -1)
  v_11214 <- eval (bv_xor v_11211 v_11213)
  v_11215 <- eval (concat (bv_nat 1 0) v_11214)
  v_11216 <- eval (add v_11215 (bv_nat 33 1))
  v_11217 <- getRegister eax
  v_11218 <- eval (concat (bv_nat 1 0) v_11217)
  v_11219 <- eval (add v_11216 v_11218)
  v_11220 <- eval (extract v_11219 0 1)
  v_11221 <- eval (eq v_11220 (bv_nat 1 1))
  v_11222 <- eval (notBool_ v_11221)
  v_11223 <- eval (mux v_11222 (bv_nat 1 1) (bv_nat 1 0))
  v_11224 <- eval (extract v_11219 1 2)
  v_11225 <- eval (extract v_11211 27 28)
  v_11226 <- eval (extract v_11217 27 28)
  v_11227 <- eval (bv_xor v_11225 v_11226)
  v_11228 <- eval (extract v_11219 28 29)
  v_11229 <- eval (bv_xor v_11227 v_11228)
  v_11230 <- eval (extract v_11219 1 33)
  v_11231 <- eval (eq v_11230 (bv_nat 32 0))
  v_11232 <- eval (mux v_11231 (bv_nat 1 1) (bv_nat 1 0))
  v_11233 <- eval (extract v_11219 32 33)
  v_11234 <- eval (eq v_11233 (bv_nat 1 1))
  v_11235 <- eval (extract v_11219 31 32)
  v_11236 <- eval (eq v_11235 (bv_nat 1 1))
  v_11237 <- eval (eq v_11234 v_11236)
  v_11238 <- eval (notBool_ v_11237)
  v_11239 <- eval (extract v_11219 30 31)
  v_11240 <- eval (eq v_11239 (bv_nat 1 1))
  v_11241 <- eval (eq v_11238 v_11240)
  v_11242 <- eval (notBool_ v_11241)
  v_11243 <- eval (extract v_11219 29 30)
  v_11244 <- eval (eq v_11243 (bv_nat 1 1))
  v_11245 <- eval (eq v_11242 v_11244)
  v_11246 <- eval (notBool_ v_11245)
  v_11247 <- eval (eq v_11228 (bv_nat 1 1))
  v_11248 <- eval (eq v_11246 v_11247)
  v_11249 <- eval (notBool_ v_11248)
  v_11250 <- eval (extract v_11219 27 28)
  v_11251 <- eval (eq v_11250 (bv_nat 1 1))
  v_11252 <- eval (eq v_11249 v_11251)
  v_11253 <- eval (notBool_ v_11252)
  v_11254 <- eval (extract v_11219 26 27)
  v_11255 <- eval (eq v_11254 (bv_nat 1 1))
  v_11256 <- eval (eq v_11253 v_11255)
  v_11257 <- eval (notBool_ v_11256)
  v_11258 <- eval (extract v_11219 25 26)
  v_11259 <- eval (eq v_11258 (bv_nat 1 1))
  v_11260 <- eval (eq v_11257 v_11259)
  v_11261 <- eval (notBool_ v_11260)
  v_11262 <- eval (notBool_ v_11261)
  v_11263 <- eval (mux v_11262 (bv_nat 1 1) (bv_nat 1 0))
  v_11264 <- eval (extract v_11211 0 1)
  v_11265 <- eval (bitwidthMInt v_11264)
  v_11266 <- eval (mi v_11265 -1)
  v_11267 <- eval (bv_xor v_11264 v_11266)
  v_11268 <- eval (eq v_11267 (bv_nat 1 1))
  v_11269 <- eval (extract v_11217 0 1)
  v_11270 <- eval (eq v_11269 (bv_nat 1 1))
  v_11271 <- eval (eq v_11268 v_11270)
  v_11272 <- eval (eq v_11224 (bv_nat 1 1))
  v_11273 <- eval (eq v_11268 v_11272)
  v_11274 <- eval (notBool_ v_11273)
  v_11275 <- eval (bit_and v_11271 v_11274)
  v_11276 <- eval (mux v_11275 (bv_nat 1 1) (bv_nat 1 0))
  v_11277 <- eval (add v_11210 (bv_nat 64 4))
  setRegister rdi v_11277
  setRegister of v_11276
  setRegister pf v_11263
  setRegister zf v_11232
  setRegister af v_11229
  setRegister sf v_11224
  setRegister cf v_11223
  when [_11209:Bool]
==========================================
scasq_X86-SYNTAX
  v_11285 <- getRegister df
  v_11286 <- eval (eq v_11285 (bv_nat 1 0))
  v_11287 <- eval (eq v_11286 bit_one)
  v_11288 <- getRegister rdi
  v_11289 <- load v_11288 8
  v_11290 <- eval (bitwidthMInt v_11289)
  v_11291 <- eval (mi v_11290 -1)
  v_11292 <- eval (bv_xor v_11289 v_11291)
  v_11293 <- eval (concat (bv_nat 1 0) v_11292)
  v_11294 <- eval (add v_11293 (bv_nat 65 1))
  v_11295 <- getRegister rax
  v_11296 <- eval (concat (bv_nat 1 0) v_11295)
  v_11297 <- eval (add v_11294 v_11296)
  v_11298 <- eval (extract v_11297 0 1)
  v_11299 <- eval (eq v_11298 (bv_nat 1 1))
  v_11300 <- eval (notBool_ v_11299)
  v_11301 <- eval (mux v_11300 (bv_nat 1 1) (bv_nat 1 0))
  v_11302 <- eval (extract v_11297 1 2)
  v_11303 <- eval (extract v_11289 59 60)
  v_11304 <- eval (extract v_11295 59 60)
  v_11305 <- eval (bv_xor v_11303 v_11304)
  v_11306 <- eval (extract v_11297 60 61)
  v_11307 <- eval (bv_xor v_11305 v_11306)
  v_11308 <- eval (extract v_11297 1 65)
  v_11309 <- eval (eq v_11308 (bv_nat 64 0))
  v_11310 <- eval (mux v_11309 (bv_nat 1 1) (bv_nat 1 0))
  v_11311 <- eval (extract v_11297 64 65)
  v_11312 <- eval (eq v_11311 (bv_nat 1 1))
  v_11313 <- eval (extract v_11297 63 64)
  v_11314 <- eval (eq v_11313 (bv_nat 1 1))
  v_11315 <- eval (eq v_11312 v_11314)
  v_11316 <- eval (notBool_ v_11315)
  v_11317 <- eval (extract v_11297 62 63)
  v_11318 <- eval (eq v_11317 (bv_nat 1 1))
  v_11319 <- eval (eq v_11316 v_11318)
  v_11320 <- eval (notBool_ v_11319)
  v_11321 <- eval (extract v_11297 61 62)
  v_11322 <- eval (eq v_11321 (bv_nat 1 1))
  v_11323 <- eval (eq v_11320 v_11322)
  v_11324 <- eval (notBool_ v_11323)
  v_11325 <- eval (eq v_11306 (bv_nat 1 1))
  v_11326 <- eval (eq v_11324 v_11325)
  v_11327 <- eval (notBool_ v_11326)
  v_11328 <- eval (extract v_11297 59 60)
  v_11329 <- eval (eq v_11328 (bv_nat 1 1))
  v_11330 <- eval (eq v_11327 v_11329)
  v_11331 <- eval (notBool_ v_11330)
  v_11332 <- eval (extract v_11297 58 59)
  v_11333 <- eval (eq v_11332 (bv_nat 1 1))
  v_11334 <- eval (eq v_11331 v_11333)
  v_11335 <- eval (notBool_ v_11334)
  v_11336 <- eval (extract v_11297 57 58)
  v_11337 <- eval (eq v_11336 (bv_nat 1 1))
  v_11338 <- eval (eq v_11335 v_11337)
  v_11339 <- eval (notBool_ v_11338)
  v_11340 <- eval (notBool_ v_11339)
  v_11341 <- eval (mux v_11340 (bv_nat 1 1) (bv_nat 1 0))
  v_11342 <- eval (extract v_11289 0 1)
  v_11343 <- eval (bitwidthMInt v_11342)
  v_11344 <- eval (mi v_11343 -1)
  v_11345 <- eval (bv_xor v_11342 v_11344)
  v_11346 <- eval (eq v_11345 (bv_nat 1 1))
  v_11347 <- eval (extract v_11295 0 1)
  v_11348 <- eval (eq v_11347 (bv_nat 1 1))
  v_11349 <- eval (eq v_11346 v_11348)
  v_11350 <- eval (eq v_11302 (bv_nat 1 1))
  v_11351 <- eval (eq v_11346 v_11350)
  v_11352 <- eval (notBool_ v_11351)
  v_11353 <- eval (bit_and v_11349 v_11352)
  v_11354 <- eval (mux v_11353 (bv_nat 1 1) (bv_nat 1 0))
  v_11355 <- eval (add v_11288 (bv_nat 64 8))
  setRegister rdi v_11355
  setRegister of v_11354
  setRegister pf v_11341
  setRegister zf v_11310
  setRegister af v_11307
  setRegister sf v_11302
  setRegister cf v_11301
  when [_11287:Bool]
==========================================
scasq_X86-SYNTAX
  v_11363 <- getRegister df
  v_11364 <- eval (eq v_11363 (bv_nat 1 1))
  v_11365 <- eval (eq v_11364 bit_one)
  v_11366 <- getRegister rdi
  v_11367 <- load v_11366 8
  v_11368 <- eval (bitwidthMInt v_11367)
  v_11369 <- eval (mi v_11368 -1)
  v_11370 <- eval (bv_xor v_11367 v_11369)
  v_11371 <- eval (concat (bv_nat 1 0) v_11370)
  v_11372 <- eval (add v_11371 (bv_nat 65 1))
  v_11373 <- getRegister rax
  v_11374 <- eval (concat (bv_nat 1 0) v_11373)
  v_11375 <- eval (add v_11372 v_11374)
  v_11376 <- eval (extract v_11375 0 1)
  v_11377 <- eval (eq v_11376 (bv_nat 1 1))
  v_11378 <- eval (notBool_ v_11377)
  v_11379 <- eval (mux v_11378 (bv_nat 1 1) (bv_nat 1 0))
  v_11380 <- eval (extract v_11375 1 2)
  v_11381 <- eval (extract v_11367 59 60)
  v_11382 <- eval (extract v_11373 59 60)
  v_11383 <- eval (bv_xor v_11381 v_11382)
  v_11384 <- eval (extract v_11375 60 61)
  v_11385 <- eval (bv_xor v_11383 v_11384)
  v_11386 <- eval (extract v_11375 1 65)
  v_11387 <- eval (eq v_11386 (bv_nat 64 0))
  v_11388 <- eval (mux v_11387 (bv_nat 1 1) (bv_nat 1 0))
  v_11389 <- eval (extract v_11375 64 65)
  v_11390 <- eval (eq v_11389 (bv_nat 1 1))
  v_11391 <- eval (extract v_11375 63 64)
  v_11392 <- eval (eq v_11391 (bv_nat 1 1))
  v_11393 <- eval (eq v_11390 v_11392)
  v_11394 <- eval (notBool_ v_11393)
  v_11395 <- eval (extract v_11375 62 63)
  v_11396 <- eval (eq v_11395 (bv_nat 1 1))
  v_11397 <- eval (eq v_11394 v_11396)
  v_11398 <- eval (notBool_ v_11397)
  v_11399 <- eval (extract v_11375 61 62)
  v_11400 <- eval (eq v_11399 (bv_nat 1 1))
  v_11401 <- eval (eq v_11398 v_11400)
  v_11402 <- eval (notBool_ v_11401)
  v_11403 <- eval (eq v_11384 (bv_nat 1 1))
  v_11404 <- eval (eq v_11402 v_11403)
  v_11405 <- eval (notBool_ v_11404)
  v_11406 <- eval (extract v_11375 59 60)
  v_11407 <- eval (eq v_11406 (bv_nat 1 1))
  v_11408 <- eval (eq v_11405 v_11407)
  v_11409 <- eval (notBool_ v_11408)
  v_11410 <- eval (extract v_11375 58 59)
  v_11411 <- eval (eq v_11410 (bv_nat 1 1))
  v_11412 <- eval (eq v_11409 v_11411)
  v_11413 <- eval (notBool_ v_11412)
  v_11414 <- eval (extract v_11375 57 58)
  v_11415 <- eval (eq v_11414 (bv_nat 1 1))
  v_11416 <- eval (eq v_11413 v_11415)
  v_11417 <- eval (notBool_ v_11416)
  v_11418 <- eval (notBool_ v_11417)
  v_11419 <- eval (mux v_11418 (bv_nat 1 1) (bv_nat 1 0))
  v_11420 <- eval (extract v_11367 0 1)
  v_11421 <- eval (bitwidthMInt v_11420)
  v_11422 <- eval (mi v_11421 -1)
  v_11423 <- eval (bv_xor v_11420 v_11422)
  v_11424 <- eval (eq v_11423 (bv_nat 1 1))
  v_11425 <- eval (extract v_11373 0 1)
  v_11426 <- eval (eq v_11425 (bv_nat 1 1))
  v_11427 <- eval (eq v_11424 v_11426)
  v_11428 <- eval (eq v_11380 (bv_nat 1 1))
  v_11429 <- eval (eq v_11424 v_11428)
  v_11430 <- eval (notBool_ v_11429)
  v_11431 <- eval (bit_and v_11427 v_11430)
  v_11432 <- eval (mux v_11431 (bv_nat 1 1) (bv_nat 1 0))
  v_11433 <- eval (sub v_11366 (bv_nat 64 8))
  setRegister rdi v_11433
  setRegister of v_11432
  setRegister pf v_11419
  setRegister zf v_11388
  setRegister af v_11385
  setRegister sf v_11380
  setRegister cf v_11379
  when [_11365:Bool]
==========================================
scasq_X86-SYNTAX (v_2871 : Mem)
  v_11441 <- getRegister df
  v_11442 <- eval (eq v_11441 (bv_nat 1 0))
  v_11443 <- eval (eq v_11442 bit_one)
  v_11444 <- getRegister rdi
  v_11445 <- load v_11444 8
  v_11446 <- eval (bitwidthMInt v_11445)
  v_11447 <- eval (mi v_11446 -1)
  v_11448 <- eval (bv_xor v_11445 v_11447)
  v_11449 <- eval (concat (bv_nat 1 0) v_11448)
  v_11450 <- eval (add v_11449 (bv_nat 65 1))
  v_11451 <- getRegister rax
  v_11452 <- eval (concat (bv_nat 1 0) v_11451)
  v_11453 <- eval (add v_11450 v_11452)
  v_11454 <- eval (extract v_11453 0 1)
  v_11455 <- eval (eq v_11454 (bv_nat 1 1))
  v_11456 <- eval (notBool_ v_11455)
  v_11457 <- eval (mux v_11456 (bv_nat 1 1) (bv_nat 1 0))
  v_11458 <- eval (extract v_11453 1 2)
  v_11459 <- eval (extract v_11445 59 60)
  v_11460 <- eval (extract v_11451 59 60)
  v_11461 <- eval (bv_xor v_11459 v_11460)
  v_11462 <- eval (extract v_11453 60 61)
  v_11463 <- eval (bv_xor v_11461 v_11462)
  v_11464 <- eval (extract v_11453 1 65)
  v_11465 <- eval (eq v_11464 (bv_nat 64 0))
  v_11466 <- eval (mux v_11465 (bv_nat 1 1) (bv_nat 1 0))
  v_11467 <- eval (extract v_11453 64 65)
  v_11468 <- eval (eq v_11467 (bv_nat 1 1))
  v_11469 <- eval (extract v_11453 63 64)
  v_11470 <- eval (eq v_11469 (bv_nat 1 1))
  v_11471 <- eval (eq v_11468 v_11470)
  v_11472 <- eval (notBool_ v_11471)
  v_11473 <- eval (extract v_11453 62 63)
  v_11474 <- eval (eq v_11473 (bv_nat 1 1))
  v_11475 <- eval (eq v_11472 v_11474)
  v_11476 <- eval (notBool_ v_11475)
  v_11477 <- eval (extract v_11453 61 62)
  v_11478 <- eval (eq v_11477 (bv_nat 1 1))
  v_11479 <- eval (eq v_11476 v_11478)
  v_11480 <- eval (notBool_ v_11479)
  v_11481 <- eval (eq v_11462 (bv_nat 1 1))
  v_11482 <- eval (eq v_11480 v_11481)
  v_11483 <- eval (notBool_ v_11482)
  v_11484 <- eval (extract v_11453 59 60)
  v_11485 <- eval (eq v_11484 (bv_nat 1 1))
  v_11486 <- eval (eq v_11483 v_11485)
  v_11487 <- eval (notBool_ v_11486)
  v_11488 <- eval (extract v_11453 58 59)
  v_11489 <- eval (eq v_11488 (bv_nat 1 1))
  v_11490 <- eval (eq v_11487 v_11489)
  v_11491 <- eval (notBool_ v_11490)
  v_11492 <- eval (extract v_11453 57 58)
  v_11493 <- eval (eq v_11492 (bv_nat 1 1))
  v_11494 <- eval (eq v_11491 v_11493)
  v_11495 <- eval (notBool_ v_11494)
  v_11496 <- eval (notBool_ v_11495)
  v_11497 <- eval (mux v_11496 (bv_nat 1 1) (bv_nat 1 0))
  v_11498 <- eval (extract v_11445 0 1)
  v_11499 <- eval (bitwidthMInt v_11498)
  v_11500 <- eval (mi v_11499 -1)
  v_11501 <- eval (bv_xor v_11498 v_11500)
  v_11502 <- eval (eq v_11501 (bv_nat 1 1))
  v_11503 <- eval (extract v_11451 0 1)
  v_11504 <- eval (eq v_11503 (bv_nat 1 1))
  v_11505 <- eval (eq v_11502 v_11504)
  v_11506 <- eval (eq v_11458 (bv_nat 1 1))
  v_11507 <- eval (eq v_11502 v_11506)
  v_11508 <- eval (notBool_ v_11507)
  v_11509 <- eval (bit_and v_11505 v_11508)
  v_11510 <- eval (mux v_11509 (bv_nat 1 1) (bv_nat 1 0))
  v_11511 <- eval (add v_11444 (bv_nat 64 8))
  setRegister rdi v_11511
  setRegister of v_11510
  setRegister pf v_11497
  setRegister zf v_11466
  setRegister af v_11463
  setRegister sf v_11458
  setRegister cf v_11457
  when [_11443:Bool]
==========================================
scasq_X86-SYNTAX (v_2871 : Mem)
  v_11519 <- getRegister df
  v_11520 <- eval (eq v_11519 (bv_nat 1 1))
  v_11521 <- eval (eq v_11520 bit_one)
  v_11522 <- getRegister rdi
  v_11523 <- load v_11522 8
  v_11524 <- eval (bitwidthMInt v_11523)
  v_11525 <- eval (mi v_11524 -1)
  v_11526 <- eval (bv_xor v_11523 v_11525)
  v_11527 <- eval (concat (bv_nat 1 0) v_11526)
  v_11528 <- eval (add v_11527 (bv_nat 65 1))
  v_11529 <- getRegister rax
  v_11530 <- eval (concat (bv_nat 1 0) v_11529)
  v_11531 <- eval (add v_11528 v_11530)
  v_11532 <- eval (extract v_11531 0 1)
  v_11533 <- eval (eq v_11532 (bv_nat 1 1))
  v_11534 <- eval (notBool_ v_11533)
  v_11535 <- eval (mux v_11534 (bv_nat 1 1) (bv_nat 1 0))
  v_11536 <- eval (extract v_11531 1 2)
  v_11537 <- eval (extract v_11523 59 60)
  v_11538 <- eval (extract v_11529 59 60)
  v_11539 <- eval (bv_xor v_11537 v_11538)
  v_11540 <- eval (extract v_11531 60 61)
  v_11541 <- eval (bv_xor v_11539 v_11540)
  v_11542 <- eval (extract v_11531 1 65)
  v_11543 <- eval (eq v_11542 (bv_nat 64 0))
  v_11544 <- eval (mux v_11543 (bv_nat 1 1) (bv_nat 1 0))
  v_11545 <- eval (extract v_11531 64 65)
  v_11546 <- eval (eq v_11545 (bv_nat 1 1))
  v_11547 <- eval (extract v_11531 63 64)
  v_11548 <- eval (eq v_11547 (bv_nat 1 1))
  v_11549 <- eval (eq v_11546 v_11548)
  v_11550 <- eval (notBool_ v_11549)
  v_11551 <- eval (extract v_11531 62 63)
  v_11552 <- eval (eq v_11551 (bv_nat 1 1))
  v_11553 <- eval (eq v_11550 v_11552)
  v_11554 <- eval (notBool_ v_11553)
  v_11555 <- eval (extract v_11531 61 62)
  v_11556 <- eval (eq v_11555 (bv_nat 1 1))
  v_11557 <- eval (eq v_11554 v_11556)
  v_11558 <- eval (notBool_ v_11557)
  v_11559 <- eval (eq v_11540 (bv_nat 1 1))
  v_11560 <- eval (eq v_11558 v_11559)
  v_11561 <- eval (notBool_ v_11560)
  v_11562 <- eval (extract v_11531 59 60)
  v_11563 <- eval (eq v_11562 (bv_nat 1 1))
  v_11564 <- eval (eq v_11561 v_11563)
  v_11565 <- eval (notBool_ v_11564)
  v_11566 <- eval (extract v_11531 58 59)
  v_11567 <- eval (eq v_11566 (bv_nat 1 1))
  v_11568 <- eval (eq v_11565 v_11567)
  v_11569 <- eval (notBool_ v_11568)
  v_11570 <- eval (extract v_11531 57 58)
  v_11571 <- eval (eq v_11570 (bv_nat 1 1))
  v_11572 <- eval (eq v_11569 v_11571)
  v_11573 <- eval (notBool_ v_11572)
  v_11574 <- eval (notBool_ v_11573)
  v_11575 <- eval (mux v_11574 (bv_nat 1 1) (bv_nat 1 0))
  v_11576 <- eval (extract v_11523 0 1)
  v_11577 <- eval (bitwidthMInt v_11576)
  v_11578 <- eval (mi v_11577 -1)
  v_11579 <- eval (bv_xor v_11576 v_11578)
  v_11580 <- eval (eq v_11579 (bv_nat 1 1))
  v_11581 <- eval (extract v_11529 0 1)
  v_11582 <- eval (eq v_11581 (bv_nat 1 1))
  v_11583 <- eval (eq v_11580 v_11582)
  v_11584 <- eval (eq v_11536 (bv_nat 1 1))
  v_11585 <- eval (eq v_11580 v_11584)
  v_11586 <- eval (notBool_ v_11585)
  v_11587 <- eval (bit_and v_11583 v_11586)
  v_11588 <- eval (mux v_11587 (bv_nat 1 1) (bv_nat 1 0))
  v_11589 <- eval (sub v_11522 (bv_nat 64 8))
  setRegister rdi v_11589
  setRegister of v_11588
  setRegister pf v_11575
  setRegister zf v_11544
  setRegister af v_11541
  setRegister sf v_11536
  setRegister cf v_11535
  when [_11521:Bool]
==========================================
scasw_X86-SYNTAX
  v_11597 <- getRegister df
  v_11598 <- eval (eq v_11597 (bv_nat 1 0))
  v_11599 <- eval (eq v_11598 bit_one)
  v_11600 <- getRegister rdi
  v_11601 <- load v_11600 2
  v_11602 <- eval (bitwidthMInt v_11601)
  v_11603 <- eval (mi v_11602 -1)
  v_11604 <- eval (bv_xor v_11601 v_11603)
  v_11605 <- eval (concat (bv_nat 1 0) v_11604)
  v_11606 <- eval (add v_11605 (bv_nat 17 1))
  v_11607 <- getRegister ax
  v_11608 <- eval (concat (bv_nat 1 0) v_11607)
  v_11609 <- eval (add v_11606 v_11608)
  v_11610 <- eval (extract v_11609 0 1)
  v_11611 <- eval (eq v_11610 (bv_nat 1 1))
  v_11612 <- eval (notBool_ v_11611)
  v_11613 <- eval (mux v_11612 (bv_nat 1 1) (bv_nat 1 0))
  v_11614 <- eval (extract v_11609 1 2)
  v_11615 <- eval (extract v_11601 11 12)
  v_11616 <- eval (extract v_11607 11 12)
  v_11617 <- eval (bv_xor v_11615 v_11616)
  v_11618 <- eval (extract v_11609 12 13)
  v_11619 <- eval (bv_xor v_11617 v_11618)
  v_11620 <- eval (extract v_11609 1 17)
  v_11621 <- eval (eq v_11620 (bv_nat 16 0))
  v_11622 <- eval (mux v_11621 (bv_nat 1 1) (bv_nat 1 0))
  v_11623 <- eval (extract v_11609 16 17)
  v_11624 <- eval (eq v_11623 (bv_nat 1 1))
  v_11625 <- eval (extract v_11609 15 16)
  v_11626 <- eval (eq v_11625 (bv_nat 1 1))
  v_11627 <- eval (eq v_11624 v_11626)
  v_11628 <- eval (notBool_ v_11627)
  v_11629 <- eval (extract v_11609 14 15)
  v_11630 <- eval (eq v_11629 (bv_nat 1 1))
  v_11631 <- eval (eq v_11628 v_11630)
  v_11632 <- eval (notBool_ v_11631)
  v_11633 <- eval (extract v_11609 13 14)
  v_11634 <- eval (eq v_11633 (bv_nat 1 1))
  v_11635 <- eval (eq v_11632 v_11634)
  v_11636 <- eval (notBool_ v_11635)
  v_11637 <- eval (eq v_11618 (bv_nat 1 1))
  v_11638 <- eval (eq v_11636 v_11637)
  v_11639 <- eval (notBool_ v_11638)
  v_11640 <- eval (extract v_11609 11 12)
  v_11641 <- eval (eq v_11640 (bv_nat 1 1))
  v_11642 <- eval (eq v_11639 v_11641)
  v_11643 <- eval (notBool_ v_11642)
  v_11644 <- eval (extract v_11609 10 11)
  v_11645 <- eval (eq v_11644 (bv_nat 1 1))
  v_11646 <- eval (eq v_11643 v_11645)
  v_11647 <- eval (notBool_ v_11646)
  v_11648 <- eval (extract v_11609 9 10)
  v_11649 <- eval (eq v_11648 (bv_nat 1 1))
  v_11650 <- eval (eq v_11647 v_11649)
  v_11651 <- eval (notBool_ v_11650)
  v_11652 <- eval (notBool_ v_11651)
  v_11653 <- eval (mux v_11652 (bv_nat 1 1) (bv_nat 1 0))
  v_11654 <- eval (extract v_11601 0 1)
  v_11655 <- eval (bitwidthMInt v_11654)
  v_11656 <- eval (mi v_11655 -1)
  v_11657 <- eval (bv_xor v_11654 v_11656)
  v_11658 <- eval (eq v_11657 (bv_nat 1 1))
  v_11659 <- eval (extract v_11607 0 1)
  v_11660 <- eval (eq v_11659 (bv_nat 1 1))
  v_11661 <- eval (eq v_11658 v_11660)
  v_11662 <- eval (eq v_11614 (bv_nat 1 1))
  v_11663 <- eval (eq v_11658 v_11662)
  v_11664 <- eval (notBool_ v_11663)
  v_11665 <- eval (bit_and v_11661 v_11664)
  v_11666 <- eval (mux v_11665 (bv_nat 1 1) (bv_nat 1 0))
  v_11667 <- eval (add v_11600 (bv_nat 64 2))
  setRegister rdi v_11667
  setRegister of v_11666
  setRegister pf v_11653
  setRegister zf v_11622
  setRegister af v_11619
  setRegister sf v_11614
  setRegister cf v_11613
  when [_11599:Bool]
==========================================
scasw_X86-SYNTAX
  v_11675 <- getRegister df
  v_11676 <- eval (eq v_11675 (bv_nat 1 1))
  v_11677 <- eval (eq v_11676 bit_one)
  v_11678 <- getRegister rdi
  v_11679 <- load v_11678 2
  v_11680 <- eval (bitwidthMInt v_11679)
  v_11681 <- eval (mi v_11680 -1)
  v_11682 <- eval (bv_xor v_11679 v_11681)
  v_11683 <- eval (concat (bv_nat 1 0) v_11682)
  v_11684 <- eval (add v_11683 (bv_nat 17 1))
  v_11685 <- getRegister ax
  v_11686 <- eval (concat (bv_nat 1 0) v_11685)
  v_11687 <- eval (add v_11684 v_11686)
  v_11688 <- eval (extract v_11687 0 1)
  v_11689 <- eval (eq v_11688 (bv_nat 1 1))
  v_11690 <- eval (notBool_ v_11689)
  v_11691 <- eval (mux v_11690 (bv_nat 1 1) (bv_nat 1 0))
  v_11692 <- eval (extract v_11687 1 2)
  v_11693 <- eval (extract v_11679 11 12)
  v_11694 <- eval (extract v_11685 11 12)
  v_11695 <- eval (bv_xor v_11693 v_11694)
  v_11696 <- eval (extract v_11687 12 13)
  v_11697 <- eval (bv_xor v_11695 v_11696)
  v_11698 <- eval (extract v_11687 1 17)
  v_11699 <- eval (eq v_11698 (bv_nat 16 0))
  v_11700 <- eval (mux v_11699 (bv_nat 1 1) (bv_nat 1 0))
  v_11701 <- eval (extract v_11687 16 17)
  v_11702 <- eval (eq v_11701 (bv_nat 1 1))
  v_11703 <- eval (extract v_11687 15 16)
  v_11704 <- eval (eq v_11703 (bv_nat 1 1))
  v_11705 <- eval (eq v_11702 v_11704)
  v_11706 <- eval (notBool_ v_11705)
  v_11707 <- eval (extract v_11687 14 15)
  v_11708 <- eval (eq v_11707 (bv_nat 1 1))
  v_11709 <- eval (eq v_11706 v_11708)
  v_11710 <- eval (notBool_ v_11709)
  v_11711 <- eval (extract v_11687 13 14)
  v_11712 <- eval (eq v_11711 (bv_nat 1 1))
  v_11713 <- eval (eq v_11710 v_11712)
  v_11714 <- eval (notBool_ v_11713)
  v_11715 <- eval (eq v_11696 (bv_nat 1 1))
  v_11716 <- eval (eq v_11714 v_11715)
  v_11717 <- eval (notBool_ v_11716)
  v_11718 <- eval (extract v_11687 11 12)
  v_11719 <- eval (eq v_11718 (bv_nat 1 1))
  v_11720 <- eval (eq v_11717 v_11719)
  v_11721 <- eval (notBool_ v_11720)
  v_11722 <- eval (extract v_11687 10 11)
  v_11723 <- eval (eq v_11722 (bv_nat 1 1))
  v_11724 <- eval (eq v_11721 v_11723)
  v_11725 <- eval (notBool_ v_11724)
  v_11726 <- eval (extract v_11687 9 10)
  v_11727 <- eval (eq v_11726 (bv_nat 1 1))
  v_11728 <- eval (eq v_11725 v_11727)
  v_11729 <- eval (notBool_ v_11728)
  v_11730 <- eval (notBool_ v_11729)
  v_11731 <- eval (mux v_11730 (bv_nat 1 1) (bv_nat 1 0))
  v_11732 <- eval (extract v_11679 0 1)
  v_11733 <- eval (bitwidthMInt v_11732)
  v_11734 <- eval (mi v_11733 -1)
  v_11735 <- eval (bv_xor v_11732 v_11734)
  v_11736 <- eval (eq v_11735 (bv_nat 1 1))
  v_11737 <- eval (extract v_11685 0 1)
  v_11738 <- eval (eq v_11737 (bv_nat 1 1))
  v_11739 <- eval (eq v_11736 v_11738)
  v_11740 <- eval (eq v_11692 (bv_nat 1 1))
  v_11741 <- eval (eq v_11736 v_11740)
  v_11742 <- eval (notBool_ v_11741)
  v_11743 <- eval (bit_and v_11739 v_11742)
  v_11744 <- eval (mux v_11743 (bv_nat 1 1) (bv_nat 1 0))
  v_11745 <- eval (sub v_11678 (bv_nat 64 2))
  setRegister rdi v_11745
  setRegister of v_11744
  setRegister pf v_11731
  setRegister zf v_11700
  setRegister af v_11697
  setRegister sf v_11692
  setRegister cf v_11691
  when [_11677:Bool]
==========================================
scasw_X86-SYNTAX (v_2878 : Mem)
  v_11753 <- getRegister df
  v_11754 <- eval (eq v_11753 (bv_nat 1 0))
  v_11755 <- eval (eq v_11754 bit_one)
  v_11756 <- getRegister rdi
  v_11757 <- load v_11756 2
  v_11758 <- eval (bitwidthMInt v_11757)
  v_11759 <- eval (mi v_11758 -1)
  v_11760 <- eval (bv_xor v_11757 v_11759)
  v_11761 <- eval (concat (bv_nat 1 0) v_11760)
  v_11762 <- eval (add v_11761 (bv_nat 17 1))
  v_11763 <- getRegister ax
  v_11764 <- eval (concat (bv_nat 1 0) v_11763)
  v_11765 <- eval (add v_11762 v_11764)
  v_11766 <- eval (extract v_11765 0 1)
  v_11767 <- eval (eq v_11766 (bv_nat 1 1))
  v_11768 <- eval (notBool_ v_11767)
  v_11769 <- eval (mux v_11768 (bv_nat 1 1) (bv_nat 1 0))
  v_11770 <- eval (extract v_11765 1 2)
  v_11771 <- eval (extract v_11757 11 12)
  v_11772 <- eval (extract v_11763 11 12)
  v_11773 <- eval (bv_xor v_11771 v_11772)
  v_11774 <- eval (extract v_11765 12 13)
  v_11775 <- eval (bv_xor v_11773 v_11774)
  v_11776 <- eval (extract v_11765 1 17)
  v_11777 <- eval (eq v_11776 (bv_nat 16 0))
  v_11778 <- eval (mux v_11777 (bv_nat 1 1) (bv_nat 1 0))
  v_11779 <- eval (extract v_11765 16 17)
  v_11780 <- eval (eq v_11779 (bv_nat 1 1))
  v_11781 <- eval (extract v_11765 15 16)
  v_11782 <- eval (eq v_11781 (bv_nat 1 1))
  v_11783 <- eval (eq v_11780 v_11782)
  v_11784 <- eval (notBool_ v_11783)
  v_11785 <- eval (extract v_11765 14 15)
  v_11786 <- eval (eq v_11785 (bv_nat 1 1))
  v_11787 <- eval (eq v_11784 v_11786)
  v_11788 <- eval (notBool_ v_11787)
  v_11789 <- eval (extract v_11765 13 14)
  v_11790 <- eval (eq v_11789 (bv_nat 1 1))
  v_11791 <- eval (eq v_11788 v_11790)
  v_11792 <- eval (notBool_ v_11791)
  v_11793 <- eval (eq v_11774 (bv_nat 1 1))
  v_11794 <- eval (eq v_11792 v_11793)
  v_11795 <- eval (notBool_ v_11794)
  v_11796 <- eval (extract v_11765 11 12)
  v_11797 <- eval (eq v_11796 (bv_nat 1 1))
  v_11798 <- eval (eq v_11795 v_11797)
  v_11799 <- eval (notBool_ v_11798)
  v_11800 <- eval (extract v_11765 10 11)
  v_11801 <- eval (eq v_11800 (bv_nat 1 1))
  v_11802 <- eval (eq v_11799 v_11801)
  v_11803 <- eval (notBool_ v_11802)
  v_11804 <- eval (extract v_11765 9 10)
  v_11805 <- eval (eq v_11804 (bv_nat 1 1))
  v_11806 <- eval (eq v_11803 v_11805)
  v_11807 <- eval (notBool_ v_11806)
  v_11808 <- eval (notBool_ v_11807)
  v_11809 <- eval (mux v_11808 (bv_nat 1 1) (bv_nat 1 0))
  v_11810 <- eval (extract v_11757 0 1)
  v_11811 <- eval (bitwidthMInt v_11810)
  v_11812 <- eval (mi v_11811 -1)
  v_11813 <- eval (bv_xor v_11810 v_11812)
  v_11814 <- eval (eq v_11813 (bv_nat 1 1))
  v_11815 <- eval (extract v_11763 0 1)
  v_11816 <- eval (eq v_11815 (bv_nat 1 1))
  v_11817 <- eval (eq v_11814 v_11816)
  v_11818 <- eval (eq v_11770 (bv_nat 1 1))
  v_11819 <- eval (eq v_11814 v_11818)
  v_11820 <- eval (notBool_ v_11819)
  v_11821 <- eval (bit_and v_11817 v_11820)
  v_11822 <- eval (mux v_11821 (bv_nat 1 1) (bv_nat 1 0))
  v_11823 <- eval (add v_11756 (bv_nat 64 2))
  setRegister rdi v_11823
  setRegister of v_11822
  setRegister pf v_11809
  setRegister zf v_11778
  setRegister af v_11775
  setRegister sf v_11770
  setRegister cf v_11769
  when [_11755:Bool]
==========================================
scasw_X86-SYNTAX (v_2878 : Mem)
  v_11831 <- getRegister df
  v_11832 <- eval (eq v_11831 (bv_nat 1 1))
  v_11833 <- eval (eq v_11832 bit_one)
  v_11834 <- getRegister rdi
  v_11835 <- load v_11834 2
  v_11836 <- eval (bitwidthMInt v_11835)
  v_11837 <- eval (mi v_11836 -1)
  v_11838 <- eval (bv_xor v_11835 v_11837)
  v_11839 <- eval (concat (bv_nat 1 0) v_11838)
  v_11840 <- eval (add v_11839 (bv_nat 17 1))
  v_11841 <- getRegister ax
  v_11842 <- eval (concat (bv_nat 1 0) v_11841)
  v_11843 <- eval (add v_11840 v_11842)
  v_11844 <- eval (extract v_11843 0 1)
  v_11845 <- eval (eq v_11844 (bv_nat 1 1))
  v_11846 <- eval (notBool_ v_11845)
  v_11847 <- eval (mux v_11846 (bv_nat 1 1) (bv_nat 1 0))
  v_11848 <- eval (extract v_11843 1 2)
  v_11849 <- eval (extract v_11835 11 12)
  v_11850 <- eval (extract v_11841 11 12)
  v_11851 <- eval (bv_xor v_11849 v_11850)
  v_11852 <- eval (extract v_11843 12 13)
  v_11853 <- eval (bv_xor v_11851 v_11852)
  v_11854 <- eval (extract v_11843 1 17)
  v_11855 <- eval (eq v_11854 (bv_nat 16 0))
  v_11856 <- eval (mux v_11855 (bv_nat 1 1) (bv_nat 1 0))
  v_11857 <- eval (extract v_11843 16 17)
  v_11858 <- eval (eq v_11857 (bv_nat 1 1))
  v_11859 <- eval (extract v_11843 15 16)
  v_11860 <- eval (eq v_11859 (bv_nat 1 1))
  v_11861 <- eval (eq v_11858 v_11860)
  v_11862 <- eval (notBool_ v_11861)
  v_11863 <- eval (extract v_11843 14 15)
  v_11864 <- eval (eq v_11863 (bv_nat 1 1))
  v_11865 <- eval (eq v_11862 v_11864)
  v_11866 <- eval (notBool_ v_11865)
  v_11867 <- eval (extract v_11843 13 14)
  v_11868 <- eval (eq v_11867 (bv_nat 1 1))
  v_11869 <- eval (eq v_11866 v_11868)
  v_11870 <- eval (notBool_ v_11869)
  v_11871 <- eval (eq v_11852 (bv_nat 1 1))
  v_11872 <- eval (eq v_11870 v_11871)
  v_11873 <- eval (notBool_ v_11872)
  v_11874 <- eval (extract v_11843 11 12)
  v_11875 <- eval (eq v_11874 (bv_nat 1 1))
  v_11876 <- eval (eq v_11873 v_11875)
  v_11877 <- eval (notBool_ v_11876)
  v_11878 <- eval (extract v_11843 10 11)
  v_11879 <- eval (eq v_11878 (bv_nat 1 1))
  v_11880 <- eval (eq v_11877 v_11879)
  v_11881 <- eval (notBool_ v_11880)
  v_11882 <- eval (extract v_11843 9 10)
  v_11883 <- eval (eq v_11882 (bv_nat 1 1))
  v_11884 <- eval (eq v_11881 v_11883)
  v_11885 <- eval (notBool_ v_11884)
  v_11886 <- eval (notBool_ v_11885)
  v_11887 <- eval (mux v_11886 (bv_nat 1 1) (bv_nat 1 0))
  v_11888 <- eval (extract v_11835 0 1)
  v_11889 <- eval (bitwidthMInt v_11888)
  v_11890 <- eval (mi v_11889 -1)
  v_11891 <- eval (bv_xor v_11888 v_11890)
  v_11892 <- eval (eq v_11891 (bv_nat 1 1))
  v_11893 <- eval (extract v_11841 0 1)
  v_11894 <- eval (eq v_11893 (bv_nat 1 1))
  v_11895 <- eval (eq v_11892 v_11894)
  v_11896 <- eval (eq v_11848 (bv_nat 1 1))
  v_11897 <- eval (eq v_11892 v_11896)
  v_11898 <- eval (notBool_ v_11897)
  v_11899 <- eval (bit_and v_11895 v_11898)
  v_11900 <- eval (mux v_11899 (bv_nat 1 1) (bv_nat 1 0))
  v_11901 <- eval (sub v_11834 (bv_nat 64 2))
  setRegister rdi v_11901
  setRegister of v_11900
  setRegister pf v_11887
  setRegister zf v_11856
  setRegister af v_11853
  setRegister sf v_11848
  setRegister cf v_11847
  when [_11833:Bool]
==========================================
seta_X86-SYNTAX (v_2882 : Mem)
  v_13169 <- evaluateAddress (v_2882 : Mem)
  v_13170 <- getRegister cf
  v_13171 <- eval (eq v_13170 (bv_nat 1 1))
  v_13172 <- eval (notBool_ v_13171)
  v_13173 <- getRegister zf
  v_13174 <- eval (eq v_13173 (bv_nat 1 1))
  v_13175 <- eval (notBool_ v_13174)
  v_13176 <- eval (bit_and v_13172 v_13175)
  v_13177 <- eval (mux v_13176 (bv_nat 8 1) (bv_nat 8 0))
  store v_13169 v_13177 1
==========================================
setae_X86-SYNTAX (v_2893 : Mem)
  v_13179 <- evaluateAddress (v_2893 : Mem)
  v_13180 <- getRegister cf
  v_13181 <- eval (eq v_13180 (bv_nat 1 1))
  v_13182 <- eval (notBool_ v_13181)
  v_13183 <- eval (mux v_13182 (bv_nat 8 1) (bv_nat 8 0))
  store v_13179 v_13183 1
==========================================
setb_X86-SYNTAX (v_2904 : Mem)
  v_13185 <- evaluateAddress (v_2904 : Mem)
  v_13186 <- getRegister cf
  v_13187 <- eval (eq v_13186 (bv_nat 1 1))
  v_13188 <- eval (mux v_13187 (bv_nat 8 1) (bv_nat 8 0))
  store v_13185 v_13188 1
==========================================
setbe_X86-SYNTAX (v_2915 : Mem)
  v_13190 <- evaluateAddress (v_2915 : Mem)
  v_13191 <- getRegister cf
  v_13192 <- eval (eq v_13191 (bv_nat 1 1))
  v_13193 <- getRegister zf
  v_13194 <- eval (eq v_13193 (bv_nat 1 1))
  v_13195 <- eval (bit_or v_13192 v_13194)
  v_13196 <- eval (mux v_13195 (bv_nat 8 1) (bv_nat 8 0))
  store v_13190 v_13196 1
==========================================
setc_X86-SYNTAX (v_2926 : Mem)
  v_13198 <- evaluateAddress (v_2926 : Mem)
  v_13199 <- getRegister cf
  v_13200 <- eval (eq v_13199 (bv_nat 1 1))
  v_13201 <- eval (mux v_13200 (bv_nat 8 1) (bv_nat 8 0))
  store v_13198 v_13201 1
==========================================
sete_X86-SYNTAX (v_2937 : Mem)
  v_13203 <- evaluateAddress (v_2937 : Mem)
  v_13204 <- getRegister zf
  v_13205 <- eval (eq v_13204 (bv_nat 1 1))
  v_13206 <- eval (mux v_13205 (bv_nat 8 1) (bv_nat 8 0))
  store v_13203 v_13206 1
==========================================
setg_X86-SYNTAX (v_2948 : Mem)
  v_13208 <- evaluateAddress (v_2948 : Mem)
  v_13209 <- getRegister zf
  v_13210 <- eval (eq v_13209 (bv_nat 1 1))
  v_13211 <- eval (notBool_ v_13210)
  v_13212 <- getRegister sf
  v_13213 <- eval (eq v_13212 (bv_nat 1 1))
  v_13214 <- getRegister of
  v_13215 <- eval (eq v_13214 (bv_nat 1 1))
  v_13216 <- eval (eq v_13213 v_13215)
  v_13217 <- eval (bit_and v_13211 v_13216)
  v_13218 <- eval (mux v_13217 (bv_nat 8 1) (bv_nat 8 0))
  store v_13208 v_13218 1
==========================================
setge_X86-SYNTAX (v_2959 : Mem)
  v_13220 <- evaluateAddress (v_2959 : Mem)
  v_13221 <- getRegister sf
  v_13222 <- eval (eq v_13221 (bv_nat 1 1))
  v_13223 <- getRegister of
  v_13224 <- eval (eq v_13223 (bv_nat 1 1))
  v_13225 <- eval (eq v_13222 v_13224)
  v_13226 <- eval (mux v_13225 (bv_nat 8 1) (bv_nat 8 0))
  store v_13220 v_13226 1
==========================================
setl_X86-SYNTAX (v_2970 : Mem)
  v_13228 <- evaluateAddress (v_2970 : Mem)
  v_13229 <- getRegister sf
  v_13230 <- eval (eq v_13229 (bv_nat 1 1))
  v_13231 <- getRegister of
  v_13232 <- eval (eq v_13231 (bv_nat 1 1))
  v_13233 <- eval (eq v_13230 v_13232)
  v_13234 <- eval (notBool_ v_13233)
  v_13235 <- eval (mux v_13234 (bv_nat 8 1) (bv_nat 8 0))
  store v_13228 v_13235 1
==========================================
setle_X86-SYNTAX (v_2981 : Mem)
  v_13237 <- evaluateAddress (v_2981 : Mem)
  v_13238 <- getRegister zf
  v_13239 <- eval (eq v_13238 (bv_nat 1 1))
  v_13240 <- getRegister sf
  v_13241 <- eval (eq v_13240 (bv_nat 1 1))
  v_13242 <- getRegister of
  v_13243 <- eval (eq v_13242 (bv_nat 1 1))
  v_13244 <- eval (eq v_13241 v_13243)
  v_13245 <- eval (notBool_ v_13244)
  v_13246 <- eval (bit_or v_13239 v_13245)
  v_13247 <- eval (mux v_13246 (bv_nat 8 1) (bv_nat 8 0))
  store v_13237 v_13247 1
==========================================
setna_X86-SYNTAX (v_2992 : Mem)
  v_13249 <- evaluateAddress (v_2992 : Mem)
  v_13250 <- getRegister cf
  v_13251 <- eval (eq v_13250 (bv_nat 1 1))
  v_13252 <- getRegister zf
  v_13253 <- eval (eq v_13252 (bv_nat 1 1))
  v_13254 <- eval (bit_or v_13251 v_13253)
  v_13255 <- eval (mux v_13254 (bv_nat 8 1) (bv_nat 8 0))
  store v_13249 v_13255 1
==========================================
setnae_X86-SYNTAX (v_3003 : Mem)
  v_13257 <- evaluateAddress (v_3003 : Mem)
  v_13258 <- getRegister cf
  v_13259 <- eval (eq v_13258 (bv_nat 1 1))
  v_13260 <- eval (mux v_13259 (bv_nat 8 1) (bv_nat 8 0))
  store v_13257 v_13260 1
==========================================
setnb_X86-SYNTAX (v_3014 : Mem)
  v_13262 <- evaluateAddress (v_3014 : Mem)
  v_13263 <- getRegister cf
  v_13264 <- eval (eq v_13263 (bv_nat 1 1))
  v_13265 <- eval (notBool_ v_13264)
  v_13266 <- eval (mux v_13265 (bv_nat 8 1) (bv_nat 8 0))
  store v_13262 v_13266 1
==========================================
setnbe_X86-SYNTAX (v_3025 : Mem)
  v_13268 <- evaluateAddress (v_3025 : Mem)
  v_13269 <- getRegister cf
  v_13270 <- eval (eq v_13269 (bv_nat 1 1))
  v_13271 <- eval (notBool_ v_13270)
  v_13272 <- getRegister zf
  v_13273 <- eval (eq v_13272 (bv_nat 1 1))
  v_13274 <- eval (notBool_ v_13273)
  v_13275 <- eval (bit_and v_13271 v_13274)
  v_13276 <- eval (mux v_13275 (bv_nat 8 1) (bv_nat 8 0))
  store v_13268 v_13276 1
==========================================
setnc_X86-SYNTAX (v_3036 : Mem)
  v_13278 <- evaluateAddress (v_3036 : Mem)
  v_13279 <- getRegister cf
  v_13280 <- eval (eq v_13279 (bv_nat 1 1))
  v_13281 <- eval (notBool_ v_13280)
  v_13282 <- eval (mux v_13281 (bv_nat 8 1) (bv_nat 8 0))
  store v_13278 v_13282 1
==========================================
setne_X86-SYNTAX (v_3047 : Mem)
  v_13284 <- evaluateAddress (v_3047 : Mem)
  v_13285 <- getRegister zf
  v_13286 <- eval (eq v_13285 (bv_nat 1 1))
  v_13287 <- eval (notBool_ v_13286)
  v_13288 <- eval (mux v_13287 (bv_nat 8 1) (bv_nat 8 0))
  store v_13284 v_13288 1
==========================================
setng_X86-SYNTAX (v_3058 : Mem)
  v_13290 <- evaluateAddress (v_3058 : Mem)
  v_13291 <- getRegister zf
  v_13292 <- eval (eq v_13291 (bv_nat 1 1))
  v_13293 <- getRegister sf
  v_13294 <- eval (eq v_13293 (bv_nat 1 1))
  v_13295 <- getRegister of
  v_13296 <- eval (eq v_13295 (bv_nat 1 1))
  v_13297 <- eval (eq v_13294 v_13296)
  v_13298 <- eval (notBool_ v_13297)
  v_13299 <- eval (bit_or v_13292 v_13298)
  v_13300 <- eval (mux v_13299 (bv_nat 8 1) (bv_nat 8 0))
  store v_13290 v_13300 1
==========================================
setnge_X86-SYNTAX (v_3069 : Mem)
  v_13302 <- evaluateAddress (v_3069 : Mem)
  v_13303 <- getRegister sf
  v_13304 <- eval (eq v_13303 (bv_nat 1 1))
  v_13305 <- getRegister of
  v_13306 <- eval (eq v_13305 (bv_nat 1 1))
  v_13307 <- eval (eq v_13304 v_13306)
  v_13308 <- eval (notBool_ v_13307)
  v_13309 <- eval (mux v_13308 (bv_nat 8 1) (bv_nat 8 0))
  store v_13302 v_13309 1
==========================================
setnl_X86-SYNTAX (v_3080 : Mem)
  v_13311 <- evaluateAddress (v_3080 : Mem)
  v_13312 <- getRegister sf
  v_13313 <- eval (eq v_13312 (bv_nat 1 1))
  v_13314 <- getRegister of
  v_13315 <- eval (eq v_13314 (bv_nat 1 1))
  v_13316 <- eval (eq v_13313 v_13315)
  v_13317 <- eval (mux v_13316 (bv_nat 8 1) (bv_nat 8 0))
  store v_13311 v_13317 1
==========================================
setnle_X86-SYNTAX (v_3091 : Mem)
  v_13319 <- evaluateAddress (v_3091 : Mem)
  v_13320 <- getRegister zf
  v_13321 <- eval (eq v_13320 (bv_nat 1 1))
  v_13322 <- eval (notBool_ v_13321)
  v_13323 <- getRegister sf
  v_13324 <- eval (eq v_13323 (bv_nat 1 1))
  v_13325 <- getRegister of
  v_13326 <- eval (eq v_13325 (bv_nat 1 1))
  v_13327 <- eval (eq v_13324 v_13326)
  v_13328 <- eval (bit_and v_13322 v_13327)
  v_13329 <- eval (mux v_13328 (bv_nat 8 1) (bv_nat 8 0))
  store v_13319 v_13329 1
==========================================
setno_X86-SYNTAX (v_3102 : Mem)
  v_13331 <- evaluateAddress (v_3102 : Mem)
  v_13332 <- getRegister of
  v_13333 <- eval (eq v_13332 (bv_nat 1 1))
  v_13334 <- eval (notBool_ v_13333)
  v_13335 <- eval (mux v_13334 (bv_nat 8 1) (bv_nat 8 0))
  store v_13331 v_13335 1
==========================================
setnp_X86-SYNTAX (v_3113 : Mem)
  v_13337 <- evaluateAddress (v_3113 : Mem)
  v_13338 <- getRegister pf
  v_13339 <- eval (eq v_13338 (bv_nat 1 1))
  v_13340 <- eval (notBool_ v_13339)
  v_13341 <- eval (mux v_13340 (bv_nat 8 1) (bv_nat 8 0))
  store v_13337 v_13341 1
==========================================
setns_X86-SYNTAX (v_3124 : Mem)
  v_13343 <- evaluateAddress (v_3124 : Mem)
  v_13344 <- getRegister sf
  v_13345 <- eval (eq v_13344 (bv_nat 1 1))
  v_13346 <- eval (notBool_ v_13345)
  v_13347 <- eval (mux v_13346 (bv_nat 8 1) (bv_nat 8 0))
  store v_13343 v_13347 1
==========================================
setnz_X86-SYNTAX (v_3135 : Mem)
  v_13349 <- evaluateAddress (v_3135 : Mem)
  v_13350 <- getRegister zf
  v_13351 <- eval (eq v_13350 (bv_nat 1 1))
  v_13352 <- eval (notBool_ v_13351)
  v_13353 <- eval (mux v_13352 (bv_nat 8 1) (bv_nat 8 0))
  store v_13349 v_13353 1
==========================================
seto_X86-SYNTAX (v_3146 : Mem)
  v_13355 <- evaluateAddress (v_3146 : Mem)
  v_13356 <- getRegister of
  v_13357 <- eval (eq v_13356 (bv_nat 1 1))
  v_13358 <- eval (mux v_13357 (bv_nat 8 1) (bv_nat 8 0))
  store v_13355 v_13358 1
==========================================
setp_X86-SYNTAX (v_3157 : Mem)
  v_13360 <- evaluateAddress (v_3157 : Mem)
  v_13361 <- getRegister pf
  v_13362 <- eval (eq v_13361 (bv_nat 1 1))
  v_13363 <- eval (mux v_13362 (bv_nat 8 1) (bv_nat 8 0))
  store v_13360 v_13363 1
==========================================
setpe_X86-SYNTAX (v_3168 : Mem)
  v_13365 <- evaluateAddress (v_3168 : Mem)
  v_13366 <- getRegister pf
  v_13367 <- eval (eq v_13366 (bv_nat 1 1))
  v_13368 <- eval (mux v_13367 (bv_nat 8 1) (bv_nat 8 0))
  store v_13365 v_13368 1
==========================================
setpo_X86-SYNTAX (v_3179 : Mem)
  v_13370 <- evaluateAddress (v_3179 : Mem)
  v_13371 <- getRegister pf
  v_13372 <- eval (eq v_13371 (bv_nat 1 1))
  v_13373 <- eval (notBool_ v_13372)
  v_13374 <- eval (mux v_13373 (bv_nat 8 1) (bv_nat 8 0))
  store v_13370 v_13374 1
==========================================
sets_X86-SYNTAX (v_3190 : Mem)
  v_13376 <- evaluateAddress (v_3190 : Mem)
  v_13377 <- getRegister sf
  v_13378 <- eval (eq v_13377 (bv_nat 1 1))
  v_13379 <- eval (mux v_13378 (bv_nat 8 1) (bv_nat 8 0))
  store v_13376 v_13379 1
==========================================
roundpd_X86-SYNTAX (v_2328 : Imm) (v_2327 : Mem) (v_2329 : Xmm)
  v_13381 <- evaluateAddress (v_2327 : Mem)
  v_13382 <- load v_13381 16
  v_13383 <- eval (extract v_13382 0 64)
  v_13384 <- eval (handleImmediateWithSignExtend (v_2328 : Imm) 8 8)
  v_13385 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_rm v_13383 v_13384)
  v_13386 <- eval (extract v_13382 64 128)
  v_13387 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_rm v_13386 v_13384)
  v_13388 <- eval (concat v_13385 v_13387)
  setRegister (v_2329 : Xmm) v_13388
==========================================
roundps_X86-SYNTAX (v_2339 : Imm) (v_2338 : Mem) (v_2340 : Xmm)
  v_13390 <- evaluateAddress (v_2338 : Mem)
  v_13391 <- load v_13390 16
  v_13392 <- eval (extract v_13391 0 32)
  v_13393 <- eval (handleImmediateWithSignExtend (v_2339 : Imm) 8 8)
  v_13394 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_13392 v_13393)
  v_13395 <- eval (extract v_13391 32 64)
  v_13396 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_13395 v_13393)
  v_13397 <- eval (extract v_13391 64 96)
  v_13398 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_13397 v_13393)
  v_13399 <- eval (extract v_13391 96 128)
  v_13400 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_13399 v_13393)
  v_13401 <- eval (concat v_13398 v_13400)
  v_13402 <- eval (concat v_13396 v_13401)
  v_13403 <- eval (concat v_13394 v_13402)
  setRegister (v_2340 : Xmm) v_13403
==========================================
roundsd_X86-SYNTAX (v_2350 : Imm) (v_2349 : Mem) (v_2351 : Xmm)
  v_13405 <- getRegister (v_2351 : Xmm)
  v_13406 <- eval (extract v_13405 0 64)
  v_13407 <- evaluateAddress (v_2349 : Mem)
  v_13408 <- load v_13407 8
  v_13409 <- eval (handleImmediateWithSignExtend (v_2350 : Imm) 8 8)
  v_13410 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_rm v_13408 v_13409)
  v_13411 <- eval (concat v_13406 v_13410)
  setRegister (v_2351 : Xmm) v_13411
==========================================
roundss_X86-SYNTAX (v_2361 : Imm) (v_2360 : Mem) (v_2362 : Xmm)
  v_13413 <- getRegister (v_2362 : Xmm)
  v_13414 <- eval (extract v_13413 0 96)
  v_13415 <- evaluateAddress (v_2360 : Mem)
  v_13416 <- load v_13415 4
  v_13417 <- eval (handleImmediateWithSignExtend (v_2361 : Imm) 8 8)
  v_13418 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_13416 v_13417)
  v_13419 <- eval (concat v_13414 v_13418)
  setRegister (v_2362 : Xmm) v_13419
==========================================
rsqrtps_X86-SYNTAX (v_2371 : Mem) (v_2372 : Xmm)
  v_13421 <- evaluateAddress (v_2371 : Mem)
  v_13422 <- load v_13421 16
  v_13423 <- eval (extract v_13422 0 32)
  v_13424 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_13423)
  v_13425 <- eval (MInt2Float v_13424 24 8)
  v_13426 <- eval (_/Float__FLOAT 1e+00 v_13425)
  v_13427 <- eval (Float2MInt v_13426 32)
  v_13428 <- eval (extract v_13422 32 64)
  v_13429 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_13428)
  v_13430 <- eval (MInt2Float v_13429 24 8)
  v_13431 <- eval (_/Float__FLOAT 1e+00 v_13430)
  v_13432 <- eval (Float2MInt v_13431 32)
  v_13433 <- eval (extract v_13422 64 96)
  v_13434 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_13433)
  v_13435 <- eval (MInt2Float v_13434 24 8)
  v_13436 <- eval (_/Float__FLOAT 1e+00 v_13435)
  v_13437 <- eval (Float2MInt v_13436 32)
  v_13438 <- eval (extract v_13422 96 128)
  v_13439 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_13438)
  v_13440 <- eval (MInt2Float v_13439 24 8)
  v_13441 <- eval (_/Float__FLOAT 1e+00 v_13440)
  v_13442 <- eval (Float2MInt v_13441 32)
  v_13443 <- eval (concat v_13437 v_13442)
  v_13444 <- eval (concat v_13432 v_13443)
  v_13445 <- eval (concat v_13427 v_13444)
  setRegister (v_2372 : Xmm) v_13445
==========================================
rsqrtss_X86-SYNTAX (v_2380 : Mem) (v_2381 : Xmm)
  v_13447 <- getRegister (v_2381 : Xmm)
  v_13448 <- eval (extract v_13447 0 96)
  v_13449 <- evaluateAddress (v_2380 : Mem)
  v_13450 <- load v_13449 4
  v_13451 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_13450)
  v_13452 <- eval (MInt2Float v_13451 24 8)
  v_13453 <- eval (_/Float__FLOAT 1e+00 v_13452)
  v_13454 <- eval (Float2MInt v_13453 32)
  v_13455 <- eval (concat v_13448 v_13454)
  setRegister (v_2381 : Xmm) v_13455
==========================================
sarxl_X86-SYNTAX (v_2659 : R32) (v_2658 : Mem) (v_2660 : R32)
  v_13602 <- evaluateAddress (v_2658 : Mem)
  v_13603 <- load v_13602 4
  v_13604 <- eval (bitwidthMInt v_13603)
  v_13605 <- eval (svalueMInt v_13603)
  v_13606 <- eval (mi v_13604 v_13605)
  v_13607 <- getRegister (v_2659 : R32)
  v_13608 <- eval (bv_and v_13607 (bv_nat 32 31))
  v_13609 <- eval (uvalueMInt v_13608)
  v_13610 <- eval (ashr v_13606 v_13609)
  setRegister (v_2660 : R32) v_13610
==========================================
sarxq_X86-SYNTAX (v_2680 : R64) (v_2679 : Mem) (v_2681 : R64)
  v_13613 <- evaluateAddress (v_2679 : Mem)
  v_13614 <- load v_13613 8
  v_13615 <- eval (bitwidthMInt v_13614)
  v_13616 <- eval (svalueMInt v_13614)
  v_13617 <- eval (mi v_13615 v_13616)
  v_13618 <- getRegister (v_2680 : R64)
  v_13619 <- eval (bv_and v_13618 (bv_nat 64 63))
  v_13620 <- eval (uvalueMInt v_13619)
  v_13621 <- eval (ashr v_13617 v_13620)
  setRegister (v_2681 : R64) v_13621
==========================================
sbbb_X86-SYNTAX (v_2716 : Mem) (v_2717 : R8)
  v_13626 <- getRegister cf
  v_13627 <- eval (eq v_13626 (bv_nat 1 1))
  v_13628 <- evaluateAddress (v_2716 : Mem)
  v_13629 <- load v_13628 1
  v_13630 <- eval (bitwidthMInt v_13629)
  v_13631 <- eval (mi v_13630 -1)
  v_13632 <- eval (bv_xor v_13629 v_13631)
  v_13633 <- eval (concat (bv_nat 1 0) v_13632)
  v_13634 <- eval (add v_13633 (bv_nat 9 1))
  v_13635 <- eval (mux v_13627 v_13633 v_13634)
  v_13636 <- getRegister (v_2717 : R8)
  v_13637 <- eval (concat (bv_nat 1 0) v_13636)
  v_13638 <- eval (add v_13635 v_13637)
  v_13639 <- eval (extract v_13638 0 1)
  v_13640 <- eval (eq v_13639 (bv_nat 1 1))
  v_13641 <- eval (notBool_ v_13640)
  v_13642 <- eval (mux v_13641 (bv_nat 1 1) (bv_nat 1 0))
  v_13643 <- eval (extract v_13638 1 2)
  v_13644 <- eval (extract v_13638 1 9)
  v_13645 <- eval (eq v_13644 (bv_nat 8 0))
  v_13646 <- eval (mux v_13645 (bv_nat 1 1) (bv_nat 1 0))
  v_13647 <- eval (extract v_13629 3 4)
  v_13648 <- eval (extract v_13636 3 4)
  v_13649 <- eval (bv_xor v_13647 v_13648)
  v_13650 <- eval (extract v_13638 4 5)
  v_13651 <- eval (bv_xor v_13649 v_13650)
  v_13652 <- eval (extract v_13638 8 9)
  v_13653 <- eval (eq v_13652 (bv_nat 1 1))
  v_13654 <- eval (extract v_13638 7 8)
  v_13655 <- eval (eq v_13654 (bv_nat 1 1))
  v_13656 <- eval (eq v_13653 v_13655)
  v_13657 <- eval (notBool_ v_13656)
  v_13658 <- eval (extract v_13638 6 7)
  v_13659 <- eval (eq v_13658 (bv_nat 1 1))
  v_13660 <- eval (eq v_13657 v_13659)
  v_13661 <- eval (notBool_ v_13660)
  v_13662 <- eval (extract v_13638 5 6)
  v_13663 <- eval (eq v_13662 (bv_nat 1 1))
  v_13664 <- eval (eq v_13661 v_13663)
  v_13665 <- eval (notBool_ v_13664)
  v_13666 <- eval (eq v_13650 (bv_nat 1 1))
  v_13667 <- eval (eq v_13665 v_13666)
  v_13668 <- eval (notBool_ v_13667)
  v_13669 <- eval (extract v_13638 3 4)
  v_13670 <- eval (eq v_13669 (bv_nat 1 1))
  v_13671 <- eval (eq v_13668 v_13670)
  v_13672 <- eval (notBool_ v_13671)
  v_13673 <- eval (extract v_13638 2 3)
  v_13674 <- eval (eq v_13673 (bv_nat 1 1))
  v_13675 <- eval (eq v_13672 v_13674)
  v_13676 <- eval (notBool_ v_13675)
  v_13677 <- eval (eq v_13643 (bv_nat 1 1))
  v_13678 <- eval (eq v_13676 v_13677)
  v_13679 <- eval (notBool_ v_13678)
  v_13680 <- eval (notBool_ v_13679)
  v_13681 <- eval (mux v_13680 (bv_nat 1 1) (bv_nat 1 0))
  v_13682 <- eval (extract v_13629 0 1)
  v_13683 <- eval (bitwidthMInt v_13682)
  v_13684 <- eval (mi v_13683 -1)
  v_13685 <- eval (bv_xor v_13682 v_13684)
  v_13686 <- eval (eq v_13685 (bv_nat 1 1))
  v_13687 <- eval (extract v_13636 0 1)
  v_13688 <- eval (eq v_13687 (bv_nat 1 1))
  v_13689 <- eval (eq v_13686 v_13688)
  v_13690 <- eval (eq v_13686 v_13677)
  v_13691 <- eval (notBool_ v_13690)
  v_13692 <- eval (bit_and v_13689 v_13691)
  v_13693 <- eval (mux v_13692 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2717 : R8) v_13644
  setRegister of v_13693
  setRegister pf v_13681
  setRegister af v_13651
  setRegister zf v_13646
  setRegister sf v_13643
  setRegister cf v_13642
==========================================
sbbb_X86-SYNTAX (v_2735 : Mem) (v_2736 : Rh)
  v_13701 <- getRegister cf
  v_13702 <- eval (eq v_13701 (bv_nat 1 1))
  v_13703 <- evaluateAddress (v_2735 : Mem)
  v_13704 <- load v_13703 1
  v_13705 <- eval (bitwidthMInt v_13704)
  v_13706 <- eval (mi v_13705 -1)
  v_13707 <- eval (bv_xor v_13704 v_13706)
  v_13708 <- eval (concat (bv_nat 1 0) v_13707)
  v_13709 <- eval (add v_13708 (bv_nat 9 1))
  v_13710 <- eval (mux v_13702 v_13708 v_13709)
  v_13711 <- getRegister (v_2736 : Rh)
  v_13712 <- eval (concat (bv_nat 1 0) v_13711)
  v_13713 <- eval (add v_13710 v_13712)
  v_13714 <- eval (extract v_13713 0 1)
  v_13715 <- eval (eq v_13714 (bv_nat 1 1))
  v_13716 <- eval (notBool_ v_13715)
  v_13717 <- eval (mux v_13716 (bv_nat 1 1) (bv_nat 1 0))
  v_13718 <- eval (extract v_13713 1 2)
  v_13719 <- eval (extract v_13704 3 4)
  v_13720 <- eval (extract v_13711 3 4)
  v_13721 <- eval (bv_xor v_13719 v_13720)
  v_13722 <- eval (extract v_13713 4 5)
  v_13723 <- eval (bv_xor v_13721 v_13722)
  v_13724 <- eval (extract v_13713 1 9)
  v_13725 <- eval (eq v_13724 (bv_nat 8 0))
  v_13726 <- eval (mux v_13725 (bv_nat 1 1) (bv_nat 1 0))
  v_13727 <- eval (extract v_13713 8 9)
  v_13728 <- eval (eq v_13727 (bv_nat 1 1))
  v_13729 <- eval (extract v_13713 7 8)
  v_13730 <- eval (eq v_13729 (bv_nat 1 1))
  v_13731 <- eval (eq v_13728 v_13730)
  v_13732 <- eval (notBool_ v_13731)
  v_13733 <- eval (extract v_13713 6 7)
  v_13734 <- eval (eq v_13733 (bv_nat 1 1))
  v_13735 <- eval (eq v_13732 v_13734)
  v_13736 <- eval (notBool_ v_13735)
  v_13737 <- eval (extract v_13713 5 6)
  v_13738 <- eval (eq v_13737 (bv_nat 1 1))
  v_13739 <- eval (eq v_13736 v_13738)
  v_13740 <- eval (notBool_ v_13739)
  v_13741 <- eval (eq v_13722 (bv_nat 1 1))
  v_13742 <- eval (eq v_13740 v_13741)
  v_13743 <- eval (notBool_ v_13742)
  v_13744 <- eval (extract v_13713 3 4)
  v_13745 <- eval (eq v_13744 (bv_nat 1 1))
  v_13746 <- eval (eq v_13743 v_13745)
  v_13747 <- eval (notBool_ v_13746)
  v_13748 <- eval (extract v_13713 2 3)
  v_13749 <- eval (eq v_13748 (bv_nat 1 1))
  v_13750 <- eval (eq v_13747 v_13749)
  v_13751 <- eval (notBool_ v_13750)
  v_13752 <- eval (eq v_13718 (bv_nat 1 1))
  v_13753 <- eval (eq v_13751 v_13752)
  v_13754 <- eval (notBool_ v_13753)
  v_13755 <- eval (notBool_ v_13754)
  v_13756 <- eval (mux v_13755 (bv_nat 1 1) (bv_nat 1 0))
  v_13757 <- eval (extract v_13704 0 1)
  v_13758 <- eval (bitwidthMInt v_13757)
  v_13759 <- eval (mi v_13758 -1)
  v_13760 <- eval (bv_xor v_13757 v_13759)
  v_13761 <- eval (eq v_13760 (bv_nat 1 1))
  v_13762 <- eval (extract v_13711 0 1)
  v_13763 <- eval (eq v_13762 (bv_nat 1 1))
  v_13764 <- eval (eq v_13761 v_13763)
  v_13765 <- eval (eq v_13761 v_13752)
  v_13766 <- eval (notBool_ v_13765)
  v_13767 <- eval (bit_and v_13764 v_13766)
  v_13768 <- eval (mux v_13767 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2736 : Rh) v_13724
  setRegister of v_13768
  setRegister pf v_13756
  setRegister zf v_13726
  setRegister af v_13723
  setRegister sf v_13718
  setRegister cf v_13717
==========================================
sbbl_X86-SYNTAX (v_2775 : Mem) (v_2776 : R32)
  v_13781 <- getRegister cf
  v_13782 <- eval (eq v_13781 (bv_nat 1 1))
  v_13783 <- evaluateAddress (v_2775 : Mem)
  v_13784 <- load v_13783 4
  v_13785 <- eval (bitwidthMInt v_13784)
  v_13786 <- eval (mi v_13785 -1)
  v_13787 <- eval (bv_xor v_13784 v_13786)
  v_13788 <- eval (concat (bv_nat 1 0) v_13787)
  v_13789 <- eval (add v_13788 (bv_nat 33 1))
  v_13790 <- eval (mux v_13782 v_13788 v_13789)
  v_13791 <- getRegister (v_2776 : R32)
  v_13792 <- eval (concat (bv_nat 1 0) v_13791)
  v_13793 <- eval (add v_13790 v_13792)
  v_13794 <- eval (extract v_13793 0 1)
  v_13795 <- eval (eq v_13794 (bv_nat 1 1))
  v_13796 <- eval (notBool_ v_13795)
  v_13797 <- eval (mux v_13796 (bv_nat 1 1) (bv_nat 1 0))
  v_13798 <- eval (extract v_13793 1 2)
  v_13799 <- eval (extract v_13793 1 33)
  v_13800 <- eval (eq v_13799 (bv_nat 32 0))
  v_13801 <- eval (mux v_13800 (bv_nat 1 1) (bv_nat 1 0))
  v_13802 <- eval (extract v_13784 27 28)
  v_13803 <- eval (extract v_13791 27 28)
  v_13804 <- eval (bv_xor v_13802 v_13803)
  v_13805 <- eval (extract v_13793 28 29)
  v_13806 <- eval (bv_xor v_13804 v_13805)
  v_13807 <- eval (extract v_13793 32 33)
  v_13808 <- eval (eq v_13807 (bv_nat 1 1))
  v_13809 <- eval (extract v_13793 31 32)
  v_13810 <- eval (eq v_13809 (bv_nat 1 1))
  v_13811 <- eval (eq v_13808 v_13810)
  v_13812 <- eval (notBool_ v_13811)
  v_13813 <- eval (extract v_13793 30 31)
  v_13814 <- eval (eq v_13813 (bv_nat 1 1))
  v_13815 <- eval (eq v_13812 v_13814)
  v_13816 <- eval (notBool_ v_13815)
  v_13817 <- eval (extract v_13793 29 30)
  v_13818 <- eval (eq v_13817 (bv_nat 1 1))
  v_13819 <- eval (eq v_13816 v_13818)
  v_13820 <- eval (notBool_ v_13819)
  v_13821 <- eval (eq v_13805 (bv_nat 1 1))
  v_13822 <- eval (eq v_13820 v_13821)
  v_13823 <- eval (notBool_ v_13822)
  v_13824 <- eval (extract v_13793 27 28)
  v_13825 <- eval (eq v_13824 (bv_nat 1 1))
  v_13826 <- eval (eq v_13823 v_13825)
  v_13827 <- eval (notBool_ v_13826)
  v_13828 <- eval (extract v_13793 26 27)
  v_13829 <- eval (eq v_13828 (bv_nat 1 1))
  v_13830 <- eval (eq v_13827 v_13829)
  v_13831 <- eval (notBool_ v_13830)
  v_13832 <- eval (extract v_13793 25 26)
  v_13833 <- eval (eq v_13832 (bv_nat 1 1))
  v_13834 <- eval (eq v_13831 v_13833)
  v_13835 <- eval (notBool_ v_13834)
  v_13836 <- eval (notBool_ v_13835)
  v_13837 <- eval (mux v_13836 (bv_nat 1 1) (bv_nat 1 0))
  v_13838 <- eval (extract v_13784 0 1)
  v_13839 <- eval (bitwidthMInt v_13838)
  v_13840 <- eval (mi v_13839 -1)
  v_13841 <- eval (bv_xor v_13838 v_13840)
  v_13842 <- eval (eq v_13841 (bv_nat 1 1))
  v_13843 <- eval (extract v_13791 0 1)
  v_13844 <- eval (eq v_13843 (bv_nat 1 1))
  v_13845 <- eval (eq v_13842 v_13844)
  v_13846 <- eval (eq v_13798 (bv_nat 1 1))
  v_13847 <- eval (eq v_13842 v_13846)
  v_13848 <- eval (notBool_ v_13847)
  v_13849 <- eval (bit_and v_13845 v_13848)
  v_13850 <- eval (mux v_13849 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2776 : R32) v_13799
  setRegister of v_13850
  setRegister pf v_13837
  setRegister af v_13806
  setRegister zf v_13801
  setRegister sf v_13798
  setRegister cf v_13797
==========================================
sbbq_X86-SYNTAX (v_2806 : Mem) (v_2807 : R64)
  v_13863 <- getRegister cf
  v_13864 <- eval (eq v_13863 (bv_nat 1 1))
  v_13865 <- evaluateAddress (v_2806 : Mem)
  v_13866 <- load v_13865 8
  v_13867 <- eval (bitwidthMInt v_13866)
  v_13868 <- eval (mi v_13867 -1)
  v_13869 <- eval (bv_xor v_13866 v_13868)
  v_13870 <- eval (concat (bv_nat 1 0) v_13869)
  v_13871 <- eval (add v_13870 (bv_nat 65 1))
  v_13872 <- eval (mux v_13864 v_13870 v_13871)
  v_13873 <- getRegister (v_2807 : R64)
  v_13874 <- eval (concat (bv_nat 1 0) v_13873)
  v_13875 <- eval (add v_13872 v_13874)
  v_13876 <- eval (extract v_13875 0 1)
  v_13877 <- eval (eq v_13876 (bv_nat 1 1))
  v_13878 <- eval (notBool_ v_13877)
  v_13879 <- eval (mux v_13878 (bv_nat 1 1) (bv_nat 1 0))
  v_13880 <- eval (extract v_13875 1 2)
  v_13881 <- eval (extract v_13875 1 65)
  v_13882 <- eval (eq v_13881 (bv_nat 64 0))
  v_13883 <- eval (mux v_13882 (bv_nat 1 1) (bv_nat 1 0))
  v_13884 <- eval (extract v_13866 59 60)
  v_13885 <- eval (extract v_13873 59 60)
  v_13886 <- eval (bv_xor v_13884 v_13885)
  v_13887 <- eval (extract v_13875 60 61)
  v_13888 <- eval (bv_xor v_13886 v_13887)
  v_13889 <- eval (extract v_13875 64 65)
  v_13890 <- eval (eq v_13889 (bv_nat 1 1))
  v_13891 <- eval (extract v_13875 63 64)
  v_13892 <- eval (eq v_13891 (bv_nat 1 1))
  v_13893 <- eval (eq v_13890 v_13892)
  v_13894 <- eval (notBool_ v_13893)
  v_13895 <- eval (extract v_13875 62 63)
  v_13896 <- eval (eq v_13895 (bv_nat 1 1))
  v_13897 <- eval (eq v_13894 v_13896)
  v_13898 <- eval (notBool_ v_13897)
  v_13899 <- eval (extract v_13875 61 62)
  v_13900 <- eval (eq v_13899 (bv_nat 1 1))
  v_13901 <- eval (eq v_13898 v_13900)
  v_13902 <- eval (notBool_ v_13901)
  v_13903 <- eval (eq v_13887 (bv_nat 1 1))
  v_13904 <- eval (eq v_13902 v_13903)
  v_13905 <- eval (notBool_ v_13904)
  v_13906 <- eval (extract v_13875 59 60)
  v_13907 <- eval (eq v_13906 (bv_nat 1 1))
  v_13908 <- eval (eq v_13905 v_13907)
  v_13909 <- eval (notBool_ v_13908)
  v_13910 <- eval (extract v_13875 58 59)
  v_13911 <- eval (eq v_13910 (bv_nat 1 1))
  v_13912 <- eval (eq v_13909 v_13911)
  v_13913 <- eval (notBool_ v_13912)
  v_13914 <- eval (extract v_13875 57 58)
  v_13915 <- eval (eq v_13914 (bv_nat 1 1))
  v_13916 <- eval (eq v_13913 v_13915)
  v_13917 <- eval (notBool_ v_13916)
  v_13918 <- eval (notBool_ v_13917)
  v_13919 <- eval (mux v_13918 (bv_nat 1 1) (bv_nat 1 0))
  v_13920 <- eval (extract v_13866 0 1)
  v_13921 <- eval (bitwidthMInt v_13920)
  v_13922 <- eval (mi v_13921 -1)
  v_13923 <- eval (bv_xor v_13920 v_13922)
  v_13924 <- eval (eq v_13923 (bv_nat 1 1))
  v_13925 <- eval (extract v_13873 0 1)
  v_13926 <- eval (eq v_13925 (bv_nat 1 1))
  v_13927 <- eval (eq v_13924 v_13926)
  v_13928 <- eval (eq v_13880 (bv_nat 1 1))
  v_13929 <- eval (eq v_13924 v_13928)
  v_13930 <- eval (notBool_ v_13929)
  v_13931 <- eval (bit_and v_13927 v_13930)
  v_13932 <- eval (mux v_13931 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2807 : R64) v_13881
  setRegister of v_13932
  setRegister pf v_13919
  setRegister af v_13888
  setRegister zf v_13883
  setRegister sf v_13880
  setRegister cf v_13879
==========================================
sbbw_X86-SYNTAX (v_2845 : Mem) (v_2848 : R16)
  v_13945 <- getRegister cf
  v_13946 <- eval (eq v_13945 (bv_nat 1 1))
  v_13947 <- evaluateAddress (v_2845 : Mem)
  v_13948 <- load v_13947 2
  v_13949 <- eval (bitwidthMInt v_13948)
  v_13950 <- eval (mi v_13949 -1)
  v_13951 <- eval (bv_xor v_13948 v_13950)
  v_13952 <- eval (concat (bv_nat 1 0) v_13951)
  v_13953 <- eval (add v_13952 (bv_nat 17 1))
  v_13954 <- eval (mux v_13946 v_13952 v_13953)
  v_13955 <- getRegister (v_2848 : R16)
  v_13956 <- eval (concat (bv_nat 1 0) v_13955)
  v_13957 <- eval (add v_13954 v_13956)
  v_13958 <- eval (extract v_13957 0 1)
  v_13959 <- eval (eq v_13958 (bv_nat 1 1))
  v_13960 <- eval (notBool_ v_13959)
  v_13961 <- eval (mux v_13960 (bv_nat 1 1) (bv_nat 1 0))
  v_13962 <- eval (extract v_13957 1 2)
  v_13963 <- eval (extract v_13957 1 17)
  v_13964 <- eval (eq v_13963 (bv_nat 16 0))
  v_13965 <- eval (mux v_13964 (bv_nat 1 1) (bv_nat 1 0))
  v_13966 <- eval (extract v_13948 11 12)
  v_13967 <- eval (extract v_13955 11 12)
  v_13968 <- eval (bv_xor v_13966 v_13967)
  v_13969 <- eval (extract v_13957 12 13)
  v_13970 <- eval (bv_xor v_13968 v_13969)
  v_13971 <- eval (extract v_13957 16 17)
  v_13972 <- eval (eq v_13971 (bv_nat 1 1))
  v_13973 <- eval (extract v_13957 15 16)
  v_13974 <- eval (eq v_13973 (bv_nat 1 1))
  v_13975 <- eval (eq v_13972 v_13974)
  v_13976 <- eval (notBool_ v_13975)
  v_13977 <- eval (extract v_13957 14 15)
  v_13978 <- eval (eq v_13977 (bv_nat 1 1))
  v_13979 <- eval (eq v_13976 v_13978)
  v_13980 <- eval (notBool_ v_13979)
  v_13981 <- eval (extract v_13957 13 14)
  v_13982 <- eval (eq v_13981 (bv_nat 1 1))
  v_13983 <- eval (eq v_13980 v_13982)
  v_13984 <- eval (notBool_ v_13983)
  v_13985 <- eval (eq v_13969 (bv_nat 1 1))
  v_13986 <- eval (eq v_13984 v_13985)
  v_13987 <- eval (notBool_ v_13986)
  v_13988 <- eval (extract v_13957 11 12)
  v_13989 <- eval (eq v_13988 (bv_nat 1 1))
  v_13990 <- eval (eq v_13987 v_13989)
  v_13991 <- eval (notBool_ v_13990)
  v_13992 <- eval (extract v_13957 10 11)
  v_13993 <- eval (eq v_13992 (bv_nat 1 1))
  v_13994 <- eval (eq v_13991 v_13993)
  v_13995 <- eval (notBool_ v_13994)
  v_13996 <- eval (extract v_13957 9 10)
  v_13997 <- eval (eq v_13996 (bv_nat 1 1))
  v_13998 <- eval (eq v_13995 v_13997)
  v_13999 <- eval (notBool_ v_13998)
  v_14000 <- eval (notBool_ v_13999)
  v_14001 <- eval (mux v_14000 (bv_nat 1 1) (bv_nat 1 0))
  v_14002 <- eval (extract v_13948 0 1)
  v_14003 <- eval (bitwidthMInt v_14002)
  v_14004 <- eval (mi v_14003 -1)
  v_14005 <- eval (bv_xor v_14002 v_14004)
  v_14006 <- eval (eq v_14005 (bv_nat 1 1))
  v_14007 <- eval (extract v_13955 0 1)
  v_14008 <- eval (eq v_14007 (bv_nat 1 1))
  v_14009 <- eval (eq v_14006 v_14008)
  v_14010 <- eval (eq v_13962 (bv_nat 1 1))
  v_14011 <- eval (eq v_14006 v_14010)
  v_14012 <- eval (notBool_ v_14011)
  v_14013 <- eval (bit_and v_14009 v_14012)
  v_14014 <- eval (mux v_14013 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2848 : R16) v_13963
  setRegister of v_14014
  setRegister pf v_14001
  setRegister af v_13970
  setRegister zf v_13965
  setRegister sf v_13962
  setRegister cf v_13961
==========================================
salb_X86-SYNTAX cl (v_2389 : Mem)
  v_14022 <- evaluateAddress (v_2389 : Mem)
  v_14023 <- load v_14022 1
  v_14024 <- eval (concat (bv_nat 1 0) v_14023)
  v_14025 <- getRegister rcx
  v_14026 <- eval (extract v_14025 56 64)
  v_14027 <- eval (bv_and v_14026 (bv_nat 8 31))
  v_14028 <- eval (concat (bv_nat 1 0) v_14027)
  v_14029 <- eval (uvalueMInt v_14028)
  v_14030 <- eval (shl v_14024 v_14029)
  v_14031 <- eval (bitwidthMInt v_14024)
  v_14032 <- eval (extract v_14030 0 v_14031)
  v_14033 <- eval (extract v_14032 1 9)
  store v_14022 v_14033 1
  v_14035 <- eval (uge v_14027 (bv_nat 8 8))
  v_14036 <- eval (bit_and v_14035 undef)
  v_14037 <- eval (notBool_ v_14035)
  v_14038 <- eval (eq v_14027 (bv_nat 8 0))
  v_14039 <- eval (notBool_ v_14038)
  v_14040 <- eval (extract v_14032 0 1)
  v_14041 <- eval (eq v_14040 (bv_nat 1 1))
  v_14042 <- eval (bit_and v_14039 v_14041)
  v_14043 <- eval (notBool_ v_14039)
  v_14044 <- getRegister cf
  v_14045 <- eval (eq v_14044 (bv_nat 1 1))
  v_14046 <- eval (bit_and v_14043 v_14045)
  v_14047 <- eval (bit_or v_14042 v_14046)
  v_14048 <- eval (bit_and v_14037 v_14047)
  v_14049 <- eval (bit_or v_14036 v_14048)
  v_14050 <- eval (mux v_14049 (bv_nat 1 1) (bv_nat 1 0))
  v_14051 <- eval (extract v_14032 1 2)
  v_14052 <- eval (eq v_14051 (bv_nat 1 1))
  v_14053 <- eval (bit_and v_14039 v_14052)
  v_14054 <- getRegister sf
  v_14055 <- eval (eq v_14054 (bv_nat 1 1))
  v_14056 <- eval (bit_and v_14043 v_14055)
  v_14057 <- eval (bit_or v_14053 v_14056)
  v_14058 <- eval (mux v_14057 (bv_nat 1 1) (bv_nat 1 0))
  v_14059 <- eval (eq v_14033 (bv_nat 8 0))
  v_14060 <- eval (bit_and v_14039 v_14059)
  v_14061 <- getRegister zf
  v_14062 <- eval (eq v_14061 (bv_nat 1 1))
  v_14063 <- eval (bit_and v_14043 v_14062)
  v_14064 <- eval (bit_or v_14060 v_14063)
  v_14065 <- eval (mux v_14064 (bv_nat 1 1) (bv_nat 1 0))
  v_14066 <- eval (bit_and v_14039 undef)
  v_14067 <- getRegister af
  v_14068 <- eval (eq v_14067 (bv_nat 1 1))
  v_14069 <- eval (bit_and v_14043 v_14068)
  v_14070 <- eval (bit_or v_14066 v_14069)
  v_14071 <- eval (mux v_14070 (bv_nat 1 1) (bv_nat 1 0))
  v_14072 <- eval (extract v_14032 8 9)
  v_14073 <- eval (eq v_14072 (bv_nat 1 1))
  v_14074 <- eval (extract v_14032 7 8)
  v_14075 <- eval (eq v_14074 (bv_nat 1 1))
  v_14076 <- eval (eq v_14073 v_14075)
  v_14077 <- eval (notBool_ v_14076)
  v_14078 <- eval (extract v_14032 6 7)
  v_14079 <- eval (eq v_14078 (bv_nat 1 1))
  v_14080 <- eval (eq v_14077 v_14079)
  v_14081 <- eval (notBool_ v_14080)
  v_14082 <- eval (extract v_14032 5 6)
  v_14083 <- eval (eq v_14082 (bv_nat 1 1))
  v_14084 <- eval (eq v_14081 v_14083)
  v_14085 <- eval (notBool_ v_14084)
  v_14086 <- eval (extract v_14032 4 5)
  v_14087 <- eval (eq v_14086 (bv_nat 1 1))
  v_14088 <- eval (eq v_14085 v_14087)
  v_14089 <- eval (notBool_ v_14088)
  v_14090 <- eval (extract v_14032 3 4)
  v_14091 <- eval (eq v_14090 (bv_nat 1 1))
  v_14092 <- eval (eq v_14089 v_14091)
  v_14093 <- eval (notBool_ v_14092)
  v_14094 <- eval (extract v_14032 2 3)
  v_14095 <- eval (eq v_14094 (bv_nat 1 1))
  v_14096 <- eval (eq v_14093 v_14095)
  v_14097 <- eval (notBool_ v_14096)
  v_14098 <- eval (eq v_14097 v_14052)
  v_14099 <- eval (notBool_ v_14098)
  v_14100 <- eval (notBool_ v_14099)
  v_14101 <- eval (bit_and v_14039 v_14100)
  v_14102 <- getRegister pf
  v_14103 <- eval (eq v_14102 (bv_nat 1 1))
  v_14104 <- eval (bit_and v_14043 v_14103)
  v_14105 <- eval (bit_or v_14101 v_14104)
  v_14106 <- eval (mux v_14105 (bv_nat 1 1) (bv_nat 1 0))
  v_14107 <- eval (eq v_14027 (bv_nat 8 1))
  v_14108 <- eval (eq v_14049 v_14052)
  v_14109 <- eval (notBool_ v_14108)
  v_14110 <- eval (bit_and v_14107 v_14109)
  v_14111 <- eval (notBool_ v_14107)
  v_14112 <- getRegister of
  v_14113 <- eval (eq v_14112 (bv_nat 1 1))
  v_14114 <- eval (bit_and v_14043 v_14113)
  v_14115 <- eval (bit_or v_14066 v_14114)
  v_14116 <- eval (bit_and v_14111 v_14115)
  v_14117 <- eval (bit_or v_14110 v_14116)
  v_14118 <- eval (mux v_14117 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14118
  setRegister pf v_14106
  setRegister af v_14071
  setRegister zf v_14065
  setRegister sf v_14058
  setRegister cf v_14050
==========================================
salb_X86-SYNTAX (v_2393 : Imm) (v_2392 : Mem)
  v_14125 <- evaluateAddress (v_2392 : Mem)
  v_14126 <- load v_14125 1
  v_14127 <- eval (concat (bv_nat 1 0) v_14126)
  v_14128 <- eval (handleImmediateWithSignExtend (v_2393 : Imm) 8 8)
  v_14129 <- eval (bv_and v_14128 (bv_nat 8 31))
  v_14130 <- eval (concat (bv_nat 1 0) v_14129)
  v_14131 <- eval (uvalueMInt v_14130)
  v_14132 <- eval (shl v_14127 v_14131)
  v_14133 <- eval (bitwidthMInt v_14127)
  v_14134 <- eval (extract v_14132 0 v_14133)
  v_14135 <- eval (extract v_14134 1 9)
  store v_14125 v_14135 1
  v_14137 <- eval (uge v_14129 (bv_nat 8 8))
  v_14138 <- eval (bit_and v_14137 undef)
  v_14139 <- eval (notBool_ v_14137)
  v_14140 <- eval (eq v_14129 (bv_nat 8 0))
  v_14141 <- eval (notBool_ v_14140)
  v_14142 <- eval (extract v_14134 0 1)
  v_14143 <- eval (eq v_14142 (bv_nat 1 1))
  v_14144 <- eval (bit_and v_14141 v_14143)
  v_14145 <- eval (notBool_ v_14141)
  v_14146 <- getRegister cf
  v_14147 <- eval (eq v_14146 (bv_nat 1 1))
  v_14148 <- eval (bit_and v_14145 v_14147)
  v_14149 <- eval (bit_or v_14144 v_14148)
  v_14150 <- eval (bit_and v_14139 v_14149)
  v_14151 <- eval (bit_or v_14138 v_14150)
  v_14152 <- eval (mux v_14151 (bv_nat 1 1) (bv_nat 1 0))
  v_14153 <- eval (extract v_14134 1 2)
  v_14154 <- eval (eq v_14153 (bv_nat 1 1))
  v_14155 <- eval (bit_and v_14141 v_14154)
  v_14156 <- getRegister sf
  v_14157 <- eval (eq v_14156 (bv_nat 1 1))
  v_14158 <- eval (bit_and v_14145 v_14157)
  v_14159 <- eval (bit_or v_14155 v_14158)
  v_14160 <- eval (mux v_14159 (bv_nat 1 1) (bv_nat 1 0))
  v_14161 <- eval (eq v_14135 (bv_nat 8 0))
  v_14162 <- eval (bit_and v_14141 v_14161)
  v_14163 <- getRegister zf
  v_14164 <- eval (eq v_14163 (bv_nat 1 1))
  v_14165 <- eval (bit_and v_14145 v_14164)
  v_14166 <- eval (bit_or v_14162 v_14165)
  v_14167 <- eval (mux v_14166 (bv_nat 1 1) (bv_nat 1 0))
  v_14168 <- eval (bit_and v_14141 undef)
  v_14169 <- getRegister af
  v_14170 <- eval (eq v_14169 (bv_nat 1 1))
  v_14171 <- eval (bit_and v_14145 v_14170)
  v_14172 <- eval (bit_or v_14168 v_14171)
  v_14173 <- eval (mux v_14172 (bv_nat 1 1) (bv_nat 1 0))
  v_14174 <- eval (extract v_14134 8 9)
  v_14175 <- eval (eq v_14174 (bv_nat 1 1))
  v_14176 <- eval (extract v_14134 7 8)
  v_14177 <- eval (eq v_14176 (bv_nat 1 1))
  v_14178 <- eval (eq v_14175 v_14177)
  v_14179 <- eval (notBool_ v_14178)
  v_14180 <- eval (extract v_14134 6 7)
  v_14181 <- eval (eq v_14180 (bv_nat 1 1))
  v_14182 <- eval (eq v_14179 v_14181)
  v_14183 <- eval (notBool_ v_14182)
  v_14184 <- eval (extract v_14134 5 6)
  v_14185 <- eval (eq v_14184 (bv_nat 1 1))
  v_14186 <- eval (eq v_14183 v_14185)
  v_14187 <- eval (notBool_ v_14186)
  v_14188 <- eval (extract v_14134 4 5)
  v_14189 <- eval (eq v_14188 (bv_nat 1 1))
  v_14190 <- eval (eq v_14187 v_14189)
  v_14191 <- eval (notBool_ v_14190)
  v_14192 <- eval (extract v_14134 3 4)
  v_14193 <- eval (eq v_14192 (bv_nat 1 1))
  v_14194 <- eval (eq v_14191 v_14193)
  v_14195 <- eval (notBool_ v_14194)
  v_14196 <- eval (extract v_14134 2 3)
  v_14197 <- eval (eq v_14196 (bv_nat 1 1))
  v_14198 <- eval (eq v_14195 v_14197)
  v_14199 <- eval (notBool_ v_14198)
  v_14200 <- eval (eq v_14199 v_14154)
  v_14201 <- eval (notBool_ v_14200)
  v_14202 <- eval (notBool_ v_14201)
  v_14203 <- eval (bit_and v_14141 v_14202)
  v_14204 <- getRegister pf
  v_14205 <- eval (eq v_14204 (bv_nat 1 1))
  v_14206 <- eval (bit_and v_14145 v_14205)
  v_14207 <- eval (bit_or v_14203 v_14206)
  v_14208 <- eval (mux v_14207 (bv_nat 1 1) (bv_nat 1 0))
  v_14209 <- eval (eq v_14129 (bv_nat 8 1))
  v_14210 <- eval (eq v_14151 v_14154)
  v_14211 <- eval (notBool_ v_14210)
  v_14212 <- eval (bit_and v_14209 v_14211)
  v_14213 <- eval (notBool_ v_14209)
  v_14214 <- getRegister of
  v_14215 <- eval (eq v_14214 (bv_nat 1 1))
  v_14216 <- eval (bit_and v_14145 v_14215)
  v_14217 <- eval (bit_or v_14168 v_14216)
  v_14218 <- eval (bit_and v_14213 v_14217)
  v_14219 <- eval (bit_or v_14212 v_14218)
  v_14220 <- eval (mux v_14219 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14220
  setRegister pf v_14208
  setRegister af v_14173
  setRegister zf v_14167
  setRegister sf v_14160
  setRegister cf v_14152
==========================================
salb_X86-SYNTAX $0x1 (v_2392 : Mem)
  v_14227 <- evaluateAddress (v_2392 : Mem)
  v_14228 <- load v_14227 1
  v_14229 <- eval (concat (bv_nat 1 0) v_14228)
  v_14230 <- eval (shl v_14229 1)
  v_14231 <- eval (bitwidthMInt v_14229)
  v_14232 <- eval (extract v_14230 0 v_14231)
  v_14233 <- eval (extract v_14232 1 9)
  store v_14227 v_14233 1
  v_14235 <- eval (extract v_14232 0 1)
  v_14236 <- eval (extract v_14232 1 2)
  v_14237 <- eval (eq v_14233 (bv_nat 8 0))
  v_14238 <- eval (mux v_14237 (bv_nat 1 1) (bv_nat 1 0))
  v_14239 <- eval (extract v_14232 8 9)
  v_14240 <- eval (eq v_14239 (bv_nat 1 1))
  v_14241 <- eval (extract v_14232 7 8)
  v_14242 <- eval (eq v_14241 (bv_nat 1 1))
  v_14243 <- eval (eq v_14240 v_14242)
  v_14244 <- eval (notBool_ v_14243)
  v_14245 <- eval (extract v_14232 6 7)
  v_14246 <- eval (eq v_14245 (bv_nat 1 1))
  v_14247 <- eval (eq v_14244 v_14246)
  v_14248 <- eval (notBool_ v_14247)
  v_14249 <- eval (extract v_14232 5 6)
  v_14250 <- eval (eq v_14249 (bv_nat 1 1))
  v_14251 <- eval (eq v_14248 v_14250)
  v_14252 <- eval (notBool_ v_14251)
  v_14253 <- eval (extract v_14232 4 5)
  v_14254 <- eval (eq v_14253 (bv_nat 1 1))
  v_14255 <- eval (eq v_14252 v_14254)
  v_14256 <- eval (notBool_ v_14255)
  v_14257 <- eval (extract v_14232 3 4)
  v_14258 <- eval (eq v_14257 (bv_nat 1 1))
  v_14259 <- eval (eq v_14256 v_14258)
  v_14260 <- eval (notBool_ v_14259)
  v_14261 <- eval (extract v_14232 2 3)
  v_14262 <- eval (eq v_14261 (bv_nat 1 1))
  v_14263 <- eval (eq v_14260 v_14262)
  v_14264 <- eval (notBool_ v_14263)
  v_14265 <- eval (eq v_14236 (bv_nat 1 1))
  v_14266 <- eval (eq v_14264 v_14265)
  v_14267 <- eval (notBool_ v_14266)
  v_14268 <- eval (notBool_ v_14267)
  v_14269 <- eval (mux v_14268 (bv_nat 1 1) (bv_nat 1 0))
  v_14270 <- eval (eq v_14235 (bv_nat 1 1))
  v_14271 <- eval (eq v_14270 v_14265)
  v_14272 <- eval (notBool_ v_14271)
  v_14273 <- eval (mux v_14272 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14273
  setRegister pf v_14269
  setRegister af undef
  setRegister zf v_14238
  setRegister sf v_14236
  setRegister cf v_14235
==========================================
salb_X86-SYNTAX $0x1 (v_2392 : Mem)
  v_14280 <- evaluateAddress (v_2392 : Mem)
  v_14281 <- load v_14280 1
  v_14282 <- eval (concat (bv_nat 1 0) v_14281)
  v_14283 <- eval (shl v_14282 1)
  v_14284 <- eval (bitwidthMInt v_14282)
  v_14285 <- eval (extract v_14283 0 v_14284)
  v_14286 <- eval (extract v_14285 1 9)
  store v_14280 v_14286 1
  v_14288 <- eval (extract v_14285 0 1)
  v_14289 <- eval (eq v_14288 (bv_nat 1 1))
  v_14290 <- eval (mux v_14289 (bv_nat 1 1) (bv_nat 1 0))
  v_14291 <- eval (extract v_14285 1 2)
  v_14292 <- eval (eq v_14291 (bv_nat 1 1))
  v_14293 <- eval (mux v_14292 (bv_nat 1 1) (bv_nat 1 0))
  v_14294 <- eval (eq v_14286 (bv_nat 8 0))
  v_14295 <- eval (mux v_14294 (bv_nat 1 1) (bv_nat 1 0))
  v_14296 <- eval (extract v_14285 8 9)
  v_14297 <- eval (eq v_14296 (bv_nat 1 1))
  v_14298 <- eval (extract v_14285 7 8)
  v_14299 <- eval (eq v_14298 (bv_nat 1 1))
  v_14300 <- eval (eq v_14297 v_14299)
  v_14301 <- eval (notBool_ v_14300)
  v_14302 <- eval (extract v_14285 6 7)
  v_14303 <- eval (eq v_14302 (bv_nat 1 1))
  v_14304 <- eval (eq v_14301 v_14303)
  v_14305 <- eval (notBool_ v_14304)
  v_14306 <- eval (extract v_14285 5 6)
  v_14307 <- eval (eq v_14306 (bv_nat 1 1))
  v_14308 <- eval (eq v_14305 v_14307)
  v_14309 <- eval (notBool_ v_14308)
  v_14310 <- eval (extract v_14285 4 5)
  v_14311 <- eval (eq v_14310 (bv_nat 1 1))
  v_14312 <- eval (eq v_14309 v_14311)
  v_14313 <- eval (notBool_ v_14312)
  v_14314 <- eval (extract v_14285 3 4)
  v_14315 <- eval (eq v_14314 (bv_nat 1 1))
  v_14316 <- eval (eq v_14313 v_14315)
  v_14317 <- eval (notBool_ v_14316)
  v_14318 <- eval (extract v_14285 2 3)
  v_14319 <- eval (eq v_14318 (bv_nat 1 1))
  v_14320 <- eval (eq v_14317 v_14319)
  v_14321 <- eval (notBool_ v_14320)
  v_14322 <- eval (eq v_14321 v_14292)
  v_14323 <- eval (notBool_ v_14322)
  v_14324 <- eval (notBool_ v_14323)
  v_14325 <- eval (mux v_14324 (bv_nat 1 1) (bv_nat 1 0))
  v_14326 <- eval (eq v_14289 v_14292)
  v_14327 <- eval (notBool_ v_14326)
  v_14328 <- eval (mux v_14327 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14328
  setRegister pf v_14325
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_14295
  setRegister sf v_14293
  setRegister cf v_14290
==========================================
salb_X86-SYNTAX $0x1 (v_2399 : Mem)
  v_14337 <- evaluateAddress (v_2399 : Mem)
  v_14338 <- load v_14337 1
  v_14339 <- eval (concat (bv_nat 1 0) v_14338)
  v_14340 <- eval (shl v_14339 1)
  v_14341 <- eval (bitwidthMInt v_14339)
  v_14342 <- eval (extract v_14340 0 v_14341)
  v_14343 <- eval (extract v_14342 1 9)
  store v_14337 v_14343 1
  v_14345 <- eval (extract v_14342 0 1)
  v_14346 <- eval (eq v_14345 (bv_nat 1 1))
  v_14347 <- eval (mux v_14346 (bv_nat 1 1) (bv_nat 1 0))
  v_14348 <- eval (extract v_14342 1 2)
  v_14349 <- eval (eq v_14348 (bv_nat 1 1))
  v_14350 <- eval (mux v_14349 (bv_nat 1 1) (bv_nat 1 0))
  v_14351 <- eval (eq v_14343 (bv_nat 8 0))
  v_14352 <- eval (mux v_14351 (bv_nat 1 1) (bv_nat 1 0))
  v_14353 <- eval (extract v_14342 8 9)
  v_14354 <- eval (eq v_14353 (bv_nat 1 1))
  v_14355 <- eval (extract v_14342 7 8)
  v_14356 <- eval (eq v_14355 (bv_nat 1 1))
  v_14357 <- eval (eq v_14354 v_14356)
  v_14358 <- eval (notBool_ v_14357)
  v_14359 <- eval (extract v_14342 6 7)
  v_14360 <- eval (eq v_14359 (bv_nat 1 1))
  v_14361 <- eval (eq v_14358 v_14360)
  v_14362 <- eval (notBool_ v_14361)
  v_14363 <- eval (extract v_14342 5 6)
  v_14364 <- eval (eq v_14363 (bv_nat 1 1))
  v_14365 <- eval (eq v_14362 v_14364)
  v_14366 <- eval (notBool_ v_14365)
  v_14367 <- eval (extract v_14342 4 5)
  v_14368 <- eval (eq v_14367 (bv_nat 1 1))
  v_14369 <- eval (eq v_14366 v_14368)
  v_14370 <- eval (notBool_ v_14369)
  v_14371 <- eval (extract v_14342 3 4)
  v_14372 <- eval (eq v_14371 (bv_nat 1 1))
  v_14373 <- eval (eq v_14370 v_14372)
  v_14374 <- eval (notBool_ v_14373)
  v_14375 <- eval (extract v_14342 2 3)
  v_14376 <- eval (eq v_14375 (bv_nat 1 1))
  v_14377 <- eval (eq v_14374 v_14376)
  v_14378 <- eval (notBool_ v_14377)
  v_14379 <- eval (eq v_14378 v_14349)
  v_14380 <- eval (notBool_ v_14379)
  v_14381 <- eval (notBool_ v_14380)
  v_14382 <- eval (mux v_14381 (bv_nat 1 1) (bv_nat 1 0))
  v_14383 <- eval (eq v_14346 v_14349)
  v_14384 <- eval (notBool_ v_14383)
  v_14385 <- eval (mux v_14384 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14385
  setRegister pf v_14382
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_14352
  setRegister sf v_14350
  setRegister cf v_14347
==========================================
salb_X86-SYNTAX $0x1 (v_2399 : Mem)
  v_14392 <- evaluateAddress (v_2399 : Mem)
  v_14393 <- load v_14392 1
  v_14394 <- eval (concat (bv_nat 1 0) v_14393)
  v_14395 <- eval (shl v_14394 1)
  v_14396 <- eval (bitwidthMInt v_14394)
  v_14397 <- eval (extract v_14395 0 v_14396)
  v_14398 <- eval (extract v_14397 1 9)
  store v_14392 v_14398 1
  v_14400 <- eval (extract v_14397 0 1)
  v_14401 <- eval (extract v_14397 1 2)
  v_14402 <- eval (eq v_14398 (bv_nat 8 0))
  v_14403 <- eval (mux v_14402 (bv_nat 1 1) (bv_nat 1 0))
  v_14404 <- eval (extract v_14397 8 9)
  v_14405 <- eval (eq v_14404 (bv_nat 1 1))
  v_14406 <- eval (extract v_14397 7 8)
  v_14407 <- eval (eq v_14406 (bv_nat 1 1))
  v_14408 <- eval (eq v_14405 v_14407)
  v_14409 <- eval (notBool_ v_14408)
  v_14410 <- eval (extract v_14397 6 7)
  v_14411 <- eval (eq v_14410 (bv_nat 1 1))
  v_14412 <- eval (eq v_14409 v_14411)
  v_14413 <- eval (notBool_ v_14412)
  v_14414 <- eval (extract v_14397 5 6)
  v_14415 <- eval (eq v_14414 (bv_nat 1 1))
  v_14416 <- eval (eq v_14413 v_14415)
  v_14417 <- eval (notBool_ v_14416)
  v_14418 <- eval (extract v_14397 4 5)
  v_14419 <- eval (eq v_14418 (bv_nat 1 1))
  v_14420 <- eval (eq v_14417 v_14419)
  v_14421 <- eval (notBool_ v_14420)
  v_14422 <- eval (extract v_14397 3 4)
  v_14423 <- eval (eq v_14422 (bv_nat 1 1))
  v_14424 <- eval (eq v_14421 v_14423)
  v_14425 <- eval (notBool_ v_14424)
  v_14426 <- eval (extract v_14397 2 3)
  v_14427 <- eval (eq v_14426 (bv_nat 1 1))
  v_14428 <- eval (eq v_14425 v_14427)
  v_14429 <- eval (notBool_ v_14428)
  v_14430 <- eval (eq v_14401 (bv_nat 1 1))
  v_14431 <- eval (eq v_14429 v_14430)
  v_14432 <- eval (notBool_ v_14431)
  v_14433 <- eval (notBool_ v_14432)
  v_14434 <- eval (mux v_14433 (bv_nat 1 1) (bv_nat 1 0))
  v_14435 <- eval (eq v_14400 (bv_nat 1 1))
  v_14436 <- eval (eq v_14435 v_14430)
  v_14437 <- eval (notBool_ v_14436)
  v_14438 <- eval (mux v_14437 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14438
  setRegister pf v_14434
  setRegister af undef
  setRegister zf v_14403
  setRegister sf v_14401
  setRegister cf v_14400
==========================================
sall_X86-SYNTAX cl (v_2434 : Mem)
  v_14445 <- evaluateAddress (v_2434 : Mem)
  v_14446 <- load v_14445 4
  v_14447 <- eval (concat (bv_nat 1 0) v_14446)
  v_14448 <- getRegister rcx
  v_14449 <- eval (extract v_14448 56 64)
  v_14450 <- eval (bv_and v_14449 (bv_nat 8 31))
  v_14451 <- eval (concat (bv_nat 25 0) v_14450)
  v_14452 <- eval (uvalueMInt v_14451)
  v_14453 <- eval (shl v_14447 v_14452)
  v_14454 <- eval (bitwidthMInt v_14447)
  v_14455 <- eval (extract v_14453 0 v_14454)
  v_14456 <- eval (extract v_14455 1 33)
  store v_14445 v_14456 4
  v_14458 <- eval (uge v_14450 (bv_nat 8 32))
  v_14459 <- eval (bit_and v_14458 undef)
  v_14460 <- eval (notBool_ v_14458)
  v_14461 <- eval (eq v_14450 (bv_nat 8 0))
  v_14462 <- eval (notBool_ v_14461)
  v_14463 <- eval (extract v_14455 0 1)
  v_14464 <- eval (eq v_14463 (bv_nat 1 1))
  v_14465 <- eval (bit_and v_14462 v_14464)
  v_14466 <- eval (notBool_ v_14462)
  v_14467 <- getRegister cf
  v_14468 <- eval (eq v_14467 (bv_nat 1 1))
  v_14469 <- eval (bit_and v_14466 v_14468)
  v_14470 <- eval (bit_or v_14465 v_14469)
  v_14471 <- eval (bit_and v_14460 v_14470)
  v_14472 <- eval (bit_or v_14459 v_14471)
  v_14473 <- eval (mux v_14472 (bv_nat 1 1) (bv_nat 1 0))
  v_14474 <- eval (extract v_14455 1 2)
  v_14475 <- eval (eq v_14474 (bv_nat 1 1))
  v_14476 <- eval (bit_and v_14462 v_14475)
  v_14477 <- getRegister sf
  v_14478 <- eval (eq v_14477 (bv_nat 1 1))
  v_14479 <- eval (bit_and v_14466 v_14478)
  v_14480 <- eval (bit_or v_14476 v_14479)
  v_14481 <- eval (mux v_14480 (bv_nat 1 1) (bv_nat 1 0))
  v_14482 <- eval (eq v_14456 (bv_nat 32 0))
  v_14483 <- eval (bit_and v_14462 v_14482)
  v_14484 <- getRegister zf
  v_14485 <- eval (eq v_14484 (bv_nat 1 1))
  v_14486 <- eval (bit_and v_14466 v_14485)
  v_14487 <- eval (bit_or v_14483 v_14486)
  v_14488 <- eval (mux v_14487 (bv_nat 1 1) (bv_nat 1 0))
  v_14489 <- eval (bit_and v_14462 undef)
  v_14490 <- getRegister af
  v_14491 <- eval (eq v_14490 (bv_nat 1 1))
  v_14492 <- eval (bit_and v_14466 v_14491)
  v_14493 <- eval (bit_or v_14489 v_14492)
  v_14494 <- eval (mux v_14493 (bv_nat 1 1) (bv_nat 1 0))
  v_14495 <- eval (extract v_14455 32 33)
  v_14496 <- eval (eq v_14495 (bv_nat 1 1))
  v_14497 <- eval (extract v_14455 31 32)
  v_14498 <- eval (eq v_14497 (bv_nat 1 1))
  v_14499 <- eval (eq v_14496 v_14498)
  v_14500 <- eval (notBool_ v_14499)
  v_14501 <- eval (extract v_14455 30 31)
  v_14502 <- eval (eq v_14501 (bv_nat 1 1))
  v_14503 <- eval (eq v_14500 v_14502)
  v_14504 <- eval (notBool_ v_14503)
  v_14505 <- eval (extract v_14455 29 30)
  v_14506 <- eval (eq v_14505 (bv_nat 1 1))
  v_14507 <- eval (eq v_14504 v_14506)
  v_14508 <- eval (notBool_ v_14507)
  v_14509 <- eval (extract v_14455 28 29)
  v_14510 <- eval (eq v_14509 (bv_nat 1 1))
  v_14511 <- eval (eq v_14508 v_14510)
  v_14512 <- eval (notBool_ v_14511)
  v_14513 <- eval (extract v_14455 27 28)
  v_14514 <- eval (eq v_14513 (bv_nat 1 1))
  v_14515 <- eval (eq v_14512 v_14514)
  v_14516 <- eval (notBool_ v_14515)
  v_14517 <- eval (extract v_14455 26 27)
  v_14518 <- eval (eq v_14517 (bv_nat 1 1))
  v_14519 <- eval (eq v_14516 v_14518)
  v_14520 <- eval (notBool_ v_14519)
  v_14521 <- eval (extract v_14455 25 26)
  v_14522 <- eval (eq v_14521 (bv_nat 1 1))
  v_14523 <- eval (eq v_14520 v_14522)
  v_14524 <- eval (notBool_ v_14523)
  v_14525 <- eval (notBool_ v_14524)
  v_14526 <- eval (bit_and v_14462 v_14525)
  v_14527 <- getRegister pf
  v_14528 <- eval (eq v_14527 (bv_nat 1 1))
  v_14529 <- eval (bit_and v_14466 v_14528)
  v_14530 <- eval (bit_or v_14526 v_14529)
  v_14531 <- eval (mux v_14530 (bv_nat 1 1) (bv_nat 1 0))
  v_14532 <- eval (eq v_14450 (bv_nat 8 1))
  v_14533 <- eval (eq v_14472 v_14475)
  v_14534 <- eval (notBool_ v_14533)
  v_14535 <- eval (bit_and v_14532 v_14534)
  v_14536 <- eval (notBool_ v_14532)
  v_14537 <- getRegister of
  v_14538 <- eval (eq v_14537 (bv_nat 1 1))
  v_14539 <- eval (bit_and v_14466 v_14538)
  v_14540 <- eval (bit_or v_14489 v_14539)
  v_14541 <- eval (bit_and v_14536 v_14540)
  v_14542 <- eval (bit_or v_14535 v_14541)
  v_14543 <- eval (mux v_14542 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14543
  setRegister pf v_14531
  setRegister af v_14494
  setRegister zf v_14488
  setRegister sf v_14481
  setRegister cf v_14473
==========================================
sall_X86-SYNTAX (v_2438 : Imm) (v_2437 : Mem)
  v_14550 <- evaluateAddress (v_2437 : Mem)
  v_14551 <- load v_14550 4
  v_14552 <- eval (concat (bv_nat 1 0) v_14551)
  v_14553 <- eval (handleImmediateWithSignExtend (v_2438 : Imm) 8 8)
  v_14554 <- eval (bv_and v_14553 (bv_nat 8 31))
  v_14555 <- eval (concat (bv_nat 25 0) v_14554)
  v_14556 <- eval (uvalueMInt v_14555)
  v_14557 <- eval (shl v_14552 v_14556)
  v_14558 <- eval (bitwidthMInt v_14552)
  v_14559 <- eval (extract v_14557 0 v_14558)
  v_14560 <- eval (extract v_14559 1 33)
  store v_14550 v_14560 4
  v_14562 <- eval (uge v_14554 (bv_nat 8 32))
  v_14563 <- eval (bit_and v_14562 undef)
  v_14564 <- eval (notBool_ v_14562)
  v_14565 <- eval (eq v_14554 (bv_nat 8 0))
  v_14566 <- eval (notBool_ v_14565)
  v_14567 <- eval (extract v_14559 0 1)
  v_14568 <- eval (eq v_14567 (bv_nat 1 1))
  v_14569 <- eval (bit_and v_14566 v_14568)
  v_14570 <- eval (notBool_ v_14566)
  v_14571 <- getRegister cf
  v_14572 <- eval (eq v_14571 (bv_nat 1 1))
  v_14573 <- eval (bit_and v_14570 v_14572)
  v_14574 <- eval (bit_or v_14569 v_14573)
  v_14575 <- eval (bit_and v_14564 v_14574)
  v_14576 <- eval (bit_or v_14563 v_14575)
  v_14577 <- eval (mux v_14576 (bv_nat 1 1) (bv_nat 1 0))
  v_14578 <- eval (extract v_14559 1 2)
  v_14579 <- eval (eq v_14578 (bv_nat 1 1))
  v_14580 <- eval (bit_and v_14566 v_14579)
  v_14581 <- getRegister sf
  v_14582 <- eval (eq v_14581 (bv_nat 1 1))
  v_14583 <- eval (bit_and v_14570 v_14582)
  v_14584 <- eval (bit_or v_14580 v_14583)
  v_14585 <- eval (mux v_14584 (bv_nat 1 1) (bv_nat 1 0))
  v_14586 <- eval (eq v_14560 (bv_nat 32 0))
  v_14587 <- eval (bit_and v_14566 v_14586)
  v_14588 <- getRegister zf
  v_14589 <- eval (eq v_14588 (bv_nat 1 1))
  v_14590 <- eval (bit_and v_14570 v_14589)
  v_14591 <- eval (bit_or v_14587 v_14590)
  v_14592 <- eval (mux v_14591 (bv_nat 1 1) (bv_nat 1 0))
  v_14593 <- eval (bit_and v_14566 undef)
  v_14594 <- getRegister af
  v_14595 <- eval (eq v_14594 (bv_nat 1 1))
  v_14596 <- eval (bit_and v_14570 v_14595)
  v_14597 <- eval (bit_or v_14593 v_14596)
  v_14598 <- eval (mux v_14597 (bv_nat 1 1) (bv_nat 1 0))
  v_14599 <- eval (extract v_14559 32 33)
  v_14600 <- eval (eq v_14599 (bv_nat 1 1))
  v_14601 <- eval (extract v_14559 31 32)
  v_14602 <- eval (eq v_14601 (bv_nat 1 1))
  v_14603 <- eval (eq v_14600 v_14602)
  v_14604 <- eval (notBool_ v_14603)
  v_14605 <- eval (extract v_14559 30 31)
  v_14606 <- eval (eq v_14605 (bv_nat 1 1))
  v_14607 <- eval (eq v_14604 v_14606)
  v_14608 <- eval (notBool_ v_14607)
  v_14609 <- eval (extract v_14559 29 30)
  v_14610 <- eval (eq v_14609 (bv_nat 1 1))
  v_14611 <- eval (eq v_14608 v_14610)
  v_14612 <- eval (notBool_ v_14611)
  v_14613 <- eval (extract v_14559 28 29)
  v_14614 <- eval (eq v_14613 (bv_nat 1 1))
  v_14615 <- eval (eq v_14612 v_14614)
  v_14616 <- eval (notBool_ v_14615)
  v_14617 <- eval (extract v_14559 27 28)
  v_14618 <- eval (eq v_14617 (bv_nat 1 1))
  v_14619 <- eval (eq v_14616 v_14618)
  v_14620 <- eval (notBool_ v_14619)
  v_14621 <- eval (extract v_14559 26 27)
  v_14622 <- eval (eq v_14621 (bv_nat 1 1))
  v_14623 <- eval (eq v_14620 v_14622)
  v_14624 <- eval (notBool_ v_14623)
  v_14625 <- eval (extract v_14559 25 26)
  v_14626 <- eval (eq v_14625 (bv_nat 1 1))
  v_14627 <- eval (eq v_14624 v_14626)
  v_14628 <- eval (notBool_ v_14627)
  v_14629 <- eval (notBool_ v_14628)
  v_14630 <- eval (bit_and v_14566 v_14629)
  v_14631 <- getRegister pf
  v_14632 <- eval (eq v_14631 (bv_nat 1 1))
  v_14633 <- eval (bit_and v_14570 v_14632)
  v_14634 <- eval (bit_or v_14630 v_14633)
  v_14635 <- eval (mux v_14634 (bv_nat 1 1) (bv_nat 1 0))
  v_14636 <- eval (eq v_14554 (bv_nat 8 1))
  v_14637 <- eval (eq v_14576 v_14579)
  v_14638 <- eval (notBool_ v_14637)
  v_14639 <- eval (bit_and v_14636 v_14638)
  v_14640 <- eval (notBool_ v_14636)
  v_14641 <- getRegister of
  v_14642 <- eval (eq v_14641 (bv_nat 1 1))
  v_14643 <- eval (bit_and v_14570 v_14642)
  v_14644 <- eval (bit_or v_14593 v_14643)
  v_14645 <- eval (bit_and v_14640 v_14644)
  v_14646 <- eval (bit_or v_14639 v_14645)
  v_14647 <- eval (mux v_14646 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14647
  setRegister pf v_14635
  setRegister af v_14598
  setRegister zf v_14592
  setRegister sf v_14585
  setRegister cf v_14577
==========================================
sall_X86-SYNTAX $0x1 (v_2437 : Mem)
  v_14654 <- evaluateAddress (v_2437 : Mem)
  v_14655 <- load v_14654 4
  v_14656 <- eval (concat (bv_nat 1 0) v_14655)
  v_14657 <- eval (shl v_14656 1)
  v_14658 <- eval (bitwidthMInt v_14656)
  v_14659 <- eval (extract v_14657 0 v_14658)
  v_14660 <- eval (extract v_14659 1 33)
  store v_14654 v_14660 4
  v_14662 <- eval (extract v_14659 0 1)
  v_14663 <- eval (extract v_14659 1 2)
  v_14664 <- eval (eq v_14660 (bv_nat 32 0))
  v_14665 <- eval (mux v_14664 (bv_nat 1 1) (bv_nat 1 0))
  v_14666 <- eval (extract v_14659 32 33)
  v_14667 <- eval (eq v_14666 (bv_nat 1 1))
  v_14668 <- eval (extract v_14659 31 32)
  v_14669 <- eval (eq v_14668 (bv_nat 1 1))
  v_14670 <- eval (eq v_14667 v_14669)
  v_14671 <- eval (notBool_ v_14670)
  v_14672 <- eval (extract v_14659 30 31)
  v_14673 <- eval (eq v_14672 (bv_nat 1 1))
  v_14674 <- eval (eq v_14671 v_14673)
  v_14675 <- eval (notBool_ v_14674)
  v_14676 <- eval (extract v_14659 29 30)
  v_14677 <- eval (eq v_14676 (bv_nat 1 1))
  v_14678 <- eval (eq v_14675 v_14677)
  v_14679 <- eval (notBool_ v_14678)
  v_14680 <- eval (extract v_14659 28 29)
  v_14681 <- eval (eq v_14680 (bv_nat 1 1))
  v_14682 <- eval (eq v_14679 v_14681)
  v_14683 <- eval (notBool_ v_14682)
  v_14684 <- eval (extract v_14659 27 28)
  v_14685 <- eval (eq v_14684 (bv_nat 1 1))
  v_14686 <- eval (eq v_14683 v_14685)
  v_14687 <- eval (notBool_ v_14686)
  v_14688 <- eval (extract v_14659 26 27)
  v_14689 <- eval (eq v_14688 (bv_nat 1 1))
  v_14690 <- eval (eq v_14687 v_14689)
  v_14691 <- eval (notBool_ v_14690)
  v_14692 <- eval (extract v_14659 25 26)
  v_14693 <- eval (eq v_14692 (bv_nat 1 1))
  v_14694 <- eval (eq v_14691 v_14693)
  v_14695 <- eval (notBool_ v_14694)
  v_14696 <- eval (notBool_ v_14695)
  v_14697 <- eval (mux v_14696 (bv_nat 1 1) (bv_nat 1 0))
  v_14698 <- eval (eq v_14662 (bv_nat 1 1))
  v_14699 <- eval (eq v_14663 (bv_nat 1 1))
  v_14700 <- eval (eq v_14698 v_14699)
  v_14701 <- eval (notBool_ v_14700)
  v_14702 <- eval (mux v_14701 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14702
  setRegister pf v_14697
  setRegister af undef
  setRegister zf v_14665
  setRegister sf v_14663
  setRegister cf v_14662
==========================================
sall_X86-SYNTAX $0x1 (v_2437 : Mem)
  v_14709 <- evaluateAddress (v_2437 : Mem)
  v_14710 <- load v_14709 4
  v_14711 <- eval (concat (bv_nat 1 0) v_14710)
  v_14712 <- eval (shl v_14711 1)
  v_14713 <- eval (bitwidthMInt v_14711)
  v_14714 <- eval (extract v_14712 0 v_14713)
  v_14715 <- eval (extract v_14714 1 33)
  store v_14709 v_14715 4
  v_14717 <- eval (extract v_14714 0 1)
  v_14718 <- eval (eq v_14717 (bv_nat 1 1))
  v_14719 <- eval (mux v_14718 (bv_nat 1 1) (bv_nat 1 0))
  v_14720 <- eval (extract v_14714 1 2)
  v_14721 <- eval (eq v_14720 (bv_nat 1 1))
  v_14722 <- eval (mux v_14721 (bv_nat 1 1) (bv_nat 1 0))
  v_14723 <- eval (eq v_14715 (bv_nat 32 0))
  v_14724 <- eval (mux v_14723 (bv_nat 1 1) (bv_nat 1 0))
  v_14725 <- eval (extract v_14714 32 33)
  v_14726 <- eval (eq v_14725 (bv_nat 1 1))
  v_14727 <- eval (extract v_14714 31 32)
  v_14728 <- eval (eq v_14727 (bv_nat 1 1))
  v_14729 <- eval (eq v_14726 v_14728)
  v_14730 <- eval (notBool_ v_14729)
  v_14731 <- eval (extract v_14714 30 31)
  v_14732 <- eval (eq v_14731 (bv_nat 1 1))
  v_14733 <- eval (eq v_14730 v_14732)
  v_14734 <- eval (notBool_ v_14733)
  v_14735 <- eval (extract v_14714 29 30)
  v_14736 <- eval (eq v_14735 (bv_nat 1 1))
  v_14737 <- eval (eq v_14734 v_14736)
  v_14738 <- eval (notBool_ v_14737)
  v_14739 <- eval (extract v_14714 28 29)
  v_14740 <- eval (eq v_14739 (bv_nat 1 1))
  v_14741 <- eval (eq v_14738 v_14740)
  v_14742 <- eval (notBool_ v_14741)
  v_14743 <- eval (extract v_14714 27 28)
  v_14744 <- eval (eq v_14743 (bv_nat 1 1))
  v_14745 <- eval (eq v_14742 v_14744)
  v_14746 <- eval (notBool_ v_14745)
  v_14747 <- eval (extract v_14714 26 27)
  v_14748 <- eval (eq v_14747 (bv_nat 1 1))
  v_14749 <- eval (eq v_14746 v_14748)
  v_14750 <- eval (notBool_ v_14749)
  v_14751 <- eval (extract v_14714 25 26)
  v_14752 <- eval (eq v_14751 (bv_nat 1 1))
  v_14753 <- eval (eq v_14750 v_14752)
  v_14754 <- eval (notBool_ v_14753)
  v_14755 <- eval (notBool_ v_14754)
  v_14756 <- eval (mux v_14755 (bv_nat 1 1) (bv_nat 1 0))
  v_14757 <- eval (eq v_14718 v_14721)
  v_14758 <- eval (notBool_ v_14757)
  v_14759 <- eval (mux v_14758 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14759
  setRegister pf v_14756
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_14724
  setRegister sf v_14722
  setRegister cf v_14719
==========================================
sall_X86-SYNTAX $0x1 (v_2444 : Mem)
  v_14768 <- evaluateAddress (v_2444 : Mem)
  v_14769 <- load v_14768 4
  v_14770 <- eval (concat (bv_nat 1 0) v_14769)
  v_14771 <- eval (shl v_14770 1)
  v_14772 <- eval (bitwidthMInt v_14770)
  v_14773 <- eval (extract v_14771 0 v_14772)
  v_14774 <- eval (extract v_14773 1 33)
  store v_14768 v_14774 4
  v_14776 <- eval (extract v_14773 0 1)
  v_14777 <- eval (eq v_14776 (bv_nat 1 1))
  v_14778 <- eval (mux v_14777 (bv_nat 1 1) (bv_nat 1 0))
  v_14779 <- eval (extract v_14773 1 2)
  v_14780 <- eval (eq v_14779 (bv_nat 1 1))
  v_14781 <- eval (mux v_14780 (bv_nat 1 1) (bv_nat 1 0))
  v_14782 <- eval (eq v_14774 (bv_nat 32 0))
  v_14783 <- eval (mux v_14782 (bv_nat 1 1) (bv_nat 1 0))
  v_14784 <- eval (extract v_14773 32 33)
  v_14785 <- eval (eq v_14784 (bv_nat 1 1))
  v_14786 <- eval (extract v_14773 31 32)
  v_14787 <- eval (eq v_14786 (bv_nat 1 1))
  v_14788 <- eval (eq v_14785 v_14787)
  v_14789 <- eval (notBool_ v_14788)
  v_14790 <- eval (extract v_14773 30 31)
  v_14791 <- eval (eq v_14790 (bv_nat 1 1))
  v_14792 <- eval (eq v_14789 v_14791)
  v_14793 <- eval (notBool_ v_14792)
  v_14794 <- eval (extract v_14773 29 30)
  v_14795 <- eval (eq v_14794 (bv_nat 1 1))
  v_14796 <- eval (eq v_14793 v_14795)
  v_14797 <- eval (notBool_ v_14796)
  v_14798 <- eval (extract v_14773 28 29)
  v_14799 <- eval (eq v_14798 (bv_nat 1 1))
  v_14800 <- eval (eq v_14797 v_14799)
  v_14801 <- eval (notBool_ v_14800)
  v_14802 <- eval (extract v_14773 27 28)
  v_14803 <- eval (eq v_14802 (bv_nat 1 1))
  v_14804 <- eval (eq v_14801 v_14803)
  v_14805 <- eval (notBool_ v_14804)
  v_14806 <- eval (extract v_14773 26 27)
  v_14807 <- eval (eq v_14806 (bv_nat 1 1))
  v_14808 <- eval (eq v_14805 v_14807)
  v_14809 <- eval (notBool_ v_14808)
  v_14810 <- eval (extract v_14773 25 26)
  v_14811 <- eval (eq v_14810 (bv_nat 1 1))
  v_14812 <- eval (eq v_14809 v_14811)
  v_14813 <- eval (notBool_ v_14812)
  v_14814 <- eval (notBool_ v_14813)
  v_14815 <- eval (mux v_14814 (bv_nat 1 1) (bv_nat 1 0))
  v_14816 <- eval (eq v_14777 v_14780)
  v_14817 <- eval (notBool_ v_14816)
  v_14818 <- eval (mux v_14817 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14818
  setRegister pf v_14815
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_14783
  setRegister sf v_14781
  setRegister cf v_14778
==========================================
sall_X86-SYNTAX $0x1 (v_2444 : Mem)
  v_14825 <- evaluateAddress (v_2444 : Mem)
  v_14826 <- load v_14825 4
  v_14827 <- eval (concat (bv_nat 1 0) v_14826)
  v_14828 <- eval (shl v_14827 1)
  v_14829 <- eval (bitwidthMInt v_14827)
  v_14830 <- eval (extract v_14828 0 v_14829)
  v_14831 <- eval (extract v_14830 1 33)
  store v_14825 v_14831 4
  v_14833 <- eval (extract v_14830 0 1)
  v_14834 <- eval (extract v_14830 1 2)
  v_14835 <- eval (eq v_14831 (bv_nat 32 0))
  v_14836 <- eval (mux v_14835 (bv_nat 1 1) (bv_nat 1 0))
  v_14837 <- eval (extract v_14830 32 33)
  v_14838 <- eval (eq v_14837 (bv_nat 1 1))
  v_14839 <- eval (extract v_14830 31 32)
  v_14840 <- eval (eq v_14839 (bv_nat 1 1))
  v_14841 <- eval (eq v_14838 v_14840)
  v_14842 <- eval (notBool_ v_14841)
  v_14843 <- eval (extract v_14830 30 31)
  v_14844 <- eval (eq v_14843 (bv_nat 1 1))
  v_14845 <- eval (eq v_14842 v_14844)
  v_14846 <- eval (notBool_ v_14845)
  v_14847 <- eval (extract v_14830 29 30)
  v_14848 <- eval (eq v_14847 (bv_nat 1 1))
  v_14849 <- eval (eq v_14846 v_14848)
  v_14850 <- eval (notBool_ v_14849)
  v_14851 <- eval (extract v_14830 28 29)
  v_14852 <- eval (eq v_14851 (bv_nat 1 1))
  v_14853 <- eval (eq v_14850 v_14852)
  v_14854 <- eval (notBool_ v_14853)
  v_14855 <- eval (extract v_14830 27 28)
  v_14856 <- eval (eq v_14855 (bv_nat 1 1))
  v_14857 <- eval (eq v_14854 v_14856)
  v_14858 <- eval (notBool_ v_14857)
  v_14859 <- eval (extract v_14830 26 27)
  v_14860 <- eval (eq v_14859 (bv_nat 1 1))
  v_14861 <- eval (eq v_14858 v_14860)
  v_14862 <- eval (notBool_ v_14861)
  v_14863 <- eval (extract v_14830 25 26)
  v_14864 <- eval (eq v_14863 (bv_nat 1 1))
  v_14865 <- eval (eq v_14862 v_14864)
  v_14866 <- eval (notBool_ v_14865)
  v_14867 <- eval (notBool_ v_14866)
  v_14868 <- eval (mux v_14867 (bv_nat 1 1) (bv_nat 1 0))
  v_14869 <- eval (eq v_14833 (bv_nat 1 1))
  v_14870 <- eval (eq v_14834 (bv_nat 1 1))
  v_14871 <- eval (eq v_14869 v_14870)
  v_14872 <- eval (notBool_ v_14871)
  v_14873 <- eval (mux v_14872 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14873
  setRegister pf v_14868
  setRegister af undef
  setRegister zf v_14836
  setRegister sf v_14834
  setRegister cf v_14833
==========================================
salq_X86-SYNTAX cl (v_2463 : Mem)
  v_14880 <- evaluateAddress (v_2463 : Mem)
  v_14881 <- load v_14880 8
  v_14882 <- eval (concat (bv_nat 1 0) v_14881)
  v_14883 <- getRegister rcx
  v_14884 <- eval (extract v_14883 56 64)
  v_14885 <- eval (bv_and v_14884 (bv_nat 8 63))
  v_14886 <- eval (concat (bv_nat 57 0) v_14885)
  v_14887 <- eval (uvalueMInt v_14886)
  v_14888 <- eval (shl v_14882 v_14887)
  v_14889 <- eval (bitwidthMInt v_14882)
  v_14890 <- eval (extract v_14888 0 v_14889)
  v_14891 <- eval (extract v_14890 1 65)
  store v_14880 v_14891 8
  v_14893 <- eval (uge v_14885 (bv_nat 8 64))
  v_14894 <- eval (bit_and v_14893 undef)
  v_14895 <- eval (notBool_ v_14893)
  v_14896 <- eval (eq v_14885 (bv_nat 8 0))
  v_14897 <- eval (notBool_ v_14896)
  v_14898 <- eval (extract v_14890 0 1)
  v_14899 <- eval (eq v_14898 (bv_nat 1 1))
  v_14900 <- eval (bit_and v_14897 v_14899)
  v_14901 <- eval (notBool_ v_14897)
  v_14902 <- getRegister cf
  v_14903 <- eval (eq v_14902 (bv_nat 1 1))
  v_14904 <- eval (bit_and v_14901 v_14903)
  v_14905 <- eval (bit_or v_14900 v_14904)
  v_14906 <- eval (bit_and v_14895 v_14905)
  v_14907 <- eval (bit_or v_14894 v_14906)
  v_14908 <- eval (mux v_14907 (bv_nat 1 1) (bv_nat 1 0))
  v_14909 <- eval (extract v_14890 1 2)
  v_14910 <- eval (eq v_14909 (bv_nat 1 1))
  v_14911 <- eval (bit_and v_14897 v_14910)
  v_14912 <- getRegister sf
  v_14913 <- eval (eq v_14912 (bv_nat 1 1))
  v_14914 <- eval (bit_and v_14901 v_14913)
  v_14915 <- eval (bit_or v_14911 v_14914)
  v_14916 <- eval (mux v_14915 (bv_nat 1 1) (bv_nat 1 0))
  v_14917 <- eval (eq v_14891 (bv_nat 64 0))
  v_14918 <- eval (bit_and v_14897 v_14917)
  v_14919 <- getRegister zf
  v_14920 <- eval (eq v_14919 (bv_nat 1 1))
  v_14921 <- eval (bit_and v_14901 v_14920)
  v_14922 <- eval (bit_or v_14918 v_14921)
  v_14923 <- eval (mux v_14922 (bv_nat 1 1) (bv_nat 1 0))
  v_14924 <- eval (bit_and v_14897 undef)
  v_14925 <- getRegister af
  v_14926 <- eval (eq v_14925 (bv_nat 1 1))
  v_14927 <- eval (bit_and v_14901 v_14926)
  v_14928 <- eval (bit_or v_14924 v_14927)
  v_14929 <- eval (mux v_14928 (bv_nat 1 1) (bv_nat 1 0))
  v_14930 <- eval (extract v_14890 64 65)
  v_14931 <- eval (eq v_14930 (bv_nat 1 1))
  v_14932 <- eval (extract v_14890 63 64)
  v_14933 <- eval (eq v_14932 (bv_nat 1 1))
  v_14934 <- eval (eq v_14931 v_14933)
  v_14935 <- eval (notBool_ v_14934)
  v_14936 <- eval (extract v_14890 62 63)
  v_14937 <- eval (eq v_14936 (bv_nat 1 1))
  v_14938 <- eval (eq v_14935 v_14937)
  v_14939 <- eval (notBool_ v_14938)
  v_14940 <- eval (extract v_14890 61 62)
  v_14941 <- eval (eq v_14940 (bv_nat 1 1))
  v_14942 <- eval (eq v_14939 v_14941)
  v_14943 <- eval (notBool_ v_14942)
  v_14944 <- eval (extract v_14890 60 61)
  v_14945 <- eval (eq v_14944 (bv_nat 1 1))
  v_14946 <- eval (eq v_14943 v_14945)
  v_14947 <- eval (notBool_ v_14946)
  v_14948 <- eval (extract v_14890 59 60)
  v_14949 <- eval (eq v_14948 (bv_nat 1 1))
  v_14950 <- eval (eq v_14947 v_14949)
  v_14951 <- eval (notBool_ v_14950)
  v_14952 <- eval (extract v_14890 58 59)
  v_14953 <- eval (eq v_14952 (bv_nat 1 1))
  v_14954 <- eval (eq v_14951 v_14953)
  v_14955 <- eval (notBool_ v_14954)
  v_14956 <- eval (extract v_14890 57 58)
  v_14957 <- eval (eq v_14956 (bv_nat 1 1))
  v_14958 <- eval (eq v_14955 v_14957)
  v_14959 <- eval (notBool_ v_14958)
  v_14960 <- eval (notBool_ v_14959)
  v_14961 <- eval (bit_and v_14897 v_14960)
  v_14962 <- getRegister pf
  v_14963 <- eval (eq v_14962 (bv_nat 1 1))
  v_14964 <- eval (bit_and v_14901 v_14963)
  v_14965 <- eval (bit_or v_14961 v_14964)
  v_14966 <- eval (mux v_14965 (bv_nat 1 1) (bv_nat 1 0))
  v_14967 <- eval (eq v_14885 (bv_nat 8 1))
  v_14968 <- eval (eq v_14907 v_14910)
  v_14969 <- eval (notBool_ v_14968)
  v_14970 <- eval (bit_and v_14967 v_14969)
  v_14971 <- eval (notBool_ v_14967)
  v_14972 <- getRegister of
  v_14973 <- eval (eq v_14972 (bv_nat 1 1))
  v_14974 <- eval (bit_and v_14901 v_14973)
  v_14975 <- eval (bit_or v_14924 v_14974)
  v_14976 <- eval (bit_and v_14971 v_14975)
  v_14977 <- eval (bit_or v_14970 v_14976)
  v_14978 <- eval (mux v_14977 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14978
  setRegister pf v_14966
  setRegister af v_14929
  setRegister zf v_14923
  setRegister sf v_14916
  setRegister cf v_14908
==========================================
salq_X86-SYNTAX (v_2467 : Imm) (v_2466 : Mem)
  v_14985 <- evaluateAddress (v_2466 : Mem)
  v_14986 <- load v_14985 8
  v_14987 <- eval (concat (bv_nat 1 0) v_14986)
  v_14988 <- eval (handleImmediateWithSignExtend (v_2467 : Imm) 8 8)
  v_14989 <- eval (bv_and v_14988 (bv_nat 8 63))
  v_14990 <- eval (concat (bv_nat 57 0) v_14989)
  v_14991 <- eval (uvalueMInt v_14990)
  v_14992 <- eval (shl v_14987 v_14991)
  v_14993 <- eval (bitwidthMInt v_14987)
  v_14994 <- eval (extract v_14992 0 v_14993)
  v_14995 <- eval (extract v_14994 1 65)
  store v_14985 v_14995 8
  v_14997 <- eval (uge v_14989 (bv_nat 8 64))
  v_14998 <- eval (bit_and v_14997 undef)
  v_14999 <- eval (notBool_ v_14997)
  v_15000 <- eval (eq v_14989 (bv_nat 8 0))
  v_15001 <- eval (notBool_ v_15000)
  v_15002 <- eval (extract v_14994 0 1)
  v_15003 <- eval (eq v_15002 (bv_nat 1 1))
  v_15004 <- eval (bit_and v_15001 v_15003)
  v_15005 <- eval (notBool_ v_15001)
  v_15006 <- getRegister cf
  v_15007 <- eval (eq v_15006 (bv_nat 1 1))
  v_15008 <- eval (bit_and v_15005 v_15007)
  v_15009 <- eval (bit_or v_15004 v_15008)
  v_15010 <- eval (bit_and v_14999 v_15009)
  v_15011 <- eval (bit_or v_14998 v_15010)
  v_15012 <- eval (mux v_15011 (bv_nat 1 1) (bv_nat 1 0))
  v_15013 <- eval (extract v_14994 1 2)
  v_15014 <- eval (eq v_15013 (bv_nat 1 1))
  v_15015 <- eval (bit_and v_15001 v_15014)
  v_15016 <- getRegister sf
  v_15017 <- eval (eq v_15016 (bv_nat 1 1))
  v_15018 <- eval (bit_and v_15005 v_15017)
  v_15019 <- eval (bit_or v_15015 v_15018)
  v_15020 <- eval (mux v_15019 (bv_nat 1 1) (bv_nat 1 0))
  v_15021 <- eval (eq v_14995 (bv_nat 64 0))
  v_15022 <- eval (bit_and v_15001 v_15021)
  v_15023 <- getRegister zf
  v_15024 <- eval (eq v_15023 (bv_nat 1 1))
  v_15025 <- eval (bit_and v_15005 v_15024)
  v_15026 <- eval (bit_or v_15022 v_15025)
  v_15027 <- eval (mux v_15026 (bv_nat 1 1) (bv_nat 1 0))
  v_15028 <- eval (bit_and v_15001 undef)
  v_15029 <- getRegister af
  v_15030 <- eval (eq v_15029 (bv_nat 1 1))
  v_15031 <- eval (bit_and v_15005 v_15030)
  v_15032 <- eval (bit_or v_15028 v_15031)
  v_15033 <- eval (mux v_15032 (bv_nat 1 1) (bv_nat 1 0))
  v_15034 <- eval (extract v_14994 64 65)
  v_15035 <- eval (eq v_15034 (bv_nat 1 1))
  v_15036 <- eval (extract v_14994 63 64)
  v_15037 <- eval (eq v_15036 (bv_nat 1 1))
  v_15038 <- eval (eq v_15035 v_15037)
  v_15039 <- eval (notBool_ v_15038)
  v_15040 <- eval (extract v_14994 62 63)
  v_15041 <- eval (eq v_15040 (bv_nat 1 1))
  v_15042 <- eval (eq v_15039 v_15041)
  v_15043 <- eval (notBool_ v_15042)
  v_15044 <- eval (extract v_14994 61 62)
  v_15045 <- eval (eq v_15044 (bv_nat 1 1))
  v_15046 <- eval (eq v_15043 v_15045)
  v_15047 <- eval (notBool_ v_15046)
  v_15048 <- eval (extract v_14994 60 61)
  v_15049 <- eval (eq v_15048 (bv_nat 1 1))
  v_15050 <- eval (eq v_15047 v_15049)
  v_15051 <- eval (notBool_ v_15050)
  v_15052 <- eval (extract v_14994 59 60)
  v_15053 <- eval (eq v_15052 (bv_nat 1 1))
  v_15054 <- eval (eq v_15051 v_15053)
  v_15055 <- eval (notBool_ v_15054)
  v_15056 <- eval (extract v_14994 58 59)
  v_15057 <- eval (eq v_15056 (bv_nat 1 1))
  v_15058 <- eval (eq v_15055 v_15057)
  v_15059 <- eval (notBool_ v_15058)
  v_15060 <- eval (extract v_14994 57 58)
  v_15061 <- eval (eq v_15060 (bv_nat 1 1))
  v_15062 <- eval (eq v_15059 v_15061)
  v_15063 <- eval (notBool_ v_15062)
  v_15064 <- eval (notBool_ v_15063)
  v_15065 <- eval (bit_and v_15001 v_15064)
  v_15066 <- getRegister pf
  v_15067 <- eval (eq v_15066 (bv_nat 1 1))
  v_15068 <- eval (bit_and v_15005 v_15067)
  v_15069 <- eval (bit_or v_15065 v_15068)
  v_15070 <- eval (mux v_15069 (bv_nat 1 1) (bv_nat 1 0))
  v_15071 <- eval (eq v_14989 (bv_nat 8 1))
  v_15072 <- eval (eq v_15011 v_15014)
  v_15073 <- eval (notBool_ v_15072)
  v_15074 <- eval (bit_and v_15071 v_15073)
  v_15075 <- eval (notBool_ v_15071)
  v_15076 <- getRegister of
  v_15077 <- eval (eq v_15076 (bv_nat 1 1))
  v_15078 <- eval (bit_and v_15005 v_15077)
  v_15079 <- eval (bit_or v_15028 v_15078)
  v_15080 <- eval (bit_and v_15075 v_15079)
  v_15081 <- eval (bit_or v_15074 v_15080)
  v_15082 <- eval (mux v_15081 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_15082
  setRegister pf v_15070
  setRegister af v_15033
  setRegister zf v_15027
  setRegister sf v_15020
  setRegister cf v_15012
==========================================
salq_X86-SYNTAX $0x1 (v_2466 : Mem)
  v_15089 <- evaluateAddress (v_2466 : Mem)
  v_15090 <- load v_15089 8
  v_15091 <- eval (concat (bv_nat 1 0) v_15090)
  v_15092 <- eval (shl v_15091 1)
  v_15093 <- eval (bitwidthMInt v_15091)
  v_15094 <- eval (extract v_15092 0 v_15093)
  v_15095 <- eval (extract v_15094 1 65)
  store v_15089 v_15095 8
  v_15097 <- eval (extract v_15094 0 1)
  v_15098 <- eval (extract v_15094 1 2)
  v_15099 <- eval (eq v_15095 (bv_nat 64 0))
  v_15100 <- eval (mux v_15099 (bv_nat 1 1) (bv_nat 1 0))
  v_15101 <- eval (extract v_15094 64 65)
  v_15102 <- eval (eq v_15101 (bv_nat 1 1))
  v_15103 <- eval (extract v_15094 63 64)
  v_15104 <- eval (eq v_15103 (bv_nat 1 1))
  v_15105 <- eval (eq v_15102 v_15104)
  v_15106 <- eval (notBool_ v_15105)
  v_15107 <- eval (extract v_15094 62 63)
  v_15108 <- eval (eq v_15107 (bv_nat 1 1))
  v_15109 <- eval (eq v_15106 v_15108)
  v_15110 <- eval (notBool_ v_15109)
  v_15111 <- eval (extract v_15094 61 62)
  v_15112 <- eval (eq v_15111 (bv_nat 1 1))
  v_15113 <- eval (eq v_15110 v_15112)
  v_15114 <- eval (notBool_ v_15113)
  v_15115 <- eval (extract v_15094 60 61)
  v_15116 <- eval (eq v_15115 (bv_nat 1 1))
  v_15117 <- eval (eq v_15114 v_15116)
  v_15118 <- eval (notBool_ v_15117)
  v_15119 <- eval (extract v_15094 59 60)
  v_15120 <- eval (eq v_15119 (bv_nat 1 1))
  v_15121 <- eval (eq v_15118 v_15120)
  v_15122 <- eval (notBool_ v_15121)
  v_15123 <- eval (extract v_15094 58 59)
  v_15124 <- eval (eq v_15123 (bv_nat 1 1))
  v_15125 <- eval (eq v_15122 v_15124)
  v_15126 <- eval (notBool_ v_15125)
  v_15127 <- eval (extract v_15094 57 58)
  v_15128 <- eval (eq v_15127 (bv_nat 1 1))
  v_15129 <- eval (eq v_15126 v_15128)
  v_15130 <- eval (notBool_ v_15129)
  v_15131 <- eval (notBool_ v_15130)
  v_15132 <- eval (mux v_15131 (bv_nat 1 1) (bv_nat 1 0))
  v_15133 <- eval (eq v_15097 (bv_nat 1 1))
  v_15134 <- eval (eq v_15098 (bv_nat 1 1))
  v_15135 <- eval (eq v_15133 v_15134)
  v_15136 <- eval (notBool_ v_15135)
  v_15137 <- eval (mux v_15136 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_15137
  setRegister pf v_15132
  setRegister af undef
  setRegister zf v_15100
  setRegister sf v_15098
  setRegister cf v_15097
==========================================
salq_X86-SYNTAX $0x1 (v_2466 : Mem)
  v_15144 <- evaluateAddress (v_2466 : Mem)
  v_15145 <- load v_15144 8
  v_15146 <- eval (concat (bv_nat 1 0) v_15145)
  v_15147 <- eval (shl v_15146 1)
  v_15148 <- eval (bitwidthMInt v_15146)
  v_15149 <- eval (extract v_15147 0 v_15148)
  v_15150 <- eval (extract v_15149 1 65)
  store v_15144 v_15150 8
  v_15152 <- eval (extract v_15149 0 1)
  v_15153 <- eval (eq v_15152 (bv_nat 1 1))
  v_15154 <- eval (mux v_15153 (bv_nat 1 1) (bv_nat 1 0))
  v_15155 <- eval (extract v_15149 1 2)
  v_15156 <- eval (eq v_15155 (bv_nat 1 1))
  v_15157 <- eval (mux v_15156 (bv_nat 1 1) (bv_nat 1 0))
  v_15158 <- eval (eq v_15150 (bv_nat 64 0))
  v_15159 <- eval (mux v_15158 (bv_nat 1 1) (bv_nat 1 0))
  v_15160 <- eval (extract v_15149 64 65)
  v_15161 <- eval (eq v_15160 (bv_nat 1 1))
  v_15162 <- eval (extract v_15149 63 64)
  v_15163 <- eval (eq v_15162 (bv_nat 1 1))
  v_15164 <- eval (eq v_15161 v_15163)
  v_15165 <- eval (notBool_ v_15164)
  v_15166 <- eval (extract v_15149 62 63)
  v_15167 <- eval (eq v_15166 (bv_nat 1 1))
  v_15168 <- eval (eq v_15165 v_15167)
  v_15169 <- eval (notBool_ v_15168)
  v_15170 <- eval (extract v_15149 61 62)
  v_15171 <- eval (eq v_15170 (bv_nat 1 1))
  v_15172 <- eval (eq v_15169 v_15171)
  v_15173 <- eval (notBool_ v_15172)
  v_15174 <- eval (extract v_15149 60 61)
  v_15175 <- eval (eq v_15174 (bv_nat 1 1))
  v_15176 <- eval (eq v_15173 v_15175)
  v_15177 <- eval (notBool_ v_15176)
  v_15178 <- eval (extract v_15149 59 60)
  v_15179 <- eval (eq v_15178 (bv_nat 1 1))
  v_15180 <- eval (eq v_15177 v_15179)
  v_15181 <- eval (notBool_ v_15180)
  v_15182 <- eval (extract v_15149 58 59)
  v_15183 <- eval (eq v_15182 (bv_nat 1 1))
  v_15184 <- eval (eq v_15181 v_15183)
  v_15185 <- eval (notBool_ v_15184)
  v_15186 <- eval (extract v_15149 57 58)
  v_15187 <- eval (eq v_15186 (bv_nat 1 1))
  v_15188 <- eval (eq v_15185 v_15187)
  v_15189 <- eval (notBool_ v_15188)
  v_15190 <- eval (notBool_ v_15189)
  v_15191 <- eval (mux v_15190 (bv_nat 1 1) (bv_nat 1 0))
  v_15192 <- eval (eq v_15153 v_15156)
  v_15193 <- eval (notBool_ v_15192)
  v_15194 <- eval (mux v_15193 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_15194
  setRegister pf v_15191
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_15159
  setRegister sf v_15157
  setRegister cf v_15154
==========================================
salq_X86-SYNTAX $0x1 (v_2473 : Mem)
  v_15203 <- evaluateAddress (v_2473 : Mem)
  v_15204 <- load v_15203 8
  v_15205 <- eval (concat (bv_nat 1 0) v_15204)
  v_15206 <- eval (shl v_15205 1)
  v_15207 <- eval (bitwidthMInt v_15205)
  v_15208 <- eval (extract v_15206 0 v_15207)
  v_15209 <- eval (extract v_15208 1 65)
  store v_15203 v_15209 8
  v_15211 <- eval (extract v_15208 0 1)
  v_15212 <- eval (eq v_15211 (bv_nat 1 1))
  v_15213 <- eval (mux v_15212 (bv_nat 1 1) (bv_nat 1 0))
  v_15214 <- eval (extract v_15208 1 2)
  v_15215 <- eval (eq v_15214 (bv_nat 1 1))
  v_15216 <- eval (mux v_15215 (bv_nat 1 1) (bv_nat 1 0))
  v_15217 <- eval (eq v_15209 (bv_nat 64 0))
  v_15218 <- eval (mux v_15217 (bv_nat 1 1) (bv_nat 1 0))
  v_15219 <- eval (extract v_15208 64 65)
  v_15220 <- eval (eq v_15219 (bv_nat 1 1))
  v_15221 <- eval (extract v_15208 63 64)
  v_15222 <- eval (eq v_15221 (bv_nat 1 1))
  v_15223 <- eval (eq v_15220 v_15222)
  v_15224 <- eval (notBool_ v_15223)
  v_15225 <- eval (extract v_15208 62 63)
  v_15226 <- eval (eq v_15225 (bv_nat 1 1))
  v_15227 <- eval (eq v_15224 v_15226)
  v_15228 <- eval (notBool_ v_15227)
  v_15229 <- eval (extract v_15208 61 62)
  v_15230 <- eval (eq v_15229 (bv_nat 1 1))
  v_15231 <- eval (eq v_15228 v_15230)
  v_15232 <- eval (notBool_ v_15231)
  v_15233 <- eval (extract v_15208 60 61)
  v_15234 <- eval (eq v_15233 (bv_nat 1 1))
  v_15235 <- eval (eq v_15232 v_15234)
  v_15236 <- eval (notBool_ v_15235)
  v_15237 <- eval (extract v_15208 59 60)
  v_15238 <- eval (eq v_15237 (bv_nat 1 1))
  v_15239 <- eval (eq v_15236 v_15238)
  v_15240 <- eval (notBool_ v_15239)
  v_15241 <- eval (extract v_15208 58 59)
  v_15242 <- eval (eq v_15241 (bv_nat 1 1))
  v_15243 <- eval (eq v_15240 v_15242)
  v_15244 <- eval (notBool_ v_15243)
  v_15245 <- eval (extract v_15208 57 58)
  v_15246 <- eval (eq v_15245 (bv_nat 1 1))
  v_15247 <- eval (eq v_15244 v_15246)
  v_15248 <- eval (notBool_ v_15247)
  v_15249 <- eval (notBool_ v_15248)
  v_15250 <- eval (mux v_15249 (bv_nat 1 1) (bv_nat 1 0))
  v_15251 <- eval (eq v_15212 v_15215)
  v_15252 <- eval (notBool_ v_15251)
  v_15253 <- eval (mux v_15252 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_15253
  setRegister pf v_15250
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_15218
  setRegister sf v_15216
  setRegister cf v_15213
==========================================
salq_X86-SYNTAX $0x1 (v_2473 : Mem)
  v_15260 <- evaluateAddress (v_2473 : Mem)
  v_15261 <- load v_15260 8
  v_15262 <- eval (concat (bv_nat 1 0) v_15261)
  v_15263 <- eval (shl v_15262 1)
  v_15264 <- eval (bitwidthMInt v_15262)
  v_15265 <- eval (extract v_15263 0 v_15264)
  v_15266 <- eval (extract v_15265 1 65)
  store v_15260 v_15266 8
  v_15268 <- eval (extract v_15265 0 1)
  v_15269 <- eval (extract v_15265 1 2)
  v_15270 <- eval (eq v_15266 (bv_nat 64 0))
  v_15271 <- eval (mux v_15270 (bv_nat 1 1) (bv_nat 1 0))
  v_15272 <- eval (extract v_15265 64 65)
  v_15273 <- eval (eq v_15272 (bv_nat 1 1))
  v_15274 <- eval (extract v_15265 63 64)
  v_15275 <- eval (eq v_15274 (bv_nat 1 1))
  v_15276 <- eval (eq v_15273 v_15275)
  v_15277 <- eval (notBool_ v_15276)
  v_15278 <- eval (extract v_15265 62 63)
  v_15279 <- eval (eq v_15278 (bv_nat 1 1))
  v_15280 <- eval (eq v_15277 v_15279)
  v_15281 <- eval (notBool_ v_15280)
  v_15282 <- eval (extract v_15265 61 62)
  v_15283 <- eval (eq v_15282 (bv_nat 1 1))
  v_15284 <- eval (eq v_15281 v_15283)
  v_15285 <- eval (notBool_ v_15284)
  v_15286 <- eval (extract v_15265 60 61)
  v_15287 <- eval (eq v_15286 (bv_nat 1 1))
  v_15288 <- eval (eq v_15285 v_15287)
  v_15289 <- eval (notBool_ v_15288)
  v_15290 <- eval (extract v_15265 59 60)
  v_15291 <- eval (eq v_15290 (bv_nat 1 1))
  v_15292 <- eval (eq v_15289 v_15291)
  v_15293 <- eval (notBool_ v_15292)
  v_15294 <- eval (extract v_15265 58 59)
  v_15295 <- eval (eq v_15294 (bv_nat 1 1))
  v_15296 <- eval (eq v_15293 v_15295)
  v_15297 <- eval (notBool_ v_15296)
  v_15298 <- eval (extract v_15265 57 58)
  v_15299 <- eval (eq v_15298 (bv_nat 1 1))
  v_15300 <- eval (eq v_15297 v_15299)
  v_15301 <- eval (notBool_ v_15300)
  v_15302 <- eval (notBool_ v_15301)
  v_15303 <- eval (mux v_15302 (bv_nat 1 1) (bv_nat 1 0))
  v_15304 <- eval (eq v_15268 (bv_nat 1 1))
  v_15305 <- eval (eq v_15269 (bv_nat 1 1))
  v_15306 <- eval (eq v_15304 v_15305)
  v_15307 <- eval (notBool_ v_15306)
  v_15308 <- eval (mux v_15307 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_15308
  setRegister pf v_15303
  setRegister af undef
  setRegister zf v_15271
  setRegister sf v_15269
  setRegister cf v_15268
==========================================
salw_X86-SYNTAX cl (v_2492 : Mem)
  v_15315 <- evaluateAddress (v_2492 : Mem)
  v_15316 <- load v_15315 2
  v_15317 <- eval (concat (bv_nat 1 0) v_15316)
  v_15318 <- getRegister rcx
  v_15319 <- eval (extract v_15318 56 64)
  v_15320 <- eval (bv_and v_15319 (bv_nat 8 31))
  v_15321 <- eval (concat (bv_nat 9 0) v_15320)
  v_15322 <- eval (uvalueMInt v_15321)
  v_15323 <- eval (shl v_15317 v_15322)
  v_15324 <- eval (bitwidthMInt v_15317)
  v_15325 <- eval (extract v_15323 0 v_15324)
  v_15326 <- eval (extract v_15325 1 17)
  store v_15315 v_15326 2
  v_15328 <- eval (uge v_15320 (bv_nat 8 16))
  v_15329 <- eval (bit_and v_15328 undef)
  v_15330 <- eval (notBool_ v_15328)
  v_15331 <- eval (eq v_15320 (bv_nat 8 0))
  v_15332 <- eval (notBool_ v_15331)
  v_15333 <- eval (extract v_15325 0 1)
  v_15334 <- eval (eq v_15333 (bv_nat 1 1))
  v_15335 <- eval (bit_and v_15332 v_15334)
  v_15336 <- eval (notBool_ v_15332)
  v_15337 <- getRegister cf
  v_15338 <- eval (eq v_15337 (bv_nat 1 1))
  v_15339 <- eval (bit_and v_15336 v_15338)
  v_15340 <- eval (bit_or v_15335 v_15339)
  v_15341 <- eval (bit_and v_15330 v_15340)
  v_15342 <- eval (bit_or v_15329 v_15341)
  v_15343 <- eval (mux v_15342 (bv_nat 1 1) (bv_nat 1 0))
  v_15344 <- eval (extract v_15325 1 2)
  v_15345 <- eval (eq v_15344 (bv_nat 1 1))
  v_15346 <- eval (bit_and v_15332 v_15345)
  v_15347 <- getRegister sf
  v_15348 <- eval (eq v_15347 (bv_nat 1 1))
  v_15349 <- eval (bit_and v_15336 v_15348)
  v_15350 <- eval (bit_or v_15346 v_15349)
  v_15351 <- eval (mux v_15350 (bv_nat 1 1) (bv_nat 1 0))
  v_15352 <- eval (eq v_15326 (bv_nat 16 0))
  v_15353 <- eval (bit_and v_15332 v_15352)
  v_15354 <- getRegister zf
  v_15355 <- eval (eq v_15354 (bv_nat 1 1))
  v_15356 <- eval (bit_and v_15336 v_15355)
  v_15357 <- eval (bit_or v_15353 v_15356)
  v_15358 <- eval (mux v_15357 (bv_nat 1 1) (bv_nat 1 0))
  v_15359 <- eval (bit_and v_15332 undef)
  v_15360 <- getRegister af
  v_15361 <- eval (eq v_15360 (bv_nat 1 1))
  v_15362 <- eval (bit_and v_15336 v_15361)
  v_15363 <- eval (bit_or v_15359 v_15362)
  v_15364 <- eval (mux v_15363 (bv_nat 1 1) (bv_nat 1 0))
  v_15365 <- eval (extract v_15325 16 17)
  v_15366 <- eval (eq v_15365 (bv_nat 1 1))
  v_15367 <- eval (extract v_15325 15 16)
  v_15368 <- eval (eq v_15367 (bv_nat 1 1))
  v_15369 <- eval (eq v_15366 v_15368)
  v_15370 <- eval (notBool_ v_15369)
  v_15371 <- eval (extract v_15325 14 15)
  v_15372 <- eval (eq v_15371 (bv_nat 1 1))
  v_15373 <- eval (eq v_15370 v_15372)
  v_15374 <- eval (notBool_ v_15373)
  v_15375 <- eval (extract v_15325 13 14)
  v_15376 <- eval (eq v_15375 (bv_nat 1 1))
  v_15377 <- eval (eq v_15374 v_15376)
  v_15378 <- eval (notBool_ v_15377)
  v_15379 <- eval (extract v_15325 12 13)
  v_15380 <- eval (eq v_15379 (bv_nat 1 1))
  v_15381 <- eval (eq v_15378 v_15380)
  v_15382 <- eval (notBool_ v_15381)
  v_15383 <- eval (extract v_15325 11 12)
  v_15384 <- eval (eq v_15383 (bv_nat 1 1))
  v_15385 <- eval (eq v_15382 v_15384)
  v_15386 <- eval (notBool_ v_15385)
  v_15387 <- eval (extract v_15325 10 11)
  v_15388 <- eval (eq v_15387 (bv_nat 1 1))
  v_15389 <- eval (eq v_15386 v_15388)
  v_15390 <- eval (notBool_ v_15389)
  v_15391 <- eval (extract v_15325 9 10)
  v_15392 <- eval (eq v_15391 (bv_nat 1 1))
  v_15393 <- eval (eq v_15390 v_15392)
  v_15394 <- eval (notBool_ v_15393)
  v_15395 <- eval (notBool_ v_15394)
  v_15396 <- eval (bit_and v_15332 v_15395)
  v_15397 <- getRegister pf
  v_15398 <- eval (eq v_15397 (bv_nat 1 1))
  v_15399 <- eval (bit_and v_15336 v_15398)
  v_15400 <- eval (bit_or v_15396 v_15399)
  v_15401 <- eval (mux v_15400 (bv_nat 1 1) (bv_nat 1 0))
  v_15402 <- eval (eq v_15320 (bv_nat 8 1))
  v_15403 <- eval (eq v_15342 v_15345)
  v_15404 <- eval (notBool_ v_15403)
  v_15405 <- eval (bit_and v_15402 v_15404)
  v_15406 <- eval (notBool_ v_15402)
  v_15407 <- getRegister of
  v_15408 <- eval (eq v_15407 (bv_nat 1 1))
  v_15409 <- eval (bit_and v_15336 v_15408)
  v_15410 <- eval (bit_or v_15359 v_15409)
  v_15411 <- eval (bit_and v_15406 v_15410)
  v_15412 <- eval (bit_or v_15405 v_15411)
  v_15413 <- eval (mux v_15412 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_15413
  setRegister pf v_15401
  setRegister af v_15364
  setRegister zf v_15358
  setRegister sf v_15351
  setRegister cf v_15343
==========================================
salw_X86-SYNTAX (v_2496 : Imm) (v_2495 : Mem)
  v_15420 <- evaluateAddress (v_2495 : Mem)
  v_15421 <- load v_15420 2
  v_15422 <- eval (concat (bv_nat 1 0) v_15421)
  v_15423 <- eval (handleImmediateWithSignExtend (v_2496 : Imm) 8 8)
  v_15424 <- eval (bv_and v_15423 (bv_nat 8 31))
  v_15425 <- eval (concat (bv_nat 9 0) v_15424)
  v_15426 <- eval (uvalueMInt v_15425)
  v_15427 <- eval (shl v_15422 v_15426)
  v_15428 <- eval (bitwidthMInt v_15422)
  v_15429 <- eval (extract v_15427 0 v_15428)
  v_15430 <- eval (extract v_15429 1 17)
  store v_15420 v_15430 2
  v_15432 <- eval (uge v_15424 (bv_nat 8 16))
  v_15433 <- eval (bit_and v_15432 undef)
  v_15434 <- eval (notBool_ v_15432)
  v_15435 <- eval (eq v_15424 (bv_nat 8 0))
  v_15436 <- eval (notBool_ v_15435)
  v_15437 <- eval (extract v_15429 0 1)
  v_15438 <- eval (eq v_15437 (bv_nat 1 1))
  v_15439 <- eval (bit_and v_15436 v_15438)
  v_15440 <- eval (notBool_ v_15436)
  v_15441 <- getRegister cf
  v_15442 <- eval (eq v_15441 (bv_nat 1 1))
  v_15443 <- eval (bit_and v_15440 v_15442)
  v_15444 <- eval (bit_or v_15439 v_15443)
  v_15445 <- eval (bit_and v_15434 v_15444)
  v_15446 <- eval (bit_or v_15433 v_15445)
  v_15447 <- eval (mux v_15446 (bv_nat 1 1) (bv_nat 1 0))
  v_15448 <- eval (extract v_15429 1 2)
  v_15449 <- eval (eq v_15448 (bv_nat 1 1))
  v_15450 <- eval (bit_and v_15436 v_15449)
  v_15451 <- getRegister sf
  v_15452 <- eval (eq v_15451 (bv_nat 1 1))
  v_15453 <- eval (bit_and v_15440 v_15452)
  v_15454 <- eval (bit_or v_15450 v_15453)
  v_15455 <- eval (mux v_15454 (bv_nat 1 1) (bv_nat 1 0))
  v_15456 <- eval (eq v_15430 (bv_nat 16 0))
  v_15457 <- eval (bit_and v_15436 v_15456)
  v_15458 <- getRegister zf
  v_15459 <- eval (eq v_15458 (bv_nat 1 1))
  v_15460 <- eval (bit_and v_15440 v_15459)
  v_15461 <- eval (bit_or v_15457 v_15460)
  v_15462 <- eval (mux v_15461 (bv_nat 1 1) (bv_nat 1 0))
  v_15463 <- eval (bit_and v_15436 undef)
  v_15464 <- getRegister af
  v_15465 <- eval (eq v_15464 (bv_nat 1 1))
  v_15466 <- eval (bit_and v_15440 v_15465)
  v_15467 <- eval (bit_or v_15463 v_15466)
  v_15468 <- eval (mux v_15467 (bv_nat 1 1) (bv_nat 1 0))
  v_15469 <- eval (extract v_15429 16 17)
  v_15470 <- eval (eq v_15469 (bv_nat 1 1))
  v_15471 <- eval (extract v_15429 15 16)
  v_15472 <- eval (eq v_15471 (bv_nat 1 1))
  v_15473 <- eval (eq v_15470 v_15472)
  v_15474 <- eval (notBool_ v_15473)
  v_15475 <- eval (extract v_15429 14 15)
  v_15476 <- eval (eq v_15475 (bv_nat 1 1))
  v_15477 <- eval (eq v_15474 v_15476)
  v_15478 <- eval (notBool_ v_15477)
  v_15479 <- eval (extract v_15429 13 14)
  v_15480 <- eval (eq v_15479 (bv_nat 1 1))
  v_15481 <- eval (eq v_15478 v_15480)
  v_15482 <- eval (notBool_ v_15481)
  v_15483 <- eval (extract v_15429 12 13)
  v_15484 <- eval (eq v_15483 (bv_nat 1 1))
  v_15485 <- eval (eq v_15482 v_15484)
  v_15486 <- eval (notBool_ v_15485)
  v_15487 <- eval (extract v_15429 11 12)
  v_15488 <- eval (eq v_15487 (bv_nat 1 1))
  v_15489 <- eval (eq v_15486 v_15488)
  v_15490 <- eval (notBool_ v_15489)
  v_15491 <- eval (extract v_15429 10 11)
  v_15492 <- eval (eq v_15491 (bv_nat 1 1))
  v_15493 <- eval (eq v_15490 v_15492)
  v_15494 <- eval (notBool_ v_15493)
  v_15495 <- eval (extract v_15429 9 10)
  v_15496 <- eval (eq v_15495 (bv_nat 1 1))
  v_15497 <- eval (eq v_15494 v_15496)
  v_15498 <- eval (notBool_ v_15497)
  v_15499 <- eval (notBool_ v_15498)
  v_15500 <- eval (bit_and v_15436 v_15499)
  v_15501 <- getRegister pf
  v_15502 <- eval (eq v_15501 (bv_nat 1 1))
  v_15503 <- eval (bit_and v_15440 v_15502)
  v_15504 <- eval (bit_or v_15500 v_15503)
  v_15505 <- eval (mux v_15504 (bv_nat 1 1) (bv_nat 1 0))
  v_15506 <- eval (eq v_15424 (bv_nat 8 1))
  v_15507 <- eval (eq v_15446 v_15449)
  v_15508 <- eval (notBool_ v_15507)
  v_15509 <- eval (bit_and v_15506 v_15508)
  v_15510 <- eval (notBool_ v_15506)
  v_15511 <- getRegister of
  v_15512 <- eval (eq v_15511 (bv_nat 1 1))
  v_15513 <- eval (bit_and v_15440 v_15512)
  v_15514 <- eval (bit_or v_15463 v_15513)
  v_15515 <- eval (bit_and v_15510 v_15514)
  v_15516 <- eval (bit_or v_15509 v_15515)
  v_15517 <- eval (mux v_15516 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_15517
  setRegister pf v_15505
  setRegister af v_15468
  setRegister zf v_15462
  setRegister sf v_15455
  setRegister cf v_15447
==========================================
salw_X86-SYNTAX $0x1 (v_2495 : Mem)
  v_15524 <- evaluateAddress (v_2495 : Mem)
  v_15525 <- load v_15524 2
  v_15526 <- eval (concat (bv_nat 1 0) v_15525)
  v_15527 <- eval (shl v_15526 1)
  v_15528 <- eval (bitwidthMInt v_15526)
  v_15529 <- eval (extract v_15527 0 v_15528)
  v_15530 <- eval (extract v_15529 1 17)
  store v_15524 v_15530 2
  v_15532 <- eval (extract v_15529 0 1)
  v_15533 <- eval (extract v_15529 1 2)
  v_15534 <- eval (eq v_15530 (bv_nat 16 0))
  v_15535 <- eval (mux v_15534 (bv_nat 1 1) (bv_nat 1 0))
  v_15536 <- eval (extract v_15529 16 17)
  v_15537 <- eval (eq v_15536 (bv_nat 1 1))
  v_15538 <- eval (extract v_15529 15 16)
  v_15539 <- eval (eq v_15538 (bv_nat 1 1))
  v_15540 <- eval (eq v_15537 v_15539)
  v_15541 <- eval (notBool_ v_15540)
  v_15542 <- eval (extract v_15529 14 15)
  v_15543 <- eval (eq v_15542 (bv_nat 1 1))
  v_15544 <- eval (eq v_15541 v_15543)
  v_15545 <- eval (notBool_ v_15544)
  v_15546 <- eval (extract v_15529 13 14)
  v_15547 <- eval (eq v_15546 (bv_nat 1 1))
  v_15548 <- eval (eq v_15545 v_15547)
  v_15549 <- eval (notBool_ v_15548)
  v_15550 <- eval (extract v_15529 12 13)
  v_15551 <- eval (eq v_15550 (bv_nat 1 1))
  v_15552 <- eval (eq v_15549 v_15551)
  v_15553 <- eval (notBool_ v_15552)
  v_15554 <- eval (extract v_15529 11 12)
  v_15555 <- eval (eq v_15554 (bv_nat 1 1))
  v_15556 <- eval (eq v_15553 v_15555)
  v_15557 <- eval (notBool_ v_15556)
  v_15558 <- eval (extract v_15529 10 11)
  v_15559 <- eval (eq v_15558 (bv_nat 1 1))
  v_15560 <- eval (eq v_15557 v_15559)
  v_15561 <- eval (notBool_ v_15560)
  v_15562 <- eval (extract v_15529 9 10)
  v_15563 <- eval (eq v_15562 (bv_nat 1 1))
  v_15564 <- eval (eq v_15561 v_15563)
  v_15565 <- eval (notBool_ v_15564)
  v_15566 <- eval (notBool_ v_15565)
  v_15567 <- eval (mux v_15566 (bv_nat 1 1) (bv_nat 1 0))
  v_15568 <- eval (eq v_15532 (bv_nat 1 1))
  v_15569 <- eval (eq v_15533 (bv_nat 1 1))
  v_15570 <- eval (eq v_15568 v_15569)
  v_15571 <- eval (notBool_ v_15570)
  v_15572 <- eval (mux v_15571 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_15572
  setRegister pf v_15567
  setRegister af undef
  setRegister zf v_15535
  setRegister sf v_15533
  setRegister cf v_15532
==========================================
salw_X86-SYNTAX $0x1 (v_2495 : Mem)
  v_15579 <- evaluateAddress (v_2495 : Mem)
  v_15580 <- load v_15579 2
  v_15581 <- eval (concat (bv_nat 1 0) v_15580)
  v_15582 <- eval (shl v_15581 1)
  v_15583 <- eval (bitwidthMInt v_15581)
  v_15584 <- eval (extract v_15582 0 v_15583)
  v_15585 <- eval (extract v_15584 1 17)
  store v_15579 v_15585 2
  v_15587 <- eval (extract v_15584 0 1)
  v_15588 <- eval (eq v_15587 (bv_nat 1 1))
  v_15589 <- eval (mux v_15588 (bv_nat 1 1) (bv_nat 1 0))
  v_15590 <- eval (extract v_15584 1 2)
  v_15591 <- eval (eq v_15590 (bv_nat 1 1))
  v_15592 <- eval (mux v_15591 (bv_nat 1 1) (bv_nat 1 0))
  v_15593 <- eval (eq v_15585 (bv_nat 16 0))
  v_15594 <- eval (mux v_15593 (bv_nat 1 1) (bv_nat 1 0))
  v_15595 <- eval (extract v_15584 16 17)
  v_15596 <- eval (eq v_15595 (bv_nat 1 1))
  v_15597 <- eval (extract v_15584 15 16)
  v_15598 <- eval (eq v_15597 (bv_nat 1 1))
  v_15599 <- eval (eq v_15596 v_15598)
  v_15600 <- eval (notBool_ v_15599)
  v_15601 <- eval (extract v_15584 14 15)
  v_15602 <- eval (eq v_15601 (bv_nat 1 1))
  v_15603 <- eval (eq v_15600 v_15602)
  v_15604 <- eval (notBool_ v_15603)
  v_15605 <- eval (extract v_15584 13 14)
  v_15606 <- eval (eq v_15605 (bv_nat 1 1))
  v_15607 <- eval (eq v_15604 v_15606)
  v_15608 <- eval (notBool_ v_15607)
  v_15609 <- eval (extract v_15584 12 13)
  v_15610 <- eval (eq v_15609 (bv_nat 1 1))
  v_15611 <- eval (eq v_15608 v_15610)
  v_15612 <- eval (notBool_ v_15611)
  v_15613 <- eval (extract v_15584 11 12)
  v_15614 <- eval (eq v_15613 (bv_nat 1 1))
  v_15615 <- eval (eq v_15612 v_15614)
  v_15616 <- eval (notBool_ v_15615)
  v_15617 <- eval (extract v_15584 10 11)
  v_15618 <- eval (eq v_15617 (bv_nat 1 1))
  v_15619 <- eval (eq v_15616 v_15618)
  v_15620 <- eval (notBool_ v_15619)
  v_15621 <- eval (extract v_15584 9 10)
  v_15622 <- eval (eq v_15621 (bv_nat 1 1))
  v_15623 <- eval (eq v_15620 v_15622)
  v_15624 <- eval (notBool_ v_15623)
  v_15625 <- eval (notBool_ v_15624)
  v_15626 <- eval (mux v_15625 (bv_nat 1 1) (bv_nat 1 0))
  v_15627 <- eval (eq v_15588 v_15591)
  v_15628 <- eval (notBool_ v_15627)
  v_15629 <- eval (mux v_15628 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_15629
  setRegister pf v_15626
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_15594
  setRegister sf v_15592
  setRegister cf v_15589
==========================================
salw_X86-SYNTAX $0x1 (v_2502 : Mem)
  v_15638 <- evaluateAddress (v_2502 : Mem)
  v_15639 <- load v_15638 2
  v_15640 <- eval (concat (bv_nat 1 0) v_15639)
  v_15641 <- eval (shl v_15640 1)
  v_15642 <- eval (bitwidthMInt v_15640)
  v_15643 <- eval (extract v_15641 0 v_15642)
  v_15644 <- eval (extract v_15643 1 17)
  store v_15638 v_15644 2
  v_15646 <- eval (extract v_15643 0 1)
  v_15647 <- eval (eq v_15646 (bv_nat 1 1))
  v_15648 <- eval (mux v_15647 (bv_nat 1 1) (bv_nat 1 0))
  v_15649 <- eval (extract v_15643 1 2)
  v_15650 <- eval (eq v_15649 (bv_nat 1 1))
  v_15651 <- eval (mux v_15650 (bv_nat 1 1) (bv_nat 1 0))
  v_15652 <- eval (eq v_15644 (bv_nat 16 0))
  v_15653 <- eval (mux v_15652 (bv_nat 1 1) (bv_nat 1 0))
  v_15654 <- eval (extract v_15643 16 17)
  v_15655 <- eval (eq v_15654 (bv_nat 1 1))
  v_15656 <- eval (extract v_15643 15 16)
  v_15657 <- eval (eq v_15656 (bv_nat 1 1))
  v_15658 <- eval (eq v_15655 v_15657)
  v_15659 <- eval (notBool_ v_15658)
  v_15660 <- eval (extract v_15643 14 15)
  v_15661 <- eval (eq v_15660 (bv_nat 1 1))
  v_15662 <- eval (eq v_15659 v_15661)
  v_15663 <- eval (notBool_ v_15662)
  v_15664 <- eval (extract v_15643 13 14)
  v_15665 <- eval (eq v_15664 (bv_nat 1 1))
  v_15666 <- eval (eq v_15663 v_15665)
  v_15667 <- eval (notBool_ v_15666)
  v_15668 <- eval (extract v_15643 12 13)
  v_15669 <- eval (eq v_15668 (bv_nat 1 1))
  v_15670 <- eval (eq v_15667 v_15669)
  v_15671 <- eval (notBool_ v_15670)
  v_15672 <- eval (extract v_15643 11 12)
  v_15673 <- eval (eq v_15672 (bv_nat 1 1))
  v_15674 <- eval (eq v_15671 v_15673)
  v_15675 <- eval (notBool_ v_15674)
  v_15676 <- eval (extract v_15643 10 11)
  v_15677 <- eval (eq v_15676 (bv_nat 1 1))
  v_15678 <- eval (eq v_15675 v_15677)
  v_15679 <- eval (notBool_ v_15678)
  v_15680 <- eval (extract v_15643 9 10)
  v_15681 <- eval (eq v_15680 (bv_nat 1 1))
  v_15682 <- eval (eq v_15679 v_15681)
  v_15683 <- eval (notBool_ v_15682)
  v_15684 <- eval (notBool_ v_15683)
  v_15685 <- eval (mux v_15684 (bv_nat 1 1) (bv_nat 1 0))
  v_15686 <- eval (eq v_15647 v_15650)
  v_15687 <- eval (notBool_ v_15686)
  v_15688 <- eval (mux v_15687 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_15688
  setRegister pf v_15685
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_15653
  setRegister sf v_15651
  setRegister cf v_15648
==========================================
salw_X86-SYNTAX $0x1 (v_2502 : Mem)
  v_15695 <- evaluateAddress (v_2502 : Mem)
  v_15696 <- load v_15695 2
  v_15697 <- eval (concat (bv_nat 1 0) v_15696)
  v_15698 <- eval (shl v_15697 1)
  v_15699 <- eval (bitwidthMInt v_15697)
  v_15700 <- eval (extract v_15698 0 v_15699)
  v_15701 <- eval (extract v_15700 1 17)
  store v_15695 v_15701 2
  v_15703 <- eval (extract v_15700 0 1)
  v_15704 <- eval (extract v_15700 1 2)
  v_15705 <- eval (eq v_15701 (bv_nat 16 0))
  v_15706 <- eval (mux v_15705 (bv_nat 1 1) (bv_nat 1 0))
  v_15707 <- eval (extract v_15700 16 17)
  v_15708 <- eval (eq v_15707 (bv_nat 1 1))
  v_15709 <- eval (extract v_15700 15 16)
  v_15710 <- eval (eq v_15709 (bv_nat 1 1))
  v_15711 <- eval (eq v_15708 v_15710)
  v_15712 <- eval (notBool_ v_15711)
  v_15713 <- eval (extract v_15700 14 15)
  v_15714 <- eval (eq v_15713 (bv_nat 1 1))
  v_15715 <- eval (eq v_15712 v_15714)
  v_15716 <- eval (notBool_ v_15715)
  v_15717 <- eval (extract v_15700 13 14)
  v_15718 <- eval (eq v_15717 (bv_nat 1 1))
  v_15719 <- eval (eq v_15716 v_15718)
  v_15720 <- eval (notBool_ v_15719)
  v_15721 <- eval (extract v_15700 12 13)
  v_15722 <- eval (eq v_15721 (bv_nat 1 1))
  v_15723 <- eval (eq v_15720 v_15722)
  v_15724 <- eval (notBool_ v_15723)
  v_15725 <- eval (extract v_15700 11 12)
  v_15726 <- eval (eq v_15725 (bv_nat 1 1))
  v_15727 <- eval (eq v_15724 v_15726)
  v_15728 <- eval (notBool_ v_15727)
  v_15729 <- eval (extract v_15700 10 11)
  v_15730 <- eval (eq v_15729 (bv_nat 1 1))
  v_15731 <- eval (eq v_15728 v_15730)
  v_15732 <- eval (notBool_ v_15731)
  v_15733 <- eval (extract v_15700 9 10)
  v_15734 <- eval (eq v_15733 (bv_nat 1 1))
  v_15735 <- eval (eq v_15732 v_15734)
  v_15736 <- eval (notBool_ v_15735)
  v_15737 <- eval (notBool_ v_15736)
  v_15738 <- eval (mux v_15737 (bv_nat 1 1) (bv_nat 1 0))
  v_15739 <- eval (eq v_15703 (bv_nat 1 1))
  v_15740 <- eval (eq v_15704 (bv_nat 1 1))
  v_15741 <- eval (eq v_15739 v_15740)
  v_15742 <- eval (notBool_ v_15741)
  v_15743 <- eval (mux v_15742 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_15743
  setRegister pf v_15738
  setRegister af undef
  setRegister zf v_15706
  setRegister sf v_15704
  setRegister cf v_15703
==========================================
sarb_X86-SYNTAX cl (v_2521 : Mem)
  v_15750 <- evaluateAddress (v_2521 : Mem)
  v_15751 <- load v_15750 1
  v_15752 <- eval (concat v_15751 (bv_nat 1 0))
  v_15753 <- eval (bitwidthMInt v_15752)
  v_15754 <- eval (svalueMInt v_15752)
  v_15755 <- eval (mi v_15753 v_15754)
  v_15756 <- getRegister rcx
  v_15757 <- eval (extract v_15756 56 64)
  v_15758 <- eval (bv_and v_15757 (bv_nat 8 31))
  v_15759 <- eval (concat (bv_nat 1 0) v_15758)
  v_15760 <- eval (uvalueMInt v_15759)
  v_15761 <- eval (ashr v_15755 v_15760)
  v_15762 <- eval (extract v_15761 0 8)
  store v_15750 v_15762 1
  v_15764 <- eval (eq v_15758 (bv_nat 8 0))
  v_15765 <- eval (notBool_ v_15764)
  v_15766 <- eval (extract v_15761 8 9)
  v_15767 <- eval (eq v_15766 (bv_nat 1 1))
  v_15768 <- eval (bit_and v_15765 v_15767)
  v_15769 <- eval (notBool_ v_15765)
  v_15770 <- getRegister cf
  v_15771 <- eval (eq v_15770 (bv_nat 1 1))
  v_15772 <- eval (bit_and v_15769 v_15771)
  v_15773 <- eval (bit_or v_15768 v_15772)
  v_15774 <- eval (mux v_15773 (bv_nat 1 1) (bv_nat 1 0))
  v_15775 <- eval (extract v_15761 0 1)
  v_15776 <- eval (eq v_15775 (bv_nat 1 1))
  v_15777 <- eval (bit_and v_15765 v_15776)
  v_15778 <- getRegister sf
  v_15779 <- eval (eq v_15778 (bv_nat 1 1))
  v_15780 <- eval (bit_and v_15769 v_15779)
  v_15781 <- eval (bit_or v_15777 v_15780)
  v_15782 <- eval (mux v_15781 (bv_nat 1 1) (bv_nat 1 0))
  v_15783 <- eval (eq v_15762 (bv_nat 8 0))
  v_15784 <- eval (bit_and v_15765 v_15783)
  v_15785 <- getRegister zf
  v_15786 <- eval (eq v_15785 (bv_nat 1 1))
  v_15787 <- eval (bit_and v_15769 v_15786)
  v_15788 <- eval (bit_or v_15784 v_15787)
  v_15789 <- eval (mux v_15788 (bv_nat 1 1) (bv_nat 1 0))
  v_15790 <- eval (bit_and v_15765 undef)
  v_15791 <- getRegister af
  v_15792 <- eval (eq v_15791 (bv_nat 1 1))
  v_15793 <- eval (bit_and v_15769 v_15792)
  v_15794 <- eval (bit_or v_15790 v_15793)
  v_15795 <- eval (mux v_15794 (bv_nat 1 1) (bv_nat 1 0))
  v_15796 <- eval (extract v_15761 7 8)
  v_15797 <- eval (eq v_15796 (bv_nat 1 1))
  v_15798 <- eval (extract v_15761 6 7)
  v_15799 <- eval (eq v_15798 (bv_nat 1 1))
  v_15800 <- eval (eq v_15797 v_15799)
  v_15801 <- eval (notBool_ v_15800)
  v_15802 <- eval (extract v_15761 5 6)
  v_15803 <- eval (eq v_15802 (bv_nat 1 1))
  v_15804 <- eval (eq v_15801 v_15803)
  v_15805 <- eval (notBool_ v_15804)
  v_15806 <- eval (extract v_15761 4 5)
  v_15807 <- eval (eq v_15806 (bv_nat 1 1))
  v_15808 <- eval (eq v_15805 v_15807)
  v_15809 <- eval (notBool_ v_15808)
  v_15810 <- eval (extract v_15761 3 4)
  v_15811 <- eval (eq v_15810 (bv_nat 1 1))
  v_15812 <- eval (eq v_15809 v_15811)
  v_15813 <- eval (notBool_ v_15812)
  v_15814 <- eval (extract v_15761 2 3)
  v_15815 <- eval (eq v_15814 (bv_nat 1 1))
  v_15816 <- eval (eq v_15813 v_15815)
  v_15817 <- eval (notBool_ v_15816)
  v_15818 <- eval (extract v_15761 1 2)
  v_15819 <- eval (eq v_15818 (bv_nat 1 1))
  v_15820 <- eval (eq v_15817 v_15819)
  v_15821 <- eval (notBool_ v_15820)
  v_15822 <- eval (eq v_15821 v_15776)
  v_15823 <- eval (notBool_ v_15822)
  v_15824 <- eval (notBool_ v_15823)
  v_15825 <- eval (bit_and v_15765 v_15824)
  v_15826 <- getRegister pf
  v_15827 <- eval (eq v_15826 (bv_nat 1 1))
  v_15828 <- eval (bit_and v_15769 v_15827)
  v_15829 <- eval (bit_or v_15825 v_15828)
  v_15830 <- eval (mux v_15829 (bv_nat 1 1) (bv_nat 1 0))
  v_15831 <- eval (eq v_15758 (bv_nat 8 1))
  v_15832 <- eval (notBool_ v_15831)
  v_15833 <- getRegister of
  v_15834 <- eval (eq v_15833 (bv_nat 1 1))
  v_15835 <- eval (bit_and v_15769 v_15834)
  v_15836 <- eval (bit_or v_15790 v_15835)
  v_15837 <- eval (bit_and v_15832 v_15836)
  v_15838 <- eval (mux v_15837 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_15838
  setRegister pf v_15830
  setRegister af v_15795
  setRegister zf v_15789
  setRegister sf v_15782
  setRegister cf v_15774
==========================================
sarb_X86-SYNTAX (v_2525 : Imm) (v_2524 : Mem)
  v_15845 <- evaluateAddress (v_2524 : Mem)
  v_15846 <- load v_15845 1
  v_15847 <- eval (concat v_15846 (bv_nat 1 0))
  v_15848 <- eval (bitwidthMInt v_15847)
  v_15849 <- eval (svalueMInt v_15847)
  v_15850 <- eval (mi v_15848 v_15849)
  v_15851 <- eval (handleImmediateWithSignExtend (v_2525 : Imm) 8 8)
  v_15852 <- eval (bv_and v_15851 (bv_nat 8 31))
  v_15853 <- eval (concat (bv_nat 1 0) v_15852)
  v_15854 <- eval (uvalueMInt v_15853)
  v_15855 <- eval (ashr v_15850 v_15854)
  v_15856 <- eval (extract v_15855 0 8)
  store v_15845 v_15856 1
  v_15858 <- eval (eq v_15852 (bv_nat 8 0))
  v_15859 <- eval (notBool_ v_15858)
  v_15860 <- eval (extract v_15855 8 9)
  v_15861 <- eval (eq v_15860 (bv_nat 1 1))
  v_15862 <- eval (bit_and v_15859 v_15861)
  v_15863 <- eval (notBool_ v_15859)
  v_15864 <- getRegister cf
  v_15865 <- eval (eq v_15864 (bv_nat 1 1))
  v_15866 <- eval (bit_and v_15863 v_15865)
  v_15867 <- eval (bit_or v_15862 v_15866)
  v_15868 <- eval (mux v_15867 (bv_nat 1 1) (bv_nat 1 0))
  v_15869 <- eval (extract v_15855 0 1)
  v_15870 <- eval (eq v_15869 (bv_nat 1 1))
  v_15871 <- eval (bit_and v_15859 v_15870)
  v_15872 <- getRegister sf
  v_15873 <- eval (eq v_15872 (bv_nat 1 1))
  v_15874 <- eval (bit_and v_15863 v_15873)
  v_15875 <- eval (bit_or v_15871 v_15874)
  v_15876 <- eval (mux v_15875 (bv_nat 1 1) (bv_nat 1 0))
  v_15877 <- eval (eq v_15856 (bv_nat 8 0))
  v_15878 <- eval (bit_and v_15859 v_15877)
  v_15879 <- getRegister zf
  v_15880 <- eval (eq v_15879 (bv_nat 1 1))
  v_15881 <- eval (bit_and v_15863 v_15880)
  v_15882 <- eval (bit_or v_15878 v_15881)
  v_15883 <- eval (mux v_15882 (bv_nat 1 1) (bv_nat 1 0))
  v_15884 <- eval (bit_and v_15859 undef)
  v_15885 <- getRegister af
  v_15886 <- eval (eq v_15885 (bv_nat 1 1))
  v_15887 <- eval (bit_and v_15863 v_15886)
  v_15888 <- eval (bit_or v_15884 v_15887)
  v_15889 <- eval (mux v_15888 (bv_nat 1 1) (bv_nat 1 0))
  v_15890 <- eval (extract v_15855 7 8)
  v_15891 <- eval (eq v_15890 (bv_nat 1 1))
  v_15892 <- eval (extract v_15855 6 7)
  v_15893 <- eval (eq v_15892 (bv_nat 1 1))
  v_15894 <- eval (eq v_15891 v_15893)
  v_15895 <- eval (notBool_ v_15894)
  v_15896 <- eval (extract v_15855 5 6)
  v_15897 <- eval (eq v_15896 (bv_nat 1 1))
  v_15898 <- eval (eq v_15895 v_15897)
  v_15899 <- eval (notBool_ v_15898)
  v_15900 <- eval (extract v_15855 4 5)
  v_15901 <- eval (eq v_15900 (bv_nat 1 1))
  v_15902 <- eval (eq v_15899 v_15901)
  v_15903 <- eval (notBool_ v_15902)
  v_15904 <- eval (extract v_15855 3 4)
  v_15905 <- eval (eq v_15904 (bv_nat 1 1))
  v_15906 <- eval (eq v_15903 v_15905)
  v_15907 <- eval (notBool_ v_15906)
  v_15908 <- eval (extract v_15855 2 3)
  v_15909 <- eval (eq v_15908 (bv_nat 1 1))
  v_15910 <- eval (eq v_15907 v_15909)
  v_15911 <- eval (notBool_ v_15910)
  v_15912 <- eval (extract v_15855 1 2)
  v_15913 <- eval (eq v_15912 (bv_nat 1 1))
  v_15914 <- eval (eq v_15911 v_15913)
  v_15915 <- eval (notBool_ v_15914)
  v_15916 <- eval (eq v_15915 v_15870)
  v_15917 <- eval (notBool_ v_15916)
  v_15918 <- eval (notBool_ v_15917)
  v_15919 <- eval (bit_and v_15859 v_15918)
  v_15920 <- getRegister pf
  v_15921 <- eval (eq v_15920 (bv_nat 1 1))
  v_15922 <- eval (bit_and v_15863 v_15921)
  v_15923 <- eval (bit_or v_15919 v_15922)
  v_15924 <- eval (mux v_15923 (bv_nat 1 1) (bv_nat 1 0))
  v_15925 <- eval (eq v_15852 (bv_nat 8 1))
  v_15926 <- eval (notBool_ v_15925)
  v_15927 <- getRegister of
  v_15928 <- eval (eq v_15927 (bv_nat 1 1))
  v_15929 <- eval (bit_and v_15863 v_15928)
  v_15930 <- eval (bit_or v_15884 v_15929)
  v_15931 <- eval (bit_and v_15926 v_15930)
  v_15932 <- eval (mux v_15931 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_15932
  setRegister pf v_15924
  setRegister af v_15889
  setRegister zf v_15883
  setRegister sf v_15876
  setRegister cf v_15868
==========================================
sarb_X86-SYNTAX $0x1 (v_2524 : Mem)
  v_15939 <- evaluateAddress (v_2524 : Mem)
  v_15940 <- load v_15939 1
  v_15941 <- eval (concat v_15940 (bv_nat 1 0))
  v_15942 <- eval (bitwidthMInt v_15941)
  v_15943 <- eval (svalueMInt v_15941)
  v_15944 <- eval (mi v_15942 v_15943)
  v_15945 <- eval (ashr v_15944 1)
  v_15946 <- eval (extract v_15945 0 8)
  store v_15939 v_15946 1
  v_15948 <- eval (extract v_15945 8 9)
  v_15949 <- eval (extract v_15945 0 1)
  v_15950 <- eval (eq v_15946 (bv_nat 8 0))
  v_15951 <- eval (mux v_15950 (bv_nat 1 1) (bv_nat 1 0))
  v_15952 <- eval (extract v_15945 7 8)
  v_15953 <- eval (eq v_15952 (bv_nat 1 1))
  v_15954 <- eval (extract v_15945 6 7)
  v_15955 <- eval (eq v_15954 (bv_nat 1 1))
  v_15956 <- eval (eq v_15953 v_15955)
  v_15957 <- eval (notBool_ v_15956)
  v_15958 <- eval (extract v_15945 5 6)
  v_15959 <- eval (eq v_15958 (bv_nat 1 1))
  v_15960 <- eval (eq v_15957 v_15959)
  v_15961 <- eval (notBool_ v_15960)
  v_15962 <- eval (extract v_15945 4 5)
  v_15963 <- eval (eq v_15962 (bv_nat 1 1))
  v_15964 <- eval (eq v_15961 v_15963)
  v_15965 <- eval (notBool_ v_15964)
  v_15966 <- eval (extract v_15945 3 4)
  v_15967 <- eval (eq v_15966 (bv_nat 1 1))
  v_15968 <- eval (eq v_15965 v_15967)
  v_15969 <- eval (notBool_ v_15968)
  v_15970 <- eval (extract v_15945 2 3)
  v_15971 <- eval (eq v_15970 (bv_nat 1 1))
  v_15972 <- eval (eq v_15969 v_15971)
  v_15973 <- eval (notBool_ v_15972)
  v_15974 <- eval (extract v_15945 1 2)
  v_15975 <- eval (eq v_15974 (bv_nat 1 1))
  v_15976 <- eval (eq v_15973 v_15975)
  v_15977 <- eval (notBool_ v_15976)
  v_15978 <- eval (eq v_15949 (bv_nat 1 1))
  v_15979 <- eval (eq v_15977 v_15978)
  v_15980 <- eval (notBool_ v_15979)
  v_15981 <- eval (notBool_ v_15980)
  v_15982 <- eval (mux v_15981 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_15982
  setRegister af undef
  setRegister zf v_15951
  setRegister sf v_15949
  setRegister cf v_15948
==========================================
sarb_X86-SYNTAX $0x1 (v_2524 : Mem)
  v_15989 <- evaluateAddress (v_2524 : Mem)
  v_15990 <- load v_15989 1
  v_15991 <- eval (concat v_15990 (bv_nat 1 0))
  v_15992 <- eval (bitwidthMInt v_15991)
  v_15993 <- eval (svalueMInt v_15991)
  v_15994 <- eval (mi v_15992 v_15993)
  v_15995 <- eval (ashr v_15994 1)
  v_15996 <- eval (extract v_15995 0 8)
  store v_15989 v_15996 1
  v_15998 <- eval (extract v_15995 8 9)
  v_15999 <- eval (eq v_15998 (bv_nat 1 1))
  v_16000 <- eval (mux v_15999 (bv_nat 1 1) (bv_nat 1 0))
  v_16001 <- eval (extract v_15995 0 1)
  v_16002 <- eval (eq v_16001 (bv_nat 1 1))
  v_16003 <- eval (mux v_16002 (bv_nat 1 1) (bv_nat 1 0))
  v_16004 <- eval (eq v_15996 (bv_nat 8 0))
  v_16005 <- eval (mux v_16004 (bv_nat 1 1) (bv_nat 1 0))
  v_16006 <- eval (extract v_15995 7 8)
  v_16007 <- eval (eq v_16006 (bv_nat 1 1))
  v_16008 <- eval (extract v_15995 6 7)
  v_16009 <- eval (eq v_16008 (bv_nat 1 1))
  v_16010 <- eval (eq v_16007 v_16009)
  v_16011 <- eval (notBool_ v_16010)
  v_16012 <- eval (extract v_15995 5 6)
  v_16013 <- eval (eq v_16012 (bv_nat 1 1))
  v_16014 <- eval (eq v_16011 v_16013)
  v_16015 <- eval (notBool_ v_16014)
  v_16016 <- eval (extract v_15995 4 5)
  v_16017 <- eval (eq v_16016 (bv_nat 1 1))
  v_16018 <- eval (eq v_16015 v_16017)
  v_16019 <- eval (notBool_ v_16018)
  v_16020 <- eval (extract v_15995 3 4)
  v_16021 <- eval (eq v_16020 (bv_nat 1 1))
  v_16022 <- eval (eq v_16019 v_16021)
  v_16023 <- eval (notBool_ v_16022)
  v_16024 <- eval (extract v_15995 2 3)
  v_16025 <- eval (eq v_16024 (bv_nat 1 1))
  v_16026 <- eval (eq v_16023 v_16025)
  v_16027 <- eval (notBool_ v_16026)
  v_16028 <- eval (extract v_15995 1 2)
  v_16029 <- eval (eq v_16028 (bv_nat 1 1))
  v_16030 <- eval (eq v_16027 v_16029)
  v_16031 <- eval (notBool_ v_16030)
  v_16032 <- eval (eq v_16031 v_16002)
  v_16033 <- eval (notBool_ v_16032)
  v_16034 <- eval (notBool_ v_16033)
  v_16035 <- eval (mux v_16034 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16035
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_16005
  setRegister sf v_16003
  setRegister cf v_16000
==========================================
sarb_X86-SYNTAX $0x1 (v_2531 : Mem)
  v_16044 <- evaluateAddress (v_2531 : Mem)
  v_16045 <- load v_16044 1
  v_16046 <- eval (concat v_16045 (bv_nat 1 0))
  v_16047 <- eval (bitwidthMInt v_16046)
  v_16048 <- eval (svalueMInt v_16046)
  v_16049 <- eval (mi v_16047 v_16048)
  v_16050 <- eval (ashr v_16049 1)
  v_16051 <- eval (extract v_16050 0 8)
  store v_16044 v_16051 1
  v_16053 <- eval (extract v_16050 8 9)
  v_16054 <- eval (eq v_16053 (bv_nat 1 1))
  v_16055 <- eval (mux v_16054 (bv_nat 1 1) (bv_nat 1 0))
  v_16056 <- eval (extract v_16050 0 1)
  v_16057 <- eval (eq v_16056 (bv_nat 1 1))
  v_16058 <- eval (mux v_16057 (bv_nat 1 1) (bv_nat 1 0))
  v_16059 <- eval (eq v_16051 (bv_nat 8 0))
  v_16060 <- eval (mux v_16059 (bv_nat 1 1) (bv_nat 1 0))
  v_16061 <- eval (extract v_16050 7 8)
  v_16062 <- eval (eq v_16061 (bv_nat 1 1))
  v_16063 <- eval (extract v_16050 6 7)
  v_16064 <- eval (eq v_16063 (bv_nat 1 1))
  v_16065 <- eval (eq v_16062 v_16064)
  v_16066 <- eval (notBool_ v_16065)
  v_16067 <- eval (extract v_16050 5 6)
  v_16068 <- eval (eq v_16067 (bv_nat 1 1))
  v_16069 <- eval (eq v_16066 v_16068)
  v_16070 <- eval (notBool_ v_16069)
  v_16071 <- eval (extract v_16050 4 5)
  v_16072 <- eval (eq v_16071 (bv_nat 1 1))
  v_16073 <- eval (eq v_16070 v_16072)
  v_16074 <- eval (notBool_ v_16073)
  v_16075 <- eval (extract v_16050 3 4)
  v_16076 <- eval (eq v_16075 (bv_nat 1 1))
  v_16077 <- eval (eq v_16074 v_16076)
  v_16078 <- eval (notBool_ v_16077)
  v_16079 <- eval (extract v_16050 2 3)
  v_16080 <- eval (eq v_16079 (bv_nat 1 1))
  v_16081 <- eval (eq v_16078 v_16080)
  v_16082 <- eval (notBool_ v_16081)
  v_16083 <- eval (extract v_16050 1 2)
  v_16084 <- eval (eq v_16083 (bv_nat 1 1))
  v_16085 <- eval (eq v_16082 v_16084)
  v_16086 <- eval (notBool_ v_16085)
  v_16087 <- eval (eq v_16086 v_16057)
  v_16088 <- eval (notBool_ v_16087)
  v_16089 <- eval (notBool_ v_16088)
  v_16090 <- eval (mux v_16089 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16090
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_16060
  setRegister sf v_16058
  setRegister cf v_16055
==========================================
sarb_X86-SYNTAX $0x1 (v_2531 : Mem)
  v_16097 <- evaluateAddress (v_2531 : Mem)
  v_16098 <- load v_16097 1
  v_16099 <- eval (concat v_16098 (bv_nat 1 0))
  v_16100 <- eval (bitwidthMInt v_16099)
  v_16101 <- eval (svalueMInt v_16099)
  v_16102 <- eval (mi v_16100 v_16101)
  v_16103 <- eval (ashr v_16102 1)
  v_16104 <- eval (extract v_16103 0 8)
  store v_16097 v_16104 1
  v_16106 <- eval (extract v_16103 8 9)
  v_16107 <- eval (extract v_16103 0 1)
  v_16108 <- eval (eq v_16104 (bv_nat 8 0))
  v_16109 <- eval (mux v_16108 (bv_nat 1 1) (bv_nat 1 0))
  v_16110 <- eval (extract v_16103 7 8)
  v_16111 <- eval (eq v_16110 (bv_nat 1 1))
  v_16112 <- eval (extract v_16103 6 7)
  v_16113 <- eval (eq v_16112 (bv_nat 1 1))
  v_16114 <- eval (eq v_16111 v_16113)
  v_16115 <- eval (notBool_ v_16114)
  v_16116 <- eval (extract v_16103 5 6)
  v_16117 <- eval (eq v_16116 (bv_nat 1 1))
  v_16118 <- eval (eq v_16115 v_16117)
  v_16119 <- eval (notBool_ v_16118)
  v_16120 <- eval (extract v_16103 4 5)
  v_16121 <- eval (eq v_16120 (bv_nat 1 1))
  v_16122 <- eval (eq v_16119 v_16121)
  v_16123 <- eval (notBool_ v_16122)
  v_16124 <- eval (extract v_16103 3 4)
  v_16125 <- eval (eq v_16124 (bv_nat 1 1))
  v_16126 <- eval (eq v_16123 v_16125)
  v_16127 <- eval (notBool_ v_16126)
  v_16128 <- eval (extract v_16103 2 3)
  v_16129 <- eval (eq v_16128 (bv_nat 1 1))
  v_16130 <- eval (eq v_16127 v_16129)
  v_16131 <- eval (notBool_ v_16130)
  v_16132 <- eval (extract v_16103 1 2)
  v_16133 <- eval (eq v_16132 (bv_nat 1 1))
  v_16134 <- eval (eq v_16131 v_16133)
  v_16135 <- eval (notBool_ v_16134)
  v_16136 <- eval (eq v_16107 (bv_nat 1 1))
  v_16137 <- eval (eq v_16135 v_16136)
  v_16138 <- eval (notBool_ v_16137)
  v_16139 <- eval (notBool_ v_16138)
  v_16140 <- eval (mux v_16139 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16140
  setRegister af undef
  setRegister zf v_16109
  setRegister sf v_16107
  setRegister cf v_16106
==========================================
sarl_X86-SYNTAX cl (v_2566 : Mem)
  v_16147 <- evaluateAddress (v_2566 : Mem)
  v_16148 <- load v_16147 4
  v_16149 <- eval (concat v_16148 (bv_nat 1 0))
  v_16150 <- eval (bitwidthMInt v_16149)
  v_16151 <- eval (svalueMInt v_16149)
  v_16152 <- eval (mi v_16150 v_16151)
  v_16153 <- getRegister rcx
  v_16154 <- eval (extract v_16153 56 64)
  v_16155 <- eval (bv_and v_16154 (bv_nat 8 31))
  v_16156 <- eval (concat (bv_nat 25 0) v_16155)
  v_16157 <- eval (uvalueMInt v_16156)
  v_16158 <- eval (ashr v_16152 v_16157)
  v_16159 <- eval (extract v_16158 0 32)
  store v_16147 v_16159 4
  v_16161 <- eval (eq v_16155 (bv_nat 8 0))
  v_16162 <- eval (notBool_ v_16161)
  v_16163 <- eval (extract v_16158 32 33)
  v_16164 <- eval (eq v_16163 (bv_nat 1 1))
  v_16165 <- eval (bit_and v_16162 v_16164)
  v_16166 <- eval (notBool_ v_16162)
  v_16167 <- getRegister cf
  v_16168 <- eval (eq v_16167 (bv_nat 1 1))
  v_16169 <- eval (bit_and v_16166 v_16168)
  v_16170 <- eval (bit_or v_16165 v_16169)
  v_16171 <- eval (mux v_16170 (bv_nat 1 1) (bv_nat 1 0))
  v_16172 <- eval (extract v_16158 0 1)
  v_16173 <- eval (eq v_16172 (bv_nat 1 1))
  v_16174 <- eval (bit_and v_16162 v_16173)
  v_16175 <- getRegister sf
  v_16176 <- eval (eq v_16175 (bv_nat 1 1))
  v_16177 <- eval (bit_and v_16166 v_16176)
  v_16178 <- eval (bit_or v_16174 v_16177)
  v_16179 <- eval (mux v_16178 (bv_nat 1 1) (bv_nat 1 0))
  v_16180 <- eval (eq v_16159 (bv_nat 32 0))
  v_16181 <- eval (bit_and v_16162 v_16180)
  v_16182 <- getRegister zf
  v_16183 <- eval (eq v_16182 (bv_nat 1 1))
  v_16184 <- eval (bit_and v_16166 v_16183)
  v_16185 <- eval (bit_or v_16181 v_16184)
  v_16186 <- eval (mux v_16185 (bv_nat 1 1) (bv_nat 1 0))
  v_16187 <- eval (bit_and v_16162 undef)
  v_16188 <- getRegister af
  v_16189 <- eval (eq v_16188 (bv_nat 1 1))
  v_16190 <- eval (bit_and v_16166 v_16189)
  v_16191 <- eval (bit_or v_16187 v_16190)
  v_16192 <- eval (mux v_16191 (bv_nat 1 1) (bv_nat 1 0))
  v_16193 <- eval (extract v_16158 31 32)
  v_16194 <- eval (eq v_16193 (bv_nat 1 1))
  v_16195 <- eval (extract v_16158 30 31)
  v_16196 <- eval (eq v_16195 (bv_nat 1 1))
  v_16197 <- eval (eq v_16194 v_16196)
  v_16198 <- eval (notBool_ v_16197)
  v_16199 <- eval (extract v_16158 29 30)
  v_16200 <- eval (eq v_16199 (bv_nat 1 1))
  v_16201 <- eval (eq v_16198 v_16200)
  v_16202 <- eval (notBool_ v_16201)
  v_16203 <- eval (extract v_16158 28 29)
  v_16204 <- eval (eq v_16203 (bv_nat 1 1))
  v_16205 <- eval (eq v_16202 v_16204)
  v_16206 <- eval (notBool_ v_16205)
  v_16207 <- eval (extract v_16158 27 28)
  v_16208 <- eval (eq v_16207 (bv_nat 1 1))
  v_16209 <- eval (eq v_16206 v_16208)
  v_16210 <- eval (notBool_ v_16209)
  v_16211 <- eval (extract v_16158 26 27)
  v_16212 <- eval (eq v_16211 (bv_nat 1 1))
  v_16213 <- eval (eq v_16210 v_16212)
  v_16214 <- eval (notBool_ v_16213)
  v_16215 <- eval (extract v_16158 25 26)
  v_16216 <- eval (eq v_16215 (bv_nat 1 1))
  v_16217 <- eval (eq v_16214 v_16216)
  v_16218 <- eval (notBool_ v_16217)
  v_16219 <- eval (extract v_16158 24 25)
  v_16220 <- eval (eq v_16219 (bv_nat 1 1))
  v_16221 <- eval (eq v_16218 v_16220)
  v_16222 <- eval (notBool_ v_16221)
  v_16223 <- eval (notBool_ v_16222)
  v_16224 <- eval (bit_and v_16162 v_16223)
  v_16225 <- getRegister pf
  v_16226 <- eval (eq v_16225 (bv_nat 1 1))
  v_16227 <- eval (bit_and v_16166 v_16226)
  v_16228 <- eval (bit_or v_16224 v_16227)
  v_16229 <- eval (mux v_16228 (bv_nat 1 1) (bv_nat 1 0))
  v_16230 <- eval (eq v_16155 (bv_nat 8 1))
  v_16231 <- eval (notBool_ v_16230)
  v_16232 <- getRegister of
  v_16233 <- eval (eq v_16232 (bv_nat 1 1))
  v_16234 <- eval (bit_and v_16166 v_16233)
  v_16235 <- eval (bit_or v_16187 v_16234)
  v_16236 <- eval (bit_and v_16231 v_16235)
  v_16237 <- eval (mux v_16236 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_16237
  setRegister pf v_16229
  setRegister af v_16192
  setRegister zf v_16186
  setRegister sf v_16179
  setRegister cf v_16171
==========================================
sarl_X86-SYNTAX (v_2570 : Imm) (v_2569 : Mem)
  v_16244 <- evaluateAddress (v_2569 : Mem)
  v_16245 <- load v_16244 4
  v_16246 <- eval (concat v_16245 (bv_nat 1 0))
  v_16247 <- eval (bitwidthMInt v_16246)
  v_16248 <- eval (svalueMInt v_16246)
  v_16249 <- eval (mi v_16247 v_16248)
  v_16250 <- eval (handleImmediateWithSignExtend (v_2570 : Imm) 8 8)
  v_16251 <- eval (bv_and v_16250 (bv_nat 8 31))
  v_16252 <- eval (concat (bv_nat 25 0) v_16251)
  v_16253 <- eval (uvalueMInt v_16252)
  v_16254 <- eval (ashr v_16249 v_16253)
  v_16255 <- eval (extract v_16254 0 32)
  store v_16244 v_16255 4
  v_16257 <- eval (eq v_16251 (bv_nat 8 0))
  v_16258 <- eval (notBool_ v_16257)
  v_16259 <- eval (extract v_16254 32 33)
  v_16260 <- eval (eq v_16259 (bv_nat 1 1))
  v_16261 <- eval (bit_and v_16258 v_16260)
  v_16262 <- eval (notBool_ v_16258)
  v_16263 <- getRegister cf
  v_16264 <- eval (eq v_16263 (bv_nat 1 1))
  v_16265 <- eval (bit_and v_16262 v_16264)
  v_16266 <- eval (bit_or v_16261 v_16265)
  v_16267 <- eval (mux v_16266 (bv_nat 1 1) (bv_nat 1 0))
  v_16268 <- eval (extract v_16254 0 1)
  v_16269 <- eval (eq v_16268 (bv_nat 1 1))
  v_16270 <- eval (bit_and v_16258 v_16269)
  v_16271 <- getRegister sf
  v_16272 <- eval (eq v_16271 (bv_nat 1 1))
  v_16273 <- eval (bit_and v_16262 v_16272)
  v_16274 <- eval (bit_or v_16270 v_16273)
  v_16275 <- eval (mux v_16274 (bv_nat 1 1) (bv_nat 1 0))
  v_16276 <- eval (eq v_16255 (bv_nat 32 0))
  v_16277 <- eval (bit_and v_16258 v_16276)
  v_16278 <- getRegister zf
  v_16279 <- eval (eq v_16278 (bv_nat 1 1))
  v_16280 <- eval (bit_and v_16262 v_16279)
  v_16281 <- eval (bit_or v_16277 v_16280)
  v_16282 <- eval (mux v_16281 (bv_nat 1 1) (bv_nat 1 0))
  v_16283 <- eval (bit_and v_16258 undef)
  v_16284 <- getRegister af
  v_16285 <- eval (eq v_16284 (bv_nat 1 1))
  v_16286 <- eval (bit_and v_16262 v_16285)
  v_16287 <- eval (bit_or v_16283 v_16286)
  v_16288 <- eval (mux v_16287 (bv_nat 1 1) (bv_nat 1 0))
  v_16289 <- eval (extract v_16254 31 32)
  v_16290 <- eval (eq v_16289 (bv_nat 1 1))
  v_16291 <- eval (extract v_16254 30 31)
  v_16292 <- eval (eq v_16291 (bv_nat 1 1))
  v_16293 <- eval (eq v_16290 v_16292)
  v_16294 <- eval (notBool_ v_16293)
  v_16295 <- eval (extract v_16254 29 30)
  v_16296 <- eval (eq v_16295 (bv_nat 1 1))
  v_16297 <- eval (eq v_16294 v_16296)
  v_16298 <- eval (notBool_ v_16297)
  v_16299 <- eval (extract v_16254 28 29)
  v_16300 <- eval (eq v_16299 (bv_nat 1 1))
  v_16301 <- eval (eq v_16298 v_16300)
  v_16302 <- eval (notBool_ v_16301)
  v_16303 <- eval (extract v_16254 27 28)
  v_16304 <- eval (eq v_16303 (bv_nat 1 1))
  v_16305 <- eval (eq v_16302 v_16304)
  v_16306 <- eval (notBool_ v_16305)
  v_16307 <- eval (extract v_16254 26 27)
  v_16308 <- eval (eq v_16307 (bv_nat 1 1))
  v_16309 <- eval (eq v_16306 v_16308)
  v_16310 <- eval (notBool_ v_16309)
  v_16311 <- eval (extract v_16254 25 26)
  v_16312 <- eval (eq v_16311 (bv_nat 1 1))
  v_16313 <- eval (eq v_16310 v_16312)
  v_16314 <- eval (notBool_ v_16313)
  v_16315 <- eval (extract v_16254 24 25)
  v_16316 <- eval (eq v_16315 (bv_nat 1 1))
  v_16317 <- eval (eq v_16314 v_16316)
  v_16318 <- eval (notBool_ v_16317)
  v_16319 <- eval (notBool_ v_16318)
  v_16320 <- eval (bit_and v_16258 v_16319)
  v_16321 <- getRegister pf
  v_16322 <- eval (eq v_16321 (bv_nat 1 1))
  v_16323 <- eval (bit_and v_16262 v_16322)
  v_16324 <- eval (bit_or v_16320 v_16323)
  v_16325 <- eval (mux v_16324 (bv_nat 1 1) (bv_nat 1 0))
  v_16326 <- eval (eq v_16251 (bv_nat 8 1))
  v_16327 <- eval (notBool_ v_16326)
  v_16328 <- getRegister of
  v_16329 <- eval (eq v_16328 (bv_nat 1 1))
  v_16330 <- eval (bit_and v_16262 v_16329)
  v_16331 <- eval (bit_or v_16283 v_16330)
  v_16332 <- eval (bit_and v_16327 v_16331)
  v_16333 <- eval (mux v_16332 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_16333
  setRegister pf v_16325
  setRegister af v_16288
  setRegister zf v_16282
  setRegister sf v_16275
  setRegister cf v_16267
==========================================
sarl_X86-SYNTAX $0x1 (v_2569 : Mem)
  v_16340 <- evaluateAddress (v_2569 : Mem)
  v_16341 <- load v_16340 4
  v_16342 <- eval (concat v_16341 (bv_nat 1 0))
  v_16343 <- eval (bitwidthMInt v_16342)
  v_16344 <- eval (svalueMInt v_16342)
  v_16345 <- eval (mi v_16343 v_16344)
  v_16346 <- eval (ashr v_16345 1)
  v_16347 <- eval (extract v_16346 0 32)
  store v_16340 v_16347 4
  v_16349 <- eval (extract v_16346 32 33)
  v_16350 <- eval (extract v_16346 0 1)
  v_16351 <- eval (eq v_16347 (bv_nat 32 0))
  v_16352 <- eval (mux v_16351 (bv_nat 1 1) (bv_nat 1 0))
  v_16353 <- eval (extract v_16346 31 32)
  v_16354 <- eval (eq v_16353 (bv_nat 1 1))
  v_16355 <- eval (extract v_16346 30 31)
  v_16356 <- eval (eq v_16355 (bv_nat 1 1))
  v_16357 <- eval (eq v_16354 v_16356)
  v_16358 <- eval (notBool_ v_16357)
  v_16359 <- eval (extract v_16346 29 30)
  v_16360 <- eval (eq v_16359 (bv_nat 1 1))
  v_16361 <- eval (eq v_16358 v_16360)
  v_16362 <- eval (notBool_ v_16361)
  v_16363 <- eval (extract v_16346 28 29)
  v_16364 <- eval (eq v_16363 (bv_nat 1 1))
  v_16365 <- eval (eq v_16362 v_16364)
  v_16366 <- eval (notBool_ v_16365)
  v_16367 <- eval (extract v_16346 27 28)
  v_16368 <- eval (eq v_16367 (bv_nat 1 1))
  v_16369 <- eval (eq v_16366 v_16368)
  v_16370 <- eval (notBool_ v_16369)
  v_16371 <- eval (extract v_16346 26 27)
  v_16372 <- eval (eq v_16371 (bv_nat 1 1))
  v_16373 <- eval (eq v_16370 v_16372)
  v_16374 <- eval (notBool_ v_16373)
  v_16375 <- eval (extract v_16346 25 26)
  v_16376 <- eval (eq v_16375 (bv_nat 1 1))
  v_16377 <- eval (eq v_16374 v_16376)
  v_16378 <- eval (notBool_ v_16377)
  v_16379 <- eval (extract v_16346 24 25)
  v_16380 <- eval (eq v_16379 (bv_nat 1 1))
  v_16381 <- eval (eq v_16378 v_16380)
  v_16382 <- eval (notBool_ v_16381)
  v_16383 <- eval (notBool_ v_16382)
  v_16384 <- eval (mux v_16383 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16384
  setRegister af undef
  setRegister zf v_16352
  setRegister sf v_16350
  setRegister cf v_16349
==========================================
sarl_X86-SYNTAX $0x1 (v_2569 : Mem)
  v_16391 <- evaluateAddress (v_2569 : Mem)
  v_16392 <- load v_16391 4
  v_16393 <- eval (concat v_16392 (bv_nat 1 0))
  v_16394 <- eval (bitwidthMInt v_16393)
  v_16395 <- eval (svalueMInt v_16393)
  v_16396 <- eval (mi v_16394 v_16395)
  v_16397 <- eval (ashr v_16396 1)
  v_16398 <- eval (extract v_16397 0 32)
  store v_16391 v_16398 4
  v_16400 <- eval (extract v_16397 32 33)
  v_16401 <- eval (eq v_16400 (bv_nat 1 1))
  v_16402 <- eval (mux v_16401 (bv_nat 1 1) (bv_nat 1 0))
  v_16403 <- eval (extract v_16397 0 1)
  v_16404 <- eval (eq v_16403 (bv_nat 1 1))
  v_16405 <- eval (mux v_16404 (bv_nat 1 1) (bv_nat 1 0))
  v_16406 <- eval (eq v_16398 (bv_nat 32 0))
  v_16407 <- eval (mux v_16406 (bv_nat 1 1) (bv_nat 1 0))
  v_16408 <- eval (extract v_16397 31 32)
  v_16409 <- eval (eq v_16408 (bv_nat 1 1))
  v_16410 <- eval (extract v_16397 30 31)
  v_16411 <- eval (eq v_16410 (bv_nat 1 1))
  v_16412 <- eval (eq v_16409 v_16411)
  v_16413 <- eval (notBool_ v_16412)
  v_16414 <- eval (extract v_16397 29 30)
  v_16415 <- eval (eq v_16414 (bv_nat 1 1))
  v_16416 <- eval (eq v_16413 v_16415)
  v_16417 <- eval (notBool_ v_16416)
  v_16418 <- eval (extract v_16397 28 29)
  v_16419 <- eval (eq v_16418 (bv_nat 1 1))
  v_16420 <- eval (eq v_16417 v_16419)
  v_16421 <- eval (notBool_ v_16420)
  v_16422 <- eval (extract v_16397 27 28)
  v_16423 <- eval (eq v_16422 (bv_nat 1 1))
  v_16424 <- eval (eq v_16421 v_16423)
  v_16425 <- eval (notBool_ v_16424)
  v_16426 <- eval (extract v_16397 26 27)
  v_16427 <- eval (eq v_16426 (bv_nat 1 1))
  v_16428 <- eval (eq v_16425 v_16427)
  v_16429 <- eval (notBool_ v_16428)
  v_16430 <- eval (extract v_16397 25 26)
  v_16431 <- eval (eq v_16430 (bv_nat 1 1))
  v_16432 <- eval (eq v_16429 v_16431)
  v_16433 <- eval (notBool_ v_16432)
  v_16434 <- eval (extract v_16397 24 25)
  v_16435 <- eval (eq v_16434 (bv_nat 1 1))
  v_16436 <- eval (eq v_16433 v_16435)
  v_16437 <- eval (notBool_ v_16436)
  v_16438 <- eval (notBool_ v_16437)
  v_16439 <- eval (mux v_16438 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16439
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_16407
  setRegister sf v_16405
  setRegister cf v_16402
==========================================
sarl_X86-SYNTAX $0x1 (v_2576 : Mem)
  v_16448 <- evaluateAddress (v_2576 : Mem)
  v_16449 <- load v_16448 4
  v_16450 <- eval (concat v_16449 (bv_nat 1 0))
  v_16451 <- eval (bitwidthMInt v_16450)
  v_16452 <- eval (svalueMInt v_16450)
  v_16453 <- eval (mi v_16451 v_16452)
  v_16454 <- eval (ashr v_16453 1)
  v_16455 <- eval (extract v_16454 0 32)
  store v_16448 v_16455 4
  v_16457 <- eval (extract v_16454 32 33)
  v_16458 <- eval (eq v_16457 (bv_nat 1 1))
  v_16459 <- eval (mux v_16458 (bv_nat 1 1) (bv_nat 1 0))
  v_16460 <- eval (extract v_16454 0 1)
  v_16461 <- eval (eq v_16460 (bv_nat 1 1))
  v_16462 <- eval (mux v_16461 (bv_nat 1 1) (bv_nat 1 0))
  v_16463 <- eval (eq v_16455 (bv_nat 32 0))
  v_16464 <- eval (mux v_16463 (bv_nat 1 1) (bv_nat 1 0))
  v_16465 <- eval (extract v_16454 31 32)
  v_16466 <- eval (eq v_16465 (bv_nat 1 1))
  v_16467 <- eval (extract v_16454 30 31)
  v_16468 <- eval (eq v_16467 (bv_nat 1 1))
  v_16469 <- eval (eq v_16466 v_16468)
  v_16470 <- eval (notBool_ v_16469)
  v_16471 <- eval (extract v_16454 29 30)
  v_16472 <- eval (eq v_16471 (bv_nat 1 1))
  v_16473 <- eval (eq v_16470 v_16472)
  v_16474 <- eval (notBool_ v_16473)
  v_16475 <- eval (extract v_16454 28 29)
  v_16476 <- eval (eq v_16475 (bv_nat 1 1))
  v_16477 <- eval (eq v_16474 v_16476)
  v_16478 <- eval (notBool_ v_16477)
  v_16479 <- eval (extract v_16454 27 28)
  v_16480 <- eval (eq v_16479 (bv_nat 1 1))
  v_16481 <- eval (eq v_16478 v_16480)
  v_16482 <- eval (notBool_ v_16481)
  v_16483 <- eval (extract v_16454 26 27)
  v_16484 <- eval (eq v_16483 (bv_nat 1 1))
  v_16485 <- eval (eq v_16482 v_16484)
  v_16486 <- eval (notBool_ v_16485)
  v_16487 <- eval (extract v_16454 25 26)
  v_16488 <- eval (eq v_16487 (bv_nat 1 1))
  v_16489 <- eval (eq v_16486 v_16488)
  v_16490 <- eval (notBool_ v_16489)
  v_16491 <- eval (extract v_16454 24 25)
  v_16492 <- eval (eq v_16491 (bv_nat 1 1))
  v_16493 <- eval (eq v_16490 v_16492)
  v_16494 <- eval (notBool_ v_16493)
  v_16495 <- eval (notBool_ v_16494)
  v_16496 <- eval (mux v_16495 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16496
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_16464
  setRegister sf v_16462
  setRegister cf v_16459
==========================================
sarl_X86-SYNTAX $0x1 (v_2576 : Mem)
  v_16503 <- evaluateAddress (v_2576 : Mem)
  v_16504 <- load v_16503 4
  v_16505 <- eval (concat v_16504 (bv_nat 1 0))
  v_16506 <- eval (bitwidthMInt v_16505)
  v_16507 <- eval (svalueMInt v_16505)
  v_16508 <- eval (mi v_16506 v_16507)
  v_16509 <- eval (ashr v_16508 1)
  v_16510 <- eval (extract v_16509 0 32)
  store v_16503 v_16510 4
  v_16512 <- eval (extract v_16509 32 33)
  v_16513 <- eval (extract v_16509 0 1)
  v_16514 <- eval (eq v_16510 (bv_nat 32 0))
  v_16515 <- eval (mux v_16514 (bv_nat 1 1) (bv_nat 1 0))
  v_16516 <- eval (extract v_16509 31 32)
  v_16517 <- eval (eq v_16516 (bv_nat 1 1))
  v_16518 <- eval (extract v_16509 30 31)
  v_16519 <- eval (eq v_16518 (bv_nat 1 1))
  v_16520 <- eval (eq v_16517 v_16519)
  v_16521 <- eval (notBool_ v_16520)
  v_16522 <- eval (extract v_16509 29 30)
  v_16523 <- eval (eq v_16522 (bv_nat 1 1))
  v_16524 <- eval (eq v_16521 v_16523)
  v_16525 <- eval (notBool_ v_16524)
  v_16526 <- eval (extract v_16509 28 29)
  v_16527 <- eval (eq v_16526 (bv_nat 1 1))
  v_16528 <- eval (eq v_16525 v_16527)
  v_16529 <- eval (notBool_ v_16528)
  v_16530 <- eval (extract v_16509 27 28)
  v_16531 <- eval (eq v_16530 (bv_nat 1 1))
  v_16532 <- eval (eq v_16529 v_16531)
  v_16533 <- eval (notBool_ v_16532)
  v_16534 <- eval (extract v_16509 26 27)
  v_16535 <- eval (eq v_16534 (bv_nat 1 1))
  v_16536 <- eval (eq v_16533 v_16535)
  v_16537 <- eval (notBool_ v_16536)
  v_16538 <- eval (extract v_16509 25 26)
  v_16539 <- eval (eq v_16538 (bv_nat 1 1))
  v_16540 <- eval (eq v_16537 v_16539)
  v_16541 <- eval (notBool_ v_16540)
  v_16542 <- eval (extract v_16509 24 25)
  v_16543 <- eval (eq v_16542 (bv_nat 1 1))
  v_16544 <- eval (eq v_16541 v_16543)
  v_16545 <- eval (notBool_ v_16544)
  v_16546 <- eval (notBool_ v_16545)
  v_16547 <- eval (mux v_16546 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16547
  setRegister af undef
  setRegister zf v_16515
  setRegister sf v_16513
  setRegister cf v_16512
==========================================
sarq_X86-SYNTAX cl (v_2595 : Mem)
  v_16554 <- evaluateAddress (v_2595 : Mem)
  v_16555 <- load v_16554 8
  v_16556 <- eval (concat v_16555 (bv_nat 1 0))
  v_16557 <- eval (bitwidthMInt v_16556)
  v_16558 <- eval (svalueMInt v_16556)
  v_16559 <- eval (mi v_16557 v_16558)
  v_16560 <- getRegister rcx
  v_16561 <- eval (extract v_16560 56 64)
  v_16562 <- eval (bv_and v_16561 (bv_nat 8 63))
  v_16563 <- eval (concat (bv_nat 57 0) v_16562)
  v_16564 <- eval (uvalueMInt v_16563)
  v_16565 <- eval (ashr v_16559 v_16564)
  v_16566 <- eval (extract v_16565 0 64)
  store v_16554 v_16566 8
  v_16568 <- eval (eq v_16562 (bv_nat 8 0))
  v_16569 <- eval (notBool_ v_16568)
  v_16570 <- eval (extract v_16565 64 65)
  v_16571 <- eval (eq v_16570 (bv_nat 1 1))
  v_16572 <- eval (bit_and v_16569 v_16571)
  v_16573 <- eval (notBool_ v_16569)
  v_16574 <- getRegister cf
  v_16575 <- eval (eq v_16574 (bv_nat 1 1))
  v_16576 <- eval (bit_and v_16573 v_16575)
  v_16577 <- eval (bit_or v_16572 v_16576)
  v_16578 <- eval (mux v_16577 (bv_nat 1 1) (bv_nat 1 0))
  v_16579 <- eval (extract v_16565 0 1)
  v_16580 <- eval (eq v_16579 (bv_nat 1 1))
  v_16581 <- eval (bit_and v_16569 v_16580)
  v_16582 <- getRegister sf
  v_16583 <- eval (eq v_16582 (bv_nat 1 1))
  v_16584 <- eval (bit_and v_16573 v_16583)
  v_16585 <- eval (bit_or v_16581 v_16584)
  v_16586 <- eval (mux v_16585 (bv_nat 1 1) (bv_nat 1 0))
  v_16587 <- eval (eq v_16566 (bv_nat 64 0))
  v_16588 <- eval (bit_and v_16569 v_16587)
  v_16589 <- getRegister zf
  v_16590 <- eval (eq v_16589 (bv_nat 1 1))
  v_16591 <- eval (bit_and v_16573 v_16590)
  v_16592 <- eval (bit_or v_16588 v_16591)
  v_16593 <- eval (mux v_16592 (bv_nat 1 1) (bv_nat 1 0))
  v_16594 <- eval (bit_and v_16569 undef)
  v_16595 <- getRegister af
  v_16596 <- eval (eq v_16595 (bv_nat 1 1))
  v_16597 <- eval (bit_and v_16573 v_16596)
  v_16598 <- eval (bit_or v_16594 v_16597)
  v_16599 <- eval (mux v_16598 (bv_nat 1 1) (bv_nat 1 0))
  v_16600 <- eval (extract v_16565 63 64)
  v_16601 <- eval (eq v_16600 (bv_nat 1 1))
  v_16602 <- eval (extract v_16565 62 63)
  v_16603 <- eval (eq v_16602 (bv_nat 1 1))
  v_16604 <- eval (eq v_16601 v_16603)
  v_16605 <- eval (notBool_ v_16604)
  v_16606 <- eval (extract v_16565 61 62)
  v_16607 <- eval (eq v_16606 (bv_nat 1 1))
  v_16608 <- eval (eq v_16605 v_16607)
  v_16609 <- eval (notBool_ v_16608)
  v_16610 <- eval (extract v_16565 60 61)
  v_16611 <- eval (eq v_16610 (bv_nat 1 1))
  v_16612 <- eval (eq v_16609 v_16611)
  v_16613 <- eval (notBool_ v_16612)
  v_16614 <- eval (extract v_16565 59 60)
  v_16615 <- eval (eq v_16614 (bv_nat 1 1))
  v_16616 <- eval (eq v_16613 v_16615)
  v_16617 <- eval (notBool_ v_16616)
  v_16618 <- eval (extract v_16565 58 59)
  v_16619 <- eval (eq v_16618 (bv_nat 1 1))
  v_16620 <- eval (eq v_16617 v_16619)
  v_16621 <- eval (notBool_ v_16620)
  v_16622 <- eval (extract v_16565 57 58)
  v_16623 <- eval (eq v_16622 (bv_nat 1 1))
  v_16624 <- eval (eq v_16621 v_16623)
  v_16625 <- eval (notBool_ v_16624)
  v_16626 <- eval (extract v_16565 56 57)
  v_16627 <- eval (eq v_16626 (bv_nat 1 1))
  v_16628 <- eval (eq v_16625 v_16627)
  v_16629 <- eval (notBool_ v_16628)
  v_16630 <- eval (notBool_ v_16629)
  v_16631 <- eval (bit_and v_16569 v_16630)
  v_16632 <- getRegister pf
  v_16633 <- eval (eq v_16632 (bv_nat 1 1))
  v_16634 <- eval (bit_and v_16573 v_16633)
  v_16635 <- eval (bit_or v_16631 v_16634)
  v_16636 <- eval (mux v_16635 (bv_nat 1 1) (bv_nat 1 0))
  v_16637 <- eval (eq v_16562 (bv_nat 8 1))
  v_16638 <- eval (notBool_ v_16637)
  v_16639 <- getRegister of
  v_16640 <- eval (eq v_16639 (bv_nat 1 1))
  v_16641 <- eval (bit_and v_16573 v_16640)
  v_16642 <- eval (bit_or v_16594 v_16641)
  v_16643 <- eval (bit_and v_16638 v_16642)
  v_16644 <- eval (mux v_16643 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_16644
  setRegister pf v_16636
  setRegister af v_16599
  setRegister zf v_16593
  setRegister sf v_16586
  setRegister cf v_16578
==========================================
sarq_X86-SYNTAX (v_2599 : Imm) (v_2598 : Mem)
  v_16651 <- evaluateAddress (v_2598 : Mem)
  v_16652 <- load v_16651 8
  v_16653 <- eval (concat v_16652 (bv_nat 1 0))
  v_16654 <- eval (bitwidthMInt v_16653)
  v_16655 <- eval (svalueMInt v_16653)
  v_16656 <- eval (mi v_16654 v_16655)
  v_16657 <- eval (handleImmediateWithSignExtend (v_2599 : Imm) 8 8)
  v_16658 <- eval (bv_and v_16657 (bv_nat 8 63))
  v_16659 <- eval (concat (bv_nat 57 0) v_16658)
  v_16660 <- eval (uvalueMInt v_16659)
  v_16661 <- eval (ashr v_16656 v_16660)
  v_16662 <- eval (extract v_16661 0 64)
  store v_16651 v_16662 8
  v_16664 <- eval (eq v_16658 (bv_nat 8 0))
  v_16665 <- eval (notBool_ v_16664)
  v_16666 <- eval (extract v_16661 64 65)
  v_16667 <- eval (eq v_16666 (bv_nat 1 1))
  v_16668 <- eval (bit_and v_16665 v_16667)
  v_16669 <- eval (notBool_ v_16665)
  v_16670 <- getRegister cf
  v_16671 <- eval (eq v_16670 (bv_nat 1 1))
  v_16672 <- eval (bit_and v_16669 v_16671)
  v_16673 <- eval (bit_or v_16668 v_16672)
  v_16674 <- eval (mux v_16673 (bv_nat 1 1) (bv_nat 1 0))
  v_16675 <- eval (extract v_16661 0 1)
  v_16676 <- eval (eq v_16675 (bv_nat 1 1))
  v_16677 <- eval (bit_and v_16665 v_16676)
  v_16678 <- getRegister sf
  v_16679 <- eval (eq v_16678 (bv_nat 1 1))
  v_16680 <- eval (bit_and v_16669 v_16679)
  v_16681 <- eval (bit_or v_16677 v_16680)
  v_16682 <- eval (mux v_16681 (bv_nat 1 1) (bv_nat 1 0))
  v_16683 <- eval (eq v_16662 (bv_nat 64 0))
  v_16684 <- eval (bit_and v_16665 v_16683)
  v_16685 <- getRegister zf
  v_16686 <- eval (eq v_16685 (bv_nat 1 1))
  v_16687 <- eval (bit_and v_16669 v_16686)
  v_16688 <- eval (bit_or v_16684 v_16687)
  v_16689 <- eval (mux v_16688 (bv_nat 1 1) (bv_nat 1 0))
  v_16690 <- eval (bit_and v_16665 undef)
  v_16691 <- getRegister af
  v_16692 <- eval (eq v_16691 (bv_nat 1 1))
  v_16693 <- eval (bit_and v_16669 v_16692)
  v_16694 <- eval (bit_or v_16690 v_16693)
  v_16695 <- eval (mux v_16694 (bv_nat 1 1) (bv_nat 1 0))
  v_16696 <- eval (extract v_16661 63 64)
  v_16697 <- eval (eq v_16696 (bv_nat 1 1))
  v_16698 <- eval (extract v_16661 62 63)
  v_16699 <- eval (eq v_16698 (bv_nat 1 1))
  v_16700 <- eval (eq v_16697 v_16699)
  v_16701 <- eval (notBool_ v_16700)
  v_16702 <- eval (extract v_16661 61 62)
  v_16703 <- eval (eq v_16702 (bv_nat 1 1))
  v_16704 <- eval (eq v_16701 v_16703)
  v_16705 <- eval (notBool_ v_16704)
  v_16706 <- eval (extract v_16661 60 61)
  v_16707 <- eval (eq v_16706 (bv_nat 1 1))
  v_16708 <- eval (eq v_16705 v_16707)
  v_16709 <- eval (notBool_ v_16708)
  v_16710 <- eval (extract v_16661 59 60)
  v_16711 <- eval (eq v_16710 (bv_nat 1 1))
  v_16712 <- eval (eq v_16709 v_16711)
  v_16713 <- eval (notBool_ v_16712)
  v_16714 <- eval (extract v_16661 58 59)
  v_16715 <- eval (eq v_16714 (bv_nat 1 1))
  v_16716 <- eval (eq v_16713 v_16715)
  v_16717 <- eval (notBool_ v_16716)
  v_16718 <- eval (extract v_16661 57 58)
  v_16719 <- eval (eq v_16718 (bv_nat 1 1))
  v_16720 <- eval (eq v_16717 v_16719)
  v_16721 <- eval (notBool_ v_16720)
  v_16722 <- eval (extract v_16661 56 57)
  v_16723 <- eval (eq v_16722 (bv_nat 1 1))
  v_16724 <- eval (eq v_16721 v_16723)
  v_16725 <- eval (notBool_ v_16724)
  v_16726 <- eval (notBool_ v_16725)
  v_16727 <- eval (bit_and v_16665 v_16726)
  v_16728 <- getRegister pf
  v_16729 <- eval (eq v_16728 (bv_nat 1 1))
  v_16730 <- eval (bit_and v_16669 v_16729)
  v_16731 <- eval (bit_or v_16727 v_16730)
  v_16732 <- eval (mux v_16731 (bv_nat 1 1) (bv_nat 1 0))
  v_16733 <- eval (eq v_16658 (bv_nat 8 1))
  v_16734 <- eval (notBool_ v_16733)
  v_16735 <- getRegister of
  v_16736 <- eval (eq v_16735 (bv_nat 1 1))
  v_16737 <- eval (bit_and v_16669 v_16736)
  v_16738 <- eval (bit_or v_16690 v_16737)
  v_16739 <- eval (bit_and v_16734 v_16738)
  v_16740 <- eval (mux v_16739 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_16740
  setRegister pf v_16732
  setRegister af v_16695
  setRegister zf v_16689
  setRegister sf v_16682
  setRegister cf v_16674
==========================================
sarq_X86-SYNTAX $0x1 (v_2598 : Mem)
  v_16747 <- evaluateAddress (v_2598 : Mem)
  v_16748 <- load v_16747 8
  v_16749 <- eval (concat v_16748 (bv_nat 1 0))
  v_16750 <- eval (bitwidthMInt v_16749)
  v_16751 <- eval (svalueMInt v_16749)
  v_16752 <- eval (mi v_16750 v_16751)
  v_16753 <- eval (ashr v_16752 1)
  v_16754 <- eval (extract v_16753 0 64)
  store v_16747 v_16754 8
  v_16756 <- eval (extract v_16753 64 65)
  v_16757 <- eval (extract v_16753 0 1)
  v_16758 <- eval (eq v_16754 (bv_nat 64 0))
  v_16759 <- eval (mux v_16758 (bv_nat 1 1) (bv_nat 1 0))
  v_16760 <- eval (extract v_16753 63 64)
  v_16761 <- eval (eq v_16760 (bv_nat 1 1))
  v_16762 <- eval (extract v_16753 62 63)
  v_16763 <- eval (eq v_16762 (bv_nat 1 1))
  v_16764 <- eval (eq v_16761 v_16763)
  v_16765 <- eval (notBool_ v_16764)
  v_16766 <- eval (extract v_16753 61 62)
  v_16767 <- eval (eq v_16766 (bv_nat 1 1))
  v_16768 <- eval (eq v_16765 v_16767)
  v_16769 <- eval (notBool_ v_16768)
  v_16770 <- eval (extract v_16753 60 61)
  v_16771 <- eval (eq v_16770 (bv_nat 1 1))
  v_16772 <- eval (eq v_16769 v_16771)
  v_16773 <- eval (notBool_ v_16772)
  v_16774 <- eval (extract v_16753 59 60)
  v_16775 <- eval (eq v_16774 (bv_nat 1 1))
  v_16776 <- eval (eq v_16773 v_16775)
  v_16777 <- eval (notBool_ v_16776)
  v_16778 <- eval (extract v_16753 58 59)
  v_16779 <- eval (eq v_16778 (bv_nat 1 1))
  v_16780 <- eval (eq v_16777 v_16779)
  v_16781 <- eval (notBool_ v_16780)
  v_16782 <- eval (extract v_16753 57 58)
  v_16783 <- eval (eq v_16782 (bv_nat 1 1))
  v_16784 <- eval (eq v_16781 v_16783)
  v_16785 <- eval (notBool_ v_16784)
  v_16786 <- eval (extract v_16753 56 57)
  v_16787 <- eval (eq v_16786 (bv_nat 1 1))
  v_16788 <- eval (eq v_16785 v_16787)
  v_16789 <- eval (notBool_ v_16788)
  v_16790 <- eval (notBool_ v_16789)
  v_16791 <- eval (mux v_16790 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16791
  setRegister af undef
  setRegister zf v_16759
  setRegister sf v_16757
  setRegister cf v_16756
==========================================
sarq_X86-SYNTAX $0x1 (v_2598 : Mem)
  v_16798 <- evaluateAddress (v_2598 : Mem)
  v_16799 <- load v_16798 8
  v_16800 <- eval (concat v_16799 (bv_nat 1 0))
  v_16801 <- eval (bitwidthMInt v_16800)
  v_16802 <- eval (svalueMInt v_16800)
  v_16803 <- eval (mi v_16801 v_16802)
  v_16804 <- eval (ashr v_16803 1)
  v_16805 <- eval (extract v_16804 0 64)
  store v_16798 v_16805 8
  v_16807 <- eval (extract v_16804 64 65)
  v_16808 <- eval (eq v_16807 (bv_nat 1 1))
  v_16809 <- eval (mux v_16808 (bv_nat 1 1) (bv_nat 1 0))
  v_16810 <- eval (extract v_16804 0 1)
  v_16811 <- eval (eq v_16810 (bv_nat 1 1))
  v_16812 <- eval (mux v_16811 (bv_nat 1 1) (bv_nat 1 0))
  v_16813 <- eval (eq v_16805 (bv_nat 64 0))
  v_16814 <- eval (mux v_16813 (bv_nat 1 1) (bv_nat 1 0))
  v_16815 <- eval (extract v_16804 63 64)
  v_16816 <- eval (eq v_16815 (bv_nat 1 1))
  v_16817 <- eval (extract v_16804 62 63)
  v_16818 <- eval (eq v_16817 (bv_nat 1 1))
  v_16819 <- eval (eq v_16816 v_16818)
  v_16820 <- eval (notBool_ v_16819)
  v_16821 <- eval (extract v_16804 61 62)
  v_16822 <- eval (eq v_16821 (bv_nat 1 1))
  v_16823 <- eval (eq v_16820 v_16822)
  v_16824 <- eval (notBool_ v_16823)
  v_16825 <- eval (extract v_16804 60 61)
  v_16826 <- eval (eq v_16825 (bv_nat 1 1))
  v_16827 <- eval (eq v_16824 v_16826)
  v_16828 <- eval (notBool_ v_16827)
  v_16829 <- eval (extract v_16804 59 60)
  v_16830 <- eval (eq v_16829 (bv_nat 1 1))
  v_16831 <- eval (eq v_16828 v_16830)
  v_16832 <- eval (notBool_ v_16831)
  v_16833 <- eval (extract v_16804 58 59)
  v_16834 <- eval (eq v_16833 (bv_nat 1 1))
  v_16835 <- eval (eq v_16832 v_16834)
  v_16836 <- eval (notBool_ v_16835)
  v_16837 <- eval (extract v_16804 57 58)
  v_16838 <- eval (eq v_16837 (bv_nat 1 1))
  v_16839 <- eval (eq v_16836 v_16838)
  v_16840 <- eval (notBool_ v_16839)
  v_16841 <- eval (extract v_16804 56 57)
  v_16842 <- eval (eq v_16841 (bv_nat 1 1))
  v_16843 <- eval (eq v_16840 v_16842)
  v_16844 <- eval (notBool_ v_16843)
  v_16845 <- eval (notBool_ v_16844)
  v_16846 <- eval (mux v_16845 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16846
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_16814
  setRegister sf v_16812
  setRegister cf v_16809
==========================================
sarq_X86-SYNTAX $0x1 (v_2605 : Mem)
  v_16855 <- evaluateAddress (v_2605 : Mem)
  v_16856 <- load v_16855 8
  v_16857 <- eval (concat v_16856 (bv_nat 1 0))
  v_16858 <- eval (bitwidthMInt v_16857)
  v_16859 <- eval (svalueMInt v_16857)
  v_16860 <- eval (mi v_16858 v_16859)
  v_16861 <- eval (ashr v_16860 1)
  v_16862 <- eval (extract v_16861 0 64)
  store v_16855 v_16862 8
  v_16864 <- eval (extract v_16861 64 65)
  v_16865 <- eval (eq v_16864 (bv_nat 1 1))
  v_16866 <- eval (mux v_16865 (bv_nat 1 1) (bv_nat 1 0))
  v_16867 <- eval (extract v_16861 0 1)
  v_16868 <- eval (eq v_16867 (bv_nat 1 1))
  v_16869 <- eval (mux v_16868 (bv_nat 1 1) (bv_nat 1 0))
  v_16870 <- eval (eq v_16862 (bv_nat 64 0))
  v_16871 <- eval (mux v_16870 (bv_nat 1 1) (bv_nat 1 0))
  v_16872 <- eval (extract v_16861 63 64)
  v_16873 <- eval (eq v_16872 (bv_nat 1 1))
  v_16874 <- eval (extract v_16861 62 63)
  v_16875 <- eval (eq v_16874 (bv_nat 1 1))
  v_16876 <- eval (eq v_16873 v_16875)
  v_16877 <- eval (notBool_ v_16876)
  v_16878 <- eval (extract v_16861 61 62)
  v_16879 <- eval (eq v_16878 (bv_nat 1 1))
  v_16880 <- eval (eq v_16877 v_16879)
  v_16881 <- eval (notBool_ v_16880)
  v_16882 <- eval (extract v_16861 60 61)
  v_16883 <- eval (eq v_16882 (bv_nat 1 1))
  v_16884 <- eval (eq v_16881 v_16883)
  v_16885 <- eval (notBool_ v_16884)
  v_16886 <- eval (extract v_16861 59 60)
  v_16887 <- eval (eq v_16886 (bv_nat 1 1))
  v_16888 <- eval (eq v_16885 v_16887)
  v_16889 <- eval (notBool_ v_16888)
  v_16890 <- eval (extract v_16861 58 59)
  v_16891 <- eval (eq v_16890 (bv_nat 1 1))
  v_16892 <- eval (eq v_16889 v_16891)
  v_16893 <- eval (notBool_ v_16892)
  v_16894 <- eval (extract v_16861 57 58)
  v_16895 <- eval (eq v_16894 (bv_nat 1 1))
  v_16896 <- eval (eq v_16893 v_16895)
  v_16897 <- eval (notBool_ v_16896)
  v_16898 <- eval (extract v_16861 56 57)
  v_16899 <- eval (eq v_16898 (bv_nat 1 1))
  v_16900 <- eval (eq v_16897 v_16899)
  v_16901 <- eval (notBool_ v_16900)
  v_16902 <- eval (notBool_ v_16901)
  v_16903 <- eval (mux v_16902 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16903
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_16871
  setRegister sf v_16869
  setRegister cf v_16866
==========================================
sarq_X86-SYNTAX $0x1 (v_2605 : Mem)
  v_16910 <- evaluateAddress (v_2605 : Mem)
  v_16911 <- load v_16910 8
  v_16912 <- eval (concat v_16911 (bv_nat 1 0))
  v_16913 <- eval (bitwidthMInt v_16912)
  v_16914 <- eval (svalueMInt v_16912)
  v_16915 <- eval (mi v_16913 v_16914)
  v_16916 <- eval (ashr v_16915 1)
  v_16917 <- eval (extract v_16916 0 64)
  store v_16910 v_16917 8
  v_16919 <- eval (extract v_16916 64 65)
  v_16920 <- eval (extract v_16916 0 1)
  v_16921 <- eval (eq v_16917 (bv_nat 64 0))
  v_16922 <- eval (mux v_16921 (bv_nat 1 1) (bv_nat 1 0))
  v_16923 <- eval (extract v_16916 63 64)
  v_16924 <- eval (eq v_16923 (bv_nat 1 1))
  v_16925 <- eval (extract v_16916 62 63)
  v_16926 <- eval (eq v_16925 (bv_nat 1 1))
  v_16927 <- eval (eq v_16924 v_16926)
  v_16928 <- eval (notBool_ v_16927)
  v_16929 <- eval (extract v_16916 61 62)
  v_16930 <- eval (eq v_16929 (bv_nat 1 1))
  v_16931 <- eval (eq v_16928 v_16930)
  v_16932 <- eval (notBool_ v_16931)
  v_16933 <- eval (extract v_16916 60 61)
  v_16934 <- eval (eq v_16933 (bv_nat 1 1))
  v_16935 <- eval (eq v_16932 v_16934)
  v_16936 <- eval (notBool_ v_16935)
  v_16937 <- eval (extract v_16916 59 60)
  v_16938 <- eval (eq v_16937 (bv_nat 1 1))
  v_16939 <- eval (eq v_16936 v_16938)
  v_16940 <- eval (notBool_ v_16939)
  v_16941 <- eval (extract v_16916 58 59)
  v_16942 <- eval (eq v_16941 (bv_nat 1 1))
  v_16943 <- eval (eq v_16940 v_16942)
  v_16944 <- eval (notBool_ v_16943)
  v_16945 <- eval (extract v_16916 57 58)
  v_16946 <- eval (eq v_16945 (bv_nat 1 1))
  v_16947 <- eval (eq v_16944 v_16946)
  v_16948 <- eval (notBool_ v_16947)
  v_16949 <- eval (extract v_16916 56 57)
  v_16950 <- eval (eq v_16949 (bv_nat 1 1))
  v_16951 <- eval (eq v_16948 v_16950)
  v_16952 <- eval (notBool_ v_16951)
  v_16953 <- eval (notBool_ v_16952)
  v_16954 <- eval (mux v_16953 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16954
  setRegister af undef
  setRegister zf v_16922
  setRegister sf v_16920
  setRegister cf v_16919
==========================================
sarw_X86-SYNTAX cl (v_2624 : Mem)
  v_16961 <- evaluateAddress (v_2624 : Mem)
  v_16962 <- load v_16961 2
  v_16963 <- eval (concat v_16962 (bv_nat 1 0))
  v_16964 <- eval (bitwidthMInt v_16963)
  v_16965 <- eval (svalueMInt v_16963)
  v_16966 <- eval (mi v_16964 v_16965)
  v_16967 <- getRegister rcx
  v_16968 <- eval (extract v_16967 56 64)
  v_16969 <- eval (bv_and v_16968 (bv_nat 8 31))
  v_16970 <- eval (concat (bv_nat 9 0) v_16969)
  v_16971 <- eval (uvalueMInt v_16970)
  v_16972 <- eval (ashr v_16966 v_16971)
  v_16973 <- eval (extract v_16972 0 16)
  store v_16961 v_16973 2
  v_16975 <- eval (eq v_16969 (bv_nat 8 0))
  v_16976 <- eval (notBool_ v_16975)
  v_16977 <- eval (extract v_16972 16 17)
  v_16978 <- eval (eq v_16977 (bv_nat 1 1))
  v_16979 <- eval (bit_and v_16976 v_16978)
  v_16980 <- eval (notBool_ v_16976)
  v_16981 <- getRegister cf
  v_16982 <- eval (eq v_16981 (bv_nat 1 1))
  v_16983 <- eval (bit_and v_16980 v_16982)
  v_16984 <- eval (bit_or v_16979 v_16983)
  v_16985 <- eval (mux v_16984 (bv_nat 1 1) (bv_nat 1 0))
  v_16986 <- eval (extract v_16972 0 1)
  v_16987 <- eval (eq v_16986 (bv_nat 1 1))
  v_16988 <- eval (bit_and v_16976 v_16987)
  v_16989 <- getRegister sf
  v_16990 <- eval (eq v_16989 (bv_nat 1 1))
  v_16991 <- eval (bit_and v_16980 v_16990)
  v_16992 <- eval (bit_or v_16988 v_16991)
  v_16993 <- eval (mux v_16992 (bv_nat 1 1) (bv_nat 1 0))
  v_16994 <- eval (eq v_16973 (bv_nat 16 0))
  v_16995 <- eval (bit_and v_16976 v_16994)
  v_16996 <- getRegister zf
  v_16997 <- eval (eq v_16996 (bv_nat 1 1))
  v_16998 <- eval (bit_and v_16980 v_16997)
  v_16999 <- eval (bit_or v_16995 v_16998)
  v_17000 <- eval (mux v_16999 (bv_nat 1 1) (bv_nat 1 0))
  v_17001 <- eval (bit_and v_16976 undef)
  v_17002 <- getRegister af
  v_17003 <- eval (eq v_17002 (bv_nat 1 1))
  v_17004 <- eval (bit_and v_16980 v_17003)
  v_17005 <- eval (bit_or v_17001 v_17004)
  v_17006 <- eval (mux v_17005 (bv_nat 1 1) (bv_nat 1 0))
  v_17007 <- eval (extract v_16972 15 16)
  v_17008 <- eval (eq v_17007 (bv_nat 1 1))
  v_17009 <- eval (extract v_16972 14 15)
  v_17010 <- eval (eq v_17009 (bv_nat 1 1))
  v_17011 <- eval (eq v_17008 v_17010)
  v_17012 <- eval (notBool_ v_17011)
  v_17013 <- eval (extract v_16972 13 14)
  v_17014 <- eval (eq v_17013 (bv_nat 1 1))
  v_17015 <- eval (eq v_17012 v_17014)
  v_17016 <- eval (notBool_ v_17015)
  v_17017 <- eval (extract v_16972 12 13)
  v_17018 <- eval (eq v_17017 (bv_nat 1 1))
  v_17019 <- eval (eq v_17016 v_17018)
  v_17020 <- eval (notBool_ v_17019)
  v_17021 <- eval (extract v_16972 11 12)
  v_17022 <- eval (eq v_17021 (bv_nat 1 1))
  v_17023 <- eval (eq v_17020 v_17022)
  v_17024 <- eval (notBool_ v_17023)
  v_17025 <- eval (extract v_16972 10 11)
  v_17026 <- eval (eq v_17025 (bv_nat 1 1))
  v_17027 <- eval (eq v_17024 v_17026)
  v_17028 <- eval (notBool_ v_17027)
  v_17029 <- eval (extract v_16972 9 10)
  v_17030 <- eval (eq v_17029 (bv_nat 1 1))
  v_17031 <- eval (eq v_17028 v_17030)
  v_17032 <- eval (notBool_ v_17031)
  v_17033 <- eval (extract v_16972 8 9)
  v_17034 <- eval (eq v_17033 (bv_nat 1 1))
  v_17035 <- eval (eq v_17032 v_17034)
  v_17036 <- eval (notBool_ v_17035)
  v_17037 <- eval (notBool_ v_17036)
  v_17038 <- eval (bit_and v_16976 v_17037)
  v_17039 <- getRegister pf
  v_17040 <- eval (eq v_17039 (bv_nat 1 1))
  v_17041 <- eval (bit_and v_16980 v_17040)
  v_17042 <- eval (bit_or v_17038 v_17041)
  v_17043 <- eval (mux v_17042 (bv_nat 1 1) (bv_nat 1 0))
  v_17044 <- eval (eq v_16969 (bv_nat 8 1))
  v_17045 <- eval (notBool_ v_17044)
  v_17046 <- getRegister of
  v_17047 <- eval (eq v_17046 (bv_nat 1 1))
  v_17048 <- eval (bit_and v_16980 v_17047)
  v_17049 <- eval (bit_or v_17001 v_17048)
  v_17050 <- eval (bit_and v_17045 v_17049)
  v_17051 <- eval (mux v_17050 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_17051
  setRegister pf v_17043
  setRegister af v_17006
  setRegister zf v_17000
  setRegister sf v_16993
  setRegister cf v_16985
==========================================
sarw_X86-SYNTAX (v_2628 : Imm) (v_2627 : Mem)
  v_17058 <- evaluateAddress (v_2627 : Mem)
  v_17059 <- load v_17058 2
  v_17060 <- eval (concat v_17059 (bv_nat 1 0))
  v_17061 <- eval (bitwidthMInt v_17060)
  v_17062 <- eval (svalueMInt v_17060)
  v_17063 <- eval (mi v_17061 v_17062)
  v_17064 <- eval (handleImmediateWithSignExtend (v_2628 : Imm) 8 8)
  v_17065 <- eval (bv_and v_17064 (bv_nat 8 31))
  v_17066 <- eval (concat (bv_nat 9 0) v_17065)
  v_17067 <- eval (uvalueMInt v_17066)
  v_17068 <- eval (ashr v_17063 v_17067)
  v_17069 <- eval (extract v_17068 0 16)
  store v_17058 v_17069 2
  v_17071 <- eval (eq v_17065 (bv_nat 8 0))
  v_17072 <- eval (notBool_ v_17071)
  v_17073 <- eval (extract v_17068 16 17)
  v_17074 <- eval (eq v_17073 (bv_nat 1 1))
  v_17075 <- eval (bit_and v_17072 v_17074)
  v_17076 <- eval (notBool_ v_17072)
  v_17077 <- getRegister cf
  v_17078 <- eval (eq v_17077 (bv_nat 1 1))
  v_17079 <- eval (bit_and v_17076 v_17078)
  v_17080 <- eval (bit_or v_17075 v_17079)
  v_17081 <- eval (mux v_17080 (bv_nat 1 1) (bv_nat 1 0))
  v_17082 <- eval (extract v_17068 0 1)
  v_17083 <- eval (eq v_17082 (bv_nat 1 1))
  v_17084 <- eval (bit_and v_17072 v_17083)
  v_17085 <- getRegister sf
  v_17086 <- eval (eq v_17085 (bv_nat 1 1))
  v_17087 <- eval (bit_and v_17076 v_17086)
  v_17088 <- eval (bit_or v_17084 v_17087)
  v_17089 <- eval (mux v_17088 (bv_nat 1 1) (bv_nat 1 0))
  v_17090 <- eval (eq v_17069 (bv_nat 16 0))
  v_17091 <- eval (bit_and v_17072 v_17090)
  v_17092 <- getRegister zf
  v_17093 <- eval (eq v_17092 (bv_nat 1 1))
  v_17094 <- eval (bit_and v_17076 v_17093)
  v_17095 <- eval (bit_or v_17091 v_17094)
  v_17096 <- eval (mux v_17095 (bv_nat 1 1) (bv_nat 1 0))
  v_17097 <- eval (bit_and v_17072 undef)
  v_17098 <- getRegister af
  v_17099 <- eval (eq v_17098 (bv_nat 1 1))
  v_17100 <- eval (bit_and v_17076 v_17099)
  v_17101 <- eval (bit_or v_17097 v_17100)
  v_17102 <- eval (mux v_17101 (bv_nat 1 1) (bv_nat 1 0))
  v_17103 <- eval (extract v_17068 15 16)
  v_17104 <- eval (eq v_17103 (bv_nat 1 1))
  v_17105 <- eval (extract v_17068 14 15)
  v_17106 <- eval (eq v_17105 (bv_nat 1 1))
  v_17107 <- eval (eq v_17104 v_17106)
  v_17108 <- eval (notBool_ v_17107)
  v_17109 <- eval (extract v_17068 13 14)
  v_17110 <- eval (eq v_17109 (bv_nat 1 1))
  v_17111 <- eval (eq v_17108 v_17110)
  v_17112 <- eval (notBool_ v_17111)
  v_17113 <- eval (extract v_17068 12 13)
  v_17114 <- eval (eq v_17113 (bv_nat 1 1))
  v_17115 <- eval (eq v_17112 v_17114)
  v_17116 <- eval (notBool_ v_17115)
  v_17117 <- eval (extract v_17068 11 12)
  v_17118 <- eval (eq v_17117 (bv_nat 1 1))
  v_17119 <- eval (eq v_17116 v_17118)
  v_17120 <- eval (notBool_ v_17119)
  v_17121 <- eval (extract v_17068 10 11)
  v_17122 <- eval (eq v_17121 (bv_nat 1 1))
  v_17123 <- eval (eq v_17120 v_17122)
  v_17124 <- eval (notBool_ v_17123)
  v_17125 <- eval (extract v_17068 9 10)
  v_17126 <- eval (eq v_17125 (bv_nat 1 1))
  v_17127 <- eval (eq v_17124 v_17126)
  v_17128 <- eval (notBool_ v_17127)
  v_17129 <- eval (extract v_17068 8 9)
  v_17130 <- eval (eq v_17129 (bv_nat 1 1))
  v_17131 <- eval (eq v_17128 v_17130)
  v_17132 <- eval (notBool_ v_17131)
  v_17133 <- eval (notBool_ v_17132)
  v_17134 <- eval (bit_and v_17072 v_17133)
  v_17135 <- getRegister pf
  v_17136 <- eval (eq v_17135 (bv_nat 1 1))
  v_17137 <- eval (bit_and v_17076 v_17136)
  v_17138 <- eval (bit_or v_17134 v_17137)
  v_17139 <- eval (mux v_17138 (bv_nat 1 1) (bv_nat 1 0))
  v_17140 <- eval (eq v_17065 (bv_nat 8 1))
  v_17141 <- eval (notBool_ v_17140)
  v_17142 <- getRegister of
  v_17143 <- eval (eq v_17142 (bv_nat 1 1))
  v_17144 <- eval (bit_and v_17076 v_17143)
  v_17145 <- eval (bit_or v_17097 v_17144)
  v_17146 <- eval (bit_and v_17141 v_17145)
  v_17147 <- eval (mux v_17146 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_17147
  setRegister pf v_17139
  setRegister af v_17102
  setRegister zf v_17096
  setRegister sf v_17089
  setRegister cf v_17081
==========================================
sarw_X86-SYNTAX $0x1 (v_2627 : Mem)
  v_17154 <- evaluateAddress (v_2627 : Mem)
  v_17155 <- load v_17154 2
  v_17156 <- eval (concat v_17155 (bv_nat 1 0))
  v_17157 <- eval (bitwidthMInt v_17156)
  v_17158 <- eval (svalueMInt v_17156)
  v_17159 <- eval (mi v_17157 v_17158)
  v_17160 <- eval (ashr v_17159 1)
  v_17161 <- eval (extract v_17160 0 16)
  store v_17154 v_17161 2
  v_17163 <- eval (extract v_17160 16 17)
  v_17164 <- eval (extract v_17160 0 1)
  v_17165 <- eval (eq v_17161 (bv_nat 16 0))
  v_17166 <- eval (mux v_17165 (bv_nat 1 1) (bv_nat 1 0))
  v_17167 <- eval (extract v_17160 15 16)
  v_17168 <- eval (eq v_17167 (bv_nat 1 1))
  v_17169 <- eval (extract v_17160 14 15)
  v_17170 <- eval (eq v_17169 (bv_nat 1 1))
  v_17171 <- eval (eq v_17168 v_17170)
  v_17172 <- eval (notBool_ v_17171)
  v_17173 <- eval (extract v_17160 13 14)
  v_17174 <- eval (eq v_17173 (bv_nat 1 1))
  v_17175 <- eval (eq v_17172 v_17174)
  v_17176 <- eval (notBool_ v_17175)
  v_17177 <- eval (extract v_17160 12 13)
  v_17178 <- eval (eq v_17177 (bv_nat 1 1))
  v_17179 <- eval (eq v_17176 v_17178)
  v_17180 <- eval (notBool_ v_17179)
  v_17181 <- eval (extract v_17160 11 12)
  v_17182 <- eval (eq v_17181 (bv_nat 1 1))
  v_17183 <- eval (eq v_17180 v_17182)
  v_17184 <- eval (notBool_ v_17183)
  v_17185 <- eval (extract v_17160 10 11)
  v_17186 <- eval (eq v_17185 (bv_nat 1 1))
  v_17187 <- eval (eq v_17184 v_17186)
  v_17188 <- eval (notBool_ v_17187)
  v_17189 <- eval (extract v_17160 9 10)
  v_17190 <- eval (eq v_17189 (bv_nat 1 1))
  v_17191 <- eval (eq v_17188 v_17190)
  v_17192 <- eval (notBool_ v_17191)
  v_17193 <- eval (extract v_17160 8 9)
  v_17194 <- eval (eq v_17193 (bv_nat 1 1))
  v_17195 <- eval (eq v_17192 v_17194)
  v_17196 <- eval (notBool_ v_17195)
  v_17197 <- eval (notBool_ v_17196)
  v_17198 <- eval (mux v_17197 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_17198
  setRegister af undef
  setRegister zf v_17166
  setRegister sf v_17164
  setRegister cf v_17163
==========================================
sarw_X86-SYNTAX $0x1 (v_2627 : Mem)
  v_17205 <- evaluateAddress (v_2627 : Mem)
  v_17206 <- load v_17205 2
  v_17207 <- eval (concat v_17206 (bv_nat 1 0))
  v_17208 <- eval (bitwidthMInt v_17207)
  v_17209 <- eval (svalueMInt v_17207)
  v_17210 <- eval (mi v_17208 v_17209)
  v_17211 <- eval (ashr v_17210 1)
  v_17212 <- eval (extract v_17211 0 16)
  store v_17205 v_17212 2
  v_17214 <- eval (extract v_17211 16 17)
  v_17215 <- eval (eq v_17214 (bv_nat 1 1))
  v_17216 <- eval (mux v_17215 (bv_nat 1 1) (bv_nat 1 0))
  v_17217 <- eval (extract v_17211 0 1)
  v_17218 <- eval (eq v_17217 (bv_nat 1 1))
  v_17219 <- eval (mux v_17218 (bv_nat 1 1) (bv_nat 1 0))
  v_17220 <- eval (eq v_17212 (bv_nat 16 0))
  v_17221 <- eval (mux v_17220 (bv_nat 1 1) (bv_nat 1 0))
  v_17222 <- eval (extract v_17211 15 16)
  v_17223 <- eval (eq v_17222 (bv_nat 1 1))
  v_17224 <- eval (extract v_17211 14 15)
  v_17225 <- eval (eq v_17224 (bv_nat 1 1))
  v_17226 <- eval (eq v_17223 v_17225)
  v_17227 <- eval (notBool_ v_17226)
  v_17228 <- eval (extract v_17211 13 14)
  v_17229 <- eval (eq v_17228 (bv_nat 1 1))
  v_17230 <- eval (eq v_17227 v_17229)
  v_17231 <- eval (notBool_ v_17230)
  v_17232 <- eval (extract v_17211 12 13)
  v_17233 <- eval (eq v_17232 (bv_nat 1 1))
  v_17234 <- eval (eq v_17231 v_17233)
  v_17235 <- eval (notBool_ v_17234)
  v_17236 <- eval (extract v_17211 11 12)
  v_17237 <- eval (eq v_17236 (bv_nat 1 1))
  v_17238 <- eval (eq v_17235 v_17237)
  v_17239 <- eval (notBool_ v_17238)
  v_17240 <- eval (extract v_17211 10 11)
  v_17241 <- eval (eq v_17240 (bv_nat 1 1))
  v_17242 <- eval (eq v_17239 v_17241)
  v_17243 <- eval (notBool_ v_17242)
  v_17244 <- eval (extract v_17211 9 10)
  v_17245 <- eval (eq v_17244 (bv_nat 1 1))
  v_17246 <- eval (eq v_17243 v_17245)
  v_17247 <- eval (notBool_ v_17246)
  v_17248 <- eval (extract v_17211 8 9)
  v_17249 <- eval (eq v_17248 (bv_nat 1 1))
  v_17250 <- eval (eq v_17247 v_17249)
  v_17251 <- eval (notBool_ v_17250)
  v_17252 <- eval (notBool_ v_17251)
  v_17253 <- eval (mux v_17252 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_17253
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_17221
  setRegister sf v_17219
  setRegister cf v_17216
==========================================
sarw_X86-SYNTAX $0x1 (v_2634 : Mem)
  v_17262 <- evaluateAddress (v_2634 : Mem)
  v_17263 <- load v_17262 2
  v_17264 <- eval (concat v_17263 (bv_nat 1 0))
  v_17265 <- eval (bitwidthMInt v_17264)
  v_17266 <- eval (svalueMInt v_17264)
  v_17267 <- eval (mi v_17265 v_17266)
  v_17268 <- eval (ashr v_17267 1)
  v_17269 <- eval (extract v_17268 0 16)
  store v_17262 v_17269 2
  v_17271 <- eval (extract v_17268 16 17)
  v_17272 <- eval (eq v_17271 (bv_nat 1 1))
  v_17273 <- eval (mux v_17272 (bv_nat 1 1) (bv_nat 1 0))
  v_17274 <- eval (extract v_17268 0 1)
  v_17275 <- eval (eq v_17274 (bv_nat 1 1))
  v_17276 <- eval (mux v_17275 (bv_nat 1 1) (bv_nat 1 0))
  v_17277 <- eval (eq v_17269 (bv_nat 16 0))
  v_17278 <- eval (mux v_17277 (bv_nat 1 1) (bv_nat 1 0))
  v_17279 <- eval (extract v_17268 15 16)
  v_17280 <- eval (eq v_17279 (bv_nat 1 1))
  v_17281 <- eval (extract v_17268 14 15)
  v_17282 <- eval (eq v_17281 (bv_nat 1 1))
  v_17283 <- eval (eq v_17280 v_17282)
  v_17284 <- eval (notBool_ v_17283)
  v_17285 <- eval (extract v_17268 13 14)
  v_17286 <- eval (eq v_17285 (bv_nat 1 1))
  v_17287 <- eval (eq v_17284 v_17286)
  v_17288 <- eval (notBool_ v_17287)
  v_17289 <- eval (extract v_17268 12 13)
  v_17290 <- eval (eq v_17289 (bv_nat 1 1))
  v_17291 <- eval (eq v_17288 v_17290)
  v_17292 <- eval (notBool_ v_17291)
  v_17293 <- eval (extract v_17268 11 12)
  v_17294 <- eval (eq v_17293 (bv_nat 1 1))
  v_17295 <- eval (eq v_17292 v_17294)
  v_17296 <- eval (notBool_ v_17295)
  v_17297 <- eval (extract v_17268 10 11)
  v_17298 <- eval (eq v_17297 (bv_nat 1 1))
  v_17299 <- eval (eq v_17296 v_17298)
  v_17300 <- eval (notBool_ v_17299)
  v_17301 <- eval (extract v_17268 9 10)
  v_17302 <- eval (eq v_17301 (bv_nat 1 1))
  v_17303 <- eval (eq v_17300 v_17302)
  v_17304 <- eval (notBool_ v_17303)
  v_17305 <- eval (extract v_17268 8 9)
  v_17306 <- eval (eq v_17305 (bv_nat 1 1))
  v_17307 <- eval (eq v_17304 v_17306)
  v_17308 <- eval (notBool_ v_17307)
  v_17309 <- eval (notBool_ v_17308)
  v_17310 <- eval (mux v_17309 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_17310
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_17278
  setRegister sf v_17276
  setRegister cf v_17273
==========================================
sarw_X86-SYNTAX $0x1 (v_2634 : Mem)
  v_17317 <- evaluateAddress (v_2634 : Mem)
  v_17318 <- load v_17317 2
  v_17319 <- eval (concat v_17318 (bv_nat 1 0))
  v_17320 <- eval (bitwidthMInt v_17319)
  v_17321 <- eval (svalueMInt v_17319)
  v_17322 <- eval (mi v_17320 v_17321)
  v_17323 <- eval (ashr v_17322 1)
  v_17324 <- eval (extract v_17323 0 16)
  store v_17317 v_17324 2
  v_17326 <- eval (extract v_17323 16 17)
  v_17327 <- eval (extract v_17323 0 1)
  v_17328 <- eval (eq v_17324 (bv_nat 16 0))
  v_17329 <- eval (mux v_17328 (bv_nat 1 1) (bv_nat 1 0))
  v_17330 <- eval (extract v_17323 15 16)
  v_17331 <- eval (eq v_17330 (bv_nat 1 1))
  v_17332 <- eval (extract v_17323 14 15)
  v_17333 <- eval (eq v_17332 (bv_nat 1 1))
  v_17334 <- eval (eq v_17331 v_17333)
  v_17335 <- eval (notBool_ v_17334)
  v_17336 <- eval (extract v_17323 13 14)
  v_17337 <- eval (eq v_17336 (bv_nat 1 1))
  v_17338 <- eval (eq v_17335 v_17337)
  v_17339 <- eval (notBool_ v_17338)
  v_17340 <- eval (extract v_17323 12 13)
  v_17341 <- eval (eq v_17340 (bv_nat 1 1))
  v_17342 <- eval (eq v_17339 v_17341)
  v_17343 <- eval (notBool_ v_17342)
  v_17344 <- eval (extract v_17323 11 12)
  v_17345 <- eval (eq v_17344 (bv_nat 1 1))
  v_17346 <- eval (eq v_17343 v_17345)
  v_17347 <- eval (notBool_ v_17346)
  v_17348 <- eval (extract v_17323 10 11)
  v_17349 <- eval (eq v_17348 (bv_nat 1 1))
  v_17350 <- eval (eq v_17347 v_17349)
  v_17351 <- eval (notBool_ v_17350)
  v_17352 <- eval (extract v_17323 9 10)
  v_17353 <- eval (eq v_17352 (bv_nat 1 1))
  v_17354 <- eval (eq v_17351 v_17353)
  v_17355 <- eval (notBool_ v_17354)
  v_17356 <- eval (extract v_17323 8 9)
  v_17357 <- eval (eq v_17356 (bv_nat 1 1))
  v_17358 <- eval (eq v_17355 v_17357)
  v_17359 <- eval (notBool_ v_17358)
  v_17360 <- eval (notBool_ v_17359)
  v_17361 <- eval (mux v_17360 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_17361
  setRegister af undef
  setRegister zf v_17329
  setRegister sf v_17327
  setRegister cf v_17326
==========================================
sarx_X86-SYNTAX (v_2653 : R32) (v_2655 : Mem) (v_2654 : R32)
  v_17368 <- evaluateAddress (v_2655 : Mem)
  v_17369 <- load v_17368 4
  v_17370 <- eval (bitwidthMInt v_17369)
  v_17371 <- eval (svalueMInt v_17369)
  v_17372 <- eval (mi v_17370 v_17371)
  v_17373 <- getRegister (v_2653 : R32)
  v_17374 <- eval (bv_and v_17373 (bv_nat 32 31))
  v_17375 <- eval (uvalueMInt v_17374)
  v_17376 <- eval (ashr v_17372 v_17375)
  setRegister (v_2654 : R32) v_17376
==========================================
sarx_X86-SYNTAX (v_2675 : R64) (v_2674 : Mem) (v_2676 : R64)
  v_17378 <- evaluateAddress (v_2674 : Mem)
  v_17379 <- load v_17378 8
  v_17380 <- eval (bitwidthMInt v_17379)
  v_17381 <- eval (svalueMInt v_17379)
  v_17382 <- eval (mi v_17380 v_17381)
  v_17383 <- getRegister (v_2675 : R64)
  v_17384 <- eval (bv_and v_17383 (bv_nat 64 63))
  v_17385 <- eval (uvalueMInt v_17384)
  v_17386 <- eval (ashr v_17382 v_17385)
  setRegister (v_2676 : R64) v_17386
==========================================
sbbb_X86-SYNTAX (v_2700 : Imm) (v_2699 : Mem)
  v_17388 <- evaluateAddress (v_2699 : Mem)
  v_17389 <- getRegister cf
  v_17390 <- eval (eq v_17389 (bv_nat 1 1))
  v_17391 <- eval (handleImmediateWithSignExtend (v_2700 : Imm) 8 8)
  v_17392 <- eval (bitwidthMInt v_17391)
  v_17393 <- eval (mi v_17392 -1)
  v_17394 <- eval (bv_xor v_17391 v_17393)
  v_17395 <- eval (concat (bv_nat 1 0) v_17394)
  v_17396 <- eval (add v_17395 (bv_nat 9 1))
  v_17397 <- eval (mux v_17390 v_17395 v_17396)
  v_17398 <- load v_17388 1
  v_17399 <- eval (concat (bv_nat 1 0) v_17398)
  v_17400 <- eval (add v_17397 v_17399)
  v_17401 <- eval (extract v_17400 1 9)
  store v_17388 v_17401 1
  v_17403 <- eval (extract v_17400 0 1)
  v_17404 <- eval (eq v_17403 (bv_nat 1 1))
  v_17405 <- eval (notBool_ v_17404)
  v_17406 <- eval (mux v_17405 (bv_nat 1 1) (bv_nat 1 0))
  v_17407 <- eval (extract v_17400 1 2)
  v_17408 <- eval (eq v_17401 (bv_nat 8 0))
  v_17409 <- eval (mux v_17408 (bv_nat 1 1) (bv_nat 1 0))
  v_17410 <- eval (extract v_17391 3 4)
  v_17411 <- eval (extract v_17398 3 4)
  v_17412 <- eval (bv_xor v_17410 v_17411)
  v_17413 <- eval (extract v_17400 4 5)
  v_17414 <- eval (bv_xor v_17412 v_17413)
  v_17415 <- eval (extract v_17400 8 9)
  v_17416 <- eval (eq v_17415 (bv_nat 1 1))
  v_17417 <- eval (extract v_17400 7 8)
  v_17418 <- eval (eq v_17417 (bv_nat 1 1))
  v_17419 <- eval (eq v_17416 v_17418)
  v_17420 <- eval (notBool_ v_17419)
  v_17421 <- eval (extract v_17400 6 7)
  v_17422 <- eval (eq v_17421 (bv_nat 1 1))
  v_17423 <- eval (eq v_17420 v_17422)
  v_17424 <- eval (notBool_ v_17423)
  v_17425 <- eval (extract v_17400 5 6)
  v_17426 <- eval (eq v_17425 (bv_nat 1 1))
  v_17427 <- eval (eq v_17424 v_17426)
  v_17428 <- eval (notBool_ v_17427)
  v_17429 <- eval (eq v_17413 (bv_nat 1 1))
  v_17430 <- eval (eq v_17428 v_17429)
  v_17431 <- eval (notBool_ v_17430)
  v_17432 <- eval (extract v_17400 3 4)
  v_17433 <- eval (eq v_17432 (bv_nat 1 1))
  v_17434 <- eval (eq v_17431 v_17433)
  v_17435 <- eval (notBool_ v_17434)
  v_17436 <- eval (extract v_17400 2 3)
  v_17437 <- eval (eq v_17436 (bv_nat 1 1))
  v_17438 <- eval (eq v_17435 v_17437)
  v_17439 <- eval (notBool_ v_17438)
  v_17440 <- eval (eq v_17407 (bv_nat 1 1))
  v_17441 <- eval (eq v_17439 v_17440)
  v_17442 <- eval (notBool_ v_17441)
  v_17443 <- eval (notBool_ v_17442)
  v_17444 <- eval (mux v_17443 (bv_nat 1 1) (bv_nat 1 0))
  v_17445 <- eval (extract v_17391 0 1)
  v_17446 <- eval (bitwidthMInt v_17445)
  v_17447 <- eval (mi v_17446 -1)
  v_17448 <- eval (bv_xor v_17445 v_17447)
  v_17449 <- eval (eq v_17448 (bv_nat 1 1))
  v_17450 <- eval (extract v_17398 0 1)
  v_17451 <- eval (eq v_17450 (bv_nat 1 1))
  v_17452 <- eval (eq v_17449 v_17451)
  v_17453 <- eval (eq v_17449 v_17440)
  v_17454 <- eval (notBool_ v_17453)
  v_17455 <- eval (bit_and v_17452 v_17454)
  v_17456 <- eval (mux v_17455 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_17456
  setRegister pf v_17444
  setRegister af v_17414
  setRegister zf v_17409
  setRegister sf v_17407
  setRegister cf v_17406
==========================================
sbbb_X86-SYNTAX (v_2704 : R8) (v_2703 : Mem)
  v_17463 <- evaluateAddress (v_2703 : Mem)
  v_17464 <- getRegister cf
  v_17465 <- eval (eq v_17464 (bv_nat 1 1))
  v_17466 <- getRegister (v_2704 : R8)
  v_17467 <- eval (bitwidthMInt v_17466)
  v_17468 <- eval (mi v_17467 -1)
  v_17469 <- eval (bv_xor v_17466 v_17468)
  v_17470 <- eval (concat (bv_nat 1 0) v_17469)
  v_17471 <- eval (add v_17470 (bv_nat 9 1))
  v_17472 <- eval (mux v_17465 v_17470 v_17471)
  v_17473 <- load v_17463 1
  v_17474 <- eval (concat (bv_nat 1 0) v_17473)
  v_17475 <- eval (add v_17472 v_17474)
  v_17476 <- eval (extract v_17475 1 9)
  store v_17463 v_17476 1
  v_17478 <- eval (extract v_17475 0 1)
  v_17479 <- eval (eq v_17478 (bv_nat 1 1))
  v_17480 <- eval (notBool_ v_17479)
  v_17481 <- eval (mux v_17480 (bv_nat 1 1) (bv_nat 1 0))
  v_17482 <- eval (extract v_17475 1 2)
  v_17483 <- eval (eq v_17476 (bv_nat 8 0))
  v_17484 <- eval (mux v_17483 (bv_nat 1 1) (bv_nat 1 0))
  v_17485 <- eval (extract v_17466 3 4)
  v_17486 <- eval (extract v_17473 3 4)
  v_17487 <- eval (bv_xor v_17485 v_17486)
  v_17488 <- eval (extract v_17475 4 5)
  v_17489 <- eval (bv_xor v_17487 v_17488)
  v_17490 <- eval (extract v_17475 8 9)
  v_17491 <- eval (eq v_17490 (bv_nat 1 1))
  v_17492 <- eval (extract v_17475 7 8)
  v_17493 <- eval (eq v_17492 (bv_nat 1 1))
  v_17494 <- eval (eq v_17491 v_17493)
  v_17495 <- eval (notBool_ v_17494)
  v_17496 <- eval (extract v_17475 6 7)
  v_17497 <- eval (eq v_17496 (bv_nat 1 1))
  v_17498 <- eval (eq v_17495 v_17497)
  v_17499 <- eval (notBool_ v_17498)
  v_17500 <- eval (extract v_17475 5 6)
  v_17501 <- eval (eq v_17500 (bv_nat 1 1))
  v_17502 <- eval (eq v_17499 v_17501)
  v_17503 <- eval (notBool_ v_17502)
  v_17504 <- eval (eq v_17488 (bv_nat 1 1))
  v_17505 <- eval (eq v_17503 v_17504)
  v_17506 <- eval (notBool_ v_17505)
  v_17507 <- eval (extract v_17475 3 4)
  v_17508 <- eval (eq v_17507 (bv_nat 1 1))
  v_17509 <- eval (eq v_17506 v_17508)
  v_17510 <- eval (notBool_ v_17509)
  v_17511 <- eval (extract v_17475 2 3)
  v_17512 <- eval (eq v_17511 (bv_nat 1 1))
  v_17513 <- eval (eq v_17510 v_17512)
  v_17514 <- eval (notBool_ v_17513)
  v_17515 <- eval (eq v_17482 (bv_nat 1 1))
  v_17516 <- eval (eq v_17514 v_17515)
  v_17517 <- eval (notBool_ v_17516)
  v_17518 <- eval (notBool_ v_17517)
  v_17519 <- eval (mux v_17518 (bv_nat 1 1) (bv_nat 1 0))
  v_17520 <- eval (extract v_17466 0 1)
  v_17521 <- eval (bitwidthMInt v_17520)
  v_17522 <- eval (mi v_17521 -1)
  v_17523 <- eval (bv_xor v_17520 v_17522)
  v_17524 <- eval (eq v_17523 (bv_nat 1 1))
  v_17525 <- eval (extract v_17473 0 1)
  v_17526 <- eval (eq v_17525 (bv_nat 1 1))
  v_17527 <- eval (eq v_17524 v_17526)
  v_17528 <- eval (eq v_17524 v_17515)
  v_17529 <- eval (notBool_ v_17528)
  v_17530 <- eval (bit_and v_17527 v_17529)
  v_17531 <- eval (mux v_17530 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_17531
  setRegister pf v_17519
  setRegister af v_17489
  setRegister zf v_17484
  setRegister sf v_17482
  setRegister cf v_17481
==========================================
sbbb_X86-SYNTAX (v_2708 : Rh) (v_2707 : Mem)
  v_17538 <- evaluateAddress (v_2707 : Mem)
  v_17539 <- getRegister cf
  v_17540 <- eval (eq v_17539 (bv_nat 1 1))
  v_17541 <- getRegister (v_2708 : Rh)
  v_17542 <- eval (bitwidthMInt v_17541)
  v_17543 <- eval (mi v_17542 -1)
  v_17544 <- eval (bv_xor v_17541 v_17543)
  v_17545 <- eval (concat (bv_nat 1 0) v_17544)
  v_17546 <- eval (add v_17545 (bv_nat 9 1))
  v_17547 <- eval (mux v_17540 v_17545 v_17546)
  v_17548 <- load v_17538 1
  v_17549 <- eval (concat (bv_nat 1 0) v_17548)
  v_17550 <- eval (add v_17547 v_17549)
  v_17551 <- eval (extract v_17550 1 9)
  store v_17538 v_17551 1
  v_17553 <- eval (extract v_17550 0 1)
  v_17554 <- eval (eq v_17553 (bv_nat 1 1))
  v_17555 <- eval (notBool_ v_17554)
  v_17556 <- eval (mux v_17555 (bv_nat 1 1) (bv_nat 1 0))
  v_17557 <- eval (extract v_17550 1 2)
  v_17558 <- eval (eq v_17551 (bv_nat 8 0))
  v_17559 <- eval (mux v_17558 (bv_nat 1 1) (bv_nat 1 0))
  v_17560 <- eval (extract v_17541 3 4)
  v_17561 <- eval (extract v_17548 3 4)
  v_17562 <- eval (bv_xor v_17560 v_17561)
  v_17563 <- eval (extract v_17550 4 5)
  v_17564 <- eval (bv_xor v_17562 v_17563)
  v_17565 <- eval (extract v_17550 8 9)
  v_17566 <- eval (eq v_17565 (bv_nat 1 1))
  v_17567 <- eval (extract v_17550 7 8)
  v_17568 <- eval (eq v_17567 (bv_nat 1 1))
  v_17569 <- eval (eq v_17566 v_17568)
  v_17570 <- eval (notBool_ v_17569)
  v_17571 <- eval (extract v_17550 6 7)
  v_17572 <- eval (eq v_17571 (bv_nat 1 1))
  v_17573 <- eval (eq v_17570 v_17572)
  v_17574 <- eval (notBool_ v_17573)
  v_17575 <- eval (extract v_17550 5 6)
  v_17576 <- eval (eq v_17575 (bv_nat 1 1))
  v_17577 <- eval (eq v_17574 v_17576)
  v_17578 <- eval (notBool_ v_17577)
  v_17579 <- eval (eq v_17563 (bv_nat 1 1))
  v_17580 <- eval (eq v_17578 v_17579)
  v_17581 <- eval (notBool_ v_17580)
  v_17582 <- eval (extract v_17550 3 4)
  v_17583 <- eval (eq v_17582 (bv_nat 1 1))
  v_17584 <- eval (eq v_17581 v_17583)
  v_17585 <- eval (notBool_ v_17584)
  v_17586 <- eval (extract v_17550 2 3)
  v_17587 <- eval (eq v_17586 (bv_nat 1 1))
  v_17588 <- eval (eq v_17585 v_17587)
  v_17589 <- eval (notBool_ v_17588)
  v_17590 <- eval (eq v_17557 (bv_nat 1 1))
  v_17591 <- eval (eq v_17589 v_17590)
  v_17592 <- eval (notBool_ v_17591)
  v_17593 <- eval (notBool_ v_17592)
  v_17594 <- eval (mux v_17593 (bv_nat 1 1) (bv_nat 1 0))
  v_17595 <- eval (extract v_17541 0 1)
  v_17596 <- eval (bitwidthMInt v_17595)
  v_17597 <- eval (mi v_17596 -1)
  v_17598 <- eval (bv_xor v_17595 v_17597)
  v_17599 <- eval (eq v_17598 (bv_nat 1 1))
  v_17600 <- eval (extract v_17548 0 1)
  v_17601 <- eval (eq v_17600 (bv_nat 1 1))
  v_17602 <- eval (eq v_17599 v_17601)
  v_17603 <- eval (eq v_17599 v_17590)
  v_17604 <- eval (notBool_ v_17603)
  v_17605 <- eval (bit_and v_17602 v_17604)
  v_17606 <- eval (mux v_17605 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_17606
  setRegister pf v_17594
  setRegister af v_17564
  setRegister zf v_17559
  setRegister sf v_17557
  setRegister cf v_17556
==========================================
sbbl_X86-SYNTAX (v_2754 : Imm) (v_2753 : Mem)
  v_17613 <- evaluateAddress (v_2753 : Mem)
  v_17614 <- getRegister cf
  v_17615 <- eval (eq v_17614 (bv_nat 1 1))
  v_17616 <- eval (handleImmediateWithSignExtend (v_2754 : Imm) 32 32)
  v_17617 <- eval (bitwidthMInt v_17616)
  v_17618 <- eval (mi v_17617 -1)
  v_17619 <- eval (bv_xor v_17616 v_17618)
  v_17620 <- eval (concat (bv_nat 1 0) v_17619)
  v_17621 <- eval (add v_17620 (bv_nat 33 1))
  v_17622 <- eval (mux v_17615 v_17620 v_17621)
  v_17623 <- load v_17613 4
  v_17624 <- eval (concat (bv_nat 1 0) v_17623)
  v_17625 <- eval (add v_17622 v_17624)
  v_17626 <- eval (extract v_17625 1 33)
  store v_17613 v_17626 4
  v_17628 <- eval (extract v_17625 0 1)
  v_17629 <- eval (eq v_17628 (bv_nat 1 1))
  v_17630 <- eval (notBool_ v_17629)
  v_17631 <- eval (mux v_17630 (bv_nat 1 1) (bv_nat 1 0))
  v_17632 <- eval (extract v_17625 1 2)
  v_17633 <- eval (eq v_17626 (bv_nat 32 0))
  v_17634 <- eval (mux v_17633 (bv_nat 1 1) (bv_nat 1 0))
  v_17635 <- eval (extract v_17616 27 28)
  v_17636 <- eval (extract v_17623 27 28)
  v_17637 <- eval (bv_xor v_17635 v_17636)
  v_17638 <- eval (extract v_17625 28 29)
  v_17639 <- eval (bv_xor v_17637 v_17638)
  v_17640 <- eval (extract v_17625 32 33)
  v_17641 <- eval (eq v_17640 (bv_nat 1 1))
  v_17642 <- eval (extract v_17625 31 32)
  v_17643 <- eval (eq v_17642 (bv_nat 1 1))
  v_17644 <- eval (eq v_17641 v_17643)
  v_17645 <- eval (notBool_ v_17644)
  v_17646 <- eval (extract v_17625 30 31)
  v_17647 <- eval (eq v_17646 (bv_nat 1 1))
  v_17648 <- eval (eq v_17645 v_17647)
  v_17649 <- eval (notBool_ v_17648)
  v_17650 <- eval (extract v_17625 29 30)
  v_17651 <- eval (eq v_17650 (bv_nat 1 1))
  v_17652 <- eval (eq v_17649 v_17651)
  v_17653 <- eval (notBool_ v_17652)
  v_17654 <- eval (eq v_17638 (bv_nat 1 1))
  v_17655 <- eval (eq v_17653 v_17654)
  v_17656 <- eval (notBool_ v_17655)
  v_17657 <- eval (extract v_17625 27 28)
  v_17658 <- eval (eq v_17657 (bv_nat 1 1))
  v_17659 <- eval (eq v_17656 v_17658)
  v_17660 <- eval (notBool_ v_17659)
  v_17661 <- eval (extract v_17625 26 27)
  v_17662 <- eval (eq v_17661 (bv_nat 1 1))
  v_17663 <- eval (eq v_17660 v_17662)
  v_17664 <- eval (notBool_ v_17663)
  v_17665 <- eval (extract v_17625 25 26)
  v_17666 <- eval (eq v_17665 (bv_nat 1 1))
  v_17667 <- eval (eq v_17664 v_17666)
  v_17668 <- eval (notBool_ v_17667)
  v_17669 <- eval (notBool_ v_17668)
  v_17670 <- eval (mux v_17669 (bv_nat 1 1) (bv_nat 1 0))
  v_17671 <- eval (extract v_17616 0 1)
  v_17672 <- eval (bitwidthMInt v_17671)
  v_17673 <- eval (mi v_17672 -1)
  v_17674 <- eval (bv_xor v_17671 v_17673)
  v_17675 <- eval (eq v_17674 (bv_nat 1 1))
  v_17676 <- eval (extract v_17623 0 1)
  v_17677 <- eval (eq v_17676 (bv_nat 1 1))
  v_17678 <- eval (eq v_17675 v_17677)
  v_17679 <- eval (eq v_17632 (bv_nat 1 1))
  v_17680 <- eval (eq v_17675 v_17679)
  v_17681 <- eval (notBool_ v_17680)
  v_17682 <- eval (bit_and v_17678 v_17681)
  v_17683 <- eval (mux v_17682 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_17683
  setRegister pf v_17670
  setRegister af v_17639
  setRegister zf v_17634
  setRegister sf v_17632
  setRegister cf v_17631
==========================================
sbbl_X86-SYNTAX (v_2754 : Imm) (v_2753 : Mem)
  v_17690 <- evaluateAddress (v_2753 : Mem)
  v_17691 <- getRegister cf
  v_17692 <- eval (eq v_17691 (bv_nat 1 1))
  v_17693 <- eval (handleImmediateWithSignExtend (v_2754 : Imm) 8 8)
  v_17694 <- eval (svalueMInt v_17693)
  v_17695 <- eval (mi 32 v_17694)
  v_17696 <- eval (bitwidthMInt v_17695)
  v_17697 <- eval (mi v_17696 -1)
  v_17698 <- eval (bv_xor v_17695 v_17697)
  v_17699 <- eval (concat (bv_nat 1 0) v_17698)
  v_17700 <- eval (add v_17699 (bv_nat 33 1))
  v_17701 <- eval (mux v_17692 v_17699 v_17700)
  v_17702 <- load v_17690 4
  v_17703 <- eval (concat (bv_nat 1 0) v_17702)
  v_17704 <- eval (add v_17701 v_17703)
  v_17705 <- eval (extract v_17704 1 33)
  store v_17690 v_17705 4
  v_17707 <- eval (extract v_17704 0 1)
  v_17708 <- eval (eq v_17707 (bv_nat 1 1))
  v_17709 <- eval (notBool_ v_17708)
  v_17710 <- eval (mux v_17709 (bv_nat 1 1) (bv_nat 1 0))
  v_17711 <- eval (extract v_17704 1 2)
  v_17712 <- eval (eq v_17705 (bv_nat 32 0))
  v_17713 <- eval (mux v_17712 (bv_nat 1 1) (bv_nat 1 0))
  v_17714 <- eval (extract v_17693 3 4)
  v_17715 <- eval (extract v_17702 27 28)
  v_17716 <- eval (bv_xor v_17714 v_17715)
  v_17717 <- eval (extract v_17704 28 29)
  v_17718 <- eval (bv_xor v_17716 v_17717)
  v_17719 <- eval (extract v_17704 32 33)
  v_17720 <- eval (eq v_17719 (bv_nat 1 1))
  v_17721 <- eval (extract v_17704 31 32)
  v_17722 <- eval (eq v_17721 (bv_nat 1 1))
  v_17723 <- eval (eq v_17720 v_17722)
  v_17724 <- eval (notBool_ v_17723)
  v_17725 <- eval (extract v_17704 30 31)
  v_17726 <- eval (eq v_17725 (bv_nat 1 1))
  v_17727 <- eval (eq v_17724 v_17726)
  v_17728 <- eval (notBool_ v_17727)
  v_17729 <- eval (extract v_17704 29 30)
  v_17730 <- eval (eq v_17729 (bv_nat 1 1))
  v_17731 <- eval (eq v_17728 v_17730)
  v_17732 <- eval (notBool_ v_17731)
  v_17733 <- eval (eq v_17717 (bv_nat 1 1))
  v_17734 <- eval (eq v_17732 v_17733)
  v_17735 <- eval (notBool_ v_17734)
  v_17736 <- eval (extract v_17704 27 28)
  v_17737 <- eval (eq v_17736 (bv_nat 1 1))
  v_17738 <- eval (eq v_17735 v_17737)
  v_17739 <- eval (notBool_ v_17738)
  v_17740 <- eval (extract v_17704 26 27)
  v_17741 <- eval (eq v_17740 (bv_nat 1 1))
  v_17742 <- eval (eq v_17739 v_17741)
  v_17743 <- eval (notBool_ v_17742)
  v_17744 <- eval (extract v_17704 25 26)
  v_17745 <- eval (eq v_17744 (bv_nat 1 1))
  v_17746 <- eval (eq v_17743 v_17745)
  v_17747 <- eval (notBool_ v_17746)
  v_17748 <- eval (notBool_ v_17747)
  v_17749 <- eval (mux v_17748 (bv_nat 1 1) (bv_nat 1 0))
  v_17750 <- eval (extract v_17695 0 1)
  v_17751 <- eval (bitwidthMInt v_17750)
  v_17752 <- eval (mi v_17751 -1)
  v_17753 <- eval (bv_xor v_17750 v_17752)
  v_17754 <- eval (eq v_17753 (bv_nat 1 1))
  v_17755 <- eval (extract v_17702 0 1)
  v_17756 <- eval (eq v_17755 (bv_nat 1 1))
  v_17757 <- eval (eq v_17754 v_17756)
  v_17758 <- eval (eq v_17711 (bv_nat 1 1))
  v_17759 <- eval (eq v_17754 v_17758)
  v_17760 <- eval (notBool_ v_17759)
  v_17761 <- eval (bit_and v_17757 v_17760)
  v_17762 <- eval (mux v_17761 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_17762
  setRegister pf v_17749
  setRegister af v_17718
  setRegister zf v_17713
  setRegister sf v_17711
  setRegister cf v_17710
==========================================
sbbl_X86-SYNTAX (v_2758 : Imm) (v_2757 : Mem)
  v_17769 <- evaluateAddress (v_2757 : Mem)
  v_17770 <- getRegister cf
  v_17771 <- eval (eq v_17770 (bv_nat 1 1))
  v_17772 <- eval (handleImmediateWithSignExtend (v_2758 : Imm) 32 32)
  v_17773 <- eval (bitwidthMInt v_17772)
  v_17774 <- eval (mi v_17773 -1)
  v_17775 <- eval (bv_xor v_17772 v_17774)
  v_17776 <- eval (concat (bv_nat 1 0) v_17775)
  v_17777 <- eval (add v_17776 (bv_nat 33 1))
  v_17778 <- eval (mux v_17771 v_17776 v_17777)
  v_17779 <- load v_17769 4
  v_17780 <- eval (concat (bv_nat 1 0) v_17779)
  v_17781 <- eval (add v_17778 v_17780)
  v_17782 <- eval (extract v_17781 1 33)
  store v_17769 v_17782 4
  v_17784 <- eval (extract v_17781 0 1)
  v_17785 <- eval (eq v_17784 (bv_nat 1 1))
  v_17786 <- eval (notBool_ v_17785)
  v_17787 <- eval (mux v_17786 (bv_nat 1 1) (bv_nat 1 0))
  v_17788 <- eval (extract v_17781 1 2)
  v_17789 <- eval (eq v_17782 (bv_nat 32 0))
  v_17790 <- eval (mux v_17789 (bv_nat 1 1) (bv_nat 1 0))
  v_17791 <- eval (extract v_17772 27 28)
  v_17792 <- eval (extract v_17779 27 28)
  v_17793 <- eval (bv_xor v_17791 v_17792)
  v_17794 <- eval (extract v_17781 28 29)
  v_17795 <- eval (bv_xor v_17793 v_17794)
  v_17796 <- eval (extract v_17781 32 33)
  v_17797 <- eval (eq v_17796 (bv_nat 1 1))
  v_17798 <- eval (extract v_17781 31 32)
  v_17799 <- eval (eq v_17798 (bv_nat 1 1))
  v_17800 <- eval (eq v_17797 v_17799)
  v_17801 <- eval (notBool_ v_17800)
  v_17802 <- eval (extract v_17781 30 31)
  v_17803 <- eval (eq v_17802 (bv_nat 1 1))
  v_17804 <- eval (eq v_17801 v_17803)
  v_17805 <- eval (notBool_ v_17804)
  v_17806 <- eval (extract v_17781 29 30)
  v_17807 <- eval (eq v_17806 (bv_nat 1 1))
  v_17808 <- eval (eq v_17805 v_17807)
  v_17809 <- eval (notBool_ v_17808)
  v_17810 <- eval (eq v_17794 (bv_nat 1 1))
  v_17811 <- eval (eq v_17809 v_17810)
  v_17812 <- eval (notBool_ v_17811)
  v_17813 <- eval (extract v_17781 27 28)
  v_17814 <- eval (eq v_17813 (bv_nat 1 1))
  v_17815 <- eval (eq v_17812 v_17814)
  v_17816 <- eval (notBool_ v_17815)
  v_17817 <- eval (extract v_17781 26 27)
  v_17818 <- eval (eq v_17817 (bv_nat 1 1))
  v_17819 <- eval (eq v_17816 v_17818)
  v_17820 <- eval (notBool_ v_17819)
  v_17821 <- eval (extract v_17781 25 26)
  v_17822 <- eval (eq v_17821 (bv_nat 1 1))
  v_17823 <- eval (eq v_17820 v_17822)
  v_17824 <- eval (notBool_ v_17823)
  v_17825 <- eval (notBool_ v_17824)
  v_17826 <- eval (mux v_17825 (bv_nat 1 1) (bv_nat 1 0))
  v_17827 <- eval (extract v_17772 0 1)
  v_17828 <- eval (bitwidthMInt v_17827)
  v_17829 <- eval (mi v_17828 -1)
  v_17830 <- eval (bv_xor v_17827 v_17829)
  v_17831 <- eval (eq v_17830 (bv_nat 1 1))
  v_17832 <- eval (extract v_17779 0 1)
  v_17833 <- eval (eq v_17832 (bv_nat 1 1))
  v_17834 <- eval (eq v_17831 v_17833)
  v_17835 <- eval (eq v_17788 (bv_nat 1 1))
  v_17836 <- eval (eq v_17831 v_17835)
  v_17837 <- eval (notBool_ v_17836)
  v_17838 <- eval (bit_and v_17834 v_17837)
  v_17839 <- eval (mux v_17838 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_17839
  setRegister pf v_17826
  setRegister af v_17795
  setRegister zf v_17790
  setRegister sf v_17788
  setRegister cf v_17787
==========================================
sbbl_X86-SYNTAX (v_2758 : Imm) (v_2757 : Mem)
  v_17846 <- evaluateAddress (v_2757 : Mem)
  v_17847 <- getRegister cf
  v_17848 <- eval (eq v_17847 (bv_nat 1 1))
  v_17849 <- eval (handleImmediateWithSignExtend (v_2758 : Imm) 8 8)
  v_17850 <- eval (svalueMInt v_17849)
  v_17851 <- eval (mi 32 v_17850)
  v_17852 <- eval (bitwidthMInt v_17851)
  v_17853 <- eval (mi v_17852 -1)
  v_17854 <- eval (bv_xor v_17851 v_17853)
  v_17855 <- eval (concat (bv_nat 1 0) v_17854)
  v_17856 <- eval (add v_17855 (bv_nat 33 1))
  v_17857 <- eval (mux v_17848 v_17855 v_17856)
  v_17858 <- load v_17846 4
  v_17859 <- eval (concat (bv_nat 1 0) v_17858)
  v_17860 <- eval (add v_17857 v_17859)
  v_17861 <- eval (extract v_17860 1 33)
  store v_17846 v_17861 4
  v_17863 <- eval (extract v_17860 0 1)
  v_17864 <- eval (eq v_17863 (bv_nat 1 1))
  v_17865 <- eval (notBool_ v_17864)
  v_17866 <- eval (mux v_17865 (bv_nat 1 1) (bv_nat 1 0))
  v_17867 <- eval (extract v_17860 1 2)
  v_17868 <- eval (eq v_17861 (bv_nat 32 0))
  v_17869 <- eval (mux v_17868 (bv_nat 1 1) (bv_nat 1 0))
  v_17870 <- eval (extract v_17849 3 4)
  v_17871 <- eval (extract v_17858 27 28)
  v_17872 <- eval (bv_xor v_17870 v_17871)
  v_17873 <- eval (extract v_17860 28 29)
  v_17874 <- eval (bv_xor v_17872 v_17873)
  v_17875 <- eval (extract v_17860 32 33)
  v_17876 <- eval (eq v_17875 (bv_nat 1 1))
  v_17877 <- eval (extract v_17860 31 32)
  v_17878 <- eval (eq v_17877 (bv_nat 1 1))
  v_17879 <- eval (eq v_17876 v_17878)
  v_17880 <- eval (notBool_ v_17879)
  v_17881 <- eval (extract v_17860 30 31)
  v_17882 <- eval (eq v_17881 (bv_nat 1 1))
  v_17883 <- eval (eq v_17880 v_17882)
  v_17884 <- eval (notBool_ v_17883)
  v_17885 <- eval (extract v_17860 29 30)
  v_17886 <- eval (eq v_17885 (bv_nat 1 1))
  v_17887 <- eval (eq v_17884 v_17886)
  v_17888 <- eval (notBool_ v_17887)
  v_17889 <- eval (eq v_17873 (bv_nat 1 1))
  v_17890 <- eval (eq v_17888 v_17889)
  v_17891 <- eval (notBool_ v_17890)
  v_17892 <- eval (extract v_17860 27 28)
  v_17893 <- eval (eq v_17892 (bv_nat 1 1))
  v_17894 <- eval (eq v_17891 v_17893)
  v_17895 <- eval (notBool_ v_17894)
  v_17896 <- eval (extract v_17860 26 27)
  v_17897 <- eval (eq v_17896 (bv_nat 1 1))
  v_17898 <- eval (eq v_17895 v_17897)
  v_17899 <- eval (notBool_ v_17898)
  v_17900 <- eval (extract v_17860 25 26)
  v_17901 <- eval (eq v_17900 (bv_nat 1 1))
  v_17902 <- eval (eq v_17899 v_17901)
  v_17903 <- eval (notBool_ v_17902)
  v_17904 <- eval (notBool_ v_17903)
  v_17905 <- eval (mux v_17904 (bv_nat 1 1) (bv_nat 1 0))
  v_17906 <- eval (extract v_17851 0 1)
  v_17907 <- eval (bitwidthMInt v_17906)
  v_17908 <- eval (mi v_17907 -1)
  v_17909 <- eval (bv_xor v_17906 v_17908)
  v_17910 <- eval (eq v_17909 (bv_nat 1 1))
  v_17911 <- eval (extract v_17858 0 1)
  v_17912 <- eval (eq v_17911 (bv_nat 1 1))
  v_17913 <- eval (eq v_17910 v_17912)
  v_17914 <- eval (eq v_17867 (bv_nat 1 1))
  v_17915 <- eval (eq v_17910 v_17914)
  v_17916 <- eval (notBool_ v_17915)
  v_17917 <- eval (bit_and v_17913 v_17916)
  v_17918 <- eval (mux v_17917 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_17918
  setRegister pf v_17905
  setRegister af v_17874
  setRegister zf v_17869
  setRegister sf v_17867
  setRegister cf v_17866
==========================================
sbbl_X86-SYNTAX (v_2762 : R32) (v_2761 : Mem)
  v_17925 <- evaluateAddress (v_2761 : Mem)
  v_17926 <- getRegister cf
  v_17927 <- eval (eq v_17926 (bv_nat 1 1))
  v_17928 <- getRegister (v_2762 : R32)
  v_17929 <- eval (bitwidthMInt v_17928)
  v_17930 <- eval (mi v_17929 -1)
  v_17931 <- eval (bv_xor v_17928 v_17930)
  v_17932 <- eval (concat (bv_nat 1 0) v_17931)
  v_17933 <- eval (add v_17932 (bv_nat 33 1))
  v_17934 <- eval (mux v_17927 v_17932 v_17933)
  v_17935 <- load v_17925 4
  v_17936 <- eval (concat (bv_nat 1 0) v_17935)
  v_17937 <- eval (add v_17934 v_17936)
  v_17938 <- eval (extract v_17937 1 33)
  store v_17925 v_17938 4
  v_17940 <- eval (extract v_17937 0 1)
  v_17941 <- eval (eq v_17940 (bv_nat 1 1))
  v_17942 <- eval (notBool_ v_17941)
  v_17943 <- eval (mux v_17942 (bv_nat 1 1) (bv_nat 1 0))
  v_17944 <- eval (extract v_17937 1 2)
  v_17945 <- eval (eq v_17938 (bv_nat 32 0))
  v_17946 <- eval (mux v_17945 (bv_nat 1 1) (bv_nat 1 0))
  v_17947 <- eval (extract v_17928 27 28)
  v_17948 <- eval (extract v_17935 27 28)
  v_17949 <- eval (bv_xor v_17947 v_17948)
  v_17950 <- eval (extract v_17937 28 29)
  v_17951 <- eval (bv_xor v_17949 v_17950)
  v_17952 <- eval (extract v_17937 32 33)
  v_17953 <- eval (eq v_17952 (bv_nat 1 1))
  v_17954 <- eval (extract v_17937 31 32)
  v_17955 <- eval (eq v_17954 (bv_nat 1 1))
  v_17956 <- eval (eq v_17953 v_17955)
  v_17957 <- eval (notBool_ v_17956)
  v_17958 <- eval (extract v_17937 30 31)
  v_17959 <- eval (eq v_17958 (bv_nat 1 1))
  v_17960 <- eval (eq v_17957 v_17959)
  v_17961 <- eval (notBool_ v_17960)
  v_17962 <- eval (extract v_17937 29 30)
  v_17963 <- eval (eq v_17962 (bv_nat 1 1))
  v_17964 <- eval (eq v_17961 v_17963)
  v_17965 <- eval (notBool_ v_17964)
  v_17966 <- eval (eq v_17950 (bv_nat 1 1))
  v_17967 <- eval (eq v_17965 v_17966)
  v_17968 <- eval (notBool_ v_17967)
  v_17969 <- eval (extract v_17937 27 28)
  v_17970 <- eval (eq v_17969 (bv_nat 1 1))
  v_17971 <- eval (eq v_17968 v_17970)
  v_17972 <- eval (notBool_ v_17971)
  v_17973 <- eval (extract v_17937 26 27)
  v_17974 <- eval (eq v_17973 (bv_nat 1 1))
  v_17975 <- eval (eq v_17972 v_17974)
  v_17976 <- eval (notBool_ v_17975)
  v_17977 <- eval (extract v_17937 25 26)
  v_17978 <- eval (eq v_17977 (bv_nat 1 1))
  v_17979 <- eval (eq v_17976 v_17978)
  v_17980 <- eval (notBool_ v_17979)
  v_17981 <- eval (notBool_ v_17980)
  v_17982 <- eval (mux v_17981 (bv_nat 1 1) (bv_nat 1 0))
  v_17983 <- eval (extract v_17928 0 1)
  v_17984 <- eval (bitwidthMInt v_17983)
  v_17985 <- eval (mi v_17984 -1)
  v_17986 <- eval (bv_xor v_17983 v_17985)
  v_17987 <- eval (eq v_17986 (bv_nat 1 1))
  v_17988 <- eval (extract v_17935 0 1)
  v_17989 <- eval (eq v_17988 (bv_nat 1 1))
  v_17990 <- eval (eq v_17987 v_17989)
  v_17991 <- eval (eq v_17944 (bv_nat 1 1))
  v_17992 <- eval (eq v_17987 v_17991)
  v_17993 <- eval (notBool_ v_17992)
  v_17994 <- eval (bit_and v_17990 v_17993)
  v_17995 <- eval (mux v_17994 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_17995
  setRegister pf v_17982
  setRegister af v_17951
  setRegister zf v_17946
  setRegister sf v_17944
  setRegister cf v_17943
==========================================
sbbq_X86-SYNTAX (v_2785 : Imm) (v_2784 : Mem)
  v_18002 <- evaluateAddress (v_2784 : Mem)
  v_18003 <- getRegister cf
  v_18004 <- eval (eq v_18003 (bv_nat 1 1))
  v_18005 <- eval (handleImmediateWithSignExtend (v_2785 : Imm) 32 32)
  v_18006 <- eval (svalueMInt v_18005)
  v_18007 <- eval (mi 64 v_18006)
  v_18008 <- eval (bitwidthMInt v_18007)
  v_18009 <- eval (mi v_18008 -1)
  v_18010 <- eval (bv_xor v_18007 v_18009)
  v_18011 <- eval (concat (bv_nat 1 0) v_18010)
  v_18012 <- eval (add v_18011 (bv_nat 65 1))
  v_18013 <- eval (mux v_18004 v_18011 v_18012)
  v_18014 <- load v_18002 8
  v_18015 <- eval (concat (bv_nat 1 0) v_18014)
  v_18016 <- eval (add v_18013 v_18015)
  v_18017 <- eval (extract v_18016 1 65)
  store v_18002 v_18017 8
  v_18019 <- eval (extract v_18016 0 1)
  v_18020 <- eval (eq v_18019 (bv_nat 1 1))
  v_18021 <- eval (notBool_ v_18020)
  v_18022 <- eval (mux v_18021 (bv_nat 1 1) (bv_nat 1 0))
  v_18023 <- eval (extract v_18016 1 2)
  v_18024 <- eval (eq v_18017 (bv_nat 64 0))
  v_18025 <- eval (mux v_18024 (bv_nat 1 1) (bv_nat 1 0))
  v_18026 <- eval (extract v_18005 27 28)
  v_18027 <- eval (extract v_18014 59 60)
  v_18028 <- eval (bv_xor v_18026 v_18027)
  v_18029 <- eval (extract v_18016 60 61)
  v_18030 <- eval (bv_xor v_18028 v_18029)
  v_18031 <- eval (extract v_18016 64 65)
  v_18032 <- eval (eq v_18031 (bv_nat 1 1))
  v_18033 <- eval (extract v_18016 63 64)
  v_18034 <- eval (eq v_18033 (bv_nat 1 1))
  v_18035 <- eval (eq v_18032 v_18034)
  v_18036 <- eval (notBool_ v_18035)
  v_18037 <- eval (extract v_18016 62 63)
  v_18038 <- eval (eq v_18037 (bv_nat 1 1))
  v_18039 <- eval (eq v_18036 v_18038)
  v_18040 <- eval (notBool_ v_18039)
  v_18041 <- eval (extract v_18016 61 62)
  v_18042 <- eval (eq v_18041 (bv_nat 1 1))
  v_18043 <- eval (eq v_18040 v_18042)
  v_18044 <- eval (notBool_ v_18043)
  v_18045 <- eval (eq v_18029 (bv_nat 1 1))
  v_18046 <- eval (eq v_18044 v_18045)
  v_18047 <- eval (notBool_ v_18046)
  v_18048 <- eval (extract v_18016 59 60)
  v_18049 <- eval (eq v_18048 (bv_nat 1 1))
  v_18050 <- eval (eq v_18047 v_18049)
  v_18051 <- eval (notBool_ v_18050)
  v_18052 <- eval (extract v_18016 58 59)
  v_18053 <- eval (eq v_18052 (bv_nat 1 1))
  v_18054 <- eval (eq v_18051 v_18053)
  v_18055 <- eval (notBool_ v_18054)
  v_18056 <- eval (extract v_18016 57 58)
  v_18057 <- eval (eq v_18056 (bv_nat 1 1))
  v_18058 <- eval (eq v_18055 v_18057)
  v_18059 <- eval (notBool_ v_18058)
  v_18060 <- eval (notBool_ v_18059)
  v_18061 <- eval (mux v_18060 (bv_nat 1 1) (bv_nat 1 0))
  v_18062 <- eval (extract v_18007 0 1)
  v_18063 <- eval (bitwidthMInt v_18062)
  v_18064 <- eval (mi v_18063 -1)
  v_18065 <- eval (bv_xor v_18062 v_18064)
  v_18066 <- eval (eq v_18065 (bv_nat 1 1))
  v_18067 <- eval (extract v_18014 0 1)
  v_18068 <- eval (eq v_18067 (bv_nat 1 1))
  v_18069 <- eval (eq v_18066 v_18068)
  v_18070 <- eval (eq v_18023 (bv_nat 1 1))
  v_18071 <- eval (eq v_18066 v_18070)
  v_18072 <- eval (notBool_ v_18071)
  v_18073 <- eval (bit_and v_18069 v_18072)
  v_18074 <- eval (mux v_18073 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_18074
  setRegister pf v_18061
  setRegister af v_18030
  setRegister zf v_18025
  setRegister sf v_18023
  setRegister cf v_18022
==========================================
sbbq_X86-SYNTAX (v_2785 : Imm) (v_2784 : Mem)
  v_18081 <- evaluateAddress (v_2784 : Mem)
  v_18082 <- getRegister cf
  v_18083 <- eval (eq v_18082 (bv_nat 1 1))
  v_18084 <- eval (handleImmediateWithSignExtend (v_2785 : Imm) 8 8)
  v_18085 <- eval (svalueMInt v_18084)
  v_18086 <- eval (mi 64 v_18085)
  v_18087 <- eval (bitwidthMInt v_18086)
  v_18088 <- eval (mi v_18087 -1)
  v_18089 <- eval (bv_xor v_18086 v_18088)
  v_18090 <- eval (concat (bv_nat 1 0) v_18089)
  v_18091 <- eval (add v_18090 (bv_nat 65 1))
  v_18092 <- eval (mux v_18083 v_18090 v_18091)
  v_18093 <- load v_18081 8
  v_18094 <- eval (concat (bv_nat 1 0) v_18093)
  v_18095 <- eval (add v_18092 v_18094)
  v_18096 <- eval (extract v_18095 1 65)
  store v_18081 v_18096 8
  v_18098 <- eval (extract v_18095 0 1)
  v_18099 <- eval (eq v_18098 (bv_nat 1 1))
  v_18100 <- eval (notBool_ v_18099)
  v_18101 <- eval (mux v_18100 (bv_nat 1 1) (bv_nat 1 0))
  v_18102 <- eval (extract v_18095 1 2)
  v_18103 <- eval (eq v_18096 (bv_nat 64 0))
  v_18104 <- eval (mux v_18103 (bv_nat 1 1) (bv_nat 1 0))
  v_18105 <- eval (extract v_18084 3 4)
  v_18106 <- eval (extract v_18093 59 60)
  v_18107 <- eval (bv_xor v_18105 v_18106)
  v_18108 <- eval (extract v_18095 60 61)
  v_18109 <- eval (bv_xor v_18107 v_18108)
  v_18110 <- eval (extract v_18095 64 65)
  v_18111 <- eval (eq v_18110 (bv_nat 1 1))
  v_18112 <- eval (extract v_18095 63 64)
  v_18113 <- eval (eq v_18112 (bv_nat 1 1))
  v_18114 <- eval (eq v_18111 v_18113)
  v_18115 <- eval (notBool_ v_18114)
  v_18116 <- eval (extract v_18095 62 63)
  v_18117 <- eval (eq v_18116 (bv_nat 1 1))
  v_18118 <- eval (eq v_18115 v_18117)
  v_18119 <- eval (notBool_ v_18118)
  v_18120 <- eval (extract v_18095 61 62)
  v_18121 <- eval (eq v_18120 (bv_nat 1 1))
  v_18122 <- eval (eq v_18119 v_18121)
  v_18123 <- eval (notBool_ v_18122)
  v_18124 <- eval (eq v_18108 (bv_nat 1 1))
  v_18125 <- eval (eq v_18123 v_18124)
  v_18126 <- eval (notBool_ v_18125)
  v_18127 <- eval (extract v_18095 59 60)
  v_18128 <- eval (eq v_18127 (bv_nat 1 1))
  v_18129 <- eval (eq v_18126 v_18128)
  v_18130 <- eval (notBool_ v_18129)
  v_18131 <- eval (extract v_18095 58 59)
  v_18132 <- eval (eq v_18131 (bv_nat 1 1))
  v_18133 <- eval (eq v_18130 v_18132)
  v_18134 <- eval (notBool_ v_18133)
  v_18135 <- eval (extract v_18095 57 58)
  v_18136 <- eval (eq v_18135 (bv_nat 1 1))
  v_18137 <- eval (eq v_18134 v_18136)
  v_18138 <- eval (notBool_ v_18137)
  v_18139 <- eval (notBool_ v_18138)
  v_18140 <- eval (mux v_18139 (bv_nat 1 1) (bv_nat 1 0))
  v_18141 <- eval (extract v_18086 0 1)
  v_18142 <- eval (bitwidthMInt v_18141)
  v_18143 <- eval (mi v_18142 -1)
  v_18144 <- eval (bv_xor v_18141 v_18143)
  v_18145 <- eval (eq v_18144 (bv_nat 1 1))
  v_18146 <- eval (extract v_18093 0 1)
  v_18147 <- eval (eq v_18146 (bv_nat 1 1))
  v_18148 <- eval (eq v_18145 v_18147)
  v_18149 <- eval (eq v_18102 (bv_nat 1 1))
  v_18150 <- eval (eq v_18145 v_18149)
  v_18151 <- eval (notBool_ v_18150)
  v_18152 <- eval (bit_and v_18148 v_18151)
  v_18153 <- eval (mux v_18152 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_18153
  setRegister pf v_18140
  setRegister af v_18109
  setRegister zf v_18104
  setRegister sf v_18102
  setRegister cf v_18101
==========================================
sbbq_X86-SYNTAX (v_2789 : Imm) (v_2788 : Mem)
  v_18160 <- evaluateAddress (v_2788 : Mem)
  v_18161 <- getRegister cf
  v_18162 <- eval (eq v_18161 (bv_nat 1 1))
  v_18163 <- eval (handleImmediateWithSignExtend (v_2789 : Imm) 32 32)
  v_18164 <- eval (svalueMInt v_18163)
  v_18165 <- eval (mi 64 v_18164)
  v_18166 <- eval (bitwidthMInt v_18165)
  v_18167 <- eval (mi v_18166 -1)
  v_18168 <- eval (bv_xor v_18165 v_18167)
  v_18169 <- eval (concat (bv_nat 1 0) v_18168)
  v_18170 <- eval (add v_18169 (bv_nat 65 1))
  v_18171 <- eval (mux v_18162 v_18169 v_18170)
  v_18172 <- load v_18160 8
  v_18173 <- eval (concat (bv_nat 1 0) v_18172)
  v_18174 <- eval (add v_18171 v_18173)
  v_18175 <- eval (extract v_18174 1 65)
  store v_18160 v_18175 8
  v_18177 <- eval (extract v_18174 0 1)
  v_18178 <- eval (eq v_18177 (bv_nat 1 1))
  v_18179 <- eval (notBool_ v_18178)
  v_18180 <- eval (mux v_18179 (bv_nat 1 1) (bv_nat 1 0))
  v_18181 <- eval (extract v_18174 1 2)
  v_18182 <- eval (eq v_18175 (bv_nat 64 0))
  v_18183 <- eval (mux v_18182 (bv_nat 1 1) (bv_nat 1 0))
  v_18184 <- eval (extract v_18163 27 28)
  v_18185 <- eval (extract v_18172 59 60)
  v_18186 <- eval (bv_xor v_18184 v_18185)
  v_18187 <- eval (extract v_18174 60 61)
  v_18188 <- eval (bv_xor v_18186 v_18187)
  v_18189 <- eval (extract v_18174 64 65)
  v_18190 <- eval (eq v_18189 (bv_nat 1 1))
  v_18191 <- eval (extract v_18174 63 64)
  v_18192 <- eval (eq v_18191 (bv_nat 1 1))
  v_18193 <- eval (eq v_18190 v_18192)
  v_18194 <- eval (notBool_ v_18193)
  v_18195 <- eval (extract v_18174 62 63)
  v_18196 <- eval (eq v_18195 (bv_nat 1 1))
  v_18197 <- eval (eq v_18194 v_18196)
  v_18198 <- eval (notBool_ v_18197)
  v_18199 <- eval (extract v_18174 61 62)
  v_18200 <- eval (eq v_18199 (bv_nat 1 1))
  v_18201 <- eval (eq v_18198 v_18200)
  v_18202 <- eval (notBool_ v_18201)
  v_18203 <- eval (eq v_18187 (bv_nat 1 1))
  v_18204 <- eval (eq v_18202 v_18203)
  v_18205 <- eval (notBool_ v_18204)
  v_18206 <- eval (extract v_18174 59 60)
  v_18207 <- eval (eq v_18206 (bv_nat 1 1))
  v_18208 <- eval (eq v_18205 v_18207)
  v_18209 <- eval (notBool_ v_18208)
  v_18210 <- eval (extract v_18174 58 59)
  v_18211 <- eval (eq v_18210 (bv_nat 1 1))
  v_18212 <- eval (eq v_18209 v_18211)
  v_18213 <- eval (notBool_ v_18212)
  v_18214 <- eval (extract v_18174 57 58)
  v_18215 <- eval (eq v_18214 (bv_nat 1 1))
  v_18216 <- eval (eq v_18213 v_18215)
  v_18217 <- eval (notBool_ v_18216)
  v_18218 <- eval (notBool_ v_18217)
  v_18219 <- eval (mux v_18218 (bv_nat 1 1) (bv_nat 1 0))
  v_18220 <- eval (extract v_18165 0 1)
  v_18221 <- eval (bitwidthMInt v_18220)
  v_18222 <- eval (mi v_18221 -1)
  v_18223 <- eval (bv_xor v_18220 v_18222)
  v_18224 <- eval (eq v_18223 (bv_nat 1 1))
  v_18225 <- eval (extract v_18172 0 1)
  v_18226 <- eval (eq v_18225 (bv_nat 1 1))
  v_18227 <- eval (eq v_18224 v_18226)
  v_18228 <- eval (eq v_18181 (bv_nat 1 1))
  v_18229 <- eval (eq v_18224 v_18228)
  v_18230 <- eval (notBool_ v_18229)
  v_18231 <- eval (bit_and v_18227 v_18230)
  v_18232 <- eval (mux v_18231 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_18232
  setRegister pf v_18219
  setRegister af v_18188
  setRegister zf v_18183
  setRegister sf v_18181
  setRegister cf v_18180
==========================================
sbbq_X86-SYNTAX (v_2789 : Imm) (v_2788 : Mem)
  v_18239 <- evaluateAddress (v_2788 : Mem)
  v_18240 <- getRegister cf
  v_18241 <- eval (eq v_18240 (bv_nat 1 1))
  v_18242 <- eval (handleImmediateWithSignExtend (v_2789 : Imm) 8 8)
  v_18243 <- eval (svalueMInt v_18242)
  v_18244 <- eval (mi 64 v_18243)
  v_18245 <- eval (bitwidthMInt v_18244)
  v_18246 <- eval (mi v_18245 -1)
  v_18247 <- eval (bv_xor v_18244 v_18246)
  v_18248 <- eval (concat (bv_nat 1 0) v_18247)
  v_18249 <- eval (add v_18248 (bv_nat 65 1))
  v_18250 <- eval (mux v_18241 v_18248 v_18249)
  v_18251 <- load v_18239 8
  v_18252 <- eval (concat (bv_nat 1 0) v_18251)
  v_18253 <- eval (add v_18250 v_18252)
  v_18254 <- eval (extract v_18253 1 65)
  store v_18239 v_18254 8
  v_18256 <- eval (extract v_18253 0 1)
  v_18257 <- eval (eq v_18256 (bv_nat 1 1))
  v_18258 <- eval (notBool_ v_18257)
  v_18259 <- eval (mux v_18258 (bv_nat 1 1) (bv_nat 1 0))
  v_18260 <- eval (extract v_18253 1 2)
  v_18261 <- eval (eq v_18254 (bv_nat 64 0))
  v_18262 <- eval (mux v_18261 (bv_nat 1 1) (bv_nat 1 0))
  v_18263 <- eval (extract v_18242 3 4)
  v_18264 <- eval (extract v_18251 59 60)
  v_18265 <- eval (bv_xor v_18263 v_18264)
  v_18266 <- eval (extract v_18253 60 61)
  v_18267 <- eval (bv_xor v_18265 v_18266)
  v_18268 <- eval (extract v_18253 64 65)
  v_18269 <- eval (eq v_18268 (bv_nat 1 1))
  v_18270 <- eval (extract v_18253 63 64)
  v_18271 <- eval (eq v_18270 (bv_nat 1 1))
  v_18272 <- eval (eq v_18269 v_18271)
  v_18273 <- eval (notBool_ v_18272)
  v_18274 <- eval (extract v_18253 62 63)
  v_18275 <- eval (eq v_18274 (bv_nat 1 1))
  v_18276 <- eval (eq v_18273 v_18275)
  v_18277 <- eval (notBool_ v_18276)
  v_18278 <- eval (extract v_18253 61 62)
  v_18279 <- eval (eq v_18278 (bv_nat 1 1))
  v_18280 <- eval (eq v_18277 v_18279)
  v_18281 <- eval (notBool_ v_18280)
  v_18282 <- eval (eq v_18266 (bv_nat 1 1))
  v_18283 <- eval (eq v_18281 v_18282)
  v_18284 <- eval (notBool_ v_18283)
  v_18285 <- eval (extract v_18253 59 60)
  v_18286 <- eval (eq v_18285 (bv_nat 1 1))
  v_18287 <- eval (eq v_18284 v_18286)
  v_18288 <- eval (notBool_ v_18287)
  v_18289 <- eval (extract v_18253 58 59)
  v_18290 <- eval (eq v_18289 (bv_nat 1 1))
  v_18291 <- eval (eq v_18288 v_18290)
  v_18292 <- eval (notBool_ v_18291)
  v_18293 <- eval (extract v_18253 57 58)
  v_18294 <- eval (eq v_18293 (bv_nat 1 1))
  v_18295 <- eval (eq v_18292 v_18294)
  v_18296 <- eval (notBool_ v_18295)
  v_18297 <- eval (notBool_ v_18296)
  v_18298 <- eval (mux v_18297 (bv_nat 1 1) (bv_nat 1 0))
  v_18299 <- eval (extract v_18244 0 1)
  v_18300 <- eval (bitwidthMInt v_18299)
  v_18301 <- eval (mi v_18300 -1)
  v_18302 <- eval (bv_xor v_18299 v_18301)
  v_18303 <- eval (eq v_18302 (bv_nat 1 1))
  v_18304 <- eval (extract v_18251 0 1)
  v_18305 <- eval (eq v_18304 (bv_nat 1 1))
  v_18306 <- eval (eq v_18303 v_18305)
  v_18307 <- eval (eq v_18260 (bv_nat 1 1))
  v_18308 <- eval (eq v_18303 v_18307)
  v_18309 <- eval (notBool_ v_18308)
  v_18310 <- eval (bit_and v_18306 v_18309)
  v_18311 <- eval (mux v_18310 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_18311
  setRegister pf v_18298
  setRegister af v_18267
  setRegister zf v_18262
  setRegister sf v_18260
  setRegister cf v_18259
==========================================
sbbq_X86-SYNTAX (v_2793 : R64) (v_2792 : Mem)
  v_18318 <- evaluateAddress (v_2792 : Mem)
  v_18319 <- getRegister cf
  v_18320 <- eval (eq v_18319 (bv_nat 1 1))
  v_18321 <- getRegister (v_2793 : R64)
  v_18322 <- eval (bitwidthMInt v_18321)
  v_18323 <- eval (mi v_18322 -1)
  v_18324 <- eval (bv_xor v_18321 v_18323)
  v_18325 <- eval (concat (bv_nat 1 0) v_18324)
  v_18326 <- eval (add v_18325 (bv_nat 65 1))
  v_18327 <- eval (mux v_18320 v_18325 v_18326)
  v_18328 <- load v_18318 8
  v_18329 <- eval (concat (bv_nat 1 0) v_18328)
  v_18330 <- eval (add v_18327 v_18329)
  v_18331 <- eval (extract v_18330 1 65)
  store v_18318 v_18331 8
  v_18333 <- eval (extract v_18330 0 1)
  v_18334 <- eval (eq v_18333 (bv_nat 1 1))
  v_18335 <- eval (notBool_ v_18334)
  v_18336 <- eval (mux v_18335 (bv_nat 1 1) (bv_nat 1 0))
  v_18337 <- eval (extract v_18330 1 2)
  v_18338 <- eval (eq v_18331 (bv_nat 64 0))
  v_18339 <- eval (mux v_18338 (bv_nat 1 1) (bv_nat 1 0))
  v_18340 <- eval (extract v_18321 59 60)
  v_18341 <- eval (extract v_18328 59 60)
  v_18342 <- eval (bv_xor v_18340 v_18341)
  v_18343 <- eval (extract v_18330 60 61)
  v_18344 <- eval (bv_xor v_18342 v_18343)
  v_18345 <- eval (extract v_18330 64 65)
  v_18346 <- eval (eq v_18345 (bv_nat 1 1))
  v_18347 <- eval (extract v_18330 63 64)
  v_18348 <- eval (eq v_18347 (bv_nat 1 1))
  v_18349 <- eval (eq v_18346 v_18348)
  v_18350 <- eval (notBool_ v_18349)
  v_18351 <- eval (extract v_18330 62 63)
  v_18352 <- eval (eq v_18351 (bv_nat 1 1))
  v_18353 <- eval (eq v_18350 v_18352)
  v_18354 <- eval (notBool_ v_18353)
  v_18355 <- eval (extract v_18330 61 62)
  v_18356 <- eval (eq v_18355 (bv_nat 1 1))
  v_18357 <- eval (eq v_18354 v_18356)
  v_18358 <- eval (notBool_ v_18357)
  v_18359 <- eval (eq v_18343 (bv_nat 1 1))
  v_18360 <- eval (eq v_18358 v_18359)
  v_18361 <- eval (notBool_ v_18360)
  v_18362 <- eval (extract v_18330 59 60)
  v_18363 <- eval (eq v_18362 (bv_nat 1 1))
  v_18364 <- eval (eq v_18361 v_18363)
  v_18365 <- eval (notBool_ v_18364)
  v_18366 <- eval (extract v_18330 58 59)
  v_18367 <- eval (eq v_18366 (bv_nat 1 1))
  v_18368 <- eval (eq v_18365 v_18367)
  v_18369 <- eval (notBool_ v_18368)
  v_18370 <- eval (extract v_18330 57 58)
  v_18371 <- eval (eq v_18370 (bv_nat 1 1))
  v_18372 <- eval (eq v_18369 v_18371)
  v_18373 <- eval (notBool_ v_18372)
  v_18374 <- eval (notBool_ v_18373)
  v_18375 <- eval (mux v_18374 (bv_nat 1 1) (bv_nat 1 0))
  v_18376 <- eval (extract v_18321 0 1)
  v_18377 <- eval (bitwidthMInt v_18376)
  v_18378 <- eval (mi v_18377 -1)
  v_18379 <- eval (bv_xor v_18376 v_18378)
  v_18380 <- eval (eq v_18379 (bv_nat 1 1))
  v_18381 <- eval (extract v_18328 0 1)
  v_18382 <- eval (eq v_18381 (bv_nat 1 1))
  v_18383 <- eval (eq v_18380 v_18382)
  v_18384 <- eval (eq v_18337 (bv_nat 1 1))
  v_18385 <- eval (eq v_18380 v_18384)
  v_18386 <- eval (notBool_ v_18385)
  v_18387 <- eval (bit_and v_18383 v_18386)
  v_18388 <- eval (mux v_18387 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_18388
  setRegister pf v_18375
  setRegister af v_18344
  setRegister zf v_18339
  setRegister sf v_18337
  setRegister cf v_18336
==========================================
sbbw_X86-SYNTAX (v_2824 : Imm) (v_2823 : Mem)
  v_18395 <- evaluateAddress (v_2823 : Mem)
  v_18396 <- getRegister cf
  v_18397 <- eval (eq v_18396 (bv_nat 1 1))
  v_18398 <- eval (handleImmediateWithSignExtend (v_2824 : Imm) 16 16)
  v_18399 <- eval (bitwidthMInt v_18398)
  v_18400 <- eval (mi v_18399 -1)
  v_18401 <- eval (bv_xor v_18398 v_18400)
  v_18402 <- eval (concat (bv_nat 1 0) v_18401)
  v_18403 <- eval (add v_18402 (bv_nat 17 1))
  v_18404 <- eval (mux v_18397 v_18402 v_18403)
  v_18405 <- load v_18395 2
  v_18406 <- eval (concat (bv_nat 1 0) v_18405)
  v_18407 <- eval (add v_18404 v_18406)
  v_18408 <- eval (extract v_18407 1 17)
  store v_18395 v_18408 2
  v_18410 <- eval (extract v_18407 0 1)
  v_18411 <- eval (eq v_18410 (bv_nat 1 1))
  v_18412 <- eval (notBool_ v_18411)
  v_18413 <- eval (mux v_18412 (bv_nat 1 1) (bv_nat 1 0))
  v_18414 <- eval (extract v_18407 1 2)
  v_18415 <- eval (eq v_18408 (bv_nat 16 0))
  v_18416 <- eval (mux v_18415 (bv_nat 1 1) (bv_nat 1 0))
  v_18417 <- eval (extract v_18398 11 12)
  v_18418 <- eval (extract v_18405 11 12)
  v_18419 <- eval (bv_xor v_18417 v_18418)
  v_18420 <- eval (extract v_18407 12 13)
  v_18421 <- eval (bv_xor v_18419 v_18420)
  v_18422 <- eval (extract v_18407 16 17)
  v_18423 <- eval (eq v_18422 (bv_nat 1 1))
  v_18424 <- eval (extract v_18407 15 16)
  v_18425 <- eval (eq v_18424 (bv_nat 1 1))
  v_18426 <- eval (eq v_18423 v_18425)
  v_18427 <- eval (notBool_ v_18426)
  v_18428 <- eval (extract v_18407 14 15)
  v_18429 <- eval (eq v_18428 (bv_nat 1 1))
  v_18430 <- eval (eq v_18427 v_18429)
  v_18431 <- eval (notBool_ v_18430)
  v_18432 <- eval (extract v_18407 13 14)
  v_18433 <- eval (eq v_18432 (bv_nat 1 1))
  v_18434 <- eval (eq v_18431 v_18433)
  v_18435 <- eval (notBool_ v_18434)
  v_18436 <- eval (eq v_18420 (bv_nat 1 1))
  v_18437 <- eval (eq v_18435 v_18436)
  v_18438 <- eval (notBool_ v_18437)
  v_18439 <- eval (extract v_18407 11 12)
  v_18440 <- eval (eq v_18439 (bv_nat 1 1))
  v_18441 <- eval (eq v_18438 v_18440)
  v_18442 <- eval (notBool_ v_18441)
  v_18443 <- eval (extract v_18407 10 11)
  v_18444 <- eval (eq v_18443 (bv_nat 1 1))
  v_18445 <- eval (eq v_18442 v_18444)
  v_18446 <- eval (notBool_ v_18445)
  v_18447 <- eval (extract v_18407 9 10)
  v_18448 <- eval (eq v_18447 (bv_nat 1 1))
  v_18449 <- eval (eq v_18446 v_18448)
  v_18450 <- eval (notBool_ v_18449)
  v_18451 <- eval (notBool_ v_18450)
  v_18452 <- eval (mux v_18451 (bv_nat 1 1) (bv_nat 1 0))
  v_18453 <- eval (extract v_18398 0 1)
  v_18454 <- eval (bitwidthMInt v_18453)
  v_18455 <- eval (mi v_18454 -1)
  v_18456 <- eval (bv_xor v_18453 v_18455)
  v_18457 <- eval (eq v_18456 (bv_nat 1 1))
  v_18458 <- eval (extract v_18405 0 1)
  v_18459 <- eval (eq v_18458 (bv_nat 1 1))
  v_18460 <- eval (eq v_18457 v_18459)
  v_18461 <- eval (eq v_18414 (bv_nat 1 1))
  v_18462 <- eval (eq v_18457 v_18461)
  v_18463 <- eval (notBool_ v_18462)
  v_18464 <- eval (bit_and v_18460 v_18463)
  v_18465 <- eval (mux v_18464 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_18465
  setRegister pf v_18452
  setRegister af v_18421
  setRegister zf v_18416
  setRegister sf v_18414
  setRegister cf v_18413
==========================================
sbbw_X86-SYNTAX (v_2824 : Imm) (v_2823 : Mem)
  v_18472 <- evaluateAddress (v_2823 : Mem)
  v_18473 <- getRegister cf
  v_18474 <- eval (eq v_18473 (bv_nat 1 1))
  v_18475 <- eval (handleImmediateWithSignExtend (v_2824 : Imm) 8 8)
  v_18476 <- eval (svalueMInt v_18475)
  v_18477 <- eval (mi 16 v_18476)
  v_18478 <- eval (bitwidthMInt v_18477)
  v_18479 <- eval (mi v_18478 -1)
  v_18480 <- eval (bv_xor v_18477 v_18479)
  v_18481 <- eval (concat (bv_nat 1 0) v_18480)
  v_18482 <- eval (add v_18481 (bv_nat 17 1))
  v_18483 <- eval (mux v_18474 v_18481 v_18482)
  v_18484 <- load v_18472 2
  v_18485 <- eval (concat (bv_nat 1 0) v_18484)
  v_18486 <- eval (add v_18483 v_18485)
  v_18487 <- eval (extract v_18486 1 17)
  store v_18472 v_18487 2
  v_18489 <- eval (extract v_18486 0 1)
  v_18490 <- eval (eq v_18489 (bv_nat 1 1))
  v_18491 <- eval (notBool_ v_18490)
  v_18492 <- eval (mux v_18491 (bv_nat 1 1) (bv_nat 1 0))
  v_18493 <- eval (extract v_18486 1 2)
  v_18494 <- eval (eq v_18487 (bv_nat 16 0))
  v_18495 <- eval (mux v_18494 (bv_nat 1 1) (bv_nat 1 0))
  v_18496 <- eval (extract v_18475 3 4)
  v_18497 <- eval (extract v_18484 11 12)
  v_18498 <- eval (bv_xor v_18496 v_18497)
  v_18499 <- eval (extract v_18486 12 13)
  v_18500 <- eval (bv_xor v_18498 v_18499)
  v_18501 <- eval (extract v_18486 16 17)
  v_18502 <- eval (eq v_18501 (bv_nat 1 1))
  v_18503 <- eval (extract v_18486 15 16)
  v_18504 <- eval (eq v_18503 (bv_nat 1 1))
  v_18505 <- eval (eq v_18502 v_18504)
  v_18506 <- eval (notBool_ v_18505)
  v_18507 <- eval (extract v_18486 14 15)
  v_18508 <- eval (eq v_18507 (bv_nat 1 1))
  v_18509 <- eval (eq v_18506 v_18508)
  v_18510 <- eval (notBool_ v_18509)
  v_18511 <- eval (extract v_18486 13 14)
  v_18512 <- eval (eq v_18511 (bv_nat 1 1))
  v_18513 <- eval (eq v_18510 v_18512)
  v_18514 <- eval (notBool_ v_18513)
  v_18515 <- eval (eq v_18499 (bv_nat 1 1))
  v_18516 <- eval (eq v_18514 v_18515)
  v_18517 <- eval (notBool_ v_18516)
  v_18518 <- eval (extract v_18486 11 12)
  v_18519 <- eval (eq v_18518 (bv_nat 1 1))
  v_18520 <- eval (eq v_18517 v_18519)
  v_18521 <- eval (notBool_ v_18520)
  v_18522 <- eval (extract v_18486 10 11)
  v_18523 <- eval (eq v_18522 (bv_nat 1 1))
  v_18524 <- eval (eq v_18521 v_18523)
  v_18525 <- eval (notBool_ v_18524)
  v_18526 <- eval (extract v_18486 9 10)
  v_18527 <- eval (eq v_18526 (bv_nat 1 1))
  v_18528 <- eval (eq v_18525 v_18527)
  v_18529 <- eval (notBool_ v_18528)
  v_18530 <- eval (notBool_ v_18529)
  v_18531 <- eval (mux v_18530 (bv_nat 1 1) (bv_nat 1 0))
  v_18532 <- eval (extract v_18477 0 1)
  v_18533 <- eval (bitwidthMInt v_18532)
  v_18534 <- eval (mi v_18533 -1)
  v_18535 <- eval (bv_xor v_18532 v_18534)
  v_18536 <- eval (eq v_18535 (bv_nat 1 1))
  v_18537 <- eval (extract v_18484 0 1)
  v_18538 <- eval (eq v_18537 (bv_nat 1 1))
  v_18539 <- eval (eq v_18536 v_18538)
  v_18540 <- eval (eq v_18493 (bv_nat 1 1))
  v_18541 <- eval (eq v_18536 v_18540)
  v_18542 <- eval (notBool_ v_18541)
  v_18543 <- eval (bit_and v_18539 v_18542)
  v_18544 <- eval (mux v_18543 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_18544
  setRegister pf v_18531
  setRegister af v_18500
  setRegister zf v_18495
  setRegister sf v_18493
  setRegister cf v_18492
==========================================
sbbw_X86-SYNTAX (v_2828 : Imm) (v_2827 : Mem)
  v_18551 <- evaluateAddress (v_2827 : Mem)
  v_18552 <- getRegister cf
  v_18553 <- eval (eq v_18552 (bv_nat 1 1))
  v_18554 <- eval (handleImmediateWithSignExtend (v_2828 : Imm) 16 16)
  v_18555 <- eval (bitwidthMInt v_18554)
  v_18556 <- eval (mi v_18555 -1)
  v_18557 <- eval (bv_xor v_18554 v_18556)
  v_18558 <- eval (concat (bv_nat 1 0) v_18557)
  v_18559 <- eval (add v_18558 (bv_nat 17 1))
  v_18560 <- eval (mux v_18553 v_18558 v_18559)
  v_18561 <- load v_18551 2
  v_18562 <- eval (concat (bv_nat 1 0) v_18561)
  v_18563 <- eval (add v_18560 v_18562)
  v_18564 <- eval (extract v_18563 1 17)
  store v_18551 v_18564 2
  v_18566 <- eval (extract v_18563 0 1)
  v_18567 <- eval (eq v_18566 (bv_nat 1 1))
  v_18568 <- eval (notBool_ v_18567)
  v_18569 <- eval (mux v_18568 (bv_nat 1 1) (bv_nat 1 0))
  v_18570 <- eval (extract v_18563 1 2)
  v_18571 <- eval (eq v_18564 (bv_nat 16 0))
  v_18572 <- eval (mux v_18571 (bv_nat 1 1) (bv_nat 1 0))
  v_18573 <- eval (extract v_18554 11 12)
  v_18574 <- eval (extract v_18561 11 12)
  v_18575 <- eval (bv_xor v_18573 v_18574)
  v_18576 <- eval (extract v_18563 12 13)
  v_18577 <- eval (bv_xor v_18575 v_18576)
  v_18578 <- eval (extract v_18563 16 17)
  v_18579 <- eval (eq v_18578 (bv_nat 1 1))
  v_18580 <- eval (extract v_18563 15 16)
  v_18581 <- eval (eq v_18580 (bv_nat 1 1))
  v_18582 <- eval (eq v_18579 v_18581)
  v_18583 <- eval (notBool_ v_18582)
  v_18584 <- eval (extract v_18563 14 15)
  v_18585 <- eval (eq v_18584 (bv_nat 1 1))
  v_18586 <- eval (eq v_18583 v_18585)
  v_18587 <- eval (notBool_ v_18586)
  v_18588 <- eval (extract v_18563 13 14)
  v_18589 <- eval (eq v_18588 (bv_nat 1 1))
  v_18590 <- eval (eq v_18587 v_18589)
  v_18591 <- eval (notBool_ v_18590)
  v_18592 <- eval (eq v_18576 (bv_nat 1 1))
  v_18593 <- eval (eq v_18591 v_18592)
  v_18594 <- eval (notBool_ v_18593)
  v_18595 <- eval (extract v_18563 11 12)
  v_18596 <- eval (eq v_18595 (bv_nat 1 1))
  v_18597 <- eval (eq v_18594 v_18596)
  v_18598 <- eval (notBool_ v_18597)
  v_18599 <- eval (extract v_18563 10 11)
  v_18600 <- eval (eq v_18599 (bv_nat 1 1))
  v_18601 <- eval (eq v_18598 v_18600)
  v_18602 <- eval (notBool_ v_18601)
  v_18603 <- eval (extract v_18563 9 10)
  v_18604 <- eval (eq v_18603 (bv_nat 1 1))
  v_18605 <- eval (eq v_18602 v_18604)
  v_18606 <- eval (notBool_ v_18605)
  v_18607 <- eval (notBool_ v_18606)
  v_18608 <- eval (mux v_18607 (bv_nat 1 1) (bv_nat 1 0))
  v_18609 <- eval (extract v_18554 0 1)
  v_18610 <- eval (bitwidthMInt v_18609)
  v_18611 <- eval (mi v_18610 -1)
  v_18612 <- eval (bv_xor v_18609 v_18611)
  v_18613 <- eval (eq v_18612 (bv_nat 1 1))
  v_18614 <- eval (extract v_18561 0 1)
  v_18615 <- eval (eq v_18614 (bv_nat 1 1))
  v_18616 <- eval (eq v_18613 v_18615)
  v_18617 <- eval (eq v_18570 (bv_nat 1 1))
  v_18618 <- eval (eq v_18613 v_18617)
  v_18619 <- eval (notBool_ v_18618)
  v_18620 <- eval (bit_and v_18616 v_18619)
  v_18621 <- eval (mux v_18620 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_18621
  setRegister pf v_18608
  setRegister af v_18577
  setRegister zf v_18572
  setRegister sf v_18570
  setRegister cf v_18569
==========================================
sbbw_X86-SYNTAX (v_2828 : Imm) (v_2827 : Mem)
  v_18628 <- evaluateAddress (v_2827 : Mem)
  v_18629 <- getRegister cf
  v_18630 <- eval (eq v_18629 (bv_nat 1 1))
  v_18631 <- eval (handleImmediateWithSignExtend (v_2828 : Imm) 8 8)
  v_18632 <- eval (svalueMInt v_18631)
  v_18633 <- eval (mi 16 v_18632)
  v_18634 <- eval (bitwidthMInt v_18633)
  v_18635 <- eval (mi v_18634 -1)
  v_18636 <- eval (bv_xor v_18633 v_18635)
  v_18637 <- eval (concat (bv_nat 1 0) v_18636)
  v_18638 <- eval (add v_18637 (bv_nat 17 1))
  v_18639 <- eval (mux v_18630 v_18637 v_18638)
  v_18640 <- load v_18628 2
  v_18641 <- eval (concat (bv_nat 1 0) v_18640)
  v_18642 <- eval (add v_18639 v_18641)
  v_18643 <- eval (extract v_18642 1 17)
  store v_18628 v_18643 2
  v_18645 <- eval (extract v_18642 0 1)
  v_18646 <- eval (eq v_18645 (bv_nat 1 1))
  v_18647 <- eval (notBool_ v_18646)
  v_18648 <- eval (mux v_18647 (bv_nat 1 1) (bv_nat 1 0))
  v_18649 <- eval (extract v_18642 1 2)
  v_18650 <- eval (eq v_18643 (bv_nat 16 0))
  v_18651 <- eval (mux v_18650 (bv_nat 1 1) (bv_nat 1 0))
  v_18652 <- eval (extract v_18631 3 4)
  v_18653 <- eval (extract v_18640 11 12)
  v_18654 <- eval (bv_xor v_18652 v_18653)
  v_18655 <- eval (extract v_18642 12 13)
  v_18656 <- eval (bv_xor v_18654 v_18655)
  v_18657 <- eval (extract v_18642 16 17)
  v_18658 <- eval (eq v_18657 (bv_nat 1 1))
  v_18659 <- eval (extract v_18642 15 16)
  v_18660 <- eval (eq v_18659 (bv_nat 1 1))
  v_18661 <- eval (eq v_18658 v_18660)
  v_18662 <- eval (notBool_ v_18661)
  v_18663 <- eval (extract v_18642 14 15)
  v_18664 <- eval (eq v_18663 (bv_nat 1 1))
  v_18665 <- eval (eq v_18662 v_18664)
  v_18666 <- eval (notBool_ v_18665)
  v_18667 <- eval (extract v_18642 13 14)
  v_18668 <- eval (eq v_18667 (bv_nat 1 1))
  v_18669 <- eval (eq v_18666 v_18668)
  v_18670 <- eval (notBool_ v_18669)
  v_18671 <- eval (eq v_18655 (bv_nat 1 1))
  v_18672 <- eval (eq v_18670 v_18671)
  v_18673 <- eval (notBool_ v_18672)
  v_18674 <- eval (extract v_18642 11 12)
  v_18675 <- eval (eq v_18674 (bv_nat 1 1))
  v_18676 <- eval (eq v_18673 v_18675)
  v_18677 <- eval (notBool_ v_18676)
  v_18678 <- eval (extract v_18642 10 11)
  v_18679 <- eval (eq v_18678 (bv_nat 1 1))
  v_18680 <- eval (eq v_18677 v_18679)
  v_18681 <- eval (notBool_ v_18680)
  v_18682 <- eval (extract v_18642 9 10)
  v_18683 <- eval (eq v_18682 (bv_nat 1 1))
  v_18684 <- eval (eq v_18681 v_18683)
  v_18685 <- eval (notBool_ v_18684)
  v_18686 <- eval (notBool_ v_18685)
  v_18687 <- eval (mux v_18686 (bv_nat 1 1) (bv_nat 1 0))
  v_18688 <- eval (extract v_18633 0 1)
  v_18689 <- eval (bitwidthMInt v_18688)
  v_18690 <- eval (mi v_18689 -1)
  v_18691 <- eval (bv_xor v_18688 v_18690)
  v_18692 <- eval (eq v_18691 (bv_nat 1 1))
  v_18693 <- eval (extract v_18640 0 1)
  v_18694 <- eval (eq v_18693 (bv_nat 1 1))
  v_18695 <- eval (eq v_18692 v_18694)
  v_18696 <- eval (eq v_18649 (bv_nat 1 1))
  v_18697 <- eval (eq v_18692 v_18696)
  v_18698 <- eval (notBool_ v_18697)
  v_18699 <- eval (bit_and v_18695 v_18698)
  v_18700 <- eval (mux v_18699 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_18700
  setRegister pf v_18687
  setRegister af v_18656
  setRegister zf v_18651
  setRegister sf v_18649
  setRegister cf v_18648
==========================================
sbbw_X86-SYNTAX (v_2834 : R16) (v_2831 : Mem)
  v_18707 <- evaluateAddress (v_2831 : Mem)
  v_18708 <- getRegister cf
  v_18709 <- eval (eq v_18708 (bv_nat 1 1))
  v_18710 <- getRegister (v_2834 : R16)
  v_18711 <- eval (bitwidthMInt v_18710)
  v_18712 <- eval (mi v_18711 -1)
  v_18713 <- eval (bv_xor v_18710 v_18712)
  v_18714 <- eval (concat (bv_nat 1 0) v_18713)
  v_18715 <- eval (add v_18714 (bv_nat 17 1))
  v_18716 <- eval (mux v_18709 v_18714 v_18715)
  v_18717 <- load v_18707 2
  v_18718 <- eval (concat (bv_nat 1 0) v_18717)
  v_18719 <- eval (add v_18716 v_18718)
  v_18720 <- eval (extract v_18719 1 17)
  store v_18707 v_18720 2
  v_18722 <- eval (extract v_18719 0 1)
  v_18723 <- eval (eq v_18722 (bv_nat 1 1))
  v_18724 <- eval (notBool_ v_18723)
  v_18725 <- eval (mux v_18724 (bv_nat 1 1) (bv_nat 1 0))
  v_18726 <- eval (extract v_18719 1 2)
  v_18727 <- eval (eq v_18720 (bv_nat 16 0))
  v_18728 <- eval (mux v_18727 (bv_nat 1 1) (bv_nat 1 0))
  v_18729 <- eval (extract v_18710 11 12)
  v_18730 <- eval (extract v_18717 11 12)
  v_18731 <- eval (bv_xor v_18729 v_18730)
  v_18732 <- eval (extract v_18719 12 13)
  v_18733 <- eval (bv_xor v_18731 v_18732)
  v_18734 <- eval (extract v_18719 16 17)
  v_18735 <- eval (eq v_18734 (bv_nat 1 1))
  v_18736 <- eval (extract v_18719 15 16)
  v_18737 <- eval (eq v_18736 (bv_nat 1 1))
  v_18738 <- eval (eq v_18735 v_18737)
  v_18739 <- eval (notBool_ v_18738)
  v_18740 <- eval (extract v_18719 14 15)
  v_18741 <- eval (eq v_18740 (bv_nat 1 1))
  v_18742 <- eval (eq v_18739 v_18741)
  v_18743 <- eval (notBool_ v_18742)
  v_18744 <- eval (extract v_18719 13 14)
  v_18745 <- eval (eq v_18744 (bv_nat 1 1))
  v_18746 <- eval (eq v_18743 v_18745)
  v_18747 <- eval (notBool_ v_18746)
  v_18748 <- eval (eq v_18732 (bv_nat 1 1))
  v_18749 <- eval (eq v_18747 v_18748)
  v_18750 <- eval (notBool_ v_18749)
  v_18751 <- eval (extract v_18719 11 12)
  v_18752 <- eval (eq v_18751 (bv_nat 1 1))
  v_18753 <- eval (eq v_18750 v_18752)
  v_18754 <- eval (notBool_ v_18753)
  v_18755 <- eval (extract v_18719 10 11)
  v_18756 <- eval (eq v_18755 (bv_nat 1 1))
  v_18757 <- eval (eq v_18754 v_18756)
  v_18758 <- eval (notBool_ v_18757)
  v_18759 <- eval (extract v_18719 9 10)
  v_18760 <- eval (eq v_18759 (bv_nat 1 1))
  v_18761 <- eval (eq v_18758 v_18760)
  v_18762 <- eval (notBool_ v_18761)
  v_18763 <- eval (notBool_ v_18762)
  v_18764 <- eval (mux v_18763 (bv_nat 1 1) (bv_nat 1 0))
  v_18765 <- eval (extract v_18710 0 1)
  v_18766 <- eval (bitwidthMInt v_18765)
  v_18767 <- eval (mi v_18766 -1)
  v_18768 <- eval (bv_xor v_18765 v_18767)
  v_18769 <- eval (eq v_18768 (bv_nat 1 1))
  v_18770 <- eval (extract v_18717 0 1)
  v_18771 <- eval (eq v_18770 (bv_nat 1 1))
  v_18772 <- eval (eq v_18769 v_18771)
  v_18773 <- eval (eq v_18726 (bv_nat 1 1))
  v_18774 <- eval (eq v_18769 v_18773)
  v_18775 <- eval (notBool_ v_18774)
  v_18776 <- eval (bit_and v_18772 v_18775)
  v_18777 <- eval (mux v_18776 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_18777
  setRegister pf v_18764
  setRegister af v_18733
  setRegister zf v_18728
  setRegister sf v_18726
  setRegister cf v_18725
==========================================
salb_X86-SYNTAX (v_2396 : Mem)
  v_18784 <- evaluateAddress (v_2396 : Mem)
  v_18785 <- load v_18784 1
  v_18786 <- eval (concat (bv_nat 1 0) v_18785)
  v_18787 <- eval (shl v_18786 1)
  v_18788 <- eval (bitwidthMInt v_18786)
  v_18789 <- eval (extract v_18787 0 v_18788)
  v_18790 <- eval (extract v_18789 1 9)
  store v_18784 v_18790 1
  v_18792 <- eval (extract v_18789 0 1)
  v_18793 <- eval (eq v_18792 (bv_nat 1 1))
  v_18794 <- eval (mux v_18793 (bv_nat 1 1) (bv_nat 1 0))
  v_18795 <- eval (extract v_18789 1 2)
  v_18796 <- eval (eq v_18795 (bv_nat 1 1))
  v_18797 <- eval (mux v_18796 (bv_nat 1 1) (bv_nat 1 0))
  v_18798 <- eval (eq v_18790 (bv_nat 8 0))
  v_18799 <- eval (mux v_18798 (bv_nat 1 1) (bv_nat 1 0))
  v_18800 <- eval (extract v_18789 8 9)
  v_18801 <- eval (eq v_18800 (bv_nat 1 1))
  v_18802 <- eval (extract v_18789 7 8)
  v_18803 <- eval (eq v_18802 (bv_nat 1 1))
  v_18804 <- eval (eq v_18801 v_18803)
  v_18805 <- eval (notBool_ v_18804)
  v_18806 <- eval (extract v_18789 6 7)
  v_18807 <- eval (eq v_18806 (bv_nat 1 1))
  v_18808 <- eval (eq v_18805 v_18807)
  v_18809 <- eval (notBool_ v_18808)
  v_18810 <- eval (extract v_18789 5 6)
  v_18811 <- eval (eq v_18810 (bv_nat 1 1))
  v_18812 <- eval (eq v_18809 v_18811)
  v_18813 <- eval (notBool_ v_18812)
  v_18814 <- eval (extract v_18789 4 5)
  v_18815 <- eval (eq v_18814 (bv_nat 1 1))
  v_18816 <- eval (eq v_18813 v_18815)
  v_18817 <- eval (notBool_ v_18816)
  v_18818 <- eval (extract v_18789 3 4)
  v_18819 <- eval (eq v_18818 (bv_nat 1 1))
  v_18820 <- eval (eq v_18817 v_18819)
  v_18821 <- eval (notBool_ v_18820)
  v_18822 <- eval (extract v_18789 2 3)
  v_18823 <- eval (eq v_18822 (bv_nat 1 1))
  v_18824 <- eval (eq v_18821 v_18823)
  v_18825 <- eval (notBool_ v_18824)
  v_18826 <- eval (eq v_18825 v_18796)
  v_18827 <- eval (notBool_ v_18826)
  v_18828 <- eval (notBool_ v_18827)
  v_18829 <- eval (mux v_18828 (bv_nat 1 1) (bv_nat 1 0))
  v_18830 <- eval (eq v_18793 v_18796)
  v_18831 <- eval (notBool_ v_18830)
  v_18832 <- eval (mux v_18831 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_18832
  setRegister pf v_18829
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_18799
  setRegister sf v_18797
  setRegister cf v_18794
==========================================
salb_X86-SYNTAX (v_2396 : Mem)
  v_18839 <- evaluateAddress (v_2396 : Mem)
  v_18840 <- load v_18839 1
  v_18841 <- eval (concat (bv_nat 1 0) v_18840)
  v_18842 <- eval (shl v_18841 1)
  v_18843 <- eval (bitwidthMInt v_18841)
  v_18844 <- eval (extract v_18842 0 v_18843)
  v_18845 <- eval (extract v_18844 1 9)
  store v_18839 v_18845 1
  v_18847 <- eval (extract v_18844 0 1)
  v_18848 <- eval (extract v_18844 1 2)
  v_18849 <- eval (eq v_18845 (bv_nat 8 0))
  v_18850 <- eval (mux v_18849 (bv_nat 1 1) (bv_nat 1 0))
  v_18851 <- eval (extract v_18844 8 9)
  v_18852 <- eval (eq v_18851 (bv_nat 1 1))
  v_18853 <- eval (extract v_18844 7 8)
  v_18854 <- eval (eq v_18853 (bv_nat 1 1))
  v_18855 <- eval (eq v_18852 v_18854)
  v_18856 <- eval (notBool_ v_18855)
  v_18857 <- eval (extract v_18844 6 7)
  v_18858 <- eval (eq v_18857 (bv_nat 1 1))
  v_18859 <- eval (eq v_18856 v_18858)
  v_18860 <- eval (notBool_ v_18859)
  v_18861 <- eval (extract v_18844 5 6)
  v_18862 <- eval (eq v_18861 (bv_nat 1 1))
  v_18863 <- eval (eq v_18860 v_18862)
  v_18864 <- eval (notBool_ v_18863)
  v_18865 <- eval (extract v_18844 4 5)
  v_18866 <- eval (eq v_18865 (bv_nat 1 1))
  v_18867 <- eval (eq v_18864 v_18866)
  v_18868 <- eval (notBool_ v_18867)
  v_18869 <- eval (extract v_18844 3 4)
  v_18870 <- eval (eq v_18869 (bv_nat 1 1))
  v_18871 <- eval (eq v_18868 v_18870)
  v_18872 <- eval (notBool_ v_18871)
  v_18873 <- eval (extract v_18844 2 3)
  v_18874 <- eval (eq v_18873 (bv_nat 1 1))
  v_18875 <- eval (eq v_18872 v_18874)
  v_18876 <- eval (notBool_ v_18875)
  v_18877 <- eval (eq v_18848 (bv_nat 1 1))
  v_18878 <- eval (eq v_18876 v_18877)
  v_18879 <- eval (notBool_ v_18878)
  v_18880 <- eval (notBool_ v_18879)
  v_18881 <- eval (mux v_18880 (bv_nat 1 1) (bv_nat 1 0))
  v_18882 <- eval (eq v_18847 (bv_nat 1 1))
  v_18883 <- eval (eq v_18882 v_18877)
  v_18884 <- eval (notBool_ v_18883)
  v_18885 <- eval (mux v_18884 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_18885
  setRegister pf v_18881
  setRegister af undef
  setRegister zf v_18850
  setRegister sf v_18848
  setRegister cf v_18847
==========================================
sall_X86-SYNTAX (v_2441 : Mem)
  v_18892 <- evaluateAddress (v_2441 : Mem)
  v_18893 <- load v_18892 4
  v_18894 <- eval (concat (bv_nat 1 0) v_18893)
  v_18895 <- eval (shl v_18894 1)
  v_18896 <- eval (bitwidthMInt v_18894)
  v_18897 <- eval (extract v_18895 0 v_18896)
  v_18898 <- eval (extract v_18897 1 33)
  store v_18892 v_18898 4
  v_18900 <- eval (extract v_18897 0 1)
  v_18901 <- eval (eq v_18900 (bv_nat 1 1))
  v_18902 <- eval (mux v_18901 (bv_nat 1 1) (bv_nat 1 0))
  v_18903 <- eval (extract v_18897 1 2)
  v_18904 <- eval (eq v_18903 (bv_nat 1 1))
  v_18905 <- eval (mux v_18904 (bv_nat 1 1) (bv_nat 1 0))
  v_18906 <- eval (eq v_18898 (bv_nat 32 0))
  v_18907 <- eval (mux v_18906 (bv_nat 1 1) (bv_nat 1 0))
  v_18908 <- eval (extract v_18897 32 33)
  v_18909 <- eval (eq v_18908 (bv_nat 1 1))
  v_18910 <- eval (extract v_18897 31 32)
  v_18911 <- eval (eq v_18910 (bv_nat 1 1))
  v_18912 <- eval (eq v_18909 v_18911)
  v_18913 <- eval (notBool_ v_18912)
  v_18914 <- eval (extract v_18897 30 31)
  v_18915 <- eval (eq v_18914 (bv_nat 1 1))
  v_18916 <- eval (eq v_18913 v_18915)
  v_18917 <- eval (notBool_ v_18916)
  v_18918 <- eval (extract v_18897 29 30)
  v_18919 <- eval (eq v_18918 (bv_nat 1 1))
  v_18920 <- eval (eq v_18917 v_18919)
  v_18921 <- eval (notBool_ v_18920)
  v_18922 <- eval (extract v_18897 28 29)
  v_18923 <- eval (eq v_18922 (bv_nat 1 1))
  v_18924 <- eval (eq v_18921 v_18923)
  v_18925 <- eval (notBool_ v_18924)
  v_18926 <- eval (extract v_18897 27 28)
  v_18927 <- eval (eq v_18926 (bv_nat 1 1))
  v_18928 <- eval (eq v_18925 v_18927)
  v_18929 <- eval (notBool_ v_18928)
  v_18930 <- eval (extract v_18897 26 27)
  v_18931 <- eval (eq v_18930 (bv_nat 1 1))
  v_18932 <- eval (eq v_18929 v_18931)
  v_18933 <- eval (notBool_ v_18932)
  v_18934 <- eval (extract v_18897 25 26)
  v_18935 <- eval (eq v_18934 (bv_nat 1 1))
  v_18936 <- eval (eq v_18933 v_18935)
  v_18937 <- eval (notBool_ v_18936)
  v_18938 <- eval (notBool_ v_18937)
  v_18939 <- eval (mux v_18938 (bv_nat 1 1) (bv_nat 1 0))
  v_18940 <- eval (eq v_18901 v_18904)
  v_18941 <- eval (notBool_ v_18940)
  v_18942 <- eval (mux v_18941 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_18942
  setRegister pf v_18939
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_18907
  setRegister sf v_18905
  setRegister cf v_18902
==========================================
sall_X86-SYNTAX (v_2441 : Mem)
  v_18949 <- evaluateAddress (v_2441 : Mem)
  v_18950 <- load v_18949 4
  v_18951 <- eval (concat (bv_nat 1 0) v_18950)
  v_18952 <- eval (shl v_18951 1)
  v_18953 <- eval (bitwidthMInt v_18951)
  v_18954 <- eval (extract v_18952 0 v_18953)
  v_18955 <- eval (extract v_18954 1 33)
  store v_18949 v_18955 4
  v_18957 <- eval (extract v_18954 0 1)
  v_18958 <- eval (extract v_18954 1 2)
  v_18959 <- eval (eq v_18955 (bv_nat 32 0))
  v_18960 <- eval (mux v_18959 (bv_nat 1 1) (bv_nat 1 0))
  v_18961 <- eval (extract v_18954 32 33)
  v_18962 <- eval (eq v_18961 (bv_nat 1 1))
  v_18963 <- eval (extract v_18954 31 32)
  v_18964 <- eval (eq v_18963 (bv_nat 1 1))
  v_18965 <- eval (eq v_18962 v_18964)
  v_18966 <- eval (notBool_ v_18965)
  v_18967 <- eval (extract v_18954 30 31)
  v_18968 <- eval (eq v_18967 (bv_nat 1 1))
  v_18969 <- eval (eq v_18966 v_18968)
  v_18970 <- eval (notBool_ v_18969)
  v_18971 <- eval (extract v_18954 29 30)
  v_18972 <- eval (eq v_18971 (bv_nat 1 1))
  v_18973 <- eval (eq v_18970 v_18972)
  v_18974 <- eval (notBool_ v_18973)
  v_18975 <- eval (extract v_18954 28 29)
  v_18976 <- eval (eq v_18975 (bv_nat 1 1))
  v_18977 <- eval (eq v_18974 v_18976)
  v_18978 <- eval (notBool_ v_18977)
  v_18979 <- eval (extract v_18954 27 28)
  v_18980 <- eval (eq v_18979 (bv_nat 1 1))
  v_18981 <- eval (eq v_18978 v_18980)
  v_18982 <- eval (notBool_ v_18981)
  v_18983 <- eval (extract v_18954 26 27)
  v_18984 <- eval (eq v_18983 (bv_nat 1 1))
  v_18985 <- eval (eq v_18982 v_18984)
  v_18986 <- eval (notBool_ v_18985)
  v_18987 <- eval (extract v_18954 25 26)
  v_18988 <- eval (eq v_18987 (bv_nat 1 1))
  v_18989 <- eval (eq v_18986 v_18988)
  v_18990 <- eval (notBool_ v_18989)
  v_18991 <- eval (notBool_ v_18990)
  v_18992 <- eval (mux v_18991 (bv_nat 1 1) (bv_nat 1 0))
  v_18993 <- eval (eq v_18957 (bv_nat 1 1))
  v_18994 <- eval (eq v_18958 (bv_nat 1 1))
  v_18995 <- eval (eq v_18993 v_18994)
  v_18996 <- eval (notBool_ v_18995)
  v_18997 <- eval (mux v_18996 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_18997
  setRegister pf v_18992
  setRegister af undef
  setRegister zf v_18960
  setRegister sf v_18958
  setRegister cf v_18957
==========================================
salq_X86-SYNTAX (v_2470 : Mem)
  v_19004 <- evaluateAddress (v_2470 : Mem)
  v_19005 <- load v_19004 8
  v_19006 <- eval (concat (bv_nat 1 0) v_19005)
  v_19007 <- eval (shl v_19006 1)
  v_19008 <- eval (bitwidthMInt v_19006)
  v_19009 <- eval (extract v_19007 0 v_19008)
  v_19010 <- eval (extract v_19009 1 65)
  store v_19004 v_19010 8
  v_19012 <- eval (extract v_19009 0 1)
  v_19013 <- eval (eq v_19012 (bv_nat 1 1))
  v_19014 <- eval (mux v_19013 (bv_nat 1 1) (bv_nat 1 0))
  v_19015 <- eval (extract v_19009 1 2)
  v_19016 <- eval (eq v_19015 (bv_nat 1 1))
  v_19017 <- eval (mux v_19016 (bv_nat 1 1) (bv_nat 1 0))
  v_19018 <- eval (eq v_19010 (bv_nat 64 0))
  v_19019 <- eval (mux v_19018 (bv_nat 1 1) (bv_nat 1 0))
  v_19020 <- eval (extract v_19009 64 65)
  v_19021 <- eval (eq v_19020 (bv_nat 1 1))
  v_19022 <- eval (extract v_19009 63 64)
  v_19023 <- eval (eq v_19022 (bv_nat 1 1))
  v_19024 <- eval (eq v_19021 v_19023)
  v_19025 <- eval (notBool_ v_19024)
  v_19026 <- eval (extract v_19009 62 63)
  v_19027 <- eval (eq v_19026 (bv_nat 1 1))
  v_19028 <- eval (eq v_19025 v_19027)
  v_19029 <- eval (notBool_ v_19028)
  v_19030 <- eval (extract v_19009 61 62)
  v_19031 <- eval (eq v_19030 (bv_nat 1 1))
  v_19032 <- eval (eq v_19029 v_19031)
  v_19033 <- eval (notBool_ v_19032)
  v_19034 <- eval (extract v_19009 60 61)
  v_19035 <- eval (eq v_19034 (bv_nat 1 1))
  v_19036 <- eval (eq v_19033 v_19035)
  v_19037 <- eval (notBool_ v_19036)
  v_19038 <- eval (extract v_19009 59 60)
  v_19039 <- eval (eq v_19038 (bv_nat 1 1))
  v_19040 <- eval (eq v_19037 v_19039)
  v_19041 <- eval (notBool_ v_19040)
  v_19042 <- eval (extract v_19009 58 59)
  v_19043 <- eval (eq v_19042 (bv_nat 1 1))
  v_19044 <- eval (eq v_19041 v_19043)
  v_19045 <- eval (notBool_ v_19044)
  v_19046 <- eval (extract v_19009 57 58)
  v_19047 <- eval (eq v_19046 (bv_nat 1 1))
  v_19048 <- eval (eq v_19045 v_19047)
  v_19049 <- eval (notBool_ v_19048)
  v_19050 <- eval (notBool_ v_19049)
  v_19051 <- eval (mux v_19050 (bv_nat 1 1) (bv_nat 1 0))
  v_19052 <- eval (eq v_19013 v_19016)
  v_19053 <- eval (notBool_ v_19052)
  v_19054 <- eval (mux v_19053 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_19054
  setRegister pf v_19051
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_19019
  setRegister sf v_19017
  setRegister cf v_19014
==========================================
salq_X86-SYNTAX (v_2470 : Mem)
  v_19061 <- evaluateAddress (v_2470 : Mem)
  v_19062 <- load v_19061 8
  v_19063 <- eval (concat (bv_nat 1 0) v_19062)
  v_19064 <- eval (shl v_19063 1)
  v_19065 <- eval (bitwidthMInt v_19063)
  v_19066 <- eval (extract v_19064 0 v_19065)
  v_19067 <- eval (extract v_19066 1 65)
  store v_19061 v_19067 8
  v_19069 <- eval (extract v_19066 0 1)
  v_19070 <- eval (extract v_19066 1 2)
  v_19071 <- eval (eq v_19067 (bv_nat 64 0))
  v_19072 <- eval (mux v_19071 (bv_nat 1 1) (bv_nat 1 0))
  v_19073 <- eval (extract v_19066 64 65)
  v_19074 <- eval (eq v_19073 (bv_nat 1 1))
  v_19075 <- eval (extract v_19066 63 64)
  v_19076 <- eval (eq v_19075 (bv_nat 1 1))
  v_19077 <- eval (eq v_19074 v_19076)
  v_19078 <- eval (notBool_ v_19077)
  v_19079 <- eval (extract v_19066 62 63)
  v_19080 <- eval (eq v_19079 (bv_nat 1 1))
  v_19081 <- eval (eq v_19078 v_19080)
  v_19082 <- eval (notBool_ v_19081)
  v_19083 <- eval (extract v_19066 61 62)
  v_19084 <- eval (eq v_19083 (bv_nat 1 1))
  v_19085 <- eval (eq v_19082 v_19084)
  v_19086 <- eval (notBool_ v_19085)
  v_19087 <- eval (extract v_19066 60 61)
  v_19088 <- eval (eq v_19087 (bv_nat 1 1))
  v_19089 <- eval (eq v_19086 v_19088)
  v_19090 <- eval (notBool_ v_19089)
  v_19091 <- eval (extract v_19066 59 60)
  v_19092 <- eval (eq v_19091 (bv_nat 1 1))
  v_19093 <- eval (eq v_19090 v_19092)
  v_19094 <- eval (notBool_ v_19093)
  v_19095 <- eval (extract v_19066 58 59)
  v_19096 <- eval (eq v_19095 (bv_nat 1 1))
  v_19097 <- eval (eq v_19094 v_19096)
  v_19098 <- eval (notBool_ v_19097)
  v_19099 <- eval (extract v_19066 57 58)
  v_19100 <- eval (eq v_19099 (bv_nat 1 1))
  v_19101 <- eval (eq v_19098 v_19100)
  v_19102 <- eval (notBool_ v_19101)
  v_19103 <- eval (notBool_ v_19102)
  v_19104 <- eval (mux v_19103 (bv_nat 1 1) (bv_nat 1 0))
  v_19105 <- eval (eq v_19069 (bv_nat 1 1))
  v_19106 <- eval (eq v_19070 (bv_nat 1 1))
  v_19107 <- eval (eq v_19105 v_19106)
  v_19108 <- eval (notBool_ v_19107)
  v_19109 <- eval (mux v_19108 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_19109
  setRegister pf v_19104
  setRegister af undef
  setRegister zf v_19072
  setRegister sf v_19070
  setRegister cf v_19069
==========================================
salw_X86-SYNTAX (v_2499 : Mem)
  v_19116 <- evaluateAddress (v_2499 : Mem)
  v_19117 <- load v_19116 2
  v_19118 <- eval (concat (bv_nat 1 0) v_19117)
  v_19119 <- eval (shl v_19118 1)
  v_19120 <- eval (bitwidthMInt v_19118)
  v_19121 <- eval (extract v_19119 0 v_19120)
  v_19122 <- eval (extract v_19121 1 17)
  store v_19116 v_19122 2
  v_19124 <- eval (extract v_19121 0 1)
  v_19125 <- eval (eq v_19124 (bv_nat 1 1))
  v_19126 <- eval (mux v_19125 (bv_nat 1 1) (bv_nat 1 0))
  v_19127 <- eval (extract v_19121 1 2)
  v_19128 <- eval (eq v_19127 (bv_nat 1 1))
  v_19129 <- eval (mux v_19128 (bv_nat 1 1) (bv_nat 1 0))
  v_19130 <- eval (eq v_19122 (bv_nat 16 0))
  v_19131 <- eval (mux v_19130 (bv_nat 1 1) (bv_nat 1 0))
  v_19132 <- eval (extract v_19121 16 17)
  v_19133 <- eval (eq v_19132 (bv_nat 1 1))
  v_19134 <- eval (extract v_19121 15 16)
  v_19135 <- eval (eq v_19134 (bv_nat 1 1))
  v_19136 <- eval (eq v_19133 v_19135)
  v_19137 <- eval (notBool_ v_19136)
  v_19138 <- eval (extract v_19121 14 15)
  v_19139 <- eval (eq v_19138 (bv_nat 1 1))
  v_19140 <- eval (eq v_19137 v_19139)
  v_19141 <- eval (notBool_ v_19140)
  v_19142 <- eval (extract v_19121 13 14)
  v_19143 <- eval (eq v_19142 (bv_nat 1 1))
  v_19144 <- eval (eq v_19141 v_19143)
  v_19145 <- eval (notBool_ v_19144)
  v_19146 <- eval (extract v_19121 12 13)
  v_19147 <- eval (eq v_19146 (bv_nat 1 1))
  v_19148 <- eval (eq v_19145 v_19147)
  v_19149 <- eval (notBool_ v_19148)
  v_19150 <- eval (extract v_19121 11 12)
  v_19151 <- eval (eq v_19150 (bv_nat 1 1))
  v_19152 <- eval (eq v_19149 v_19151)
  v_19153 <- eval (notBool_ v_19152)
  v_19154 <- eval (extract v_19121 10 11)
  v_19155 <- eval (eq v_19154 (bv_nat 1 1))
  v_19156 <- eval (eq v_19153 v_19155)
  v_19157 <- eval (notBool_ v_19156)
  v_19158 <- eval (extract v_19121 9 10)
  v_19159 <- eval (eq v_19158 (bv_nat 1 1))
  v_19160 <- eval (eq v_19157 v_19159)
  v_19161 <- eval (notBool_ v_19160)
  v_19162 <- eval (notBool_ v_19161)
  v_19163 <- eval (mux v_19162 (bv_nat 1 1) (bv_nat 1 0))
  v_19164 <- eval (eq v_19125 v_19128)
  v_19165 <- eval (notBool_ v_19164)
  v_19166 <- eval (mux v_19165 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_19166
  setRegister pf v_19163
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_19131
  setRegister sf v_19129
  setRegister cf v_19126
==========================================
salw_X86-SYNTAX (v_2499 : Mem)
  v_19173 <- evaluateAddress (v_2499 : Mem)
  v_19174 <- load v_19173 2
  v_19175 <- eval (concat (bv_nat 1 0) v_19174)
  v_19176 <- eval (shl v_19175 1)
  v_19177 <- eval (bitwidthMInt v_19175)
  v_19178 <- eval (extract v_19176 0 v_19177)
  v_19179 <- eval (extract v_19178 1 17)
  store v_19173 v_19179 2
  v_19181 <- eval (extract v_19178 0 1)
  v_19182 <- eval (extract v_19178 1 2)
  v_19183 <- eval (eq v_19179 (bv_nat 16 0))
  v_19184 <- eval (mux v_19183 (bv_nat 1 1) (bv_nat 1 0))
  v_19185 <- eval (extract v_19178 16 17)
  v_19186 <- eval (eq v_19185 (bv_nat 1 1))
  v_19187 <- eval (extract v_19178 15 16)
  v_19188 <- eval (eq v_19187 (bv_nat 1 1))
  v_19189 <- eval (eq v_19186 v_19188)
  v_19190 <- eval (notBool_ v_19189)
  v_19191 <- eval (extract v_19178 14 15)
  v_19192 <- eval (eq v_19191 (bv_nat 1 1))
  v_19193 <- eval (eq v_19190 v_19192)
  v_19194 <- eval (notBool_ v_19193)
  v_19195 <- eval (extract v_19178 13 14)
  v_19196 <- eval (eq v_19195 (bv_nat 1 1))
  v_19197 <- eval (eq v_19194 v_19196)
  v_19198 <- eval (notBool_ v_19197)
  v_19199 <- eval (extract v_19178 12 13)
  v_19200 <- eval (eq v_19199 (bv_nat 1 1))
  v_19201 <- eval (eq v_19198 v_19200)
  v_19202 <- eval (notBool_ v_19201)
  v_19203 <- eval (extract v_19178 11 12)
  v_19204 <- eval (eq v_19203 (bv_nat 1 1))
  v_19205 <- eval (eq v_19202 v_19204)
  v_19206 <- eval (notBool_ v_19205)
  v_19207 <- eval (extract v_19178 10 11)
  v_19208 <- eval (eq v_19207 (bv_nat 1 1))
  v_19209 <- eval (eq v_19206 v_19208)
  v_19210 <- eval (notBool_ v_19209)
  v_19211 <- eval (extract v_19178 9 10)
  v_19212 <- eval (eq v_19211 (bv_nat 1 1))
  v_19213 <- eval (eq v_19210 v_19212)
  v_19214 <- eval (notBool_ v_19213)
  v_19215 <- eval (notBool_ v_19214)
  v_19216 <- eval (mux v_19215 (bv_nat 1 1) (bv_nat 1 0))
  v_19217 <- eval (eq v_19181 (bv_nat 1 1))
  v_19218 <- eval (eq v_19182 (bv_nat 1 1))
  v_19219 <- eval (eq v_19217 v_19218)
  v_19220 <- eval (notBool_ v_19219)
  v_19221 <- eval (mux v_19220 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_19221
  setRegister pf v_19216
  setRegister af undef
  setRegister zf v_19184
  setRegister sf v_19182
  setRegister cf v_19181
==========================================
sarb_X86-SYNTAX (v_2528 : Mem)
  v_19228 <- evaluateAddress (v_2528 : Mem)
  v_19229 <- load v_19228 1
  v_19230 <- eval (concat v_19229 (bv_nat 1 0))
  v_19231 <- eval (bitwidthMInt v_19230)
  v_19232 <- eval (svalueMInt v_19230)
  v_19233 <- eval (mi v_19231 v_19232)
  v_19234 <- eval (ashr v_19233 1)
  v_19235 <- eval (extract v_19234 0 8)
  store v_19228 v_19235 1
  v_19237 <- eval (extract v_19234 8 9)
  v_19238 <- eval (eq v_19237 (bv_nat 1 1))
  v_19239 <- eval (mux v_19238 (bv_nat 1 1) (bv_nat 1 0))
  v_19240 <- eval (extract v_19234 0 1)
  v_19241 <- eval (eq v_19240 (bv_nat 1 1))
  v_19242 <- eval (mux v_19241 (bv_nat 1 1) (bv_nat 1 0))
  v_19243 <- eval (eq v_19235 (bv_nat 8 0))
  v_19244 <- eval (mux v_19243 (bv_nat 1 1) (bv_nat 1 0))
  v_19245 <- eval (extract v_19234 7 8)
  v_19246 <- eval (eq v_19245 (bv_nat 1 1))
  v_19247 <- eval (extract v_19234 6 7)
  v_19248 <- eval (eq v_19247 (bv_nat 1 1))
  v_19249 <- eval (eq v_19246 v_19248)
  v_19250 <- eval (notBool_ v_19249)
  v_19251 <- eval (extract v_19234 5 6)
  v_19252 <- eval (eq v_19251 (bv_nat 1 1))
  v_19253 <- eval (eq v_19250 v_19252)
  v_19254 <- eval (notBool_ v_19253)
  v_19255 <- eval (extract v_19234 4 5)
  v_19256 <- eval (eq v_19255 (bv_nat 1 1))
  v_19257 <- eval (eq v_19254 v_19256)
  v_19258 <- eval (notBool_ v_19257)
  v_19259 <- eval (extract v_19234 3 4)
  v_19260 <- eval (eq v_19259 (bv_nat 1 1))
  v_19261 <- eval (eq v_19258 v_19260)
  v_19262 <- eval (notBool_ v_19261)
  v_19263 <- eval (extract v_19234 2 3)
  v_19264 <- eval (eq v_19263 (bv_nat 1 1))
  v_19265 <- eval (eq v_19262 v_19264)
  v_19266 <- eval (notBool_ v_19265)
  v_19267 <- eval (extract v_19234 1 2)
  v_19268 <- eval (eq v_19267 (bv_nat 1 1))
  v_19269 <- eval (eq v_19266 v_19268)
  v_19270 <- eval (notBool_ v_19269)
  v_19271 <- eval (eq v_19270 v_19241)
  v_19272 <- eval (notBool_ v_19271)
  v_19273 <- eval (notBool_ v_19272)
  v_19274 <- eval (mux v_19273 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_19274
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_19244
  setRegister sf v_19242
  setRegister cf v_19239
==========================================
sarb_X86-SYNTAX (v_2528 : Mem)
  v_19281 <- evaluateAddress (v_2528 : Mem)
  v_19282 <- load v_19281 1
  v_19283 <- eval (concat v_19282 (bv_nat 1 0))
  v_19284 <- eval (bitwidthMInt v_19283)
  v_19285 <- eval (svalueMInt v_19283)
  v_19286 <- eval (mi v_19284 v_19285)
  v_19287 <- eval (ashr v_19286 1)
  v_19288 <- eval (extract v_19287 0 8)
  store v_19281 v_19288 1
  v_19290 <- eval (extract v_19287 8 9)
  v_19291 <- eval (extract v_19287 0 1)
  v_19292 <- eval (eq v_19288 (bv_nat 8 0))
  v_19293 <- eval (mux v_19292 (bv_nat 1 1) (bv_nat 1 0))
  v_19294 <- eval (extract v_19287 7 8)
  v_19295 <- eval (eq v_19294 (bv_nat 1 1))
  v_19296 <- eval (extract v_19287 6 7)
  v_19297 <- eval (eq v_19296 (bv_nat 1 1))
  v_19298 <- eval (eq v_19295 v_19297)
  v_19299 <- eval (notBool_ v_19298)
  v_19300 <- eval (extract v_19287 5 6)
  v_19301 <- eval (eq v_19300 (bv_nat 1 1))
  v_19302 <- eval (eq v_19299 v_19301)
  v_19303 <- eval (notBool_ v_19302)
  v_19304 <- eval (extract v_19287 4 5)
  v_19305 <- eval (eq v_19304 (bv_nat 1 1))
  v_19306 <- eval (eq v_19303 v_19305)
  v_19307 <- eval (notBool_ v_19306)
  v_19308 <- eval (extract v_19287 3 4)
  v_19309 <- eval (eq v_19308 (bv_nat 1 1))
  v_19310 <- eval (eq v_19307 v_19309)
  v_19311 <- eval (notBool_ v_19310)
  v_19312 <- eval (extract v_19287 2 3)
  v_19313 <- eval (eq v_19312 (bv_nat 1 1))
  v_19314 <- eval (eq v_19311 v_19313)
  v_19315 <- eval (notBool_ v_19314)
  v_19316 <- eval (extract v_19287 1 2)
  v_19317 <- eval (eq v_19316 (bv_nat 1 1))
  v_19318 <- eval (eq v_19315 v_19317)
  v_19319 <- eval (notBool_ v_19318)
  v_19320 <- eval (eq v_19291 (bv_nat 1 1))
  v_19321 <- eval (eq v_19319 v_19320)
  v_19322 <- eval (notBool_ v_19321)
  v_19323 <- eval (notBool_ v_19322)
  v_19324 <- eval (mux v_19323 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_19324
  setRegister af undef
  setRegister zf v_19293
  setRegister sf v_19291
  setRegister cf v_19290
==========================================
sarl_X86-SYNTAX (v_2573 : Mem)
  v_19331 <- evaluateAddress (v_2573 : Mem)
  v_19332 <- load v_19331 4
  v_19333 <- eval (concat v_19332 (bv_nat 1 0))
  v_19334 <- eval (bitwidthMInt v_19333)
  v_19335 <- eval (svalueMInt v_19333)
  v_19336 <- eval (mi v_19334 v_19335)
  v_19337 <- eval (ashr v_19336 1)
  v_19338 <- eval (extract v_19337 0 32)
  store v_19331 v_19338 4
  v_19340 <- eval (extract v_19337 32 33)
  v_19341 <- eval (eq v_19340 (bv_nat 1 1))
  v_19342 <- eval (mux v_19341 (bv_nat 1 1) (bv_nat 1 0))
  v_19343 <- eval (extract v_19337 0 1)
  v_19344 <- eval (eq v_19343 (bv_nat 1 1))
  v_19345 <- eval (mux v_19344 (bv_nat 1 1) (bv_nat 1 0))
  v_19346 <- eval (eq v_19338 (bv_nat 32 0))
  v_19347 <- eval (mux v_19346 (bv_nat 1 1) (bv_nat 1 0))
  v_19348 <- eval (extract v_19337 31 32)
  v_19349 <- eval (eq v_19348 (bv_nat 1 1))
  v_19350 <- eval (extract v_19337 30 31)
  v_19351 <- eval (eq v_19350 (bv_nat 1 1))
  v_19352 <- eval (eq v_19349 v_19351)
  v_19353 <- eval (notBool_ v_19352)
  v_19354 <- eval (extract v_19337 29 30)
  v_19355 <- eval (eq v_19354 (bv_nat 1 1))
  v_19356 <- eval (eq v_19353 v_19355)
  v_19357 <- eval (notBool_ v_19356)
  v_19358 <- eval (extract v_19337 28 29)
  v_19359 <- eval (eq v_19358 (bv_nat 1 1))
  v_19360 <- eval (eq v_19357 v_19359)
  v_19361 <- eval (notBool_ v_19360)
  v_19362 <- eval (extract v_19337 27 28)
  v_19363 <- eval (eq v_19362 (bv_nat 1 1))
  v_19364 <- eval (eq v_19361 v_19363)
  v_19365 <- eval (notBool_ v_19364)
  v_19366 <- eval (extract v_19337 26 27)
  v_19367 <- eval (eq v_19366 (bv_nat 1 1))
  v_19368 <- eval (eq v_19365 v_19367)
  v_19369 <- eval (notBool_ v_19368)
  v_19370 <- eval (extract v_19337 25 26)
  v_19371 <- eval (eq v_19370 (bv_nat 1 1))
  v_19372 <- eval (eq v_19369 v_19371)
  v_19373 <- eval (notBool_ v_19372)
  v_19374 <- eval (extract v_19337 24 25)
  v_19375 <- eval (eq v_19374 (bv_nat 1 1))
  v_19376 <- eval (eq v_19373 v_19375)
  v_19377 <- eval (notBool_ v_19376)
  v_19378 <- eval (notBool_ v_19377)
  v_19379 <- eval (mux v_19378 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_19379
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_19347
  setRegister sf v_19345
  setRegister cf v_19342
==========================================
sarl_X86-SYNTAX (v_2573 : Mem)
  v_19386 <- evaluateAddress (v_2573 : Mem)
  v_19387 <- load v_19386 4
  v_19388 <- eval (concat v_19387 (bv_nat 1 0))
  v_19389 <- eval (bitwidthMInt v_19388)
  v_19390 <- eval (svalueMInt v_19388)
  v_19391 <- eval (mi v_19389 v_19390)
  v_19392 <- eval (ashr v_19391 1)
  v_19393 <- eval (extract v_19392 0 32)
  store v_19386 v_19393 4
  v_19395 <- eval (extract v_19392 32 33)
  v_19396 <- eval (extract v_19392 0 1)
  v_19397 <- eval (eq v_19393 (bv_nat 32 0))
  v_19398 <- eval (mux v_19397 (bv_nat 1 1) (bv_nat 1 0))
  v_19399 <- eval (extract v_19392 31 32)
  v_19400 <- eval (eq v_19399 (bv_nat 1 1))
  v_19401 <- eval (extract v_19392 30 31)
  v_19402 <- eval (eq v_19401 (bv_nat 1 1))
  v_19403 <- eval (eq v_19400 v_19402)
  v_19404 <- eval (notBool_ v_19403)
  v_19405 <- eval (extract v_19392 29 30)
  v_19406 <- eval (eq v_19405 (bv_nat 1 1))
  v_19407 <- eval (eq v_19404 v_19406)
  v_19408 <- eval (notBool_ v_19407)
  v_19409 <- eval (extract v_19392 28 29)
  v_19410 <- eval (eq v_19409 (bv_nat 1 1))
  v_19411 <- eval (eq v_19408 v_19410)
  v_19412 <- eval (notBool_ v_19411)
  v_19413 <- eval (extract v_19392 27 28)
  v_19414 <- eval (eq v_19413 (bv_nat 1 1))
  v_19415 <- eval (eq v_19412 v_19414)
  v_19416 <- eval (notBool_ v_19415)
  v_19417 <- eval (extract v_19392 26 27)
  v_19418 <- eval (eq v_19417 (bv_nat 1 1))
  v_19419 <- eval (eq v_19416 v_19418)
  v_19420 <- eval (notBool_ v_19419)
  v_19421 <- eval (extract v_19392 25 26)
  v_19422 <- eval (eq v_19421 (bv_nat 1 1))
  v_19423 <- eval (eq v_19420 v_19422)
  v_19424 <- eval (notBool_ v_19423)
  v_19425 <- eval (extract v_19392 24 25)
  v_19426 <- eval (eq v_19425 (bv_nat 1 1))
  v_19427 <- eval (eq v_19424 v_19426)
  v_19428 <- eval (notBool_ v_19427)
  v_19429 <- eval (notBool_ v_19428)
  v_19430 <- eval (mux v_19429 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_19430
  setRegister af undef
  setRegister zf v_19398
  setRegister sf v_19396
  setRegister cf v_19395
==========================================
sarq_X86-SYNTAX (v_2602 : Mem)
  v_19437 <- evaluateAddress (v_2602 : Mem)
  v_19438 <- load v_19437 8
  v_19439 <- eval (concat v_19438 (bv_nat 1 0))
  v_19440 <- eval (bitwidthMInt v_19439)
  v_19441 <- eval (svalueMInt v_19439)
  v_19442 <- eval (mi v_19440 v_19441)
  v_19443 <- eval (ashr v_19442 1)
  v_19444 <- eval (extract v_19443 0 64)
  store v_19437 v_19444 8
  v_19446 <- eval (extract v_19443 64 65)
  v_19447 <- eval (eq v_19446 (bv_nat 1 1))
  v_19448 <- eval (mux v_19447 (bv_nat 1 1) (bv_nat 1 0))
  v_19449 <- eval (extract v_19443 0 1)
  v_19450 <- eval (eq v_19449 (bv_nat 1 1))
  v_19451 <- eval (mux v_19450 (bv_nat 1 1) (bv_nat 1 0))
  v_19452 <- eval (eq v_19444 (bv_nat 64 0))
  v_19453 <- eval (mux v_19452 (bv_nat 1 1) (bv_nat 1 0))
  v_19454 <- eval (extract v_19443 63 64)
  v_19455 <- eval (eq v_19454 (bv_nat 1 1))
  v_19456 <- eval (extract v_19443 62 63)
  v_19457 <- eval (eq v_19456 (bv_nat 1 1))
  v_19458 <- eval (eq v_19455 v_19457)
  v_19459 <- eval (notBool_ v_19458)
  v_19460 <- eval (extract v_19443 61 62)
  v_19461 <- eval (eq v_19460 (bv_nat 1 1))
  v_19462 <- eval (eq v_19459 v_19461)
  v_19463 <- eval (notBool_ v_19462)
  v_19464 <- eval (extract v_19443 60 61)
  v_19465 <- eval (eq v_19464 (bv_nat 1 1))
  v_19466 <- eval (eq v_19463 v_19465)
  v_19467 <- eval (notBool_ v_19466)
  v_19468 <- eval (extract v_19443 59 60)
  v_19469 <- eval (eq v_19468 (bv_nat 1 1))
  v_19470 <- eval (eq v_19467 v_19469)
  v_19471 <- eval (notBool_ v_19470)
  v_19472 <- eval (extract v_19443 58 59)
  v_19473 <- eval (eq v_19472 (bv_nat 1 1))
  v_19474 <- eval (eq v_19471 v_19473)
  v_19475 <- eval (notBool_ v_19474)
  v_19476 <- eval (extract v_19443 57 58)
  v_19477 <- eval (eq v_19476 (bv_nat 1 1))
  v_19478 <- eval (eq v_19475 v_19477)
  v_19479 <- eval (notBool_ v_19478)
  v_19480 <- eval (extract v_19443 56 57)
  v_19481 <- eval (eq v_19480 (bv_nat 1 1))
  v_19482 <- eval (eq v_19479 v_19481)
  v_19483 <- eval (notBool_ v_19482)
  v_19484 <- eval (notBool_ v_19483)
  v_19485 <- eval (mux v_19484 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_19485
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_19453
  setRegister sf v_19451
  setRegister cf v_19448
==========================================
sarq_X86-SYNTAX (v_2602 : Mem)
  v_19492 <- evaluateAddress (v_2602 : Mem)
  v_19493 <- load v_19492 8
  v_19494 <- eval (concat v_19493 (bv_nat 1 0))
  v_19495 <- eval (bitwidthMInt v_19494)
  v_19496 <- eval (svalueMInt v_19494)
  v_19497 <- eval (mi v_19495 v_19496)
  v_19498 <- eval (ashr v_19497 1)
  v_19499 <- eval (extract v_19498 0 64)
  store v_19492 v_19499 8
  v_19501 <- eval (extract v_19498 64 65)
  v_19502 <- eval (extract v_19498 0 1)
  v_19503 <- eval (eq v_19499 (bv_nat 64 0))
  v_19504 <- eval (mux v_19503 (bv_nat 1 1) (bv_nat 1 0))
  v_19505 <- eval (extract v_19498 63 64)
  v_19506 <- eval (eq v_19505 (bv_nat 1 1))
  v_19507 <- eval (extract v_19498 62 63)
  v_19508 <- eval (eq v_19507 (bv_nat 1 1))
  v_19509 <- eval (eq v_19506 v_19508)
  v_19510 <- eval (notBool_ v_19509)
  v_19511 <- eval (extract v_19498 61 62)
  v_19512 <- eval (eq v_19511 (bv_nat 1 1))
  v_19513 <- eval (eq v_19510 v_19512)
  v_19514 <- eval (notBool_ v_19513)
  v_19515 <- eval (extract v_19498 60 61)
  v_19516 <- eval (eq v_19515 (bv_nat 1 1))
  v_19517 <- eval (eq v_19514 v_19516)
  v_19518 <- eval (notBool_ v_19517)
  v_19519 <- eval (extract v_19498 59 60)
  v_19520 <- eval (eq v_19519 (bv_nat 1 1))
  v_19521 <- eval (eq v_19518 v_19520)
  v_19522 <- eval (notBool_ v_19521)
  v_19523 <- eval (extract v_19498 58 59)
  v_19524 <- eval (eq v_19523 (bv_nat 1 1))
  v_19525 <- eval (eq v_19522 v_19524)
  v_19526 <- eval (notBool_ v_19525)
  v_19527 <- eval (extract v_19498 57 58)
  v_19528 <- eval (eq v_19527 (bv_nat 1 1))
  v_19529 <- eval (eq v_19526 v_19528)
  v_19530 <- eval (notBool_ v_19529)
  v_19531 <- eval (extract v_19498 56 57)
  v_19532 <- eval (eq v_19531 (bv_nat 1 1))
  v_19533 <- eval (eq v_19530 v_19532)
  v_19534 <- eval (notBool_ v_19533)
  v_19535 <- eval (notBool_ v_19534)
  v_19536 <- eval (mux v_19535 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_19536
  setRegister af undef
  setRegister zf v_19504
  setRegister sf v_19502
  setRegister cf v_19501
==========================================
sarw_X86-SYNTAX (v_2631 : Mem)
  v_19543 <- evaluateAddress (v_2631 : Mem)
  v_19544 <- load v_19543 2
  v_19545 <- eval (concat v_19544 (bv_nat 1 0))
  v_19546 <- eval (bitwidthMInt v_19545)
  v_19547 <- eval (svalueMInt v_19545)
  v_19548 <- eval (mi v_19546 v_19547)
  v_19549 <- eval (ashr v_19548 1)
  v_19550 <- eval (extract v_19549 0 16)
  store v_19543 v_19550 2
  v_19552 <- eval (extract v_19549 16 17)
  v_19553 <- eval (eq v_19552 (bv_nat 1 1))
  v_19554 <- eval (mux v_19553 (bv_nat 1 1) (bv_nat 1 0))
  v_19555 <- eval (extract v_19549 0 1)
  v_19556 <- eval (eq v_19555 (bv_nat 1 1))
  v_19557 <- eval (mux v_19556 (bv_nat 1 1) (bv_nat 1 0))
  v_19558 <- eval (eq v_19550 (bv_nat 16 0))
  v_19559 <- eval (mux v_19558 (bv_nat 1 1) (bv_nat 1 0))
  v_19560 <- eval (extract v_19549 15 16)
  v_19561 <- eval (eq v_19560 (bv_nat 1 1))
  v_19562 <- eval (extract v_19549 14 15)
  v_19563 <- eval (eq v_19562 (bv_nat 1 1))
  v_19564 <- eval (eq v_19561 v_19563)
  v_19565 <- eval (notBool_ v_19564)
  v_19566 <- eval (extract v_19549 13 14)
  v_19567 <- eval (eq v_19566 (bv_nat 1 1))
  v_19568 <- eval (eq v_19565 v_19567)
  v_19569 <- eval (notBool_ v_19568)
  v_19570 <- eval (extract v_19549 12 13)
  v_19571 <- eval (eq v_19570 (bv_nat 1 1))
  v_19572 <- eval (eq v_19569 v_19571)
  v_19573 <- eval (notBool_ v_19572)
  v_19574 <- eval (extract v_19549 11 12)
  v_19575 <- eval (eq v_19574 (bv_nat 1 1))
  v_19576 <- eval (eq v_19573 v_19575)
  v_19577 <- eval (notBool_ v_19576)
  v_19578 <- eval (extract v_19549 10 11)
  v_19579 <- eval (eq v_19578 (bv_nat 1 1))
  v_19580 <- eval (eq v_19577 v_19579)
  v_19581 <- eval (notBool_ v_19580)
  v_19582 <- eval (extract v_19549 9 10)
  v_19583 <- eval (eq v_19582 (bv_nat 1 1))
  v_19584 <- eval (eq v_19581 v_19583)
  v_19585 <- eval (notBool_ v_19584)
  v_19586 <- eval (extract v_19549 8 9)
  v_19587 <- eval (eq v_19586 (bv_nat 1 1))
  v_19588 <- eval (eq v_19585 v_19587)
  v_19589 <- eval (notBool_ v_19588)
  v_19590 <- eval (notBool_ v_19589)
  v_19591 <- eval (mux v_19590 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_19591
  setRegister af (mux undef (bv_nat 1 1) (bv_nat 1 0))
  setRegister zf v_19559
  setRegister sf v_19557
  setRegister cf v_19554
==========================================
sarw_X86-SYNTAX (v_2631 : Mem)
  v_19598 <- evaluateAddress (v_2631 : Mem)
  v_19599 <- load v_19598 2
  v_19600 <- eval (concat v_19599 (bv_nat 1 0))
  v_19601 <- eval (bitwidthMInt v_19600)
  v_19602 <- eval (svalueMInt v_19600)
  v_19603 <- eval (mi v_19601 v_19602)
  v_19604 <- eval (ashr v_19603 1)
  v_19605 <- eval (extract v_19604 0 16)
  store v_19598 v_19605 2
  v_19607 <- eval (extract v_19604 16 17)
  v_19608 <- eval (extract v_19604 0 1)
  v_19609 <- eval (eq v_19605 (bv_nat 16 0))
  v_19610 <- eval (mux v_19609 (bv_nat 1 1) (bv_nat 1 0))
  v_19611 <- eval (extract v_19604 15 16)
  v_19612 <- eval (eq v_19611 (bv_nat 1 1))
  v_19613 <- eval (extract v_19604 14 15)
  v_19614 <- eval (eq v_19613 (bv_nat 1 1))
  v_19615 <- eval (eq v_19612 v_19614)
  v_19616 <- eval (notBool_ v_19615)
  v_19617 <- eval (extract v_19604 13 14)
  v_19618 <- eval (eq v_19617 (bv_nat 1 1))
  v_19619 <- eval (eq v_19616 v_19618)
  v_19620 <- eval (notBool_ v_19619)
  v_19621 <- eval (extract v_19604 12 13)
  v_19622 <- eval (eq v_19621 (bv_nat 1 1))
  v_19623 <- eval (eq v_19620 v_19622)
  v_19624 <- eval (notBool_ v_19623)
  v_19625 <- eval (extract v_19604 11 12)
  v_19626 <- eval (eq v_19625 (bv_nat 1 1))
  v_19627 <- eval (eq v_19624 v_19626)
  v_19628 <- eval (notBool_ v_19627)
  v_19629 <- eval (extract v_19604 10 11)
  v_19630 <- eval (eq v_19629 (bv_nat 1 1))
  v_19631 <- eval (eq v_19628 v_19630)
  v_19632 <- eval (notBool_ v_19631)
  v_19633 <- eval (extract v_19604 9 10)
  v_19634 <- eval (eq v_19633 (bv_nat 1 1))
  v_19635 <- eval (eq v_19632 v_19634)
  v_19636 <- eval (notBool_ v_19635)
  v_19637 <- eval (extract v_19604 8 9)
  v_19638 <- eval (eq v_19637 (bv_nat 1 1))
  v_19639 <- eval (eq v_19636 v_19638)
  v_19640 <- eval (notBool_ v_19639)
  v_19641 <- eval (notBool_ v_19640)
  v_19642 <- eval (mux v_19641 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_19642
  setRegister af undef
  setRegister zf v_19610
  setRegister sf v_19608
  setRegister cf v_19607
==========================================

SPEC PROVED: /Users/andrei/work/galois/vadd/reopt-vcg/lean4/deps/x86_semantics/k-semantics/instruction-template-spec.k Location(5,5,7,50)
==================================
Execution paths: 279
Longest path: 10 steps
Stats for each phase, time, used memory, implicit main GC time percentage:
Total                 :  305.786 s,	  956 MB, gc:  0.000 %
  Parsing             :  299.568 s,	 1047 MB, gc:  0.000 %
  Init                :    0.113 s,	 1066 MB, gc:  0.000 %
  Execution           :    6.105 s,	  956 MB, gc:  0.000 %

Init+Execution time:       6.218 s

  Time and top-level event counts:
  resolveFunctionAndAnywhere time  :    1.938 s,      #     163802
    evaluateFunction time            :    1.790 s,      #      24854
      builtin evaluation               :           ,      #       1978
      function rule                    :           ,      #       2627
      sort predicate                   :           ,      #         99
      no rule applicable               :           ,      #      17967
      no function rules                :           ,      #       2183
    applyAnywhereRules time          :    0.005 s,      #       8250
      no anywhere rules                :           ,      #       8250
    remaining time & # cached        :    0.143 s,      #     130698
  impliesSMT time                  :    0.009 s,      #       2401

  Recursive event counts:
  resolveFunctionAndAnywhere time  :           ,      #     455236
    evaluateFunction time            :           ,      #      14410
      builtin evaluation               :           ,      #       3383
      function rule                    :           ,      #       4603
      sort predicate                   :           ,      #         27
      no rule applicable               :           ,      #       4929
      no function rules                :           ,      #       1468
    applyAnywhereRules time          :           ,      #       2462
      no anywhere rules                :           ,      #       2462
    # cached                         :           ,      #     438364

Max memory : 4096 MB
==================================

