# Verilog Practice 2023

## ✅ [Lab_1 Kuznechik Cipher](https://github.com/IlyaChichkov/Verilog_Labs_2023/tree/master/Lab_1%20-%20Kuznechik%20cipher)

<div style="display: flex; justify-content: center;">
    <img src="readme/lab1.png" width="620px"></img>
</div>
<div style="display: flex; justify-content: center; font-style: italic;">Cipher class</div>

## ✅ [Lab_2 APB Bus](https://github.com/IlyaChichkov/Verilog_Labs_2023/tree/master/Lab_2%20-%20APB)

<div style="display: flex; justify-content: center;">
    <img src="readme/lab2.png" width="620px"></img>
</div>
<div style="display: flex; justify-content: center; font-style: italic;">APB bus with testbench</div>

## ✅ [Lab_3 GCC & GDB](https://github.com/IlyaChichkov/Verilog_Labs_2023/tree/master/Lab_3%20-%20GCC%20&%20GDB)

<div style="display: flex; justify-content: center;">
    <img src="readme/lab3.png" width="620px"></img>
</div>
<div style="display: flex; justify-content: center; font-style: italic;">Universal Makefile</div>

## ✅ [Lab_4 Pulpino project](https://github.com/IlyaChichkov/Verilog_Labs_2023/tree/master/Lab_4%20-%20Pulpino%20project)

<div style="display: flex; justify-content: center;">
    <img src="readme/lab4.png" width="620px"></img>
</div>
<div style="display: flex; justify-content: center; font-style: italic;">Pulpino RTL and program diagrams</div>

## ⚠️ [Final Project](https://github.com/IlyaChichkov/Verilog_Labs_2023/tree/master/Final-Project)

`Not completed yet`