--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf
-ucf mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 62293 paths analyzed, 4124 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.610ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9 (SLICE_X90Y53.A4), 288 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_5 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.846ns (Levels of Logic = 5)
  Clock Path Skew:      -0.261ns (3.861 - 4.122)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_5 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y62.BQ      Tcko                  0.259   vga_v_count<7>
                                                       VGA/v_count_5
    SLICE_X67Y60.B3      net (fanout=9)        0.593   vga_v_count<5>
    SLICE_X67Y60.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y60.C4      net (fanout=32)       0.582   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y60.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X97Y52.A1      net (fanout=126)      1.473   debug_addr<4>
    SLICE_X97Y52.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/N96
                                                       MIPS/MIPS_CORE/DATAPATH/mux3146
    SLICE_X90Y53.B2      net (fanout=1)        0.544   MIPS/MIPS_CORE/DATAPATH/mux3145
    SLICE_X90Y53.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<10>
                                                       MIPS/MIPS_CORE/DATAPATH/mux3147
    SLICE_X90Y53.A4      net (fanout=1)        0.244   MIPS/MIPS_CORE/DATAPATH/mux3146
    SLICE_X90Y53.CLK     Tas                  -0.021   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<10>
                                                       MIPS/MIPS_CORE/DATAPATH/mux3149
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (0.410ns logic, 3.436ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.837ns (Levels of Logic = 5)
  Clock Path Skew:      -0.261ns (3.861 - 4.122)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y61.BQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_1
    SLICE_X67Y60.B4      net (fanout=10)       0.584   vga_v_count<1>
    SLICE_X67Y60.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y60.C4      net (fanout=32)       0.582   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y60.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X97Y52.A1      net (fanout=126)      1.473   debug_addr<4>
    SLICE_X97Y52.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/N96
                                                       MIPS/MIPS_CORE/DATAPATH/mux3146
    SLICE_X90Y53.B2      net (fanout=1)        0.544   MIPS/MIPS_CORE/DATAPATH/mux3145
    SLICE_X90Y53.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<10>
                                                       MIPS/MIPS_CORE/DATAPATH/mux3147
    SLICE_X90Y53.A4      net (fanout=1)        0.244   MIPS/MIPS_CORE/DATAPATH/mux3146
    SLICE_X90Y53.CLK     Tas                  -0.021   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<10>
                                                       MIPS/MIPS_CORE/DATAPATH/mux3149
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9
    -------------------------------------------------  ---------------------------
    Total                                      3.837ns (0.410ns logic, 3.427ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.829ns (Levels of Logic = 5)
  Clock Path Skew:      -0.261ns (3.861 - 4.122)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y61.AQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_0
    SLICE_X67Y60.B2      net (fanout=11)       0.576   vga_v_count<0>
    SLICE_X67Y60.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y60.C4      net (fanout=32)       0.582   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y60.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X97Y52.A1      net (fanout=126)      1.473   debug_addr<4>
    SLICE_X97Y52.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/N96
                                                       MIPS/MIPS_CORE/DATAPATH/mux3146
    SLICE_X90Y53.B2      net (fanout=1)        0.544   MIPS/MIPS_CORE/DATAPATH/mux3145
    SLICE_X90Y53.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<10>
                                                       MIPS/MIPS_CORE/DATAPATH/mux3147
    SLICE_X90Y53.A4      net (fanout=1)        0.244   MIPS/MIPS_CORE/DATAPATH/mux3146
    SLICE_X90Y53.CLK     Tas                  -0.021   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<10>
                                                       MIPS/MIPS_CORE/DATAPATH/mux3149
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9
    -------------------------------------------------  ---------------------------
    Total                                      3.829ns (0.410ns logic, 3.419ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (SLICE_X93Y51.A4), 264 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_5 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.707ns (Levels of Logic = 6)
  Clock Path Skew:      -0.259ns (3.863 - 4.122)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_5 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y62.BQ      Tcko                  0.259   vga_v_count<7>
                                                       VGA/v_count_5
    SLICE_X67Y60.B3      net (fanout=9)        0.593   vga_v_count<5>
    SLICE_X67Y60.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y60.C4      net (fanout=32)       0.582   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y60.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X96Y51.A1      net (fanout=126)      1.216   debug_addr<4>
    SLICE_X96Y51.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2944
    SLICE_X96Y51.B5      net (fanout=1)        0.159   MIPS/MIPS_CORE/DATAPATH/mux2943
    SLICE_X96Y51.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2945
    SLICE_X93Y51.B2      net (fanout=1)        0.442   MIPS/MIPS_CORE/DATAPATH/mux2944
    SLICE_X93Y51.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<8>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2947
    SLICE_X93Y51.A4      net (fanout=1)        0.232   MIPS/MIPS_CORE/DATAPATH/mux2946
    SLICE_X93Y51.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<8>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2949
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    -------------------------------------------------  ---------------------------
    Total                                      3.707ns (0.483ns logic, 3.224ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.698ns (Levels of Logic = 6)
  Clock Path Skew:      -0.259ns (3.863 - 4.122)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y61.BQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_1
    SLICE_X67Y60.B4      net (fanout=10)       0.584   vga_v_count<1>
    SLICE_X67Y60.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y60.C4      net (fanout=32)       0.582   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y60.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X96Y51.A1      net (fanout=126)      1.216   debug_addr<4>
    SLICE_X96Y51.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2944
    SLICE_X96Y51.B5      net (fanout=1)        0.159   MIPS/MIPS_CORE/DATAPATH/mux2943
    SLICE_X96Y51.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2945
    SLICE_X93Y51.B2      net (fanout=1)        0.442   MIPS/MIPS_CORE/DATAPATH/mux2944
    SLICE_X93Y51.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<8>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2947
    SLICE_X93Y51.A4      net (fanout=1)        0.232   MIPS/MIPS_CORE/DATAPATH/mux2946
    SLICE_X93Y51.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<8>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2949
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    -------------------------------------------------  ---------------------------
    Total                                      3.698ns (0.483ns logic, 3.215ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.690ns (Levels of Logic = 6)
  Clock Path Skew:      -0.259ns (3.863 - 4.122)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y61.AQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_0
    SLICE_X67Y60.B2      net (fanout=11)       0.576   vga_v_count<0>
    SLICE_X67Y60.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y60.C4      net (fanout=32)       0.582   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y60.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X96Y51.A1      net (fanout=126)      1.216   debug_addr<4>
    SLICE_X96Y51.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2944
    SLICE_X96Y51.B5      net (fanout=1)        0.159   MIPS/MIPS_CORE/DATAPATH/mux2943
    SLICE_X96Y51.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2945
    SLICE_X93Y51.B2      net (fanout=1)        0.442   MIPS/MIPS_CORE/DATAPATH/mux2944
    SLICE_X93Y51.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<8>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2947
    SLICE_X93Y51.A4      net (fanout=1)        0.232   MIPS/MIPS_CORE/DATAPATH/mux2946
    SLICE_X93Y51.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<8>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2949
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.483ns logic, 3.207ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10 (SLICE_X90Y53.C6), 300 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_5 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 6)
  Clock Path Skew:      -0.261ns (3.861 - 4.122)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_5 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y62.BQ      Tcko                  0.259   vga_v_count<7>
                                                       VGA/v_count_5
    SLICE_X67Y60.B3      net (fanout=9)        0.593   vga_v_count<5>
    SLICE_X67Y60.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y60.C4      net (fanout=32)       0.582   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y60.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X95Y51.C6      net (fanout=126)      1.207   debug_addr<4>
    SLICE_X95Y51.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<9>
                                                       MIPS/MIPS_CORE/DATAPATH/mux1414
    SLICE_X95Y51.D4      net (fanout=1)        0.236   MIPS/MIPS_CORE/DATAPATH/mux1413
    SLICE_X95Y51.D       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<9>
                                                       MIPS/MIPS_CORE/DATAPATH/mux1415
    SLICE_X90Y53.D5      net (fanout=1)        0.434   MIPS/MIPS_CORE/DATAPATH/mux1414
    SLICE_X90Y53.D       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<10>
                                                       MIPS/MIPS_CORE/DATAPATH/mux1417
    SLICE_X90Y53.C6      net (fanout=1)        0.194   MIPS/MIPS_CORE/DATAPATH/mux1416
    SLICE_X90Y53.CLK     Tas                  -0.023   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<10>
                                                       MIPS/MIPS_CORE/DATAPATH/mux1419
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (0.451ns logic, 3.246ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.688ns (Levels of Logic = 6)
  Clock Path Skew:      -0.261ns (3.861 - 4.122)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y61.BQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_1
    SLICE_X67Y60.B4      net (fanout=10)       0.584   vga_v_count<1>
    SLICE_X67Y60.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y60.C4      net (fanout=32)       0.582   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y60.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X95Y51.C6      net (fanout=126)      1.207   debug_addr<4>
    SLICE_X95Y51.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<9>
                                                       MIPS/MIPS_CORE/DATAPATH/mux1414
    SLICE_X95Y51.D4      net (fanout=1)        0.236   MIPS/MIPS_CORE/DATAPATH/mux1413
    SLICE_X95Y51.D       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<9>
                                                       MIPS/MIPS_CORE/DATAPATH/mux1415
    SLICE_X90Y53.D5      net (fanout=1)        0.434   MIPS/MIPS_CORE/DATAPATH/mux1414
    SLICE_X90Y53.D       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<10>
                                                       MIPS/MIPS_CORE/DATAPATH/mux1417
    SLICE_X90Y53.C6      net (fanout=1)        0.194   MIPS/MIPS_CORE/DATAPATH/mux1416
    SLICE_X90Y53.CLK     Tas                  -0.023   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<10>
                                                       MIPS/MIPS_CORE/DATAPATH/mux1419
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (0.451ns logic, 3.237ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.680ns (Levels of Logic = 6)
  Clock Path Skew:      -0.261ns (3.861 - 4.122)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y61.AQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_0
    SLICE_X67Y60.B2      net (fanout=11)       0.576   vga_v_count<0>
    SLICE_X67Y60.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y60.C4      net (fanout=32)       0.582   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y60.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X95Y51.C6      net (fanout=126)      1.207   debug_addr<4>
    SLICE_X95Y51.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<9>
                                                       MIPS/MIPS_CORE/DATAPATH/mux1414
    SLICE_X95Y51.D4      net (fanout=1)        0.236   MIPS/MIPS_CORE/DATAPATH/mux1413
    SLICE_X95Y51.D       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<9>
                                                       MIPS/MIPS_CORE/DATAPATH/mux1415
    SLICE_X90Y53.D5      net (fanout=1)        0.434   MIPS/MIPS_CORE/DATAPATH/mux1414
    SLICE_X90Y53.D       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<10>
                                                       MIPS/MIPS_CORE/DATAPATH/mux1417
    SLICE_X90Y53.C6      net (fanout=1)        0.194   MIPS/MIPS_CORE/DATAPATH/mux1416
    SLICE_X90Y53.CLK     Tas                  -0.023   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<10>
                                                       MIPS/MIPS_CORE/DATAPATH/mux1419
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10
    -------------------------------------------------  ---------------------------
    Total                                      3.680ns (0.451ns logic, 3.229ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_1 (SLICE_X101Y49.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_next_mem_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.757 - 0.493)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_next_mem_1 to MIPS/MIPS_CORE/DATAPATH/inst_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y50.BQ     Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_mem<3>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_mem_1
    SLICE_X101Y49.C3     net (fanout=2)        0.231   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_mem<1>
    SLICE_X101Y49.CLK    Tah         (-Th)     0.033   MIPS/MIPS_CORE/inst_addr<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_inst_addr_next[31]_branch_target_mem[31]_mux_6_OUT123
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.067ns logic, 0.231ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_data_exe_4 (SLICE_X97Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_4 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.683 - 0.544)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_4 to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y49.AQ      Tcko                  0.100   MIPS/MIPS_CORE/inst_data_ctrl<6>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_4
    SLICE_X97Y50.AX      net (fanout=9)        0.121   MIPS/MIPS_CORE/inst_data_ctrl<4>
    SLICE_X97Y50.CLK     Tckdi       (-Th)     0.047   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<7>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_4
    -------------------------------------------------  ---------------------------
    Total                                      0.174ns (0.053ns logic, 0.121ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_data_exe_5 (SLICE_X97Y50.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_5 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.683 - 0.544)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_5 to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y49.CQ      Tcko                  0.100   MIPS/MIPS_CORE/inst_data_ctrl<6>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_5
    SLICE_X97Y50.BX      net (fanout=8)        0.119   MIPS/MIPS_CORE/inst_data_ctrl<5>
    SLICE_X97Y50.CLK     Tckdi       (-Th)     0.044   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<7>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_5
    -------------------------------------------------  ---------------------------
    Total                                      0.175ns (0.056ns logic, 0.119ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X3Y22.RDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X3Y22.WRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_b[4]_read_port_7_OUT<11>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile12_RAMA/CLK
  Location pin: SLICE_X90Y52.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 29497 paths analyzed, 1316 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.456ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMA (SLICE_X82Y59.AI), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.363ns (Levels of Logic = 2)
  Clock Path Skew:      -0.286ns (3.855 - 4.141)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA to VGA_DEBUG/Mram_data_buf1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y55.AMUX    Tshcko                0.804   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA
    SLICE_X89Y55.A2      net (fanout=1)        0.519   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<0>
    SLICE_X89Y55.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/alu_out_wb<15>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data11
    SLICE_X89Y55.C1      net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<0>
    SLICE_X89Y55.CMUX    Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/alu_out_wb<15>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data11
    SLICE_X82Y59.AI      net (fanout=1)        0.407   debug_data<0>
    SLICE_X82Y59.CLK     Tds                   0.096   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.363ns (1.082ns logic, 1.281ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.588ns (Levels of Logic = 1)
  Clock Path Skew:      -0.288ns (3.855 - 4.143)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0 to VGA_DEBUG/Mram_data_buf1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y50.CQ      Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<0>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0
    SLICE_X89Y55.C2      net (fanout=1)        0.687   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<0>
    SLICE_X89Y55.CMUX    Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/alu_out_wb<15>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data11
    SLICE_X82Y59.AI      net (fanout=1)        0.407   debug_data<0>
    SLICE_X82Y59.CLK     Tds                   0.096   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (0.494ns logic, 1.094ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_5 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.170ns (Levels of Logic = 5)
  Clock Path Skew:      -0.107ns (0.991 - 1.098)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_5 to VGA_DEBUG/Mram_data_buf1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y62.BQ      Tcko                  0.259   vga_v_count<7>
                                                       VGA/v_count_5
    SLICE_X67Y60.B3      net (fanout=9)        0.593   vga_v_count<5>
    SLICE_X67Y60.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y60.C4      net (fanout=32)       0.582   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y60.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X94Y55.A5      net (fanout=126)      0.953   debug_addr<4>
    SLICE_X94Y55.AMUX    Tilo                  0.138   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA
    SLICE_X89Y55.A2      net (fanout=1)        0.519   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<0>
    SLICE_X89Y55.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/alu_out_wb<15>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data11
    SLICE_X89Y55.C1      net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<0>
    SLICE_X89Y55.CMUX    Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/alu_out_wb<15>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data11
    SLICE_X82Y59.AI      net (fanout=1)        0.407   debug_data<0>
    SLICE_X82Y59.CLK     Tds                   0.096   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.170ns (0.761ns logic, 3.409ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMC_D1 (SLICE_X82Y60.CX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.362ns (Levels of Logic = 2)
  Clock Path Skew:      -0.286ns (3.854 - 4.140)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1 to VGA_DEBUG/Mram_data_buf5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y60.C       Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1
    SLICE_X91Y59.A1      net (fanout=1)        0.551   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
    SLICE_X91Y59.A       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data221
    SLICE_X91Y59.C1      net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<29>
    SLICE_X91Y59.CMUX    Tilo                  0.139   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data221
    SLICE_X82Y60.CX      net (fanout=1)        0.427   debug_data<29>
    SLICE_X82Y60.CLK     Tds                   0.147   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.362ns (1.029ns logic, 1.333ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_29 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 1)
  Clock Path Skew:      -0.284ns (3.854 - 4.138)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_29 to VGA_DEBUG/Mram_data_buf5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y63.CQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<29>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_29
    SLICE_X91Y59.C4      net (fanout=1)        0.455   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<29>
    SLICE_X91Y59.CMUX    Tilo                  0.141   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data221
    SLICE_X82Y60.CX      net (fanout=1)        0.427   debug_data<29>
    SLICE_X82Y60.CLK     Tds                   0.147   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.511ns logic, 0.882ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_5 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.176ns (Levels of Logic = 5)
  Clock Path Skew:      -0.108ns (0.990 - 1.098)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_5 to VGA_DEBUG/Mram_data_buf5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y62.BQ      Tcko                  0.259   vga_v_count<7>
                                                       VGA/v_count_5
    SLICE_X67Y60.B3      net (fanout=9)        0.593   vga_v_count<5>
    SLICE_X67Y60.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y60.C4      net (fanout=32)       0.582   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y60.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X98Y60.C5      net (fanout=126)      0.951   debug_addr<4>
    SLICE_X98Y60.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1
    SLICE_X91Y59.A1      net (fanout=1)        0.551   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
    SLICE_X91Y59.A       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data221
    SLICE_X91Y59.C1      net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<29>
    SLICE_X91Y59.CMUX    Tilo                  0.139   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data221
    SLICE_X82Y60.CX      net (fanout=1)        0.427   debug_data<29>
    SLICE_X82Y60.CLK     Tds                   0.147   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (0.717ns logic, 3.459ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf2_RAMC_D1 (SLICE_X82Y58.CX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.322ns (Levels of Logic = 2)
  Clock Path Skew:      -0.284ns (3.855 - 4.139)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMC_D1 to VGA_DEBUG/Mram_data_buf2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y54.C       Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMC_D1
    SLICE_X86Y56.A1      net (fanout=1)        0.552   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
    SLICE_X86Y56.A       Tilo                  0.043   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data31
    SLICE_X86Y56.C1      net (fanout=1)        0.363   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<11>
    SLICE_X86Y56.CMUX    Tilo                  0.135   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data31
    SLICE_X82Y58.CX      net (fanout=1)        0.382   debug_data<11>
    SLICE_X82Y58.CLK     Tds                   0.147   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (1.025ns logic, 1.297ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 1)
  Clock Path Skew:      -0.283ns (3.855 - 4.138)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 to VGA_DEBUG/Mram_data_buf2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y56.AQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<15>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    SLICE_X86Y56.C3      net (fanout=1)        0.449   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
    SLICE_X86Y56.CMUX    Tilo                  0.139   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data31
    SLICE_X82Y58.CX      net (fanout=1)        0.382   debug_data<11>
    SLICE_X82Y58.CLK     Tds                   0.147   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.509ns logic, 0.831ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_5 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.028ns (Levels of Logic = 5)
  Clock Path Skew:      -0.107ns (0.991 - 1.098)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_5 to VGA_DEBUG/Mram_data_buf2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y62.BQ      Tcko                  0.259   vga_v_count<7>
                                                       VGA/v_count_5
    SLICE_X67Y60.B3      net (fanout=9)        0.593   vga_v_count<5>
    SLICE_X67Y60.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y60.C4      net (fanout=32)       0.582   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y60.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X90Y54.C5      net (fanout=126)      0.843   debug_addr<4>
    SLICE_X90Y54.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMC_D1
    SLICE_X86Y56.A1      net (fanout=1)        0.552   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
    SLICE_X86Y56.A       Tilo                  0.043   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data31
    SLICE_X86Y56.C1      net (fanout=1)        0.363   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<11>
    SLICE_X86Y56.CMUX    Tilo                  0.135   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data31
    SLICE_X82Y58.CX      net (fanout=1)        0.382   debug_data<11>
    SLICE_X82Y58.CLK     Tds                   0.147   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (0.713ns logic, 3.315ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMA (SLICE_X82Y60.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.672 - 0.480)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_3 to VGA_DEBUG/Mram_data_buf5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y61.DQ      Tcko                  0.100   debug_addr<0>
                                                       VGA/h_count_3
    SLICE_X82Y60.D1      net (fanout=206)      0.492   debug_addr<0>
    SLICE_X82Y60.CLK     Tah         (-Th)     0.297   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (-0.197ns logic, 0.492ns route)
                                                       (-66.8% logic, 166.8% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMA_D1 (SLICE_X82Y60.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.672 - 0.480)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_3 to VGA_DEBUG/Mram_data_buf5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y61.DQ      Tcko                  0.100   debug_addr<0>
                                                       VGA/h_count_3
    SLICE_X82Y60.D1      net (fanout=206)      0.492   debug_addr<0>
    SLICE_X82Y60.CLK     Tah         (-Th)     0.297   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (-0.197ns logic, 0.492ns route)
                                                       (-66.8% logic, 166.8% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMB (SLICE_X82Y60.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.672 - 0.480)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_3 to VGA_DEBUG/Mram_data_buf5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y61.DQ      Tcko                  0.100   debug_addr<0>
                                                       VGA/h_count_3
    SLICE_X82Y60.D1      net (fanout=206)      0.492   debug_addr<0>
    SLICE_X82Y60.CLK     Tah         (-Th)     0.297   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (-0.197ns logic, 0.492ns route)
                                                       (-66.8% logic, 166.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y25.CLKARDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh45/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf3_RAMA/CLK
  Location pin: SLICE_X82Y57.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh45/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf3_RAMA/CLK
  Location pin: SLICE_X82Y57.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.432ns|            0|            0|            0|        91790|
| TS_CLK_GEN_clkout3            |    100.000ns|     21.610ns|          N/A|            0|            0|        62293|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|     11.456ns|          N/A|            0|            0|        29497|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    5.402|    3.579|    2.953|         |
CLK_200M_P     |    5.402|    3.579|    2.953|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    5.402|    3.579|    2.953|         |
CLK_200M_P     |    5.402|    3.579|    2.953|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 91790 paths, 0 nets, and 6755 connections

Design statistics:
   Minimum period:  21.610ns{1}   (Maximum frequency:  46.275MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 04 09:47:32 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 987 MB



