m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/tonyc/Documents/GitHub/VHDL/VHDL-LEARN/4-ALU
Ealu
Z1 w1556812443
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/tonyc/Documents/GitHub/VHDL/VHDL-LEARN/4-ALU/alu.vhd
Z6 FC:/Users/tonyc/Documents/GitHub/VHDL/VHDL-LEARN/4-ALU/alu.vhd
l0
L5
VEVMcd:befNJJSDBDo7c`D1
!s100 CBHn3zh8@OM0Sf_IQh4m]0
Z7 OV;C;10.5b;63
32
Z8 !s110 1556812455
!i10b 1
Z9 !s108 1556812455.000000
Z10 !s90 -reportprogress|300|-work|work|C:/Users/tonyc/Documents/GitHub/VHDL/VHDL-LEARN/4-ALU/alu.vhd|
Z11 !s107 C:/Users/tonyc/Documents/GitHub/VHDL/VHDL-LEARN/4-ALU/alu.vhd|
!i113 1
Z12 o-work work
Z13 tExplicit 1 CvgOpt 0
Arising_edge
R2
R3
R4
Z14 DEx4 work 3 alu 0 22 EVMcd:befNJJSDBDo7c`D1
l17
L16
VGZXM308]9bn`aEJmASNM63
!s100 ^^ZK_LZeK3VYR<S3m:^S22
R7
32
!s110 1556811982
!i10b 1
!s108 1556811982.000000
R10
R11
!i113 1
R12
R13
Ealu_tb
Z15 w1556811314
R2
R3
R4
R0
Z16 8C:/Users/tonyc/Documents/GitHub/VHDL/VHDL-LEARN/4-ALU/alu_tb.vhd
Z17 FC:/Users/tonyc/Documents/GitHub/VHDL/VHDL-LEARN/4-ALU/alu_tb.vhd
l0
L10
VQ?3UO7^f_4k08;OMbYAOJ1
!s100 O=_:m[jkNDKaaQgLKlng63
R7
32
R8
!i10b 1
R9
Z18 !s90 -reportprogress|300|-work|work|C:/Users/tonyc/Documents/GitHub/VHDL/VHDL-LEARN/4-ALU/alu_tb.vhd|
Z19 !s107 C:/Users/tonyc/Documents/GitHub/VHDL/VHDL-LEARN/4-ALU/alu_tb.vhd|
!i113 1
R12
R13
Abhv
R14
R2
R3
R4
DEx4 work 6 alu_tb 0 22 Q?3UO7^f_4k08;OMbYAOJ1
l34
L13
VTTQbEI`YP900V=9bKd;_g1
!s100 eP;1J;QI21fRi^AUI81Uf0
R7
32
R8
!i10b 1
R9
R18
R19
!i113 1
R12
R13
Ebascule_d
Z20 w1556814249
R2
R3
R4
R0
Z21 8C:/Users/tonyc/Documents/GitHub/VHDL/VHDL-LEARN/1-BASCULE_D/bascule_d.vhd
Z22 FC:/Users/tonyc/Documents/GitHub/VHDL/VHDL-LEARN/1-BASCULE_D/bascule_d.vhd
l0
L5
VL2Z=NNnjkMde=c2;:dnkm0
!s100 :zF=O<gIQLGBO`PP]YO<20
R7
32
Z23 !s110 1556814379
!i10b 1
Z24 !s108 1556814379.000000
Z25 !s90 -reportprogress|300|-work|work|C:/Users/tonyc/Documents/GitHub/VHDL/VHDL-LEARN/1-BASCULE_D/bascule_d.vhd|
Z26 !s107 C:/Users/tonyc/Documents/GitHub/VHDL/VHDL-LEARN/1-BASCULE_D/bascule_d.vhd|
!i113 1
R12
R13
Asimulation
R2
R3
R4
Z27 DEx4 work 9 bascule_d 0 22 L2Z=NNnjkMde=c2;:dnkm0
l15
L13
V?fooa^lBzokCj5Ll?>OLE2
!s100 KSZnLCa:N@J4J^2[ccKK:0
R7
32
R23
!i10b 1
R24
R25
R26
!i113 1
R12
R13
Ausing_rising_edge
R2
R3
R4
R27
l15
L13
V[RD]7XFEGdCifU7NSV07R0
!s100 49Ln<DEz;eTJPbmUTJH[d1
R7
32
!s110 1556813984
!i10b 1
Z28 !s108 1556813984.000000
R25
R26
!i113 1
R12
R13
w1556813250
Ebascule_d_tb
Z29 w1556813920
R2
R3
R4
R0
Z30 8C:/Users/tonyc/Documents/GitHub/VHDL/VHDL-LEARN/1-BASCULE_D/bascule_d_tb.vhd
Z31 FC:/Users/tonyc/Documents/GitHub/VHDL/VHDL-LEARN/1-BASCULE_D/bascule_d_tb.vhd
l0
L5
V3g0<;D96X=?@DGY45Di_60
!s100 NV161DihCe<IMhnc28V;c0
R7
32
Z32 !s110 1556813985
!i10b 1
R28
Z33 !s90 -reportprogress|300|-work|work|C:/Users/tonyc/Documents/GitHub/VHDL/VHDL-LEARN/1-BASCULE_D/bascule_d_tb.vhd|
Z34 !s107 C:/Users/tonyc/Documents/GitHub/VHDL/VHDL-LEARN/1-BASCULE_D/bascule_d_tb.vhd|
!i113 1
R12
R13
Abhv
R27
R2
R3
R4
DEx4 work 12 bascule_d_tb 0 22 3g0<;D96X=?@DGY45Di_60
l28
L8
VPz1>Lh^0_>H@0W6nE080D2
!s100 h559iIhPgV;0UXRW6]E=23
R7
32
R32
!i10b 1
R28
R33
R34
!i113 1
R12
R13
