Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 702f99ced88741a8a8afeb2bf1be03d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_MIPS_behav xil_defaultlib.top_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Registers_Unit
Compiling module xil_defaultlib.Binary_32bit_Register
Compiling module xil_defaultlib.Sign_extender
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.top_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_MIPS_behav
