// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _dct_Loop_Row_DCT_Loop_proc_HH_
#define _dct_Loop_Row_DCT_Loop_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dct_dct_1d.h"

namespace ap_rtl {

struct dct_Loop_Row_DCT_Loop_proc : public sc_module {
    // Port declarations 39
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > buf_2d_in_0_address0;
    sc_out< sc_logic > buf_2d_in_0_ce0;
    sc_in< sc_lv<16> > buf_2d_in_0_q0;
    sc_out< sc_lv<4> > buf_2d_in_0_address1;
    sc_out< sc_logic > buf_2d_in_0_ce1;
    sc_in< sc_lv<16> > buf_2d_in_0_q1;
    sc_out< sc_lv<4> > buf_2d_in_1_address0;
    sc_out< sc_logic > buf_2d_in_1_ce0;
    sc_in< sc_lv<16> > buf_2d_in_1_q0;
    sc_out< sc_lv<4> > buf_2d_in_1_address1;
    sc_out< sc_logic > buf_2d_in_1_ce1;
    sc_in< sc_lv<16> > buf_2d_in_1_q1;
    sc_out< sc_lv<4> > buf_2d_in_2_address0;
    sc_out< sc_logic > buf_2d_in_2_ce0;
    sc_in< sc_lv<16> > buf_2d_in_2_q0;
    sc_out< sc_lv<4> > buf_2d_in_2_address1;
    sc_out< sc_logic > buf_2d_in_2_ce1;
    sc_in< sc_lv<16> > buf_2d_in_2_q1;
    sc_out< sc_lv<4> > buf_2d_in_3_address0;
    sc_out< sc_logic > buf_2d_in_3_ce0;
    sc_in< sc_lv<16> > buf_2d_in_3_q0;
    sc_out< sc_lv<4> > buf_2d_in_3_address1;
    sc_out< sc_logic > buf_2d_in_3_ce1;
    sc_in< sc_lv<16> > buf_2d_in_3_q1;
    sc_out< sc_lv<6> > row_outbuf_i_address0;
    sc_out< sc_logic > row_outbuf_i_ce0;
    sc_out< sc_logic > row_outbuf_i_we0;
    sc_out< sc_lv<16> > row_outbuf_i_d0;
    sc_out< sc_lv<6> > row_outbuf_i_address1;
    sc_out< sc_logic > row_outbuf_i_ce1;
    sc_out< sc_logic > row_outbuf_i_we1;
    sc_out< sc_lv<16> > row_outbuf_i_d1;


    // Module declarations
    dct_Loop_Row_DCT_Loop_proc(sc_module_name name);
    SC_HAS_PROCESS(dct_Loop_Row_DCT_Loop_proc);

    ~dct_Loop_Row_DCT_Loop_proc();

    sc_trace_file* mVcdFile;

    dct_dct_1d* grp_dct_dct_1d_fu_50;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_25;
    sc_signal< sc_lv<4> > i_0_i_reg_38;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_1;
    sc_signal< bool > ap_sig_bdd_87;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_lv<1> > exitcond5_i_fu_68_p2;
    sc_signal< sc_lv<1> > exitcond5_i_reg_80;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_i_reg_80_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_i_reg_80_pp0_it2;
    sc_signal< sc_lv<4> > i_fu_74_p2;
    sc_signal< sc_lv<4> > i_reg_84;
    sc_signal< bool > ap_sig_bdd_107;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg3_fsm_4;
    sc_signal< bool > ap_sig_bdd_119;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_50_ap_start;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_50_ap_done;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_50_ap_idle;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_50_ap_ready;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_50_ap_ce;
    sc_signal< sc_lv<4> > grp_dct_dct_1d_fu_50_src_address0;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_50_src_ce0;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_50_src_q0;
    sc_signal< sc_lv<4> > grp_dct_dct_1d_fu_50_src_address1;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_50_src_ce1;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_50_src_q1;
    sc_signal< sc_lv<4> > grp_dct_dct_1d_fu_50_src1_address0;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_50_src1_ce0;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_50_src1_q0;
    sc_signal< sc_lv<4> > grp_dct_dct_1d_fu_50_src1_address1;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_50_src1_ce1;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_50_src1_q1;
    sc_signal< sc_lv<4> > grp_dct_dct_1d_fu_50_src2_address0;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_50_src2_ce0;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_50_src2_q0;
    sc_signal< sc_lv<4> > grp_dct_dct_1d_fu_50_src2_address1;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_50_src2_ce1;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_50_src2_q1;
    sc_signal< sc_lv<4> > grp_dct_dct_1d_fu_50_src3_address0;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_50_src3_ce0;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_50_src3_q0;
    sc_signal< sc_lv<4> > grp_dct_dct_1d_fu_50_src3_address1;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_50_src3_ce1;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_50_src3_q1;
    sc_signal< sc_lv<4> > grp_dct_dct_1d_fu_50_tmp_8;
    sc_signal< sc_lv<6> > grp_dct_dct_1d_fu_50_dst_address0;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_50_dst_ce0;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_50_dst_we0;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_50_dst_d0;
    sc_signal< sc_lv<6> > grp_dct_dct_1d_fu_50_dst_address1;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_50_dst_ce1;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_50_dst_we1;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_50_dst_d1;
    sc_signal< sc_lv<4> > grp_dct_dct_1d_fu_50_tmp_81;
    sc_signal< sc_lv<4> > i_0_i_phi_fu_42_p4;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_50_ap_start_ap_start_reg;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg1_fsm_2;
    sc_signal< bool > ap_sig_bdd_179;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg2_fsm_3;
    sc_signal< bool > ap_sig_bdd_188;
    sc_signal< sc_logic > ap_sig_cseq_ST_st12_fsm_5;
    sc_signal< bool > ap_sig_bdd_227;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_st1_fsm_0;
    static const sc_lv<6> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<6> ap_ST_pp0_stg1_fsm_2;
    static const sc_lv<6> ap_ST_pp0_stg2_fsm_3;
    static const sc_lv<6> ap_ST_pp0_stg3_fsm_4;
    static const sc_lv<6> ap_ST_st12_fsm_5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_107();
    void thread_ap_sig_bdd_119();
    void thread_ap_sig_bdd_179();
    void thread_ap_sig_bdd_188();
    void thread_ap_sig_bdd_227();
    void thread_ap_sig_bdd_25();
    void thread_ap_sig_bdd_87();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_1();
    void thread_ap_sig_cseq_ST_pp0_stg1_fsm_2();
    void thread_ap_sig_cseq_ST_pp0_stg2_fsm_3();
    void thread_ap_sig_cseq_ST_pp0_stg3_fsm_4();
    void thread_ap_sig_cseq_ST_st12_fsm_5();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_buf_2d_in_0_address0();
    void thread_buf_2d_in_0_address1();
    void thread_buf_2d_in_0_ce0();
    void thread_buf_2d_in_0_ce1();
    void thread_buf_2d_in_1_address0();
    void thread_buf_2d_in_1_address1();
    void thread_buf_2d_in_1_ce0();
    void thread_buf_2d_in_1_ce1();
    void thread_buf_2d_in_2_address0();
    void thread_buf_2d_in_2_address1();
    void thread_buf_2d_in_2_ce0();
    void thread_buf_2d_in_2_ce1();
    void thread_buf_2d_in_3_address0();
    void thread_buf_2d_in_3_address1();
    void thread_buf_2d_in_3_ce0();
    void thread_buf_2d_in_3_ce1();
    void thread_exitcond5_i_fu_68_p2();
    void thread_grp_dct_dct_1d_fu_50_ap_ce();
    void thread_grp_dct_dct_1d_fu_50_ap_start();
    void thread_grp_dct_dct_1d_fu_50_src1_q0();
    void thread_grp_dct_dct_1d_fu_50_src1_q1();
    void thread_grp_dct_dct_1d_fu_50_src2_q0();
    void thread_grp_dct_dct_1d_fu_50_src2_q1();
    void thread_grp_dct_dct_1d_fu_50_src3_q0();
    void thread_grp_dct_dct_1d_fu_50_src3_q1();
    void thread_grp_dct_dct_1d_fu_50_src_q0();
    void thread_grp_dct_dct_1d_fu_50_src_q1();
    void thread_grp_dct_dct_1d_fu_50_tmp_8();
    void thread_grp_dct_dct_1d_fu_50_tmp_81();
    void thread_i_0_i_phi_fu_42_p4();
    void thread_i_fu_74_p2();
    void thread_row_outbuf_i_address0();
    void thread_row_outbuf_i_address1();
    void thread_row_outbuf_i_ce0();
    void thread_row_outbuf_i_ce1();
    void thread_row_outbuf_i_d0();
    void thread_row_outbuf_i_d1();
    void thread_row_outbuf_i_we0();
    void thread_row_outbuf_i_we1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
