<stg><name>kernel</name>


<trans_list>

<trans id="2131" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2132" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2141" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2150" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
:22  %global_iteration_loa = load i32* @global_iteration, align 4

]]></Node>
<StgValue><ssdm name="global_iteration_loa"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="32">
<![CDATA[
:23  %trunc_ln114 = trunc i32 %global_iteration_loa to i2

]]></Node>
<StgValue><ssdm name="trunc_ln114"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="32">
<![CDATA[
:24  %trunc_ln114_1 = trunc i32 %global_iteration_loa to i10

]]></Node>
<StgValue><ssdm name="trunc_ln114_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:25  %icmp_ln114 = icmp ult i10 %trunc_ln114_1, 192

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16">
<![CDATA[
:26  %write_col_offset_loa = load i16* @write_col_offset, align 2

]]></Node>
<StgValue><ssdm name="write_col_offset_loa"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
:27  %write_row_offset_loa = load i8* @write_row_offset, align 1

]]></Node>
<StgValue><ssdm name="write_row_offset_loa"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:28  br i1 %icmp_ln114, label %1, label %3

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %icmp_ln134 = icmp eq i10 %trunc_ln114_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln134, label %4, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln137 = add i8 %write_row_offset_loa, 2

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln138 = icmp eq i8 %add_ln137, 6

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  %select_ln138 = select i1 %icmp_ln138, i8 0, i8 %add_ln137

]]></Node>
<StgValue><ssdm name="select_ln138"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  store i8 %select_ln138, i8* @write_row_offset, align 1

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1">
<![CDATA[
:0  %empty = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_0_V_data_V, i8* %in_0_V_keep_V, i8* %in_0_V_strb_V, i1* %in_0_V_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="81">
<![CDATA[
:1  %tmp_data_V_2 = extractvalue { i64, i8, i8, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="64">
<![CDATA[
:4  %trunc_ln681 = trunc i64 %tmp_data_V_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="16">
<![CDATA[
:5  %zext_ln122 = zext i16 %write_col_offset_loa to i64

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8">
<![CDATA[
:6  %channel_idx_load = load i8* @channel_idx, align 1

]]></Node>
<StgValue><ssdm name="channel_idx_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="8">
<![CDATA[
:7  %trunc_ln122 = trunc i8 %channel_idx_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln122"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="8">
<![CDATA[
:8  %trunc_ln122_1 = trunc i8 %write_row_offset_loa to i3

]]></Node>
<StgValue><ssdm name="trunc_ln122_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %stripes_0_0_addr = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %stripes_0_1_addr = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %stripes_0_2_addr = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %stripes_0_3_addr = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %stripes_0_4_addr = getelementptr [514 x i8]* @stripes_0_4, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="stripes_0_4_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %stripes_0_5_addr = getelementptr [514 x i8]* @stripes_0_5, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="stripes_0_5_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %stripes_1_0_addr = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %stripes_1_1_addr = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %stripes_1_2_addr = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %stripes_1_3_addr = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %stripes_1_4_addr = getelementptr [514 x i8]* @stripes_1_4, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="stripes_1_4_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %stripes_1_5_addr = getelementptr [514 x i8]* @stripes_1_5, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="stripes_1_5_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %stripes_2_0_addr = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %stripes_2_1_addr = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %stripes_2_2_addr = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %stripes_2_3_addr = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %stripes_2_4_addr = getelementptr [514 x i8]* @stripes_2_4, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="stripes_2_4_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %stripes_2_5_addr = getelementptr [514 x i8]* @stripes_2_5, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="stripes_2_5_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:27  switch i2 %trunc_ln122, label %branch47 [
    i2 0, label %branch45
    i2 1, label %branch46
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch190:0  store i8 %trunc_ln681, i8* %stripes_1_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch190:1  br label %branch462052

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch189:0  store i8 %trunc_ln681, i8* %stripes_1_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch189:1  br label %branch462052

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch188:0  store i8 %trunc_ln681, i8* %stripes_1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch188:1  br label %branch462052

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch187:0  store i8 %trunc_ln681, i8* %stripes_1_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch187:1  br label %branch462052

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch186:0  store i8 %trunc_ln681, i8* %stripes_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch186:1  br label %branch462052

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch191:0  store i8 %trunc_ln681, i8* %stripes_1_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch191:1  br label %branch462052

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch94:0  store i8 %trunc_ln681, i8* %stripes_0_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %branch451861

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch93:0  store i8 %trunc_ln681, i8* %stripes_0_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %branch451861

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch92:0  store i8 %trunc_ln681, i8* %stripes_0_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %branch451861

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch91:0  store i8 %trunc_ln681, i8* %stripes_0_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %branch451861

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch90:0  store i8 %trunc_ln681, i8* %stripes_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %branch451861

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch95:0  store i8 %trunc_ln681, i8* %stripes_0_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %branch451861

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch286:0  store i8 %trunc_ln681, i8* %stripes_2_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
branch286:1  br label %branch472243

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch285:0  store i8 %trunc_ln681, i8* %stripes_2_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
branch285:1  br label %branch472243

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch284:0  store i8 %trunc_ln681, i8* %stripes_2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch284:1  br label %branch472243

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch283:0  store i8 %trunc_ln681, i8* %stripes_2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
branch283:1  br label %branch472243

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch282:0  store i8 %trunc_ln681, i8* %stripes_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
branch282:1  br label %branch472243

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch287:0  store i8 %trunc_ln681, i8* %stripes_2_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch287:1  br label %branch472243

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:1  switch i2 %trunc_ln122, label %branch44 [
    i2 0, label %branch42
    i2 1, label %branch43
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:0  %add_ln124 = add i8 1, %channel_idx_load

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:1  %icmp_ln125 = icmp eq i8 %add_ln124, 3

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:4  %select_ln125_1 = select i1 %icmp_ln125, i8 0, i8 %add_ln124

]]></Node>
<StgValue><ssdm name="select_ln125_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:5  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.0:7  %trunc_ln122_2 = trunc i8 %select_ln125_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln122_2"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.0:26  switch i2 %trunc_ln122_2, label %branch41 [
    i2 0, label %branch39
    i2 1, label %branch40
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.01663:1  switch i2 %trunc_ln122_2, label %branch38 [
    i2 0, label %branch36
    i2 1, label %branch37
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.01658:0  %add_ln124_1 = add i8 1, %select_ln125_1

]]></Node>
<StgValue><ssdm name="add_ln124_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.01658:5  %p_Result_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11649:5  %p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.21640:5  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.31631:5  %p_Result_5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.41622:5  %p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.51613:5  %p_Result_7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="115" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1">
<![CDATA[
:2  %empty_6 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_1_V_data_V, i8* %in_1_V_keep_V, i8* %in_1_V_strb_V, i1* %in_1_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="81">
<![CDATA[
:3  %tmp_data_V_3 = extractvalue { i64, i8, i8, i1 } %empty_6, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="64">
<![CDATA[
:0  %trunc_ln681_1 = trunc i64 %tmp_data_V_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch184:0  store i8 %trunc_ln681_1, i8* %stripes_1_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch184:1  br label %branch432044

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch183:0  store i8 %trunc_ln681_1, i8* %stripes_1_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch183:1  br label %branch432044

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch182:0  store i8 %trunc_ln681_1, i8* %stripes_1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch182:1  br label %branch432044

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch181:0  store i8 %trunc_ln681_1, i8* %stripes_1_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch181:1  br label %branch432044

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch185:0  store i8 %trunc_ln681_1, i8* %stripes_1_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch185:1  br label %branch432044

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch88:0  store i8 %trunc_ln681_1, i8* %stripes_0_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %branch421854

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch87:0  store i8 %trunc_ln681_1, i8* %stripes_0_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %branch421854

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch86:0  store i8 %trunc_ln681_1, i8* %stripes_0_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %branch421854

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch85:0  store i8 %trunc_ln681_1, i8* %stripes_0_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %branch421854

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch89:0  store i8 %trunc_ln681_1, i8* %stripes_0_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %branch421854

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch280:0  store i8 %trunc_ln681_1, i8* %stripes_2_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch280:1  br label %branch442235

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch279:0  store i8 %trunc_ln681_1, i8* %stripes_2_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch279:1  br label %branch442235

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch278:0  store i8 %trunc_ln681_1, i8* %stripes_2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch278:1  br label %branch442235

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch277:0  store i8 %trunc_ln681_1, i8* %stripes_2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch277:1  br label %branch442235

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch281:0  store i8 %trunc_ln681_1, i8* %stripes_2_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch281:1  br label %branch442235

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0:2  %add_ln128 = add i16 1, %write_col_offset_loa

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.0:3  %select_ln125 = select i1 %icmp_ln125, i16 %add_ln128, i16 %write_col_offset_loa

]]></Node>
<StgValue><ssdm name="select_ln125"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.0:6  %zext_ln122_1 = zext i16 %select_ln125 to i64

]]></Node>
<StgValue><ssdm name="zext_ln122_1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:8  %stripes_0_0_addr_1 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:9  %stripes_0_1_addr_1 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_1"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:10  %stripes_0_2_addr_1 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:11  %stripes_0_3_addr_1 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:12  %stripes_0_4_addr_1 = getelementptr [514 x i8]* @stripes_0_4, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="stripes_0_4_addr_1"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:13  %stripes_0_5_addr_1 = getelementptr [514 x i8]* @stripes_0_5, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="stripes_0_5_addr_1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:14  %stripes_1_0_addr_1 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:15  %stripes_1_1_addr_1 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:16  %stripes_1_2_addr_1 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_1"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:17  %stripes_1_3_addr_1 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_1"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:18  %stripes_1_4_addr_1 = getelementptr [514 x i8]* @stripes_1_4, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="stripes_1_4_addr_1"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:19  %stripes_1_5_addr_1 = getelementptr [514 x i8]* @stripes_1_5, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="stripes_1_5_addr_1"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:20  %stripes_2_0_addr_1 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_1"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:21  %stripes_2_1_addr_1 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_1"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:22  %stripes_2_2_addr_1 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_1"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:23  %stripes_2_3_addr_1 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_1"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:24  %stripes_2_4_addr_1 = getelementptr [514 x i8]* @stripes_2_4, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="stripes_2_4_addr_1"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:25  %stripes_2_5_addr_1 = getelementptr [514 x i8]* @stripes_2_5, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="stripes_2_5_addr_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch178:0  store i8 %p_Result_s, i8* %stripes_1_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
branch178:1  br label %branch402036

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch177:0  store i8 %p_Result_s, i8* %stripes_1_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
branch177:1  br label %branch402036

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch176:0  store i8 %p_Result_s, i8* %stripes_1_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
branch176:1  br label %branch402036

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch175:0  store i8 %p_Result_s, i8* %stripes_1_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch175:1  br label %branch402036

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch174:0  store i8 %p_Result_s, i8* %stripes_1_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch174:1  br label %branch402036

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch82:0  store i8 %p_Result_s, i8* %stripes_0_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %branch391847

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch81:0  store i8 %p_Result_s, i8* %stripes_0_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %branch391847

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch80:0  store i8 %p_Result_s, i8* %stripes_0_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %branch391847

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch79:0  store i8 %p_Result_s, i8* %stripes_0_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %branch391847

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch78:0  store i8 %p_Result_s, i8* %stripes_0_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %branch391847

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch274:0  store i8 %p_Result_s, i8* %stripes_2_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch274:1  br label %branch412227

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch273:0  store i8 %p_Result_s, i8* %stripes_2_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
branch273:1  br label %branch412227

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch272:0  store i8 %p_Result_s, i8* %stripes_2_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch272:1  br label %branch412227

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch271:0  store i8 %p_Result_s, i8* %stripes_2_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch271:1  br label %branch412227

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch270:0  store i8 %p_Result_s, i8* %stripes_2_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch270:1  br label %branch412227

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.01663:0  %p_Result_1_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_3, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_1_1"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.01658:1  %icmp_ln125_1 = icmp eq i8 %add_ln124_1, 3

]]></Node>
<StgValue><ssdm name="icmp_ln125_1"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.01658:4  %select_ln125_3 = select i1 %icmp_ln125_1, i8 0, i8 %add_ln124_1

]]></Node>
<StgValue><ssdm name="select_ln125_3"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.01658:7  %trunc_ln122_3 = trunc i8 %select_ln125_3 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln122_3"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.01658:26  switch i2 %trunc_ln122_3, label %branch35 [
    i2 0, label %branch33
    i2 1, label %branch34
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11654:0  %p_Result_1_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_3, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_1_2"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.11654:1  switch i2 %trunc_ln122_3, label %branch32 [
    i2 0, label %branch30
    i2 1, label %branch31
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11649:0  %add_ln124_2 = add i8 1, %select_ln125_3

]]></Node>
<StgValue><ssdm name="add_ln124_2"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11649:1  %icmp_ln125_2 = icmp eq i8 %add_ln124_2, 3

]]></Node>
<StgValue><ssdm name="icmp_ln125_2"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.11649:4  %select_ln125_5 = select i1 %icmp_ln125_2, i8 0, i8 %add_ln124_2

]]></Node>
<StgValue><ssdm name="select_ln125_5"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.11649:7  %trunc_ln122_4 = trunc i8 %select_ln125_5 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln122_4"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.11649:26  switch i2 %trunc_ln122_4, label %branch29 [
    i2 0, label %branch27
    i2 1, label %branch28
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.21645:0  %p_Result_1_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_3, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_1_3"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.21645:1  switch i2 %trunc_ln122_4, label %branch26 [
    i2 0, label %branch24
    i2 1, label %branch25
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.31636:0  %p_Result_1_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_3, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_1_4"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.41627:0  %p_Result_1_5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_3, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_1_5"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.51618:0  %p_Result_1_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_3, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_1_6"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.61609:0  %p_Result_1_7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_3, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_1_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="217" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch179:0  store i8 %p_Result_s, i8* %stripes_1_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch179:1  br label %branch402036

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch83:0  store i8 %p_Result_s, i8* %stripes_0_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %branch391847

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch275:0  store i8 %p_Result_s, i8* %stripes_2_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
branch275:1  br label %branch412227

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch172:0  store i8 %p_Result_1_1, i8* %stripes_1_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch172:1  br label %branch372028

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch171:0  store i8 %p_Result_1_1, i8* %stripes_1_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
branch171:1  br label %branch372028

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch170:0  store i8 %p_Result_1_1, i8* %stripes_1_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
branch170:1  br label %branch372028

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch169:0  store i8 %p_Result_1_1, i8* %stripes_1_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
branch169:1  br label %branch372028

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch76:0  store i8 %p_Result_1_1, i8* %stripes_0_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %branch361840

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch75:0  store i8 %p_Result_1_1, i8* %stripes_0_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %branch361840

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch74:0  store i8 %p_Result_1_1, i8* %stripes_0_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %branch361840

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch73:0  store i8 %p_Result_1_1, i8* %stripes_0_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %branch361840

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch268:0  store i8 %p_Result_1_1, i8* %stripes_2_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
branch268:1  br label %branch382219

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch267:0  store i8 %p_Result_1_1, i8* %stripes_2_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
branch267:1  br label %branch382219

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch266:0  store i8 %p_Result_1_1, i8* %stripes_2_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch266:1  br label %branch382219

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch265:0  store i8 %p_Result_1_1, i8* %stripes_2_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
branch265:1  br label %branch382219

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.01658:2  %add_ln128_1 = add i16 1, %select_ln125

]]></Node>
<StgValue><ssdm name="add_ln128_1"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.01658:3  %select_ln125_2 = select i1 %icmp_ln125_1, i16 %add_ln128_1, i16 %select_ln125

]]></Node>
<StgValue><ssdm name="select_ln125_2"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.01658:6  %zext_ln122_2 = zext i16 %select_ln125_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln122_2"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01658:8  %stripes_0_0_addr_2 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_2"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01658:9  %stripes_0_1_addr_2 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_2"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01658:10  %stripes_0_2_addr_2 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_2"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01658:11  %stripes_0_3_addr_2 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_2"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01658:12  %stripes_0_4_addr_2 = getelementptr [514 x i8]* @stripes_0_4, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="stripes_0_4_addr_2"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01658:13  %stripes_0_5_addr_2 = getelementptr [514 x i8]* @stripes_0_5, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="stripes_0_5_addr_2"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01658:14  %stripes_1_0_addr_2 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_2"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01658:15  %stripes_1_1_addr_2 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_2"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01658:16  %stripes_1_2_addr_2 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_2"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01658:17  %stripes_1_3_addr_2 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_2"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01658:18  %stripes_1_4_addr_2 = getelementptr [514 x i8]* @stripes_1_4, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="stripes_1_4_addr_2"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01658:19  %stripes_1_5_addr_2 = getelementptr [514 x i8]* @stripes_1_5, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="stripes_1_5_addr_2"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01658:20  %stripes_2_0_addr_2 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_2"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01658:21  %stripes_2_1_addr_2 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_2"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01658:22  %stripes_2_2_addr_2 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_2"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01658:23  %stripes_2_3_addr_2 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_2"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01658:24  %stripes_2_4_addr_2 = getelementptr [514 x i8]* @stripes_2_4, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="stripes_2_4_addr_2"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01658:25  %stripes_2_5_addr_2 = getelementptr [514 x i8]* @stripes_2_5, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="stripes_2_5_addr_2"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch166:0  store i8 %p_Result_2, i8* %stripes_1_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
branch166:1  br label %branch342020

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch165:0  store i8 %p_Result_2, i8* %stripes_1_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
branch165:1  br label %branch342020

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch164:0  store i8 %p_Result_2, i8* %stripes_1_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
branch164:1  br label %branch342020

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch163:0  store i8 %p_Result_2, i8* %stripes_1_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
branch163:1  br label %branch342020

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch162:0  store i8 %p_Result_2, i8* %stripes_1_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
branch162:1  br label %branch342020

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch70:0  store i8 %p_Result_2, i8* %stripes_0_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %branch331833

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch69:0  store i8 %p_Result_2, i8* %stripes_0_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %branch331833

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch68:0  store i8 %p_Result_2, i8* %stripes_0_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %branch331833

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch67:0  store i8 %p_Result_2, i8* %stripes_0_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %branch331833

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch66:0  store i8 %p_Result_2, i8* %stripes_0_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %branch331833

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch262:0  store i8 %p_Result_2, i8* %stripes_2_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
branch262:1  br label %branch352211

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch261:0  store i8 %p_Result_2, i8* %stripes_2_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
branch261:1  br label %branch352211

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch260:0  store i8 %p_Result_2, i8* %stripes_2_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
branch260:1  br label %branch352211

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch259:0  store i8 %p_Result_2, i8* %stripes_2_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
branch259:1  br label %branch352211

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch258:0  store i8 %p_Result_2, i8* %stripes_2_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
branch258:1  br label %branch352211

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln125_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.11649:2  %add_ln128_2 = add i16 1, %select_ln125_2

]]></Node>
<StgValue><ssdm name="add_ln128_2"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.11649:3  %select_ln125_4 = select i1 %icmp_ln125_2, i16 %add_ln128_2, i16 %select_ln125_2

]]></Node>
<StgValue><ssdm name="select_ln125_4"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.21640:0  %add_ln124_3 = add i8 1, %select_ln125_5

]]></Node>
<StgValue><ssdm name="add_ln124_3"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.21640:1  %icmp_ln125_3 = icmp eq i8 %add_ln124_3, 3

]]></Node>
<StgValue><ssdm name="icmp_ln125_3"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.21640:4  %select_ln125_7 = select i1 %icmp_ln125_3, i8 0, i8 %add_ln124_3

]]></Node>
<StgValue><ssdm name="select_ln125_7"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.21640:7  %trunc_ln122_5 = trunc i8 %select_ln125_7 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln122_5"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.21640:26  switch i2 %trunc_ln122_5, label %branch23 [
    i2 0, label %branch21
    i2 1, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.31636:1  switch i2 %trunc_ln122_5, label %branch20 [
    i2 0, label %branch18
    i2 1, label %branch19
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.31631:0  %add_ln124_4 = add i8 1, %select_ln125_7

]]></Node>
<StgValue><ssdm name="add_ln124_4"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.31631:1  %icmp_ln125_4 = icmp eq i8 %add_ln124_4, 3

]]></Node>
<StgValue><ssdm name="icmp_ln125_4"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61604:3  %or_ln125 = or i1 %icmp_ln125_1, %icmp_ln125

]]></Node>
<StgValue><ssdm name="or_ln125"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61604:4  %or_ln125_1 = or i1 %icmp_ln125_2, %icmp_ln125_3

]]></Node>
<StgValue><ssdm name="or_ln125_1"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61604:5  %or_ln125_2 = or i1 %or_ln125_1, %or_ln125

]]></Node>
<StgValue><ssdm name="or_ln125_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="311" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch173:0  store i8 %p_Result_1_1, i8* %stripes_1_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch173:1  br label %branch372028

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch77:0  store i8 %p_Result_1_1, i8* %stripes_0_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %branch361840

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch269:0  store i8 %p_Result_1_1, i8* %stripes_2_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
branch269:1  br label %branch382219

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch160:0  store i8 %p_Result_1_2, i8* %stripes_1_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
branch160:1  br label %branch312012

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch159:0  store i8 %p_Result_1_2, i8* %stripes_1_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
branch159:1  br label %branch312012

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch158:0  store i8 %p_Result_1_2, i8* %stripes_1_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
branch158:1  br label %branch312012

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch157:0  store i8 %p_Result_1_2, i8* %stripes_1_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
branch157:1  br label %branch312012

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch64:0  store i8 %p_Result_1_2, i8* %stripes_0_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %branch301826

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch63:0  store i8 %p_Result_1_2, i8* %stripes_0_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %branch301826

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch62:0  store i8 %p_Result_1_2, i8* %stripes_0_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %branch301826

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch61:0  store i8 %p_Result_1_2, i8* %stripes_0_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %branch301826

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch256:0  store i8 %p_Result_1_2, i8* %stripes_2_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
branch256:1  br label %branch322203

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch255:0  store i8 %p_Result_1_2, i8* %stripes_2_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
branch255:1  br label %branch322203

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch254:0  store i8 %p_Result_1_2, i8* %stripes_2_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
branch254:1  br label %branch322203

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch253:0  store i8 %p_Result_1_2, i8* %stripes_2_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
branch253:1  br label %branch322203

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.11649:6  %zext_ln122_3 = zext i16 %select_ln125_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln122_3"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11649:8  %stripes_0_0_addr_3 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_3"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11649:9  %stripes_0_1_addr_3 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_3"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11649:10  %stripes_0_2_addr_3 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_3"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11649:11  %stripes_0_3_addr_3 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_3"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11649:12  %stripes_0_4_addr_3 = getelementptr [514 x i8]* @stripes_0_4, i64 0, i64 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="stripes_0_4_addr_3"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11649:13  %stripes_0_5_addr_3 = getelementptr [514 x i8]* @stripes_0_5, i64 0, i64 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="stripes_0_5_addr_3"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11649:14  %stripes_1_0_addr_3 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_3"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11649:15  %stripes_1_1_addr_3 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_3"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11649:16  %stripes_1_2_addr_3 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_3"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11649:17  %stripes_1_3_addr_3 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_3"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11649:18  %stripes_1_4_addr_3 = getelementptr [514 x i8]* @stripes_1_4, i64 0, i64 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="stripes_1_4_addr_3"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11649:19  %stripes_1_5_addr_3 = getelementptr [514 x i8]* @stripes_1_5, i64 0, i64 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="stripes_1_5_addr_3"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11649:20  %stripes_2_0_addr_3 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_3"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11649:21  %stripes_2_1_addr_3 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_3"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11649:22  %stripes_2_2_addr_3 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_3"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11649:23  %stripes_2_3_addr_3 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_3"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11649:24  %stripes_2_4_addr_3 = getelementptr [514 x i8]* @stripes_2_4, i64 0, i64 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="stripes_2_4_addr_3"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11649:25  %stripes_2_5_addr_3 = getelementptr [514 x i8]* @stripes_2_5, i64 0, i64 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="stripes_2_5_addr_3"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch154:0  store i8 %p_Result_3, i8* %stripes_1_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
branch154:1  br label %branch282004

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch153:0  store i8 %p_Result_3, i8* %stripes_1_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
branch153:1  br label %branch282004

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch152:0  store i8 %p_Result_3, i8* %stripes_1_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
branch152:1  br label %branch282004

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch151:0  store i8 %p_Result_3, i8* %stripes_1_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
branch151:1  br label %branch282004

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch150:0  store i8 %p_Result_3, i8* %stripes_1_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
branch150:1  br label %branch282004

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch58:0  store i8 %p_Result_3, i8* %stripes_0_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %branch271819

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch57:0  store i8 %p_Result_3, i8* %stripes_0_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %branch271819

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch56:0  store i8 %p_Result_3, i8* %stripes_0_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %branch271819

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch55:0  store i8 %p_Result_3, i8* %stripes_0_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %branch271819

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch54:0  store i8 %p_Result_3, i8* %stripes_0_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %branch271819

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch250:0  store i8 %p_Result_3, i8* %stripes_2_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
branch250:1  br label %branch292195

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch249:0  store i8 %p_Result_3, i8* %stripes_2_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
branch249:1  br label %branch292195

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch248:0  store i8 %p_Result_3, i8* %stripes_2_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
branch248:1  br label %branch292195

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch247:0  store i8 %p_Result_3, i8* %stripes_2_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
branch247:1  br label %branch292195

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch246:0  store i8 %p_Result_3, i8* %stripes_2_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
branch246:1  br label %branch292195

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln125_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.21640:2  %add_ln128_3 = add i16 1, %select_ln125_4

]]></Node>
<StgValue><ssdm name="add_ln128_3"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.21640:3  %select_ln125_6 = select i1 %icmp_ln125_3, i16 %add_ln128_3, i16 %select_ln125_4

]]></Node>
<StgValue><ssdm name="select_ln125_6"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.31631:4  %select_ln125_9 = select i1 %icmp_ln125_4, i8 0, i8 %add_ln124_4

]]></Node>
<StgValue><ssdm name="select_ln125_9"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.31631:7  %trunc_ln122_6 = trunc i8 %select_ln125_9 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln122_6"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.31631:26  switch i2 %trunc_ln122_6, label %branch17 [
    i2 0, label %branch15
    i2 1, label %branch16
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.41627:1  switch i2 %trunc_ln122_6, label %branch14 [
    i2 0, label %branch12
    i2 1, label %branch13
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.41622:0  %add_ln124_5 = add i8 1, %select_ln125_9

]]></Node>
<StgValue><ssdm name="add_ln124_5"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.41622:1  %icmp_ln125_5 = icmp eq i8 %add_ln124_5, 3

]]></Node>
<StgValue><ssdm name="icmp_ln125_5"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.41622:4  %select_ln125_11 = select i1 %icmp_ln125_5, i8 0, i8 %add_ln124_5

]]></Node>
<StgValue><ssdm name="select_ln125_11"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.41622:7  %trunc_ln122_7 = trunc i8 %select_ln125_11 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln122_7"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.41622:26  switch i2 %trunc_ln122_7, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.51618:1  switch i2 %trunc_ln122_7, label %branch8 [
    i2 0, label %branch6
    i2 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.51613:0  %add_ln124_6 = add i8 1, %select_ln125_11

]]></Node>
<StgValue><ssdm name="add_ln124_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="403" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch167:0  store i8 %p_Result_2, i8* %stripes_1_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
branch167:1  br label %branch342020

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch71:0  store i8 %p_Result_2, i8* %stripes_0_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %branch331833

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch263:0  store i8 %p_Result_2, i8* %stripes_2_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
branch263:1  br label %branch352211

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch148:0  store i8 %p_Result_1_3, i8* %stripes_1_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
branch148:1  br label %branch251996

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch147:0  store i8 %p_Result_1_3, i8* %stripes_1_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
branch147:1  br label %branch251996

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch146:0  store i8 %p_Result_1_3, i8* %stripes_1_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
branch146:1  br label %branch251996

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch145:0  store i8 %p_Result_1_3, i8* %stripes_1_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
branch145:1  br label %branch251996

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch52:0  store i8 %p_Result_1_3, i8* %stripes_0_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %branch241812

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch51:0  store i8 %p_Result_1_3, i8* %stripes_0_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %branch241812

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch50:0  store i8 %p_Result_1_3, i8* %stripes_0_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %branch241812

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch49:0  store i8 %p_Result_1_3, i8* %stripes_0_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %branch241812

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch244:0  store i8 %p_Result_1_3, i8* %stripes_2_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
branch244:1  br label %branch262187

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch243:0  store i8 %p_Result_1_3, i8* %stripes_2_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0">
<![CDATA[
branch243:1  br label %branch262187

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch242:0  store i8 %p_Result_1_3, i8* %stripes_2_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
branch242:1  br label %branch262187

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch241:0  store i8 %p_Result_1_3, i8* %stripes_2_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
branch241:1  br label %branch262187

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.21640:6  %zext_ln122_4 = zext i16 %select_ln125_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln122_4"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21640:8  %stripes_0_0_addr_4 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_4"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21640:9  %stripes_0_1_addr_4 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_4"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21640:10  %stripes_0_2_addr_4 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_4"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21640:11  %stripes_0_3_addr_4 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_4"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21640:12  %stripes_0_4_addr_4 = getelementptr [514 x i8]* @stripes_0_4, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="stripes_0_4_addr_4"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21640:13  %stripes_0_5_addr_4 = getelementptr [514 x i8]* @stripes_0_5, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="stripes_0_5_addr_4"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21640:14  %stripes_1_0_addr_4 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_4"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21640:15  %stripes_1_1_addr_4 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_4"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21640:16  %stripes_1_2_addr_4 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_4"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21640:17  %stripes_1_3_addr_4 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_4"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21640:18  %stripes_1_4_addr_4 = getelementptr [514 x i8]* @stripes_1_4, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="stripes_1_4_addr_4"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21640:19  %stripes_1_5_addr_4 = getelementptr [514 x i8]* @stripes_1_5, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="stripes_1_5_addr_4"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21640:20  %stripes_2_0_addr_4 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_4"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21640:21  %stripes_2_1_addr_4 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_4"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21640:22  %stripes_2_2_addr_4 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_4"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21640:23  %stripes_2_3_addr_4 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_4"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21640:24  %stripes_2_4_addr_4 = getelementptr [514 x i8]* @stripes_2_4, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="stripes_2_4_addr_4"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21640:25  %stripes_2_5_addr_4 = getelementptr [514 x i8]* @stripes_2_5, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="stripes_2_5_addr_4"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch142:0  store i8 %p_Result_4, i8* %stripes_1_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
branch142:1  br label %branch221988

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch141:0  store i8 %p_Result_4, i8* %stripes_1_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
branch141:1  br label %branch221988

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch140:0  store i8 %p_Result_4, i8* %stripes_1_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
branch140:1  br label %branch221988

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch139:0  store i8 %p_Result_4, i8* %stripes_1_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
branch139:1  br label %branch221988

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch138:0  store i8 %p_Result_4, i8* %stripes_1_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
branch138:1  br label %branch221988

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch461804:0  store i8 %p_Result_4, i8* %stripes_0_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0">
<![CDATA[
branch461804:1  br label %branch211799

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch451803:0  store i8 %p_Result_4, i8* %stripes_0_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
branch451803:1  br label %branch211799

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch441802:0  store i8 %p_Result_4, i8* %stripes_0_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
branch441802:1  br label %branch211799

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch431801:0  store i8 %p_Result_4, i8* %stripes_0_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
branch431801:1  br label %branch211799

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch421800:0  store i8 %p_Result_4, i8* %stripes_0_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
branch421800:1  br label %branch211799

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch238:0  store i8 %p_Result_4, i8* %stripes_2_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
branch238:1  br label %branch232179

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch237:0  store i8 %p_Result_4, i8* %stripes_2_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
branch237:1  br label %branch232179

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch236:0  store i8 %p_Result_4, i8* %stripes_2_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
branch236:1  br label %branch232179

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch235:0  store i8 %p_Result_4, i8* %stripes_2_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
branch235:1  br label %branch232179

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch234:0  store i8 %p_Result_4, i8* %stripes_2_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
branch234:1  br label %branch232179

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln125_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.31631:2  %add_ln128_4 = add i16 1, %select_ln125_6

]]></Node>
<StgValue><ssdm name="add_ln128_4"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.31631:3  %select_ln125_8 = select i1 %icmp_ln125_4, i16 %add_ln128_4, i16 %select_ln125_6

]]></Node>
<StgValue><ssdm name="select_ln125_8"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.51613:1  %icmp_ln125_6 = icmp eq i8 %add_ln124_6, 3

]]></Node>
<StgValue><ssdm name="icmp_ln125_6"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.51613:4  %select_ln125_13 = select i1 %icmp_ln125_6, i8 0, i8 %add_ln124_6

]]></Node>
<StgValue><ssdm name="select_ln125_13"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.51613:7  %trunc_ln122_8 = trunc i8 %select_ln125_13 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln122_8"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.51613:26  switch i2 %trunc_ln122_8, label %branch5 [
    i2 0, label %branch3
    i2 1, label %branch4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.61609:1  switch i2 %trunc_ln122_8, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.61604:0  %add_ln124_7 = add i8 %select_ln125_13, 1

]]></Node>
<StgValue><ssdm name="add_ln124_7"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.61604:1  %icmp_ln125_7 = icmp eq i8 %add_ln124_7, 3

]]></Node>
<StgValue><ssdm name="icmp_ln125_7"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61604:6  %or_ln125_3 = or i1 %icmp_ln125_4, %icmp_ln125_5

]]></Node>
<StgValue><ssdm name="or_ln125_3"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61604:7  %or_ln125_4 = or i1 %icmp_ln125_6, %icmp_ln125_7

]]></Node>
<StgValue><ssdm name="or_ln125_4"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61604:8  %or_ln125_5 = or i1 %or_ln125_4, %or_ln125_3

]]></Node>
<StgValue><ssdm name="or_ln125_5"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61604:9  %or_ln125_6 = or i1 %or_ln125_5, %or_ln125_2

]]></Node>
<StgValue><ssdm name="or_ln125_6"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.61604:11  %select_ln125_15 = select i1 %icmp_ln125_7, i8 0, i8 %add_ln124_7

]]></Node>
<StgValue><ssdm name="select_ln125_15"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.61604:12  store i8 %select_ln125_15, i8* @channel_idx, align 1

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="497" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch161:0  store i8 %p_Result_1_2, i8* %stripes_1_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
branch161:1  br label %branch312012

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch65:0  store i8 %p_Result_1_2, i8* %stripes_0_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %branch301826

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch257:0  store i8 %p_Result_1_2, i8* %stripes_2_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
branch257:1  br label %branch322203

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch136:0  store i8 %p_Result_1_4, i8* %stripes_1_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
branch136:1  br label %branch191980

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch135:0  store i8 %p_Result_1_4, i8* %stripes_1_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="506" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
branch135:1  br label %branch191980

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="507" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch134:0  store i8 %p_Result_1_4, i8* %stripes_1_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="508" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
branch134:1  br label %branch191980

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="509" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch133:0  store i8 %p_Result_1_4, i8* %stripes_1_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="510" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0">
<![CDATA[
branch133:1  br label %branch191980

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="511" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch401791:0  store i8 %p_Result_1_4, i8* %stripes_0_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="512" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0">
<![CDATA[
branch401791:1  br label %branch181786

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="513" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch391790:0  store i8 %p_Result_1_4, i8* %stripes_0_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="514" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0">
<![CDATA[
branch391790:1  br label %branch181786

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="515" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch381789:0  store i8 %p_Result_1_4, i8* %stripes_0_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="516" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
branch381789:1  br label %branch181786

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="517" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch371788:0  store i8 %p_Result_1_4, i8* %stripes_0_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="518" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0">
<![CDATA[
branch371788:1  br label %branch181786

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="519" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch232:0  store i8 %p_Result_1_4, i8* %stripes_2_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="520" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
branch232:1  br label %branch202171

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="521" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch231:0  store i8 %p_Result_1_4, i8* %stripes_2_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="522" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
branch231:1  br label %branch202171

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="523" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch230:0  store i8 %p_Result_1_4, i8* %stripes_2_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="524" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
branch230:1  br label %branch202171

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="525" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch229:0  store i8 %p_Result_1_4, i8* %stripes_2_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="526" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
branch229:1  br label %branch202171

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.31631:6  %zext_ln122_5 = zext i16 %select_ln125_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln122_5"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31631:8  %stripes_0_0_addr_5 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_5"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31631:9  %stripes_0_1_addr_5 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_5"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31631:10  %stripes_0_2_addr_5 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_5"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31631:11  %stripes_0_3_addr_5 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_5"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31631:12  %stripes_0_4_addr_5 = getelementptr [514 x i8]* @stripes_0_4, i64 0, i64 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="stripes_0_4_addr_5"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31631:13  %stripes_0_5_addr_5 = getelementptr [514 x i8]* @stripes_0_5, i64 0, i64 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="stripes_0_5_addr_5"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31631:14  %stripes_1_0_addr_5 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_5"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31631:15  %stripes_1_1_addr_5 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_5"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31631:16  %stripes_1_2_addr_5 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_5"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31631:17  %stripes_1_3_addr_5 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_5"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31631:18  %stripes_1_4_addr_5 = getelementptr [514 x i8]* @stripes_1_4, i64 0, i64 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="stripes_1_4_addr_5"/></StgValue>
</operation>

<operation id="539" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31631:19  %stripes_1_5_addr_5 = getelementptr [514 x i8]* @stripes_1_5, i64 0, i64 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="stripes_1_5_addr_5"/></StgValue>
</operation>

<operation id="540" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31631:20  %stripes_2_0_addr_5 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_5"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31631:21  %stripes_2_1_addr_5 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_5"/></StgValue>
</operation>

<operation id="542" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31631:22  %stripes_2_2_addr_5 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_5"/></StgValue>
</operation>

<operation id="543" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31631:23  %stripes_2_3_addr_5 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_5"/></StgValue>
</operation>

<operation id="544" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31631:24  %stripes_2_4_addr_5 = getelementptr [514 x i8]* @stripes_2_4, i64 0, i64 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="stripes_2_4_addr_5"/></StgValue>
</operation>

<operation id="545" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31631:25  %stripes_2_5_addr_5 = getelementptr [514 x i8]* @stripes_2_5, i64 0, i64 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="stripes_2_5_addr_5"/></StgValue>
</operation>

<operation id="546" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch130:0  store i8 %p_Result_5, i8* %stripes_1_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="547" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0">
<![CDATA[
branch130:1  br label %branch161972

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="548" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch129:0  store i8 %p_Result_5, i8* %stripes_1_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0">
<![CDATA[
branch129:1  br label %branch161972

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch128:0  store i8 %p_Result_5, i8* %stripes_1_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0">
<![CDATA[
branch128:1  br label %branch161972

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch127:0  store i8 %p_Result_5, i8* %stripes_1_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %branch161972

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch126:0  store i8 %p_Result_5, i8* %stripes_1_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0">
<![CDATA[
branch126:1  br label %branch161972

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch341778:0  store i8 %p_Result_5, i8* %stripes_0_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
branch341778:1  br label %branch151773

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch331777:0  store i8 %p_Result_5, i8* %stripes_0_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
branch331777:1  br label %branch151773

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch321776:0  store i8 %p_Result_5, i8* %stripes_0_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
branch321776:1  br label %branch151773

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch311775:0  store i8 %p_Result_5, i8* %stripes_0_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
branch311775:1  br label %branch151773

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch301774:0  store i8 %p_Result_5, i8* %stripes_0_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
branch301774:1  br label %branch151773

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch226:0  store i8 %p_Result_5, i8* %stripes_2_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0">
<![CDATA[
branch226:1  br label %branch172163

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch225:0  store i8 %p_Result_5, i8* %stripes_2_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0">
<![CDATA[
branch225:1  br label %branch172163

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch224:0  store i8 %p_Result_5, i8* %stripes_2_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0">
<![CDATA[
branch224:1  br label %branch172163

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch223:0  store i8 %p_Result_5, i8* %stripes_2_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0">
<![CDATA[
branch223:1  br label %branch172163

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch222:0  store i8 %p_Result_5, i8* %stripes_2_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0">
<![CDATA[
branch222:1  br label %branch172163

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln125_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.41622:2  %add_ln128_5 = add i16 1, %select_ln125_8

]]></Node>
<StgValue><ssdm name="add_ln128_5"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.41622:3  %select_ln125_10 = select i1 %icmp_ln125_5, i16 %add_ln128_5, i16 %select_ln125_8

]]></Node>
<StgValue><ssdm name="select_ln125_10"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="578" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch155:0  store i8 %p_Result_3, i8* %stripes_1_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="579" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
branch155:1  br label %branch282004

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="580" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch59:0  store i8 %p_Result_3, i8* %stripes_0_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="581" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %branch271819

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="582" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch251:0  store i8 %p_Result_3, i8* %stripes_2_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="583" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
branch251:1  br label %branch292195

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="584" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch124:0  store i8 %p_Result_1_5, i8* %stripes_1_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="585" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %branch131964

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="586" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch123:0  store i8 %p_Result_1_5, i8* %stripes_1_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="587" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %branch131964

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="588" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch122:0  store i8 %p_Result_1_5, i8* %stripes_1_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="589" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %branch131964

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="590" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch121:0  store i8 %p_Result_1_5, i8* %stripes_1_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="591" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %branch131964

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="592" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch281765:0  store i8 %p_Result_1_5, i8* %stripes_0_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="593" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
branch281765:1  br label %branch121760

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="594" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch271764:0  store i8 %p_Result_1_5, i8* %stripes_0_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="595" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
branch271764:1  br label %branch121760

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="596" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch261763:0  store i8 %p_Result_1_5, i8* %stripes_0_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="597" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0">
<![CDATA[
branch261763:1  br label %branch121760

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="598" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch251762:0  store i8 %p_Result_1_5, i8* %stripes_0_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="599" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0">
<![CDATA[
branch251762:1  br label %branch121760

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="600" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch220:0  store i8 %p_Result_1_5, i8* %stripes_2_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="601" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0">
<![CDATA[
branch220:1  br label %branch142155

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="602" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch219:0  store i8 %p_Result_1_5, i8* %stripes_2_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="603" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0">
<![CDATA[
branch219:1  br label %branch142155

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="604" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch218:0  store i8 %p_Result_1_5, i8* %stripes_2_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="605" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0">
<![CDATA[
branch218:1  br label %branch142155

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="606" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch217:0  store i8 %p_Result_1_5, i8* %stripes_2_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="607" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0">
<![CDATA[
branch217:1  br label %branch142155

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="608" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.41622:6  %zext_ln122_6 = zext i16 %select_ln125_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln122_6"/></StgValue>
</operation>

<operation id="609" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41622:8  %stripes_0_0_addr_6 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_6"/></StgValue>
</operation>

<operation id="610" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41622:9  %stripes_0_1_addr_6 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_6"/></StgValue>
</operation>

<operation id="611" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41622:10  %stripes_0_2_addr_6 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_6"/></StgValue>
</operation>

<operation id="612" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41622:11  %stripes_0_3_addr_6 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_6"/></StgValue>
</operation>

<operation id="613" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41622:12  %stripes_0_4_addr_6 = getelementptr [514 x i8]* @stripes_0_4, i64 0, i64 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="stripes_0_4_addr_6"/></StgValue>
</operation>

<operation id="614" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41622:13  %stripes_0_5_addr_6 = getelementptr [514 x i8]* @stripes_0_5, i64 0, i64 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="stripes_0_5_addr_6"/></StgValue>
</operation>

<operation id="615" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41622:14  %stripes_1_0_addr_6 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_6"/></StgValue>
</operation>

<operation id="616" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41622:15  %stripes_1_1_addr_6 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_6"/></StgValue>
</operation>

<operation id="617" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41622:16  %stripes_1_2_addr_6 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_6"/></StgValue>
</operation>

<operation id="618" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41622:17  %stripes_1_3_addr_6 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_6"/></StgValue>
</operation>

<operation id="619" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41622:18  %stripes_1_4_addr_6 = getelementptr [514 x i8]* @stripes_1_4, i64 0, i64 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="stripes_1_4_addr_6"/></StgValue>
</operation>

<operation id="620" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41622:19  %stripes_1_5_addr_6 = getelementptr [514 x i8]* @stripes_1_5, i64 0, i64 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="stripes_1_5_addr_6"/></StgValue>
</operation>

<operation id="621" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41622:20  %stripes_2_0_addr_6 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_6"/></StgValue>
</operation>

<operation id="622" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41622:21  %stripes_2_1_addr_6 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_6"/></StgValue>
</operation>

<operation id="623" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41622:22  %stripes_2_2_addr_6 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_6"/></StgValue>
</operation>

<operation id="624" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41622:23  %stripes_2_3_addr_6 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_6"/></StgValue>
</operation>

<operation id="625" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41622:24  %stripes_2_4_addr_6 = getelementptr [514 x i8]* @stripes_2_4, i64 0, i64 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="stripes_2_4_addr_6"/></StgValue>
</operation>

<operation id="626" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41622:25  %stripes_2_5_addr_6 = getelementptr [514 x i8]* @stripes_2_5, i64 0, i64 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="stripes_2_5_addr_6"/></StgValue>
</operation>

<operation id="627" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch118:0  store i8 %p_Result_6, i8* %stripes_1_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="628" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %branch101956

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="629" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch117:0  store i8 %p_Result_6, i8* %stripes_1_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="630" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %branch101956

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="631" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch116:0  store i8 %p_Result_6, i8* %stripes_1_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="632" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %branch101956

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="633" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch115:0  store i8 %p_Result_6, i8* %stripes_1_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="634" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %branch101956

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="635" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch114:0  store i8 %p_Result_6, i8* %stripes_1_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="636" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %branch101956

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="637" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch221752:0  store i8 %p_Result_6, i8* %stripes_0_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="638" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="0">
<![CDATA[
branch221752:1  br label %branch91747

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="639" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch211751:0  store i8 %p_Result_6, i8* %stripes_0_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="640" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0">
<![CDATA[
branch211751:1  br label %branch91747

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="641" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch201750:0  store i8 %p_Result_6, i8* %stripes_0_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="642" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="0">
<![CDATA[
branch201750:1  br label %branch91747

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="643" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch191749:0  store i8 %p_Result_6, i8* %stripes_0_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="644" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0">
<![CDATA[
branch191749:1  br label %branch91747

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="645" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch181748:0  store i8 %p_Result_6, i8* %stripes_0_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="646" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0">
<![CDATA[
branch181748:1  br label %branch91747

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="647" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch214:0  store i8 %p_Result_6, i8* %stripes_2_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="648" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="0">
<![CDATA[
branch214:1  br label %branch112147

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="649" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch213:0  store i8 %p_Result_6, i8* %stripes_2_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="650" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0">
<![CDATA[
branch213:1  br label %branch112147

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="651" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch212:0  store i8 %p_Result_6, i8* %stripes_2_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="652" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0">
<![CDATA[
branch212:1  br label %branch112147

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="653" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch211:0  store i8 %p_Result_6, i8* %stripes_2_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="654" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0">
<![CDATA[
branch211:1  br label %branch112147

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="655" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch210:0  store i8 %p_Result_6, i8* %stripes_2_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="656" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="0">
<![CDATA[
branch210:1  br label %branch112147

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="657" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln125_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.51613:2  %add_ln128_6 = add i16 1, %select_ln125_10

]]></Node>
<StgValue><ssdm name="add_ln128_6"/></StgValue>
</operation>

<operation id="658" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.51613:3  %select_ln125_12 = select i1 %icmp_ln125_6, i16 %add_ln128_6, i16 %select_ln125_10

]]></Node>
<StgValue><ssdm name="select_ln125_12"/></StgValue>
</operation>

<operation id="659" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln125_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.61604:2  %add_ln128_7 = add i16 %select_ln125_12, 1

]]></Node>
<StgValue><ssdm name="add_ln128_7"/></StgValue>
</operation>

<operation id="660" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.61604:10  %select_ln125_14 = select i1 %icmp_ln125_7, i16 %add_ln128_7, i16 %select_ln125_12

]]></Node>
<StgValue><ssdm name="select_ln125_14"/></StgValue>
</operation>

<operation id="661" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.61604:13  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="662" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch149:0  store i8 %p_Result_1_3, i8* %stripes_1_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
branch149:1  br label %branch251996

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="664" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch53:0  store i8 %p_Result_1_3, i8* %stripes_0_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %branch241812

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="666" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch245:0  store i8 %p_Result_1_3, i8* %stripes_2_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
branch245:1  br label %branch262187

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="668" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch112:0  store i8 %p_Result_1_6, i8* %stripes_1_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %branch71948

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="670" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch111:0  store i8 %p_Result_1_6, i8* %stripes_1_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %branch71948

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="672" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch110:0  store i8 %p_Result_1_6, i8* %stripes_1_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="673" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %branch71948

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="674" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch109:0  store i8 %p_Result_1_6, i8* %stripes_1_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %branch71948

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch161739:0  store i8 %p_Result_1_6, i8* %stripes_0_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0">
<![CDATA[
branch161739:1  br label %branch61734

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="678" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch151738:0  store i8 %p_Result_1_6, i8* %stripes_0_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0">
<![CDATA[
branch151738:1  br label %branch61734

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="680" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch141737:0  store i8 %p_Result_1_6, i8* %stripes_0_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="0">
<![CDATA[
branch141737:1  br label %branch61734

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="682" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch131736:0  store i8 %p_Result_1_6, i8* %stripes_0_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="683" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0">
<![CDATA[
branch131736:1  br label %branch61734

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="684" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch208:0  store i8 %p_Result_1_6, i8* %stripes_2_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0">
<![CDATA[
branch208:1  br label %branch82139

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="686" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch207:0  store i8 %p_Result_1_6, i8* %stripes_2_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0">
<![CDATA[
branch207:1  br label %branch82139

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="688" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch206:0  store i8 %p_Result_1_6, i8* %stripes_2_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="689" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0">
<![CDATA[
branch206:1  br label %branch82139

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="690" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch205:0  store i8 %p_Result_1_6, i8* %stripes_2_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="691" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0">
<![CDATA[
branch205:1  br label %branch82139

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="692" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.51613:6  %zext_ln122_7 = zext i16 %select_ln125_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln122_7"/></StgValue>
</operation>

<operation id="693" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51613:8  %stripes_0_0_addr_7 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_7"/></StgValue>
</operation>

<operation id="694" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51613:9  %stripes_0_1_addr_7 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_7"/></StgValue>
</operation>

<operation id="695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51613:10  %stripes_0_2_addr_7 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_7"/></StgValue>
</operation>

<operation id="696" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51613:11  %stripes_0_3_addr_7 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_7"/></StgValue>
</operation>

<operation id="697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51613:12  %stripes_0_4_addr_7 = getelementptr [514 x i8]* @stripes_0_4, i64 0, i64 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="stripes_0_4_addr_7"/></StgValue>
</operation>

<operation id="698" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51613:13  %stripes_0_5_addr_7 = getelementptr [514 x i8]* @stripes_0_5, i64 0, i64 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="stripes_0_5_addr_7"/></StgValue>
</operation>

<operation id="699" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51613:14  %stripes_1_0_addr_7 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_7"/></StgValue>
</operation>

<operation id="700" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51613:15  %stripes_1_1_addr_7 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_7"/></StgValue>
</operation>

<operation id="701" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51613:16  %stripes_1_2_addr_7 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_7"/></StgValue>
</operation>

<operation id="702" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51613:17  %stripes_1_3_addr_7 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_7"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51613:18  %stripes_1_4_addr_7 = getelementptr [514 x i8]* @stripes_1_4, i64 0, i64 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="stripes_1_4_addr_7"/></StgValue>
</operation>

<operation id="704" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51613:19  %stripes_1_5_addr_7 = getelementptr [514 x i8]* @stripes_1_5, i64 0, i64 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="stripes_1_5_addr_7"/></StgValue>
</operation>

<operation id="705" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51613:20  %stripes_2_0_addr_7 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_7"/></StgValue>
</operation>

<operation id="706" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51613:21  %stripes_2_1_addr_7 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_7"/></StgValue>
</operation>

<operation id="707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51613:22  %stripes_2_2_addr_7 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_7"/></StgValue>
</operation>

<operation id="708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51613:23  %stripes_2_3_addr_7 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_7"/></StgValue>
</operation>

<operation id="709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51613:24  %stripes_2_4_addr_7 = getelementptr [514 x i8]* @stripes_2_4, i64 0, i64 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="stripes_2_4_addr_7"/></StgValue>
</operation>

<operation id="710" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51613:25  %stripes_2_5_addr_7 = getelementptr [514 x i8]* @stripes_2_5, i64 0, i64 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="stripes_2_5_addr_7"/></StgValue>
</operation>

<operation id="711" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch106:0  store i8 %p_Result_7, i8* %stripes_1_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %branch41940

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="713" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch105:0  store i8 %p_Result_7, i8* %stripes_1_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="714" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %branch41940

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="715" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch104:0  store i8 %p_Result_7, i8* %stripes_1_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="716" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %branch41940

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="717" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch103:0  store i8 %p_Result_7, i8* %stripes_1_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %branch41940

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="719" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch102:0  store i8 %p_Result_7, i8* %stripes_1_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="720" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %branch41940

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="721" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch101726:0  store i8 %p_Result_7, i8* %stripes_0_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="722" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0">
<![CDATA[
branch101726:1  br label %branch31721

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="723" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch91725:0  store i8 %p_Result_7, i8* %stripes_0_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="724" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0">
<![CDATA[
branch91725:1  br label %branch31721

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="725" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch81724:0  store i8 %p_Result_7, i8* %stripes_0_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="726" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0">
<![CDATA[
branch81724:1  br label %branch31721

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="727" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch71723:0  store i8 %p_Result_7, i8* %stripes_0_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="728" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0">
<![CDATA[
branch71723:1  br label %branch31721

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="729" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch61722:0  store i8 %p_Result_7, i8* %stripes_0_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="730" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0">
<![CDATA[
branch61722:1  br label %branch31721

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="731" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch202:0  store i8 %p_Result_7, i8* %stripes_2_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="732" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="-4"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0">
<![CDATA[
branch202:1  br label %branch52131

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="733" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch201:0  store i8 %p_Result_7, i8* %stripes_2_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="734" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0">
<![CDATA[
branch201:1  br label %branch52131

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="735" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch200:0  store i8 %p_Result_7, i8* %stripes_2_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="736" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0">
<![CDATA[
branch200:1  br label %branch52131

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="737" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch199:0  store i8 %p_Result_7, i8* %stripes_2_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="738" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0">
<![CDATA[
branch199:1  br label %branch52131

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="739" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch198:0  store i8 %p_Result_7, i8* %stripes_2_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="740" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0">
<![CDATA[
branch198:1  br label %branch52131

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="741" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
.loopexit:0  %write_col_offset_fla = phi i1 [ %or_ln125_6, %._crit_edge.61604 ], [ true, %4 ], [ false, %3 ]

]]></Node>
<StgValue><ssdm name="write_col_offset_fla"/></StgValue>
</operation>

<operation id="742" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
.loopexit:1  %write_col_offset_new_9 = phi i16 [ %select_ln125_14, %._crit_edge.61604 ], [ 1, %4 ], [ 1, %3 ]

]]></Node>
<StgValue><ssdm name="write_col_offset_new_9"/></StgValue>
</operation>

<operation id="743" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %write_col_offset_fla, label %mergeST, label %.loopexit.new

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="744" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_col_offset_fla" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST:0  store i16 %write_col_offset_new_9, i16* @write_col_offset, align 2

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="745" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_col_offset_fla" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %.loopexit.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="746" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch143:0  store i8 %p_Result_4, i8* %stripes_1_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="747" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
branch143:1  br label %branch221988

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch471805:0  store i8 %p_Result_4, i8* %stripes_0_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="749" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
branch471805:1  br label %branch211799

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="750" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch239:0  store i8 %p_Result_4, i8* %stripes_2_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="751" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
branch239:1  br label %branch232179

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="752" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch100:0  store i8 %p_Result_1_7, i8* %stripes_1_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="753" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %branch11932

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="754" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch99:0  store i8 %p_Result_1_7, i8* %stripes_1_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="755" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %branch11932

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="756" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch98:0  store i8 %p_Result_1_7, i8* %stripes_1_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="757" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %branch11932

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="758" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch97:0  store i8 %p_Result_1_7, i8* %stripes_1_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="759" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %branch11932

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="760" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch41713:0  store i8 %p_Result_1_7, i8* %stripes_0_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="761" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="0">
<![CDATA[
branch41713:1  br label %branch01708

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="762" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch31712:0  store i8 %p_Result_1_7, i8* %stripes_0_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="763" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0">
<![CDATA[
branch31712:1  br label %branch01708

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="764" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch21711:0  store i8 %p_Result_1_7, i8* %stripes_0_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="765" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0">
<![CDATA[
branch21711:1  br label %branch01708

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="766" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch11710:0  store i8 %p_Result_1_7, i8* %stripes_0_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="767" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0">
<![CDATA[
branch11710:1  br label %branch01708

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="768" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch196:0  store i8 %p_Result_1_7, i8* %stripes_2_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="769" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="3"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0">
<![CDATA[
branch196:1  br label %branch22123

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="770" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch195:0  store i8 %p_Result_1_7, i8* %stripes_2_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="771" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="2"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="0">
<![CDATA[
branch195:1  br label %branch22123

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="772" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch194:0  store i8 %p_Result_1_7, i8* %stripes_2_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="773" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="1"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0">
<![CDATA[
branch194:1  br label %branch22123

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="774" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch193:0  store i8 %p_Result_1_7, i8* %stripes_2_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="775" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="0"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0">
<![CDATA[
branch193:1  br label %branch22123

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="776" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:2  %tmp_26 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %global_iteration_loa, i32 11, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="777" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.loopexit:3  %icmp_ln144 = icmp eq i21 %tmp_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="778" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.new:0  br i1 %icmp_ln144, label %.loopexit._crit_edge, label %meminst.0

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="779" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="32">
<![CDATA[
meminst.0:0  %trunc_ln148 = trunc i32 %global_iteration_loa to i1

]]></Node>
<StgValue><ssdm name="trunc_ln148"/></StgValue>
</operation>

<operation id="780" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="16" op_0_bw="16">
<![CDATA[
meminst.0:1  %read_col_offset_load = load i16* @read_col_offset, align 2

]]></Node>
<StgValue><ssdm name="read_col_offset_load"/></StgValue>
</operation>

<operation id="781" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="1">
<![CDATA[
meminst.0:2  %zext_ln148 = zext i1 %trunc_ln148 to i16

]]></Node>
<StgValue><ssdm name="zext_ln148"/></StgValue>
</operation>

<operation id="782" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:3  %local_col_index = add i16 %zext_ln148, %read_col_offset_load

]]></Node>
<StgValue><ssdm name="local_col_index"/></StgValue>
</operation>

<operation id="783" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="17" op_0_bw="16">
<![CDATA[
meminst.0:6  %zext_ln155 = zext i16 %local_col_index to i17

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="784" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="16">
<![CDATA[
meminst.0:15  %zext_ln166 = zext i16 %local_col_index to i64

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="785" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:16  %stripes_0_0_addr_8 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_8"/></StgValue>
</operation>

<operation id="786" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
meminst.0:17  %stripes_0_0_load = load i8* %stripes_0_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_0_load"/></StgValue>
</operation>

<operation id="787" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:77  %stripes_2_0_addr_8 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_8"/></StgValue>
</operation>

<operation id="788" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
meminst.0:78  %stripes_2_0_load = load i8* %stripes_2_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_0_load"/></StgValue>
</operation>

<operation id="789" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0:101  %add_ln166 = add i17 1, %zext_ln155

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="790" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="64" op_0_bw="17">
<![CDATA[
meminst.0:102  %zext_ln166_5 = zext i17 %add_ln166 to i64

]]></Node>
<StgValue><ssdm name="zext_ln166_5"/></StgValue>
</operation>

<operation id="791" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:103  %stripes_0_0_addr_9 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_9"/></StgValue>
</operation>

<operation id="792" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
meminst.0:104  %stripes_0_0_load_1 = load i8* %stripes_0_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_0_load_1"/></StgValue>
</operation>

<operation id="793" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:129  %stripes_1_0_addr_9 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_9"/></StgValue>
</operation>

<operation id="794" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
meminst.0:130  %stripes_1_0_load_1 = load i8* %stripes_1_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_0_load_1"/></StgValue>
</operation>

<operation id="795" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:160  %stripes_2_0_addr_9 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_9"/></StgValue>
</operation>

<operation id="796" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
meminst.0:161  %stripes_2_0_load_1 = load i8* %stripes_2_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_0_load_1"/></StgValue>
</operation>

<operation id="797" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0:185  %add_ln166_2 = add i17 2, %zext_ln155

]]></Node>
<StgValue><ssdm name="add_ln166_2"/></StgValue>
</operation>

<operation id="798" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="17">
<![CDATA[
meminst.0:186  %zext_ln166_9 = zext i17 %add_ln166_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln166_9"/></StgValue>
</operation>

<operation id="799" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:217  %stripes_1_0_addr_10 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_10"/></StgValue>
</operation>

<operation id="800" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
meminst.0:218  %stripes_1_0_load_2 = load i8* %stripes_1_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_0_load_2"/></StgValue>
</operation>

<operation id="801" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst.0:702  %icmp_ln188 = icmp eq i2 %trunc_ln114, -1

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="802" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
<literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader117.0:4  %add_ln211 = add i16 %read_col_offset_load, 2

]]></Node>
<StgValue><ssdm name="add_ln211"/></StgValue>
</operation>

<operation id="803" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
<literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader117.0:5  %icmp_ln212 = icmp eq i16 %add_ln211, 512

]]></Node>
<StgValue><ssdm name="icmp_ln212"/></StgValue>
</operation>

<operation id="804" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
<literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader117.0:6  br i1 %icmp_ln212, label %5, label %mergeST2

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="805" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
<literal name="icmp_ln188" val="1"/>
<literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %mergeST2

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="806" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch137:0  store i8 %p_Result_1_4, i8* %stripes_1_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="807" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
branch137:1  br label %branch191980

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="808" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch411792:0  store i8 %p_Result_1_4, i8* %stripes_0_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="809" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
branch411792:1  br label %branch181786

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="810" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch233:0  store i8 %p_Result_1_4, i8* %stripes_2_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="811" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
branch233:1  br label %branch202171

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="812" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
meminst.0:17  %stripes_0_0_load = load i8* %stripes_0_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_0_load"/></StgValue>
</operation>

<operation id="813" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:18  %stripes_0_1_addr_8 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_8"/></StgValue>
</operation>

<operation id="814" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:19  %stripes_0_1_load = load i8* %stripes_0_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_1_load"/></StgValue>
</operation>

<operation id="815" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:20  %stripes_0_2_addr_8 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_8"/></StgValue>
</operation>

<operation id="816" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:21  %stripes_0_2_load = load i8* %stripes_0_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_2_load"/></StgValue>
</operation>

<operation id="817" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:22  %stripes_0_3_addr_8 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_8"/></StgValue>
</operation>

<operation id="818" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:23  %stripes_0_3_load = load i8* %stripes_0_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_3_load"/></StgValue>
</operation>

<operation id="819" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:24  %stripes_0_4_addr_8 = getelementptr [514 x i8]* @stripes_0_4, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="stripes_0_4_addr_8"/></StgValue>
</operation>

<operation id="820" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:25  %stripes_0_4_load = load i8* %stripes_0_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_4_load"/></StgValue>
</operation>

<operation id="821" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:48  %stripes_1_0_addr_8 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_8"/></StgValue>
</operation>

<operation id="822" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
meminst.0:49  %stripes_1_0_load = load i8* %stripes_1_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_0_load"/></StgValue>
</operation>

<operation id="823" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
meminst.0:78  %stripes_2_0_load = load i8* %stripes_2_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_0_load"/></StgValue>
</operation>

<operation id="824" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:79  %stripes_2_1_addr_8 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_8"/></StgValue>
</operation>

<operation id="825" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:80  %stripes_2_1_load = load i8* %stripes_2_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_1_load"/></StgValue>
</operation>

<operation id="826" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:81  %stripes_2_2_addr_8 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_8"/></StgValue>
</operation>

<operation id="827" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:82  %stripes_2_2_load = load i8* %stripes_2_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_2_load"/></StgValue>
</operation>

<operation id="828" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:83  %stripes_2_3_addr_8 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_8"/></StgValue>
</operation>

<operation id="829" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:84  %stripes_2_3_load = load i8* %stripes_2_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_3_load"/></StgValue>
</operation>

<operation id="830" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:85  %stripes_2_4_addr_8 = getelementptr [514 x i8]* @stripes_2_4, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="stripes_2_4_addr_8"/></StgValue>
</operation>

<operation id="831" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:86  %stripes_2_4_load = load i8* %stripes_2_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_4_load"/></StgValue>
</operation>

<operation id="832" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
meminst.0:104  %stripes_0_0_load_1 = load i8* %stripes_0_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_0_load_1"/></StgValue>
</operation>

<operation id="833" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:105  %stripes_0_1_addr_9 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_9"/></StgValue>
</operation>

<operation id="834" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:106  %stripes_0_1_load_1 = load i8* %stripes_0_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_1_load_1"/></StgValue>
</operation>

<operation id="835" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:107  %stripes_0_2_addr_9 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_9"/></StgValue>
</operation>

<operation id="836" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:108  %stripes_0_2_load_1 = load i8* %stripes_0_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_2_load_1"/></StgValue>
</operation>

<operation id="837" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:109  %stripes_0_3_addr_9 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_9"/></StgValue>
</operation>

<operation id="838" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:110  %stripes_0_3_load_1 = load i8* %stripes_0_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_3_load_1"/></StgValue>
</operation>

<operation id="839" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:111  %stripes_0_4_addr_9 = getelementptr [514 x i8]* @stripes_0_4, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="stripes_0_4_addr_9"/></StgValue>
</operation>

<operation id="840" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:112  %stripes_0_4_load_1 = load i8* %stripes_0_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_4_load_1"/></StgValue>
</operation>

<operation id="841" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
meminst.0:130  %stripes_1_0_load_1 = load i8* %stripes_1_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_0_load_1"/></StgValue>
</operation>

<operation id="842" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:131  %stripes_1_1_addr_9 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_9"/></StgValue>
</operation>

<operation id="843" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:132  %stripes_1_1_load_1 = load i8* %stripes_1_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_1_load_1"/></StgValue>
</operation>

<operation id="844" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:133  %stripes_1_2_addr_9 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_9"/></StgValue>
</operation>

<operation id="845" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:134  %stripes_1_2_load_1 = load i8* %stripes_1_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_2_load_1"/></StgValue>
</operation>

<operation id="846" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:135  %stripes_1_3_addr_9 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_9"/></StgValue>
</operation>

<operation id="847" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:136  %stripes_1_3_load_1 = load i8* %stripes_1_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_3_load_1"/></StgValue>
</operation>

<operation id="848" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:137  %stripes_1_4_addr_9 = getelementptr [514 x i8]* @stripes_1_4, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="stripes_1_4_addr_9"/></StgValue>
</operation>

<operation id="849" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:138  %stripes_1_4_load_1 = load i8* %stripes_1_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_4_load_1"/></StgValue>
</operation>

<operation id="850" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
meminst.0:161  %stripes_2_0_load_1 = load i8* %stripes_2_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_0_load_1"/></StgValue>
</operation>

<operation id="851" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:162  %stripes_2_1_addr_9 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_9"/></StgValue>
</operation>

<operation id="852" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:163  %stripes_2_1_load_1 = load i8* %stripes_2_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_1_load_1"/></StgValue>
</operation>

<operation id="853" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:164  %stripes_2_2_addr_9 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_9"/></StgValue>
</operation>

<operation id="854" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:165  %stripes_2_2_load_1 = load i8* %stripes_2_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_2_load_1"/></StgValue>
</operation>

<operation id="855" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:166  %stripes_2_3_addr_9 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_9"/></StgValue>
</operation>

<operation id="856" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:167  %stripes_2_3_load_1 = load i8* %stripes_2_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_3_load_1"/></StgValue>
</operation>

<operation id="857" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:168  %stripes_2_4_addr_9 = getelementptr [514 x i8]* @stripes_2_4, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="stripes_2_4_addr_9"/></StgValue>
</operation>

<operation id="858" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:169  %stripes_2_4_load_1 = load i8* %stripes_2_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_4_load_1"/></StgValue>
</operation>

<operation id="859" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:187  %stripes_0_0_addr_10 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_10"/></StgValue>
</operation>

<operation id="860" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
meminst.0:188  %stripes_0_0_load_2 = load i8* %stripes_0_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_0_load_2"/></StgValue>
</operation>

<operation id="861" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
meminst.0:218  %stripes_1_0_load_2 = load i8* %stripes_1_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_0_load_2"/></StgValue>
</operation>

<operation id="862" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:219  %stripes_1_1_addr_10 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_10"/></StgValue>
</operation>

<operation id="863" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:220  %stripes_1_1_load_2 = load i8* %stripes_1_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_1_load_2"/></StgValue>
</operation>

<operation id="864" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:221  %stripes_1_2_addr_10 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_10"/></StgValue>
</operation>

<operation id="865" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:222  %stripes_1_2_load_2 = load i8* %stripes_1_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_2_load_2"/></StgValue>
</operation>

<operation id="866" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:223  %stripes_1_3_addr_10 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_10"/></StgValue>
</operation>

<operation id="867" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:224  %stripes_1_3_load_2 = load i8* %stripes_1_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_3_load_2"/></StgValue>
</operation>

<operation id="868" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:225  %stripes_1_4_addr_10 = getelementptr [514 x i8]* @stripes_1_4, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="stripes_1_4_addr_10"/></StgValue>
</operation>

<operation id="869" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:226  %stripes_1_4_load_2 = load i8* %stripes_1_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_4_load_2"/></StgValue>
</operation>

<operation id="870" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:241  %stripes_2_0_addr_10 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_10"/></StgValue>
</operation>

<operation id="871" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
meminst.0:242  %stripes_2_0_load_2 = load i8* %stripes_2_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_0_load_2"/></StgValue>
</operation>

<operation id="872" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
<literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST2:0  %read_col_offset_new_s = phi i16 [ 0, %5 ], [ %add_ln211, %.preheader117.0 ]

]]></Node>
<StgValue><ssdm name="read_col_offset_new_s"/></StgValue>
</operation>

<operation id="873" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
<literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST2:1  store i16 %read_col_offset_new_s, i16* @read_col_offset, align 2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="874" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
branch131:0  store i8 %p_Result_5, i8* %stripes_1_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="875" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %branch161972

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="876" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
branch351779:0  store i8 %p_Result_5, i8* %stripes_0_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="877" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
branch351779:1  br label %branch151773

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="878" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
branch227:0  store i8 %p_Result_5, i8* %stripes_2_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="879" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0">
<![CDATA[
branch227:1  br label %branch172163

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="880" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:19  %stripes_0_1_load = load i8* %stripes_0_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_1_load"/></StgValue>
</operation>

<operation id="881" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:21  %stripes_0_2_load = load i8* %stripes_0_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_2_load"/></StgValue>
</operation>

<operation id="882" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:23  %stripes_0_3_load = load i8* %stripes_0_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_3_load"/></StgValue>
</operation>

<operation id="883" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:25  %stripes_0_4_load = load i8* %stripes_0_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_4_load"/></StgValue>
</operation>

<operation id="884" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
meminst.0:49  %stripes_1_0_load = load i8* %stripes_1_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_0_load"/></StgValue>
</operation>

<operation id="885" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:50  %stripes_1_1_addr_8 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_8"/></StgValue>
</operation>

<operation id="886" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:51  %stripes_1_1_load = load i8* %stripes_1_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_1_load"/></StgValue>
</operation>

<operation id="887" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:52  %stripes_1_2_addr_8 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_8"/></StgValue>
</operation>

<operation id="888" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:53  %stripes_1_2_load = load i8* %stripes_1_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_2_load"/></StgValue>
</operation>

<operation id="889" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:54  %stripes_1_3_addr_8 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_8"/></StgValue>
</operation>

<operation id="890" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:55  %stripes_1_3_load = load i8* %stripes_1_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_3_load"/></StgValue>
</operation>

<operation id="891" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:56  %stripes_1_4_addr_8 = getelementptr [514 x i8]* @stripes_1_4, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="stripes_1_4_addr_8"/></StgValue>
</operation>

<operation id="892" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:57  %stripes_1_4_load = load i8* %stripes_1_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_4_load"/></StgValue>
</operation>

<operation id="893" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:80  %stripes_2_1_load = load i8* %stripes_2_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_1_load"/></StgValue>
</operation>

<operation id="894" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:82  %stripes_2_2_load = load i8* %stripes_2_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_2_load"/></StgValue>
</operation>

<operation id="895" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:84  %stripes_2_3_load = load i8* %stripes_2_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_3_load"/></StgValue>
</operation>

<operation id="896" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:86  %stripes_2_4_load = load i8* %stripes_2_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_4_load"/></StgValue>
</operation>

<operation id="897" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:106  %stripes_0_1_load_1 = load i8* %stripes_0_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_1_load_1"/></StgValue>
</operation>

<operation id="898" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:108  %stripes_0_2_load_1 = load i8* %stripes_0_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_2_load_1"/></StgValue>
</operation>

<operation id="899" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:110  %stripes_0_3_load_1 = load i8* %stripes_0_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_3_load_1"/></StgValue>
</operation>

<operation id="900" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:112  %stripes_0_4_load_1 = load i8* %stripes_0_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_4_load_1"/></StgValue>
</operation>

<operation id="901" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:132  %stripes_1_1_load_1 = load i8* %stripes_1_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_1_load_1"/></StgValue>
</operation>

<operation id="902" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:134  %stripes_1_2_load_1 = load i8* %stripes_1_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_2_load_1"/></StgValue>
</operation>

<operation id="903" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:136  %stripes_1_3_load_1 = load i8* %stripes_1_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_3_load_1"/></StgValue>
</operation>

<operation id="904" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:138  %stripes_1_4_load_1 = load i8* %stripes_1_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_4_load_1"/></StgValue>
</operation>

<operation id="905" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:163  %stripes_2_1_load_1 = load i8* %stripes_2_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_1_load_1"/></StgValue>
</operation>

<operation id="906" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:165  %stripes_2_2_load_1 = load i8* %stripes_2_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_2_load_1"/></StgValue>
</operation>

<operation id="907" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:167  %stripes_2_3_load_1 = load i8* %stripes_2_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_3_load_1"/></StgValue>
</operation>

<operation id="908" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:169  %stripes_2_4_load_1 = load i8* %stripes_2_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_4_load_1"/></StgValue>
</operation>

<operation id="909" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
meminst.0:188  %stripes_0_0_load_2 = load i8* %stripes_0_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_0_load_2"/></StgValue>
</operation>

<operation id="910" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:189  %stripes_0_1_addr_10 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_10"/></StgValue>
</operation>

<operation id="911" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:190  %stripes_0_1_load_2 = load i8* %stripes_0_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_1_load_2"/></StgValue>
</operation>

<operation id="912" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:191  %stripes_0_2_addr_10 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_10"/></StgValue>
</operation>

<operation id="913" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:192  %stripes_0_2_load_2 = load i8* %stripes_0_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_2_load_2"/></StgValue>
</operation>

<operation id="914" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:193  %stripes_0_3_addr_10 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_10"/></StgValue>
</operation>

<operation id="915" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:194  %stripes_0_3_load_2 = load i8* %stripes_0_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_3_load_2"/></StgValue>
</operation>

<operation id="916" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:195  %stripes_0_4_addr_10 = getelementptr [514 x i8]* @stripes_0_4, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="stripes_0_4_addr_10"/></StgValue>
</operation>

<operation id="917" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:196  %stripes_0_4_load_2 = load i8* %stripes_0_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_4_load_2"/></StgValue>
</operation>

<operation id="918" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:220  %stripes_1_1_load_2 = load i8* %stripes_1_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_1_load_2"/></StgValue>
</operation>

<operation id="919" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:222  %stripes_1_2_load_2 = load i8* %stripes_1_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_2_load_2"/></StgValue>
</operation>

<operation id="920" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:224  %stripes_1_3_load_2 = load i8* %stripes_1_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_3_load_2"/></StgValue>
</operation>

<operation id="921" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:226  %stripes_1_4_load_2 = load i8* %stripes_1_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_4_load_2"/></StgValue>
</operation>

<operation id="922" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
meminst.0:242  %stripes_2_0_load_2 = load i8* %stripes_2_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_0_load_2"/></StgValue>
</operation>

<operation id="923" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:243  %stripes_2_1_addr_10 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_10"/></StgValue>
</operation>

<operation id="924" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:244  %stripes_2_1_load_2 = load i8* %stripes_2_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_1_load_2"/></StgValue>
</operation>

<operation id="925" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:245  %stripes_2_2_addr_10 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_10"/></StgValue>
</operation>

<operation id="926" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:246  %stripes_2_2_load_2 = load i8* %stripes_2_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_2_load_2"/></StgValue>
</operation>

<operation id="927" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:247  %stripes_2_3_addr_10 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_10"/></StgValue>
</operation>

<operation id="928" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:248  %stripes_2_3_load_2 = load i8* %stripes_2_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_3_load_2"/></StgValue>
</operation>

<operation id="929" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:249  %stripes_2_4_addr_10 = getelementptr [514 x i8]* @stripes_2_4, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="stripes_2_4_addr_10"/></StgValue>
</operation>

<operation id="930" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:250  %stripes_2_4_load_2 = load i8* %stripes_2_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_4_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="931" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
branch125:0  store i8 %p_Result_1_5, i8* %stripes_1_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="932" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %branch131964

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="933" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
branch291766:0  store i8 %p_Result_1_5, i8* %stripes_0_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="934" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0">
<![CDATA[
branch291766:1  br label %branch121760

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="935" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
branch221:0  store i8 %p_Result_1_5, i8* %stripes_2_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="936" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="0">
<![CDATA[
branch221:1  br label %branch142155

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="937" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:51  %stripes_1_1_load = load i8* %stripes_1_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_1_load"/></StgValue>
</operation>

<operation id="938" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:53  %stripes_1_2_load = load i8* %stripes_1_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_2_load"/></StgValue>
</operation>

<operation id="939" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:55  %stripes_1_3_load = load i8* %stripes_1_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_3_load"/></StgValue>
</operation>

<operation id="940" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:57  %stripes_1_4_load = load i8* %stripes_1_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_4_load"/></StgValue>
</operation>

<operation id="941" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:190  %stripes_0_1_load_2 = load i8* %stripes_0_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_1_load_2"/></StgValue>
</operation>

<operation id="942" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:192  %stripes_0_2_load_2 = load i8* %stripes_0_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_2_load_2"/></StgValue>
</operation>

<operation id="943" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:194  %stripes_0_3_load_2 = load i8* %stripes_0_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_3_load_2"/></StgValue>
</operation>

<operation id="944" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:196  %stripes_0_4_load_2 = load i8* %stripes_0_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_4_load_2"/></StgValue>
</operation>

<operation id="945" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:244  %stripes_2_1_load_2 = load i8* %stripes_2_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_1_load_2"/></StgValue>
</operation>

<operation id="946" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:246  %stripes_2_2_load_2 = load i8* %stripes_2_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_2_load_2"/></StgValue>
</operation>

<operation id="947" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:248  %stripes_2_3_load_2 = load i8* %stripes_2_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_3_load_2"/></StgValue>
</operation>

<operation id="948" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:250  %stripes_2_4_load_2 = load i8* %stripes_2_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_4_load_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="949" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
branch119:0  store i8 %p_Result_6, i8* %stripes_1_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="950" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %branch101956

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="951" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
branch231753:0  store i8 %p_Result_6, i8* %stripes_0_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="952" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0">
<![CDATA[
branch231753:1  br label %branch91747

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="953" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
branch215:0  store i8 %p_Result_6, i8* %stripes_2_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="954" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="0">
<![CDATA[
branch215:1  br label %branch112147

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="955" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
branch113:0  store i8 %p_Result_1_6, i8* %stripes_1_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="956" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %branch71948

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="957" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
branch171740:0  store i8 %p_Result_1_6, i8* %stripes_0_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="958" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0">
<![CDATA[
branch171740:1  br label %branch61734

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="959" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
branch209:0  store i8 %p_Result_1_6, i8* %stripes_2_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="960" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0">
<![CDATA[
branch209:1  br label %branch82139

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="961" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
branch107:0  store i8 %p_Result_7, i8* %stripes_1_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="962" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %branch41940

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="963" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
branch111727:0  store i8 %p_Result_7, i8* %stripes_0_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="964" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0">
<![CDATA[
branch111727:1  br label %branch31721

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="965" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
branch203:0  store i8 %p_Result_7, i8* %stripes_2_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="966" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_1" val="!4"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0">
<![CDATA[
branch203:1  br label %branch52131

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="967" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
branch101:0  store i8 %p_Result_1_7, i8* %stripes_1_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="968" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %branch11932

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="969" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
branch51714:0  store i8 %p_Result_1_7, i8* %stripes_0_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="970" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0">
<![CDATA[
branch51714:1  br label %branch01708

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="971" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
branch197:0  store i8 %p_Result_1_7, i8* %stripes_2_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="972" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_1" val="!0"/>
<literal name="trunc_ln122_1" val="!1"/>
<literal name="trunc_ln122_1" val="!2"/>
<literal name="trunc_ln122_1" val="!3"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0">
<![CDATA[
branch197:1  br label %branch22123

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="973" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:26  %stripes_0_5_addr_8 = getelementptr [514 x i8]* @stripes_0_5, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="stripes_0_5_addr_8"/></StgValue>
</operation>

<operation id="974" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:27  %stripes_0_5_load = load i8* %stripes_0_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_5_load"/></StgValue>
</operation>

<operation id="975" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:87  %stripes_2_5_addr_8 = getelementptr [514 x i8]* @stripes_2_5, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="stripes_2_5_addr_8"/></StgValue>
</operation>

<operation id="976" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:88  %stripes_2_5_load = load i8* %stripes_2_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_5_load"/></StgValue>
</operation>

<operation id="977" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:113  %stripes_0_5_addr_9 = getelementptr [514 x i8]* @stripes_0_5, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="stripes_0_5_addr_9"/></StgValue>
</operation>

<operation id="978" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:114  %stripes_0_5_load_1 = load i8* %stripes_0_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_5_load_1"/></StgValue>
</operation>

<operation id="979" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:139  %stripes_1_5_addr_9 = getelementptr [514 x i8]* @stripes_1_5, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="stripes_1_5_addr_9"/></StgValue>
</operation>

<operation id="980" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:140  %stripes_1_5_load_1 = load i8* %stripes_1_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_5_load_1"/></StgValue>
</operation>

<operation id="981" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:170  %stripes_2_5_addr_9 = getelementptr [514 x i8]* @stripes_2_5, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="stripes_2_5_addr_9"/></StgValue>
</operation>

<operation id="982" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:171  %stripes_2_5_load_1 = load i8* %stripes_2_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_5_load_1"/></StgValue>
</operation>

<operation id="983" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:227  %stripes_1_5_addr_10 = getelementptr [514 x i8]* @stripes_1_5, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="stripes_1_5_addr_10"/></StgValue>
</operation>

<operation id="984" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:228  %stripes_1_5_load_2 = load i8* %stripes_1_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_5_load_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="985" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="8" op_0_bw="8">
<![CDATA[
meminst.0:4  %read_row_offset_load = load i8* @read_row_offset, align 1

]]></Node>
<StgValue><ssdm name="read_row_offset_load"/></StgValue>
</operation>

<operation id="986" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0:5  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %global_iteration_loa, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="987" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="8" op_0_bw="1">
<![CDATA[
meminst.0:7  %zext_ln155_1 = zext i1 %tmp_29 to i8

]]></Node>
<StgValue><ssdm name="zext_ln155_1"/></StgValue>
</operation>

<operation id="988" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="3" op_0_bw="1">
<![CDATA[
meminst.0:8  %zext_ln155_2 = zext i1 %tmp_29 to i3

]]></Node>
<StgValue><ssdm name="zext_ln155_2"/></StgValue>
</operation>

<operation id="989" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="3" op_0_bw="8">
<![CDATA[
meminst.0:9  %trunc_ln155 = trunc i8 %read_row_offset_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln155"/></StgValue>
</operation>

<operation id="990" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0:10  %add_ln155 = add i8 %zext_ln155_1, %read_row_offset_load

]]></Node>
<StgValue><ssdm name="add_ln155"/></StgValue>
</operation>

<operation id="991" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0:11  %icmp_ln156 = icmp ugt i8 %add_ln155, 5

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="992" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst.0:12  %add_ln158 = add i3 %trunc_ln155, %zext_ln155_2

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="993" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst.0:13  %add_ln156 = add i3 2, %add_ln158

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="994" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
meminst.0:14  %select_ln156 = select i1 %icmp_ln156, i3 %add_ln156, i3 %add_ln158

]]></Node>
<StgValue><ssdm name="select_ln156"/></StgValue>
</operation>

<operation id="995" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:27  %stripes_0_5_load = load i8* %stripes_0_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_5_load"/></StgValue>
</operation>

<operation id="996" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:58  %stripes_1_5_addr_8 = getelementptr [514 x i8]* @stripes_1_5, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="stripes_1_5_addr_8"/></StgValue>
</operation>

<operation id="997" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:59  %stripes_1_5_load = load i8* %stripes_1_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_5_load"/></StgValue>
</operation>

<operation id="998" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:88  %stripes_2_5_load = load i8* %stripes_2_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_5_load"/></StgValue>
</operation>

<operation id="999" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:114  %stripes_0_5_load_1 = load i8* %stripes_0_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_5_load_1"/></StgValue>
</operation>

<operation id="1000" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:140  %stripes_1_5_load_1 = load i8* %stripes_1_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_5_load_1"/></StgValue>
</operation>

<operation id="1001" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:171  %stripes_2_5_load_1 = load i8* %stripes_2_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_5_load_1"/></StgValue>
</operation>

<operation id="1002" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:197  %stripes_0_5_addr_10 = getelementptr [514 x i8]* @stripes_0_5, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="stripes_0_5_addr_10"/></StgValue>
</operation>

<operation id="1003" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:198  %stripes_0_5_load_2 = load i8* %stripes_0_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_5_load_2"/></StgValue>
</operation>

<operation id="1004" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:228  %stripes_1_5_load_2 = load i8* %stripes_1_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_5_load_2"/></StgValue>
</operation>

<operation id="1005" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:251  %stripes_2_5_addr_10 = getelementptr [514 x i8]* @stripes_2_5, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="stripes_2_5_addr_10"/></StgValue>
</operation>

<operation id="1006" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:252  %stripes_2_5_load_2 = load i8* %stripes_2_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_5_load_2"/></StgValue>
</operation>

<operation id="1007" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst.0:276  %select_ln155 = select i1 %tmp_29, i8 2, i8 1

]]></Node>
<StgValue><ssdm name="select_ln155"/></StgValue>
</operation>

<operation id="1008" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0:277  %add_ln155_1 = add i8 %read_row_offset_load, %select_ln155

]]></Node>
<StgValue><ssdm name="add_ln155_1"/></StgValue>
</operation>

<operation id="1009" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0:278  %icmp_ln156_1 = icmp ugt i8 %add_ln155_1, 5

]]></Node>
<StgValue><ssdm name="icmp_ln156_1"/></StgValue>
</operation>

<operation id="1010" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst.0:279  %add_ln158_3 = add i3 1, %trunc_ln155

]]></Node>
<StgValue><ssdm name="add_ln158_3"/></StgValue>
</operation>

<operation id="1011" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst.0:280  %add_ln158_1 = add i3 %zext_ln155_2, %add_ln158_3

]]></Node>
<StgValue><ssdm name="add_ln158_1"/></StgValue>
</operation>

<operation id="1012" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst.0:281  %add_ln156_1 = add i3 2, %add_ln158_1

]]></Node>
<StgValue><ssdm name="add_ln156_1"/></StgValue>
</operation>

<operation id="1013" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
meminst.0:282  %select_ln156_1 = select i1 %icmp_ln156_1, i3 %add_ln156_1, i3 %add_ln158_1

]]></Node>
<StgValue><ssdm name="select_ln156_1"/></StgValue>
</operation>

<operation id="1014" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
meminst.0:419  %or_ln = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %tmp_29)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="1015" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="8" op_0_bw="2">
<![CDATA[
meminst.0:420  %zext_ln155_3 = zext i2 %or_ln to i8

]]></Node>
<StgValue><ssdm name="zext_ln155_3"/></StgValue>
</operation>

<operation id="1016" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="3" op_0_bw="2">
<![CDATA[
meminst.0:421  %zext_ln155_4 = zext i2 %or_ln to i3

]]></Node>
<StgValue><ssdm name="zext_ln155_4"/></StgValue>
</operation>

<operation id="1017" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0:422  %add_ln155_2 = add i8 %zext_ln155_3, %read_row_offset_load

]]></Node>
<StgValue><ssdm name="add_ln155_2"/></StgValue>
</operation>

<operation id="1018" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0:423  %icmp_ln156_2 = icmp ugt i8 %add_ln155_2, 5

]]></Node>
<StgValue><ssdm name="icmp_ln156_2"/></StgValue>
</operation>

<operation id="1019" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst.0:424  %add_ln158_2 = add i3 %trunc_ln155, %zext_ln155_4

]]></Node>
<StgValue><ssdm name="add_ln158_2"/></StgValue>
</operation>

<operation id="1020" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst.0:425  %add_ln156_2 = add i3 2, %add_ln158_2

]]></Node>
<StgValue><ssdm name="add_ln156_2"/></StgValue>
</operation>

<operation id="1021" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
meminst.0:426  %select_ln156_2 = select i1 %icmp_ln156_2, i3 %add_ln156_2, i3 %add_ln158_2

]]></Node>
<StgValue><ssdm name="select_ln156_2"/></StgValue>
</operation>

<operation id="1022" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
<literal name="icmp_ln188" val="1"/>
<literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln215 = add i8 %read_row_offset_load, 2

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="1023" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
<literal name="icmp_ln188" val="1"/>
<literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln216 = icmp eq i8 %add_ln215, 6

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="1024" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
<literal name="icmp_ln188" val="1"/>
<literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  %select_ln216 = select i1 %icmp_ln216, i8 0, i8 %add_ln215

]]></Node>
<StgValue><ssdm name="select_ln216"/></StgValue>
</operation>

<operation id="1025" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
<literal name="icmp_ln188" val="1"/>
<literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  store i8 %select_ln216, i8* @read_row_offset, align 1

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1026" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:28  %tmp = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_0_load, i8 %stripes_0_1_load, i8 %stripes_0_2_load, i8 %stripes_0_3_load, i8 %stripes_0_4_load, i8 %stripes_0_5_load, i3 %select_ln156)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1027" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:59  %stripes_1_5_load = load i8* %stripes_1_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_5_load"/></StgValue>
</operation>

<operation id="1028" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:60  %tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_1_0_load, i8 %stripes_1_1_load, i8 %stripes_1_2_load, i8 %stripes_1_3_load, i8 %stripes_1_4_load, i8 %stripes_1_5_load, i3 %select_ln156)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1029" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:89  %tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_2_0_load, i8 %stripes_2_1_load, i8 %stripes_2_2_load, i8 %stripes_2_3_load, i8 %stripes_2_4_load, i8 %stripes_2_5_load, i3 %select_ln156)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1030" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:115  %tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_0_load_1, i8 %stripes_0_1_load_1, i8 %stripes_0_2_load_1, i8 %stripes_0_3_load_1, i8 %stripes_0_4_load_1, i8 %stripes_0_5_load_1, i3 %select_ln156)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1031" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:117  %shl_ln166_s = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_3, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_s"/></StgValue>
</operation>

<operation id="1032" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:118  %zext_ln166_20 = zext i11 %shl_ln166_s to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_20"/></StgValue>
</operation>

<operation id="1033" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:119  %shl_ln166_10 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln166_10"/></StgValue>
</operation>

<operation id="1034" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="12" op_0_bw="9">
<![CDATA[
meminst.0:120  %zext_ln166_21 = zext i9 %shl_ln166_10 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_21"/></StgValue>
</operation>

<operation id="1035" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:121  %sub_ln166_11 = sub i12 %zext_ln166_21, %zext_ln166_20

]]></Node>
<StgValue><ssdm name="sub_ln166_11"/></StgValue>
</operation>

<operation id="1036" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:122  %sext_ln166_9 = sext i12 %sub_ln166_11 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_9"/></StgValue>
</operation>

<operation id="1037" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:141  %tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_1_0_load_1, i8 %stripes_1_1_load_1, i8 %stripes_1_2_load_1, i8 %stripes_1_3_load_1, i8 %stripes_1_4_load_1, i8 %stripes_1_5_load_1, i3 %select_ln156)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1038" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:172  %tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_2_0_load_1, i8 %stripes_2_1_load_1, i8 %stripes_2_2_load_1, i8 %stripes_2_3_load_1, i8 %stripes_2_4_load_1, i8 %stripes_2_5_load_1, i3 %select_ln156)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1039" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:198  %stripes_0_5_load_2 = load i8* %stripes_0_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_5_load_2"/></StgValue>
</operation>

<operation id="1040" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:199  %tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_0_load_2, i8 %stripes_0_1_load_2, i8 %stripes_0_2_load_2, i8 %stripes_0_3_load_2, i8 %stripes_0_4_load_2, i8 %stripes_0_5_load_2, i3 %select_ln156)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1041" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:202  %shl_ln166_17 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_6, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_17"/></StgValue>
</operation>

<operation id="1042" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:203  %zext_ln166_36 = zext i10 %shl_ln166_17 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_36"/></StgValue>
</operation>

<operation id="1043" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:204  %sub_ln166_19 = sub i11 0, %zext_ln166_36

]]></Node>
<StgValue><ssdm name="sub_ln166_19"/></StgValue>
</operation>

<operation id="1044" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:229  %tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_1_0_load_2, i8 %stripes_1_1_load_2, i8 %stripes_1_2_load_2, i8 %stripes_1_3_load_2, i8 %stripes_1_4_load_2, i8 %stripes_1_5_load_2, i3 %select_ln156)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1045" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:230  %zext_ln166_38 = zext i8 %tmp_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_38"/></StgValue>
</operation>

<operation id="1046" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:236  %mul_ln166_3 = mul i13 11, %zext_ln166_38

]]></Node>
<StgValue><ssdm name="mul_ln166_3"/></StgValue>
</operation>

<operation id="1047" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:252  %stripes_2_5_load_2 = load i8* %stripes_2_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_5_load_2"/></StgValue>
</operation>

<operation id="1048" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:253  %tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_2_0_load_2, i8 %stripes_2_1_load_2, i8 %stripes_2_2_load_2, i8 %stripes_2_3_load_2, i8 %stripes_2_4_load_2, i8 %stripes_2_5_load_2, i3 %select_ln156)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1049" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:283  %tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_0_load, i8 %stripes_0_1_load, i8 %stripes_0_2_load, i8 %stripes_0_3_load, i8 %stripes_0_4_load, i8 %stripes_0_5_load, i3 %select_ln156_1)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1050" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:285  %shl_ln166_23 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_9, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_23"/></StgValue>
</operation>

<operation id="1051" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:286  %zext_ln166_51 = zext i10 %shl_ln166_23 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_51"/></StgValue>
</operation>

<operation id="1052" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:287  %sub_ln166_26 = sub i11 0, %zext_ln166_51

]]></Node>
<StgValue><ssdm name="sub_ln166_26"/></StgValue>
</operation>

<operation id="1053" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:295  %tmp_s = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_1_0_load, i8 %stripes_1_1_load, i8 %stripes_1_2_load, i8 %stripes_1_3_load, i8 %stripes_1_4_load, i8 %stripes_1_5_load, i3 %select_ln156_1)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1054" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:310  %tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_2_0_load, i8 %stripes_2_1_load, i8 %stripes_2_2_load, i8 %stripes_2_3_load, i8 %stripes_2_4_load, i8 %stripes_2_5_load, i3 %select_ln156_1)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1055" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:311  %zext_ln166_60 = zext i8 %tmp_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_60"/></StgValue>
</operation>

<operation id="1056" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:312  %mul_ln166_4 = mul i13 11, %zext_ln166_60

]]></Node>
<StgValue><ssdm name="mul_ln166_4"/></StgValue>
</operation>

<operation id="1057" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:319  %tmp_11 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_0_load_1, i8 %stripes_0_1_load_1, i8 %stripes_0_2_load_1, i8 %stripes_0_3_load_1, i8 %stripes_0_4_load_1, i8 %stripes_0_5_load_1, i3 %select_ln156_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1058" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:320  %zext_ln166_63 = zext i8 %tmp_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_63"/></StgValue>
</operation>

<operation id="1059" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:321  %mul_ln166_5 = mul i13 13, %zext_ln166_63

]]></Node>
<StgValue><ssdm name="mul_ln166_5"/></StgValue>
</operation>

<operation id="1060" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="12" op_0_bw="13">
<![CDATA[
meminst.0:322  %trunc_ln166 = trunc i13 %mul_ln166_5 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln166"/></StgValue>
</operation>

<operation id="1061" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:331  %tmp_12 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_1_0_load_1, i8 %stripes_1_1_load_1, i8 %stripes_1_2_load_1, i8 %stripes_1_3_load_1, i8 %stripes_1_4_load_1, i8 %stripes_1_5_load_1, i3 %select_ln156_1)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1062" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:334  %shl_ln166_31 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_12, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln166_31"/></StgValue>
</operation>

<operation id="1063" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="12" op_0_bw="9">
<![CDATA[
meminst.0:335  %zext_ln166_68 = zext i9 %shl_ln166_31 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_68"/></StgValue>
</operation>

<operation id="1064" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:342  %shl_ln166_33 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_12, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_33"/></StgValue>
</operation>

<operation id="1065" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:343  %zext_ln166_70 = zext i11 %shl_ln166_33 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_70"/></StgValue>
</operation>

<operation id="1066" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:344  %sub_ln166_35 = sub i12 %zext_ln166_70, %zext_ln166_68

]]></Node>
<StgValue><ssdm name="sub_ln166_35"/></StgValue>
</operation>

<operation id="1067" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:345  %sext_ln166_33 = sext i12 %sub_ln166_35 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_33"/></StgValue>
</operation>

<operation id="1068" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:348  %tmp_13 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_2_0_load_1, i8 %stripes_2_1_load_1, i8 %stripes_2_2_load_1, i8 %stripes_2_3_load_1, i8 %stripes_2_4_load_1, i8 %stripes_2_5_load_1, i3 %select_ln156_1)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1069" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:350  %shl_ln166_34 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_13, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_34"/></StgValue>
</operation>

<operation id="1070" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:351  %zext_ln166_72 = zext i12 %shl_ln166_34 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_72"/></StgValue>
</operation>

<operation id="1071" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:355  %shl_ln166_36 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_13, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln166_36"/></StgValue>
</operation>

<operation id="1072" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="13" op_0_bw="9">
<![CDATA[
meminst.0:356  %zext_ln166_74 = zext i9 %shl_ln166_36 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_74"/></StgValue>
</operation>

<operation id="1073" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:357  %sub_ln166_38 = sub i13 %zext_ln166_74, %zext_ln166_72

]]></Node>
<StgValue><ssdm name="sub_ln166_38"/></StgValue>
</operation>

<operation id="1074" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:358  %sext_ln166_35 = sext i13 %sub_ln166_38 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_35"/></StgValue>
</operation>

<operation id="1075" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:363  %tmp_14 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_0_load_2, i8 %stripes_0_1_load_2, i8 %stripes_0_2_load_2, i8 %stripes_0_3_load_2, i8 %stripes_0_4_load_2, i8 %stripes_0_5_load_2, i3 %select_ln156_1)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1076" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:386  %tmp_15 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_1_0_load_2, i8 %stripes_1_1_load_2, i8 %stripes_1_2_load_2, i8 %stripes_1_3_load_2, i8 %stripes_1_4_load_2, i8 %stripes_1_5_load_2, i3 %select_ln156_1)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1077" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:387  %zext_ln166_82 = zext i8 %tmp_15 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_82"/></StgValue>
</operation>

<operation id="1078" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:398  %mul_ln166_6 = mul i13 -13, %zext_ln166_82

]]></Node>
<StgValue><ssdm name="mul_ln166_6"/></StgValue>
</operation>

<operation id="1079" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:403  %add_ln166_21 = add i13 %mul_ln166_6, %sext_ln166_33

]]></Node>
<StgValue><ssdm name="add_ln166_21"/></StgValue>
</operation>

<operation id="1080" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:439  %tmp_18 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_1_0_load, i8 %stripes_1_1_load, i8 %stripes_1_2_load, i8 %stripes_1_3_load, i8 %stripes_1_4_load, i8 %stripes_1_5_load, i3 %select_ln156_2)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1081" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:497  %tmp_22 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_2_0_load_1, i8 %stripes_2_1_load_1, i8 %stripes_2_2_load_1, i8 %stripes_2_3_load_1, i8 %stripes_2_4_load_1, i8 %stripes_2_5_load_1, i3 %select_ln156_2)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1082" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:499  %zext_ln166_118 = zext i8 %tmp_22 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_118"/></StgValue>
</operation>

<operation id="1083" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:505  %mul_ln166_11 = mul i13 -11, %zext_ln166_118

]]></Node>
<StgValue><ssdm name="mul_ln166_11"/></StgValue>
</operation>

<operation id="1084" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:506  %sext_ln166_60 = sext i13 %mul_ln166_11 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_60"/></StgValue>
</operation>

<operation id="1085" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:592  %add_ln178_27 = add i13 %sext_ln166_9, %mul_ln166_3

]]></Node>
<StgValue><ssdm name="add_ln178_27"/></StgValue>
</operation>

<operation id="1086" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:651  %add_ln178_60 = add i14 %sext_ln166_60, %sext_ln166_35

]]></Node>
<StgValue><ssdm name="add_ln178_60"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1087" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="11" op_0_bw="8">
<![CDATA[
meminst.0:29  %zext_ln166_1 = zext i8 %tmp to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_1"/></StgValue>
</operation>

<operation id="1088" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:30  %shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="1089" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:31  %zext_ln166_2 = zext i11 %shl_ln to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_2"/></StgValue>
</operation>

<operation id="1090" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:32  %sub_ln166 = sub i12 0, %zext_ln166_2

]]></Node>
<StgValue><ssdm name="sub_ln166"/></StgValue>
</operation>

<operation id="1091" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:33  %sext_ln166 = sext i12 %sub_ln166 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166"/></StgValue>
</operation>

<operation id="1092" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:34  %shl_ln166_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln166_1"/></StgValue>
</operation>

<operation id="1093" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="11" op_0_bw="9">
<![CDATA[
meminst.0:35  %zext_ln166_3 = zext i9 %shl_ln166_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_3"/></StgValue>
</operation>

<operation id="1094" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="13" op_0_bw="9">
<![CDATA[
meminst.0:36  %zext_ln166_4 = zext i9 %shl_ln166_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_4"/></StgValue>
</operation>

<operation id="1095" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:37  %sub_ln166_1 = sub i13 %sext_ln166, %zext_ln166_4

]]></Node>
<StgValue><ssdm name="sub_ln166_1"/></StgValue>
</operation>

<operation id="1096" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:38  %sext_ln166_1 = sext i13 %sub_ln166_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_1"/></StgValue>
</operation>

<operation id="1097" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:39  %shl_ln166_2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_2"/></StgValue>
</operation>

<operation id="1098" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="13" op_0_bw="10">
<![CDATA[
meminst.0:40  %zext_ln166_6 = zext i10 %shl_ln166_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_6"/></StgValue>
</operation>

<operation id="1099" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:41  %zext_ln166_7 = zext i10 %shl_ln166_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_7"/></StgValue>
</operation>

<operation id="1100" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:42  %sub_ln166_2 = sub i11 %zext_ln166_7, %zext_ln166_1

]]></Node>
<StgValue><ssdm name="sub_ln166_2"/></StgValue>
</operation>

<operation id="1101" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="13" op_0_bw="11">
<![CDATA[
meminst.0:43  %sext_ln166_2 = sext i11 %sub_ln166_2 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_2"/></StgValue>
</operation>

<operation id="1102" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:44  %shl_ln166_3 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_3"/></StgValue>
</operation>

<operation id="1103" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:45  %zext_ln166_8 = zext i12 %shl_ln166_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_8"/></StgValue>
</operation>

<operation id="1104" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:46  %sub_ln166_3 = sub i13 %zext_ln166_8, %zext_ln166_6

]]></Node>
<StgValue><ssdm name="sub_ln166_3"/></StgValue>
</operation>

<operation id="1105" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:47  %sext_ln166_3 = sext i13 %sub_ln166_3 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_3"/></StgValue>
</operation>

<operation id="1106" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:61  %zext_ln166_10 = zext i8 %tmp_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_10"/></StgValue>
</operation>

<operation id="1107" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:62  %shl_ln166_4 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_4"/></StgValue>
</operation>

<operation id="1108" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:63  %zext_ln166_11 = zext i11 %shl_ln166_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_11"/></StgValue>
</operation>

<operation id="1109" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:64  %shl_ln166_5 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln166_5"/></StgValue>
</operation>

<operation id="1110" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="12" op_0_bw="9">
<![CDATA[
meminst.0:65  %zext_ln166_12 = zext i9 %shl_ln166_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_12"/></StgValue>
</operation>

<operation id="1111" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:66  %sub_ln166_4 = sub i12 %zext_ln166_12, %zext_ln166_11

]]></Node>
<StgValue><ssdm name="sub_ln166_4"/></StgValue>
</operation>

<operation id="1112" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="14" op_0_bw="12">
<![CDATA[
meminst.0:67  %sext_ln166_4 = sext i12 %sub_ln166_4 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_4"/></StgValue>
</operation>

<operation id="1113" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:68  %sub_ln166_5 = sub i12 0, %zext_ln166_11

]]></Node>
<StgValue><ssdm name="sub_ln166_5"/></StgValue>
</operation>

<operation id="1114" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:69  %sext_ln166_5 = sext i12 %sub_ln166_5 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_5"/></StgValue>
</operation>

<operation id="1115" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:70  %sub_ln166_6 = sub i13 %sext_ln166_5, %zext_ln166_10

]]></Node>
<StgValue><ssdm name="sub_ln166_6"/></StgValue>
</operation>

<operation id="1116" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:71  %shl_ln166_6 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_1, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_6"/></StgValue>
</operation>

<operation id="1117" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:72  %zext_ln166_13 = zext i12 %shl_ln166_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_13"/></StgValue>
</operation>

<operation id="1118" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:73  %shl_ln166_7 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_7"/></StgValue>
</operation>

<operation id="1119" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="13" op_0_bw="10">
<![CDATA[
meminst.0:74  %zext_ln166_14 = zext i10 %shl_ln166_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_14"/></StgValue>
</operation>

<operation id="1120" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:75  %sub_ln166_7 = sub i13 %zext_ln166_13, %zext_ln166_14

]]></Node>
<StgValue><ssdm name="sub_ln166_7"/></StgValue>
</operation>

<operation id="1121" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:76  %sext_ln166_6 = sext i13 %sub_ln166_7 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_6"/></StgValue>
</operation>

<operation id="1122" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="9" op_0_bw="8">
<![CDATA[
meminst.0:90  %zext_ln166_15 = zext i8 %tmp_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln166_15"/></StgValue>
</operation>

<operation id="1123" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:91  %shl_ln166_8 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_8"/></StgValue>
</operation>

<operation id="1124" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:92  %zext_ln166_16 = zext i11 %shl_ln166_8 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_16"/></StgValue>
</operation>

<operation id="1125" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:93  %sub_ln166_8 = sub i12 0, %zext_ln166_16

]]></Node>
<StgValue><ssdm name="sub_ln166_8"/></StgValue>
</operation>

<operation id="1126" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:94  %sext_ln166_7 = sext i12 %sub_ln166_8 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_7"/></StgValue>
</operation>

<operation id="1127" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:95  %shl_ln166_9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln166_9"/></StgValue>
</operation>

<operation id="1128" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="12" op_0_bw="9">
<![CDATA[
meminst.0:96  %zext_ln166_17 = zext i9 %shl_ln166_9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_17"/></StgValue>
</operation>

<operation id="1129" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="13" op_0_bw="9">
<![CDATA[
meminst.0:97  %zext_ln166_18 = zext i9 %shl_ln166_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_18"/></StgValue>
</operation>

<operation id="1130" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:98  %sub_ln166_9 = sub i13 %sext_ln166_7, %zext_ln166_18

]]></Node>
<StgValue><ssdm name="sub_ln166_9"/></StgValue>
</operation>

<operation id="1131" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:99  %sub_ln166_10 = sub i12 %zext_ln166_16, %zext_ln166_17

]]></Node>
<StgValue><ssdm name="sub_ln166_10"/></StgValue>
</operation>

<operation id="1132" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="14" op_0_bw="12">
<![CDATA[
meminst.0:100  %sext_ln166_8 = sext i12 %sub_ln166_10 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_8"/></StgValue>
</operation>

<operation id="1133" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:116  %zext_ln166_19 = zext i8 %tmp_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_19"/></StgValue>
</operation>

<operation id="1134" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:123  %sub_ln166_12 = sub i12 %zext_ln166_20, %zext_ln166_19

]]></Node>
<StgValue><ssdm name="sub_ln166_12"/></StgValue>
</operation>

<operation id="1135" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:124  %sext_ln166_10 = sext i12 %sub_ln166_12 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_10"/></StgValue>
</operation>

<operation id="1136" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:125  %shl_ln166_11 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_3, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_11"/></StgValue>
</operation>

<operation id="1137" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:126  %zext_ln166_22 = zext i10 %shl_ln166_11 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_22"/></StgValue>
</operation>

<operation id="1138" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:127  %sub_ln166_13 = sub i11 %zext_ln166_22, %zext_ln166_3

]]></Node>
<StgValue><ssdm name="sub_ln166_13"/></StgValue>
</operation>

<operation id="1139" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="14" op_0_bw="11">
<![CDATA[
meminst.0:128  %sext_ln166_11 = sext i11 %sub_ln166_13 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_11"/></StgValue>
</operation>

<operation id="1140" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:142  %zext_ln166_23 = zext i8 %tmp_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_23"/></StgValue>
</operation>

<operation id="1141" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:143  %zext_ln166_24 = zext i8 %tmp_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_24"/></StgValue>
</operation>

<operation id="1142" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:144  %mul_ln166 = mul i13 -13, %zext_ln166_24

]]></Node>
<StgValue><ssdm name="mul_ln166"/></StgValue>
</operation>

<operation id="1143" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:145  %sext_ln166_12 = sext i13 %mul_ln166 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_12"/></StgValue>
</operation>

<operation id="1144" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:146  %shl_ln166_12 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_4, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_12"/></StgValue>
</operation>

<operation id="1145" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:147  %zext_ln166_25 = zext i11 %shl_ln166_12 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_25"/></StgValue>
</operation>

<operation id="1146" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:148  %sub_ln166_14 = sub i12 0, %zext_ln166_25

]]></Node>
<StgValue><ssdm name="sub_ln166_14"/></StgValue>
</operation>

<operation id="1147" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:149  %sext_ln166_13 = sext i12 %sub_ln166_14 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_13"/></StgValue>
</operation>

<operation id="1148" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:150  %sub_ln166_15 = sub i13 %sext_ln166_13, %zext_ln166_24

]]></Node>
<StgValue><ssdm name="sub_ln166_15"/></StgValue>
</operation>

<operation id="1149" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:151  %sub_ln166_16 = sub i12 %zext_ln166_25, %zext_ln166_23

]]></Node>
<StgValue><ssdm name="sub_ln166_16"/></StgValue>
</operation>

<operation id="1150" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:152  %sext_ln166_14 = sext i12 %sub_ln166_16 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_14"/></StgValue>
</operation>

<operation id="1151" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:153  %shl_ln166_13 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_4, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_13"/></StgValue>
</operation>

<operation id="1152" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:154  %zext_ln166_26 = zext i12 %shl_ln166_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_26"/></StgValue>
</operation>

<operation id="1153" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:155  %shl_ln166_14 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_4, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln166_14"/></StgValue>
</operation>

<operation id="1154" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="13" op_0_bw="9">
<![CDATA[
meminst.0:156  %zext_ln166_27 = zext i9 %shl_ln166_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_27"/></StgValue>
</operation>

<operation id="1155" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:157  %sub_ln166_17 = sub i13 %zext_ln166_27, %zext_ln166_26

]]></Node>
<StgValue><ssdm name="sub_ln166_17"/></StgValue>
</operation>

<operation id="1156" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:158  %add_ln166_1 = add i13 %sub_ln166_17, %zext_ln166_14

]]></Node>
<StgValue><ssdm name="add_ln166_1"/></StgValue>
</operation>

<operation id="1157" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:159  %sext_ln166_15 = sext i13 %add_ln166_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_15"/></StgValue>
</operation>

<operation id="1158" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:173  %zext_ln166_28 = zext i8 %tmp_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_28"/></StgValue>
</operation>

<operation id="1159" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:174  %zext_ln166_29 = zext i8 %tmp_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_29"/></StgValue>
</operation>

<operation id="1160" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:178  %tmp_27 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_5, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1161" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:179  %zext_ln166_32 = zext i12 %tmp_27 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_32"/></StgValue>
</operation>

<operation id="1162" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:180  %sub_ln166_62 = sub i13 %zext_ln166_28, %zext_ln166_32

]]></Node>
<StgValue><ssdm name="sub_ln166_62"/></StgValue>
</operation>

<operation id="1163" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:181  %shl_ln166_16 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_5, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_16"/></StgValue>
</operation>

<operation id="1164" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:182  %zext_ln166_33 = zext i11 %shl_ln166_16 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_33"/></StgValue>
</operation>

<operation id="1165" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:183  %sub_ln166_18 = sub i12 %zext_ln166_33, %zext_ln166_29

]]></Node>
<StgValue><ssdm name="sub_ln166_18"/></StgValue>
</operation>

<operation id="1166" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="14" op_0_bw="12">
<![CDATA[
meminst.0:184  %sext_ln166_16 = sext i12 %sub_ln166_18 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_16"/></StgValue>
</operation>

<operation id="1167" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:200  %zext_ln166_34 = zext i8 %tmp_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_34"/></StgValue>
</operation>

<operation id="1168" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:201  %zext_ln166_35 = zext i8 %tmp_6 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_35"/></StgValue>
</operation>

<operation id="1169" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:205  %sext_ln166_17 = sext i11 %sub_ln166_19 to i12

]]></Node>
<StgValue><ssdm name="sext_ln166_17"/></StgValue>
</operation>

<operation id="1170" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:206  %sub_ln166_20 = sub i12 %sext_ln166_17, %zext_ln166_35

]]></Node>
<StgValue><ssdm name="sub_ln166_20"/></StgValue>
</operation>

<operation id="1171" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:207  %sext_ln166_18 = sext i12 %sub_ln166_20 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_18"/></StgValue>
</operation>

<operation id="1172" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:208  %mul_ln166_1 = mul i13 13, %zext_ln166_34

]]></Node>
<StgValue><ssdm name="mul_ln166_1"/></StgValue>
</operation>

<operation id="1173" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:209  %mul_ln166_2 = mul i13 -11, %zext_ln166_34

]]></Node>
<StgValue><ssdm name="mul_ln166_2"/></StgValue>
</operation>

<operation id="1174" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:210  %add_ln166_3 = add i13 %mul_ln166_2, %sext_ln166_10

]]></Node>
<StgValue><ssdm name="add_ln166_3"/></StgValue>
</operation>

<operation id="1175" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:211  %sext_ln166_19 = sext i13 %add_ln166_3 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_19"/></StgValue>
</operation>

<operation id="1176" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:212  %add_ln166_4 = add i14 %sext_ln166_3, %sext_ln166_19

]]></Node>
<StgValue><ssdm name="add_ln166_4"/></StgValue>
</operation>

<operation id="1177" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:213  %tmp_28 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_6, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1178" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:214  %zext_ln166_37 = zext i12 %tmp_28 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_37"/></StgValue>
</operation>

<operation id="1179" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:215  %sub_ln166_63 = sub i13 %zext_ln166_34, %zext_ln166_37

]]></Node>
<StgValue><ssdm name="sub_ln166_63"/></StgValue>
</operation>

<operation id="1180" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:216  %sext_ln166_20 = sext i13 %sub_ln166_63 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_20"/></StgValue>
</operation>

<operation id="1181" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:231  %shl_ln166_18 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_7, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_18"/></StgValue>
</operation>

<operation id="1182" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="14" op_0_bw="12">
<![CDATA[
meminst.0:232  %zext_ln166_39 = zext i12 %shl_ln166_18 to i14

]]></Node>
<StgValue><ssdm name="zext_ln166_39"/></StgValue>
</operation>

<operation id="1183" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:233  %zext_ln166_40 = zext i12 %shl_ln166_18 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_40"/></StgValue>
</operation>

<operation id="1184" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:234  %sub_ln166_21 = sub i13 %zext_ln166_40, %zext_ln166_38

]]></Node>
<StgValue><ssdm name="sub_ln166_21"/></StgValue>
</operation>

<operation id="1185" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:235  %sext_ln166_21 = sext i13 %sub_ln166_21 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_21"/></StgValue>
</operation>

<operation id="1186" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:237  %shl_ln166_19 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_7, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_19"/></StgValue>
</operation>

<operation id="1187" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="13" op_0_bw="10">
<![CDATA[
meminst.0:238  %zext_ln166_41 = zext i10 %shl_ln166_19 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_41"/></StgValue>
</operation>

<operation id="1188" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:239  %sub_ln166_22 = sub i14 %sext_ln166_15, %zext_ln166_39

]]></Node>
<StgValue><ssdm name="sub_ln166_22"/></StgValue>
</operation>

<operation id="1189" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="9" op_0_bw="8">
<![CDATA[
meminst.0:254  %zext_ln166_42 = zext i8 %tmp_8 to i9

]]></Node>
<StgValue><ssdm name="zext_ln166_42"/></StgValue>
</operation>

<operation id="1190" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="11" op_0_bw="8">
<![CDATA[
meminst.0:255  %zext_ln166_43 = zext i8 %tmp_8 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_43"/></StgValue>
</operation>

<operation id="1191" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:256  %zext_ln166_44 = zext i8 %tmp_8 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_44"/></StgValue>
</operation>

<operation id="1192" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:257  %shl_ln166_20 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_8, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_20"/></StgValue>
</operation>

<operation id="1193" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="13" op_0_bw="10">
<![CDATA[
meminst.0:258  %zext_ln166_45 = zext i10 %shl_ln166_20 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_45"/></StgValue>
</operation>

<operation id="1194" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:259  %zext_ln166_46 = zext i10 %shl_ln166_20 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_46"/></StgValue>
</operation>

<operation id="1195" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:260  %sub_ln166_23 = sub i11 0, %zext_ln166_46

]]></Node>
<StgValue><ssdm name="sub_ln166_23"/></StgValue>
</operation>

<operation id="1196" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:261  %sext_ln166_23 = sext i11 %sub_ln166_23 to i12

]]></Node>
<StgValue><ssdm name="sext_ln166_23"/></StgValue>
</operation>

<operation id="1197" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:262  %sub_ln166_24 = sub i12 %sext_ln166_23, %zext_ln166_44

]]></Node>
<StgValue><ssdm name="sub_ln166_24"/></StgValue>
</operation>

<operation id="1198" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:263  %sext_ln166_24 = sext i12 %sub_ln166_24 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_24"/></StgValue>
</operation>

<operation id="1199" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:264  %shl_ln166_21 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_8, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_21"/></StgValue>
</operation>

<operation id="1200" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:265  %zext_ln166_47 = zext i11 %shl_ln166_21 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_47"/></StgValue>
</operation>

<operation id="1201" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:266  %add_ln166_5 = add i13 %sub_ln166_62, %zext_ln166_18

]]></Node>
<StgValue><ssdm name="add_ln166_5"/></StgValue>
</operation>

<operation id="1202" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:267  %add_ln166_6 = add i11 %zext_ln166_43, %zext_ln166_46

]]></Node>
<StgValue><ssdm name="add_ln166_6"/></StgValue>
</operation>

<operation id="1203" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="13" op_0_bw="11">
<![CDATA[
meminst.0:268  %zext_ln166_48 = zext i11 %add_ln166_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_48"/></StgValue>
</operation>

<operation id="1204" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:269  %add_ln166_7 = add i13 %add_ln166_5, %zext_ln166_48

]]></Node>
<StgValue><ssdm name="add_ln166_7"/></StgValue>
</operation>

<operation id="1205" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:270  %shl_ln166_22 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_8, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_22"/></StgValue>
</operation>

<operation id="1206" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:271  %zext_ln166_49 = zext i12 %shl_ln166_22 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_49"/></StgValue>
</operation>

<operation id="1207" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:272  %sub_ln166_25 = sub i13 %zext_ln166_49, %zext_ln166_45

]]></Node>
<StgValue><ssdm name="sub_ln166_25"/></StgValue>
</operation>

<operation id="1208" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:273  %sext_ln166_25 = sext i13 %sub_ln166_25 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_25"/></StgValue>
</operation>

<operation id="1209" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:274  %add_ln166_8 = add i14 %sext_ln166_25, %sext_ln166_16

]]></Node>
<StgValue><ssdm name="add_ln166_8"/></StgValue>
</operation>

<operation id="1210" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:275  %add_ln166_9 = add i14 %sext_ln166_8, %add_ln166_8

]]></Node>
<StgValue><ssdm name="add_ln166_9"/></StgValue>
</operation>

<operation id="1211" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:284  %zext_ln166_50 = zext i8 %tmp_9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_50"/></StgValue>
</operation>

<operation id="1212" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:288  %sext_ln166_26 = sext i11 %sub_ln166_26 to i12

]]></Node>
<StgValue><ssdm name="sext_ln166_26"/></StgValue>
</operation>

<operation id="1213" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:289  %sub_ln166_27 = sub i12 %sext_ln166_26, %zext_ln166_50

]]></Node>
<StgValue><ssdm name="sub_ln166_27"/></StgValue>
</operation>

<operation id="1214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:290  %sext_ln166_27 = sext i12 %sub_ln166_27 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_27"/></StgValue>
</operation>

<operation id="1215" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:291  %shl_ln166_24 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_9, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_24"/></StgValue>
</operation>

<operation id="1216" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="13" op_0_bw="11">
<![CDATA[
meminst.0:292  %zext_ln166_52 = zext i11 %shl_ln166_24 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_52"/></StgValue>
</operation>

<operation id="1217" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:293  %shl_ln166_25 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_9, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln166_25"/></StgValue>
</operation>

<operation id="1218" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="13" op_0_bw="9">
<![CDATA[
meminst.0:294  %zext_ln166_53 = zext i9 %shl_ln166_25 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_53"/></StgValue>
</operation>

<operation id="1219" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:297  %zext_ln166_55 = zext i8 %tmp_s to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_55"/></StgValue>
</operation>

<operation id="1220" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:298  %shl_ln166_26 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_s, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_26"/></StgValue>
</operation>

<operation id="1221" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:299  %zext_ln166_56 = zext i11 %shl_ln166_26 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_56"/></StgValue>
</operation>

<operation id="1222" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:306  %sub_ln166_64 = sub i12 %zext_ln166_55, %zext_ln166_56

]]></Node>
<StgValue><ssdm name="sub_ln166_64"/></StgValue>
</operation>

<operation id="1223" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="14" op_0_bw="12">
<![CDATA[
meminst.0:307  %sext_ln166_28 = sext i12 %sub_ln166_64 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_28"/></StgValue>
</operation>

<operation id="1224" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:314  %sub_ln166_30 = sub i13 %add_ln166_7, %zext_ln166_60

]]></Node>
<StgValue><ssdm name="sub_ln166_30"/></StgValue>
</operation>

<operation id="1225" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:323  %shl_ln166_30 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_11, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln166_30"/></StgValue>
</operation>

<operation id="1226" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="14" op_0_bw="9">
<![CDATA[
meminst.0:324  %zext_ln166_64 = zext i9 %shl_ln166_30 to i14

]]></Node>
<StgValue><ssdm name="zext_ln166_64"/></StgValue>
</operation>

<operation id="1227" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:325  %sub_ln166_32 = sub i14 %add_ln166_4, %zext_ln166_64

]]></Node>
<StgValue><ssdm name="sub_ln166_32"/></StgValue>
</operation>

<operation id="1228" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:326  %add_ln166_10 = add i14 %sext_ln166_20, %sext_ln166_11

]]></Node>
<StgValue><ssdm name="add_ln166_10"/></StgValue>
</operation>

<operation id="1229" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:327  %add_ln166_11 = add i13 %mul_ln166_5, %zext_ln166_52

]]></Node>
<StgValue><ssdm name="add_ln166_11"/></StgValue>
</operation>

<operation id="1230" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:328  %add_ln166_12 = add i13 %zext_ln166_53, %add_ln166_11

]]></Node>
<StgValue><ssdm name="add_ln166_12"/></StgValue>
</operation>

<operation id="1231" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:329  %zext_ln166_65 = zext i13 %add_ln166_12 to i14

]]></Node>
<StgValue><ssdm name="zext_ln166_65"/></StgValue>
</operation>

<operation id="1232" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:330  %add_ln166_13 = add i14 %add_ln166_10, %zext_ln166_65

]]></Node>
<StgValue><ssdm name="add_ln166_13"/></StgValue>
</operation>

<operation id="1233" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="11" op_0_bw="8">
<![CDATA[
meminst.0:332  %zext_ln166_66 = zext i8 %tmp_12 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_66"/></StgValue>
</operation>

<operation id="1234" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:333  %zext_ln166_67 = zext i8 %tmp_12 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_67"/></StgValue>
</operation>

<operation id="1235" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:336  %shl_ln166_32 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_12, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_32"/></StgValue>
</operation>

<operation id="1236" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:337  %zext_ln166_69 = zext i10 %shl_ln166_32 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_69"/></StgValue>
</operation>

<operation id="1237" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:338  %sub_ln166_33 = sub i11 0, %zext_ln166_69

]]></Node>
<StgValue><ssdm name="sub_ln166_33"/></StgValue>
</operation>

<operation id="1238" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:339  %sext_ln166_31 = sext i11 %sub_ln166_33 to i12

]]></Node>
<StgValue><ssdm name="sext_ln166_31"/></StgValue>
</operation>

<operation id="1239" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:340  %sub_ln166_34 = sub i12 %sext_ln166_31, %zext_ln166_67

]]></Node>
<StgValue><ssdm name="sub_ln166_34"/></StgValue>
</operation>

<operation id="1240" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:341  %sext_ln166_32 = sext i12 %sub_ln166_34 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_32"/></StgValue>
</operation>

<operation id="1241" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:346  %sub_ln166_36 = sub i11 %zext_ln166_69, %zext_ln166_66

]]></Node>
<StgValue><ssdm name="sub_ln166_36"/></StgValue>
</operation>

<operation id="1242" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:349  %zext_ln166_71 = zext i8 %tmp_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_71"/></StgValue>
</operation>

<operation id="1243" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:352  %sub_ln166_37 = sub i13 %zext_ln166_72, %zext_ln166_71

]]></Node>
<StgValue><ssdm name="sub_ln166_37"/></StgValue>
</operation>

<operation id="1244" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:364  %shl_ln166_38 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_14, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln166_38"/></StgValue>
</operation>

<operation id="1245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="12" op_0_bw="9">
<![CDATA[
meminst.0:365  %zext_ln166_76 = zext i9 %shl_ln166_38 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_76"/></StgValue>
</operation>

<operation id="1246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="13" op_0_bw="9">
<![CDATA[
meminst.0:366  %zext_ln166_77 = zext i9 %shl_ln166_38 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_77"/></StgValue>
</operation>

<operation id="1247" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:367  %add_ln166_14 = add i13 %sext_ln166_18, %sext_ln166_9

]]></Node>
<StgValue><ssdm name="add_ln166_14"/></StgValue>
</operation>

<operation id="1248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:368  %sext_ln166_37 = sext i13 %add_ln166_14 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_37"/></StgValue>
</operation>

<operation id="1249" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:369  %add_ln166_15 = add i14 %sext_ln166_1, %sext_ln166_37

]]></Node>
<StgValue><ssdm name="add_ln166_15"/></StgValue>
</operation>

<operation id="1250" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:370  %add_ln166_16 = add i12 %zext_ln166_76, %trunc_ln166

]]></Node>
<StgValue><ssdm name="add_ln166_16"/></StgValue>
</operation>

<operation id="1251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:371  %zext_ln166_78 = zext i12 %add_ln166_16 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_78"/></StgValue>
</operation>

<operation id="1252" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:372  %add_ln166_17 = add i13 %sext_ln166_27, %zext_ln166_78

]]></Node>
<StgValue><ssdm name="add_ln166_17"/></StgValue>
</operation>

<operation id="1253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:373  %sext_ln166_38 = sext i13 %add_ln166_17 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_38"/></StgValue>
</operation>

<operation id="1254" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:374  %add_ln166_18 = add i14 %add_ln166_15, %sext_ln166_38

]]></Node>
<StgValue><ssdm name="add_ln166_18"/></StgValue>
</operation>

<operation id="1255" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:376  %shl_ln166_39 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_14, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_39"/></StgValue>
</operation>

<operation id="1256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="14" op_0_bw="11">
<![CDATA[
meminst.0:377  %zext_ln166_79 = zext i11 %shl_ln166_39 to i14

]]></Node>
<StgValue><ssdm name="zext_ln166_79"/></StgValue>
</operation>

<operation id="1257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:378  %zext_ln166_80 = zext i11 %shl_ln166_39 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_80"/></StgValue>
</operation>

<operation id="1258" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:379  %sub_ln166_40 = sub i12 0, %zext_ln166_80

]]></Node>
<StgValue><ssdm name="sub_ln166_40"/></StgValue>
</operation>

<operation id="1259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:380  %sext_ln166_40 = sext i12 %sub_ln166_40 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_40"/></StgValue>
</operation>

<operation id="1260" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:381  %sub_ln166_41 = sub i13 %sext_ln166_40, %zext_ln166_77

]]></Node>
<StgValue><ssdm name="sub_ln166_41"/></StgValue>
</operation>

<operation id="1261" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:384  %sub_ln166_42 = sub i14 %add_ln166_13, %zext_ln166_79

]]></Node>
<StgValue><ssdm name="sub_ln166_42"/></StgValue>
</operation>

<operation id="1262" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:399  %add_ln166_19 = add i13 %zext_ln166_41, %sext_ln166_14

]]></Node>
<StgValue><ssdm name="add_ln166_19"/></StgValue>
</operation>

<operation id="1263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:400  %sext_ln166_44 = sext i13 %add_ln166_19 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_44"/></StgValue>
</operation>

<operation id="1264" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:401  %add_ln166_20 = add i14 %sext_ln166_6, %sext_ln166_44

]]></Node>
<StgValue><ssdm name="add_ln166_20"/></StgValue>
</operation>

<operation id="1265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:402  %sext_ln166_45 = sext i14 %add_ln166_20 to i15

]]></Node>
<StgValue><ssdm name="sext_ln166_45"/></StgValue>
</operation>

<operation id="1266" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:404  %sext_ln166_46 = sext i13 %add_ln166_21 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_46"/></StgValue>
</operation>

<operation id="1267" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:405  %add_ln166_22 = add i14 %sext_ln166_28, %sext_ln166_46

]]></Node>
<StgValue><ssdm name="add_ln166_22"/></StgValue>
</operation>

<operation id="1268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:406  %sext_ln166_47 = sext i14 %add_ln166_22 to i15

]]></Node>
<StgValue><ssdm name="sext_ln166_47"/></StgValue>
</operation>

<operation id="1269" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:407  %add_ln166_23 = add i15 %sext_ln166_45, %sext_ln166_47

]]></Node>
<StgValue><ssdm name="add_ln166_23"/></StgValue>
</operation>

<operation id="1270" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:408  %tmp_16 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_2_0_load_2, i8 %stripes_2_1_load_2, i8 %stripes_2_2_load_2, i8 %stripes_2_3_load_2, i8 %stripes_2_4_load_2, i8 %stripes_2_5_load_2, i3 %select_ln156_1)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:410  %zext_ln166_88 = zext i8 %tmp_16 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_88"/></StgValue>
</operation>

<operation id="1272" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:412  %mul_ln166_7 = mul i13 11, %zext_ln166_88

]]></Node>
<StgValue><ssdm name="mul_ln166_7"/></StgValue>
</operation>

<operation id="1273" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:427  %tmp_17 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_0_load, i8 %stripes_0_1_load, i8 %stripes_0_2_load, i8 %stripes_0_3_load, i8 %stripes_0_4_load, i8 %stripes_0_5_load, i3 %select_ln156_2)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:440  %zext_ln166_98 = zext i8 %tmp_18 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_98"/></StgValue>
</operation>

<operation id="1275" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="11" op_0_bw="8">
<![CDATA[
meminst.0:441  %zext_ln166_99 = zext i8 %tmp_18 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_99"/></StgValue>
</operation>

<operation id="1276" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:442  %shl_ln166_46 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_18, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_46"/></StgValue>
</operation>

<operation id="1277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:443  %zext_ln166_100 = zext i10 %shl_ln166_46 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_100"/></StgValue>
</operation>

<operation id="1278" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:444  %sub_ln166_46 = sub i11 %zext_ln166_100, %zext_ln166_99

]]></Node>
<StgValue><ssdm name="sub_ln166_46"/></StgValue>
</operation>

<operation id="1279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="13" op_0_bw="11">
<![CDATA[
meminst.0:445  %sext_ln166_49 = sext i11 %sub_ln166_46 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_49"/></StgValue>
</operation>

<operation id="1280" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:446  %mul_ln166_8 = mul i13 11, %zext_ln166_98

]]></Node>
<StgValue><ssdm name="mul_ln166_8"/></StgValue>
</operation>

<operation id="1281" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:447  %shl_ln166_47 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_18, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln166_47"/></StgValue>
</operation>

<operation id="1282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="15" op_0_bw="9">
<![CDATA[
meminst.0:448  %zext_ln166_101 = zext i9 %shl_ln166_47 to i15

]]></Node>
<StgValue><ssdm name="zext_ln166_101"/></StgValue>
</operation>

<operation id="1283" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:449  %sub_ln166_47 = sub i15 %add_ln166_23, %zext_ln166_101

]]></Node>
<StgValue><ssdm name="sub_ln166_47"/></StgValue>
</operation>

<operation id="1284" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:450  %tmp_19 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_2_0_load, i8 %stripes_2_1_load, i8 %stripes_2_2_load, i8 %stripes_2_3_load, i8 %stripes_2_4_load, i8 %stripes_2_5_load, i3 %select_ln156_2)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:453  %shl_ln166_48 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_19, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_48"/></StgValue>
</operation>

<operation id="1286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:454  %zext_ln166_104 = zext i11 %shl_ln166_48 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_104"/></StgValue>
</operation>

<operation id="1287" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:455  %sub_ln166_48 = sub i12 0, %zext_ln166_104

]]></Node>
<StgValue><ssdm name="sub_ln166_48"/></StgValue>
</operation>

<operation id="1288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:456  %sext_ln166_50 = sext i12 %sub_ln166_48 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_50"/></StgValue>
</operation>

<operation id="1289" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:457  %shl_ln166_49 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_19, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln166_49"/></StgValue>
</operation>

<operation id="1290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="13" op_0_bw="9">
<![CDATA[
meminst.0:458  %zext_ln166_105 = zext i9 %shl_ln166_49 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_105"/></StgValue>
</operation>

<operation id="1291" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:459  %sub_ln166_49 = sub i13 %sext_ln166_50, %zext_ln166_105

]]></Node>
<StgValue><ssdm name="sub_ln166_49"/></StgValue>
</operation>

<operation id="1292" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:473  %tmp_20 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_0_load_1, i8 %stripes_0_1_load_1, i8 %stripes_0_2_load_1, i8 %stripes_0_3_load_1, i8 %stripes_0_4_load_1, i8 %stripes_0_5_load_1, i3 %select_ln156_2)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1293" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:486  %tmp_21 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_1_0_load_1, i8 %stripes_1_1_load_1, i8 %stripes_1_2_load_1, i8 %stripes_1_3_load_1, i8 %stripes_1_4_load_1, i8 %stripes_1_5_load_1, i3 %select_ln156_2)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:488  %zext_ln166_115 = zext i8 %tmp_21 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_115"/></StgValue>
</operation>

<operation id="1295" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:489  %mul_ln166_9 = mul i13 -13, %zext_ln166_115

]]></Node>
<StgValue><ssdm name="mul_ln166_9"/></StgValue>
</operation>

<operation id="1296" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:509  %tmp_23 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_0_load_2, i8 %stripes_0_1_load_2, i8 %stripes_0_2_load_2, i8 %stripes_0_3_load_2, i8 %stripes_0_4_load_2, i8 %stripes_0_5_load_2, i3 %select_ln156_2)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1297" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:525  %tmp_24 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_1_0_load_2, i8 %stripes_1_1_load_2, i8 %stripes_1_2_load_2, i8 %stripes_1_3_load_2, i8 %stripes_1_4_load_2, i8 %stripes_1_5_load_2, i3 %select_ln156_2)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1298" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
meminst.0:542  %tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_2_0_load_2, i8 %stripes_2_1_load_2, i8 %stripes_2_2_load_2, i8 %stripes_2_3_load_2, i8 %stripes_2_4_load_2, i8 %stripes_2_5_load_2, i3 %select_ln156_2)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1299" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:544  %zext_ln166_134 = zext i8 %tmp_25 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_134"/></StgValue>
</operation>

<operation id="1300" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:545  %tmp_35 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_25, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1301" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:546  %zext_ln166_135 = zext i12 %tmp_35 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_135"/></StgValue>
</operation>

<operation id="1302" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:547  %sub_ln166_70 = sub i13 %zext_ln166_134, %zext_ln166_135

]]></Node>
<StgValue><ssdm name="sub_ln166_70"/></StgValue>
</operation>

<operation id="1303" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:554  %add_ln178 = add i14 %sext_ln166_4, %sext_ln166_12

]]></Node>
<StgValue><ssdm name="add_ln178"/></StgValue>
</operation>

<operation id="1304" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:555  %add_ln178_2 = add i12 %zext_ln166_56, %zext_ln166_68

]]></Node>
<StgValue><ssdm name="add_ln178_2"/></StgValue>
</operation>

<operation id="1305" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="14" op_0_bw="12">
<![CDATA[
meminst.0:556  %zext_ln178 = zext i12 %add_ln178_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln178"/></StgValue>
</operation>

<operation id="1306" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:557  %add_ln178_4 = add i14 %sext_ln166_21, %zext_ln178

]]></Node>
<StgValue><ssdm name="add_ln178_4"/></StgValue>
</operation>

<operation id="1307" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:558  %add_ln178_6 = add i14 %add_ln178, %add_ln178_4

]]></Node>
<StgValue><ssdm name="add_ln178_6"/></StgValue>
</operation>

<operation id="1308" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:568  %add_ln178_14 = add i13 %sub_ln166_9, %sext_ln166_49

]]></Node>
<StgValue><ssdm name="add_ln178_14"/></StgValue>
</operation>

<operation id="1309" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:570  %add_ln178_15 = add i13 %sub_ln166_37, %sext_ln166_24

]]></Node>
<StgValue><ssdm name="add_ln178_15"/></StgValue>
</operation>

<operation id="1310" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:575  %add_ln178_18 = add i13 %mul_ln166_7, %sub_ln166_49

]]></Node>
<StgValue><ssdm name="add_ln178_18"/></StgValue>
</operation>

<operation id="1311" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:579  %add_ln178_20 = add i13 %zext_ln166_28, %sub_ln166_70

]]></Node>
<StgValue><ssdm name="add_ln178_20"/></StgValue>
</operation>

<operation id="1312" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:587  %add_ln178_24 = add i13 %mul_ln166_8, %sext_ln166_32

]]></Node>
<StgValue><ssdm name="add_ln178_24"/></StgValue>
</operation>

<operation id="1313" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:588  %add_ln178_25 = add i13 %sub_ln166_6, %add_ln178_24

]]></Node>
<StgValue><ssdm name="add_ln178_25"/></StgValue>
</operation>

<operation id="1314" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:598  %add_ln178_30 = add i13 %zext_ln166_52, %sext_ln166_2

]]></Node>
<StgValue><ssdm name="add_ln178_30"/></StgValue>
</operation>

<operation id="1315" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:599  %sext_ln178_16 = sext i13 %add_ln178_30 to i14

]]></Node>
<StgValue><ssdm name="sext_ln178_16"/></StgValue>
</operation>

<operation id="1316" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:600  %add_ln178_31 = add i13 %sub_ln166_41, %mul_ln166_1

]]></Node>
<StgValue><ssdm name="add_ln178_31"/></StgValue>
</operation>

<operation id="1317" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:601  %sext_ln178_17 = sext i13 %add_ln178_31 to i14

]]></Node>
<StgValue><ssdm name="sext_ln178_17"/></StgValue>
</operation>

<operation id="1318" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:602  %add_ln178_32 = add i14 %sext_ln178_16, %sext_ln178_17

]]></Node>
<StgValue><ssdm name="add_ln178_32"/></StgValue>
</operation>

<operation id="1319" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:612  %add_ln178_38 = add i12 %zext_ln166_47, %zext_ln166_16

]]></Node>
<StgValue><ssdm name="add_ln178_38"/></StgValue>
</operation>

<operation id="1320" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst.0:629  %add_ln178_48 = add i9 %zext_ln166_15, %zext_ln166_42

]]></Node>
<StgValue><ssdm name="add_ln178_48"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1321" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:175  %shl_ln166_15 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_5, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_15"/></StgValue>
</operation>

<operation id="1322" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="13" op_0_bw="10">
<![CDATA[
meminst.0:176  %zext_ln166_30 = zext i10 %shl_ln166_15 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_30"/></StgValue>
</operation>

<operation id="1323" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="14" op_0_bw="10">
<![CDATA[
meminst.0:177  %zext_ln166_31 = zext i10 %shl_ln166_15 to i14

]]></Node>
<StgValue><ssdm name="zext_ln166_31"/></StgValue>
</operation>

<operation id="1324" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:240  %sext_ln166_22 = sext i14 %sub_ln166_22 to i15

]]></Node>
<StgValue><ssdm name="sext_ln166_22"/></StgValue>
</operation>

<operation id="1325" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:296  %zext_ln166_54 = zext i8 %tmp_s to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_54"/></StgValue>
</operation>

<operation id="1326" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:300  %shl_ln166_27 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_s, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln166_27"/></StgValue>
</operation>

<operation id="1327" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="15" op_0_bw="9">
<![CDATA[
meminst.0:301  %zext_ln166_57 = zext i9 %shl_ln166_27 to i15

]]></Node>
<StgValue><ssdm name="zext_ln166_57"/></StgValue>
</operation>

<operation id="1328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="13" op_0_bw="9">
<![CDATA[
meminst.0:302  %zext_ln166_58 = zext i9 %shl_ln166_27 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_58"/></StgValue>
</operation>

<operation id="1329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:303  %shl_ln166_28 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_s, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_28"/></StgValue>
</operation>

<operation id="1330" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:304  %zext_ln166_59 = zext i12 %shl_ln166_28 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_59"/></StgValue>
</operation>

<operation id="1331" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:305  %sub_ln166_28 = sub i13 %zext_ln166_59, %zext_ln166_58

]]></Node>
<StgValue><ssdm name="sub_ln166_28"/></StgValue>
</operation>

<operation id="1332" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:308  %sub_ln166_29 = sub i13 %zext_ln166_59, %zext_ln166_54

]]></Node>
<StgValue><ssdm name="sub_ln166_29"/></StgValue>
</operation>

<operation id="1333" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="15" op_0_bw="13">
<![CDATA[
meminst.0:309  %sext_ln166_29 = sext i13 %sub_ln166_29 to i15

]]></Node>
<StgValue><ssdm name="sext_ln166_29"/></StgValue>
</operation>

<operation id="1334" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:313  %zext_ln166_61 = zext i13 %mul_ln166_4 to i14

]]></Node>
<StgValue><ssdm name="zext_ln166_61"/></StgValue>
</operation>

<operation id="1335" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:315  %sext_ln166_30 = sext i13 %sub_ln166_30 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_30"/></StgValue>
</operation>

<operation id="1336" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:316  %shl_ln166_29 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_10, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln166_29"/></StgValue>
</operation>

<operation id="1337" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="14" op_0_bw="9">
<![CDATA[
meminst.0:317  %zext_ln166_62 = zext i9 %shl_ln166_29 to i14

]]></Node>
<StgValue><ssdm name="zext_ln166_62"/></StgValue>
</operation>

<operation id="1338" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:318  %sub_ln166_31 = sub i14 %add_ln166_9, %zext_ln166_62

]]></Node>
<StgValue><ssdm name="sub_ln166_31"/></StgValue>
</operation>

<operation id="1339" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="13" op_0_bw="11">
<![CDATA[
meminst.0:347  %sext_ln166_34 = sext i11 %sub_ln166_36 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_34"/></StgValue>
</operation>

<operation id="1340" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:353  %shl_ln166_35 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_13, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_35"/></StgValue>
</operation>

<operation id="1341" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="13" op_0_bw="11">
<![CDATA[
meminst.0:354  %zext_ln166_73 = zext i11 %shl_ln166_35 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_73"/></StgValue>
</operation>

<operation id="1342" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:359  %shl_ln166_37 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_13, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_37"/></StgValue>
</operation>

<operation id="1343" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="13" op_0_bw="10">
<![CDATA[
meminst.0:360  %zext_ln166_75 = zext i10 %shl_ln166_37 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_75"/></StgValue>
</operation>

<operation id="1344" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:361  %sub_ln166_39 = sub i13 %zext_ln166_75, %zext_ln166_72

]]></Node>
<StgValue><ssdm name="sub_ln166_39"/></StgValue>
</operation>

<operation id="1345" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:362  %sext_ln166_36 = sext i13 %sub_ln166_39 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_36"/></StgValue>
</operation>

<operation id="1346" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:375  %sext_ln166_39 = sext i14 %add_ln166_18 to i15

]]></Node>
<StgValue><ssdm name="sext_ln166_39"/></StgValue>
</operation>

<operation id="1347" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:382  %shl_ln166_40 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_14, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_40"/></StgValue>
</operation>

<operation id="1348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="12" op_0_bw="10">
<![CDATA[
meminst.0:383  %zext_ln166_81 = zext i10 %shl_ln166_40 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_81"/></StgValue>
</operation>

<operation id="1349" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:385  %sext_ln166_41 = sext i14 %sub_ln166_42 to i15

]]></Node>
<StgValue><ssdm name="sext_ln166_41"/></StgValue>
</operation>

<operation id="1350" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="9" op_0_bw="8">
<![CDATA[
meminst.0:388  %zext_ln166_83 = zext i8 %tmp_15 to i9

]]></Node>
<StgValue><ssdm name="zext_ln166_83"/></StgValue>
</operation>

<operation id="1351" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:389  %shl_ln166_41 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_15, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_41"/></StgValue>
</operation>

<operation id="1352" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="13" op_0_bw="11">
<![CDATA[
meminst.0:390  %zext_ln166_84 = zext i11 %shl_ln166_41 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_84"/></StgValue>
</operation>

<operation id="1353" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:391  %zext_ln166_85 = zext i11 %shl_ln166_41 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_85"/></StgValue>
</operation>

<operation id="1354" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:392  %sub_ln166_43 = sub i12 0, %zext_ln166_85

]]></Node>
<StgValue><ssdm name="sub_ln166_43"/></StgValue>
</operation>

<operation id="1355" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:393  %sext_ln166_42 = sext i12 %sub_ln166_43 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_42"/></StgValue>
</operation>

<operation id="1356" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:394  %shl_ln166_42 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_15, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln166_42"/></StgValue>
</operation>

<operation id="1357" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="13" op_0_bw="9">
<![CDATA[
meminst.0:395  %zext_ln166_86 = zext i9 %shl_ln166_42 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_86"/></StgValue>
</operation>

<operation id="1358" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:396  %sub_ln166_44 = sub i13 %sext_ln166_42, %zext_ln166_86

]]></Node>
<StgValue><ssdm name="sub_ln166_44"/></StgValue>
</operation>

<operation id="1359" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:397  %sext_ln166_43 = sext i13 %sub_ln166_44 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_43"/></StgValue>
</operation>

<operation id="1360" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="9" op_0_bw="8">
<![CDATA[
meminst.0:409  %zext_ln166_87 = zext i8 %tmp_16 to i9

]]></Node>
<StgValue><ssdm name="zext_ln166_87"/></StgValue>
</operation>

<operation id="1361" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="11" op_0_bw="8">
<![CDATA[
meminst.0:411  %zext_ln166_89 = zext i8 %tmp_16 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_89"/></StgValue>
</operation>

<operation id="1362" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:413  %tmp_30 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_16, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1363" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:414  %zext_ln166_90 = zext i10 %tmp_30 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_90"/></StgValue>
</operation>

<operation id="1364" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:415  %sub_ln166_65 = sub i11 %zext_ln166_89, %zext_ln166_90

]]></Node>
<StgValue><ssdm name="sub_ln166_65"/></StgValue>
</operation>

<operation id="1365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="13" op_0_bw="11">
<![CDATA[
meminst.0:416  %sext_ln166_48 = sext i11 %sub_ln166_65 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_48"/></StgValue>
</operation>

<operation id="1366" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:417  %shl_ln166_43 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_16, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_43"/></StgValue>
</operation>

<operation id="1367" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="13" op_0_bw="11">
<![CDATA[
meminst.0:418  %zext_ln166_91 = zext i11 %shl_ln166_43 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_91"/></StgValue>
</operation>

<operation id="1368" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="9" op_0_bw="8">
<![CDATA[
meminst.0:428  %zext_ln166_92 = zext i8 %tmp_17 to i9

]]></Node>
<StgValue><ssdm name="zext_ln166_92"/></StgValue>
</operation>

<operation id="1369" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:429  %zext_ln166_93 = zext i8 %tmp_17 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_93"/></StgValue>
</operation>

<operation id="1370" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:430  %shl_ln166_44 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_17, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_44"/></StgValue>
</operation>

<operation id="1371" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="13" op_0_bw="11">
<![CDATA[
meminst.0:431  %zext_ln166_94 = zext i11 %shl_ln166_44 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_94"/></StgValue>
</operation>

<operation id="1372" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="15" op_0_bw="11">
<![CDATA[
meminst.0:432  %zext_ln166_95 = zext i11 %shl_ln166_44 to i15

]]></Node>
<StgValue><ssdm name="zext_ln166_95"/></StgValue>
</operation>

<operation id="1373" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:433  %sub_ln166_45 = sub i15 %sext_ln166_39, %zext_ln166_95

]]></Node>
<StgValue><ssdm name="sub_ln166_45"/></StgValue>
</operation>

<operation id="1374" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:434  %shl_ln166_45 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_17, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_45"/></StgValue>
</operation>

<operation id="1375" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="14" op_0_bw="10">
<![CDATA[
meminst.0:435  %zext_ln166_96 = zext i10 %shl_ln166_45 to i14

]]></Node>
<StgValue><ssdm name="zext_ln166_96"/></StgValue>
</operation>

<operation id="1376" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:436  %tmp_31 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_17, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1377" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:437  %zext_ln166_97 = zext i12 %tmp_31 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_97"/></StgValue>
</operation>

<operation id="1378" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:438  %sub_ln166_66 = sub i13 %zext_ln166_93, %zext_ln166_97

]]></Node>
<StgValue><ssdm name="sub_ln166_66"/></StgValue>
</operation>

<operation id="1379" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:451  %zext_ln166_102 = zext i8 %tmp_19 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_102"/></StgValue>
</operation>

<operation id="1380" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:452  %zext_ln166_103 = zext i8 %tmp_19 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_103"/></StgValue>
</operation>

<operation id="1381" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:460  %shl_ln166_50 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_19, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_50"/></StgValue>
</operation>

<operation id="1382" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="13" op_0_bw="10">
<![CDATA[
meminst.0:461  %zext_ln166_106 = zext i10 %shl_ln166_50 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_106"/></StgValue>
</operation>

<operation id="1383" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:462  %zext_ln166_107 = zext i10 %shl_ln166_50 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_107"/></StgValue>
</operation>

<operation id="1384" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:463  %sub_ln166_50 = sub i11 0, %zext_ln166_107

]]></Node>
<StgValue><ssdm name="sub_ln166_50"/></StgValue>
</operation>

<operation id="1385" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:464  %sext_ln166_51 = sext i11 %sub_ln166_50 to i12

]]></Node>
<StgValue><ssdm name="sext_ln166_51"/></StgValue>
</operation>

<operation id="1386" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:465  %sub_ln166_51 = sub i12 %sext_ln166_51, %zext_ln166_103

]]></Node>
<StgValue><ssdm name="sub_ln166_51"/></StgValue>
</operation>

<operation id="1387" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:466  %sext_ln166_52 = sext i12 %sub_ln166_51 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_52"/></StgValue>
</operation>

<operation id="1388" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:467  %shl_ln166_51 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_19, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_51"/></StgValue>
</operation>

<operation id="1389" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:468  %zext_ln166_108 = zext i12 %shl_ln166_51 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_108"/></StgValue>
</operation>

<operation id="1390" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:469  %sub_ln166_52 = sub i13 %zext_ln166_108, %zext_ln166_106

]]></Node>
<StgValue><ssdm name="sub_ln166_52"/></StgValue>
</operation>

<operation id="1391" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:470  %sext_ln166_53 = sext i13 %sub_ln166_52 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_53"/></StgValue>
</operation>

<operation id="1392" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:471  %sub_ln166_53 = sub i13 %sext_ln166_50, %zext_ln166_102

]]></Node>
<StgValue><ssdm name="sub_ln166_53"/></StgValue>
</operation>

<operation id="1393" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:472  %sext_ln166_54 = sext i13 %sub_ln166_53 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_54"/></StgValue>
</operation>

<operation id="1394" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="11" op_0_bw="8">
<![CDATA[
meminst.0:474  %zext_ln166_109 = zext i8 %tmp_20 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_109"/></StgValue>
</operation>

<operation id="1395" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:475  %shl_ln166_52 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_20, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln166_52"/></StgValue>
</operation>

<operation id="1396" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="13" op_0_bw="9">
<![CDATA[
meminst.0:476  %zext_ln166_110 = zext i9 %shl_ln166_52 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_110"/></StgValue>
</operation>

<operation id="1397" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="15" op_0_bw="9">
<![CDATA[
meminst.0:477  %zext_ln166_111 = zext i9 %shl_ln166_52 to i15

]]></Node>
<StgValue><ssdm name="zext_ln166_111"/></StgValue>
</operation>

<operation id="1398" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:478  %sub_ln166_54 = sub i15 %sub_ln166_45, %zext_ln166_111

]]></Node>
<StgValue><ssdm name="sub_ln166_54"/></StgValue>
</operation>

<operation id="1399" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:479  %shl_ln166_53 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_20, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_53"/></StgValue>
</operation>

<operation id="1400" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:480  %zext_ln166_112 = zext i12 %shl_ln166_53 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_112"/></StgValue>
</operation>

<operation id="1401" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:481  %sub_ln166_55 = sub i13 %zext_ln166_110, %zext_ln166_112

]]></Node>
<StgValue><ssdm name="sub_ln166_55"/></StgValue>
</operation>

<operation id="1402" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:482  %sext_ln166_55 = sext i13 %sub_ln166_55 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_55"/></StgValue>
</operation>

<operation id="1403" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:483  %tmp_32 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_20, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1404" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:484  %zext_ln166_113 = zext i10 %tmp_32 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_113"/></StgValue>
</operation>

<operation id="1405" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:485  %sub_ln166_67 = sub i11 %zext_ln166_109, %zext_ln166_113

]]></Node>
<StgValue><ssdm name="sub_ln166_67"/></StgValue>
</operation>

<operation id="1406" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="9" op_0_bw="8">
<![CDATA[
meminst.0:487  %zext_ln166_114 = zext i8 %tmp_21 to i9

]]></Node>
<StgValue><ssdm name="zext_ln166_114"/></StgValue>
</operation>

<operation id="1407" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:490  %sext_ln166_56 = sext i13 %mul_ln166_9 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_56"/></StgValue>
</operation>

<operation id="1408" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:491  %shl_ln166_54 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_21, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_54"/></StgValue>
</operation>

<operation id="1409" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:492  %zext_ln166_116 = zext i11 %shl_ln166_54 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_116"/></StgValue>
</operation>

<operation id="1410" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:493  %sub_ln166_56 = sub i12 0, %zext_ln166_116

]]></Node>
<StgValue><ssdm name="sub_ln166_56"/></StgValue>
</operation>

<operation id="1411" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:494  %sext_ln166_57 = sext i12 %sub_ln166_56 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_57"/></StgValue>
</operation>

<operation id="1412" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:495  %sub_ln166_57 = sub i13 %sext_ln166_57, %zext_ln166_115

]]></Node>
<StgValue><ssdm name="sub_ln166_57"/></StgValue>
</operation>

<operation id="1413" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="15" op_0_bw="13">
<![CDATA[
meminst.0:496  %sext_ln166_58 = sext i13 %sub_ln166_57 to i15

]]></Node>
<StgValue><ssdm name="sext_ln166_58"/></StgValue>
</operation>

<operation id="1414" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="9" op_0_bw="8">
<![CDATA[
meminst.0:498  %zext_ln166_117 = zext i8 %tmp_22 to i9

]]></Node>
<StgValue><ssdm name="zext_ln166_117"/></StgValue>
</operation>

<operation id="1415" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:500  %tmp_33 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_22, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1416" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:501  %zext_ln166_119 = zext i12 %tmp_33 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_119"/></StgValue>
</operation>

<operation id="1417" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:502  %sub_ln166_68 = sub i13 %zext_ln166_118, %zext_ln166_119

]]></Node>
<StgValue><ssdm name="sub_ln166_68"/></StgValue>
</operation>

<operation id="1418" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:503  %sext_ln166_59 = sext i13 %sub_ln166_68 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_59"/></StgValue>
</operation>

<operation id="1419" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:504  %mul_ln166_10 = mul i13 13, %zext_ln166_118

]]></Node>
<StgValue><ssdm name="mul_ln166_10"/></StgValue>
</operation>

<operation id="1420" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:507  %shl_ln166_55 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_22, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_55"/></StgValue>
</operation>

<operation id="1421" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:508  %zext_ln166_120 = zext i10 %shl_ln166_55 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_120"/></StgValue>
</operation>

<operation id="1422" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:510  %zext_ln166_121 = zext i8 %tmp_23 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_121"/></StgValue>
</operation>

<operation id="1423" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:511  %zext_ln166_122 = zext i8 %tmp_23 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_122"/></StgValue>
</operation>

<operation id="1424" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:512  %tmp_34 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_23, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1425" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:513  %zext_ln166_123 = zext i11 %tmp_34 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_123"/></StgValue>
</operation>

<operation id="1426" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:514  %sub_ln166_69 = sub i12 %zext_ln166_122, %zext_ln166_123

]]></Node>
<StgValue><ssdm name="sub_ln166_69"/></StgValue>
</operation>

<operation id="1427" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="14" op_0_bw="12">
<![CDATA[
meminst.0:515  %sext_ln166_61 = sext i12 %sub_ln166_69 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_61"/></StgValue>
</operation>

<operation id="1428" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:516  %mul_ln166_12 = mul i13 -13, %zext_ln166_121

]]></Node>
<StgValue><ssdm name="mul_ln166_12"/></StgValue>
</operation>

<operation id="1429" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:517  %sext_ln166_62 = sext i13 %mul_ln166_12 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_62"/></StgValue>
</operation>

<operation id="1430" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:518  %shl_ln166_56 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_23, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_56"/></StgValue>
</operation>

<operation id="1431" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:519  %zext_ln166_124 = zext i10 %shl_ln166_56 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_124"/></StgValue>
</operation>

<operation id="1432" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="13" op_0_bw="10">
<![CDATA[
meminst.0:520  %zext_ln166_125 = zext i10 %shl_ln166_56 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_125"/></StgValue>
</operation>

<operation id="1433" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:521  %shl_ln166_57 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_23, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_57"/></StgValue>
</operation>

<operation id="1434" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:522  %zext_ln166_126 = zext i12 %shl_ln166_57 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_126"/></StgValue>
</operation>

<operation id="1435" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:523  %sub_ln166_58 = sub i13 %zext_ln166_126, %zext_ln166_125

]]></Node>
<StgValue><ssdm name="sub_ln166_58"/></StgValue>
</operation>

<operation id="1436" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:524  %sext_ln166_63 = sext i13 %sub_ln166_58 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_63"/></StgValue>
</operation>

<operation id="1437" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="9" op_0_bw="8">
<![CDATA[
meminst.0:526  %zext_ln166_127 = zext i8 %tmp_24 to i9

]]></Node>
<StgValue><ssdm name="zext_ln166_127"/></StgValue>
</operation>

<operation id="1438" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:527  %zext_ln166_128 = zext i8 %tmp_24 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_128"/></StgValue>
</operation>

<operation id="1439" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:528  %shl_ln166_58 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_24, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_58"/></StgValue>
</operation>

<operation id="1440" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:529  %zext_ln166_129 = zext i12 %shl_ln166_58 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_129"/></StgValue>
</operation>

<operation id="1441" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:530  %shl_ln166_59 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_24, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln166_59"/></StgValue>
</operation>

<operation id="1442" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="13" op_0_bw="9">
<![CDATA[
meminst.0:531  %zext_ln166_130 = zext i9 %shl_ln166_59 to i13

]]></Node>
<StgValue><ssdm name="zext_ln166_130"/></StgValue>
</operation>

<operation id="1443" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:532  %sub_ln166_59 = sub i13 %zext_ln166_129, %zext_ln166_130

]]></Node>
<StgValue><ssdm name="sub_ln166_59"/></StgValue>
</operation>

<operation id="1444" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="15" op_0_bw="13">
<![CDATA[
meminst.0:533  %sext_ln166_64 = sext i13 %sub_ln166_59 to i15

]]></Node>
<StgValue><ssdm name="sext_ln166_64"/></StgValue>
</operation>

<operation id="1445" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:534  %shl_ln166_60 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_24, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_60"/></StgValue>
</operation>

<operation id="1446" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:535  %zext_ln166_131 = zext i11 %shl_ln166_60 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_131"/></StgValue>
</operation>

<operation id="1447" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:536  %shl_ln166_61 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_24, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln166_61"/></StgValue>
</operation>

<operation id="1448" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:537  %zext_ln166_132 = zext i10 %shl_ln166_61 to i11

]]></Node>
<StgValue><ssdm name="zext_ln166_132"/></StgValue>
</operation>

<operation id="1449" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:538  %sub_ln166_60 = sub i11 0, %zext_ln166_132

]]></Node>
<StgValue><ssdm name="sub_ln166_60"/></StgValue>
</operation>

<operation id="1450" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:539  %sext_ln166_65 = sext i11 %sub_ln166_60 to i12

]]></Node>
<StgValue><ssdm name="sext_ln166_65"/></StgValue>
</operation>

<operation id="1451" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:540  %sub_ln166_61 = sub i12 %sext_ln166_65, %zext_ln166_128

]]></Node>
<StgValue><ssdm name="sub_ln166_61"/></StgValue>
</operation>

<operation id="1452" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="14" op_0_bw="12">
<![CDATA[
meminst.0:541  %sext_ln166_66 = sext i12 %sub_ln166_61 to i14

]]></Node>
<StgValue><ssdm name="sext_ln166_66"/></StgValue>
</operation>

<operation id="1453" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:543  %zext_ln166_133 = zext i8 %tmp_25 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_133"/></StgValue>
</operation>

<operation id="1454" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:548  %tmp_36 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_25, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1455" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:549  %zext_ln166_136 = zext i11 %tmp_36 to i12

]]></Node>
<StgValue><ssdm name="zext_ln166_136"/></StgValue>
</operation>

<operation id="1456" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:550  %sub_ln166_71 = sub i12 %zext_ln166_133, %zext_ln166_136

]]></Node>
<StgValue><ssdm name="sub_ln166_71"/></StgValue>
</operation>

<operation id="1457" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:551  %sext_ln166_67 = sext i12 %sub_ln166_71 to i13

]]></Node>
<StgValue><ssdm name="sext_ln166_67"/></StgValue>
</operation>

<operation id="1458" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:552  %mul_ln166_13 = mul i12 13, %zext_ln166_133

]]></Node>
<StgValue><ssdm name="mul_ln166_13"/></StgValue>
</operation>

<operation id="1459" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:553  %mul_ln166_14 = mul i13 -13, %zext_ln166_134

]]></Node>
<StgValue><ssdm name="mul_ln166_14"/></StgValue>
</operation>

<operation id="1460" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:560  %add_ln178_8 = add i15 %sext_ln166_64, %sub_ln166_54

]]></Node>
<StgValue><ssdm name="add_ln178_8"/></StgValue>
</operation>

<operation id="1461" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:561  %add_ln178_9 = add i15 %zext_ln166_57, %add_ln178_8

]]></Node>
<StgValue><ssdm name="add_ln178_9"/></StgValue>
</operation>

<operation id="1462" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:563  %add_ln178_10 = add i14 %sext_ln166_43, %sext_ln166_56

]]></Node>
<StgValue><ssdm name="add_ln178_10"/></StgValue>
</operation>

<operation id="1463" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:564  %add_ln178_11 = add i14 %sext_ln166_61, %add_ln178_10

]]></Node>
<StgValue><ssdm name="add_ln178_11"/></StgValue>
</operation>

<operation id="1464" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:569  %sext_ln178_3 = sext i13 %add_ln178_14 to i14

]]></Node>
<StgValue><ssdm name="sext_ln178_3"/></StgValue>
</operation>

<operation id="1465" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:571  %sext_ln178_4 = sext i13 %add_ln178_15 to i14

]]></Node>
<StgValue><ssdm name="sext_ln178_4"/></StgValue>
</operation>

<operation id="1466" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:572  %add_ln178_16 = add i14 %zext_ln166_31, %sext_ln178_4

]]></Node>
<StgValue><ssdm name="add_ln178_16"/></StgValue>
</operation>

<operation id="1467" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:573  %add_ln178_17 = add i14 %sext_ln178_3, %add_ln178_16

]]></Node>
<StgValue><ssdm name="add_ln178_17"/></StgValue>
</operation>

<operation id="1468" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:574  %sext_ln178_5 = sext i14 %add_ln178_17 to i15

]]></Node>
<StgValue><ssdm name="sext_ln178_5"/></StgValue>
</operation>

<operation id="1469" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:576  %sext_ln178_6 = sext i13 %add_ln178_18 to i14

]]></Node>
<StgValue><ssdm name="sext_ln178_6"/></StgValue>
</operation>

<operation id="1470" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:577  %add_ln178_19 = add i14 %zext_ln166_61, %sext_ln178_6

]]></Node>
<StgValue><ssdm name="add_ln178_19"/></StgValue>
</operation>

<operation id="1471" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:578  %sext_ln178_7 = sext i14 %add_ln178_19 to i15

]]></Node>
<StgValue><ssdm name="sext_ln178_7"/></StgValue>
</operation>

<operation id="1472" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:580  %sext_ln178_8 = sext i13 %add_ln178_20 to i14

]]></Node>
<StgValue><ssdm name="sext_ln178_8"/></StgValue>
</operation>

<operation id="1473" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:581  %add_ln178_21 = add i14 %sext_ln166_59, %sext_ln178_8

]]></Node>
<StgValue><ssdm name="add_ln178_21"/></StgValue>
</operation>

<operation id="1474" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:582  %sext_ln178_9 = sext i14 %add_ln178_21 to i15

]]></Node>
<StgValue><ssdm name="sext_ln178_9"/></StgValue>
</operation>

<operation id="1475" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:583  %add_ln178_22 = add i15 %sext_ln178_7, %sext_ln178_9

]]></Node>
<StgValue><ssdm name="add_ln178_22"/></StgValue>
</operation>

<operation id="1476" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:584  %add_ln178_23 = add i15 %sext_ln178_5, %add_ln178_22

]]></Node>
<StgValue><ssdm name="add_ln178_23"/></StgValue>
</operation>

<operation id="1477" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="15" op_0_bw="13">
<![CDATA[
meminst.0:589  %sext_ln178_11 = sext i13 %add_ln178_25 to i15

]]></Node>
<StgValue><ssdm name="sext_ln178_11"/></StgValue>
</operation>

<operation id="1478" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:590  %add_ln178_26 = add i13 %sub_ln166_15, %sub_ln166_28

]]></Node>
<StgValue><ssdm name="add_ln178_26"/></StgValue>
</operation>

<operation id="1479" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:591  %sext_ln178_12 = sext i13 %add_ln178_26 to i14

]]></Node>
<StgValue><ssdm name="sext_ln178_12"/></StgValue>
</operation>

<operation id="1480" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:593  %sext_ln178_13 = sext i13 %add_ln178_27 to i14

]]></Node>
<StgValue><ssdm name="sext_ln178_13"/></StgValue>
</operation>

<operation id="1481" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:594  %add_ln178_28 = add i14 %sext_ln178_12, %sext_ln178_13

]]></Node>
<StgValue><ssdm name="add_ln178_28"/></StgValue>
</operation>

<operation id="1482" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:595  %sext_ln178_14 = sext i14 %add_ln178_28 to i15

]]></Node>
<StgValue><ssdm name="sext_ln178_14"/></StgValue>
</operation>

<operation id="1483" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:596  %add_ln178_29 = add i15 %sext_ln178_11, %sext_ln178_14

]]></Node>
<StgValue><ssdm name="add_ln178_29"/></StgValue>
</operation>

<operation id="1484" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:603  %sext_ln178_18 = sext i14 %add_ln178_32 to i15

]]></Node>
<StgValue><ssdm name="sext_ln178_18"/></StgValue>
</operation>

<operation id="1485" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:604  %add_ln178_33 = add i13 %zext_ln166_94, %mul_ln166_5

]]></Node>
<StgValue><ssdm name="add_ln178_33"/></StgValue>
</operation>

<operation id="1486" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:605  %zext_ln178_1 = zext i13 %add_ln178_33 to i14

]]></Node>
<StgValue><ssdm name="zext_ln178_1"/></StgValue>
</operation>

<operation id="1487" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:606  %add_ln178_34 = add i14 %sext_ln166_55, %sext_ln166_62

]]></Node>
<StgValue><ssdm name="add_ln178_34"/></StgValue>
</operation>

<operation id="1488" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:607  %add_ln178_35 = add i14 %zext_ln178_1, %add_ln178_34

]]></Node>
<StgValue><ssdm name="add_ln178_35"/></StgValue>
</operation>

<operation id="1489" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:608  %sext_ln178_19 = sext i14 %add_ln178_35 to i15

]]></Node>
<StgValue><ssdm name="sext_ln178_19"/></StgValue>
</operation>

<operation id="1490" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:609  %add_ln178_36 = add i15 %sext_ln178_18, %sext_ln178_19

]]></Node>
<StgValue><ssdm name="add_ln178_36"/></StgValue>
</operation>

<operation id="1491" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:613  %zext_ln178_2 = zext i12 %add_ln178_38 to i13

]]></Node>
<StgValue><ssdm name="zext_ln178_2"/></StgValue>
</operation>

<operation id="1492" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:614  %add_ln178_39 = add i13 %zext_ln166_30, %zext_ln178_2

]]></Node>
<StgValue><ssdm name="add_ln178_39"/></StgValue>
</operation>

<operation id="1493" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:616  %add_ln178_40 = add i13 %mul_ln166_4, %zext_ln166_73

]]></Node>
<StgValue><ssdm name="add_ln178_40"/></StgValue>
</operation>

<operation id="1494" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:617  %zext_ln178_4 = zext i13 %add_ln178_40 to i14

]]></Node>
<StgValue><ssdm name="zext_ln178_4"/></StgValue>
</operation>

<operation id="1495" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:618  %add_ln178_41 = add i13 %mul_ln166_10, %sext_ln166_48

]]></Node>
<StgValue><ssdm name="add_ln178_41"/></StgValue>
</operation>

<operation id="1496" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:619  %sext_ln178_21 = sext i13 %add_ln178_41 to i14

]]></Node>
<StgValue><ssdm name="sext_ln178_21"/></StgValue>
</operation>

<operation id="1497" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:620  %add_ln178_42 = add i14 %zext_ln178_4, %sext_ln178_21

]]></Node>
<StgValue><ssdm name="add_ln178_42"/></StgValue>
</operation>

<operation id="1498" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:623  %add_ln178_44 = add i13 %sext_ln166_67, %sext_ln166_52

]]></Node>
<StgValue><ssdm name="add_ln178_44"/></StgValue>
</operation>

<operation id="1499" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst.0:624  %add_ln178_45 = add i9 %zext_ln166_83, %zext_ln166_114

]]></Node>
<StgValue><ssdm name="add_ln178_45"/></StgValue>
</operation>

<operation id="1500" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="13" op_0_bw="9">
<![CDATA[
meminst.0:625  %zext_ln178_5 = zext i9 %add_ln178_45 to i13

]]></Node>
<StgValue><ssdm name="zext_ln178_5"/></StgValue>
</operation>

<operation id="1501" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:626  %add_ln178_46 = add i13 %add_ln178_44, %zext_ln178_5

]]></Node>
<StgValue><ssdm name="add_ln178_46"/></StgValue>
</operation>

<operation id="1502" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst.0:627  %add_ln178_47 = add i9 %zext_ln166_92, %zext_ln166_127

]]></Node>
<StgValue><ssdm name="add_ln178_47"/></StgValue>
</operation>

<operation id="1503" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="10" op_0_bw="9">
<![CDATA[
meminst.0:628  %zext_ln178_6 = zext i9 %add_ln178_47 to i10

]]></Node>
<StgValue><ssdm name="zext_ln178_6"/></StgValue>
</operation>

<operation id="1504" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="10" op_0_bw="9">
<![CDATA[
meminst.0:630  %zext_ln178_7 = zext i9 %add_ln178_48 to i10

]]></Node>
<StgValue><ssdm name="zext_ln178_7"/></StgValue>
</operation>

<operation id="1505" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
meminst.0:631  %add_ln178_49 = add i10 %zext_ln178_6, %zext_ln178_7

]]></Node>
<StgValue><ssdm name="add_ln178_49"/></StgValue>
</operation>

<operation id="1506" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="13" op_0_bw="10">
<![CDATA[
meminst.0:632  %zext_ln178_8 = zext i10 %add_ln178_49 to i13

]]></Node>
<StgValue><ssdm name="zext_ln178_8"/></StgValue>
</operation>

<operation id="1507" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:633  %add_ln178_50 = add i13 %add_ln178_46, %zext_ln178_8

]]></Node>
<StgValue><ssdm name="add_ln178_50"/></StgValue>
</operation>

<operation id="1508" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:638  %add_ln178_52 = add i15 %sext_ln166_58, %sub_ln166_47

]]></Node>
<StgValue><ssdm name="add_ln178_52"/></StgValue>
</operation>

<operation id="1509" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:639  %add_ln178_53 = add i12 %zext_ln166_81, %zext_ln166_131

]]></Node>
<StgValue><ssdm name="add_ln178_53"/></StgValue>
</operation>

<operation id="1510" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="15" op_0_bw="12">
<![CDATA[
meminst.0:640  %zext_ln178_9 = zext i12 %add_ln178_53 to i15

]]></Node>
<StgValue><ssdm name="zext_ln178_9"/></StgValue>
</operation>

<operation id="1511" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:641  %add_ln178_54 = add i15 %add_ln178_52, %zext_ln178_9

]]></Node>
<StgValue><ssdm name="add_ln178_54"/></StgValue>
</operation>

<operation id="1512" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:643  %add_ln178_55 = add i14 %zext_ln166_96, %sub_ln166_32

]]></Node>
<StgValue><ssdm name="add_ln178_55"/></StgValue>
</operation>

<operation id="1513" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:644  %add_ln178_56 = add i11 %sub_ln166_67, %zext_ln166_124

]]></Node>
<StgValue><ssdm name="add_ln178_56"/></StgValue>
</operation>

<operation id="1514" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="14" op_0_bw="11">
<![CDATA[
meminst.0:645  %sext_ln178_26 = sext i11 %add_ln178_56 to i14

]]></Node>
<StgValue><ssdm name="sext_ln178_26"/></StgValue>
</operation>

<operation id="1515" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:646  %add_ln178_57 = add i14 %add_ln178_55, %sext_ln178_26

]]></Node>
<StgValue><ssdm name="add_ln178_57"/></StgValue>
</operation>

<operation id="1516" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:649  %add_ln178_59 = add i14 %sext_ln166_53, %sext_ln166_30

]]></Node>
<StgValue><ssdm name="add_ln178_59"/></StgValue>
</operation>

<operation id="1517" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:654  %add_ln178_62 = add i12 %zext_ln166_122, %mul_ln166_13

]]></Node>
<StgValue><ssdm name="add_ln178_62"/></StgValue>
</operation>

<operation id="1518" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst.0:655  %add_ln178_63 = add i9 %zext_ln166_87, %zext_ln166_127

]]></Node>
<StgValue><ssdm name="add_ln178_63"/></StgValue>
</operation>

<operation id="1519" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="12" op_0_bw="9">
<![CDATA[
meminst.0:656  %zext_ln178_10 = zext i9 %add_ln178_63 to i12

]]></Node>
<StgValue><ssdm name="zext_ln178_10"/></StgValue>
</operation>

<operation id="1520" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:657  %add_ln178_64 = add i12 %add_ln178_62, %zext_ln178_10

]]></Node>
<StgValue><ssdm name="add_ln178_64"/></StgValue>
</operation>

<operation id="1521" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:662  %add_ln178_66 = add i15 %sext_ln166_22, %sext_ln166_29

]]></Node>
<StgValue><ssdm name="add_ln178_66"/></StgValue>
</operation>

<operation id="1522" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:663  %add_ln178_67 = add i13 %zext_ln166_84, %sext_ln166_34

]]></Node>
<StgValue><ssdm name="add_ln178_67"/></StgValue>
</operation>

<operation id="1523" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="15" op_0_bw="13">
<![CDATA[
meminst.0:664  %sext_ln178_31 = sext i13 %add_ln178_67 to i15

]]></Node>
<StgValue><ssdm name="sext_ln178_31"/></StgValue>
</operation>

<operation id="1524" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:665  %add_ln178_68 = add i15 %add_ln178_66, %sext_ln178_31

]]></Node>
<StgValue><ssdm name="add_ln178_68"/></StgValue>
</operation>

<operation id="1525" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:667  %add_ln178_69 = add i13 %sub_ln166_66, %mul_ln166_8

]]></Node>
<StgValue><ssdm name="add_ln178_69"/></StgValue>
</operation>

<operation id="1526" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="15" op_0_bw="13">
<![CDATA[
meminst.0:668  %sext_ln178_33 = sext i13 %add_ln178_69 to i15

]]></Node>
<StgValue><ssdm name="sext_ln178_33"/></StgValue>
</operation>

<operation id="1527" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:669  %add_ln178_70 = add i14 %sext_ln166_56, %sext_ln166_63

]]></Node>
<StgValue><ssdm name="add_ln178_70"/></StgValue>
</operation>

<operation id="1528" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:670  %sext_ln178_34 = sext i14 %add_ln178_70 to i15

]]></Node>
<StgValue><ssdm name="sext_ln178_34"/></StgValue>
</operation>

<operation id="1529" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:671  %add_ln178_71 = add i15 %sext_ln166_41, %sext_ln178_34

]]></Node>
<StgValue><ssdm name="add_ln178_71"/></StgValue>
</operation>

<operation id="1530" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:672  %add_ln178_72 = add i15 %sext_ln178_33, %add_ln178_71

]]></Node>
<StgValue><ssdm name="add_ln178_72"/></StgValue>
</operation>

<operation id="1531" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:675  %add_ln178_74 = add i14 %sext_ln166_36, %sext_ln166_66

]]></Node>
<StgValue><ssdm name="add_ln178_74"/></StgValue>
</operation>

<operation id="1532" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:677  %add_ln178_75 = add i14 %sext_ln166_54, %sub_ln166_31

]]></Node>
<StgValue><ssdm name="add_ln178_75"/></StgValue>
</operation>

<operation id="1533" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:680  %add_ln178_77 = add i13 %mul_ln166_14, %zext_ln166_91

]]></Node>
<StgValue><ssdm name="add_ln178_77"/></StgValue>
</operation>

<operation id="1534" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst.0:681  %add_ln178_78 = add i9 %zext_ln166_87, %zext_ln166_117

]]></Node>
<StgValue><ssdm name="add_ln178_78"/></StgValue>
</operation>

<operation id="1535" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="11" op_0_bw="9">
<![CDATA[
meminst.0:682  %zext_ln178_12 = zext i9 %add_ln178_78 to i11

]]></Node>
<StgValue><ssdm name="zext_ln178_12"/></StgValue>
</operation>

<operation id="1536" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:683  %add_ln178_79 = add i11 %zext_ln166_120, %zext_ln178_12

]]></Node>
<StgValue><ssdm name="add_ln178_79"/></StgValue>
</operation>

<operation id="1537" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="13" op_0_bw="11">
<![CDATA[
meminst.0:684  %zext_ln178_13 = zext i11 %add_ln178_79 to i13

]]></Node>
<StgValue><ssdm name="zext_ln178_13"/></StgValue>
</operation>

<operation id="1538" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:685  %add_ln178_80 = add i13 %add_ln178_77, %zext_ln178_13

]]></Node>
<StgValue><ssdm name="add_ln178_80"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1539" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="16" op_0_bw="14">
<![CDATA[
meminst.0:559  %sext_ln178 = sext i14 %add_ln178_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln178"/></StgValue>
</operation>

<operation id="1540" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:562  %sext_ln178_1 = sext i15 %add_ln178_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln178_1"/></StgValue>
</operation>

<operation id="1541" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="16" op_0_bw="14">
<![CDATA[
meminst.0:565  %sext_ln178_2 = sext i14 %add_ln178_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln178_2"/></StgValue>
</operation>

<operation id="1542" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:566  %add_ln178_12 = add i16 %sext_ln178_1, %sext_ln178_2

]]></Node>
<StgValue><ssdm name="add_ln178_12"/></StgValue>
</operation>

<operation id="1543" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:567  %add_ln178_13 = add i16 %sext_ln178, %add_ln178_12

]]></Node>
<StgValue><ssdm name="add_ln178_13"/></StgValue>
</operation>

<operation id="1544" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:585  %sext_ln178_10 = sext i15 %add_ln178_23 to i16

]]></Node>
<StgValue><ssdm name="sext_ln178_10"/></StgValue>
</operation>

<operation id="1545" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:586  %add_ln178_1 = add i16 %add_ln178_13, %sext_ln178_10

]]></Node>
<StgValue><ssdm name="add_ln178_1"/></StgValue>
</operation>

<operation id="1546" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:597  %sext_ln178_15 = sext i15 %add_ln178_29 to i16

]]></Node>
<StgValue><ssdm name="sext_ln178_15"/></StgValue>
</operation>

<operation id="1547" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:610  %sext_ln178_20 = sext i15 %add_ln178_36 to i16

]]></Node>
<StgValue><ssdm name="sext_ln178_20"/></StgValue>
</operation>

<operation id="1548" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:611  %add_ln178_37 = add i16 %sext_ln178_15, %sext_ln178_20

]]></Node>
<StgValue><ssdm name="add_ln178_37"/></StgValue>
</operation>

<operation id="1549" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="15" op_0_bw="13">
<![CDATA[
meminst.0:615  %zext_ln178_3 = zext i13 %add_ln178_39 to i15

]]></Node>
<StgValue><ssdm name="zext_ln178_3"/></StgValue>
</operation>

<operation id="1550" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:621  %sext_ln178_22 = sext i14 %add_ln178_42 to i15

]]></Node>
<StgValue><ssdm name="sext_ln178_22"/></StgValue>
</operation>

<operation id="1551" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:622  %add_ln178_43 = add i15 %zext_ln178_3, %sext_ln178_22

]]></Node>
<StgValue><ssdm name="add_ln178_43"/></StgValue>
</operation>

<operation id="1552" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="15" op_0_bw="13">
<![CDATA[
meminst.0:634  %sext_ln178_23 = sext i13 %add_ln178_50 to i15

]]></Node>
<StgValue><ssdm name="sext_ln178_23"/></StgValue>
</operation>

<operation id="1553" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:635  %add_ln178_51 = add i15 %add_ln178_43, %sext_ln178_23

]]></Node>
<StgValue><ssdm name="add_ln178_51"/></StgValue>
</operation>

<operation id="1554" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:636  %sext_ln178_24 = sext i15 %add_ln178_51 to i16

]]></Node>
<StgValue><ssdm name="sext_ln178_24"/></StgValue>
</operation>

<operation id="1555" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:637  %add_ln178_3 = add i16 %add_ln178_37, %sext_ln178_24

]]></Node>
<StgValue><ssdm name="add_ln178_3"/></StgValue>
</operation>

<operation id="1556" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:642  %sext_ln178_25 = sext i15 %add_ln178_54 to i16

]]></Node>
<StgValue><ssdm name="sext_ln178_25"/></StgValue>
</operation>

<operation id="1557" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="16" op_0_bw="14">
<![CDATA[
meminst.0:647  %sext_ln178_27 = sext i14 %add_ln178_57 to i16

]]></Node>
<StgValue><ssdm name="sext_ln178_27"/></StgValue>
</operation>

<operation id="1558" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:648  %add_ln178_58 = add i16 %sext_ln178_25, %sext_ln178_27

]]></Node>
<StgValue><ssdm name="add_ln178_58"/></StgValue>
</operation>

<operation id="1559" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:650  %sext_ln178_28 = sext i14 %add_ln178_59 to i15

]]></Node>
<StgValue><ssdm name="sext_ln178_28"/></StgValue>
</operation>

<operation id="1560" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:652  %sext_ln178_29 = sext i14 %add_ln178_60 to i15

]]></Node>
<StgValue><ssdm name="sext_ln178_29"/></StgValue>
</operation>

<operation id="1561" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:653  %add_ln178_61 = add i15 %sext_ln178_28, %sext_ln178_29

]]></Node>
<StgValue><ssdm name="add_ln178_61"/></StgValue>
</operation>

<operation id="1562" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="15" op_0_bw="12">
<![CDATA[
meminst.0:658  %zext_ln178_11 = zext i12 %add_ln178_64 to i15

]]></Node>
<StgValue><ssdm name="zext_ln178_11"/></StgValue>
</operation>

<operation id="1563" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:659  %add_ln178_65 = add i15 %add_ln178_61, %zext_ln178_11

]]></Node>
<StgValue><ssdm name="add_ln178_65"/></StgValue>
</operation>

<operation id="1564" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:660  %sext_ln178_30 = sext i15 %add_ln178_65 to i16

]]></Node>
<StgValue><ssdm name="sext_ln178_30"/></StgValue>
</operation>

<operation id="1565" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:661  %add_ln178_5 = add i16 %add_ln178_58, %sext_ln178_30

]]></Node>
<StgValue><ssdm name="add_ln178_5"/></StgValue>
</operation>

<operation id="1566" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:666  %sext_ln178_32 = sext i15 %add_ln178_68 to i16

]]></Node>
<StgValue><ssdm name="sext_ln178_32"/></StgValue>
</operation>

<operation id="1567" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:673  %sext_ln178_35 = sext i15 %add_ln178_72 to i16

]]></Node>
<StgValue><ssdm name="sext_ln178_35"/></StgValue>
</operation>

<operation id="1568" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:674  %add_ln178_73 = add i16 %sext_ln178_32, %sext_ln178_35

]]></Node>
<StgValue><ssdm name="add_ln178_73"/></StgValue>
</operation>

<operation id="1569" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:676  %sext_ln178_36 = sext i14 %add_ln178_74 to i15

]]></Node>
<StgValue><ssdm name="sext_ln178_36"/></StgValue>
</operation>

<operation id="1570" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:678  %sext_ln178_37 = sext i14 %add_ln178_75 to i15

]]></Node>
<StgValue><ssdm name="sext_ln178_37"/></StgValue>
</operation>

<operation id="1571" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:679  %add_ln178_76 = add i15 %sext_ln178_36, %sext_ln178_37

]]></Node>
<StgValue><ssdm name="add_ln178_76"/></StgValue>
</operation>

<operation id="1572" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="15" op_0_bw="13">
<![CDATA[
meminst.0:686  %sext_ln178_38 = sext i13 %add_ln178_80 to i15

]]></Node>
<StgValue><ssdm name="sext_ln178_38"/></StgValue>
</operation>

<operation id="1573" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:687  %add_ln178_81 = add i15 %add_ln178_76, %sext_ln178_38

]]></Node>
<StgValue><ssdm name="add_ln178_81"/></StgValue>
</operation>

<operation id="1574" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:688  %sext_ln178_39 = sext i15 %add_ln178_81 to i16

]]></Node>
<StgValue><ssdm name="sext_ln178_39"/></StgValue>
</operation>

<operation id="1575" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:689  %add_ln178_7 = add i16 %add_ln178_73, %sext_ln178_39

]]></Node>
<StgValue><ssdm name="add_ln178_7"/></StgValue>
</operation>

<operation id="1576" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
<literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader117.0:1  %tmp_last_V = icmp eq i32 %global_iteration_loa, 263167

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="1577" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
<literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.0:2  %select_ln203 = select i1 %tmp_last_V, i32 1023, i32 %global_iteration_loa

]]></Node>
<StgValue><ssdm name="select_ln203"/></StgValue>
</operation>

<operation id="1578" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
<literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="0" op_0_bw="0">
<![CDATA[
mergeST2:2  br label %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1579" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_2_5, [1 x i8]* @p_str, [12 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1580" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_2_4, [1 x i8]* @p_str, [12 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1581" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_2_3, [1 x i8]* @p_str, [12 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1582" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_2_2, [1 x i8]* @p_str, [12 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1583" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_2_1, [1 x i8]* @p_str, [12 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1584" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_2_0, [1 x i8]* @p_str, [12 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1585" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_1_5, [1 x i8]* @p_str, [12 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1586" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_1_4, [1 x i8]* @p_str, [12 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1587" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_1_3, [1 x i8]* @p_str, [12 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1588" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_1_2, [1 x i8]* @p_str, [12 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1589" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_1_1, [1 x i8]* @p_str, [12 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1590" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_1_0, [1 x i8]* @p_str, [12 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1591" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_0_5, [1 x i8]* @p_str, [12 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1592" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_0_4, [1 x i8]* @p_str, [12 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1593" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_0_3, [1 x i8]* @p_str, [12 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1594" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_0_2, [1 x i8]* @p_str, [12 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1595" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_0_1, [1 x i8]* @p_str, [12 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1596" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_0_0, [1 x i8]* @p_str, [12 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1597" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="32" op_20_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecReset([514 x i8]* @stripes_0_0, [514 x i8]* @stripes_0_1, [514 x i8]* @stripes_0_2, [514 x i8]* @stripes_0_3, [514 x i8]* @stripes_0_4, [514 x i8]* @stripes_0_5, [514 x i8]* @stripes_1_0, [514 x i8]* @stripes_1_1, [514 x i8]* @stripes_1_2, [514 x i8]* @stripes_1_3, [514 x i8]* @stripes_1_4, [514 x i8]* @stripes_1_5, [514 x i8]* @stripes_2_0, [514 x i8]* @stripes_2_1, [514 x i8]* @stripes_2_2, [514 x i8]* @stripes_2_3, [514 x i8]* @stripes_2_4, [514 x i8]* @stripes_2_5, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln240"/></StgValue>
</operation>

<operation id="1598" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_data_V, i8* %out_V_keep_V, i8* %out_V_strb_V, i1* %out_V_last_V, [5 x i8]* @p_str6, i32 0, i32 0, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1599" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i64* %in_0_V_data_V, i8* %in_0_V_keep_V, i8* %in_0_V_strb_V, i1* %in_0_V_last_V, [5 x i8]* @p_str6, i32 0, i32 0, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1600" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i64* %in_1_V_data_V, i8* %in_1_V_keep_V, i8* %in_1_V_strb_V, i1* %in_1_V_last_V, [5 x i8]* @p_str6, i32 0, i32 0, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1601" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch46:0  switch i3 %trunc_ln122_1, label %branch191 [
    i3 0, label %branch186
    i3 1, label %branch187
    i3 2, label %branch188
    i3 3, label %branch189
    i3 -4, label %branch190
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1602" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch462052:0  br label %2

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1603" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch45:0  switch i3 %trunc_ln122_1, label %branch95 [
    i3 0, label %branch90
    i3 1, label %branch91
    i3 2, label %branch92
    i3 3, label %branch93
    i3 -4, label %branch94
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1604" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch451861:0  br label %2

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1605" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch47:0  switch i3 %trunc_ln122_1, label %branch287 [
    i3 0, label %branch282
    i3 1, label %branch283
    i3 2, label %branch284
    i3 3, label %branch285
    i3 -4, label %branch286
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1606" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
branch472243:0  br label %2

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1607" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch43:0  switch i3 %trunc_ln122_1, label %branch185 [
    i3 0, label %branch181
    i3 1, label %branch182
    i3 2, label %branch183
    i3 3, label %branch184
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1608" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
branch432044:0  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1609" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch42:0  switch i3 %trunc_ln122_1, label %branch89 [
    i3 0, label %branch85
    i3 1, label %branch86
    i3 2, label %branch87
    i3 3, label %branch88
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1610" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch421854:0  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1611" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch44:0  switch i3 %trunc_ln122_1, label %branch281 [
    i3 0, label %branch277
    i3 1, label %branch278
    i3 2, label %branch279
    i3 3, label %branch280
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1612" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122" val="!0"/>
<literal name="trunc_ln122" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
branch442235:0  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1613" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch40:0  switch i3 %trunc_ln122_1, label %branch179 [
    i3 0, label %branch174
    i3 1, label %branch175
    i3 2, label %branch176
    i3 3, label %branch177
    i3 -4, label %branch178
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1614" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch402036:0  br label %._crit_edge.01663

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1615" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch39:0  switch i3 %trunc_ln122_1, label %branch83 [
    i3 0, label %branch78
    i3 1, label %branch79
    i3 2, label %branch80
    i3 3, label %branch81
    i3 -4, label %branch82
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1616" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
branch391847:0  br label %._crit_edge.01663

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1617" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch41:0  switch i3 %trunc_ln122_1, label %branch275 [
    i3 0, label %branch270
    i3 1, label %branch271
    i3 2, label %branch272
    i3 3, label %branch273
    i3 -4, label %branch274
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1618" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch412227:0  br label %._crit_edge.01663

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1619" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch37:0  switch i3 %trunc_ln122_1, label %branch173 [
    i3 0, label %branch169
    i3 1, label %branch170
    i3 2, label %branch171
    i3 3, label %branch172
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1620" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
branch372028:0  br label %._crit_edge.01658

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1621" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch36:0  switch i3 %trunc_ln122_1, label %branch77 [
    i3 0, label %branch73
    i3 1, label %branch74
    i3 2, label %branch75
    i3 3, label %branch76
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1622" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
branch361840:0  br label %._crit_edge.01658

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1623" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch38:0  switch i3 %trunc_ln122_1, label %branch269 [
    i3 0, label %branch265
    i3 1, label %branch266
    i3 2, label %branch267
    i3 3, label %branch268
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1624" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_2" val="!0"/>
<literal name="trunc_ln122_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch382219:0  br label %._crit_edge.01658

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1625" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch34:0  switch i3 %trunc_ln122_1, label %branch167 [
    i3 0, label %branch162
    i3 1, label %branch163
    i3 2, label %branch164
    i3 3, label %branch165
    i3 -4, label %branch166
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1626" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
branch342020:0  br label %._crit_edge.11654

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1627" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch33:0  switch i3 %trunc_ln122_1, label %branch71 [
    i3 0, label %branch66
    i3 1, label %branch67
    i3 2, label %branch68
    i3 3, label %branch69
    i3 -4, label %branch70
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1628" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
branch331833:0  br label %._crit_edge.11654

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1629" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch35:0  switch i3 %trunc_ln122_1, label %branch263 [
    i3 0, label %branch258
    i3 1, label %branch259
    i3 2, label %branch260
    i3 3, label %branch261
    i3 -4, label %branch262
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1630" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
branch352211:0  br label %._crit_edge.11654

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1631" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch31:0  switch i3 %trunc_ln122_1, label %branch161 [
    i3 0, label %branch157
    i3 1, label %branch158
    i3 2, label %branch159
    i3 3, label %branch160
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1632" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
branch312012:0  br label %._crit_edge.11649

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1633" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch30:0  switch i3 %trunc_ln122_1, label %branch65 [
    i3 0, label %branch61
    i3 1, label %branch62
    i3 2, label %branch63
    i3 3, label %branch64
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1634" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
branch301826:0  br label %._crit_edge.11649

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1635" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch32:0  switch i3 %trunc_ln122_1, label %branch257 [
    i3 0, label %branch253
    i3 1, label %branch254
    i3 2, label %branch255
    i3 3, label %branch256
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1636" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_3" val="!0"/>
<literal name="trunc_ln122_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
branch322203:0  br label %._crit_edge.11649

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1637" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch28:0  switch i3 %trunc_ln122_1, label %branch155 [
    i3 0, label %branch150
    i3 1, label %branch151
    i3 2, label %branch152
    i3 3, label %branch153
    i3 -4, label %branch154
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1638" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
branch282004:0  br label %._crit_edge.21645

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1639" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch27:0  switch i3 %trunc_ln122_1, label %branch59 [
    i3 0, label %branch54
    i3 1, label %branch55
    i3 2, label %branch56
    i3 3, label %branch57
    i3 -4, label %branch58
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1640" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
branch271819:0  br label %._crit_edge.21645

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1641" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch29:0  switch i3 %trunc_ln122_1, label %branch251 [
    i3 0, label %branch246
    i3 1, label %branch247
    i3 2, label %branch248
    i3 3, label %branch249
    i3 -4, label %branch250
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1642" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
branch292195:0  br label %._crit_edge.21645

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1643" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch25:0  switch i3 %trunc_ln122_1, label %branch149 [
    i3 0, label %branch145
    i3 1, label %branch146
    i3 2, label %branch147
    i3 3, label %branch148
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1644" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
branch251996:0  br label %._crit_edge.21640

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1645" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch24:0  switch i3 %trunc_ln122_1, label %branch53 [
    i3 0, label %branch49
    i3 1, label %branch50
    i3 2, label %branch51
    i3 3, label %branch52
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1646" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
branch241812:0  br label %._crit_edge.21640

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1647" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch26:0  switch i3 %trunc_ln122_1, label %branch245 [
    i3 0, label %branch241
    i3 1, label %branch242
    i3 2, label %branch243
    i3 3, label %branch244
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1648" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_4" val="!0"/>
<literal name="trunc_ln122_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
branch262187:0  br label %._crit_edge.21640

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1649" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch22:0  switch i3 %trunc_ln122_1, label %branch143 [
    i3 0, label %branch138
    i3 1, label %branch139
    i3 2, label %branch140
    i3 3, label %branch141
    i3 -4, label %branch142
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1650" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
branch221988:0  br label %._crit_edge.31636

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1651" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch21:0  switch i3 %trunc_ln122_1, label %branch471805 [
    i3 0, label %branch421800
    i3 1, label %branch431801
    i3 2, label %branch441802
    i3 3, label %branch451803
    i3 -4, label %branch461804
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1652" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
branch211799:0  br label %._crit_edge.31636

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1653" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch23:0  switch i3 %trunc_ln122_1, label %branch239 [
    i3 0, label %branch234
    i3 1, label %branch235
    i3 2, label %branch236
    i3 3, label %branch237
    i3 -4, label %branch238
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1654" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
branch232179:0  br label %._crit_edge.31636

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1655" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch19:0  switch i3 %trunc_ln122_1, label %branch137 [
    i3 0, label %branch133
    i3 1, label %branch134
    i3 2, label %branch135
    i3 3, label %branch136
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1656" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
branch191980:0  br label %._crit_edge.31631

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1657" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch18:0  switch i3 %trunc_ln122_1, label %branch411792 [
    i3 0, label %branch371788
    i3 1, label %branch381789
    i3 2, label %branch391790
    i3 3, label %branch401791
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1658" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0">
<![CDATA[
branch181786:0  br label %._crit_edge.31631

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1659" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch20:0  switch i3 %trunc_ln122_1, label %branch233 [
    i3 0, label %branch229
    i3 1, label %branch230
    i3 2, label %branch231
    i3 3, label %branch232
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1660" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_5" val="!0"/>
<literal name="trunc_ln122_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0">
<![CDATA[
branch202171:0  br label %._crit_edge.31631

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1661" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch16:0  switch i3 %trunc_ln122_1, label %branch131 [
    i3 0, label %branch126
    i3 1, label %branch127
    i3 2, label %branch128
    i3 3, label %branch129
    i3 -4, label %branch130
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1662" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0">
<![CDATA[
branch161972:0  br label %._crit_edge.41627

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1663" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch15:0  switch i3 %trunc_ln122_1, label %branch351779 [
    i3 0, label %branch301774
    i3 1, label %branch311775
    i3 2, label %branch321776
    i3 3, label %branch331777
    i3 -4, label %branch341778
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1664" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0">
<![CDATA[
branch151773:0  br label %._crit_edge.41627

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1665" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch17:0  switch i3 %trunc_ln122_1, label %branch227 [
    i3 0, label %branch222
    i3 1, label %branch223
    i3 2, label %branch224
    i3 3, label %branch225
    i3 -4, label %branch226
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1666" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0">
<![CDATA[
branch172163:0  br label %._crit_edge.41627

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1667" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch13:0  switch i3 %trunc_ln122_1, label %branch125 [
    i3 0, label %branch121
    i3 1, label %branch122
    i3 2, label %branch123
    i3 3, label %branch124
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1668" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0">
<![CDATA[
branch131964:0  br label %._crit_edge.41622

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1669" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch12:0  switch i3 %trunc_ln122_1, label %branch291766 [
    i3 0, label %branch251762
    i3 1, label %branch261763
    i3 2, label %branch271764
    i3 3, label %branch281765
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1670" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0">
<![CDATA[
branch121760:0  br label %._crit_edge.41622

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1671" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch14:0  switch i3 %trunc_ln122_1, label %branch221 [
    i3 0, label %branch217
    i3 1, label %branch218
    i3 2, label %branch219
    i3 3, label %branch220
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1672" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_6" val="!0"/>
<literal name="trunc_ln122_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0">
<![CDATA[
branch142155:0  br label %._crit_edge.41622

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1673" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch10:0  switch i3 %trunc_ln122_1, label %branch119 [
    i3 0, label %branch114
    i3 1, label %branch115
    i3 2, label %branch116
    i3 3, label %branch117
    i3 -4, label %branch118
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1674" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0">
<![CDATA[
branch101956:0  br label %._crit_edge.51618

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1675" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch9:0  switch i3 %trunc_ln122_1, label %branch231753 [
    i3 0, label %branch181748
    i3 1, label %branch191749
    i3 2, label %branch201750
    i3 3, label %branch211751
    i3 -4, label %branch221752
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1676" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0">
<![CDATA[
branch91747:0  br label %._crit_edge.51618

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1677" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch11:0  switch i3 %trunc_ln122_1, label %branch215 [
    i3 0, label %branch210
    i3 1, label %branch211
    i3 2, label %branch212
    i3 3, label %branch213
    i3 -4, label %branch214
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1678" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="0">
<![CDATA[
branch112147:0  br label %._crit_edge.51618

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1679" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch7:0  switch i3 %trunc_ln122_1, label %branch113 [
    i3 0, label %branch109
    i3 1, label %branch110
    i3 2, label %branch111
    i3 3, label %branch112
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1680" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0">
<![CDATA[
branch71948:0  br label %._crit_edge.51613

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1681" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch6:0  switch i3 %trunc_ln122_1, label %branch171740 [
    i3 0, label %branch131736
    i3 1, label %branch141737
    i3 2, label %branch151738
    i3 3, label %branch161739
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1682" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="0">
<![CDATA[
branch61734:0  br label %._crit_edge.51613

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1683" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch8:0  switch i3 %trunc_ln122_1, label %branch209 [
    i3 0, label %branch205
    i3 1, label %branch206
    i3 2, label %branch207
    i3 3, label %branch208
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1684" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_7" val="!0"/>
<literal name="trunc_ln122_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0">
<![CDATA[
branch82139:0  br label %._crit_edge.51613

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1685" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch4:0  switch i3 %trunc_ln122_1, label %branch107 [
    i3 0, label %branch102
    i3 1, label %branch103
    i3 2, label %branch104
    i3 3, label %branch105
    i3 -4, label %branch106
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1686" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0">
<![CDATA[
branch41940:0  br label %._crit_edge.61609

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1687" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch3:0  switch i3 %trunc_ln122_1, label %branch111727 [
    i3 0, label %branch61722
    i3 1, label %branch71723
    i3 2, label %branch81724
    i3 3, label %branch91725
    i3 -4, label %branch101726
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1688" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0">
<![CDATA[
branch31721:0  br label %._crit_edge.61609

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1689" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch5:0  switch i3 %trunc_ln122_1, label %branch203 [
    i3 0, label %branch198
    i3 1, label %branch199
    i3 2, label %branch200
    i3 3, label %branch201
    i3 -4, label %branch202
  ]

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="1690" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0">
<![CDATA[
branch52131:0  br label %._crit_edge.61609

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1691" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch1:0  switch i3 %trunc_ln122_1, label %branch101 [
    i3 0, label %branch97
    i3 1, label %branch98
    i3 2, label %branch99
    i3 3, label %branch100
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1692" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0">
<![CDATA[
branch11932:0  br label %._crit_edge.61604

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1693" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch0:0  switch i3 %trunc_ln122_1, label %branch51714 [
    i3 0, label %branch11710
    i3 1, label %branch21711
    i3 2, label %branch31712
    i3 3, label %branch41713
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1694" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0">
<![CDATA[
branch01708:0  br label %._crit_edge.61604

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1695" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch2:0  switch i3 %trunc_ln122_1, label %branch197 [
    i3 0, label %branch193
    i3 1, label %branch194
    i3 2, label %branch195
    i3 3, label %branch196
  ]

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1696" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="trunc_ln122_8" val="!0"/>
<literal name="trunc_ln122_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0">
<![CDATA[
branch22123:0  br label %._crit_edge.61604

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="1697" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="16" op_0_bw="16">
<![CDATA[
meminst.0:690  %maxes_0_load = load i16* @maxes_0, align 2

]]></Node>
<StgValue><ssdm name="maxes_0_load"/></StgValue>
</operation>

<operation id="1698" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:691  %icmp_ln185 = icmp sgt i16 %add_ln178_1, %maxes_0_load

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="1699" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst.0:692  %select_ln185 = select i1 %icmp_ln185, i16 %add_ln178_1, i16 %maxes_0_load

]]></Node>
<StgValue><ssdm name="select_ln185"/></StgValue>
</operation>

<operation id="1700" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="16" op_0_bw="16">
<![CDATA[
meminst.0:693  %maxes_1_load = load i16* @maxes_1, align 2

]]></Node>
<StgValue><ssdm name="maxes_1_load"/></StgValue>
</operation>

<operation id="1701" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:694  %icmp_ln185_1 = icmp sgt i16 %add_ln178_3, %maxes_1_load

]]></Node>
<StgValue><ssdm name="icmp_ln185_1"/></StgValue>
</operation>

<operation id="1702" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst.0:695  %select_ln185_1 = select i1 %icmp_ln185_1, i16 %add_ln178_3, i16 %maxes_1_load

]]></Node>
<StgValue><ssdm name="select_ln185_1"/></StgValue>
</operation>

<operation id="1703" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="16" op_0_bw="16">
<![CDATA[
meminst.0:696  %maxes_2_load = load i16* @maxes_2, align 2

]]></Node>
<StgValue><ssdm name="maxes_2_load"/></StgValue>
</operation>

<operation id="1704" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:697  %icmp_ln185_2 = icmp sgt i16 %add_ln178_5, %maxes_2_load

]]></Node>
<StgValue><ssdm name="icmp_ln185_2"/></StgValue>
</operation>

<operation id="1705" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst.0:698  %select_ln185_2 = select i1 %icmp_ln185_2, i16 %add_ln178_5, i16 %maxes_2_load

]]></Node>
<StgValue><ssdm name="select_ln185_2"/></StgValue>
</operation>

<operation id="1706" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="16" op_0_bw="16">
<![CDATA[
meminst.0:699  %maxes_3_load = load i16* @maxes_3, align 2

]]></Node>
<StgValue><ssdm name="maxes_3_load"/></StgValue>
</operation>

<operation id="1707" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:700  %icmp_ln185_3 = icmp sgt i16 %add_ln178_7, %maxes_3_load

]]></Node>
<StgValue><ssdm name="icmp_ln185_3"/></StgValue>
</operation>

<operation id="1708" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
meminst.0:701  %select_ln185_3 = select i1 %icmp_ln185_3, i16 %add_ln178_7, i16 %maxes_3_load

]]></Node>
<StgValue><ssdm name="select_ln185_3"/></StgValue>
</operation>

<operation id="1709" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.0:703  br i1 %icmp_ln188, label %.preheader117.0, label %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="1710" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
<literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
.preheader117.0:0  %tmp_data_V = call i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16(i16 %select_ln185_3, i16 %select_ln185_2, i16 %select_ln185_1, i16 %select_ln185)

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="1711" st_id="23" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
<literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
.preheader117.0:3  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P(i64* %out_V_data_V, i8* %out_V_keep_V, i8* %out_V_strb_V, i1* %out_V_last_V, i64 %tmp_data_V, i8 -1, i8 undef, i1 %tmp_last_V)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="1712" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
.loopexit._crit_edge:0  %maxes_0_flag_0 = phi i1 [ true, %mergeST2 ], [ true, %meminst.0 ], [ false, %.loopexit.new ]

]]></Node>
<StgValue><ssdm name="maxes_0_flag_0"/></StgValue>
</operation>

<operation id="1713" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
.loopexit._crit_edge:1  %maxes_0_new_0 = phi i16 [ 0, %mergeST2 ], [ %select_ln185, %meminst.0 ], [ undef, %.loopexit.new ]

]]></Node>
<StgValue><ssdm name="maxes_0_new_0"/></StgValue>
</operation>

<operation id="1714" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
.loopexit._crit_edge:2  %maxes_1_new_0 = phi i16 [ 0, %mergeST2 ], [ %select_ln185_1, %meminst.0 ], [ undef, %.loopexit.new ]

]]></Node>
<StgValue><ssdm name="maxes_1_new_0"/></StgValue>
</operation>

<operation id="1715" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
.loopexit._crit_edge:3  %maxes_2_new_0 = phi i16 [ 0, %mergeST2 ], [ %select_ln185_2, %meminst.0 ], [ undef, %.loopexit.new ]

]]></Node>
<StgValue><ssdm name="maxes_2_new_0"/></StgValue>
</operation>

<operation id="1716" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
.loopexit._crit_edge:4  %maxes_3_new_0 = phi i16 [ 0, %mergeST2 ], [ %select_ln185_3, %meminst.0 ], [ undef, %.loopexit.new ]

]]></Node>
<StgValue><ssdm name="maxes_3_new_0"/></StgValue>
</operation>

<operation id="1717" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.loopexit._crit_edge:5  %global_iteration_loa_1 = phi i32 [ %select_ln203, %mergeST2 ], [ %global_iteration_loa, %meminst.0 ], [ %global_iteration_loa, %.loopexit.new ]

]]></Node>
<StgValue><ssdm name="global_iteration_loa_1"/></StgValue>
</operation>

<operation id="1718" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:6  %add_ln224 = add i32 %global_iteration_loa_1, 1

]]></Node>
<StgValue><ssdm name="add_ln224"/></StgValue>
</operation>

<operation id="1719" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge:7  store i32 %add_ln224, i32* @global_iteration, align 4

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1720" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge:8  br i1 %maxes_0_flag_0, label %mergeST8, label %.loopexit._crit_edge.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1721" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="maxes_0_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST8:0  store i16 %maxes_3_new_0, i16* @maxes_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="1722" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="maxes_0_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST8:1  store i16 %maxes_2_new_0, i16* @maxes_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="1723" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="maxes_0_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST8:2  store i16 %maxes_1_new_0, i16* @maxes_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="1724" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="maxes_0_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST8:3  store i16 %maxes_0_new_0, i16* @maxes_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="1725" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="maxes_0_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="0" op_0_bw="0">
<![CDATA[
mergeST8:4  br label %.loopexit._crit_edge.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1726" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="0">
<![CDATA[
.loopexit._crit_edge.new:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln225"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
