#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov  7 09:24:07 2018
# Process ID: 29248
# Current directory: /group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/impl_1
# Command line: vivado -log top_level.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace
# Log file: /group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/impl_1/top_level.vdi
# Journal file: /group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/gsd/vivado/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1705.727 ; gain = 463.266 ; free physical = 40879 ; free virtual = 54028
Command: link_design -top top_level -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/ip/axi_gpio_0/axi_gpio_0.dcp' for cell 'stimulate_gpio'
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/ip/axi_gpio_0/axi_gpio_0_board.xdc] for cell 'stimulate_gpio/U0'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/ip/axi_gpio_0/axi_gpio_0_board.xdc] for cell 'stimulate_gpio/U0'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/ip/axi_gpio_0/axi_gpio_0.xdc] for cell 'stimulate_gpio/U0'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/ip/axi_gpio_0/axi_gpio_0.xdc] for cell 'stimulate_gpio/U0'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2448.105 ; gain = 78.031 ; free physical = 39332 ; free virtual = 52254
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 2584.172 ; gain = 878.445 ; free physical = 39288 ; free virtual = 52210
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2584.172 ; gain = 0.000 ; free physical = 39085 ; free virtual = 52020

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10d9ed81a

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2584.172 ; gain = 0.000 ; free physical = 39056 ; free virtual = 51991

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 10 inverter(s) to 813 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 96229171

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2584.172 ; gain = 0.000 ; free physical = 39056 ; free virtual = 51991
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7b909a1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2584.172 ; gain = 0.000 ; free physical = 39086 ; free virtual = 52021
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 48 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1625de7d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2584.172 ; gain = 0.000 ; free physical = 39085 ; free virtual = 52020
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 434 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1625de7d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2584.172 ; gain = 0.000 ; free physical = 39082 ; free virtual = 52017
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d3ecc7eb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2584.172 ; gain = 0.000 ; free physical = 39078 ; free virtual = 52014
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d3ecc7eb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2584.172 ; gain = 0.000 ; free physical = 39078 ; free virtual = 52013
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2584.172 ; gain = 0.000 ; free physical = 39077 ; free virtual = 52012
Ending Logic Optimization Task | Checksum: d3ecc7eb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2584.172 ; gain = 0.000 ; free physical = 39077 ; free virtual = 52012

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d3ecc7eb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2584.172 ; gain = 0.000 ; free physical = 39076 ; free virtual = 52011

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d3ecc7eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2584.172 ; gain = 0.000 ; free physical = 39075 ; free virtual = 52010
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2584.172 ; gain = 0.000 ; free physical = 39075 ; free virtual = 52010
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/impl_1/top_level_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
Command: report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/impl_1/top_level_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3323.918 ; gain = 739.746 ; free physical = 38919 ; free virtual = 51860
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3323.918 ; gain = 0.000 ; free physical = 38667 ; free virtual = 51599
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3ed947de

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3323.918 ; gain = 0.000 ; free physical = 38667 ; free virtual = 51599
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3323.918 ; gain = 0.000 ; free physical = 38667 ; free virtual = 51599

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ccf1867d

Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 3750.660 ; gain = 426.742 ; free physical = 37745 ; free virtual = 50600

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f7393f41

Time (s): cpu = 00:00:55 ; elapsed = 00:01:18 . Memory (MB): peak = 3789.703 ; gain = 465.785 ; free physical = 37934 ; free virtual = 51040

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f7393f41

Time (s): cpu = 00:00:55 ; elapsed = 00:01:18 . Memory (MB): peak = 3789.703 ; gain = 465.785 ; free physical = 37929 ; free virtual = 51038
Phase 1 Placer Initialization | Checksum: f7393f41

Time (s): cpu = 00:00:55 ; elapsed = 00:01:18 . Memory (MB): peak = 3789.703 ; gain = 465.785 ; free physical = 37927 ; free virtual = 51037

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 158358326

Time (s): cpu = 00:01:02 ; elapsed = 00:01:23 . Memory (MB): peak = 3877.746 ; gain = 553.828 ; free physical = 37363 ; free virtual = 50472

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3893.754 ; gain = 0.000 ; free physical = 36645 ; free virtual = 49331

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: f70179ed

Time (s): cpu = 00:01:34 ; elapsed = 00:01:44 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 36626 ; free virtual = 49306
Phase 2 Global Placement | Checksum: 1c5cba0e6

Time (s): cpu = 00:01:37 ; elapsed = 00:01:45 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 36549 ; free virtual = 49231

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c5cba0e6

Time (s): cpu = 00:01:37 ; elapsed = 00:01:45 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 36552 ; free virtual = 49234

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aaf3dd9c

Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 36487 ; free virtual = 49174

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1432d2bce

Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 36638 ; free virtual = 49325

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1432d2bce

Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 36650 ; free virtual = 49338

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1e54d3b82

Time (s): cpu = 00:01:42 ; elapsed = 00:01:49 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 38033 ; free virtual = 50724

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 14a0399da

Time (s): cpu = 00:01:55 ; elapsed = 00:01:57 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 37406 ; free virtual = 50130

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1f2a57130

Time (s): cpu = 00:01:57 ; elapsed = 00:01:58 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 37330 ; free virtual = 50054

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 209a8d51b

Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 37280 ; free virtual = 50004

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 110b3cbab

Time (s): cpu = 00:01:59 ; elapsed = 00:02:00 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 36902 ; free virtual = 49627

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 12edde7cc

Time (s): cpu = 00:02:00 ; elapsed = 00:02:00 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 36500 ; free virtual = 49226

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 12edde7cc

Time (s): cpu = 00:02:00 ; elapsed = 00:02:00 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 36433 ; free virtual = 49159
Phase 3 Detail Placement | Checksum: 12edde7cc

Time (s): cpu = 00:02:00 ; elapsed = 00:02:00 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 36412 ; free virtual = 49137

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ff0dbd5b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ff0dbd5b

Time (s): cpu = 00:02:05 ; elapsed = 00:02:02 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 36165 ; free virtual = 48890
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.945. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ff678a87

Time (s): cpu = 00:02:05 ; elapsed = 00:02:02 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 36121 ; free virtual = 48847
Phase 4.1 Post Commit Optimization | Checksum: 1ff678a87

Time (s): cpu = 00:02:05 ; elapsed = 00:02:02 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 36099 ; free virtual = 48825

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ff678a87

Time (s): cpu = 00:02:05 ; elapsed = 00:02:02 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 36055 ; free virtual = 48781

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 229c722ef

Time (s): cpu = 00:02:12 ; elapsed = 00:02:09 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 35300 ; free virtual = 48025

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d8640317

Time (s): cpu = 00:02:13 ; elapsed = 00:02:09 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 35301 ; free virtual = 48027
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d8640317

Time (s): cpu = 00:02:13 ; elapsed = 00:02:09 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 35300 ; free virtual = 48026
Ending Placer Task | Checksum: 153ea8335

Time (s): cpu = 00:02:13 ; elapsed = 00:02:10 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 35372 ; free virtual = 48097
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:18 . Memory (MB): peak = 3893.754 ; gain = 569.836 ; free physical = 35374 ; free virtual = 48100
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3893.754 ; gain = 0.000 ; free physical = 35343 ; free virtual = 48081
INFO: [Common 17-1381] The checkpoint '/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/impl_1/top_level_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3893.754 ; gain = 0.000 ; free physical = 35329 ; free virtual = 48059
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_placed.rpt -pb top_level_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3893.754 ; gain = 0.000 ; free physical = 35337 ; free virtual = 48066
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3893.754 ; gain = 0.000 ; free physical = 35356 ; free virtual = 48086
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: aefa59f7 ConstDB: 0 ShapeSum: 7a9090d6 RouteDB: 2a5f9868

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15614e5dd

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 34485 ; free virtual = 47220
Post Restoration Checksum: NetGraph: 24876432 NumContArr: 9be6f18e Constraints: 793ac1c7 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 139a91787

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 34460 ; free virtual = 47197

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 139a91787

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 34399 ; free virtual = 47139

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 139a91787

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 34398 ; free virtual = 47139

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 61adcc7a

Time (s): cpu = 00:01:23 ; elapsed = 00:01:08 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 34175 ; free virtual = 47031

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 73f83dc1

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 34129 ; free virtual = 47037
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.092  | TNS=0.000  | WHS=-0.046 | THS=-7.177 |

Phase 2 Router Initialization | Checksum: 11926d449

Time (s): cpu = 00:01:30 ; elapsed = 00:01:10 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 34098 ; free virtual = 47042

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 151048b1c

Time (s): cpu = 00:01:35 ; elapsed = 00:01:12 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 34026 ; free virtual = 47033

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1144
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.529  | TNS=0.000  | WHS=-0.011 | THS=-0.014 |

Phase 4.1 Global Iteration 0 | Checksum: 1b8a8dc21

Time (s): cpu = 00:01:50 ; elapsed = 00:01:15 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 33952 ; free virtual = 47022

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1ef57c376

Time (s): cpu = 00:01:50 ; elapsed = 00:01:15 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 33949 ; free virtual = 47020
Phase 4 Rip-up And Reroute | Checksum: 1ef57c376

Time (s): cpu = 00:01:50 ; elapsed = 00:01:15 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 33949 ; free virtual = 47019

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12cf70ef2

Time (s): cpu = 00:01:52 ; elapsed = 00:01:16 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 33937 ; free virtual = 47025
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.529  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 12cf70ef2

Time (s): cpu = 00:01:52 ; elapsed = 00:01:16 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 33937 ; free virtual = 47025

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12cf70ef2

Time (s): cpu = 00:01:52 ; elapsed = 00:01:16 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 33936 ; free virtual = 47026
Phase 5 Delay and Skew Optimization | Checksum: 12cf70ef2

Time (s): cpu = 00:01:52 ; elapsed = 00:01:16 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 33935 ; free virtual = 47025

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ead2f60e

Time (s): cpu = 00:01:53 ; elapsed = 00:01:17 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 33917 ; free virtual = 47027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.529  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bfb2d2bd

Time (s): cpu = 00:01:54 ; elapsed = 00:01:17 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 33911 ; free virtual = 47023
Phase 6 Post Hold Fix | Checksum: 1bfb2d2bd

Time (s): cpu = 00:01:54 ; elapsed = 00:01:17 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 33911 ; free virtual = 47023

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.267688 %
  Global Horizontal Routing Utilization  = 0.198907 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15a76662f

Time (s): cpu = 00:01:54 ; elapsed = 00:01:17 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 33863 ; free virtual = 46981

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15a76662f

Time (s): cpu = 00:01:54 ; elapsed = 00:01:17 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 33869 ; free virtual = 46981

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15a76662f

Time (s): cpu = 00:01:55 ; elapsed = 00:01:18 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 33797 ; free virtual = 46914

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.529  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15a76662f

Time (s): cpu = 00:01:55 ; elapsed = 00:01:18 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 33804 ; free virtual = 46912
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:55 ; elapsed = 00:01:18 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 33861 ; free virtual = 46975

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:06 ; elapsed = 00:01:26 . Memory (MB): peak = 4359.707 ; gain = 465.953 ; free physical = 33861 ; free virtual = 46975
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 4359.707 ; gain = 0.000 ; free physical = 33767 ; free virtual = 46906
INFO: [Common 17-1381] The checkpoint '/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/impl_1/top_level_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
Command: report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/impl_1/top_level_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4674.707 ; gain = 315.000 ; free physical = 33800 ; free virtual = 47112
INFO: [runtcl-4] Executing : report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
Command: report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/impl_1/top_level_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 4705.828 ; gain = 31.121 ; free physical = 33353 ; free virtual = 46662
INFO: [runtcl-4] Executing : report_route_status -file top_level_route_status.rpt -pb top_level_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_level_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 4705.828 ; gain = 0.000 ; free physical = 33220 ; free virtual = 46558
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_level_bus_skew_routed.rpt -pb top_level_bus_skew_routed.pb -rpx top_level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top_level.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 30 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 30 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_level.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 4712.828 ; gain = 7.000 ; free physical = 33303 ; free virtual = 46640
INFO: [Common 17-206] Exiting Vivado at Wed Nov  7 09:31:22 2018...
